<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Reinforcement Learning based Illumination Controller (RLIC): AIPSTZ Register Masks</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Reinforcement Learning based Illumination Controller (RLIC)
   &#160;<span id="projectnumber">v1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">AIPSTZ Register Masks<div class="ingroups"><a class="el" href="group__Mapping__Information.html">Mapping Information</a> &raquo; <a class="el" href="group__edma__request.html">Edma_request</a> &raquo; <a class="el" href="group__iomuxc__pads.html">Iomuxc_pads</a> &raquo; <a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__AIPSTZ__Peripheral__Access__Layer.html">AIPSTZ Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for AIPSTZ Register Masks:</div>
<div class="dyncontent">
<div class="center"><img src="group__AIPSTZ__Register__Masks.png" border="0" usemap="#agroup____AIPSTZ____Register____Masks" alt=""/></div>
<map name="agroup____AIPSTZ____Register____Masks" id="agroup____AIPSTZ____Register____Masks">
<area shape="rect" title=" " alt="" coords="240,13,412,38"/>
<area shape="rect" href="group__AIPSTZ__Peripheral__Access__Layer.html" title=" " alt="" coords="5,5,192,45"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">MPR - Master Priviledge Registers</h2></td></tr>
<tr class="memitem:ga4997e196d5b998535e7c4d36b0c570f8"><td class="memItemLeft" align="right" valign="top"><a id="ga4997e196d5b998535e7c4d36b0c570f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_MPR_MPROT3_MASK</b>&#160;&#160;&#160;(0xF0000U)</td></tr>
<tr class="separator:ga4997e196d5b998535e7c4d36b0c570f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf863f7b7385782002b229a03a2d08366"><td class="memItemLeft" align="right" valign="top"><a id="gaf863f7b7385782002b229a03a2d08366"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_MPR_MPROT3_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf863f7b7385782002b229a03a2d08366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e448a241bf128d81620e1c3679d56ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#ga7e448a241bf128d81620e1c3679d56ac">AIPSTZ_MPR_MPROT3</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_MPR_MPROT3_SHIFT)) &amp; AIPSTZ_MPR_MPROT3_MASK)</td></tr>
<tr class="separator:ga7e448a241bf128d81620e1c3679d56ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cc5bbff6f0ed355ed7659e8335b795a"><td class="memItemLeft" align="right" valign="top"><a id="ga0cc5bbff6f0ed355ed7659e8335b795a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_MPR_MPROT2_MASK</b>&#160;&#160;&#160;(0xF00000U)</td></tr>
<tr class="separator:ga0cc5bbff6f0ed355ed7659e8335b795a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga436d82abfd11ea75924fc059fccfc746"><td class="memItemLeft" align="right" valign="top"><a id="ga436d82abfd11ea75924fc059fccfc746"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_MPR_MPROT2_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga436d82abfd11ea75924fc059fccfc746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga201840f1f551499a2bbfcdbbcfdd3ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#ga201840f1f551499a2bbfcdbbcfdd3ecc">AIPSTZ_MPR_MPROT2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_MPR_MPROT2_SHIFT)) &amp; AIPSTZ_MPR_MPROT2_MASK)</td></tr>
<tr class="separator:ga201840f1f551499a2bbfcdbbcfdd3ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa36514f1bd71bd156475e6c2781217"><td class="memItemLeft" align="right" valign="top"><a id="ga1aa36514f1bd71bd156475e6c2781217"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_MPR_MPROT1_MASK</b>&#160;&#160;&#160;(0xF000000U)</td></tr>
<tr class="separator:ga1aa36514f1bd71bd156475e6c2781217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8076827ec23ebaae5a0066a73510e451"><td class="memItemLeft" align="right" valign="top"><a id="ga8076827ec23ebaae5a0066a73510e451"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_MPR_MPROT1_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga8076827ec23ebaae5a0066a73510e451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae80a552f092fa9580b4945ed4c8f2763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#gae80a552f092fa9580b4945ed4c8f2763">AIPSTZ_MPR_MPROT1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_MPR_MPROT1_SHIFT)) &amp; AIPSTZ_MPR_MPROT1_MASK)</td></tr>
<tr class="separator:gae80a552f092fa9580b4945ed4c8f2763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21f8714f597906367ad4f87657f0f274"><td class="memItemLeft" align="right" valign="top"><a id="ga21f8714f597906367ad4f87657f0f274"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_MPR_MPROT0_MASK</b>&#160;&#160;&#160;(0xF0000000U)</td></tr>
<tr class="separator:ga21f8714f597906367ad4f87657f0f274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac47d2c00caa9f3649fccc9dc36935d6a"><td class="memItemLeft" align="right" valign="top"><a id="gac47d2c00caa9f3649fccc9dc36935d6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_MPR_MPROT0_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gac47d2c00caa9f3649fccc9dc36935d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b45caa2a53bba8b1c3fbc53363dad7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#ga5b45caa2a53bba8b1c3fbc53363dad7e">AIPSTZ_MPR_MPROT0</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_MPR_MPROT0_SHIFT)) &amp; AIPSTZ_MPR_MPROT0_MASK)</td></tr>
<tr class="separator:ga5b45caa2a53bba8b1c3fbc53363dad7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">OPACR - Off-Platform Peripheral Access Control Registers</h2></td></tr>
<tr class="memitem:ga239a69a6332b995352de88bdf37f5dce"><td class="memItemLeft" align="right" valign="top"><a id="ga239a69a6332b995352de88bdf37f5dce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR_OPAC7_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ga239a69a6332b995352de88bdf37f5dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacac1b9fe0963f073922a3ad3ad9ea1c6"><td class="memItemLeft" align="right" valign="top"><a id="gacac1b9fe0963f073922a3ad3ad9ea1c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR_OPAC7_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacac1b9fe0963f073922a3ad3ad9ea1c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae88916e7f5b05c07e65fa9ca83f01bed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#gae88916e7f5b05c07e65fa9ca83f01bed">AIPSTZ_OPACR_OPAC7</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR_OPAC7_SHIFT)) &amp; AIPSTZ_OPACR_OPAC7_MASK)</td></tr>
<tr class="separator:gae88916e7f5b05c07e65fa9ca83f01bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d7ad8f0b432b3e3b9deb57ddd289c2"><td class="memItemLeft" align="right" valign="top"><a id="ga57d7ad8f0b432b3e3b9deb57ddd289c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR_OPAC6_MASK</b>&#160;&#160;&#160;(0xF0U)</td></tr>
<tr class="separator:ga57d7ad8f0b432b3e3b9deb57ddd289c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5490087b9b4d6b4c5affb7bb9d5426aa"><td class="memItemLeft" align="right" valign="top"><a id="ga5490087b9b4d6b4c5affb7bb9d5426aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR_OPAC6_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga5490087b9b4d6b4c5affb7bb9d5426aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad72e85061f2937cc9a974e6d144cf399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#gad72e85061f2937cc9a974e6d144cf399">AIPSTZ_OPACR_OPAC6</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR_OPAC6_SHIFT)) &amp; AIPSTZ_OPACR_OPAC6_MASK)</td></tr>
<tr class="separator:gad72e85061f2937cc9a974e6d144cf399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab6fdafb1bb4b313f5638a1f8327634"><td class="memItemLeft" align="right" valign="top"><a id="ga5ab6fdafb1bb4b313f5638a1f8327634"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR_OPAC5_MASK</b>&#160;&#160;&#160;(0xF00U)</td></tr>
<tr class="separator:ga5ab6fdafb1bb4b313f5638a1f8327634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06c3533c068d5cf92b5dc3f535c971cd"><td class="memItemLeft" align="right" valign="top"><a id="ga06c3533c068d5cf92b5dc3f535c971cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR_OPAC5_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga06c3533c068d5cf92b5dc3f535c971cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d2b8437329fd22f4b4a4d4fe4db762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#ga72d2b8437329fd22f4b4a4d4fe4db762">AIPSTZ_OPACR_OPAC5</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR_OPAC5_SHIFT)) &amp; AIPSTZ_OPACR_OPAC5_MASK)</td></tr>
<tr class="separator:ga72d2b8437329fd22f4b4a4d4fe4db762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa162d8b75a64e50cf4f53be51894b8a"><td class="memItemLeft" align="right" valign="top"><a id="gaaa162d8b75a64e50cf4f53be51894b8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR_OPAC4_MASK</b>&#160;&#160;&#160;(0xF000U)</td></tr>
<tr class="separator:gaaa162d8b75a64e50cf4f53be51894b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16050d5f2eea4c9455ed03d99321186b"><td class="memItemLeft" align="right" valign="top"><a id="ga16050d5f2eea4c9455ed03d99321186b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR_OPAC4_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga16050d5f2eea4c9455ed03d99321186b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga482f349113748f0566b21c4c17c35cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#ga482f349113748f0566b21c4c17c35cb7">AIPSTZ_OPACR_OPAC4</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR_OPAC4_SHIFT)) &amp; AIPSTZ_OPACR_OPAC4_MASK)</td></tr>
<tr class="separator:ga482f349113748f0566b21c4c17c35cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1369e183930cb8e8988c62334a18241"><td class="memItemLeft" align="right" valign="top"><a id="gaa1369e183930cb8e8988c62334a18241"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR_OPAC3_MASK</b>&#160;&#160;&#160;(0xF0000U)</td></tr>
<tr class="separator:gaa1369e183930cb8e8988c62334a18241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a63cceddb431a4bbd45dfc8c471d978"><td class="memItemLeft" align="right" valign="top"><a id="ga9a63cceddb431a4bbd45dfc8c471d978"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR_OPAC3_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga9a63cceddb431a4bbd45dfc8c471d978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16725351c08ff5f09886ba2a7adecfb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#ga16725351c08ff5f09886ba2a7adecfb8">AIPSTZ_OPACR_OPAC3</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR_OPAC3_SHIFT)) &amp; AIPSTZ_OPACR_OPAC3_MASK)</td></tr>
<tr class="separator:ga16725351c08ff5f09886ba2a7adecfb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga397f65aae8c03975e4b5198b560b20e6"><td class="memItemLeft" align="right" valign="top"><a id="ga397f65aae8c03975e4b5198b560b20e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR_OPAC2_MASK</b>&#160;&#160;&#160;(0xF00000U)</td></tr>
<tr class="separator:ga397f65aae8c03975e4b5198b560b20e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae59c720203d51ef2fb6e0f96954f544c"><td class="memItemLeft" align="right" valign="top"><a id="gae59c720203d51ef2fb6e0f96954f544c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR_OPAC2_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gae59c720203d51ef2fb6e0f96954f544c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8589fc7a797bd790d7d9b02bc350bfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#gac8589fc7a797bd790d7d9b02bc350bfd">AIPSTZ_OPACR_OPAC2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR_OPAC2_SHIFT)) &amp; AIPSTZ_OPACR_OPAC2_MASK)</td></tr>
<tr class="separator:gac8589fc7a797bd790d7d9b02bc350bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac358b992b89634bf228edb0042e19ca6"><td class="memItemLeft" align="right" valign="top"><a id="gac358b992b89634bf228edb0042e19ca6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR_OPAC1_MASK</b>&#160;&#160;&#160;(0xF000000U)</td></tr>
<tr class="separator:gac358b992b89634bf228edb0042e19ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7c577eef7beb3069b8f6d1b1a13c660"><td class="memItemLeft" align="right" valign="top"><a id="gab7c577eef7beb3069b8f6d1b1a13c660"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR_OPAC1_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gab7c577eef7beb3069b8f6d1b1a13c660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fa251a01aa05738f6618659bab0b186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#ga5fa251a01aa05738f6618659bab0b186">AIPSTZ_OPACR_OPAC1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR_OPAC1_SHIFT)) &amp; AIPSTZ_OPACR_OPAC1_MASK)</td></tr>
<tr class="separator:ga5fa251a01aa05738f6618659bab0b186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183444fd8e2164156efe669830d92447"><td class="memItemLeft" align="right" valign="top"><a id="ga183444fd8e2164156efe669830d92447"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR_OPAC0_MASK</b>&#160;&#160;&#160;(0xF0000000U)</td></tr>
<tr class="separator:ga183444fd8e2164156efe669830d92447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2b6eb5648b13607a2ccde0cfac8289"><td class="memItemLeft" align="right" valign="top"><a id="ga2c2b6eb5648b13607a2ccde0cfac8289"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR_OPAC0_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga2c2b6eb5648b13607a2ccde0cfac8289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72e0e85999123f49a21950c7de6f5a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#gab72e0e85999123f49a21950c7de6f5a9">AIPSTZ_OPACR_OPAC0</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR_OPAC0_SHIFT)) &amp; AIPSTZ_OPACR_OPAC0_MASK)</td></tr>
<tr class="separator:gab72e0e85999123f49a21950c7de6f5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">OPACR1 - Off-Platform Peripheral Access Control Registers</h2></td></tr>
<tr class="memitem:ga246de674b6be67fd68a30c7f814fa009"><td class="memItemLeft" align="right" valign="top"><a id="ga246de674b6be67fd68a30c7f814fa009"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR1_OPAC15_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ga246de674b6be67fd68a30c7f814fa009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24eef305749babee43f24a750951a956"><td class="memItemLeft" align="right" valign="top"><a id="ga24eef305749babee43f24a750951a956"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR1_OPAC15_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga24eef305749babee43f24a750951a956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c4242583079197b078758380652e0e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#ga6c4242583079197b078758380652e0e0">AIPSTZ_OPACR1_OPAC15</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR1_OPAC15_SHIFT)) &amp; AIPSTZ_OPACR1_OPAC15_MASK)</td></tr>
<tr class="separator:ga6c4242583079197b078758380652e0e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328907c45060490f6064e64201d43542"><td class="memItemLeft" align="right" valign="top"><a id="ga328907c45060490f6064e64201d43542"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR1_OPAC14_MASK</b>&#160;&#160;&#160;(0xF0U)</td></tr>
<tr class="separator:ga328907c45060490f6064e64201d43542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07ec15a6903527e1df10777fcb5bc597"><td class="memItemLeft" align="right" valign="top"><a id="ga07ec15a6903527e1df10777fcb5bc597"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR1_OPAC14_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga07ec15a6903527e1df10777fcb5bc597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfcc32268b37430730e7687262429a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#gadfcc32268b37430730e7687262429a07">AIPSTZ_OPACR1_OPAC14</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR1_OPAC14_SHIFT)) &amp; AIPSTZ_OPACR1_OPAC14_MASK)</td></tr>
<tr class="separator:gadfcc32268b37430730e7687262429a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36155d6114824a560f7054c12252d77"><td class="memItemLeft" align="right" valign="top"><a id="gaf36155d6114824a560f7054c12252d77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR1_OPAC13_MASK</b>&#160;&#160;&#160;(0xF00U)</td></tr>
<tr class="separator:gaf36155d6114824a560f7054c12252d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga416394cc65614238aed9ed97cae15c35"><td class="memItemLeft" align="right" valign="top"><a id="ga416394cc65614238aed9ed97cae15c35"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR1_OPAC13_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga416394cc65614238aed9ed97cae15c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd1fb79d660e4e9dcd65c4fbe116102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#gafbd1fb79d660e4e9dcd65c4fbe116102">AIPSTZ_OPACR1_OPAC13</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR1_OPAC13_SHIFT)) &amp; AIPSTZ_OPACR1_OPAC13_MASK)</td></tr>
<tr class="separator:gafbd1fb79d660e4e9dcd65c4fbe116102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba5aa25091b5bb9fca0a999cf5eebbd"><td class="memItemLeft" align="right" valign="top"><a id="gacba5aa25091b5bb9fca0a999cf5eebbd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR1_OPAC12_MASK</b>&#160;&#160;&#160;(0xF000U)</td></tr>
<tr class="separator:gacba5aa25091b5bb9fca0a999cf5eebbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc03f9fae17c08702a84eb22a3b86880"><td class="memItemLeft" align="right" valign="top"><a id="gabc03f9fae17c08702a84eb22a3b86880"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR1_OPAC12_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gabc03f9fae17c08702a84eb22a3b86880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e1232dcc1f4c94de3d1b754df6fa6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#gab1e1232dcc1f4c94de3d1b754df6fa6b">AIPSTZ_OPACR1_OPAC12</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR1_OPAC12_SHIFT)) &amp; AIPSTZ_OPACR1_OPAC12_MASK)</td></tr>
<tr class="separator:gab1e1232dcc1f4c94de3d1b754df6fa6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac122488e7c9fa72ffc9dbd6bf46d0cd6"><td class="memItemLeft" align="right" valign="top"><a id="gac122488e7c9fa72ffc9dbd6bf46d0cd6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR1_OPAC11_MASK</b>&#160;&#160;&#160;(0xF0000U)</td></tr>
<tr class="separator:gac122488e7c9fa72ffc9dbd6bf46d0cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga984ca87473fb0ce0f6cf37e93635a899"><td class="memItemLeft" align="right" valign="top"><a id="ga984ca87473fb0ce0f6cf37e93635a899"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR1_OPAC11_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga984ca87473fb0ce0f6cf37e93635a899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24534f5c881fa67da93fdb6add7d4e4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#ga24534f5c881fa67da93fdb6add7d4e4e">AIPSTZ_OPACR1_OPAC11</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR1_OPAC11_SHIFT)) &amp; AIPSTZ_OPACR1_OPAC11_MASK)</td></tr>
<tr class="separator:ga24534f5c881fa67da93fdb6add7d4e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d5501c6668081df6f41a2ae15e55387"><td class="memItemLeft" align="right" valign="top"><a id="ga6d5501c6668081df6f41a2ae15e55387"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR1_OPAC10_MASK</b>&#160;&#160;&#160;(0xF00000U)</td></tr>
<tr class="separator:ga6d5501c6668081df6f41a2ae15e55387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ed9fae449eba96d7280b5967d6a87e"><td class="memItemLeft" align="right" valign="top"><a id="ga08ed9fae449eba96d7280b5967d6a87e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR1_OPAC10_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga08ed9fae449eba96d7280b5967d6a87e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf69171512a99fcea674981d63be8a6b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#gaf69171512a99fcea674981d63be8a6b8">AIPSTZ_OPACR1_OPAC10</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR1_OPAC10_SHIFT)) &amp; AIPSTZ_OPACR1_OPAC10_MASK)</td></tr>
<tr class="separator:gaf69171512a99fcea674981d63be8a6b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f3961a706190f3efc0d3d4ade909eec"><td class="memItemLeft" align="right" valign="top"><a id="ga0f3961a706190f3efc0d3d4ade909eec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR1_OPAC9_MASK</b>&#160;&#160;&#160;(0xF000000U)</td></tr>
<tr class="separator:ga0f3961a706190f3efc0d3d4ade909eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07ad7a4c82617058e599fcb46aaa9048"><td class="memItemLeft" align="right" valign="top"><a id="ga07ad7a4c82617058e599fcb46aaa9048"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR1_OPAC9_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga07ad7a4c82617058e599fcb46aaa9048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf54ecbb2efb8e25b29972961ca00c478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#gaf54ecbb2efb8e25b29972961ca00c478">AIPSTZ_OPACR1_OPAC9</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR1_OPAC9_SHIFT)) &amp; AIPSTZ_OPACR1_OPAC9_MASK)</td></tr>
<tr class="separator:gaf54ecbb2efb8e25b29972961ca00c478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a20fb094be3ae6cce7714b669760e3c"><td class="memItemLeft" align="right" valign="top"><a id="ga0a20fb094be3ae6cce7714b669760e3c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR1_OPAC8_MASK</b>&#160;&#160;&#160;(0xF0000000U)</td></tr>
<tr class="separator:ga0a20fb094be3ae6cce7714b669760e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3f55a1beac20bbec3ea9523d4890306"><td class="memItemLeft" align="right" valign="top"><a id="gac3f55a1beac20bbec3ea9523d4890306"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR1_OPAC8_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gac3f55a1beac20bbec3ea9523d4890306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73ca6b2ecc6a377208d5f1b005abc754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#ga73ca6b2ecc6a377208d5f1b005abc754">AIPSTZ_OPACR1_OPAC8</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR1_OPAC8_SHIFT)) &amp; AIPSTZ_OPACR1_OPAC8_MASK)</td></tr>
<tr class="separator:ga73ca6b2ecc6a377208d5f1b005abc754"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">OPACR2 - Off-Platform Peripheral Access Control Registers</h2></td></tr>
<tr class="memitem:ga9a97ce9d3213a50c5eb737eebd2a7079"><td class="memItemLeft" align="right" valign="top"><a id="ga9a97ce9d3213a50c5eb737eebd2a7079"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR2_OPAC23_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ga9a97ce9d3213a50c5eb737eebd2a7079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b040fa7af11651bc1ad3c7866ec69c5"><td class="memItemLeft" align="right" valign="top"><a id="ga1b040fa7af11651bc1ad3c7866ec69c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR2_OPAC23_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1b040fa7af11651bc1ad3c7866ec69c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf040685316644fd956258ff2f534883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#gaaf040685316644fd956258ff2f534883">AIPSTZ_OPACR2_OPAC23</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR2_OPAC23_SHIFT)) &amp; AIPSTZ_OPACR2_OPAC23_MASK)</td></tr>
<tr class="separator:gaaf040685316644fd956258ff2f534883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab655b3b916019bdba918f03d05daec"><td class="memItemLeft" align="right" valign="top"><a id="ga7ab655b3b916019bdba918f03d05daec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR2_OPAC22_MASK</b>&#160;&#160;&#160;(0xF0U)</td></tr>
<tr class="separator:ga7ab655b3b916019bdba918f03d05daec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc91bbda9bcce52fe06bea2bde440bd3"><td class="memItemLeft" align="right" valign="top"><a id="gacc91bbda9bcce52fe06bea2bde440bd3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR2_OPAC22_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gacc91bbda9bcce52fe06bea2bde440bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb46a564f791d73af53648f00e7dedee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#gadb46a564f791d73af53648f00e7dedee">AIPSTZ_OPACR2_OPAC22</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR2_OPAC22_SHIFT)) &amp; AIPSTZ_OPACR2_OPAC22_MASK)</td></tr>
<tr class="separator:gadb46a564f791d73af53648f00e7dedee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7fbb17d988c359696050b8686831aef"><td class="memItemLeft" align="right" valign="top"><a id="gaf7fbb17d988c359696050b8686831aef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR2_OPAC21_MASK</b>&#160;&#160;&#160;(0xF00U)</td></tr>
<tr class="separator:gaf7fbb17d988c359696050b8686831aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0055c27ce1bb7af5646d0d98f45de7d3"><td class="memItemLeft" align="right" valign="top"><a id="ga0055c27ce1bb7af5646d0d98f45de7d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR2_OPAC21_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0055c27ce1bb7af5646d0d98f45de7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7a269706175468acf2655a77505b30d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#gae7a269706175468acf2655a77505b30d">AIPSTZ_OPACR2_OPAC21</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR2_OPAC21_SHIFT)) &amp; AIPSTZ_OPACR2_OPAC21_MASK)</td></tr>
<tr class="separator:gae7a269706175468acf2655a77505b30d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f68a4e1908b8d52f57bafb6ae3dee5f"><td class="memItemLeft" align="right" valign="top"><a id="ga8f68a4e1908b8d52f57bafb6ae3dee5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR2_OPAC20_MASK</b>&#160;&#160;&#160;(0xF000U)</td></tr>
<tr class="separator:ga8f68a4e1908b8d52f57bafb6ae3dee5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb9dad025a6e4dd8c30b4f5b608a1707"><td class="memItemLeft" align="right" valign="top"><a id="gafb9dad025a6e4dd8c30b4f5b608a1707"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR2_OPAC20_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gafb9dad025a6e4dd8c30b4f5b608a1707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad073d33a06a8ec127e373ddcf2bfb549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#gad073d33a06a8ec127e373ddcf2bfb549">AIPSTZ_OPACR2_OPAC20</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR2_OPAC20_SHIFT)) &amp; AIPSTZ_OPACR2_OPAC20_MASK)</td></tr>
<tr class="separator:gad073d33a06a8ec127e373ddcf2bfb549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga873e3c46c2596561ca76c33f26b0861a"><td class="memItemLeft" align="right" valign="top"><a id="ga873e3c46c2596561ca76c33f26b0861a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR2_OPAC19_MASK</b>&#160;&#160;&#160;(0xF0000U)</td></tr>
<tr class="separator:ga873e3c46c2596561ca76c33f26b0861a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe883052d1201a94d6f3080a998c4303"><td class="memItemLeft" align="right" valign="top"><a id="gafe883052d1201a94d6f3080a998c4303"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR2_OPAC19_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gafe883052d1201a94d6f3080a998c4303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97dcf833f0258568db17d1a9e93858d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#ga97dcf833f0258568db17d1a9e93858d8">AIPSTZ_OPACR2_OPAC19</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR2_OPAC19_SHIFT)) &amp; AIPSTZ_OPACR2_OPAC19_MASK)</td></tr>
<tr class="separator:ga97dcf833f0258568db17d1a9e93858d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8bb656ecc53ee02bb705f83116dc787"><td class="memItemLeft" align="right" valign="top"><a id="gae8bb656ecc53ee02bb705f83116dc787"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR2_OPAC18_MASK</b>&#160;&#160;&#160;(0xF00000U)</td></tr>
<tr class="separator:gae8bb656ecc53ee02bb705f83116dc787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9383e9f63a1bd39d7656e4ae1b2d6889"><td class="memItemLeft" align="right" valign="top"><a id="ga9383e9f63a1bd39d7656e4ae1b2d6889"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR2_OPAC18_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga9383e9f63a1bd39d7656e4ae1b2d6889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59e1a0f37ee55e2f492a80643af89091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#ga59e1a0f37ee55e2f492a80643af89091">AIPSTZ_OPACR2_OPAC18</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR2_OPAC18_SHIFT)) &amp; AIPSTZ_OPACR2_OPAC18_MASK)</td></tr>
<tr class="separator:ga59e1a0f37ee55e2f492a80643af89091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga230e2108e0c749db2b12585751e82893"><td class="memItemLeft" align="right" valign="top"><a id="ga230e2108e0c749db2b12585751e82893"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR2_OPAC17_MASK</b>&#160;&#160;&#160;(0xF000000U)</td></tr>
<tr class="separator:ga230e2108e0c749db2b12585751e82893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b7fa0c7c79cf9f48daf332d201ee79e"><td class="memItemLeft" align="right" valign="top"><a id="ga8b7fa0c7c79cf9f48daf332d201ee79e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR2_OPAC17_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga8b7fa0c7c79cf9f48daf332d201ee79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460376d6f3f0714520e0288a25244aab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#ga460376d6f3f0714520e0288a25244aab">AIPSTZ_OPACR2_OPAC17</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR2_OPAC17_SHIFT)) &amp; AIPSTZ_OPACR2_OPAC17_MASK)</td></tr>
<tr class="separator:ga460376d6f3f0714520e0288a25244aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11fd7480163d885da6485143f5e4c561"><td class="memItemLeft" align="right" valign="top"><a id="ga11fd7480163d885da6485143f5e4c561"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR2_OPAC16_MASK</b>&#160;&#160;&#160;(0xF0000000U)</td></tr>
<tr class="separator:ga11fd7480163d885da6485143f5e4c561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga023a78c7db2d227279cc0de1d2ea0b6c"><td class="memItemLeft" align="right" valign="top"><a id="ga023a78c7db2d227279cc0de1d2ea0b6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR2_OPAC16_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga023a78c7db2d227279cc0de1d2ea0b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51cbeab7fbe3a38da17f1f967f95a5eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#ga51cbeab7fbe3a38da17f1f967f95a5eb">AIPSTZ_OPACR2_OPAC16</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR2_OPAC16_SHIFT)) &amp; AIPSTZ_OPACR2_OPAC16_MASK)</td></tr>
<tr class="separator:ga51cbeab7fbe3a38da17f1f967f95a5eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">OPACR3 - Off-Platform Peripheral Access Control Registers</h2></td></tr>
<tr class="memitem:gaf21c0b7af8a0a054ab1368fda91705a9"><td class="memItemLeft" align="right" valign="top"><a id="gaf21c0b7af8a0a054ab1368fda91705a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR3_OPAC31_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:gaf21c0b7af8a0a054ab1368fda91705a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e73746826da308cec53fb75739a35fe"><td class="memItemLeft" align="right" valign="top"><a id="ga6e73746826da308cec53fb75739a35fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR3_OPAC31_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6e73746826da308cec53fb75739a35fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a74c28a993880c726f8a7ded51d48bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#ga7a74c28a993880c726f8a7ded51d48bc">AIPSTZ_OPACR3_OPAC31</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR3_OPAC31_SHIFT)) &amp; AIPSTZ_OPACR3_OPAC31_MASK)</td></tr>
<tr class="separator:ga7a74c28a993880c726f8a7ded51d48bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10d23d40058c6f3a391253db99c7cb8a"><td class="memItemLeft" align="right" valign="top"><a id="ga10d23d40058c6f3a391253db99c7cb8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR3_OPAC30_MASK</b>&#160;&#160;&#160;(0xF0U)</td></tr>
<tr class="separator:ga10d23d40058c6f3a391253db99c7cb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4da24ad4323817dba9aaed3de5c9758"><td class="memItemLeft" align="right" valign="top"><a id="gac4da24ad4323817dba9aaed3de5c9758"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR3_OPAC30_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac4da24ad4323817dba9aaed3de5c9758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabfa023b46a6080d55f08e0035bb2491"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#gaabfa023b46a6080d55f08e0035bb2491">AIPSTZ_OPACR3_OPAC30</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR3_OPAC30_SHIFT)) &amp; AIPSTZ_OPACR3_OPAC30_MASK)</td></tr>
<tr class="separator:gaabfa023b46a6080d55f08e0035bb2491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8af9ea2ba66c91cc4c97f89da9e7aa79"><td class="memItemLeft" align="right" valign="top"><a id="ga8af9ea2ba66c91cc4c97f89da9e7aa79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR3_OPAC29_MASK</b>&#160;&#160;&#160;(0xF00U)</td></tr>
<tr class="separator:ga8af9ea2ba66c91cc4c97f89da9e7aa79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf217cf419a17e54bae7f7e39dd298b6f"><td class="memItemLeft" align="right" valign="top"><a id="gaf217cf419a17e54bae7f7e39dd298b6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR3_OPAC29_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaf217cf419a17e54bae7f7e39dd298b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17c2dd9ce66f488daf3e656c8c4c4954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#ga17c2dd9ce66f488daf3e656c8c4c4954">AIPSTZ_OPACR3_OPAC29</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR3_OPAC29_SHIFT)) &amp; AIPSTZ_OPACR3_OPAC29_MASK)</td></tr>
<tr class="separator:ga17c2dd9ce66f488daf3e656c8c4c4954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79fe4274ee7695f763728d5a95b0b5d6"><td class="memItemLeft" align="right" valign="top"><a id="ga79fe4274ee7695f763728d5a95b0b5d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR3_OPAC28_MASK</b>&#160;&#160;&#160;(0xF000U)</td></tr>
<tr class="separator:ga79fe4274ee7695f763728d5a95b0b5d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ce26056aaedc2abfcd770ad75df4e61"><td class="memItemLeft" align="right" valign="top"><a id="ga9ce26056aaedc2abfcd770ad75df4e61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR3_OPAC28_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga9ce26056aaedc2abfcd770ad75df4e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae63a9a84d77f213b26ff498251a3002a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#gae63a9a84d77f213b26ff498251a3002a">AIPSTZ_OPACR3_OPAC28</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR3_OPAC28_SHIFT)) &amp; AIPSTZ_OPACR3_OPAC28_MASK)</td></tr>
<tr class="separator:gae63a9a84d77f213b26ff498251a3002a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c398556bdcea88cb84ada41a6cdf4e6"><td class="memItemLeft" align="right" valign="top"><a id="ga4c398556bdcea88cb84ada41a6cdf4e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR3_OPAC27_MASK</b>&#160;&#160;&#160;(0xF0000U)</td></tr>
<tr class="separator:ga4c398556bdcea88cb84ada41a6cdf4e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe22b268108c34876069f8225b1e8231"><td class="memItemLeft" align="right" valign="top"><a id="gafe22b268108c34876069f8225b1e8231"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR3_OPAC27_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gafe22b268108c34876069f8225b1e8231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4adeb749e8e745fbf36639be21e1f198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#ga4adeb749e8e745fbf36639be21e1f198">AIPSTZ_OPACR3_OPAC27</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR3_OPAC27_SHIFT)) &amp; AIPSTZ_OPACR3_OPAC27_MASK)</td></tr>
<tr class="separator:ga4adeb749e8e745fbf36639be21e1f198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db8ae90eb9cb39d0e6bf5893f9652c0"><td class="memItemLeft" align="right" valign="top"><a id="ga9db8ae90eb9cb39d0e6bf5893f9652c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR3_OPAC26_MASK</b>&#160;&#160;&#160;(0xF00000U)</td></tr>
<tr class="separator:ga9db8ae90eb9cb39d0e6bf5893f9652c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9838832e71848a2371e86bdbbf8a180"><td class="memItemLeft" align="right" valign="top"><a id="gac9838832e71848a2371e86bdbbf8a180"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR3_OPAC26_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gac9838832e71848a2371e86bdbbf8a180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5f6112ca1955a2d4c5c856818e5202a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#gae5f6112ca1955a2d4c5c856818e5202a">AIPSTZ_OPACR3_OPAC26</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR3_OPAC26_SHIFT)) &amp; AIPSTZ_OPACR3_OPAC26_MASK)</td></tr>
<tr class="separator:gae5f6112ca1955a2d4c5c856818e5202a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga672f7013e3b1dfa0d7cded2b7d9cf53d"><td class="memItemLeft" align="right" valign="top"><a id="ga672f7013e3b1dfa0d7cded2b7d9cf53d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR3_OPAC25_MASK</b>&#160;&#160;&#160;(0xF000000U)</td></tr>
<tr class="separator:ga672f7013e3b1dfa0d7cded2b7d9cf53d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38bdd222968270fd5c388817d3bf2b71"><td class="memItemLeft" align="right" valign="top"><a id="ga38bdd222968270fd5c388817d3bf2b71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR3_OPAC25_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga38bdd222968270fd5c388817d3bf2b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa997149ea803652e4d01210b8cf3b6d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#gaa997149ea803652e4d01210b8cf3b6d7">AIPSTZ_OPACR3_OPAC25</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR3_OPAC25_SHIFT)) &amp; AIPSTZ_OPACR3_OPAC25_MASK)</td></tr>
<tr class="separator:gaa997149ea803652e4d01210b8cf3b6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab68e1915fd218a3f32be1d3a79de68b6"><td class="memItemLeft" align="right" valign="top"><a id="gab68e1915fd218a3f32be1d3a79de68b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR3_OPAC24_MASK</b>&#160;&#160;&#160;(0xF0000000U)</td></tr>
<tr class="separator:gab68e1915fd218a3f32be1d3a79de68b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38393b43c09d037a71ca466dd8a656e7"><td class="memItemLeft" align="right" valign="top"><a id="ga38393b43c09d037a71ca466dd8a656e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR3_OPAC24_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga38393b43c09d037a71ca466dd8a656e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0359cd705dcdc9a9aebd671824396bef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#ga0359cd705dcdc9a9aebd671824396bef">AIPSTZ_OPACR3_OPAC24</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR3_OPAC24_SHIFT)) &amp; AIPSTZ_OPACR3_OPAC24_MASK)</td></tr>
<tr class="separator:ga0359cd705dcdc9a9aebd671824396bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">OPACR4 - Off-Platform Peripheral Access Control Registers</h2></td></tr>
<tr class="memitem:ga65a19595efe93617cfdf19f4c1b0860a"><td class="memItemLeft" align="right" valign="top"><a id="ga65a19595efe93617cfdf19f4c1b0860a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR4_OPAC33_MASK</b>&#160;&#160;&#160;(0xF000000U)</td></tr>
<tr class="separator:ga65a19595efe93617cfdf19f4c1b0860a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f03be9fa81d2f3db102249929cb49d9"><td class="memItemLeft" align="right" valign="top"><a id="ga1f03be9fa81d2f3db102249929cb49d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR4_OPAC33_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga1f03be9fa81d2f3db102249929cb49d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad181ff7b7cb98d2480203dd021c77c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#ga7ad181ff7b7cb98d2480203dd021c77c">AIPSTZ_OPACR4_OPAC33</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR4_OPAC33_SHIFT)) &amp; AIPSTZ_OPACR4_OPAC33_MASK)</td></tr>
<tr class="separator:ga7ad181ff7b7cb98d2480203dd021c77c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99e4078a336941969f62e928ab7a50c0"><td class="memItemLeft" align="right" valign="top"><a id="ga99e4078a336941969f62e928ab7a50c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR4_OPAC32_MASK</b>&#160;&#160;&#160;(0xF0000000U)</td></tr>
<tr class="separator:ga99e4078a336941969f62e928ab7a50c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8637489248748a1a7800db80abe7dbb3"><td class="memItemLeft" align="right" valign="top"><a id="ga8637489248748a1a7800db80abe7dbb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIPSTZ_OPACR4_OPAC32_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga8637489248748a1a7800db80abe7dbb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd830f7756675a999927b034f3e905a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AIPSTZ__Register__Masks.html#gadd830f7756675a999927b034f3e905a3">AIPSTZ_OPACR4_OPAC32</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR4_OPAC32_SHIFT)) &amp; AIPSTZ_OPACR4_OPAC32_MASK)</td></tr>
<tr class="separator:gadd830f7756675a999927b034f3e905a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga5b45caa2a53bba8b1c3fbc53363dad7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b45caa2a53bba8b1c3fbc53363dad7e">&#9670;&nbsp;</a></span>AIPSTZ_MPR_MPROT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_MPR_MPROT0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_MPR_MPROT0_SHIFT)) &amp; AIPSTZ_MPR_MPROT0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MPROT0 0bxxx0..Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute. 0bxxx1..Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access. 0bxx0x..This master is not trusted for write accesses. 0bxx1x..This master is trusted for write accesses. 0bx0xx..This master is not trusted for read accesses. 0bx1xx..This master is trusted for read accesses. 0b1xxx..Write accesses from this master are allowed to be buffered </p>

</div>
</div>
<a id="gae80a552f092fa9580b4945ed4c8f2763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae80a552f092fa9580b4945ed4c8f2763">&#9670;&nbsp;</a></span>AIPSTZ_MPR_MPROT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_MPR_MPROT1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_MPR_MPROT1_SHIFT)) &amp; AIPSTZ_MPR_MPROT1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MPROT1 0bxxx0..Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute. 0bxxx1..Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access. 0bxx0x..This master is not trusted for write accesses. 0bxx1x..This master is trusted for write accesses. 0bx0xx..This master is not trusted for read accesses. 0bx1xx..This master is trusted for read accesses. 0b1xxx..Write accesses from this master are allowed to be buffered </p>

</div>
</div>
<a id="ga201840f1f551499a2bbfcdbbcfdd3ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga201840f1f551499a2bbfcdbbcfdd3ecc">&#9670;&nbsp;</a></span>AIPSTZ_MPR_MPROT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_MPR_MPROT2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_MPR_MPROT2_SHIFT)) &amp; AIPSTZ_MPR_MPROT2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MPROT2 0bxxx0..Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute. 0bxxx1..Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access. 0bxx0x..This master is not trusted for write accesses. 0bxx1x..This master is trusted for write accesses. 0bx0xx..This master is not trusted for read accesses. 0bx1xx..This master is trusted for read accesses. 0b1xxx..Write accesses from this master are allowed to be buffered </p>

</div>
</div>
<a id="ga7e448a241bf128d81620e1c3679d56ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e448a241bf128d81620e1c3679d56ac">&#9670;&nbsp;</a></span>AIPSTZ_MPR_MPROT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_MPR_MPROT3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_MPR_MPROT3_SHIFT)) &amp; AIPSTZ_MPR_MPROT3_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MPROT3 0bxxx0..Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute. 0bxxx1..Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access. 0bxx0x..This master is not trusted for write accesses. 0bxx1x..This master is trusted for write accesses. 0bx0xx..This master is not trusted for read accesses. 0bx1xx..This master is trusted for read accesses. 0b1xxx..Write accesses from this master are allowed to be buffered </p>

</div>
</div>
<a id="gaf69171512a99fcea674981d63be8a6b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf69171512a99fcea674981d63be8a6b8">&#9670;&nbsp;</a></span>AIPSTZ_OPACR1_OPAC10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR1_OPAC10</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR1_OPAC10_SHIFT)) &amp; AIPSTZ_OPACR1_OPAC10_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC10 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="ga24534f5c881fa67da93fdb6add7d4e4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24534f5c881fa67da93fdb6add7d4e4e">&#9670;&nbsp;</a></span>AIPSTZ_OPACR1_OPAC11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR1_OPAC11</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR1_OPAC11_SHIFT)) &amp; AIPSTZ_OPACR1_OPAC11_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC11 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="gab1e1232dcc1f4c94de3d1b754df6fa6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1e1232dcc1f4c94de3d1b754df6fa6b">&#9670;&nbsp;</a></span>AIPSTZ_OPACR1_OPAC12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR1_OPAC12</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR1_OPAC12_SHIFT)) &amp; AIPSTZ_OPACR1_OPAC12_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC12 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="gafbd1fb79d660e4e9dcd65c4fbe116102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbd1fb79d660e4e9dcd65c4fbe116102">&#9670;&nbsp;</a></span>AIPSTZ_OPACR1_OPAC13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR1_OPAC13</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR1_OPAC13_SHIFT)) &amp; AIPSTZ_OPACR1_OPAC13_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC13 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="gadfcc32268b37430730e7687262429a07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfcc32268b37430730e7687262429a07">&#9670;&nbsp;</a></span>AIPSTZ_OPACR1_OPAC14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR1_OPAC14</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR1_OPAC14_SHIFT)) &amp; AIPSTZ_OPACR1_OPAC14_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC14 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="ga6c4242583079197b078758380652e0e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c4242583079197b078758380652e0e0">&#9670;&nbsp;</a></span>AIPSTZ_OPACR1_OPAC15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR1_OPAC15</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR1_OPAC15_SHIFT)) &amp; AIPSTZ_OPACR1_OPAC15_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC15 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="ga73ca6b2ecc6a377208d5f1b005abc754"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73ca6b2ecc6a377208d5f1b005abc754">&#9670;&nbsp;</a></span>AIPSTZ_OPACR1_OPAC8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR1_OPAC8</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR1_OPAC8_SHIFT)) &amp; AIPSTZ_OPACR1_OPAC8_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC8 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="gaf54ecbb2efb8e25b29972961ca00c478"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf54ecbb2efb8e25b29972961ca00c478">&#9670;&nbsp;</a></span>AIPSTZ_OPACR1_OPAC9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR1_OPAC9</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR1_OPAC9_SHIFT)) &amp; AIPSTZ_OPACR1_OPAC9_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC9 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="ga51cbeab7fbe3a38da17f1f967f95a5eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51cbeab7fbe3a38da17f1f967f95a5eb">&#9670;&nbsp;</a></span>AIPSTZ_OPACR2_OPAC16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR2_OPAC16</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR2_OPAC16_SHIFT)) &amp; AIPSTZ_OPACR2_OPAC16_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC16 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="ga460376d6f3f0714520e0288a25244aab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga460376d6f3f0714520e0288a25244aab">&#9670;&nbsp;</a></span>AIPSTZ_OPACR2_OPAC17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR2_OPAC17</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR2_OPAC17_SHIFT)) &amp; AIPSTZ_OPACR2_OPAC17_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC17 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="ga59e1a0f37ee55e2f492a80643af89091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59e1a0f37ee55e2f492a80643af89091">&#9670;&nbsp;</a></span>AIPSTZ_OPACR2_OPAC18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR2_OPAC18</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR2_OPAC18_SHIFT)) &amp; AIPSTZ_OPACR2_OPAC18_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC18 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="ga97dcf833f0258568db17d1a9e93858d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97dcf833f0258568db17d1a9e93858d8">&#9670;&nbsp;</a></span>AIPSTZ_OPACR2_OPAC19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR2_OPAC19</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR2_OPAC19_SHIFT)) &amp; AIPSTZ_OPACR2_OPAC19_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC19 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="gad073d33a06a8ec127e373ddcf2bfb549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad073d33a06a8ec127e373ddcf2bfb549">&#9670;&nbsp;</a></span>AIPSTZ_OPACR2_OPAC20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR2_OPAC20</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR2_OPAC20_SHIFT)) &amp; AIPSTZ_OPACR2_OPAC20_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC20 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="gae7a269706175468acf2655a77505b30d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7a269706175468acf2655a77505b30d">&#9670;&nbsp;</a></span>AIPSTZ_OPACR2_OPAC21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR2_OPAC21</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR2_OPAC21_SHIFT)) &amp; AIPSTZ_OPACR2_OPAC21_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC21 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="gadb46a564f791d73af53648f00e7dedee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb46a564f791d73af53648f00e7dedee">&#9670;&nbsp;</a></span>AIPSTZ_OPACR2_OPAC22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR2_OPAC22</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR2_OPAC22_SHIFT)) &amp; AIPSTZ_OPACR2_OPAC22_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC22 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="gaaf040685316644fd956258ff2f534883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf040685316644fd956258ff2f534883">&#9670;&nbsp;</a></span>AIPSTZ_OPACR2_OPAC23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR2_OPAC23</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR2_OPAC23_SHIFT)) &amp; AIPSTZ_OPACR2_OPAC23_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC23 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="ga0359cd705dcdc9a9aebd671824396bef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0359cd705dcdc9a9aebd671824396bef">&#9670;&nbsp;</a></span>AIPSTZ_OPACR3_OPAC24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR3_OPAC24</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR3_OPAC24_SHIFT)) &amp; AIPSTZ_OPACR3_OPAC24_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC24 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="gaa997149ea803652e4d01210b8cf3b6d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa997149ea803652e4d01210b8cf3b6d7">&#9670;&nbsp;</a></span>AIPSTZ_OPACR3_OPAC25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR3_OPAC25</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR3_OPAC25_SHIFT)) &amp; AIPSTZ_OPACR3_OPAC25_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC25 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="gae5f6112ca1955a2d4c5c856818e5202a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5f6112ca1955a2d4c5c856818e5202a">&#9670;&nbsp;</a></span>AIPSTZ_OPACR3_OPAC26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR3_OPAC26</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR3_OPAC26_SHIFT)) &amp; AIPSTZ_OPACR3_OPAC26_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC26 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="ga4adeb749e8e745fbf36639be21e1f198"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4adeb749e8e745fbf36639be21e1f198">&#9670;&nbsp;</a></span>AIPSTZ_OPACR3_OPAC27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR3_OPAC27</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR3_OPAC27_SHIFT)) &amp; AIPSTZ_OPACR3_OPAC27_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC27 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="gae63a9a84d77f213b26ff498251a3002a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae63a9a84d77f213b26ff498251a3002a">&#9670;&nbsp;</a></span>AIPSTZ_OPACR3_OPAC28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR3_OPAC28</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR3_OPAC28_SHIFT)) &amp; AIPSTZ_OPACR3_OPAC28_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC28 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="ga17c2dd9ce66f488daf3e656c8c4c4954"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17c2dd9ce66f488daf3e656c8c4c4954">&#9670;&nbsp;</a></span>AIPSTZ_OPACR3_OPAC29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR3_OPAC29</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR3_OPAC29_SHIFT)) &amp; AIPSTZ_OPACR3_OPAC29_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC29 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="gaabfa023b46a6080d55f08e0035bb2491"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabfa023b46a6080d55f08e0035bb2491">&#9670;&nbsp;</a></span>AIPSTZ_OPACR3_OPAC30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR3_OPAC30</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR3_OPAC30_SHIFT)) &amp; AIPSTZ_OPACR3_OPAC30_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC30 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="ga7a74c28a993880c726f8a7ded51d48bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a74c28a993880c726f8a7ded51d48bc">&#9670;&nbsp;</a></span>AIPSTZ_OPACR3_OPAC31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR3_OPAC31</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR3_OPAC31_SHIFT)) &amp; AIPSTZ_OPACR3_OPAC31_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC31 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="gadd830f7756675a999927b034f3e905a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd830f7756675a999927b034f3e905a3">&#9670;&nbsp;</a></span>AIPSTZ_OPACR4_OPAC32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR4_OPAC32</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR4_OPAC32_SHIFT)) &amp; AIPSTZ_OPACR4_OPAC32_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC32 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="ga7ad181ff7b7cb98d2480203dd021c77c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ad181ff7b7cb98d2480203dd021c77c">&#9670;&nbsp;</a></span>AIPSTZ_OPACR4_OPAC33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR4_OPAC33</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR4_OPAC33_SHIFT)) &amp; AIPSTZ_OPACR4_OPAC33_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC33 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="gab72e0e85999123f49a21950c7de6f5a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab72e0e85999123f49a21950c7de6f5a9">&#9670;&nbsp;</a></span>AIPSTZ_OPACR_OPAC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR_OPAC0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR_OPAC0_SHIFT)) &amp; AIPSTZ_OPACR_OPAC0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC0 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="ga5fa251a01aa05738f6618659bab0b186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fa251a01aa05738f6618659bab0b186">&#9670;&nbsp;</a></span>AIPSTZ_OPACR_OPAC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR_OPAC1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR_OPAC1_SHIFT)) &amp; AIPSTZ_OPACR_OPAC1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC1 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="gac8589fc7a797bd790d7d9b02bc350bfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8589fc7a797bd790d7d9b02bc350bfd">&#9670;&nbsp;</a></span>AIPSTZ_OPACR_OPAC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR_OPAC2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR_OPAC2_SHIFT)) &amp; AIPSTZ_OPACR_OPAC2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC2 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="ga16725351c08ff5f09886ba2a7adecfb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16725351c08ff5f09886ba2a7adecfb8">&#9670;&nbsp;</a></span>AIPSTZ_OPACR_OPAC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR_OPAC3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR_OPAC3_SHIFT)) &amp; AIPSTZ_OPACR_OPAC3_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC3 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="ga482f349113748f0566b21c4c17c35cb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga482f349113748f0566b21c4c17c35cb7">&#9670;&nbsp;</a></span>AIPSTZ_OPACR_OPAC4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR_OPAC4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR_OPAC4_SHIFT)) &amp; AIPSTZ_OPACR_OPAC4_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC4 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="ga72d2b8437329fd22f4b4a4d4fe4db762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72d2b8437329fd22f4b4a4d4fe4db762">&#9670;&nbsp;</a></span>AIPSTZ_OPACR_OPAC5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR_OPAC5</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR_OPAC5_SHIFT)) &amp; AIPSTZ_OPACR_OPAC5_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC5 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="gad72e85061f2937cc9a974e6d144cf399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad72e85061f2937cc9a974e6d144cf399">&#9670;&nbsp;</a></span>AIPSTZ_OPACR_OPAC6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR_OPAC6</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR_OPAC6_SHIFT)) &amp; AIPSTZ_OPACR_OPAC6_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC6 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
<a id="gae88916e7f5b05c07e65fa9ca83f01bed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae88916e7f5b05c07e65fa9ca83f01bed">&#9670;&nbsp;</a></span>AIPSTZ_OPACR_OPAC7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIPSTZ_OPACR_OPAC7</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPSTZ_OPACR_OPAC7_SHIFT)) &amp; AIPSTZ_OPACR_OPAC7_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAC7 0bxxx0..Accesses from an untrusted master are allowed. 0bxxx1..Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bxx0x..This peripheral allows write accesses. 0bxx1x..This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0bx0xx..This peripheral does not require supervisor privilege level for accesses. 0bx1xx..This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0b1xxx..Write accesses to this peripheral are allowed to be buffered by the AIPSTZ. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
