DECL|MCSPI_CH0CONF_CLKD_M|macro|MCSPI_CH0CONF_CLKD_M
DECL|MCSPI_CH0CONF_CLKD_S|macro|MCSPI_CH0CONF_CLKD_S
DECL|MCSPI_CH0CONF_CLKG|macro|MCSPI_CH0CONF_CLKG
DECL|MCSPI_CH0CONF_DMAR|macro|MCSPI_CH0CONF_DMAR
DECL|MCSPI_CH0CONF_DMAW|macro|MCSPI_CH0CONF_DMAW
DECL|MCSPI_CH0CONF_DPE0|macro|MCSPI_CH0CONF_DPE0
DECL|MCSPI_CH0CONF_DPE1|macro|MCSPI_CH0CONF_DPE1
DECL|MCSPI_CH0CONF_EPOL|macro|MCSPI_CH0CONF_EPOL
DECL|MCSPI_CH0CONF_FFER|macro|MCSPI_CH0CONF_FFER
DECL|MCSPI_CH0CONF_FFEW|macro|MCSPI_CH0CONF_FFEW
DECL|MCSPI_CH0CONF_FORCE|macro|MCSPI_CH0CONF_FORCE
DECL|MCSPI_CH0CONF_IS|macro|MCSPI_CH0CONF_IS
DECL|MCSPI_CH0CONF_PHA|macro|MCSPI_CH0CONF_PHA
DECL|MCSPI_CH0CONF_POL|macro|MCSPI_CH0CONF_POL
DECL|MCSPI_CH0CONF_SBE|macro|MCSPI_CH0CONF_SBE
DECL|MCSPI_CH0CONF_SBPOL|macro|MCSPI_CH0CONF_SBPOL
DECL|MCSPI_CH0CONF_SPIENSLV_M|macro|MCSPI_CH0CONF_SPIENSLV_M
DECL|MCSPI_CH0CONF_SPIENSLV_S|macro|MCSPI_CH0CONF_SPIENSLV_S
DECL|MCSPI_CH0CONF_TCS0_M|macro|MCSPI_CH0CONF_TCS0_M
DECL|MCSPI_CH0CONF_TCS0_S|macro|MCSPI_CH0CONF_TCS0_S
DECL|MCSPI_CH0CONF_TRM_M|macro|MCSPI_CH0CONF_TRM_M
DECL|MCSPI_CH0CONF_TRM_S|macro|MCSPI_CH0CONF_TRM_S
DECL|MCSPI_CH0CONF_TURBO|macro|MCSPI_CH0CONF_TURBO
DECL|MCSPI_CH0CONF_WL_M|macro|MCSPI_CH0CONF_WL_M
DECL|MCSPI_CH0CONF_WL_S|macro|MCSPI_CH0CONF_WL_S
DECL|MCSPI_CH0CTRL_EN|macro|MCSPI_CH0CTRL_EN
DECL|MCSPI_CH0CTRL_EXTCLK_M|macro|MCSPI_CH0CTRL_EXTCLK_M
DECL|MCSPI_CH0CTRL_EXTCLK_S|macro|MCSPI_CH0CTRL_EXTCLK_S
DECL|MCSPI_CH0STAT_EOT|macro|MCSPI_CH0STAT_EOT
DECL|MCSPI_CH0STAT_RXFFE|macro|MCSPI_CH0STAT_RXFFE
DECL|MCSPI_CH0STAT_RXFFF|macro|MCSPI_CH0STAT_RXFFF
DECL|MCSPI_CH0STAT_RXS|macro|MCSPI_CH0STAT_RXS
DECL|MCSPI_CH0STAT_TXFFE|macro|MCSPI_CH0STAT_TXFFE
DECL|MCSPI_CH0STAT_TXFFF|macro|MCSPI_CH0STAT_TXFFF
DECL|MCSPI_CH0STAT_TXS|macro|MCSPI_CH0STAT_TXS
DECL|MCSPI_CH1CONF_CLKD_M|macro|MCSPI_CH1CONF_CLKD_M
DECL|MCSPI_CH1CONF_CLKD_S|macro|MCSPI_CH1CONF_CLKD_S
DECL|MCSPI_CH1CONF_CLKG|macro|MCSPI_CH1CONF_CLKG
DECL|MCSPI_CH1CONF_DMAR|macro|MCSPI_CH1CONF_DMAR
DECL|MCSPI_CH1CONF_DMAW|macro|MCSPI_CH1CONF_DMAW
DECL|MCSPI_CH1CONF_DPE0|macro|MCSPI_CH1CONF_DPE0
DECL|MCSPI_CH1CONF_DPE1|macro|MCSPI_CH1CONF_DPE1
DECL|MCSPI_CH1CONF_EPOL|macro|MCSPI_CH1CONF_EPOL
DECL|MCSPI_CH1CONF_FFER|macro|MCSPI_CH1CONF_FFER
DECL|MCSPI_CH1CONF_FFEW|macro|MCSPI_CH1CONF_FFEW
DECL|MCSPI_CH1CONF_FORCE|macro|MCSPI_CH1CONF_FORCE
DECL|MCSPI_CH1CONF_IS|macro|MCSPI_CH1CONF_IS
DECL|MCSPI_CH1CONF_PHA|macro|MCSPI_CH1CONF_PHA
DECL|MCSPI_CH1CONF_POL|macro|MCSPI_CH1CONF_POL
DECL|MCSPI_CH1CONF_SBE|macro|MCSPI_CH1CONF_SBE
DECL|MCSPI_CH1CONF_SBPOL|macro|MCSPI_CH1CONF_SBPOL
DECL|MCSPI_CH1CONF_TCS1_M|macro|MCSPI_CH1CONF_TCS1_M
DECL|MCSPI_CH1CONF_TCS1_S|macro|MCSPI_CH1CONF_TCS1_S
DECL|MCSPI_CH1CONF_TRM_M|macro|MCSPI_CH1CONF_TRM_M
DECL|MCSPI_CH1CONF_TRM_S|macro|MCSPI_CH1CONF_TRM_S
DECL|MCSPI_CH1CONF_TURBO|macro|MCSPI_CH1CONF_TURBO
DECL|MCSPI_CH1CONF_WL_M|macro|MCSPI_CH1CONF_WL_M
DECL|MCSPI_CH1CONF_WL_S|macro|MCSPI_CH1CONF_WL_S
DECL|MCSPI_CH1CTRL_EN|macro|MCSPI_CH1CTRL_EN
DECL|MCSPI_CH1CTRL_EXTCLK_M|macro|MCSPI_CH1CTRL_EXTCLK_M
DECL|MCSPI_CH1CTRL_EXTCLK_S|macro|MCSPI_CH1CTRL_EXTCLK_S
DECL|MCSPI_CH1STAT_EOT|macro|MCSPI_CH1STAT_EOT
DECL|MCSPI_CH1STAT_RXFFE|macro|MCSPI_CH1STAT_RXFFE
DECL|MCSPI_CH1STAT_RXFFF|macro|MCSPI_CH1STAT_RXFFF
DECL|MCSPI_CH1STAT_RXS|macro|MCSPI_CH1STAT_RXS
DECL|MCSPI_CH1STAT_TXFFE|macro|MCSPI_CH1STAT_TXFFE
DECL|MCSPI_CH1STAT_TXFFF|macro|MCSPI_CH1STAT_TXFFF
DECL|MCSPI_CH1STAT_TXS|macro|MCSPI_CH1STAT_TXS
DECL|MCSPI_CH2CONF_CLKD_M|macro|MCSPI_CH2CONF_CLKD_M
DECL|MCSPI_CH2CONF_CLKD_S|macro|MCSPI_CH2CONF_CLKD_S
DECL|MCSPI_CH2CONF_CLKG|macro|MCSPI_CH2CONF_CLKG
DECL|MCSPI_CH2CONF_DMAR|macro|MCSPI_CH2CONF_DMAR
DECL|MCSPI_CH2CONF_DMAW|macro|MCSPI_CH2CONF_DMAW
DECL|MCSPI_CH2CONF_DPE0|macro|MCSPI_CH2CONF_DPE0
DECL|MCSPI_CH2CONF_DPE1|macro|MCSPI_CH2CONF_DPE1
DECL|MCSPI_CH2CONF_EPOL|macro|MCSPI_CH2CONF_EPOL
DECL|MCSPI_CH2CONF_FFER|macro|MCSPI_CH2CONF_FFER
DECL|MCSPI_CH2CONF_FFEW|macro|MCSPI_CH2CONF_FFEW
DECL|MCSPI_CH2CONF_FORCE|macro|MCSPI_CH2CONF_FORCE
DECL|MCSPI_CH2CONF_IS|macro|MCSPI_CH2CONF_IS
DECL|MCSPI_CH2CONF_PHA|macro|MCSPI_CH2CONF_PHA
DECL|MCSPI_CH2CONF_POL|macro|MCSPI_CH2CONF_POL
DECL|MCSPI_CH2CONF_SBE|macro|MCSPI_CH2CONF_SBE
DECL|MCSPI_CH2CONF_SBPOL|macro|MCSPI_CH2CONF_SBPOL
DECL|MCSPI_CH2CONF_TCS2_M|macro|MCSPI_CH2CONF_TCS2_M
DECL|MCSPI_CH2CONF_TCS2_S|macro|MCSPI_CH2CONF_TCS2_S
DECL|MCSPI_CH2CONF_TRM_M|macro|MCSPI_CH2CONF_TRM_M
DECL|MCSPI_CH2CONF_TRM_S|macro|MCSPI_CH2CONF_TRM_S
DECL|MCSPI_CH2CONF_TURBO|macro|MCSPI_CH2CONF_TURBO
DECL|MCSPI_CH2CONF_WL_M|macro|MCSPI_CH2CONF_WL_M
DECL|MCSPI_CH2CONF_WL_S|macro|MCSPI_CH2CONF_WL_S
DECL|MCSPI_CH2CTRL_EN|macro|MCSPI_CH2CTRL_EN
DECL|MCSPI_CH2CTRL_EXTCLK_M|macro|MCSPI_CH2CTRL_EXTCLK_M
DECL|MCSPI_CH2CTRL_EXTCLK_S|macro|MCSPI_CH2CTRL_EXTCLK_S
DECL|MCSPI_CH2STAT_EOT|macro|MCSPI_CH2STAT_EOT
DECL|MCSPI_CH2STAT_RXFFE|macro|MCSPI_CH2STAT_RXFFE
DECL|MCSPI_CH2STAT_RXFFF|macro|MCSPI_CH2STAT_RXFFF
DECL|MCSPI_CH2STAT_RXS|macro|MCSPI_CH2STAT_RXS
DECL|MCSPI_CH2STAT_TXFFE|macro|MCSPI_CH2STAT_TXFFE
DECL|MCSPI_CH2STAT_TXFFF|macro|MCSPI_CH2STAT_TXFFF
DECL|MCSPI_CH2STAT_TXS|macro|MCSPI_CH2STAT_TXS
DECL|MCSPI_CH3CONF_CLKD_M|macro|MCSPI_CH3CONF_CLKD_M
DECL|MCSPI_CH3CONF_CLKD_S|macro|MCSPI_CH3CONF_CLKD_S
DECL|MCSPI_CH3CONF_CLKG|macro|MCSPI_CH3CONF_CLKG
DECL|MCSPI_CH3CONF_DMAR|macro|MCSPI_CH3CONF_DMAR
DECL|MCSPI_CH3CONF_DMAW|macro|MCSPI_CH3CONF_DMAW
DECL|MCSPI_CH3CONF_DPE0|macro|MCSPI_CH3CONF_DPE0
DECL|MCSPI_CH3CONF_DPE1|macro|MCSPI_CH3CONF_DPE1
DECL|MCSPI_CH3CONF_EPOL|macro|MCSPI_CH3CONF_EPOL
DECL|MCSPI_CH3CONF_FFER|macro|MCSPI_CH3CONF_FFER
DECL|MCSPI_CH3CONF_FFEW|macro|MCSPI_CH3CONF_FFEW
DECL|MCSPI_CH3CONF_FORCE|macro|MCSPI_CH3CONF_FORCE
DECL|MCSPI_CH3CONF_IS|macro|MCSPI_CH3CONF_IS
DECL|MCSPI_CH3CONF_PHA|macro|MCSPI_CH3CONF_PHA
DECL|MCSPI_CH3CONF_POL|macro|MCSPI_CH3CONF_POL
DECL|MCSPI_CH3CONF_SBE|macro|MCSPI_CH3CONF_SBE
DECL|MCSPI_CH3CONF_SBPOL|macro|MCSPI_CH3CONF_SBPOL
DECL|MCSPI_CH3CONF_TCS3_M|macro|MCSPI_CH3CONF_TCS3_M
DECL|MCSPI_CH3CONF_TCS3_S|macro|MCSPI_CH3CONF_TCS3_S
DECL|MCSPI_CH3CONF_TRM_M|macro|MCSPI_CH3CONF_TRM_M
DECL|MCSPI_CH3CONF_TRM_S|macro|MCSPI_CH3CONF_TRM_S
DECL|MCSPI_CH3CONF_TURBO|macro|MCSPI_CH3CONF_TURBO
DECL|MCSPI_CH3CONF_WL_M|macro|MCSPI_CH3CONF_WL_M
DECL|MCSPI_CH3CONF_WL_S|macro|MCSPI_CH3CONF_WL_S
DECL|MCSPI_CH3CTRL_EN|macro|MCSPI_CH3CTRL_EN
DECL|MCSPI_CH3CTRL_EXTCLK_M|macro|MCSPI_CH3CTRL_EXTCLK_M
DECL|MCSPI_CH3CTRL_EXTCLK_S|macro|MCSPI_CH3CTRL_EXTCLK_S
DECL|MCSPI_CH3STAT_EOT|macro|MCSPI_CH3STAT_EOT
DECL|MCSPI_CH3STAT_RXFFE|macro|MCSPI_CH3STAT_RXFFE
DECL|MCSPI_CH3STAT_RXFFF|macro|MCSPI_CH3STAT_RXFFF
DECL|MCSPI_CH3STAT_RXS|macro|MCSPI_CH3STAT_RXS
DECL|MCSPI_CH3STAT_TXFFE|macro|MCSPI_CH3STAT_TXFFE
DECL|MCSPI_CH3STAT_TXFFF|macro|MCSPI_CH3STAT_TXFFF
DECL|MCSPI_CH3STAT_TXS|macro|MCSPI_CH3STAT_TXS
DECL|MCSPI_DAFRX_DAFRDATA_M|macro|MCSPI_DAFRX_DAFRDATA_M
DECL|MCSPI_DAFRX_DAFRDATA_S|macro|MCSPI_DAFRX_DAFRDATA_S
DECL|MCSPI_DAFTX_DAFTDATA_M|macro|MCSPI_DAFTX_DAFTDATA_M
DECL|MCSPI_DAFTX_DAFTDATA_S|macro|MCSPI_DAFTX_DAFTDATA_S
DECL|MCSPI_HL_HWINFO_FFNBYTE_M|macro|MCSPI_HL_HWINFO_FFNBYTE_M
DECL|MCSPI_HL_HWINFO_FFNBYTE_S|macro|MCSPI_HL_HWINFO_FFNBYTE_S
DECL|MCSPI_HL_HWINFO_RETMODE|macro|MCSPI_HL_HWINFO_RETMODE
DECL|MCSPI_HL_HWINFO_USEFIFO|macro|MCSPI_HL_HWINFO_USEFIFO
DECL|MCSPI_HL_REV_CUSTOM_M|macro|MCSPI_HL_REV_CUSTOM_M
DECL|MCSPI_HL_REV_CUSTOM_S|macro|MCSPI_HL_REV_CUSTOM_S
DECL|MCSPI_HL_REV_FUNC_M|macro|MCSPI_HL_REV_FUNC_M
DECL|MCSPI_HL_REV_FUNC_S|macro|MCSPI_HL_REV_FUNC_S
DECL|MCSPI_HL_REV_RSVD_M|macro|MCSPI_HL_REV_RSVD_M
DECL|MCSPI_HL_REV_RSVD_S|macro|MCSPI_HL_REV_RSVD_S
DECL|MCSPI_HL_REV_R_RTL_M|macro|MCSPI_HL_REV_R_RTL_M
DECL|MCSPI_HL_REV_R_RTL_S|macro|MCSPI_HL_REV_R_RTL_S
DECL|MCSPI_HL_REV_SCHEME_M|macro|MCSPI_HL_REV_SCHEME_M
DECL|MCSPI_HL_REV_SCHEME_S|macro|MCSPI_HL_REV_SCHEME_S
DECL|MCSPI_HL_REV_X_MAJOR_M|macro|MCSPI_HL_REV_X_MAJOR_M
DECL|MCSPI_HL_REV_X_MAJOR_S|macro|MCSPI_HL_REV_X_MAJOR_S
DECL|MCSPI_HL_REV_Y_MINOR_M|macro|MCSPI_HL_REV_Y_MINOR_M
DECL|MCSPI_HL_REV_Y_MINOR_S|macro|MCSPI_HL_REV_Y_MINOR_S
DECL|MCSPI_HL_SYSCONFIG_FREEEMU|macro|MCSPI_HL_SYSCONFIG_FREEEMU
DECL|MCSPI_HL_SYSCONFIG_IDLEMODE_M|macro|MCSPI_HL_SYSCONFIG_IDLEMODE_M
DECL|MCSPI_HL_SYSCONFIG_IDLEMODE_S|macro|MCSPI_HL_SYSCONFIG_IDLEMODE_S
DECL|MCSPI_HL_SYSCONFIG_SOFTRESET|macro|MCSPI_HL_SYSCONFIG_SOFTRESET
DECL|MCSPI_IRQENABLE_EOW_ENABLE|macro|MCSPI_IRQENABLE_EOW_ENABLE
DECL|MCSPI_IRQENABLE_RX0_FULL_ENABLE|macro|MCSPI_IRQENABLE_RX0_FULL_ENABLE
DECL|MCSPI_IRQENABLE_RX0_OVERFLOW_ENABLE|macro|MCSPI_IRQENABLE_RX0_OVERFLOW_ENABLE
DECL|MCSPI_IRQENABLE_RX1_FULL_ENABLE|macro|MCSPI_IRQENABLE_RX1_FULL_ENABLE
DECL|MCSPI_IRQENABLE_RX2_FULL_ENABLE|macro|MCSPI_IRQENABLE_RX2_FULL_ENABLE
DECL|MCSPI_IRQENABLE_RX3_FULL_ENABLE|macro|MCSPI_IRQENABLE_RX3_FULL_ENABLE
DECL|MCSPI_IRQENABLE_TX0_EMPTY_ENABLE|macro|MCSPI_IRQENABLE_TX0_EMPTY_ENABLE
DECL|MCSPI_IRQENABLE_TX0_UNDERFLOW_ENABLE|macro|MCSPI_IRQENABLE_TX0_UNDERFLOW_ENABLE
DECL|MCSPI_IRQENABLE_TX1_EMPTY_ENABLE|macro|MCSPI_IRQENABLE_TX1_EMPTY_ENABLE
DECL|MCSPI_IRQENABLE_TX1_UNDERFLOW_ENABLE|macro|MCSPI_IRQENABLE_TX1_UNDERFLOW_ENABLE
DECL|MCSPI_IRQENABLE_TX2_EMPTY_ENABLE|macro|MCSPI_IRQENABLE_TX2_EMPTY_ENABLE
DECL|MCSPI_IRQENABLE_TX2_UNDERFLOW_ENABLE|macro|MCSPI_IRQENABLE_TX2_UNDERFLOW_ENABLE
DECL|MCSPI_IRQENABLE_TX3_EMPTY_ENABLE|macro|MCSPI_IRQENABLE_TX3_EMPTY_ENABLE
DECL|MCSPI_IRQENABLE_TX3_UNDERFLOW_ENABLE|macro|MCSPI_IRQENABLE_TX3_UNDERFLOW_ENABLE
DECL|MCSPI_IRQENABLE_WKE|macro|MCSPI_IRQENABLE_WKE
DECL|MCSPI_IRQSTATUS_EOW|macro|MCSPI_IRQSTATUS_EOW
DECL|MCSPI_IRQSTATUS_RX0_FULL|macro|MCSPI_IRQSTATUS_RX0_FULL
DECL|MCSPI_IRQSTATUS_RX0_OVERFLOW|macro|MCSPI_IRQSTATUS_RX0_OVERFLOW
DECL|MCSPI_IRQSTATUS_RX1_FULL|macro|MCSPI_IRQSTATUS_RX1_FULL
DECL|MCSPI_IRQSTATUS_RX2_FULL|macro|MCSPI_IRQSTATUS_RX2_FULL
DECL|MCSPI_IRQSTATUS_RX3_FULL|macro|MCSPI_IRQSTATUS_RX3_FULL
DECL|MCSPI_IRQSTATUS_TX0_EMPTY|macro|MCSPI_IRQSTATUS_TX0_EMPTY
DECL|MCSPI_IRQSTATUS_TX0_UNDERFLOW|macro|MCSPI_IRQSTATUS_TX0_UNDERFLOW
DECL|MCSPI_IRQSTATUS_TX1_EMPTY|macro|MCSPI_IRQSTATUS_TX1_EMPTY
DECL|MCSPI_IRQSTATUS_TX1_UNDERFLOW|macro|MCSPI_IRQSTATUS_TX1_UNDERFLOW
DECL|MCSPI_IRQSTATUS_TX2_EMPTY|macro|MCSPI_IRQSTATUS_TX2_EMPTY
DECL|MCSPI_IRQSTATUS_TX2_UNDERFLOW|macro|MCSPI_IRQSTATUS_TX2_UNDERFLOW
DECL|MCSPI_IRQSTATUS_TX3_EMPTY|macro|MCSPI_IRQSTATUS_TX3_EMPTY
DECL|MCSPI_IRQSTATUS_TX3_UNDERFLOW|macro|MCSPI_IRQSTATUS_TX3_UNDERFLOW
DECL|MCSPI_IRQSTATUS_WKS|macro|MCSPI_IRQSTATUS_WKS
DECL|MCSPI_MODULCTRL_FDAA|macro|MCSPI_MODULCTRL_FDAA
DECL|MCSPI_MODULCTRL_INITDLY_M|macro|MCSPI_MODULCTRL_INITDLY_M
DECL|MCSPI_MODULCTRL_INITDLY_S|macro|MCSPI_MODULCTRL_INITDLY_S
DECL|MCSPI_MODULCTRL_MOA|macro|MCSPI_MODULCTRL_MOA
DECL|MCSPI_MODULCTRL_MS|macro|MCSPI_MODULCTRL_MS
DECL|MCSPI_MODULCTRL_PIN34|macro|MCSPI_MODULCTRL_PIN34
DECL|MCSPI_MODULCTRL_SINGLE|macro|MCSPI_MODULCTRL_SINGLE
DECL|MCSPI_MODULCTRL_SYSTEM_TEST|macro|MCSPI_MODULCTRL_SYSTEM_TEST
DECL|MCSPI_O_CH0CONF|macro|MCSPI_O_CH0CONF
DECL|MCSPI_O_CH0CTRL|macro|MCSPI_O_CH0CTRL
DECL|MCSPI_O_CH0STAT|macro|MCSPI_O_CH0STAT
DECL|MCSPI_O_CH1CONF|macro|MCSPI_O_CH1CONF
DECL|MCSPI_O_CH1CTRL|macro|MCSPI_O_CH1CTRL
DECL|MCSPI_O_CH1STAT|macro|MCSPI_O_CH1STAT
DECL|MCSPI_O_CH2CONF|macro|MCSPI_O_CH2CONF
DECL|MCSPI_O_CH2CTRL|macro|MCSPI_O_CH2CTRL
DECL|MCSPI_O_CH2STAT|macro|MCSPI_O_CH2STAT
DECL|MCSPI_O_CH3CONF|macro|MCSPI_O_CH3CONF
DECL|MCSPI_O_CH3CTRL|macro|MCSPI_O_CH3CTRL
DECL|MCSPI_O_CH3STAT|macro|MCSPI_O_CH3STAT
DECL|MCSPI_O_DAFRX|macro|MCSPI_O_DAFRX
DECL|MCSPI_O_DAFTX|macro|MCSPI_O_DAFTX
DECL|MCSPI_O_HL_HWINFO|macro|MCSPI_O_HL_HWINFO
DECL|MCSPI_O_HL_REV|macro|MCSPI_O_HL_REV
DECL|MCSPI_O_HL_SYSCONFIG|macro|MCSPI_O_HL_SYSCONFIG
DECL|MCSPI_O_IRQENABLE|macro|MCSPI_O_IRQENABLE
DECL|MCSPI_O_IRQSTATUS|macro|MCSPI_O_IRQSTATUS
DECL|MCSPI_O_MODULCTRL|macro|MCSPI_O_MODULCTRL
DECL|MCSPI_O_REVISION|macro|MCSPI_O_REVISION
DECL|MCSPI_O_RX0|macro|MCSPI_O_RX0
DECL|MCSPI_O_RX1|macro|MCSPI_O_RX1
DECL|MCSPI_O_RX2|macro|MCSPI_O_RX2
DECL|MCSPI_O_RX3|macro|MCSPI_O_RX3
DECL|MCSPI_O_SYSCONFIG|macro|MCSPI_O_SYSCONFIG
DECL|MCSPI_O_SYSSTATUS|macro|MCSPI_O_SYSSTATUS
DECL|MCSPI_O_SYST|macro|MCSPI_O_SYST
DECL|MCSPI_O_TX0|macro|MCSPI_O_TX0
DECL|MCSPI_O_TX1|macro|MCSPI_O_TX1
DECL|MCSPI_O_TX2|macro|MCSPI_O_TX2
DECL|MCSPI_O_TX3|macro|MCSPI_O_TX3
DECL|MCSPI_O_WAKEUPENABLE|macro|MCSPI_O_WAKEUPENABLE
DECL|MCSPI_O_XFERLEVEL|macro|MCSPI_O_XFERLEVEL
DECL|MCSPI_REVISION_REV_M|macro|MCSPI_REVISION_REV_M
DECL|MCSPI_REVISION_REV_S|macro|MCSPI_REVISION_REV_S
DECL|MCSPI_RX0_RDATA_M|macro|MCSPI_RX0_RDATA_M
DECL|MCSPI_RX0_RDATA_S|macro|MCSPI_RX0_RDATA_S
DECL|MCSPI_RX1_RDATA_M|macro|MCSPI_RX1_RDATA_M
DECL|MCSPI_RX1_RDATA_S|macro|MCSPI_RX1_RDATA_S
DECL|MCSPI_RX2_RDATA_M|macro|MCSPI_RX2_RDATA_M
DECL|MCSPI_RX2_RDATA_S|macro|MCSPI_RX2_RDATA_S
DECL|MCSPI_RX3_RDATA_M|macro|MCSPI_RX3_RDATA_M
DECL|MCSPI_RX3_RDATA_S|macro|MCSPI_RX3_RDATA_S
DECL|MCSPI_SYSCONFIG_AUTOIDLE|macro|MCSPI_SYSCONFIG_AUTOIDLE
DECL|MCSPI_SYSCONFIG_CLOCKACTIVITY_M|macro|MCSPI_SYSCONFIG_CLOCKACTIVITY_M
DECL|MCSPI_SYSCONFIG_CLOCKACTIVITY_S|macro|MCSPI_SYSCONFIG_CLOCKACTIVITY_S
DECL|MCSPI_SYSCONFIG_ENAWAKEUP|macro|MCSPI_SYSCONFIG_ENAWAKEUP
DECL|MCSPI_SYSCONFIG_SIDLEMODE_M|macro|MCSPI_SYSCONFIG_SIDLEMODE_M
DECL|MCSPI_SYSCONFIG_SIDLEMODE_S|macro|MCSPI_SYSCONFIG_SIDLEMODE_S
DECL|MCSPI_SYSCONFIG_SOFTRESET|macro|MCSPI_SYSCONFIG_SOFTRESET
DECL|MCSPI_SYSSTATUS_RESETDONE|macro|MCSPI_SYSSTATUS_RESETDONE
DECL|MCSPI_SYST_SPICLK|macro|MCSPI_SYST_SPICLK
DECL|MCSPI_SYST_SPIDATDIR0|macro|MCSPI_SYST_SPIDATDIR0
DECL|MCSPI_SYST_SPIDATDIR1|macro|MCSPI_SYST_SPIDATDIR1
DECL|MCSPI_SYST_SPIDAT_0|macro|MCSPI_SYST_SPIDAT_0
DECL|MCSPI_SYST_SPIDAT_1|macro|MCSPI_SYST_SPIDAT_1
DECL|MCSPI_SYST_SPIENDIR|macro|MCSPI_SYST_SPIENDIR
DECL|MCSPI_SYST_SPIEN_0|macro|MCSPI_SYST_SPIEN_0
DECL|MCSPI_SYST_SPIEN_1|macro|MCSPI_SYST_SPIEN_1
DECL|MCSPI_SYST_SPIEN_2|macro|MCSPI_SYST_SPIEN_2
DECL|MCSPI_SYST_SPIEN_3|macro|MCSPI_SYST_SPIEN_3
DECL|MCSPI_SYST_SSB|macro|MCSPI_SYST_SSB
DECL|MCSPI_SYST_WAKD|macro|MCSPI_SYST_WAKD
DECL|MCSPI_TX0_TDATA_M|macro|MCSPI_TX0_TDATA_M
DECL|MCSPI_TX0_TDATA_S|macro|MCSPI_TX0_TDATA_S
DECL|MCSPI_TX1_TDATA_M|macro|MCSPI_TX1_TDATA_M
DECL|MCSPI_TX1_TDATA_S|macro|MCSPI_TX1_TDATA_S
DECL|MCSPI_TX2_TDATA_M|macro|MCSPI_TX2_TDATA_M
DECL|MCSPI_TX2_TDATA_S|macro|MCSPI_TX2_TDATA_S
DECL|MCSPI_TX3_TDATA_M|macro|MCSPI_TX3_TDATA_M
DECL|MCSPI_TX3_TDATA_S|macro|MCSPI_TX3_TDATA_S
DECL|MCSPI_WAKEUPENABLE_WKEN|macro|MCSPI_WAKEUPENABLE_WKEN
DECL|MCSPI_XFERLEVEL_AEL_M|macro|MCSPI_XFERLEVEL_AEL_M
DECL|MCSPI_XFERLEVEL_AEL_S|macro|MCSPI_XFERLEVEL_AEL_S
DECL|MCSPI_XFERLEVEL_AFL_M|macro|MCSPI_XFERLEVEL_AFL_M
DECL|MCSPI_XFERLEVEL_AFL_S|macro|MCSPI_XFERLEVEL_AFL_S
DECL|MCSPI_XFERLEVEL_WCNT_M|macro|MCSPI_XFERLEVEL_WCNT_M
DECL|MCSPI_XFERLEVEL_WCNT_S|macro|MCSPI_XFERLEVEL_WCNT_S
DECL|__HW_MCSPI_H__|macro|__HW_MCSPI_H__
