{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574096463916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574096463916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 14:01:03 2019 " "Processing started: Mon Nov 18 14:01:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574096463916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574096463916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aes -c aes " "Command: quartus_map --read_settings_files=on --write_settings_files=off aes -c aes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574096463916 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574096464212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aes-inst_aes " "Found design unit 1: aes-inst_aes" {  } { { "aes.vhd" "" { Text "C:/designs/aes/aes.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574096464945 ""} { "Info" "ISGN_ENTITY_NAME" "1 aes " "Found entity 1: aes" {  } { { "aes.vhd" "" { Text "C:/designs/aes/aes.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574096464945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574096464945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addroundkey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addroundkey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddRoundKey-inst_AddRoundKey " "Found design unit 1: AddRoundKey-inst_AddRoundKey" {  } { { "AddRoundKey.vhd" "" { Text "C:/designs/aes/AddRoundKey.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574096464945 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddRoundKey " "Found entity 1: AddRoundKey" {  } { { "AddRoundKey.vhd" "" { Text "C:/designs/aes/AddRoundKey.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574096464945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574096464945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registernbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registernbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerNbits-rtl " "Found design unit 1: registerNbits-rtl" {  } { { "registerNbits.vhd" "" { Text "C:/designs/aes/registerNbits.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574096464945 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerNbits " "Found entity 1: registerNbits" {  } { { "registerNbits.vhd" "" { Text "C:/designs/aes/registerNbits.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574096464945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574096464945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subbytes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SubBytes-inst_SubBytes " "Found design unit 1: SubBytes-inst_SubBytes" {  } { { "SubBytes.vhd" "" { Text "C:/designs/aes/SubBytes.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574096464945 ""} { "Info" "ISGN_ENTITY_NAME" "1 SubBytes " "Found entity 1: SubBytes" {  } { { "SubBytes.vhd" "" { Text "C:/designs/aes/SubBytes.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574096464945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574096464945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_aes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_aes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_AES-BEHAVIOR " "Found design unit 1: PC_AES-BEHAVIOR" {  } { { "PC_AES.vhd" "" { Text "C:/designs/aes/PC_AES.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574096464945 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_AES " "Found entity 1: PC_AES" {  } { { "PC_AES.vhd" "" { Text "C:/designs/aes/PC_AES.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574096464945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574096464945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2p1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2p1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2p1-rtlBSN " "Found design unit 1: mux2p1-rtlBSN" {  } { { "Mux2p1.vhd" "" { Text "C:/designs/aes/Mux2p1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574096464945 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2p1 " "Found entity 1: mux2p1" {  } { { "Mux2p1.vhd" "" { Text "C:/designs/aes/Mux2p1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574096464945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574096464945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux256p18b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux256p18b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux256p18b-rtlBSN " "Found design unit 1: mux256p18b-rtlBSN" {  } { { "Mux256p18b.vhd" "" { Text "C:/designs/aes/Mux256p18b.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574096464961 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux256p18b " "Found entity 1: mux256p18b" {  } { { "Mux256p18b.vhd" "" { Text "C:/designs/aes/Mux256p18b.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574096464961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574096464961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16p1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16p1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16p1-rtlBSN " "Found design unit 1: mux16p1-rtlBSN" {  } { { "Mux16p1.vhd" "" { Text "C:/designs/aes/Mux16p1.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574096464961 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16p1 " "Found entity 1: mux16p1" {  } { { "Mux16p1.vhd" "" { Text "C:/designs/aes/Mux16p1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574096464961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574096464961 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aes " "Elaborating entity \"aes\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574096465008 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_addRoundKey aes.vhd(327) " "VHDL Process Statement warning at aes.vhd(327): signal \"saida_addRoundKey\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aes.vhd" "" { Text "C:/designs/aes/aes.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574096465039 "|aes"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp2 aes.vhd(328) " "VHDL Process Statement warning at aes.vhd(328): signal \"temp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aes.vhd" "" { Text "C:/designs/aes/aes.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574096465039 "|aes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_AES PC_AES:PC " "Elaborating entity \"PC_AES\" for hierarchy \"PC_AES:PC\"" {  } { { "aes.vhd" "PC" { Text "C:/designs/aes/aes.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574096465117 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "en_inputs PC_AES.vhd(10) " "VHDL Signal Declaration warning at PC_AES.vhd(10): used implicit default value for signal \"en_inputs\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PC_AES.vhd" "" { Text "C:/designs/aes/PC_AES.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1574096465117 "|aes|PC_AES:PC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cTRL_mux1 PC_AES.vhd(11) " "VHDL Signal Declaration warning at PC_AES.vhd(11): used implicit default value for signal \"cTRL_mux1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PC_AES.vhd" "" { Text "C:/designs/aes/PC_AES.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1574096465117 "|aes|PC_AES:PC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cTRL_mux2 PC_AES.vhd(12) " "VHDL Signal Declaration warning at PC_AES.vhd(12): used implicit default value for signal \"cTRL_mux2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PC_AES.vhd" "" { Text "C:/designs/aes/PC_AES.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1574096465117 "|aes|PC_AES:PC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "en_regULA PC_AES.vhd(13) " "VHDL Signal Declaration warning at PC_AES.vhd(13): used implicit default value for signal \"en_regULA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PC_AES.vhd" "" { Text "C:/designs/aes/PC_AES.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1574096465117 "|aes|PC_AES:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16p1 mux16p1:MuxRegState " "Elaborating entity \"mux16p1\" for hierarchy \"mux16p1:MuxRegState\"" {  } { { "aes.vhd" "MuxRegState" { Text "C:/designs/aes/aes.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574096465133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerNbits registerNbits:State_reg " "Elaborating entity \"registerNbits\" for hierarchy \"registerNbits:State_reg\"" {  } { { "aes.vhd" "State_reg" { Text "C:/designs/aes/aes.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574096465226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddRoundKey AddRoundKey:inst_AddRoundKey " "Elaborating entity \"AddRoundKey\" for hierarchy \"AddRoundKey:inst_AddRoundKey\"" {  } { { "aes.vhd" "inst_AddRoundKey" { Text "C:/designs/aes/aes.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574096465242 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "state_view\[3\] GND " "Pin \"state_view\[3\]\" is stuck at GND" {  } { { "aes.vhd" "" { Text "C:/designs/aes/aes.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574096466287 "|aes|state_view[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1574096466287 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1574096466505 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1574096466724 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574096466958 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574096466958 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "911 " "Implemented 911 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "258 " "Implemented 258 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574096467083 ""} { "Info" "ICUT_CUT_TM_OPINS" "260 " "Implemented 260 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574096467083 ""} { "Info" "ICUT_CUT_TM_LCELLS" "393 " "Implemented 393 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574096467083 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574096467083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574096467114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 14:01:07 2019 " "Processing ended: Mon Nov 18 14:01:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574096467114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574096467114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574096467114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574096467114 ""}
