{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 17:29:49 2019 " "Info: Processing started: Fri May 17 17:29:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 2 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register Instr_Reg:IR\|Instr15_0\[2\] register Registrador:PC\|Saida\[1\] 96.96 MHz 10.313 ns Internal " "Info: Clock \"clock\" has Internal fmax of 96.96 MHz between source register \"Instr_Reg:IR\|Instr15_0\[2\]\" and destination register \"Registrador:PC\|Saida\[1\]\" (period= 10.313 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.132 ns + Longest register register " "Info: + Longest register to register delay is 10.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:IR\|Instr15_0\[2\] 1 REG LCFF_X30_Y16_N5 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y16_N5; Fanout = 14; REG Node = 'Instr_Reg:IR\|Instr15_0\[2\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:IR|Instr15_0[2] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.225 ns) 1.584 ns Ula32:ALU\|Mux61~0 2 COMB LCCOMB_X30_Y16_N8 3 " "Info: 2: + IC(1.359 ns) + CELL(0.225 ns) = 1.584 ns; Loc. = LCCOMB_X30_Y16_N8; Fanout = 3; COMB Node = 'Ula32:ALU\|Mux61~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { Instr_Reg:IR|Instr15_0[2] Ula32:ALU|Mux61~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.053 ns) 2.333 ns Ula32:ALU\|carry_temp\[2\]~3 3 COMB LCCOMB_X30_Y16_N10 2 " "Info: 3: + IC(0.696 ns) + CELL(0.053 ns) = 2.333 ns; Loc. = LCCOMB_X30_Y16_N10; Fanout = 2; COMB Node = 'Ula32:ALU\|carry_temp\[2\]~3'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { Ula32:ALU|Mux61~0 Ula32:ALU|carry_temp[2]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.154 ns) 2.807 ns Ula32:ALU\|carry_temp\[4\]~6 4 COMB LCCOMB_X30_Y16_N6 3 " "Info: 4: + IC(0.320 ns) + CELL(0.154 ns) = 2.807 ns; Loc. = LCCOMB_X30_Y16_N6; Fanout = 3; COMB Node = 'Ula32:ALU\|carry_temp\[4\]~6'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { Ula32:ALU|carry_temp[2]~3 Ula32:ALU|carry_temp[4]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.154 ns) 3.186 ns Ula32:ALU\|carry_temp\[7\]~8 5 COMB LCCOMB_X30_Y16_N16 4 " "Info: 5: + IC(0.225 ns) + CELL(0.154 ns) = 3.186 ns; Loc. = LCCOMB_X30_Y16_N16; Fanout = 4; COMB Node = 'Ula32:ALU\|carry_temp\[7\]~8'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.379 ns" { Ula32:ALU|carry_temp[4]~6 Ula32:ALU|carry_temp[7]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 3.454 ns Ula32:ALU\|carry_temp\[9\]~9 6 COMB LCCOMB_X30_Y16_N20 5 " "Info: 6: + IC(0.215 ns) + CELL(0.053 ns) = 3.454 ns; Loc. = LCCOMB_X30_Y16_N20; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[9\]~9'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:ALU|carry_temp[7]~8 Ula32:ALU|carry_temp[9]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 3.734 ns Ula32:ALU\|carry_temp\[11\]~10 7 COMB LCCOMB_X30_Y16_N26 5 " "Info: 7: + IC(0.227 ns) + CELL(0.053 ns) = 3.734 ns; Loc. = LCCOMB_X30_Y16_N26; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[11\]~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { Ula32:ALU|carry_temp[9]~9 Ula32:ALU|carry_temp[11]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.053 ns) 4.017 ns Ula32:ALU\|carry_temp\[13\]~11 8 COMB LCCOMB_X30_Y16_N12 5 " "Info: 8: + IC(0.230 ns) + CELL(0.053 ns) = 4.017 ns; Loc. = LCCOMB_X30_Y16_N12; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[13\]~11'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.283 ns" { Ula32:ALU|carry_temp[11]~10 Ula32:ALU|carry_temp[13]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.053 ns) 4.883 ns Ula32:ALU\|carry_temp\[15\]~12 9 COMB LCCOMB_X27_Y20_N16 8 " "Info: 9: + IC(0.813 ns) + CELL(0.053 ns) = 4.883 ns; Loc. = LCCOMB_X27_Y20_N16; Fanout = 8; COMB Node = 'Ula32:ALU\|carry_temp\[15\]~12'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { Ula32:ALU|carry_temp[13]~11 Ula32:ALU|carry_temp[15]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.272 ns) 5.515 ns Ula32:ALU\|Igual~6 10 COMB LCCOMB_X26_Y20_N4 1 " "Info: 10: + IC(0.360 ns) + CELL(0.272 ns) = 5.515 ns; Loc. = LCCOMB_X26_Y20_N4; Fanout = 1; COMB Node = 'Ula32:ALU\|Igual~6'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { Ula32:ALU|carry_temp[15]~12 Ula32:ALU|Igual~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 5.776 ns Ula32:ALU\|Igual~7 11 COMB LCCOMB_X26_Y20_N8 1 " "Info: 11: + IC(0.208 ns) + CELL(0.053 ns) = 5.776 ns; Loc. = LCCOMB_X26_Y20_N8; Fanout = 1; COMB Node = 'Ula32:ALU\|Igual~7'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Ula32:ALU|Igual~6 Ula32:ALU|Igual~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.053 ns) 6.120 ns Ula32:ALU\|Igual~8 12 COMB LCCOMB_X26_Y20_N2 1 " "Info: 12: + IC(0.291 ns) + CELL(0.053 ns) = 6.120 ns; Loc. = LCCOMB_X26_Y20_N2; Fanout = 1; COMB Node = 'Ula32:ALU\|Igual~8'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.344 ns" { Ula32:ALU|Igual~7 Ula32:ALU|Igual~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.053 ns) 6.540 ns Ula32:ALU\|Igual~9 13 COMB LCCOMB_X26_Y20_N28 1 " "Info: 13: + IC(0.367 ns) + CELL(0.053 ns) = 6.540 ns; Loc. = LCCOMB_X26_Y20_N28; Fanout = 1; COMB Node = 'Ula32:ALU\|Igual~9'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { Ula32:ALU|Igual~8 Ula32:ALU|Igual~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.053 ns) 6.949 ns Ula32:ALU\|Igual~10 14 COMB LCCOMB_X26_Y20_N26 1 " "Info: 14: + IC(0.356 ns) + CELL(0.053 ns) = 6.949 ns; Loc. = LCCOMB_X26_Y20_N26; Fanout = 1; COMB Node = 'Ula32:ALU\|Igual~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:ALU|Igual~9 Ula32:ALU|Igual~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 7.210 ns Ula32:ALU\|Igual~11 15 COMB LCCOMB_X26_Y20_N16 1 " "Info: 15: + IC(0.208 ns) + CELL(0.053 ns) = 7.210 ns; Loc. = LCCOMB_X26_Y20_N16; Fanout = 1; COMB Node = 'Ula32:ALU\|Igual~11'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Ula32:ALU|Igual~10 Ula32:ALU|Igual~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.053 ns) 7.493 ns Ula32:ALU\|Igual~12 16 COMB LCCOMB_X26_Y20_N22 3 " "Info: 16: + IC(0.230 ns) + CELL(0.053 ns) = 7.493 ns; Loc. = LCCOMB_X26_Y20_N22; Fanout = 3; COMB Node = 'Ula32:ALU\|Igual~12'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.283 ns" { Ula32:ALU|Igual~11 Ula32:ALU|Igual~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.613 ns) + CELL(0.053 ns) 8.159 ns Ula32:ALU\|Maior~0DUPLICATE 17 COMB LCCOMB_X26_Y17_N2 4 " "Info: 17: + IC(0.613 ns) + CELL(0.053 ns) = 8.159 ns; Loc. = LCCOMB_X26_Y17_N2; Fanout = 4; COMB Node = 'Ula32:ALU\|Maior~0DUPLICATE'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { Ula32:ALU|Igual~12 Ula32:ALU|Maior~0DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.154 ns) 8.555 ns PCWCtrl~0DUPLICATE 18 COMB LCCOMB_X26_Y17_N22 20 " "Info: 18: + IC(0.242 ns) + CELL(0.154 ns) = 8.555 ns; Loc. = LCCOMB_X26_Y17_N22; Fanout = 20; COMB Node = 'PCWCtrl~0DUPLICATE'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Ula32:ALU|Maior~0DUPLICATE PCWCtrl~0DUPLICATE } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.746 ns) 10.132 ns Registrador:PC\|Saida\[1\] 19 REG LCFF_X31_Y16_N19 10 " "Info: 19: + IC(0.831 ns) + CELL(0.746 ns) = 10.132 ns; Loc. = LCFF_X31_Y16_N19; Fanout = 10; REG Node = 'Registrador:PC\|Saida\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { PCWCtrl~0DUPLICATE Registrador:PC|Saida[1] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.341 ns ( 23.11 % ) " "Info: Total cell delay = 2.341 ns ( 23.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.791 ns ( 76.89 % ) " "Info: Total interconnect delay = 7.791 ns ( 76.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.132 ns" { Instr_Reg:IR|Instr15_0[2] Ula32:ALU|Mux61~0 Ula32:ALU|carry_temp[2]~3 Ula32:ALU|carry_temp[4]~6 Ula32:ALU|carry_temp[7]~8 Ula32:ALU|carry_temp[9]~9 Ula32:ALU|carry_temp[11]~10 Ula32:ALU|carry_temp[13]~11 Ula32:ALU|carry_temp[15]~12 Ula32:ALU|Igual~6 Ula32:ALU|Igual~7 Ula32:ALU|Igual~8 Ula32:ALU|Igual~9 Ula32:ALU|Igual~10 Ula32:ALU|Igual~11 Ula32:ALU|Igual~12 Ula32:ALU|Maior~0DUPLICATE PCWCtrl~0DUPLICATE Registrador:PC|Saida[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "10.132 ns" { Instr_Reg:IR|Instr15_0[2] {} Ula32:ALU|Mux61~0 {} Ula32:ALU|carry_temp[2]~3 {} Ula32:ALU|carry_temp[4]~6 {} Ula32:ALU|carry_temp[7]~8 {} Ula32:ALU|carry_temp[9]~9 {} Ula32:ALU|carry_temp[11]~10 {} Ula32:ALU|carry_temp[13]~11 {} Ula32:ALU|carry_temp[15]~12 {} Ula32:ALU|Igual~6 {} Ula32:ALU|Igual~7 {} Ula32:ALU|Igual~8 {} Ula32:ALU|Igual~9 {} Ula32:ALU|Igual~10 {} Ula32:ALU|Igual~11 {} Ula32:ALU|Igual~12 {} Ula32:ALU|Maior~0DUPLICATE {} PCWCtrl~0DUPLICATE {} Registrador:PC|Saida[1] {} } { 0.000ns 1.359ns 0.696ns 0.320ns 0.225ns 0.215ns 0.227ns 0.230ns 0.813ns 0.360ns 0.208ns 0.291ns 0.367ns 0.356ns 0.208ns 0.230ns 0.613ns 0.242ns 0.831ns } { 0.000ns 0.225ns 0.053ns 0.154ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.476 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1320 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1320; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns Registrador:PC\|Saida\[1\] 3 REG LCFF_X31_Y16_N19 10 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X31_Y16_N19; Fanout = 10; REG Node = 'Registrador:PC\|Saida\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clock~clkctrl Registrador:PC|Saida[1] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clock clock~clkctrl Registrador:PC|Saida[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[1] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.473 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1320 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1320; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns Instr_Reg:IR\|Instr15_0\[2\] 3 REG LCFF_X30_Y16_N5 14 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X30_Y16_N5; Fanout = 14; REG Node = 'Instr_Reg:IR\|Instr15_0\[2\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { clock~clkctrl Instr_Reg:IR|Instr15_0[2] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl Instr_Reg:IR|Instr15_0[2] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:IR|Instr15_0[2] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clock clock~clkctrl Registrador:PC|Saida[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[1] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl Instr_Reg:IR|Instr15_0[2] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:IR|Instr15_0[2] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.132 ns" { Instr_Reg:IR|Instr15_0[2] Ula32:ALU|Mux61~0 Ula32:ALU|carry_temp[2]~3 Ula32:ALU|carry_temp[4]~6 Ula32:ALU|carry_temp[7]~8 Ula32:ALU|carry_temp[9]~9 Ula32:ALU|carry_temp[11]~10 Ula32:ALU|carry_temp[13]~11 Ula32:ALU|carry_temp[15]~12 Ula32:ALU|Igual~6 Ula32:ALU|Igual~7 Ula32:ALU|Igual~8 Ula32:ALU|Igual~9 Ula32:ALU|Igual~10 Ula32:ALU|Igual~11 Ula32:ALU|Igual~12 Ula32:ALU|Maior~0DUPLICATE PCWCtrl~0DUPLICATE Registrador:PC|Saida[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "10.132 ns" { Instr_Reg:IR|Instr15_0[2] {} Ula32:ALU|Mux61~0 {} Ula32:ALU|carry_temp[2]~3 {} Ula32:ALU|carry_temp[4]~6 {} Ula32:ALU|carry_temp[7]~8 {} Ula32:ALU|carry_temp[9]~9 {} Ula32:ALU|carry_temp[11]~10 {} Ula32:ALU|carry_temp[13]~11 {} Ula32:ALU|carry_temp[15]~12 {} Ula32:ALU|Igual~6 {} Ula32:ALU|Igual~7 {} Ula32:ALU|Igual~8 {} Ula32:ALU|Igual~9 {} Ula32:ALU|Igual~10 {} Ula32:ALU|Igual~11 {} Ula32:ALU|Igual~12 {} Ula32:ALU|Maior~0DUPLICATE {} PCWCtrl~0DUPLICATE {} Registrador:PC|Saida[1] {} } { 0.000ns 1.359ns 0.696ns 0.320ns 0.225ns 0.215ns 0.227ns 0.230ns 0.813ns 0.360ns 0.208ns 0.291ns 0.367ns 0.356ns 0.208ns 0.230ns 0.613ns 0.242ns 0.831ns } { 0.000ns 0.225ns 0.053ns 0.154ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.746ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clock clock~clkctrl Registrador:PC|Saida[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[1] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl Instr_Reg:IR|Instr15_0[2] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:IR|Instr15_0[2] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "UnidadeControle:CtrlUnit\|ALUOp\[0\] reset clock 6.101 ns register " "Info: tsu for register \"UnidadeControle:CtrlUnit\|ALUOp\[0\]\" (data pin = \"reset\", clock pin = \"clock\") is 6.101 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.481 ns + Longest pin register " "Info: + Longest pin to register delay is 8.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 21 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 21; PIN Node = 'reset'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.758 ns) + CELL(0.053 ns) 6.675 ns UnidadeControle:CtrlUnit\|ALUOp\[1\]~4 2 COMB LCCOMB_X26_Y21_N10 3 " "Info: 2: + IC(5.758 ns) + CELL(0.053 ns) = 6.675 ns; Loc. = LCCOMB_X26_Y21_N10; Fanout = 3; COMB Node = 'UnidadeControle:CtrlUnit\|ALUOp\[1\]~4'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.811 ns" { reset UnidadeControle:CtrlUnit|ALUOp[1]~4 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.746 ns) 8.481 ns UnidadeControle:CtrlUnit\|ALUOp\[0\] 3 REG LCFF_X30_Y17_N19 59 " "Info: 3: + IC(1.060 ns) + CELL(0.746 ns) = 8.481 ns; Loc. = LCFF_X30_Y17_N19; Fanout = 59; REG Node = 'UnidadeControle:CtrlUnit\|ALUOp\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.806 ns" { UnidadeControle:CtrlUnit|ALUOp[1]~4 UnidadeControle:CtrlUnit|ALUOp[0] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.663 ns ( 19.61 % ) " "Info: Total cell delay = 1.663 ns ( 19.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.818 ns ( 80.39 % ) " "Info: Total interconnect delay = 6.818 ns ( 80.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.481 ns" { reset UnidadeControle:CtrlUnit|ALUOp[1]~4 UnidadeControle:CtrlUnit|ALUOp[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.481 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|ALUOp[1]~4 {} UnidadeControle:CtrlUnit|ALUOp[0] {} } { 0.000ns 0.000ns 5.758ns 1.060ns } { 0.000ns 0.864ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.470 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1320 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1320; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 2.470 ns UnidadeControle:CtrlUnit\|ALUOp\[0\] 3 REG LCFF_X30_Y17_N19 59 " "Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X30_Y17_N19; Fanout = 59; REG Node = 'UnidadeControle:CtrlUnit\|ALUOp\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { clock~clkctrl UnidadeControle:CtrlUnit|ALUOp[0] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.60 % ) " "Info: Total cell delay = 1.472 ns ( 59.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 40.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 40.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|ALUOp[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|ALUOp[0] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.481 ns" { reset UnidadeControle:CtrlUnit|ALUOp[1]~4 UnidadeControle:CtrlUnit|ALUOp[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.481 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|ALUOp[1]~4 {} UnidadeControle:CtrlUnit|ALUOp[0] {} } { 0.000ns 0.000ns 5.758ns 1.060ns } { 0.000ns 0.864ns 0.053ns 0.746ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|ALUOp[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|ALUOp[0] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock RegAIn\[31\] Instr_Reg:IR\|Instr25_21\[4\] 12.895 ns register " "Info: tco from clock \"clock\" to destination pin \"RegAIn\[31\]\" through register \"Instr_Reg:IR\|Instr25_21\[4\]\" is 12.895 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.478 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1320 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1320; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns Instr_Reg:IR\|Instr25_21\[4\] 3 REG LCFF_X25_Y20_N17 162 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X25_Y20_N17; Fanout = 162; REG Node = 'Instr_Reg:IR\|Instr25_21\[4\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { clock~clkctrl Instr_Reg:IR|Instr25_21[4] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clock clock~clkctrl Instr_Reg:IR|Instr25_21[4] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:IR|Instr25_21[4] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.323 ns + Longest register pin " "Info: + Longest register to pin delay is 10.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:IR\|Instr25_21\[4\] 1 REG LCFF_X25_Y20_N17 162 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y20_N17; Fanout = 162; REG Node = 'Instr_Reg:IR\|Instr25_21\[4\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:IR|Instr25_21[4] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.346 ns) + CELL(0.378 ns) 3.724 ns Banco_reg:registers\|Mux0~5 2 COMB LCCOMB_X25_Y12_N22 1 " "Info: 2: + IC(3.346 ns) + CELL(0.378 ns) = 3.724 ns; Loc. = LCCOMB_X25_Y12_N22; Fanout = 1; COMB Node = 'Banco_reg:registers\|Mux0~5'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.724 ns" { Instr_Reg:IR|Instr25_21[4] Banco_reg:registers|Mux0~5 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.909 ns) + CELL(0.357 ns) 5.990 ns Banco_reg:registers\|Mux0~9 3 COMB LCCOMB_X25_Y9_N2 1 " "Info: 3: + IC(1.909 ns) + CELL(0.357 ns) = 5.990 ns; Loc. = LCCOMB_X25_Y9_N2; Fanout = 1; COMB Node = 'Banco_reg:registers\|Mux0~9'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { Banco_reg:registers|Mux0~5 Banco_reg:registers|Mux0~9 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.366 ns) 6.621 ns Banco_reg:registers\|Mux0~10 4 COMB LCCOMB_X25_Y9_N4 1 " "Info: 4: + IC(0.265 ns) + CELL(0.366 ns) = 6.621 ns; Loc. = LCCOMB_X25_Y9_N4; Fanout = 1; COMB Node = 'Banco_reg:registers\|Mux0~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { Banco_reg:registers|Mux0~9 Banco_reg:registers|Mux0~10 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(2.144 ns) 10.323 ns RegAIn\[31\] 5 PIN PIN_W3 0 " "Info: 5: + IC(1.558 ns) + CELL(2.144 ns) = 10.323 ns; Loc. = PIN_W3; Fanout = 0; PIN Node = 'RegAIn\[31\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.702 ns" { Banco_reg:registers|Mux0~10 RegAIn[31] } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.245 ns ( 31.43 % ) " "Info: Total cell delay = 3.245 ns ( 31.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.078 ns ( 68.57 % ) " "Info: Total interconnect delay = 7.078 ns ( 68.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.323 ns" { Instr_Reg:IR|Instr25_21[4] Banco_reg:registers|Mux0~5 Banco_reg:registers|Mux0~9 Banco_reg:registers|Mux0~10 RegAIn[31] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "10.323 ns" { Instr_Reg:IR|Instr25_21[4] {} Banco_reg:registers|Mux0~5 {} Banco_reg:registers|Mux0~9 {} Banco_reg:registers|Mux0~10 {} RegAIn[31] {} } { 0.000ns 3.346ns 1.909ns 0.265ns 1.558ns } { 0.000ns 0.378ns 0.357ns 0.366ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clock clock~clkctrl Instr_Reg:IR|Instr25_21[4] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:IR|Instr25_21[4] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.323 ns" { Instr_Reg:IR|Instr25_21[4] Banco_reg:registers|Mux0~5 Banco_reg:registers|Mux0~9 Banco_reg:registers|Mux0~10 RegAIn[31] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "10.323 ns" { Instr_Reg:IR|Instr25_21[4] {} Banco_reg:registers|Mux0~5 {} Banco_reg:registers|Mux0~9 {} Banco_reg:registers|Mux0~10 {} RegAIn[31] {} } { 0.000ns 3.346ns 1.909ns 0.265ns 1.558ns } { 0.000ns 0.378ns 0.357ns 0.366ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "UnidadeControle:CtrlUnit\|state\[4\] reset clock -2.807 ns register " "Info: th for register \"UnidadeControle:CtrlUnit\|state\[4\]\" (data pin = \"reset\", clock pin = \"clock\") is -2.807 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.479 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1320 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1320; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns UnidadeControle:CtrlUnit\|state\[4\] 3 REG LCFF_X25_Y16_N17 48 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X25_Y16_N17; Fanout = 48; REG Node = 'UnidadeControle:CtrlUnit\|state\[4\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clock~clkctrl UnidadeControle:CtrlUnit|state[4] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[4] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[4] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.435 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 21 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 21; PIN Node = 'reset'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.068 ns) + CELL(0.503 ns) 5.435 ns UnidadeControle:CtrlUnit\|state\[4\] 2 REG LCFF_X25_Y16_N17 48 " "Info: 2: + IC(4.068 ns) + CELL(0.503 ns) = 5.435 ns; Loc. = LCFF_X25_Y16_N17; Fanout = 48; REG Node = 'UnidadeControle:CtrlUnit\|state\[4\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.571 ns" { reset UnidadeControle:CtrlUnit|state[4] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.367 ns ( 25.15 % ) " "Info: Total cell delay = 1.367 ns ( 25.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.068 ns ( 74.85 % ) " "Info: Total interconnect delay = 4.068 ns ( 74.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.435 ns" { reset UnidadeControle:CtrlUnit|state[4] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.435 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|state[4] {} } { 0.000ns 0.000ns 4.068ns } { 0.000ns 0.864ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[4] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[4] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.435 ns" { reset UnidadeControle:CtrlUnit|state[4] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.435 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|state[4] {} } { 0.000ns 0.000ns 4.068ns } { 0.000ns 0.864ns 0.503ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 17:29:50 2019 " "Info: Processing ended: Fri May 17 17:29:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
