#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Oct 22 09:22:56 2025
# Process ID: 20932
# Current directory: D:/ZynqProject/ip_ram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26676 D:\ZynqProject\ip_ram\ip_ram.xpr
# Log file: D:/ZynqProject/ip_ram/vivado.log
# Journal file: D:/ZynqProject/ip_ram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ZynqProject/ip_ram/ip_ram.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
synth_design -rtl -name rtl_1
set_property package_pin "" [get_ports [list  sys_clk]]
place_ports sys_clk W17
place_ports sys_rst_n V4
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_rst_n]]
file mkdir D:/ZynqProject/ip_ram/ip_ram.srcs/constrs_1/new
close [ open D:/ZynqProject/ip_ram/ip_ram.srcs/constrs_1/new/ip_ram.xdc w ]
add_files -fileset constrs_1 D:/ZynqProject/ip_ram/ip_ram.srcs/constrs_1/new/ip_ram.xdc
set_property target_constrs_file D:/ZynqProject/ip_ram/ip_ram.srcs/constrs_1/new/ip_ram.xdc [current_fileset -constrset]
save_constraints -force
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0 -dir d:/ZynqProject/ip_ram/ip_ram.srcs/sources_1/ip
set_property -dict [list CONFIG.C_PROBE4_WIDTH {8} CONFIG.C_PROBE3_WIDTH {8} CONFIG.C_PROBE2_WIDTH {5} CONFIG.C_DATA_DEPTH {2048} CONFIG.C_NUM_OF_PROBES {5}] [get_ips ila_0]
generate_target {instantiation_template} [get_files d:/ZynqProject/ip_ram/ip_ram.srcs/sources_1/ip/ila_0/ila_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/ZynqProject/ip_ram/ip_ram.srcs/sources_1/ip/ila_0/ila_0.xci]
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files d:/ZynqProject/ip_ram/ip_ram.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/ZynqProject/ip_ram/ip_ram.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs -jobs 8 ila_0_synth_1
export_simulation -of_objects [get_files d:/ZynqProject/ip_ram/ip_ram.srcs/sources_1/ip/ila_0/ila_0.xci] -directory D:/ZynqProject/ip_ram/ip_ram.ip_user_files/sim_scripts -ip_user_files_dir D:/ZynqProject/ip_ram/ip_ram.ip_user_files -ipstatic_source_dir D:/ZynqProject/ip_ram/ip_ram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ZynqProject/ip_ram/ip_ram.cache/compile_simlib/modelsim} {questa=D:/ZynqProject/ip_ram/ip_ram.cache/compile_simlib/questa} {riviera=D:/ZynqProject/ip_ram/ip_ram.cache/compile_simlib/riviera} {activehdl=D:/ZynqProject/ip_ram/ip_ram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/ZynqProject/ip_ram/ip_ram.runs/impl_1/ip_ram.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/ZynqProject/ip_ram/ip_ram.runs/impl_1/ip_ram.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/ZynqProject/ip_ram/ip_ram.runs/impl_1/ip_ram.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {D:/ZynqProject/ip_ram/ip_ram.runs/impl_1/ip_ram.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/ZynqProject/ip_ram/ip_ram.runs/impl_1/ip_ram.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/ZynqProject/ip_ram/ip_ram.runs/impl_1/ip_ram.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_u"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_u"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_u"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_u"}]]
