|leaf_soc
clk => soc_syscon:syscon.clk
rst => soc_syscon:syscon.rst
rx => uart_wbsl:soc_io.rx
tx <= uart_wbsl:soc_io.tx
dbg[0] <= debug_reg:soc_dbg.dat_o[0]
dbg[1] <= debug_reg:soc_dbg.dat_o[1]
dbg[2] <= debug_reg:soc_dbg.dat_o[2]
dbg[3] <= debug_reg:soc_dbg.dat_o[3]
dbg[4] <= debug_reg:soc_dbg.dat_o[4]
dbg[5] <= debug_reg:soc_dbg.dat_o[5]
dbg[6] <= debug_reg:soc_dbg.dat_o[6]
dbg[7] <= debug_reg:soc_dbg.dat_o[7]


|leaf_soc|soc_syscon:syscon
clk => clk_o.DATAIN
rst => rst_o.DATAIN
clk_o <= clk.DB_MAX_OUTPUT_PORT_TYPE
rst_o <= rst.DB_MAX_OUTPUT_PORT_TYPE


|leaf_soc|leaf:soc_cpu
clk_i => wb_ctrl:leaf_master.clk_i
rst_i => wb_ctrl:leaf_master.rst_i
rst_i => wb_ctrl:leaf_master.imrd_en
ack_i => wb_ctrl:leaf_master.ack_i
dat_i[0] => wb_ctrl:leaf_master.dat_i[0]
dat_i[1] => wb_ctrl:leaf_master.dat_i[1]
dat_i[2] => wb_ctrl:leaf_master.dat_i[2]
dat_i[3] => wb_ctrl:leaf_master.dat_i[3]
dat_i[4] => wb_ctrl:leaf_master.dat_i[4]
dat_i[5] => wb_ctrl:leaf_master.dat_i[5]
dat_i[6] => wb_ctrl:leaf_master.dat_i[6]
dat_i[7] => wb_ctrl:leaf_master.dat_i[7]
dat_i[8] => wb_ctrl:leaf_master.dat_i[8]
dat_i[9] => wb_ctrl:leaf_master.dat_i[9]
dat_i[10] => wb_ctrl:leaf_master.dat_i[10]
dat_i[11] => wb_ctrl:leaf_master.dat_i[11]
dat_i[12] => wb_ctrl:leaf_master.dat_i[12]
dat_i[13] => wb_ctrl:leaf_master.dat_i[13]
dat_i[14] => wb_ctrl:leaf_master.dat_i[14]
dat_i[15] => wb_ctrl:leaf_master.dat_i[15]
dat_i[16] => wb_ctrl:leaf_master.dat_i[16]
dat_i[17] => wb_ctrl:leaf_master.dat_i[17]
dat_i[18] => wb_ctrl:leaf_master.dat_i[18]
dat_i[19] => wb_ctrl:leaf_master.dat_i[19]
dat_i[20] => wb_ctrl:leaf_master.dat_i[20]
dat_i[21] => wb_ctrl:leaf_master.dat_i[21]
dat_i[22] => wb_ctrl:leaf_master.dat_i[22]
dat_i[23] => wb_ctrl:leaf_master.dat_i[23]
dat_i[24] => wb_ctrl:leaf_master.dat_i[24]
dat_i[25] => wb_ctrl:leaf_master.dat_i[25]
dat_i[26] => wb_ctrl:leaf_master.dat_i[26]
dat_i[27] => wb_ctrl:leaf_master.dat_i[27]
dat_i[28] => wb_ctrl:leaf_master.dat_i[28]
dat_i[29] => wb_ctrl:leaf_master.dat_i[29]
dat_i[30] => wb_ctrl:leaf_master.dat_i[30]
dat_i[31] => wb_ctrl:leaf_master.dat_i[31]
cyc_o <= wb_ctrl:leaf_master.cyc_o
stb_o <= wb_ctrl:leaf_master.stb_o
we_o <= wb_ctrl:leaf_master.we_o
sel_o[0] <= wb_ctrl:leaf_master.sel_o[0]
sel_o[1] <= wb_ctrl:leaf_master.sel_o[1]
sel_o[2] <= wb_ctrl:leaf_master.sel_o[2]
sel_o[3] <= wb_ctrl:leaf_master.sel_o[3]
adr_o[0] <= wb_ctrl:leaf_master.adr_o[0]
adr_o[1] <= wb_ctrl:leaf_master.adr_o[1]
adr_o[2] <= wb_ctrl:leaf_master.adr_o[2]
adr_o[3] <= wb_ctrl:leaf_master.adr_o[3]
adr_o[4] <= wb_ctrl:leaf_master.adr_o[4]
adr_o[5] <= wb_ctrl:leaf_master.adr_o[5]
adr_o[6] <= wb_ctrl:leaf_master.adr_o[6]
adr_o[7] <= wb_ctrl:leaf_master.adr_o[7]
adr_o[8] <= wb_ctrl:leaf_master.adr_o[8]
adr_o[9] <= wb_ctrl:leaf_master.adr_o[9]
adr_o[10] <= wb_ctrl:leaf_master.adr_o[10]
adr_o[11] <= wb_ctrl:leaf_master.adr_o[11]
adr_o[12] <= wb_ctrl:leaf_master.adr_o[12]
adr_o[13] <= wb_ctrl:leaf_master.adr_o[13]
adr_o[14] <= wb_ctrl:leaf_master.adr_o[14]
adr_o[15] <= wb_ctrl:leaf_master.adr_o[15]
adr_o[16] <= wb_ctrl:leaf_master.adr_o[16]
adr_o[17] <= wb_ctrl:leaf_master.adr_o[17]
adr_o[18] <= wb_ctrl:leaf_master.adr_o[18]
adr_o[19] <= wb_ctrl:leaf_master.adr_o[19]
adr_o[20] <= wb_ctrl:leaf_master.adr_o[20]
adr_o[21] <= wb_ctrl:leaf_master.adr_o[21]
adr_o[22] <= wb_ctrl:leaf_master.adr_o[22]
adr_o[23] <= wb_ctrl:leaf_master.adr_o[23]
adr_o[24] <= wb_ctrl:leaf_master.adr_o[24]
adr_o[25] <= wb_ctrl:leaf_master.adr_o[25]
adr_o[26] <= wb_ctrl:leaf_master.adr_o[26]
adr_o[27] <= wb_ctrl:leaf_master.adr_o[27]
adr_o[28] <= wb_ctrl:leaf_master.adr_o[28]
adr_o[29] <= wb_ctrl:leaf_master.adr_o[29]
adr_o[30] <= wb_ctrl:leaf_master.adr_o[30]
adr_o[31] <= wb_ctrl:leaf_master.adr_o[31]
dat_o[0] <= wb_ctrl:leaf_master.dat_o[0]
dat_o[1] <= wb_ctrl:leaf_master.dat_o[1]
dat_o[2] <= wb_ctrl:leaf_master.dat_o[2]
dat_o[3] <= wb_ctrl:leaf_master.dat_o[3]
dat_o[4] <= wb_ctrl:leaf_master.dat_o[4]
dat_o[5] <= wb_ctrl:leaf_master.dat_o[5]
dat_o[6] <= wb_ctrl:leaf_master.dat_o[6]
dat_o[7] <= wb_ctrl:leaf_master.dat_o[7]
dat_o[8] <= wb_ctrl:leaf_master.dat_o[8]
dat_o[9] <= wb_ctrl:leaf_master.dat_o[9]
dat_o[10] <= wb_ctrl:leaf_master.dat_o[10]
dat_o[11] <= wb_ctrl:leaf_master.dat_o[11]
dat_o[12] <= wb_ctrl:leaf_master.dat_o[12]
dat_o[13] <= wb_ctrl:leaf_master.dat_o[13]
dat_o[14] <= wb_ctrl:leaf_master.dat_o[14]
dat_o[15] <= wb_ctrl:leaf_master.dat_o[15]
dat_o[16] <= wb_ctrl:leaf_master.dat_o[16]
dat_o[17] <= wb_ctrl:leaf_master.dat_o[17]
dat_o[18] <= wb_ctrl:leaf_master.dat_o[18]
dat_o[19] <= wb_ctrl:leaf_master.dat_o[19]
dat_o[20] <= wb_ctrl:leaf_master.dat_o[20]
dat_o[21] <= wb_ctrl:leaf_master.dat_o[21]
dat_o[22] <= wb_ctrl:leaf_master.dat_o[22]
dat_o[23] <= wb_ctrl:leaf_master.dat_o[23]
dat_o[24] <= wb_ctrl:leaf_master.dat_o[24]
dat_o[25] <= wb_ctrl:leaf_master.dat_o[25]
dat_o[26] <= wb_ctrl:leaf_master.dat_o[26]
dat_o[27] <= wb_ctrl:leaf_master.dat_o[27]
dat_o[28] <= wb_ctrl:leaf_master.dat_o[28]
dat_o[29] <= wb_ctrl:leaf_master.dat_o[29]
dat_o[30] <= wb_ctrl:leaf_master.dat_o[30]
dat_o[31] <= wb_ctrl:leaf_master.dat_o[31]


|leaf_soc|leaf:soc_cpu|wb_ctrl:leaf_master
clk_i => dmrd_data[0]~reg0.CLK
clk_i => dmrd_data[1]~reg0.CLK
clk_i => dmrd_data[2]~reg0.CLK
clk_i => dmrd_data[3]~reg0.CLK
clk_i => dmrd_data[4]~reg0.CLK
clk_i => dmrd_data[5]~reg0.CLK
clk_i => dmrd_data[6]~reg0.CLK
clk_i => dmrd_data[7]~reg0.CLK
clk_i => dmrd_data[8]~reg0.CLK
clk_i => dmrd_data[9]~reg0.CLK
clk_i => dmrd_data[10]~reg0.CLK
clk_i => dmrd_data[11]~reg0.CLK
clk_i => dmrd_data[12]~reg0.CLK
clk_i => dmrd_data[13]~reg0.CLK
clk_i => dmrd_data[14]~reg0.CLK
clk_i => dmrd_data[15]~reg0.CLK
clk_i => dmrd_data[16]~reg0.CLK
clk_i => dmrd_data[17]~reg0.CLK
clk_i => dmrd_data[18]~reg0.CLK
clk_i => dmrd_data[19]~reg0.CLK
clk_i => dmrd_data[20]~reg0.CLK
clk_i => dmrd_data[21]~reg0.CLK
clk_i => dmrd_data[22]~reg0.CLK
clk_i => dmrd_data[23]~reg0.CLK
clk_i => dmrd_data[24]~reg0.CLK
clk_i => dmrd_data[25]~reg0.CLK
clk_i => dmrd_data[26]~reg0.CLK
clk_i => dmrd_data[27]~reg0.CLK
clk_i => dmrd_data[28]~reg0.CLK
clk_i => dmrd_data[29]~reg0.CLK
clk_i => dmrd_data[30]~reg0.CLK
clk_i => dmrd_data[31]~reg0.CLK
clk_i => imrd_data[0]~reg0.CLK
clk_i => imrd_data[1]~reg0.CLK
clk_i => imrd_data[2]~reg0.CLK
clk_i => imrd_data[3]~reg0.CLK
clk_i => imrd_data[4]~reg0.CLK
clk_i => imrd_data[5]~reg0.CLK
clk_i => imrd_data[6]~reg0.CLK
clk_i => imrd_data[7]~reg0.CLK
clk_i => imrd_data[8]~reg0.CLK
clk_i => imrd_data[9]~reg0.CLK
clk_i => imrd_data[10]~reg0.CLK
clk_i => imrd_data[11]~reg0.CLK
clk_i => imrd_data[12]~reg0.CLK
clk_i => imrd_data[13]~reg0.CLK
clk_i => imrd_data[14]~reg0.CLK
clk_i => imrd_data[15]~reg0.CLK
clk_i => imrd_data[16]~reg0.CLK
clk_i => imrd_data[17]~reg0.CLK
clk_i => imrd_data[18]~reg0.CLK
clk_i => imrd_data[19]~reg0.CLK
clk_i => imrd_data[20]~reg0.CLK
clk_i => imrd_data[21]~reg0.CLK
clk_i => imrd_data[22]~reg0.CLK
clk_i => imrd_data[23]~reg0.CLK
clk_i => imrd_data[24]~reg0.CLK
clk_i => imrd_data[25]~reg0.CLK
clk_i => imrd_data[26]~reg0.CLK
clk_i => imrd_data[27]~reg0.CLK
clk_i => imrd_data[28]~reg0.CLK
clk_i => imrd_data[29]~reg0.CLK
clk_i => imrd_data[30]~reg0.CLK
clk_i => imrd_data[31]~reg0.CLK
clk_i => clk$latch.DATAIN
clk_i => curr_state~1.DATAIN
rst_i => curr_state~3.DATAIN
ack_i => next_state.OUTPUTSELECT
ack_i => next_state.OUTPUTSELECT
ack_i => next_state.OUTPUTSELECT
ack_i => Selector3.IN4
ack_i => Selector0.IN2
ack_i => Selector1.IN2
ack_i => Selector2.IN2
dat_i[0] => dmrd_data[0]~reg0.DATAIN
dat_i[0] => imrd_data[0]~reg0.DATAIN
dat_i[1] => dmrd_data[1]~reg0.DATAIN
dat_i[1] => imrd_data[1]~reg0.DATAIN
dat_i[2] => dmrd_data[2]~reg0.DATAIN
dat_i[2] => imrd_data[2]~reg0.DATAIN
dat_i[3] => dmrd_data[3]~reg0.DATAIN
dat_i[3] => imrd_data[3]~reg0.DATAIN
dat_i[4] => dmrd_data[4]~reg0.DATAIN
dat_i[4] => imrd_data[4]~reg0.DATAIN
dat_i[5] => dmrd_data[5]~reg0.DATAIN
dat_i[5] => imrd_data[5]~reg0.DATAIN
dat_i[6] => dmrd_data[6]~reg0.DATAIN
dat_i[6] => imrd_data[6]~reg0.DATAIN
dat_i[7] => dmrd_data[7]~reg0.DATAIN
dat_i[7] => imrd_data[7]~reg0.DATAIN
dat_i[8] => dmrd_data[8]~reg0.DATAIN
dat_i[8] => imrd_data[8]~reg0.DATAIN
dat_i[9] => dmrd_data[9]~reg0.DATAIN
dat_i[9] => imrd_data[9]~reg0.DATAIN
dat_i[10] => dmrd_data[10]~reg0.DATAIN
dat_i[10] => imrd_data[10]~reg0.DATAIN
dat_i[11] => dmrd_data[11]~reg0.DATAIN
dat_i[11] => imrd_data[11]~reg0.DATAIN
dat_i[12] => dmrd_data[12]~reg0.DATAIN
dat_i[12] => imrd_data[12]~reg0.DATAIN
dat_i[13] => dmrd_data[13]~reg0.DATAIN
dat_i[13] => imrd_data[13]~reg0.DATAIN
dat_i[14] => dmrd_data[14]~reg0.DATAIN
dat_i[14] => imrd_data[14]~reg0.DATAIN
dat_i[15] => dmrd_data[15]~reg0.DATAIN
dat_i[15] => imrd_data[15]~reg0.DATAIN
dat_i[16] => dmrd_data[16]~reg0.DATAIN
dat_i[16] => imrd_data[16]~reg0.DATAIN
dat_i[17] => dmrd_data[17]~reg0.DATAIN
dat_i[17] => imrd_data[17]~reg0.DATAIN
dat_i[18] => dmrd_data[18]~reg0.DATAIN
dat_i[18] => imrd_data[18]~reg0.DATAIN
dat_i[19] => dmrd_data[19]~reg0.DATAIN
dat_i[19] => imrd_data[19]~reg0.DATAIN
dat_i[20] => dmrd_data[20]~reg0.DATAIN
dat_i[20] => imrd_data[20]~reg0.DATAIN
dat_i[21] => dmrd_data[21]~reg0.DATAIN
dat_i[21] => imrd_data[21]~reg0.DATAIN
dat_i[22] => dmrd_data[22]~reg0.DATAIN
dat_i[22] => imrd_data[22]~reg0.DATAIN
dat_i[23] => dmrd_data[23]~reg0.DATAIN
dat_i[23] => imrd_data[23]~reg0.DATAIN
dat_i[24] => dmrd_data[24]~reg0.DATAIN
dat_i[24] => imrd_data[24]~reg0.DATAIN
dat_i[25] => dmrd_data[25]~reg0.DATAIN
dat_i[25] => imrd_data[25]~reg0.DATAIN
dat_i[26] => dmrd_data[26]~reg0.DATAIN
dat_i[26] => imrd_data[26]~reg0.DATAIN
dat_i[27] => dmrd_data[27]~reg0.DATAIN
dat_i[27] => imrd_data[27]~reg0.DATAIN
dat_i[28] => dmrd_data[28]~reg0.DATAIN
dat_i[28] => imrd_data[28]~reg0.DATAIN
dat_i[29] => dmrd_data[29]~reg0.DATAIN
dat_i[29] => imrd_data[29]~reg0.DATAIN
dat_i[30] => dmrd_data[30]~reg0.DATAIN
dat_i[30] => imrd_data[30]~reg0.DATAIN
dat_i[31] => dmrd_data[31]~reg0.DATAIN
dat_i[31] => imrd_data[31]~reg0.DATAIN
imrd_en => ~NO_FANOUT~
dmrd_en => next_state.OUTPUTSELECT
dmrd_en => next_state.OUTPUTSELECT
dmrd_en => next_state.DATAB
dmwr_en => next_state.DATAA
dmwr_en => next_state.DATAA
dmrw_be[0] => sel_o.DATAB
dmrw_be[1] => sel_o.DATAB
dmrw_be[2] => sel_o.DATAB
dmrw_be[3] => sel_o.DATAB
imrd_addr[0] => adr_o.DATAA
imrd_addr[1] => adr_o.DATAA
imrd_addr[2] => adr_o.DATAA
imrd_addr[3] => adr_o.DATAA
imrd_addr[4] => adr_o.DATAA
imrd_addr[5] => adr_o.DATAA
imrd_addr[6] => adr_o.DATAA
imrd_addr[7] => adr_o.DATAA
imrd_addr[8] => adr_o.DATAA
imrd_addr[9] => adr_o.DATAA
imrd_addr[10] => adr_o.DATAA
imrd_addr[11] => adr_o.DATAA
imrd_addr[12] => adr_o.DATAA
imrd_addr[13] => adr_o.DATAA
imrd_addr[14] => adr_o.DATAA
imrd_addr[15] => adr_o.DATAA
imrd_addr[16] => adr_o.DATAA
imrd_addr[17] => adr_o.DATAA
imrd_addr[18] => adr_o.DATAA
imrd_addr[19] => adr_o.DATAA
imrd_addr[20] => adr_o.DATAA
imrd_addr[21] => adr_o.DATAA
imrd_addr[22] => adr_o.DATAA
imrd_addr[23] => adr_o.DATAA
imrd_addr[24] => adr_o.DATAA
imrd_addr[25] => adr_o.DATAA
imrd_addr[26] => adr_o.DATAA
imrd_addr[27] => adr_o.DATAA
imrd_addr[28] => adr_o.DATAA
imrd_addr[29] => adr_o.DATAA
imrd_addr[30] => adr_o.DATAA
imrd_addr[31] => adr_o.DATAA
dmrw_addr[0] => adr_o.DATAB
dmrw_addr[1] => adr_o.DATAB
dmrw_addr[2] => adr_o.DATAB
dmrw_addr[3] => adr_o.DATAB
dmrw_addr[4] => adr_o.DATAB
dmrw_addr[5] => adr_o.DATAB
dmrw_addr[6] => adr_o.DATAB
dmrw_addr[7] => adr_o.DATAB
dmrw_addr[8] => adr_o.DATAB
dmrw_addr[9] => adr_o.DATAB
dmrw_addr[10] => adr_o.DATAB
dmrw_addr[11] => adr_o.DATAB
dmrw_addr[12] => adr_o.DATAB
dmrw_addr[13] => adr_o.DATAB
dmrw_addr[14] => adr_o.DATAB
dmrw_addr[15] => adr_o.DATAB
dmrw_addr[16] => adr_o.DATAB
dmrw_addr[17] => adr_o.DATAB
dmrw_addr[18] => adr_o.DATAB
dmrw_addr[19] => adr_o.DATAB
dmrw_addr[20] => adr_o.DATAB
dmrw_addr[21] => adr_o.DATAB
dmrw_addr[22] => adr_o.DATAB
dmrw_addr[23] => adr_o.DATAB
dmrw_addr[24] => adr_o.DATAB
dmrw_addr[25] => adr_o.DATAB
dmrw_addr[26] => adr_o.DATAB
dmrw_addr[27] => adr_o.DATAB
dmrw_addr[28] => adr_o.DATAB
dmrw_addr[29] => adr_o.DATAB
dmrw_addr[30] => adr_o.DATAB
dmrw_addr[31] => adr_o.DATAB
dmwr_data[0] => dat_o[0].DATAIN
dmwr_data[1] => dat_o[1].DATAIN
dmwr_data[2] => dat_o[2].DATAIN
dmwr_data[3] => dat_o[3].DATAIN
dmwr_data[4] => dat_o[4].DATAIN
dmwr_data[5] => dat_o[5].DATAIN
dmwr_data[6] => dat_o[6].DATAIN
dmwr_data[7] => dat_o[7].DATAIN
dmwr_data[8] => dat_o[8].DATAIN
dmwr_data[9] => dat_o[9].DATAIN
dmwr_data[10] => dat_o[10].DATAIN
dmwr_data[11] => dat_o[11].DATAIN
dmwr_data[12] => dat_o[12].DATAIN
dmwr_data[13] => dat_o[13].DATAIN
dmwr_data[14] => dat_o[14].DATAIN
dmwr_data[15] => dat_o[15].DATAIN
dmwr_data[16] => dat_o[16].DATAIN
dmwr_data[17] => dat_o[17].DATAIN
dmwr_data[18] => dat_o[18].DATAIN
dmwr_data[19] => dat_o[19].DATAIN
dmwr_data[20] => dat_o[20].DATAIN
dmwr_data[21] => dat_o[21].DATAIN
dmwr_data[22] => dat_o[22].DATAIN
dmwr_data[23] => dat_o[23].DATAIN
dmwr_data[24] => dat_o[24].DATAIN
dmwr_data[25] => dat_o[25].DATAIN
dmwr_data[26] => dat_o[26].DATAIN
dmwr_data[27] => dat_o[27].DATAIN
dmwr_data[28] => dat_o[28].DATAIN
dmwr_data[29] => dat_o[29].DATAIN
dmwr_data[30] => dat_o[30].DATAIN
dmwr_data[31] => dat_o[31].DATAIN
cyc_o <= cyc_o.DB_MAX_OUTPUT_PORT_TYPE
stb_o <= stb_o.DB_MAX_OUTPUT_PORT_TYPE
we_o <= we_o.DB_MAX_OUTPUT_PORT_TYPE
sel_o[0] <= sel_o.DB_MAX_OUTPUT_PORT_TYPE
sel_o[1] <= sel_o.DB_MAX_OUTPUT_PORT_TYPE
sel_o[2] <= sel_o.DB_MAX_OUTPUT_PORT_TYPE
sel_o[3] <= sel_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[0] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[1] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[2] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[3] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[4] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[5] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[6] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[7] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[8] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[9] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[10] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[11] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[12] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[13] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[14] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[15] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[16] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[17] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[18] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[19] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[20] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[21] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[22] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[23] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[24] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[25] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[26] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[27] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[28] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[29] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[30] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[31] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[0] <= dmwr_data[0].DB_MAX_OUTPUT_PORT_TYPE
dat_o[1] <= dmwr_data[1].DB_MAX_OUTPUT_PORT_TYPE
dat_o[2] <= dmwr_data[2].DB_MAX_OUTPUT_PORT_TYPE
dat_o[3] <= dmwr_data[3].DB_MAX_OUTPUT_PORT_TYPE
dat_o[4] <= dmwr_data[4].DB_MAX_OUTPUT_PORT_TYPE
dat_o[5] <= dmwr_data[5].DB_MAX_OUTPUT_PORT_TYPE
dat_o[6] <= dmwr_data[6].DB_MAX_OUTPUT_PORT_TYPE
dat_o[7] <= dmwr_data[7].DB_MAX_OUTPUT_PORT_TYPE
dat_o[8] <= dmwr_data[8].DB_MAX_OUTPUT_PORT_TYPE
dat_o[9] <= dmwr_data[9].DB_MAX_OUTPUT_PORT_TYPE
dat_o[10] <= dmwr_data[10].DB_MAX_OUTPUT_PORT_TYPE
dat_o[11] <= dmwr_data[11].DB_MAX_OUTPUT_PORT_TYPE
dat_o[12] <= dmwr_data[12].DB_MAX_OUTPUT_PORT_TYPE
dat_o[13] <= dmwr_data[13].DB_MAX_OUTPUT_PORT_TYPE
dat_o[14] <= dmwr_data[14].DB_MAX_OUTPUT_PORT_TYPE
dat_o[15] <= dmwr_data[15].DB_MAX_OUTPUT_PORT_TYPE
dat_o[16] <= dmwr_data[16].DB_MAX_OUTPUT_PORT_TYPE
dat_o[17] <= dmwr_data[17].DB_MAX_OUTPUT_PORT_TYPE
dat_o[18] <= dmwr_data[18].DB_MAX_OUTPUT_PORT_TYPE
dat_o[19] <= dmwr_data[19].DB_MAX_OUTPUT_PORT_TYPE
dat_o[20] <= dmwr_data[20].DB_MAX_OUTPUT_PORT_TYPE
dat_o[21] <= dmwr_data[21].DB_MAX_OUTPUT_PORT_TYPE
dat_o[22] <= dmwr_data[22].DB_MAX_OUTPUT_PORT_TYPE
dat_o[23] <= dmwr_data[23].DB_MAX_OUTPUT_PORT_TYPE
dat_o[24] <= dmwr_data[24].DB_MAX_OUTPUT_PORT_TYPE
dat_o[25] <= dmwr_data[25].DB_MAX_OUTPUT_PORT_TYPE
dat_o[26] <= dmwr_data[26].DB_MAX_OUTPUT_PORT_TYPE
dat_o[27] <= dmwr_data[27].DB_MAX_OUTPUT_PORT_TYPE
dat_o[28] <= dmwr_data[28].DB_MAX_OUTPUT_PORT_TYPE
dat_o[29] <= dmwr_data[29].DB_MAX_OUTPUT_PORT_TYPE
dat_o[30] <= dmwr_data[30].DB_MAX_OUTPUT_PORT_TYPE
dat_o[31] <= dmwr_data[31].DB_MAX_OUTPUT_PORT_TYPE
clk <= clk$latch.DB_MAX_OUTPUT_PORT_TYPE
reset <= reset.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[0] <= imrd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[1] <= imrd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[2] <= imrd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[3] <= imrd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[4] <= imrd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[5] <= imrd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[6] <= imrd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[7] <= imrd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[8] <= imrd_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[9] <= imrd_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[10] <= imrd_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[11] <= imrd_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[12] <= imrd_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[13] <= imrd_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[14] <= imrd_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[15] <= imrd_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[16] <= imrd_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[17] <= imrd_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[18] <= imrd_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[19] <= imrd_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[20] <= imrd_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[21] <= imrd_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[22] <= imrd_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[23] <= imrd_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[24] <= imrd_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[25] <= imrd_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[26] <= imrd_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[27] <= imrd_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[28] <= imrd_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[29] <= imrd_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[30] <= imrd_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imrd_data[31] <= imrd_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[0] <= dmrd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[1] <= dmrd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[2] <= dmrd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[3] <= dmrd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[4] <= dmrd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[5] <= dmrd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[6] <= dmrd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[7] <= dmrd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[8] <= dmrd_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[9] <= dmrd_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[10] <= dmrd_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[11] <= dmrd_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[12] <= dmrd_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[13] <= dmrd_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[14] <= dmrd_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[15] <= dmrd_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[16] <= dmrd_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[17] <= dmrd_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[18] <= dmrd_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[19] <= dmrd_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[20] <= dmrd_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[21] <= dmrd_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[22] <= dmrd_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[23] <= dmrd_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[24] <= dmrd_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[25] <= dmrd_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[26] <= dmrd_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[27] <= dmrd_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[28] <= dmrd_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[29] <= dmrd_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[30] <= dmrd_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmrd_data[31] <= dmrd_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|leaf_soc|leaf:soc_cpu|core:leaf_core
clk => if_stage:core_if_stage.clk
clk => flush_reg.CLK
clk => instr_reg[0].CLK
clk => instr_reg[1].CLK
clk => instr_reg[2].CLK
clk => instr_reg[3].CLK
clk => instr_reg[4].CLK
clk => instr_reg[5].CLK
clk => instr_reg[6].CLK
clk => instr_reg[7].CLK
clk => instr_reg[8].CLK
clk => instr_reg[9].CLK
clk => instr_reg[10].CLK
clk => instr_reg[11].CLK
clk => instr_reg[12].CLK
clk => instr_reg[13].CLK
clk => instr_reg[14].CLK
clk => instr_reg[15].CLK
clk => instr_reg[16].CLK
clk => instr_reg[17].CLK
clk => instr_reg[18].CLK
clk => instr_reg[19].CLK
clk => instr_reg[20].CLK
clk => instr_reg[21].CLK
clk => instr_reg[22].CLK
clk => instr_reg[23].CLK
clk => instr_reg[24].CLK
clk => instr_reg[25].CLK
clk => instr_reg[26].CLK
clk => instr_reg[27].CLK
clk => instr_reg[28].CLK
clk => instr_reg[29].CLK
clk => instr_reg[30].CLK
clk => instr_reg[31].CLK
clk => next_pc_reg[0].CLK
clk => next_pc_reg[1].CLK
clk => next_pc_reg[2].CLK
clk => next_pc_reg[3].CLK
clk => next_pc_reg[4].CLK
clk => next_pc_reg[5].CLK
clk => next_pc_reg[6].CLK
clk => next_pc_reg[7].CLK
clk => next_pc_reg[8].CLK
clk => next_pc_reg[9].CLK
clk => next_pc_reg[10].CLK
clk => next_pc_reg[11].CLK
clk => next_pc_reg[12].CLK
clk => next_pc_reg[13].CLK
clk => next_pc_reg[14].CLK
clk => next_pc_reg[15].CLK
clk => next_pc_reg[16].CLK
clk => next_pc_reg[17].CLK
clk => next_pc_reg[18].CLK
clk => next_pc_reg[19].CLK
clk => next_pc_reg[20].CLK
clk => next_pc_reg[21].CLK
clk => next_pc_reg[22].CLK
clk => next_pc_reg[23].CLK
clk => next_pc_reg[24].CLK
clk => next_pc_reg[25].CLK
clk => next_pc_reg[26].CLK
clk => next_pc_reg[27].CLK
clk => next_pc_reg[28].CLK
clk => next_pc_reg[29].CLK
clk => next_pc_reg[30].CLK
clk => next_pc_reg[31].CLK
clk => pc_reg[0].CLK
clk => pc_reg[1].CLK
clk => pc_reg[2].CLK
clk => pc_reg[3].CLK
clk => pc_reg[4].CLK
clk => pc_reg[5].CLK
clk => pc_reg[6].CLK
clk => pc_reg[7].CLK
clk => pc_reg[8].CLK
clk => pc_reg[9].CLK
clk => pc_reg[10].CLK
clk => pc_reg[11].CLK
clk => pc_reg[12].CLK
clk => pc_reg[13].CLK
clk => pc_reg[14].CLK
clk => pc_reg[15].CLK
clk => pc_reg[16].CLK
clk => pc_reg[17].CLK
clk => pc_reg[18].CLK
clk => pc_reg[19].CLK
clk => pc_reg[20].CLK
clk => pc_reg[21].CLK
clk => pc_reg[22].CLK
clk => pc_reg[23].CLK
clk => pc_reg[24].CLK
clk => pc_reg[25].CLK
clk => pc_reg[26].CLK
clk => pc_reg[27].CLK
clk => pc_reg[28].CLK
clk => pc_reg[29].CLK
clk => pc_reg[30].CLK
clk => pc_reg[31].CLK
clk => id_ex_stage:core_id_ex_stage.clk
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => next_pc_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => instr_reg.OUTPUTSELECT
reset => flush_reg.OUTPUTSELECT
reset => if_stage:core_if_stage.reset
reset => id_ex_stage:core_id_ex_stage.reset
imem_data[0] => if_stage:core_if_stage.imem_data[0]
imem_data[1] => if_stage:core_if_stage.imem_data[1]
imem_data[2] => if_stage:core_if_stage.imem_data[2]
imem_data[3] => if_stage:core_if_stage.imem_data[3]
imem_data[4] => if_stage:core_if_stage.imem_data[4]
imem_data[5] => if_stage:core_if_stage.imem_data[5]
imem_data[6] => if_stage:core_if_stage.imem_data[6]
imem_data[7] => if_stage:core_if_stage.imem_data[7]
imem_data[8] => if_stage:core_if_stage.imem_data[8]
imem_data[9] => if_stage:core_if_stage.imem_data[9]
imem_data[10] => if_stage:core_if_stage.imem_data[10]
imem_data[11] => if_stage:core_if_stage.imem_data[11]
imem_data[12] => if_stage:core_if_stage.imem_data[12]
imem_data[13] => if_stage:core_if_stage.imem_data[13]
imem_data[14] => if_stage:core_if_stage.imem_data[14]
imem_data[15] => if_stage:core_if_stage.imem_data[15]
imem_data[16] => if_stage:core_if_stage.imem_data[16]
imem_data[17] => if_stage:core_if_stage.imem_data[17]
imem_data[18] => if_stage:core_if_stage.imem_data[18]
imem_data[19] => if_stage:core_if_stage.imem_data[19]
imem_data[20] => if_stage:core_if_stage.imem_data[20]
imem_data[21] => if_stage:core_if_stage.imem_data[21]
imem_data[22] => if_stage:core_if_stage.imem_data[22]
imem_data[23] => if_stage:core_if_stage.imem_data[23]
imem_data[24] => if_stage:core_if_stage.imem_data[24]
imem_data[25] => if_stage:core_if_stage.imem_data[25]
imem_data[26] => if_stage:core_if_stage.imem_data[26]
imem_data[27] => if_stage:core_if_stage.imem_data[27]
imem_data[28] => if_stage:core_if_stage.imem_data[28]
imem_data[29] => if_stage:core_if_stage.imem_data[29]
imem_data[30] => if_stage:core_if_stage.imem_data[30]
imem_data[31] => if_stage:core_if_stage.imem_data[31]
imem_addr[0] <= if_stage:core_if_stage.imem_addr[0]
imem_addr[1] <= if_stage:core_if_stage.imem_addr[1]
imem_addr[2] <= if_stage:core_if_stage.imem_addr[2]
imem_addr[3] <= if_stage:core_if_stage.imem_addr[3]
imem_addr[4] <= if_stage:core_if_stage.imem_addr[4]
imem_addr[5] <= if_stage:core_if_stage.imem_addr[5]
imem_addr[6] <= if_stage:core_if_stage.imem_addr[6]
imem_addr[7] <= if_stage:core_if_stage.imem_addr[7]
imem_addr[8] <= if_stage:core_if_stage.imem_addr[8]
imem_addr[9] <= if_stage:core_if_stage.imem_addr[9]
imem_addr[10] <= if_stage:core_if_stage.imem_addr[10]
imem_addr[11] <= if_stage:core_if_stage.imem_addr[11]
imem_addr[12] <= if_stage:core_if_stage.imem_addr[12]
imem_addr[13] <= if_stage:core_if_stage.imem_addr[13]
imem_addr[14] <= if_stage:core_if_stage.imem_addr[14]
imem_addr[15] <= if_stage:core_if_stage.imem_addr[15]
imem_addr[16] <= if_stage:core_if_stage.imem_addr[16]
imem_addr[17] <= if_stage:core_if_stage.imem_addr[17]
imem_addr[18] <= if_stage:core_if_stage.imem_addr[18]
imem_addr[19] <= if_stage:core_if_stage.imem_addr[19]
imem_addr[20] <= if_stage:core_if_stage.imem_addr[20]
imem_addr[21] <= if_stage:core_if_stage.imem_addr[21]
imem_addr[22] <= if_stage:core_if_stage.imem_addr[22]
imem_addr[23] <= if_stage:core_if_stage.imem_addr[23]
imem_addr[24] <= if_stage:core_if_stage.imem_addr[24]
imem_addr[25] <= if_stage:core_if_stage.imem_addr[25]
imem_addr[26] <= if_stage:core_if_stage.imem_addr[26]
imem_addr[27] <= if_stage:core_if_stage.imem_addr[27]
imem_addr[28] <= if_stage:core_if_stage.imem_addr[28]
imem_addr[29] <= if_stage:core_if_stage.imem_addr[29]
imem_addr[30] <= if_stage:core_if_stage.imem_addr[30]
imem_addr[31] <= if_stage:core_if_stage.imem_addr[31]
dmrd_data[0] => id_ex_stage:core_id_ex_stage.dmrd_data[0]
dmrd_data[1] => id_ex_stage:core_id_ex_stage.dmrd_data[1]
dmrd_data[2] => id_ex_stage:core_id_ex_stage.dmrd_data[2]
dmrd_data[3] => id_ex_stage:core_id_ex_stage.dmrd_data[3]
dmrd_data[4] => id_ex_stage:core_id_ex_stage.dmrd_data[4]
dmrd_data[5] => id_ex_stage:core_id_ex_stage.dmrd_data[5]
dmrd_data[6] => id_ex_stage:core_id_ex_stage.dmrd_data[6]
dmrd_data[7] => id_ex_stage:core_id_ex_stage.dmrd_data[7]
dmrd_data[8] => id_ex_stage:core_id_ex_stage.dmrd_data[8]
dmrd_data[9] => id_ex_stage:core_id_ex_stage.dmrd_data[9]
dmrd_data[10] => id_ex_stage:core_id_ex_stage.dmrd_data[10]
dmrd_data[11] => id_ex_stage:core_id_ex_stage.dmrd_data[11]
dmrd_data[12] => id_ex_stage:core_id_ex_stage.dmrd_data[12]
dmrd_data[13] => id_ex_stage:core_id_ex_stage.dmrd_data[13]
dmrd_data[14] => id_ex_stage:core_id_ex_stage.dmrd_data[14]
dmrd_data[15] => id_ex_stage:core_id_ex_stage.dmrd_data[15]
dmrd_data[16] => id_ex_stage:core_id_ex_stage.dmrd_data[16]
dmrd_data[17] => id_ex_stage:core_id_ex_stage.dmrd_data[17]
dmrd_data[18] => id_ex_stage:core_id_ex_stage.dmrd_data[18]
dmrd_data[19] => id_ex_stage:core_id_ex_stage.dmrd_data[19]
dmrd_data[20] => id_ex_stage:core_id_ex_stage.dmrd_data[20]
dmrd_data[21] => id_ex_stage:core_id_ex_stage.dmrd_data[21]
dmrd_data[22] => id_ex_stage:core_id_ex_stage.dmrd_data[22]
dmrd_data[23] => id_ex_stage:core_id_ex_stage.dmrd_data[23]
dmrd_data[24] => id_ex_stage:core_id_ex_stage.dmrd_data[24]
dmrd_data[25] => id_ex_stage:core_id_ex_stage.dmrd_data[25]
dmrd_data[26] => id_ex_stage:core_id_ex_stage.dmrd_data[26]
dmrd_data[27] => id_ex_stage:core_id_ex_stage.dmrd_data[27]
dmrd_data[28] => id_ex_stage:core_id_ex_stage.dmrd_data[28]
dmrd_data[29] => id_ex_stage:core_id_ex_stage.dmrd_data[29]
dmrd_data[30] => id_ex_stage:core_id_ex_stage.dmrd_data[30]
dmrd_data[31] => id_ex_stage:core_id_ex_stage.dmrd_data[31]
dmwr_data[0] <= id_ex_stage:core_id_ex_stage.dmwr_data[0]
dmwr_data[1] <= id_ex_stage:core_id_ex_stage.dmwr_data[1]
dmwr_data[2] <= id_ex_stage:core_id_ex_stage.dmwr_data[2]
dmwr_data[3] <= id_ex_stage:core_id_ex_stage.dmwr_data[3]
dmwr_data[4] <= id_ex_stage:core_id_ex_stage.dmwr_data[4]
dmwr_data[5] <= id_ex_stage:core_id_ex_stage.dmwr_data[5]
dmwr_data[6] <= id_ex_stage:core_id_ex_stage.dmwr_data[6]
dmwr_data[7] <= id_ex_stage:core_id_ex_stage.dmwr_data[7]
dmwr_data[8] <= id_ex_stage:core_id_ex_stage.dmwr_data[8]
dmwr_data[9] <= id_ex_stage:core_id_ex_stage.dmwr_data[9]
dmwr_data[10] <= id_ex_stage:core_id_ex_stage.dmwr_data[10]
dmwr_data[11] <= id_ex_stage:core_id_ex_stage.dmwr_data[11]
dmwr_data[12] <= id_ex_stage:core_id_ex_stage.dmwr_data[12]
dmwr_data[13] <= id_ex_stage:core_id_ex_stage.dmwr_data[13]
dmwr_data[14] <= id_ex_stage:core_id_ex_stage.dmwr_data[14]
dmwr_data[15] <= id_ex_stage:core_id_ex_stage.dmwr_data[15]
dmwr_data[16] <= id_ex_stage:core_id_ex_stage.dmwr_data[16]
dmwr_data[17] <= id_ex_stage:core_id_ex_stage.dmwr_data[17]
dmwr_data[18] <= id_ex_stage:core_id_ex_stage.dmwr_data[18]
dmwr_data[19] <= id_ex_stage:core_id_ex_stage.dmwr_data[19]
dmwr_data[20] <= id_ex_stage:core_id_ex_stage.dmwr_data[20]
dmwr_data[21] <= id_ex_stage:core_id_ex_stage.dmwr_data[21]
dmwr_data[22] <= id_ex_stage:core_id_ex_stage.dmwr_data[22]
dmwr_data[23] <= id_ex_stage:core_id_ex_stage.dmwr_data[23]
dmwr_data[24] <= id_ex_stage:core_id_ex_stage.dmwr_data[24]
dmwr_data[25] <= id_ex_stage:core_id_ex_stage.dmwr_data[25]
dmwr_data[26] <= id_ex_stage:core_id_ex_stage.dmwr_data[26]
dmwr_data[27] <= id_ex_stage:core_id_ex_stage.dmwr_data[27]
dmwr_data[28] <= id_ex_stage:core_id_ex_stage.dmwr_data[28]
dmwr_data[29] <= id_ex_stage:core_id_ex_stage.dmwr_data[29]
dmwr_data[30] <= id_ex_stage:core_id_ex_stage.dmwr_data[30]
dmwr_data[31] <= id_ex_stage:core_id_ex_stage.dmwr_data[31]
dmrd_en <= id_ex_stage:core_id_ex_stage.dmrd_en
dmwr_en <= id_ex_stage:core_id_ex_stage.dmwr_en
dmrw_addr[0] <= id_ex_stage:core_id_ex_stage.dmrw_addr[0]
dmrw_addr[1] <= id_ex_stage:core_id_ex_stage.dmrw_addr[1]
dmrw_addr[2] <= id_ex_stage:core_id_ex_stage.dmrw_addr[2]
dmrw_addr[3] <= id_ex_stage:core_id_ex_stage.dmrw_addr[3]
dmrw_addr[4] <= id_ex_stage:core_id_ex_stage.dmrw_addr[4]
dmrw_addr[5] <= id_ex_stage:core_id_ex_stage.dmrw_addr[5]
dmrw_addr[6] <= id_ex_stage:core_id_ex_stage.dmrw_addr[6]
dmrw_addr[7] <= id_ex_stage:core_id_ex_stage.dmrw_addr[7]
dmrw_addr[8] <= id_ex_stage:core_id_ex_stage.dmrw_addr[8]
dmrw_addr[9] <= id_ex_stage:core_id_ex_stage.dmrw_addr[9]
dmrw_addr[10] <= id_ex_stage:core_id_ex_stage.dmrw_addr[10]
dmrw_addr[11] <= id_ex_stage:core_id_ex_stage.dmrw_addr[11]
dmrw_addr[12] <= id_ex_stage:core_id_ex_stage.dmrw_addr[12]
dmrw_addr[13] <= id_ex_stage:core_id_ex_stage.dmrw_addr[13]
dmrw_addr[14] <= id_ex_stage:core_id_ex_stage.dmrw_addr[14]
dmrw_addr[15] <= id_ex_stage:core_id_ex_stage.dmrw_addr[15]
dmrw_addr[16] <= id_ex_stage:core_id_ex_stage.dmrw_addr[16]
dmrw_addr[17] <= id_ex_stage:core_id_ex_stage.dmrw_addr[17]
dmrw_addr[18] <= id_ex_stage:core_id_ex_stage.dmrw_addr[18]
dmrw_addr[19] <= id_ex_stage:core_id_ex_stage.dmrw_addr[19]
dmrw_addr[20] <= id_ex_stage:core_id_ex_stage.dmrw_addr[20]
dmrw_addr[21] <= id_ex_stage:core_id_ex_stage.dmrw_addr[21]
dmrw_addr[22] <= id_ex_stage:core_id_ex_stage.dmrw_addr[22]
dmrw_addr[23] <= id_ex_stage:core_id_ex_stage.dmrw_addr[23]
dmrw_addr[24] <= id_ex_stage:core_id_ex_stage.dmrw_addr[24]
dmrw_addr[25] <= id_ex_stage:core_id_ex_stage.dmrw_addr[25]
dmrw_addr[26] <= id_ex_stage:core_id_ex_stage.dmrw_addr[26]
dmrw_addr[27] <= id_ex_stage:core_id_ex_stage.dmrw_addr[27]
dmrw_addr[28] <= id_ex_stage:core_id_ex_stage.dmrw_addr[28]
dmrw_addr[29] <= id_ex_stage:core_id_ex_stage.dmrw_addr[29]
dmrw_addr[30] <= id_ex_stage:core_id_ex_stage.dmrw_addr[30]
dmrw_addr[31] <= id_ex_stage:core_id_ex_stage.dmrw_addr[31]
dm_byte_en[0] <= id_ex_stage:core_id_ex_stage.dm_byte_en[0]
dm_byte_en[1] <= id_ex_stage:core_id_ex_stage.dm_byte_en[1]
dm_byte_en[2] <= id_ex_stage:core_id_ex_stage.dm_byte_en[2]
dm_byte_en[3] <= id_ex_stage:core_id_ex_stage.dm_byte_en[3]
ex_irq => id_ex_stage:core_id_ex_stage.ex_irq
sw_irq => id_ex_stage:core_id_ex_stage.sw_irq
tm_irq => id_ex_stage:core_id_ex_stage.tm_irq


|leaf_soc|leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage
clk => pc_reg[0].CLK
clk => pc_reg[1].CLK
clk => pc_reg[2].CLK
clk => pc_reg[3].CLK
clk => pc_reg[4].CLK
clk => pc_reg[5].CLK
clk => pc_reg[6].CLK
clk => pc_reg[7].CLK
clk => pc_reg[8].CLK
clk => pc_reg[9].CLK
clk => pc_reg[10].CLK
clk => pc_reg[11].CLK
clk => pc_reg[12].CLK
clk => pc_reg[13].CLK
clk => pc_reg[14].CLK
clk => pc_reg[15].CLK
clk => pc_reg[16].CLK
clk => pc_reg[17].CLK
clk => pc_reg[18].CLK
clk => pc_reg[19].CLK
clk => pc_reg[20].CLK
clk => pc_reg[21].CLK
clk => pc_reg[22].CLK
clk => pc_reg[23].CLK
clk => pc_reg[24].CLK
clk => pc_reg[25].CLK
clk => pc_reg[26].CLK
clk => pc_reg[27].CLK
clk => pc_reg[28].CLK
clk => pc_reg[29].CLK
clk => pc_reg[30].CLK
clk => pc_reg[31].CLK
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
reset => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => pc_reg.OUTPUTSELECT
taken => flush.DATAIN
target[0] => ~NO_FANOUT~
target[1] => ~NO_FANOUT~
target[2] => pc_reg.DATAB
target[3] => pc_reg.DATAB
target[4] => pc_reg.DATAB
target[5] => pc_reg.DATAB
target[6] => pc_reg.DATAB
target[7] => pc_reg.DATAB
target[8] => pc_reg.DATAB
target[9] => pc_reg.DATAB
target[10] => pc_reg.DATAB
target[11] => pc_reg.DATAB
target[12] => pc_reg.DATAB
target[13] => pc_reg.DATAB
target[14] => pc_reg.DATAB
target[15] => pc_reg.DATAB
target[16] => pc_reg.DATAB
target[17] => pc_reg.DATAB
target[18] => pc_reg.DATAB
target[19] => pc_reg.DATAB
target[20] => pc_reg.DATAB
target[21] => pc_reg.DATAB
target[22] => pc_reg.DATAB
target[23] => pc_reg.DATAB
target[24] => pc_reg.DATAB
target[25] => pc_reg.DATAB
target[26] => pc_reg.DATAB
target[27] => pc_reg.DATAB
target[28] => pc_reg.DATAB
target[29] => pc_reg.DATAB
target[30] => pc_reg.DATAB
target[31] => pc_reg.DATAB
imem_data[0] => instr[0].DATAIN
imem_data[1] => instr[1].DATAIN
imem_data[2] => instr[2].DATAIN
imem_data[3] => instr[3].DATAIN
imem_data[4] => instr[4].DATAIN
imem_data[5] => instr[5].DATAIN
imem_data[6] => instr[6].DATAIN
imem_data[7] => instr[7].DATAIN
imem_data[8] => instr[8].DATAIN
imem_data[9] => instr[9].DATAIN
imem_data[10] => instr[10].DATAIN
imem_data[11] => instr[11].DATAIN
imem_data[12] => instr[12].DATAIN
imem_data[13] => instr[13].DATAIN
imem_data[14] => instr[14].DATAIN
imem_data[15] => instr[15].DATAIN
imem_data[16] => instr[16].DATAIN
imem_data[17] => instr[17].DATAIN
imem_data[18] => instr[18].DATAIN
imem_data[19] => instr[19].DATAIN
imem_data[20] => instr[20].DATAIN
imem_data[21] => instr[21].DATAIN
imem_data[22] => instr[22].DATAIN
imem_data[23] => instr[23].DATAIN
imem_data[24] => instr[24].DATAIN
imem_data[25] => instr[25].DATAIN
imem_data[26] => instr[26].DATAIN
imem_data[27] => instr[27].DATAIN
imem_data[28] => instr[28].DATAIN
imem_data[29] => instr[29].DATAIN
imem_data[30] => instr[30].DATAIN
imem_data[31] => instr[31].DATAIN
imem_addr[0] <= pc_reg[0].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[1] <= pc_reg[1].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[2] <= pc_reg[2].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[3] <= pc_reg[3].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[4] <= pc_reg[4].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[5] <= pc_reg[5].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[6] <= pc_reg[6].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[7] <= pc_reg[7].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[8] <= pc_reg[8].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[9] <= pc_reg[9].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[10] <= pc_reg[10].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[11] <= pc_reg[11].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[12] <= pc_reg[12].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[13] <= pc_reg[13].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[14] <= pc_reg[14].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[15] <= pc_reg[15].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[16] <= pc_reg[16].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[17] <= pc_reg[17].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[18] <= pc_reg[18].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[19] <= pc_reg[19].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[20] <= pc_reg[20].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[21] <= pc_reg[21].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[22] <= pc_reg[22].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[23] <= pc_reg[23].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[24] <= pc_reg[24].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[25] <= pc_reg[25].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[26] <= pc_reg[26].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[27] <= pc_reg[27].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[28] <= pc_reg[28].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[29] <= pc_reg[29].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[30] <= pc_reg[30].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[31] <= pc_reg[31].DB_MAX_OUTPUT_PORT_TYPE
pc[0] <= pc_reg[0].DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc_reg[1].DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc_reg[2].DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc_reg[3].DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc_reg[4].DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc_reg[5].DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc_reg[6].DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc_reg[7].DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc_reg[8].DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc_reg[9].DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc_reg[10].DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc_reg[11].DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc_reg[12].DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc_reg[13].DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc_reg[14].DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc_reg[15].DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= pc_reg[16].DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= pc_reg[17].DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= pc_reg[18].DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= pc_reg[19].DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= pc_reg[20].DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= pc_reg[21].DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= pc_reg[22].DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= pc_reg[23].DB_MAX_OUTPUT_PORT_TYPE
pc[24] <= pc_reg[24].DB_MAX_OUTPUT_PORT_TYPE
pc[25] <= pc_reg[25].DB_MAX_OUTPUT_PORT_TYPE
pc[26] <= pc_reg[26].DB_MAX_OUTPUT_PORT_TYPE
pc[27] <= pc_reg[27].DB_MAX_OUTPUT_PORT_TYPE
pc[28] <= pc_reg[28].DB_MAX_OUTPUT_PORT_TYPE
pc[29] <= pc_reg[29].DB_MAX_OUTPUT_PORT_TYPE
pc[30] <= pc_reg[30].DB_MAX_OUTPUT_PORT_TYPE
pc[31] <= pc_reg[31].DB_MAX_OUTPUT_PORT_TYPE
next_pc[0] <= pc_reg[0].DB_MAX_OUTPUT_PORT_TYPE
next_pc[1] <= pc_reg[1].DB_MAX_OUTPUT_PORT_TYPE
next_pc[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
instr[0] <= imem_data[0].DB_MAX_OUTPUT_PORT_TYPE
instr[1] <= imem_data[1].DB_MAX_OUTPUT_PORT_TYPE
instr[2] <= imem_data[2].DB_MAX_OUTPUT_PORT_TYPE
instr[3] <= imem_data[3].DB_MAX_OUTPUT_PORT_TYPE
instr[4] <= imem_data[4].DB_MAX_OUTPUT_PORT_TYPE
instr[5] <= imem_data[5].DB_MAX_OUTPUT_PORT_TYPE
instr[6] <= imem_data[6].DB_MAX_OUTPUT_PORT_TYPE
instr[7] <= imem_data[7].DB_MAX_OUTPUT_PORT_TYPE
instr[8] <= imem_data[8].DB_MAX_OUTPUT_PORT_TYPE
instr[9] <= imem_data[9].DB_MAX_OUTPUT_PORT_TYPE
instr[10] <= imem_data[10].DB_MAX_OUTPUT_PORT_TYPE
instr[11] <= imem_data[11].DB_MAX_OUTPUT_PORT_TYPE
instr[12] <= imem_data[12].DB_MAX_OUTPUT_PORT_TYPE
instr[13] <= imem_data[13].DB_MAX_OUTPUT_PORT_TYPE
instr[14] <= imem_data[14].DB_MAX_OUTPUT_PORT_TYPE
instr[15] <= imem_data[15].DB_MAX_OUTPUT_PORT_TYPE
instr[16] <= imem_data[16].DB_MAX_OUTPUT_PORT_TYPE
instr[17] <= imem_data[17].DB_MAX_OUTPUT_PORT_TYPE
instr[18] <= imem_data[18].DB_MAX_OUTPUT_PORT_TYPE
instr[19] <= imem_data[19].DB_MAX_OUTPUT_PORT_TYPE
instr[20] <= imem_data[20].DB_MAX_OUTPUT_PORT_TYPE
instr[21] <= imem_data[21].DB_MAX_OUTPUT_PORT_TYPE
instr[22] <= imem_data[22].DB_MAX_OUTPUT_PORT_TYPE
instr[23] <= imem_data[23].DB_MAX_OUTPUT_PORT_TYPE
instr[24] <= imem_data[24].DB_MAX_OUTPUT_PORT_TYPE
instr[25] <= imem_data[25].DB_MAX_OUTPUT_PORT_TYPE
instr[26] <= imem_data[26].DB_MAX_OUTPUT_PORT_TYPE
instr[27] <= imem_data[27].DB_MAX_OUTPUT_PORT_TYPE
instr[28] <= imem_data[28].DB_MAX_OUTPUT_PORT_TYPE
instr[29] <= imem_data[29].DB_MAX_OUTPUT_PORT_TYPE
instr[30] <= imem_data[30].DB_MAX_OUTPUT_PORT_TYPE
instr[31] <= imem_data[31].DB_MAX_OUTPUT_PORT_TYPE
flush <= taken.DB_MAX_OUTPUT_PORT_TYPE


|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage
clk => int_strg:stage_int_strg.clk
clk => csrs:stage_csrs.clk
reset => csrs:stage_csrs.reset
ex_irq => csrs:stage_csrs.ex_irq
sw_irq => csrs:stage_csrs.sw_irq
tm_irq => csrs:stage_csrs.tm_irq
flush => id_block:stage_id_block.flush
instr[0] => id_block:stage_id_block.instr[0]
instr[1] => id_block:stage_id_block.instr[1]
instr[2] => id_block:stage_id_block.instr[2]
instr[3] => id_block:stage_id_block.instr[3]
instr[4] => id_block:stage_id_block.instr[4]
instr[5] => id_block:stage_id_block.instr[5]
instr[6] => id_block:stage_id_block.instr[6]
instr[7] => id_block:stage_id_block.instr[7]
instr[8] => id_block:stage_id_block.instr[8]
instr[9] => id_block:stage_id_block.instr[9]
instr[10] => id_block:stage_id_block.instr[10]
instr[11] => id_block:stage_id_block.instr[11]
instr[12] => id_block:stage_id_block.instr[12]
instr[13] => id_block:stage_id_block.instr[13]
instr[14] => id_block:stage_id_block.instr[14]
instr[15] => id_block:stage_id_block.instr[15]
instr[16] => id_block:stage_id_block.instr[16]
instr[17] => id_block:stage_id_block.instr[17]
instr[18] => id_block:stage_id_block.instr[18]
instr[19] => id_block:stage_id_block.instr[19]
instr[20] => id_block:stage_id_block.instr[20]
instr[21] => id_block:stage_id_block.instr[21]
instr[22] => id_block:stage_id_block.instr[22]
instr[23] => id_block:stage_id_block.instr[23]
instr[24] => id_block:stage_id_block.instr[24]
instr[25] => id_block:stage_id_block.instr[25]
instr[26] => id_block:stage_id_block.instr[26]
instr[27] => id_block:stage_id_block.instr[27]
instr[28] => id_block:stage_id_block.instr[28]
instr[29] => id_block:stage_id_block.instr[29]
instr[30] => id_block:stage_id_block.instr[30]
instr[31] => id_block:stage_id_block.instr[31]
pc[0] => ex_block:stage_ex_block.opd0_src1[0]
pc[1] => ex_block:stage_ex_block.opd0_src1[1]
pc[2] => ex_block:stage_ex_block.opd0_src1[2]
pc[3] => ex_block:stage_ex_block.opd0_src1[3]
pc[4] => ex_block:stage_ex_block.opd0_src1[4]
pc[5] => ex_block:stage_ex_block.opd0_src1[5]
pc[6] => ex_block:stage_ex_block.opd0_src1[6]
pc[7] => ex_block:stage_ex_block.opd0_src1[7]
pc[8] => ex_block:stage_ex_block.opd0_src1[8]
pc[9] => ex_block:stage_ex_block.opd0_src1[9]
pc[10] => ex_block:stage_ex_block.opd0_src1[10]
pc[11] => ex_block:stage_ex_block.opd0_src1[11]
pc[12] => ex_block:stage_ex_block.opd0_src1[12]
pc[13] => ex_block:stage_ex_block.opd0_src1[13]
pc[14] => ex_block:stage_ex_block.opd0_src1[14]
pc[15] => ex_block:stage_ex_block.opd0_src1[15]
pc[16] => ex_block:stage_ex_block.opd0_src1[16]
pc[17] => ex_block:stage_ex_block.opd0_src1[17]
pc[18] => ex_block:stage_ex_block.opd0_src1[18]
pc[19] => ex_block:stage_ex_block.opd0_src1[19]
pc[20] => ex_block:stage_ex_block.opd0_src1[20]
pc[21] => ex_block:stage_ex_block.opd0_src1[21]
pc[22] => ex_block:stage_ex_block.opd0_src1[22]
pc[23] => ex_block:stage_ex_block.opd0_src1[23]
pc[24] => ex_block:stage_ex_block.opd0_src1[24]
pc[25] => ex_block:stage_ex_block.opd0_src1[25]
pc[26] => ex_block:stage_ex_block.opd0_src1[26]
pc[27] => ex_block:stage_ex_block.opd0_src1[27]
pc[28] => ex_block:stage_ex_block.opd0_src1[28]
pc[29] => ex_block:stage_ex_block.opd0_src1[29]
pc[30] => ex_block:stage_ex_block.opd0_src1[30]
pc[31] => ex_block:stage_ex_block.opd0_src1[31]
next_pc[0] => int_strg:stage_int_strg.wr_src2[0]
next_pc[1] => int_strg:stage_int_strg.wr_src2[1]
next_pc[2] => int_strg:stage_int_strg.wr_src2[2]
next_pc[3] => int_strg:stage_int_strg.wr_src2[3]
next_pc[4] => int_strg:stage_int_strg.wr_src2[4]
next_pc[5] => int_strg:stage_int_strg.wr_src2[5]
next_pc[6] => int_strg:stage_int_strg.wr_src2[6]
next_pc[7] => int_strg:stage_int_strg.wr_src2[7]
next_pc[8] => int_strg:stage_int_strg.wr_src2[8]
next_pc[9] => int_strg:stage_int_strg.wr_src2[9]
next_pc[10] => int_strg:stage_int_strg.wr_src2[10]
next_pc[11] => int_strg:stage_int_strg.wr_src2[11]
next_pc[12] => int_strg:stage_int_strg.wr_src2[12]
next_pc[13] => int_strg:stage_int_strg.wr_src2[13]
next_pc[14] => int_strg:stage_int_strg.wr_src2[14]
next_pc[15] => int_strg:stage_int_strg.wr_src2[15]
next_pc[16] => int_strg:stage_int_strg.wr_src2[16]
next_pc[17] => int_strg:stage_int_strg.wr_src2[17]
next_pc[18] => int_strg:stage_int_strg.wr_src2[18]
next_pc[19] => int_strg:stage_int_strg.wr_src2[19]
next_pc[20] => int_strg:stage_int_strg.wr_src2[20]
next_pc[21] => int_strg:stage_int_strg.wr_src2[21]
next_pc[22] => int_strg:stage_int_strg.wr_src2[22]
next_pc[23] => int_strg:stage_int_strg.wr_src2[23]
next_pc[24] => int_strg:stage_int_strg.wr_src2[24]
next_pc[25] => int_strg:stage_int_strg.wr_src2[25]
next_pc[26] => int_strg:stage_int_strg.wr_src2[26]
next_pc[27] => int_strg:stage_int_strg.wr_src2[27]
next_pc[28] => int_strg:stage_int_strg.wr_src2[28]
next_pc[29] => int_strg:stage_int_strg.wr_src2[29]
next_pc[30] => int_strg:stage_int_strg.wr_src2[30]
next_pc[31] => int_strg:stage_int_strg.wr_src2[31]
dmrd_data[0] => lsu:stage_lsu.dmrd_data[0]
dmrd_data[1] => lsu:stage_lsu.dmrd_data[1]
dmrd_data[2] => lsu:stage_lsu.dmrd_data[2]
dmrd_data[3] => lsu:stage_lsu.dmrd_data[3]
dmrd_data[4] => lsu:stage_lsu.dmrd_data[4]
dmrd_data[5] => lsu:stage_lsu.dmrd_data[5]
dmrd_data[6] => lsu:stage_lsu.dmrd_data[6]
dmrd_data[7] => lsu:stage_lsu.dmrd_data[7]
dmrd_data[8] => lsu:stage_lsu.dmrd_data[8]
dmrd_data[9] => lsu:stage_lsu.dmrd_data[9]
dmrd_data[10] => lsu:stage_lsu.dmrd_data[10]
dmrd_data[11] => lsu:stage_lsu.dmrd_data[11]
dmrd_data[12] => lsu:stage_lsu.dmrd_data[12]
dmrd_data[13] => lsu:stage_lsu.dmrd_data[13]
dmrd_data[14] => lsu:stage_lsu.dmrd_data[14]
dmrd_data[15] => lsu:stage_lsu.dmrd_data[15]
dmrd_data[16] => lsu:stage_lsu.dmrd_data[16]
dmrd_data[17] => lsu:stage_lsu.dmrd_data[17]
dmrd_data[18] => lsu:stage_lsu.dmrd_data[18]
dmrd_data[19] => lsu:stage_lsu.dmrd_data[19]
dmrd_data[20] => lsu:stage_lsu.dmrd_data[20]
dmrd_data[21] => lsu:stage_lsu.dmrd_data[21]
dmrd_data[22] => lsu:stage_lsu.dmrd_data[22]
dmrd_data[23] => lsu:stage_lsu.dmrd_data[23]
dmrd_data[24] => lsu:stage_lsu.dmrd_data[24]
dmrd_data[25] => lsu:stage_lsu.dmrd_data[25]
dmrd_data[26] => lsu:stage_lsu.dmrd_data[26]
dmrd_data[27] => lsu:stage_lsu.dmrd_data[27]
dmrd_data[28] => lsu:stage_lsu.dmrd_data[28]
dmrd_data[29] => lsu:stage_lsu.dmrd_data[29]
dmrd_data[30] => lsu:stage_lsu.dmrd_data[30]
dmrd_data[31] => lsu:stage_lsu.dmrd_data[31]
dmwr_data[0] <= lsu:stage_lsu.dmwr_data[0]
dmwr_data[1] <= lsu:stage_lsu.dmwr_data[1]
dmwr_data[2] <= lsu:stage_lsu.dmwr_data[2]
dmwr_data[3] <= lsu:stage_lsu.dmwr_data[3]
dmwr_data[4] <= lsu:stage_lsu.dmwr_data[4]
dmwr_data[5] <= lsu:stage_lsu.dmwr_data[5]
dmwr_data[6] <= lsu:stage_lsu.dmwr_data[6]
dmwr_data[7] <= lsu:stage_lsu.dmwr_data[7]
dmwr_data[8] <= lsu:stage_lsu.dmwr_data[8]
dmwr_data[9] <= lsu:stage_lsu.dmwr_data[9]
dmwr_data[10] <= lsu:stage_lsu.dmwr_data[10]
dmwr_data[11] <= lsu:stage_lsu.dmwr_data[11]
dmwr_data[12] <= lsu:stage_lsu.dmwr_data[12]
dmwr_data[13] <= lsu:stage_lsu.dmwr_data[13]
dmwr_data[14] <= lsu:stage_lsu.dmwr_data[14]
dmwr_data[15] <= lsu:stage_lsu.dmwr_data[15]
dmwr_data[16] <= lsu:stage_lsu.dmwr_data[16]
dmwr_data[17] <= lsu:stage_lsu.dmwr_data[17]
dmwr_data[18] <= lsu:stage_lsu.dmwr_data[18]
dmwr_data[19] <= lsu:stage_lsu.dmwr_data[19]
dmwr_data[20] <= lsu:stage_lsu.dmwr_data[20]
dmwr_data[21] <= lsu:stage_lsu.dmwr_data[21]
dmwr_data[22] <= lsu:stage_lsu.dmwr_data[22]
dmwr_data[23] <= lsu:stage_lsu.dmwr_data[23]
dmwr_data[24] <= lsu:stage_lsu.dmwr_data[24]
dmwr_data[25] <= lsu:stage_lsu.dmwr_data[25]
dmwr_data[26] <= lsu:stage_lsu.dmwr_data[26]
dmwr_data[27] <= lsu:stage_lsu.dmwr_data[27]
dmwr_data[28] <= lsu:stage_lsu.dmwr_data[28]
dmwr_data[29] <= lsu:stage_lsu.dmwr_data[29]
dmwr_data[30] <= lsu:stage_lsu.dmwr_data[30]
dmwr_data[31] <= lsu:stage_lsu.dmwr_data[31]
dmrw_addr[0] <= lsu:stage_lsu.dmrw_addr[0]
dmrw_addr[1] <= lsu:stage_lsu.dmrw_addr[1]
dmrw_addr[2] <= lsu:stage_lsu.dmrw_addr[2]
dmrw_addr[3] <= lsu:stage_lsu.dmrw_addr[3]
dmrw_addr[4] <= lsu:stage_lsu.dmrw_addr[4]
dmrw_addr[5] <= lsu:stage_lsu.dmrw_addr[5]
dmrw_addr[6] <= lsu:stage_lsu.dmrw_addr[6]
dmrw_addr[7] <= lsu:stage_lsu.dmrw_addr[7]
dmrw_addr[8] <= lsu:stage_lsu.dmrw_addr[8]
dmrw_addr[9] <= lsu:stage_lsu.dmrw_addr[9]
dmrw_addr[10] <= lsu:stage_lsu.dmrw_addr[10]
dmrw_addr[11] <= lsu:stage_lsu.dmrw_addr[11]
dmrw_addr[12] <= lsu:stage_lsu.dmrw_addr[12]
dmrw_addr[13] <= lsu:stage_lsu.dmrw_addr[13]
dmrw_addr[14] <= lsu:stage_lsu.dmrw_addr[14]
dmrw_addr[15] <= lsu:stage_lsu.dmrw_addr[15]
dmrw_addr[16] <= lsu:stage_lsu.dmrw_addr[16]
dmrw_addr[17] <= lsu:stage_lsu.dmrw_addr[17]
dmrw_addr[18] <= lsu:stage_lsu.dmrw_addr[18]
dmrw_addr[19] <= lsu:stage_lsu.dmrw_addr[19]
dmrw_addr[20] <= lsu:stage_lsu.dmrw_addr[20]
dmrw_addr[21] <= lsu:stage_lsu.dmrw_addr[21]
dmrw_addr[22] <= lsu:stage_lsu.dmrw_addr[22]
dmrw_addr[23] <= lsu:stage_lsu.dmrw_addr[23]
dmrw_addr[24] <= lsu:stage_lsu.dmrw_addr[24]
dmrw_addr[25] <= lsu:stage_lsu.dmrw_addr[25]
dmrw_addr[26] <= lsu:stage_lsu.dmrw_addr[26]
dmrw_addr[27] <= lsu:stage_lsu.dmrw_addr[27]
dmrw_addr[28] <= lsu:stage_lsu.dmrw_addr[28]
dmrw_addr[29] <= lsu:stage_lsu.dmrw_addr[29]
dmrw_addr[30] <= lsu:stage_lsu.dmrw_addr[30]
dmrw_addr[31] <= lsu:stage_lsu.dmrw_addr[31]
dm_byte_en[0] <= lsu:stage_lsu.dm_byte_en[0]
dm_byte_en[1] <= lsu:stage_lsu.dm_byte_en[1]
dm_byte_en[2] <= lsu:stage_lsu.dm_byte_en[2]
dm_byte_en[3] <= lsu:stage_lsu.dm_byte_en[3]
dmrd_en <= lsu:stage_lsu.dmrd_en
dmwr_en <= lsu:stage_lsu.dmwr_en
taken <= taken.DB_MAX_OUTPUT_PORT_TYPE
target[0] <= ex_block:stage_ex_block.res[0]
target[1] <= ex_block:stage_ex_block.res[1]
target[2] <= ex_block:stage_ex_block.res[2]
target[3] <= ex_block:stage_ex_block.res[3]
target[4] <= ex_block:stage_ex_block.res[4]
target[5] <= ex_block:stage_ex_block.res[5]
target[6] <= ex_block:stage_ex_block.res[6]
target[7] <= ex_block:stage_ex_block.res[7]
target[8] <= ex_block:stage_ex_block.res[8]
target[9] <= ex_block:stage_ex_block.res[9]
target[10] <= ex_block:stage_ex_block.res[10]
target[11] <= ex_block:stage_ex_block.res[11]
target[12] <= ex_block:stage_ex_block.res[12]
target[13] <= ex_block:stage_ex_block.res[13]
target[14] <= ex_block:stage_ex_block.res[14]
target[15] <= ex_block:stage_ex_block.res[15]
target[16] <= ex_block:stage_ex_block.res[16]
target[17] <= ex_block:stage_ex_block.res[17]
target[18] <= ex_block:stage_ex_block.res[18]
target[19] <= ex_block:stage_ex_block.res[19]
target[20] <= ex_block:stage_ex_block.res[20]
target[21] <= ex_block:stage_ex_block.res[21]
target[22] <= ex_block:stage_ex_block.res[22]
target[23] <= ex_block:stage_ex_block.res[23]
target[24] <= ex_block:stage_ex_block.res[24]
target[25] <= ex_block:stage_ex_block.res[25]
target[26] <= ex_block:stage_ex_block.res[26]
target[27] <= ex_block:stage_ex_block.res[27]
target[28] <= ex_block:stage_ex_block.res[28]
target[29] <= ex_block:stage_ex_block.res[29]
target[30] <= ex_block:stage_ex_block.res[30]
target[31] <= ex_block:stage_ex_block.res[31]


|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block
instr[0] => main_ctrl:id_main_ctrl.opcode[0]
instr[1] => main_ctrl:id_main_ctrl.opcode[1]
instr[2] => main_ctrl:id_main_ctrl.opcode[2]
instr[3] => main_ctrl:id_main_ctrl.opcode[3]
instr[4] => main_ctrl:id_main_ctrl.opcode[4]
instr[5] => main_ctrl:id_main_ctrl.opcode[5]
instr[6] => main_ctrl:id_main_ctrl.opcode[6]
instr[7] => imm_gen:id_imm_gen.payload[0]
instr[7] => regs_addr[0].DATAIN
instr[8] => imm_gen:id_imm_gen.payload[1]
instr[8] => regs_addr[1].DATAIN
instr[9] => imm_gen:id_imm_gen.payload[2]
instr[9] => regs_addr[2].DATAIN
instr[10] => imm_gen:id_imm_gen.payload[3]
instr[10] => regs_addr[3].DATAIN
instr[11] => imm_gen:id_imm_gen.payload[4]
instr[11] => regs_addr[4].DATAIN
instr[12] => imm_gen:id_imm_gen.payload[5]
instr[12] => ex_func.func3[0].DATAIN
instr[12] => csrs_mode[0].DATAIN
instr[12] => brde_mode[0].DATAIN
instr[12] => dmls_dtype[0].DATAIN
instr[13] => imm_gen:id_imm_gen.payload[6]
instr[13] => ex_func.func3[1].DATAIN
instr[13] => csrs_mode[1].DATAIN
instr[13] => brde_mode[1].DATAIN
instr[13] => dmls_dtype[1].DATAIN
instr[14] => imm_gen:id_imm_gen.payload[7]
instr[14] => ex_func.func3[2].DATAIN
instr[14] => csrs_mode[2].DATAIN
instr[14] => brde_mode[2].DATAIN
instr[14] => dmls_dtype[2].DATAIN
instr[15] => imm_gen:id_imm_gen.payload[8]
instr[15] => regs_addr[5].DATAIN
instr[16] => imm_gen:id_imm_gen.payload[9]
instr[16] => regs_addr[6].DATAIN
instr[17] => imm_gen:id_imm_gen.payload[10]
instr[17] => regs_addr[7].DATAIN
instr[18] => imm_gen:id_imm_gen.payload[11]
instr[18] => regs_addr[8].DATAIN
instr[19] => imm_gen:id_imm_gen.payload[12]
instr[19] => regs_addr[9].DATAIN
instr[20] => imm_gen:id_imm_gen.payload[13]
instr[20] => regs_addr[10].DATAIN
instr[20] => csrs_addr[0].DATAIN
instr[21] => imm_gen:id_imm_gen.payload[14]
instr[21] => regs_addr[11].DATAIN
instr[21] => csrs_addr[1].DATAIN
instr[22] => imm_gen:id_imm_gen.payload[15]
instr[22] => regs_addr[12].DATAIN
instr[22] => csrs_addr[2].DATAIN
instr[23] => imm_gen:id_imm_gen.payload[16]
instr[23] => regs_addr[13].DATAIN
instr[23] => csrs_addr[3].DATAIN
instr[24] => imm_gen:id_imm_gen.payload[17]
instr[24] => regs_addr[14].DATAIN
instr[24] => csrs_addr[4].DATAIN
instr[25] => imm_gen:id_imm_gen.payload[18]
instr[25] => csrs_addr[5].DATAIN
instr[25] => ex_func.func7[0].DATAIN
instr[26] => imm_gen:id_imm_gen.payload[19]
instr[26] => csrs_addr[6].DATAIN
instr[26] => ex_func.func7[1].DATAIN
instr[27] => imm_gen:id_imm_gen.payload[20]
instr[27] => csrs_addr[7].DATAIN
instr[27] => ex_func.func7[2].DATAIN
instr[28] => imm_gen:id_imm_gen.payload[21]
instr[28] => csrs_addr[8].DATAIN
instr[28] => ex_func.func7[3].DATAIN
instr[29] => imm_gen:id_imm_gen.payload[22]
instr[29] => csrs_addr[9].DATAIN
instr[29] => ex_func.func7[4].DATAIN
instr[30] => imm_gen:id_imm_gen.payload[23]
instr[30] => csrs_addr[10].DATAIN
instr[30] => ex_func.func7[5].DATAIN
instr[31] => imm_gen:id_imm_gen.payload[24]
instr[31] => csrs_addr[11].DATAIN
instr[31] => ex_func.func7[6].DATAIN
flush => main_ctrl:id_main_ctrl.flush
regs_addr[0] <= instr[7].DB_MAX_OUTPUT_PORT_TYPE
regs_addr[1] <= instr[8].DB_MAX_OUTPUT_PORT_TYPE
regs_addr[2] <= instr[9].DB_MAX_OUTPUT_PORT_TYPE
regs_addr[3] <= instr[10].DB_MAX_OUTPUT_PORT_TYPE
regs_addr[4] <= instr[11].DB_MAX_OUTPUT_PORT_TYPE
regs_addr[5] <= instr[15].DB_MAX_OUTPUT_PORT_TYPE
regs_addr[6] <= instr[16].DB_MAX_OUTPUT_PORT_TYPE
regs_addr[7] <= instr[17].DB_MAX_OUTPUT_PORT_TYPE
regs_addr[8] <= instr[18].DB_MAX_OUTPUT_PORT_TYPE
regs_addr[9] <= instr[19].DB_MAX_OUTPUT_PORT_TYPE
regs_addr[10] <= instr[20].DB_MAX_OUTPUT_PORT_TYPE
regs_addr[11] <= instr[21].DB_MAX_OUTPUT_PORT_TYPE
regs_addr[12] <= instr[22].DB_MAX_OUTPUT_PORT_TYPE
regs_addr[13] <= instr[23].DB_MAX_OUTPUT_PORT_TYPE
regs_addr[14] <= instr[24].DB_MAX_OUTPUT_PORT_TYPE
int_strg_ctrl[0] <= main_ctrl:id_main_ctrl.int_strg_ctrl[0]
int_strg_ctrl[1] <= main_ctrl:id_main_ctrl.int_strg_ctrl[1]
int_strg_ctrl[2] <= main_ctrl:id_main_ctrl.int_strg_ctrl[2]
csrs_addr[0] <= instr[20].DB_MAX_OUTPUT_PORT_TYPE
csrs_addr[1] <= instr[21].DB_MAX_OUTPUT_PORT_TYPE
csrs_addr[2] <= instr[22].DB_MAX_OUTPUT_PORT_TYPE
csrs_addr[3] <= instr[23].DB_MAX_OUTPUT_PORT_TYPE
csrs_addr[4] <= instr[24].DB_MAX_OUTPUT_PORT_TYPE
csrs_addr[5] <= instr[25].DB_MAX_OUTPUT_PORT_TYPE
csrs_addr[6] <= instr[26].DB_MAX_OUTPUT_PORT_TYPE
csrs_addr[7] <= instr[27].DB_MAX_OUTPUT_PORT_TYPE
csrs_addr[8] <= instr[28].DB_MAX_OUTPUT_PORT_TYPE
csrs_addr[9] <= instr[29].DB_MAX_OUTPUT_PORT_TYPE
csrs_addr[10] <= instr[30].DB_MAX_OUTPUT_PORT_TYPE
csrs_addr[11] <= instr[31].DB_MAX_OUTPUT_PORT_TYPE
csrs_mode[0] <= instr[12].DB_MAX_OUTPUT_PORT_TYPE
csrs_mode[1] <= instr[13].DB_MAX_OUTPUT_PORT_TYPE
csrs_mode[2] <= instr[14].DB_MAX_OUTPUT_PORT_TYPE
csrs_ctrl <= main_ctrl:id_main_ctrl.csrs_wr_en
ex_func.func3[0] <= instr[12].DB_MAX_OUTPUT_PORT_TYPE
ex_func.func3[1] <= instr[13].DB_MAX_OUTPUT_PORT_TYPE
ex_func.func3[2] <= instr[14].DB_MAX_OUTPUT_PORT_TYPE
ex_func.func7[0] <= instr[25].DB_MAX_OUTPUT_PORT_TYPE
ex_func.func7[1] <= instr[26].DB_MAX_OUTPUT_PORT_TYPE
ex_func.func7[2] <= instr[27].DB_MAX_OUTPUT_PORT_TYPE
ex_func.func7[3] <= instr[28].DB_MAX_OUTPUT_PORT_TYPE
ex_func.func7[4] <= instr[29].DB_MAX_OUTPUT_PORT_TYPE
ex_func.func7[5] <= instr[30].DB_MAX_OUTPUT_PORT_TYPE
ex_func.func7[6] <= instr[31].DB_MAX_OUTPUT_PORT_TYPE
ex_ctrl.op_en <= main_ctrl:id_main_ctrl.ex_ctrl.op_en
ex_ctrl.ftype <= main_ctrl:id_main_ctrl.ex_ctrl.ftype
ex_ctrl.opd1_pass <= main_ctrl:id_main_ctrl.ex_ctrl.opd1_pass
ex_ctrl.opd0_pass <= main_ctrl:id_main_ctrl.ex_ctrl.opd0_pass
ex_ctrl.opd1_src_sel <= main_ctrl:id_main_ctrl.ex_ctrl.opd1_src_sel
ex_ctrl.opd0_src_sel <= main_ctrl:id_main_ctrl.ex_ctrl.opd0_src_sel
dmls_dtype[0] <= instr[12].DB_MAX_OUTPUT_PORT_TYPE
dmls_dtype[1] <= instr[13].DB_MAX_OUTPUT_PORT_TYPE
dmls_dtype[2] <= instr[14].DB_MAX_OUTPUT_PORT_TYPE
dmls_ctrl.en <= main_ctrl:id_main_ctrl.dmls_ctrl.en
dmls_ctrl.mode <= main_ctrl:id_main_ctrl.dmls_ctrl.mode
brde_mode[0] <= instr[12].DB_MAX_OUTPUT_PORT_TYPE
brde_mode[1] <= instr[13].DB_MAX_OUTPUT_PORT_TYPE
brde_mode[2] <= instr[14].DB_MAX_OUTPUT_PORT_TYPE
brde_ctrl[0] <= main_ctrl:id_main_ctrl.if_jmp
brde_ctrl[1] <= main_ctrl:id_main_ctrl.brd_en
imm[0] <= imm_gen:id_imm_gen.imm[0]
imm[1] <= imm_gen:id_imm_gen.imm[1]
imm[2] <= imm_gen:id_imm_gen.imm[2]
imm[3] <= imm_gen:id_imm_gen.imm[3]
imm[4] <= imm_gen:id_imm_gen.imm[4]
imm[5] <= imm_gen:id_imm_gen.imm[5]
imm[6] <= imm_gen:id_imm_gen.imm[6]
imm[7] <= imm_gen:id_imm_gen.imm[7]
imm[8] <= imm_gen:id_imm_gen.imm[8]
imm[9] <= imm_gen:id_imm_gen.imm[9]
imm[10] <= imm_gen:id_imm_gen.imm[10]
imm[11] <= imm_gen:id_imm_gen.imm[11]
imm[12] <= imm_gen:id_imm_gen.imm[12]
imm[13] <= imm_gen:id_imm_gen.imm[13]
imm[14] <= imm_gen:id_imm_gen.imm[14]
imm[15] <= imm_gen:id_imm_gen.imm[15]
imm[16] <= imm_gen:id_imm_gen.imm[16]
imm[17] <= imm_gen:id_imm_gen.imm[17]
imm[18] <= imm_gen:id_imm_gen.imm[18]
imm[19] <= imm_gen:id_imm_gen.imm[19]
imm[20] <= imm_gen:id_imm_gen.imm[20]
imm[21] <= imm_gen:id_imm_gen.imm[21]
imm[22] <= imm_gen:id_imm_gen.imm[22]
imm[23] <= imm_gen:id_imm_gen.imm[23]
imm[24] <= imm_gen:id_imm_gen.imm[24]
imm[25] <= imm_gen:id_imm_gen.imm[25]
imm[26] <= imm_gen:id_imm_gen.imm[26]
imm[27] <= imm_gen:id_imm_gen.imm[27]
imm[28] <= imm_gen:id_imm_gen.imm[28]
imm[29] <= imm_gen:id_imm_gen.imm[29]
imm[30] <= imm_gen:id_imm_gen.imm[30]
imm[31] <= imm_gen:id_imm_gen.imm[31]


|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|imm_gen:id_imm_gen
payload[0] => Mux20.IN7
payload[0] => Mux31.IN7
payload[1] => Mux30.IN6
payload[1] => Mux30.IN7
payload[2] => Mux29.IN6
payload[2] => Mux29.IN7
payload[3] => Mux28.IN6
payload[3] => Mux28.IN7
payload[4] => Mux27.IN6
payload[4] => Mux27.IN7
payload[5] => Mux19.IN6
payload[5] => Mux19.IN7
payload[6] => Mux18.IN6
payload[6] => Mux18.IN7
payload[7] => Mux17.IN6
payload[7] => Mux17.IN7
payload[8] => Mux16.IN6
payload[8] => Mux16.IN7
payload[9] => Mux15.IN6
payload[9] => Mux15.IN7
payload[10] => Mux14.IN6
payload[10] => Mux14.IN7
payload[11] => Mux13.IN6
payload[11] => Mux13.IN7
payload[12] => Mux12.IN6
payload[12] => Mux12.IN7
payload[13] => Mux11.IN7
payload[13] => Mux20.IN6
payload[13] => Mux31.IN6
payload[14] => Mux10.IN7
payload[14] => Mux30.IN4
payload[14] => Mux30.IN5
payload[15] => Mux9.IN7
payload[15] => Mux29.IN4
payload[15] => Mux29.IN5
payload[15] => Mux31.IN5
payload[16] => Mux8.IN7
payload[16] => Mux28.IN4
payload[16] => Mux28.IN5
payload[16] => Mux30.IN3
payload[17] => Mux7.IN7
payload[17] => Mux27.IN4
payload[17] => Mux27.IN5
payload[17] => Mux29.IN3
payload[18] => Mux6.IN7
payload[18] => Mux26.IN4
payload[18] => Mux26.IN5
payload[18] => Mux26.IN6
payload[18] => Mux26.IN7
payload[18] => Mux28.IN3
payload[19] => Mux5.IN7
payload[19] => Mux25.IN4
payload[19] => Mux25.IN5
payload[19] => Mux25.IN6
payload[19] => Mux25.IN7
payload[19] => Mux27.IN3
payload[20] => Mux4.IN7
payload[20] => Mux24.IN4
payload[20] => Mux24.IN5
payload[20] => Mux24.IN6
payload[20] => Mux24.IN7
payload[21] => Mux3.IN7
payload[21] => Mux23.IN4
payload[21] => Mux23.IN5
payload[21] => Mux23.IN6
payload[21] => Mux23.IN7
payload[22] => Mux2.IN7
payload[22] => Mux22.IN4
payload[22] => Mux22.IN5
payload[22] => Mux22.IN6
payload[22] => Mux22.IN7
payload[23] => Mux1.IN7
payload[23] => Mux21.IN4
payload[23] => Mux21.IN5
payload[23] => Mux21.IN6
payload[23] => Mux21.IN7
payload[24] => Mux0.IN1
payload[24] => Mux0.IN2
payload[24] => Mux0.IN3
payload[24] => Mux1.IN3
payload[24] => Mux1.IN4
payload[24] => Mux1.IN5
payload[24] => Mux1.IN6
payload[24] => Mux2.IN3
payload[24] => Mux2.IN4
payload[24] => Mux2.IN5
payload[24] => Mux2.IN6
payload[24] => Mux3.IN3
payload[24] => Mux3.IN4
payload[24] => Mux3.IN5
payload[24] => Mux3.IN6
payload[24] => Mux4.IN3
payload[24] => Mux4.IN4
payload[24] => Mux4.IN5
payload[24] => Mux4.IN6
payload[24] => Mux5.IN3
payload[24] => Mux5.IN4
payload[24] => Mux5.IN5
payload[24] => Mux5.IN6
payload[24] => Mux6.IN3
payload[24] => Mux6.IN4
payload[24] => Mux6.IN5
payload[24] => Mux6.IN6
payload[24] => Mux7.IN3
payload[24] => Mux7.IN4
payload[24] => Mux7.IN5
payload[24] => Mux7.IN6
payload[24] => Mux8.IN3
payload[24] => Mux8.IN4
payload[24] => Mux8.IN5
payload[24] => Mux8.IN6
payload[24] => Mux9.IN3
payload[24] => Mux9.IN4
payload[24] => Mux9.IN5
payload[24] => Mux9.IN6
payload[24] => Mux10.IN3
payload[24] => Mux10.IN4
payload[24] => Mux10.IN5
payload[24] => Mux10.IN6
payload[24] => Mux11.IN3
payload[24] => Mux11.IN4
payload[24] => Mux11.IN5
payload[24] => Mux11.IN6
payload[24] => Mux12.IN3
payload[24] => Mux12.IN4
payload[24] => Mux12.IN5
payload[24] => Mux13.IN3
payload[24] => Mux13.IN4
payload[24] => Mux13.IN5
payload[24] => Mux14.IN3
payload[24] => Mux14.IN4
payload[24] => Mux14.IN5
payload[24] => Mux15.IN3
payload[24] => Mux15.IN4
payload[24] => Mux15.IN5
payload[24] => Mux16.IN3
payload[24] => Mux16.IN4
payload[24] => Mux16.IN5
payload[24] => Mux17.IN3
payload[24] => Mux17.IN4
payload[24] => Mux17.IN5
payload[24] => Mux18.IN3
payload[24] => Mux18.IN4
payload[24] => Mux18.IN5
payload[24] => Mux19.IN3
payload[24] => Mux19.IN4
payload[24] => Mux19.IN5
payload[24] => Mux20.IN4
payload[24] => Mux20.IN5
itype[0] => Mux0.IN5
itype[0] => Mux1.IN10
itype[0] => Mux2.IN10
itype[0] => Mux3.IN10
itype[0] => Mux4.IN10
itype[0] => Mux5.IN10
itype[0] => Mux6.IN10
itype[0] => Mux7.IN10
itype[0] => Mux8.IN10
itype[0] => Mux9.IN10
itype[0] => Mux10.IN10
itype[0] => Mux11.IN10
itype[0] => Mux12.IN10
itype[0] => Mux13.IN10
itype[0] => Mux14.IN10
itype[0] => Mux15.IN10
itype[0] => Mux16.IN10
itype[0] => Mux17.IN10
itype[0] => Mux18.IN10
itype[0] => Mux19.IN10
itype[0] => Mux20.IN10
itype[0] => Mux21.IN10
itype[0] => Mux22.IN10
itype[0] => Mux23.IN10
itype[0] => Mux24.IN10
itype[0] => Mux25.IN10
itype[0] => Mux26.IN10
itype[0] => Mux27.IN10
itype[0] => Mux28.IN10
itype[0] => Mux29.IN10
itype[0] => Mux30.IN10
itype[0] => Mux31.IN10
itype[1] => Mux1.IN9
itype[1] => Mux2.IN9
itype[1] => Mux3.IN9
itype[1] => Mux4.IN9
itype[1] => Mux5.IN9
itype[1] => Mux6.IN9
itype[1] => Mux7.IN9
itype[1] => Mux8.IN9
itype[1] => Mux9.IN9
itype[1] => Mux10.IN9
itype[1] => Mux11.IN9
itype[1] => Mux12.IN9
itype[1] => Mux13.IN9
itype[1] => Mux14.IN9
itype[1] => Mux15.IN9
itype[1] => Mux16.IN9
itype[1] => Mux17.IN9
itype[1] => Mux18.IN9
itype[1] => Mux19.IN9
itype[1] => Mux20.IN9
itype[1] => Mux21.IN9
itype[1] => Mux22.IN9
itype[1] => Mux23.IN9
itype[1] => Mux24.IN9
itype[1] => Mux25.IN9
itype[1] => Mux26.IN9
itype[1] => Mux27.IN9
itype[1] => Mux28.IN9
itype[1] => Mux29.IN9
itype[1] => Mux30.IN9
itype[1] => Mux31.IN9
itype[2] => Mux0.IN4
itype[2] => Mux1.IN8
itype[2] => Mux2.IN8
itype[2] => Mux3.IN8
itype[2] => Mux4.IN8
itype[2] => Mux5.IN8
itype[2] => Mux6.IN8
itype[2] => Mux7.IN8
itype[2] => Mux8.IN8
itype[2] => Mux9.IN8
itype[2] => Mux10.IN8
itype[2] => Mux11.IN8
itype[2] => Mux12.IN8
itype[2] => Mux13.IN8
itype[2] => Mux14.IN8
itype[2] => Mux15.IN8
itype[2] => Mux16.IN8
itype[2] => Mux17.IN8
itype[2] => Mux18.IN8
itype[2] => Mux19.IN8
itype[2] => Mux20.IN8
itype[2] => Mux21.IN8
itype[2] => Mux22.IN8
itype[2] => Mux23.IN8
itype[2] => Mux24.IN8
itype[2] => Mux25.IN8
itype[2] => Mux26.IN8
itype[2] => Mux27.IN8
itype[2] => Mux28.IN8
itype[2] => Mux29.IN8
itype[2] => Mux30.IN8
itype[2] => Mux31.IN8
imm[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
imm[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
imm[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
imm[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
imm[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
imm[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
imm[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
imm[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
imm[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
imm[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
imm[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
imm[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
imm[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
imm[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
imm[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
imm[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
imm[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
imm[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
imm[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
imm[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
imm[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
imm[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
imm[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
imm[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
imm[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
imm[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
imm[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
imm[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
imm[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
imm[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
imm[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
imm[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|main_ctrl:id_main_ctrl
opcode[0] => Mux0.IN134
opcode[0] => Mux1.IN134
opcode[0] => Mux2.IN134
opcode[0] => Mux6.IN134
opcode[0] => Mux7.IN134
opcode[0] => Mux8.IN134
opcode[0] => Mux9.IN134
opcode[0] => Mux10.IN134
opcode[0] => Mux11.IN69
opcode[0] => Mux12.IN69
opcode[0] => Mux13.IN69
opcode[0] => Equal0.IN6
opcode[0] => Equal1.IN6
opcode[1] => Mux0.IN133
opcode[1] => Mux1.IN133
opcode[1] => Mux2.IN133
opcode[1] => Mux6.IN133
opcode[1] => Mux7.IN133
opcode[1] => Mux8.IN133
opcode[1] => Mux9.IN133
opcode[1] => Mux10.IN133
opcode[1] => Mux11.IN68
opcode[1] => Mux12.IN68
opcode[1] => Mux13.IN68
opcode[1] => Equal0.IN5
opcode[1] => Equal1.IN5
opcode[2] => Mux0.IN132
opcode[2] => Mux1.IN132
opcode[2] => Mux2.IN132
opcode[2] => Mux4.IN10
opcode[2] => Mux5.IN19
opcode[2] => Mux6.IN132
opcode[2] => Mux7.IN132
opcode[2] => Mux8.IN132
opcode[2] => Mux9.IN132
opcode[2] => Mux10.IN132
opcode[2] => Mux11.IN67
opcode[2] => Mux12.IN67
opcode[2] => Mux13.IN67
opcode[2] => Equal0.IN2
opcode[2] => Equal1.IN1
opcode[3] => Mux0.IN131
opcode[3] => Mux1.IN131
opcode[3] => Mux2.IN131
opcode[3] => Mux3.IN10
opcode[3] => Mux6.IN131
opcode[3] => Mux7.IN131
opcode[3] => Mux8.IN131
opcode[3] => Mux9.IN131
opcode[3] => Mux10.IN131
opcode[3] => Mux11.IN66
opcode[3] => Mux12.IN66
opcode[3] => Equal0.IN1
opcode[3] => Equal1.IN0
opcode[4] => Mux0.IN130
opcode[4] => Mux1.IN130
opcode[4] => Mux2.IN130
opcode[4] => Mux3.IN9
opcode[4] => Mux4.IN9
opcode[4] => Mux5.IN18
opcode[4] => Mux6.IN130
opcode[4] => Mux7.IN130
opcode[4] => Mux8.IN130
opcode[4] => Mux9.IN130
opcode[4] => Mux10.IN130
opcode[4] => Mux11.IN65
opcode[4] => Mux12.IN65
opcode[4] => Mux13.IN66
opcode[4] => Equal0.IN0
opcode[4] => Equal1.IN4
opcode[5] => Mux0.IN129
opcode[5] => Mux1.IN129
opcode[5] => Mux2.IN129
opcode[5] => Mux5.IN17
opcode[5] => Mux6.IN129
opcode[5] => Mux7.IN129
opcode[5] => Mux8.IN129
opcode[5] => Mux9.IN129
opcode[5] => Mux10.IN129
opcode[5] => Mux13.IN65
opcode[5] => dmls_ctrl.mode.DATAIN
opcode[5] => Equal0.IN4
opcode[5] => Equal1.IN3
opcode[6] => Mux0.IN128
opcode[6] => Mux1.IN128
opcode[6] => Mux2.IN128
opcode[6] => Mux3.IN8
opcode[6] => Mux4.IN8
opcode[6] => Mux5.IN16
opcode[6] => Mux6.IN128
opcode[6] => Mux7.IN128
opcode[6] => Mux8.IN128
opcode[6] => Mux9.IN128
opcode[6] => Mux10.IN128
opcode[6] => Mux11.IN64
opcode[6] => Mux12.IN64
opcode[6] => Mux13.IN64
opcode[6] => Equal0.IN3
opcode[6] => Equal1.IN2
flush => int_strg_ctrl.OUTPUTSELECT
flush => int_strg_ctrl.OUTPUTSELECT
flush => int_strg_ctrl.OUTPUTSELECT
flush => ex_ctrl.OUTPUTSELECT
flush => ex_ctrl.OUTPUTSELECT
flush => ex_ctrl.OUTPUTSELECT
flush => ex_ctrl.OUTPUTSELECT
flush => ex_ctrl.OUTPUTSELECT
flush => ex_ctrl.OUTPUTSELECT
flush => dmls_ctrl.OUTPUTSELECT
flush => brd_en.OUTPUTSELECT
flush => if_jmp.OUTPUTSELECT
int_strg_ctrl[0] <= int_strg_ctrl.DB_MAX_OUTPUT_PORT_TYPE
int_strg_ctrl[1] <= int_strg_ctrl.DB_MAX_OUTPUT_PORT_TYPE
int_strg_ctrl[2] <= int_strg_ctrl.DB_MAX_OUTPUT_PORT_TYPE
ig_itype[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ig_itype[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ig_itype[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ex_ctrl.op_en <= ex_ctrl.DB_MAX_OUTPUT_PORT_TYPE
ex_ctrl.ftype <= ex_ctrl.DB_MAX_OUTPUT_PORT_TYPE
ex_ctrl.opd1_pass <= ex_ctrl.DB_MAX_OUTPUT_PORT_TYPE
ex_ctrl.opd0_pass <= ex_ctrl.DB_MAX_OUTPUT_PORT_TYPE
ex_ctrl.opd1_src_sel <= ex_ctrl.DB_MAX_OUTPUT_PORT_TYPE
ex_ctrl.opd0_src_sel <= ex_ctrl.DB_MAX_OUTPUT_PORT_TYPE
dmls_ctrl.en <= dmls_ctrl.DB_MAX_OUTPUT_PORT_TYPE
dmls_ctrl.mode <= opcode[5].DB_MAX_OUTPUT_PORT_TYPE
brd_en <= brd_en.DB_MAX_OUTPUT_PORT_TYPE
csrs_wr_en <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
if_jmp <= if_jmp.DB_MAX_OUTPUT_PORT_TYPE


|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg
clk => reg_file:int_strg_rf.clk
wr_src0[0] => Mux31.IN0
wr_src0[1] => Mux30.IN0
wr_src0[2] => Mux29.IN0
wr_src0[3] => Mux28.IN0
wr_src0[4] => Mux27.IN0
wr_src0[5] => Mux26.IN0
wr_src0[6] => Mux25.IN0
wr_src0[7] => Mux24.IN0
wr_src0[8] => Mux23.IN0
wr_src0[9] => Mux22.IN0
wr_src0[10] => Mux21.IN0
wr_src0[11] => Mux20.IN0
wr_src0[12] => Mux19.IN0
wr_src0[13] => Mux18.IN0
wr_src0[14] => Mux17.IN0
wr_src0[15] => Mux16.IN0
wr_src0[16] => Mux15.IN0
wr_src0[17] => Mux14.IN0
wr_src0[18] => Mux13.IN0
wr_src0[19] => Mux12.IN0
wr_src0[20] => Mux11.IN0
wr_src0[21] => Mux10.IN0
wr_src0[22] => Mux9.IN0
wr_src0[23] => Mux8.IN0
wr_src0[24] => Mux7.IN0
wr_src0[25] => Mux6.IN0
wr_src0[26] => Mux5.IN0
wr_src0[27] => Mux4.IN0
wr_src0[28] => Mux3.IN0
wr_src0[29] => Mux2.IN0
wr_src0[30] => Mux1.IN0
wr_src0[31] => Mux0.IN0
wr_src1[0] => Mux31.IN1
wr_src1[1] => Mux30.IN1
wr_src1[2] => Mux29.IN1
wr_src1[3] => Mux28.IN1
wr_src1[4] => Mux27.IN1
wr_src1[5] => Mux26.IN1
wr_src1[6] => Mux25.IN1
wr_src1[7] => Mux24.IN1
wr_src1[8] => Mux23.IN1
wr_src1[9] => Mux22.IN1
wr_src1[10] => Mux21.IN1
wr_src1[11] => Mux20.IN1
wr_src1[12] => Mux19.IN1
wr_src1[13] => Mux18.IN1
wr_src1[14] => Mux17.IN1
wr_src1[15] => Mux16.IN1
wr_src1[16] => Mux15.IN1
wr_src1[17] => Mux14.IN1
wr_src1[18] => Mux13.IN1
wr_src1[19] => Mux12.IN1
wr_src1[20] => Mux11.IN1
wr_src1[21] => Mux10.IN1
wr_src1[22] => Mux9.IN1
wr_src1[23] => Mux8.IN1
wr_src1[24] => Mux7.IN1
wr_src1[25] => Mux6.IN1
wr_src1[26] => Mux5.IN1
wr_src1[27] => Mux4.IN1
wr_src1[28] => Mux3.IN1
wr_src1[29] => Mux2.IN1
wr_src1[30] => Mux1.IN1
wr_src1[31] => Mux0.IN1
wr_src2[0] => Mux31.IN2
wr_src2[1] => Mux30.IN2
wr_src2[2] => Mux29.IN2
wr_src2[3] => Mux28.IN2
wr_src2[4] => Mux27.IN2
wr_src2[5] => Mux26.IN2
wr_src2[6] => Mux25.IN2
wr_src2[7] => Mux24.IN2
wr_src2[8] => Mux23.IN2
wr_src2[9] => Mux22.IN2
wr_src2[10] => Mux21.IN2
wr_src2[11] => Mux20.IN2
wr_src2[12] => Mux19.IN2
wr_src2[13] => Mux18.IN2
wr_src2[14] => Mux17.IN2
wr_src2[15] => Mux16.IN2
wr_src2[16] => Mux15.IN2
wr_src2[17] => Mux14.IN2
wr_src2[18] => Mux13.IN2
wr_src2[19] => Mux12.IN2
wr_src2[20] => Mux11.IN2
wr_src2[21] => Mux10.IN2
wr_src2[22] => Mux9.IN2
wr_src2[23] => Mux8.IN2
wr_src2[24] => Mux7.IN2
wr_src2[25] => Mux6.IN2
wr_src2[26] => Mux5.IN2
wr_src2[27] => Mux4.IN2
wr_src2[28] => Mux3.IN2
wr_src2[29] => Mux2.IN2
wr_src2[30] => Mux1.IN2
wr_src2[31] => Mux0.IN2
wr_src3[0] => Mux31.IN3
wr_src3[1] => Mux30.IN3
wr_src3[2] => Mux29.IN3
wr_src3[3] => Mux28.IN3
wr_src3[4] => Mux27.IN3
wr_src3[5] => Mux26.IN3
wr_src3[6] => Mux25.IN3
wr_src3[7] => Mux24.IN3
wr_src3[8] => Mux23.IN3
wr_src3[9] => Mux22.IN3
wr_src3[10] => Mux21.IN3
wr_src3[11] => Mux20.IN3
wr_src3[12] => Mux19.IN3
wr_src3[13] => Mux18.IN3
wr_src3[14] => Mux17.IN3
wr_src3[15] => Mux16.IN3
wr_src3[16] => Mux15.IN3
wr_src3[17] => Mux14.IN3
wr_src3[18] => Mux13.IN3
wr_src3[19] => Mux12.IN3
wr_src3[20] => Mux11.IN3
wr_src3[21] => Mux10.IN3
wr_src3[22] => Mux9.IN3
wr_src3[23] => Mux8.IN3
wr_src3[24] => Mux7.IN3
wr_src3[25] => Mux6.IN3
wr_src3[26] => Mux5.IN3
wr_src3[27] => Mux4.IN3
wr_src3[28] => Mux3.IN3
wr_src3[29] => Mux2.IN3
wr_src3[30] => Mux1.IN3
wr_src3[31] => Mux0.IN3
regs_addr[0] => reg_file:int_strg_rf.wr_reg_addr[0]
regs_addr[1] => reg_file:int_strg_rf.wr_reg_addr[1]
regs_addr[2] => reg_file:int_strg_rf.wr_reg_addr[2]
regs_addr[3] => reg_file:int_strg_rf.wr_reg_addr[3]
regs_addr[4] => reg_file:int_strg_rf.wr_reg_addr[4]
regs_addr[5] => reg_file:int_strg_rf.rd_reg_addr0[0]
regs_addr[6] => reg_file:int_strg_rf.rd_reg_addr0[1]
regs_addr[7] => reg_file:int_strg_rf.rd_reg_addr0[2]
regs_addr[8] => reg_file:int_strg_rf.rd_reg_addr0[3]
regs_addr[9] => reg_file:int_strg_rf.rd_reg_addr0[4]
regs_addr[10] => reg_file:int_strg_rf.rd_reg_addr1[0]
regs_addr[11] => reg_file:int_strg_rf.rd_reg_addr1[1]
regs_addr[12] => reg_file:int_strg_rf.rd_reg_addr1[2]
regs_addr[13] => reg_file:int_strg_rf.rd_reg_addr1[3]
regs_addr[14] => reg_file:int_strg_rf.rd_reg_addr1[4]
int_strg_ctrl[0] => reg_file:int_strg_rf.wr_reg_en
int_strg_ctrl[1] => Mux0.IN5
int_strg_ctrl[1] => Mux1.IN5
int_strg_ctrl[1] => Mux2.IN5
int_strg_ctrl[1] => Mux3.IN5
int_strg_ctrl[1] => Mux4.IN5
int_strg_ctrl[1] => Mux5.IN5
int_strg_ctrl[1] => Mux6.IN5
int_strg_ctrl[1] => Mux7.IN5
int_strg_ctrl[1] => Mux8.IN5
int_strg_ctrl[1] => Mux9.IN5
int_strg_ctrl[1] => Mux10.IN5
int_strg_ctrl[1] => Mux11.IN5
int_strg_ctrl[1] => Mux12.IN5
int_strg_ctrl[1] => Mux13.IN5
int_strg_ctrl[1] => Mux14.IN5
int_strg_ctrl[1] => Mux15.IN5
int_strg_ctrl[1] => Mux16.IN5
int_strg_ctrl[1] => Mux17.IN5
int_strg_ctrl[1] => Mux18.IN5
int_strg_ctrl[1] => Mux19.IN5
int_strg_ctrl[1] => Mux20.IN5
int_strg_ctrl[1] => Mux21.IN5
int_strg_ctrl[1] => Mux22.IN5
int_strg_ctrl[1] => Mux23.IN5
int_strg_ctrl[1] => Mux24.IN5
int_strg_ctrl[1] => Mux25.IN5
int_strg_ctrl[1] => Mux26.IN5
int_strg_ctrl[1] => Mux27.IN5
int_strg_ctrl[1] => Mux28.IN5
int_strg_ctrl[1] => Mux29.IN5
int_strg_ctrl[1] => Mux30.IN5
int_strg_ctrl[1] => Mux31.IN5
int_strg_ctrl[2] => Mux0.IN4
int_strg_ctrl[2] => Mux1.IN4
int_strg_ctrl[2] => Mux2.IN4
int_strg_ctrl[2] => Mux3.IN4
int_strg_ctrl[2] => Mux4.IN4
int_strg_ctrl[2] => Mux5.IN4
int_strg_ctrl[2] => Mux6.IN4
int_strg_ctrl[2] => Mux7.IN4
int_strg_ctrl[2] => Mux8.IN4
int_strg_ctrl[2] => Mux9.IN4
int_strg_ctrl[2] => Mux10.IN4
int_strg_ctrl[2] => Mux11.IN4
int_strg_ctrl[2] => Mux12.IN4
int_strg_ctrl[2] => Mux13.IN4
int_strg_ctrl[2] => Mux14.IN4
int_strg_ctrl[2] => Mux15.IN4
int_strg_ctrl[2] => Mux16.IN4
int_strg_ctrl[2] => Mux17.IN4
int_strg_ctrl[2] => Mux18.IN4
int_strg_ctrl[2] => Mux19.IN4
int_strg_ctrl[2] => Mux20.IN4
int_strg_ctrl[2] => Mux21.IN4
int_strg_ctrl[2] => Mux22.IN4
int_strg_ctrl[2] => Mux23.IN4
int_strg_ctrl[2] => Mux24.IN4
int_strg_ctrl[2] => Mux25.IN4
int_strg_ctrl[2] => Mux26.IN4
int_strg_ctrl[2] => Mux27.IN4
int_strg_ctrl[2] => Mux28.IN4
int_strg_ctrl[2] => Mux29.IN4
int_strg_ctrl[2] => Mux30.IN4
int_strg_ctrl[2] => Mux31.IN4
rd_data0[0] <= reg_file:int_strg_rf.rd_reg_data0[0]
rd_data0[1] <= reg_file:int_strg_rf.rd_reg_data0[1]
rd_data0[2] <= reg_file:int_strg_rf.rd_reg_data0[2]
rd_data0[3] <= reg_file:int_strg_rf.rd_reg_data0[3]
rd_data0[4] <= reg_file:int_strg_rf.rd_reg_data0[4]
rd_data0[5] <= reg_file:int_strg_rf.rd_reg_data0[5]
rd_data0[6] <= reg_file:int_strg_rf.rd_reg_data0[6]
rd_data0[7] <= reg_file:int_strg_rf.rd_reg_data0[7]
rd_data0[8] <= reg_file:int_strg_rf.rd_reg_data0[8]
rd_data0[9] <= reg_file:int_strg_rf.rd_reg_data0[9]
rd_data0[10] <= reg_file:int_strg_rf.rd_reg_data0[10]
rd_data0[11] <= reg_file:int_strg_rf.rd_reg_data0[11]
rd_data0[12] <= reg_file:int_strg_rf.rd_reg_data0[12]
rd_data0[13] <= reg_file:int_strg_rf.rd_reg_data0[13]
rd_data0[14] <= reg_file:int_strg_rf.rd_reg_data0[14]
rd_data0[15] <= reg_file:int_strg_rf.rd_reg_data0[15]
rd_data0[16] <= reg_file:int_strg_rf.rd_reg_data0[16]
rd_data0[17] <= reg_file:int_strg_rf.rd_reg_data0[17]
rd_data0[18] <= reg_file:int_strg_rf.rd_reg_data0[18]
rd_data0[19] <= reg_file:int_strg_rf.rd_reg_data0[19]
rd_data0[20] <= reg_file:int_strg_rf.rd_reg_data0[20]
rd_data0[21] <= reg_file:int_strg_rf.rd_reg_data0[21]
rd_data0[22] <= reg_file:int_strg_rf.rd_reg_data0[22]
rd_data0[23] <= reg_file:int_strg_rf.rd_reg_data0[23]
rd_data0[24] <= reg_file:int_strg_rf.rd_reg_data0[24]
rd_data0[25] <= reg_file:int_strg_rf.rd_reg_data0[25]
rd_data0[26] <= reg_file:int_strg_rf.rd_reg_data0[26]
rd_data0[27] <= reg_file:int_strg_rf.rd_reg_data0[27]
rd_data0[28] <= reg_file:int_strg_rf.rd_reg_data0[28]
rd_data0[29] <= reg_file:int_strg_rf.rd_reg_data0[29]
rd_data0[30] <= reg_file:int_strg_rf.rd_reg_data0[30]
rd_data0[31] <= reg_file:int_strg_rf.rd_reg_data0[31]
rd_data1[0] <= reg_file:int_strg_rf.rd_reg_data1[0]
rd_data1[1] <= reg_file:int_strg_rf.rd_reg_data1[1]
rd_data1[2] <= reg_file:int_strg_rf.rd_reg_data1[2]
rd_data1[3] <= reg_file:int_strg_rf.rd_reg_data1[3]
rd_data1[4] <= reg_file:int_strg_rf.rd_reg_data1[4]
rd_data1[5] <= reg_file:int_strg_rf.rd_reg_data1[5]
rd_data1[6] <= reg_file:int_strg_rf.rd_reg_data1[6]
rd_data1[7] <= reg_file:int_strg_rf.rd_reg_data1[7]
rd_data1[8] <= reg_file:int_strg_rf.rd_reg_data1[8]
rd_data1[9] <= reg_file:int_strg_rf.rd_reg_data1[9]
rd_data1[10] <= reg_file:int_strg_rf.rd_reg_data1[10]
rd_data1[11] <= reg_file:int_strg_rf.rd_reg_data1[11]
rd_data1[12] <= reg_file:int_strg_rf.rd_reg_data1[12]
rd_data1[13] <= reg_file:int_strg_rf.rd_reg_data1[13]
rd_data1[14] <= reg_file:int_strg_rf.rd_reg_data1[14]
rd_data1[15] <= reg_file:int_strg_rf.rd_reg_data1[15]
rd_data1[16] <= reg_file:int_strg_rf.rd_reg_data1[16]
rd_data1[17] <= reg_file:int_strg_rf.rd_reg_data1[17]
rd_data1[18] <= reg_file:int_strg_rf.rd_reg_data1[18]
rd_data1[19] <= reg_file:int_strg_rf.rd_reg_data1[19]
rd_data1[20] <= reg_file:int_strg_rf.rd_reg_data1[20]
rd_data1[21] <= reg_file:int_strg_rf.rd_reg_data1[21]
rd_data1[22] <= reg_file:int_strg_rf.rd_reg_data1[22]
rd_data1[23] <= reg_file:int_strg_rf.rd_reg_data1[23]
rd_data1[24] <= reg_file:int_strg_rf.rd_reg_data1[24]
rd_data1[25] <= reg_file:int_strg_rf.rd_reg_data1[25]
rd_data1[26] <= reg_file:int_strg_rf.rd_reg_data1[26]
rd_data1[27] <= reg_file:int_strg_rf.rd_reg_data1[27]
rd_data1[28] <= reg_file:int_strg_rf.rd_reg_data1[28]
rd_data1[29] <= reg_file:int_strg_rf.rd_reg_data1[29]
rd_data1[30] <= reg_file:int_strg_rf.rd_reg_data1[30]
rd_data1[31] <= reg_file:int_strg_rf.rd_reg_data1[31]


|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf
clk => regs[31][0].CLK
clk => regs[31][1].CLK
clk => regs[31][2].CLK
clk => regs[31][3].CLK
clk => regs[31][4].CLK
clk => regs[31][5].CLK
clk => regs[31][6].CLK
clk => regs[31][7].CLK
clk => regs[31][8].CLK
clk => regs[31][9].CLK
clk => regs[31][10].CLK
clk => regs[31][11].CLK
clk => regs[31][12].CLK
clk => regs[31][13].CLK
clk => regs[31][14].CLK
clk => regs[31][15].CLK
clk => regs[31][16].CLK
clk => regs[31][17].CLK
clk => regs[31][18].CLK
clk => regs[31][19].CLK
clk => regs[31][20].CLK
clk => regs[31][21].CLK
clk => regs[31][22].CLK
clk => regs[31][23].CLK
clk => regs[31][24].CLK
clk => regs[31][25].CLK
clk => regs[31][26].CLK
clk => regs[31][27].CLK
clk => regs[31][28].CLK
clk => regs[31][29].CLK
clk => regs[31][30].CLK
clk => regs[31][31].CLK
clk => regs[30][0].CLK
clk => regs[30][1].CLK
clk => regs[30][2].CLK
clk => regs[30][3].CLK
clk => regs[30][4].CLK
clk => regs[30][5].CLK
clk => regs[30][6].CLK
clk => regs[30][7].CLK
clk => regs[30][8].CLK
clk => regs[30][9].CLK
clk => regs[30][10].CLK
clk => regs[30][11].CLK
clk => regs[30][12].CLK
clk => regs[30][13].CLK
clk => regs[30][14].CLK
clk => regs[30][15].CLK
clk => regs[30][16].CLK
clk => regs[30][17].CLK
clk => regs[30][18].CLK
clk => regs[30][19].CLK
clk => regs[30][20].CLK
clk => regs[30][21].CLK
clk => regs[30][22].CLK
clk => regs[30][23].CLK
clk => regs[30][24].CLK
clk => regs[30][25].CLK
clk => regs[30][26].CLK
clk => regs[30][27].CLK
clk => regs[30][28].CLK
clk => regs[30][29].CLK
clk => regs[30][30].CLK
clk => regs[30][31].CLK
clk => regs[29][0].CLK
clk => regs[29][1].CLK
clk => regs[29][2].CLK
clk => regs[29][3].CLK
clk => regs[29][4].CLK
clk => regs[29][5].CLK
clk => regs[29][6].CLK
clk => regs[29][7].CLK
clk => regs[29][8].CLK
clk => regs[29][9].CLK
clk => regs[29][10].CLK
clk => regs[29][11].CLK
clk => regs[29][12].CLK
clk => regs[29][13].CLK
clk => regs[29][14].CLK
clk => regs[29][15].CLK
clk => regs[29][16].CLK
clk => regs[29][17].CLK
clk => regs[29][18].CLK
clk => regs[29][19].CLK
clk => regs[29][20].CLK
clk => regs[29][21].CLK
clk => regs[29][22].CLK
clk => regs[29][23].CLK
clk => regs[29][24].CLK
clk => regs[29][25].CLK
clk => regs[29][26].CLK
clk => regs[29][27].CLK
clk => regs[29][28].CLK
clk => regs[29][29].CLK
clk => regs[29][30].CLK
clk => regs[29][31].CLK
clk => regs[28][0].CLK
clk => regs[28][1].CLK
clk => regs[28][2].CLK
clk => regs[28][3].CLK
clk => regs[28][4].CLK
clk => regs[28][5].CLK
clk => regs[28][6].CLK
clk => regs[28][7].CLK
clk => regs[28][8].CLK
clk => regs[28][9].CLK
clk => regs[28][10].CLK
clk => regs[28][11].CLK
clk => regs[28][12].CLK
clk => regs[28][13].CLK
clk => regs[28][14].CLK
clk => regs[28][15].CLK
clk => regs[28][16].CLK
clk => regs[28][17].CLK
clk => regs[28][18].CLK
clk => regs[28][19].CLK
clk => regs[28][20].CLK
clk => regs[28][21].CLK
clk => regs[28][22].CLK
clk => regs[28][23].CLK
clk => regs[28][24].CLK
clk => regs[28][25].CLK
clk => regs[28][26].CLK
clk => regs[28][27].CLK
clk => regs[28][28].CLK
clk => regs[28][29].CLK
clk => regs[28][30].CLK
clk => regs[28][31].CLK
clk => regs[27][0].CLK
clk => regs[27][1].CLK
clk => regs[27][2].CLK
clk => regs[27][3].CLK
clk => regs[27][4].CLK
clk => regs[27][5].CLK
clk => regs[27][6].CLK
clk => regs[27][7].CLK
clk => regs[27][8].CLK
clk => regs[27][9].CLK
clk => regs[27][10].CLK
clk => regs[27][11].CLK
clk => regs[27][12].CLK
clk => regs[27][13].CLK
clk => regs[27][14].CLK
clk => regs[27][15].CLK
clk => regs[27][16].CLK
clk => regs[27][17].CLK
clk => regs[27][18].CLK
clk => regs[27][19].CLK
clk => regs[27][20].CLK
clk => regs[27][21].CLK
clk => regs[27][22].CLK
clk => regs[27][23].CLK
clk => regs[27][24].CLK
clk => regs[27][25].CLK
clk => regs[27][26].CLK
clk => regs[27][27].CLK
clk => regs[27][28].CLK
clk => regs[27][29].CLK
clk => regs[27][30].CLK
clk => regs[27][31].CLK
clk => regs[26][0].CLK
clk => regs[26][1].CLK
clk => regs[26][2].CLK
clk => regs[26][3].CLK
clk => regs[26][4].CLK
clk => regs[26][5].CLK
clk => regs[26][6].CLK
clk => regs[26][7].CLK
clk => regs[26][8].CLK
clk => regs[26][9].CLK
clk => regs[26][10].CLK
clk => regs[26][11].CLK
clk => regs[26][12].CLK
clk => regs[26][13].CLK
clk => regs[26][14].CLK
clk => regs[26][15].CLK
clk => regs[26][16].CLK
clk => regs[26][17].CLK
clk => regs[26][18].CLK
clk => regs[26][19].CLK
clk => regs[26][20].CLK
clk => regs[26][21].CLK
clk => regs[26][22].CLK
clk => regs[26][23].CLK
clk => regs[26][24].CLK
clk => regs[26][25].CLK
clk => regs[26][26].CLK
clk => regs[26][27].CLK
clk => regs[26][28].CLK
clk => regs[26][29].CLK
clk => regs[26][30].CLK
clk => regs[26][31].CLK
clk => regs[25][0].CLK
clk => regs[25][1].CLK
clk => regs[25][2].CLK
clk => regs[25][3].CLK
clk => regs[25][4].CLK
clk => regs[25][5].CLK
clk => regs[25][6].CLK
clk => regs[25][7].CLK
clk => regs[25][8].CLK
clk => regs[25][9].CLK
clk => regs[25][10].CLK
clk => regs[25][11].CLK
clk => regs[25][12].CLK
clk => regs[25][13].CLK
clk => regs[25][14].CLK
clk => regs[25][15].CLK
clk => regs[25][16].CLK
clk => regs[25][17].CLK
clk => regs[25][18].CLK
clk => regs[25][19].CLK
clk => regs[25][20].CLK
clk => regs[25][21].CLK
clk => regs[25][22].CLK
clk => regs[25][23].CLK
clk => regs[25][24].CLK
clk => regs[25][25].CLK
clk => regs[25][26].CLK
clk => regs[25][27].CLK
clk => regs[25][28].CLK
clk => regs[25][29].CLK
clk => regs[25][30].CLK
clk => regs[25][31].CLK
clk => regs[24][0].CLK
clk => regs[24][1].CLK
clk => regs[24][2].CLK
clk => regs[24][3].CLK
clk => regs[24][4].CLK
clk => regs[24][5].CLK
clk => regs[24][6].CLK
clk => regs[24][7].CLK
clk => regs[24][8].CLK
clk => regs[24][9].CLK
clk => regs[24][10].CLK
clk => regs[24][11].CLK
clk => regs[24][12].CLK
clk => regs[24][13].CLK
clk => regs[24][14].CLK
clk => regs[24][15].CLK
clk => regs[24][16].CLK
clk => regs[24][17].CLK
clk => regs[24][18].CLK
clk => regs[24][19].CLK
clk => regs[24][20].CLK
clk => regs[24][21].CLK
clk => regs[24][22].CLK
clk => regs[24][23].CLK
clk => regs[24][24].CLK
clk => regs[24][25].CLK
clk => regs[24][26].CLK
clk => regs[24][27].CLK
clk => regs[24][28].CLK
clk => regs[24][29].CLK
clk => regs[24][30].CLK
clk => regs[24][31].CLK
clk => regs[23][0].CLK
clk => regs[23][1].CLK
clk => regs[23][2].CLK
clk => regs[23][3].CLK
clk => regs[23][4].CLK
clk => regs[23][5].CLK
clk => regs[23][6].CLK
clk => regs[23][7].CLK
clk => regs[23][8].CLK
clk => regs[23][9].CLK
clk => regs[23][10].CLK
clk => regs[23][11].CLK
clk => regs[23][12].CLK
clk => regs[23][13].CLK
clk => regs[23][14].CLK
clk => regs[23][15].CLK
clk => regs[23][16].CLK
clk => regs[23][17].CLK
clk => regs[23][18].CLK
clk => regs[23][19].CLK
clk => regs[23][20].CLK
clk => regs[23][21].CLK
clk => regs[23][22].CLK
clk => regs[23][23].CLK
clk => regs[23][24].CLK
clk => regs[23][25].CLK
clk => regs[23][26].CLK
clk => regs[23][27].CLK
clk => regs[23][28].CLK
clk => regs[23][29].CLK
clk => regs[23][30].CLK
clk => regs[23][31].CLK
clk => regs[22][0].CLK
clk => regs[22][1].CLK
clk => regs[22][2].CLK
clk => regs[22][3].CLK
clk => regs[22][4].CLK
clk => regs[22][5].CLK
clk => regs[22][6].CLK
clk => regs[22][7].CLK
clk => regs[22][8].CLK
clk => regs[22][9].CLK
clk => regs[22][10].CLK
clk => regs[22][11].CLK
clk => regs[22][12].CLK
clk => regs[22][13].CLK
clk => regs[22][14].CLK
clk => regs[22][15].CLK
clk => regs[22][16].CLK
clk => regs[22][17].CLK
clk => regs[22][18].CLK
clk => regs[22][19].CLK
clk => regs[22][20].CLK
clk => regs[22][21].CLK
clk => regs[22][22].CLK
clk => regs[22][23].CLK
clk => regs[22][24].CLK
clk => regs[22][25].CLK
clk => regs[22][26].CLK
clk => regs[22][27].CLK
clk => regs[22][28].CLK
clk => regs[22][29].CLK
clk => regs[22][30].CLK
clk => regs[22][31].CLK
clk => regs[21][0].CLK
clk => regs[21][1].CLK
clk => regs[21][2].CLK
clk => regs[21][3].CLK
clk => regs[21][4].CLK
clk => regs[21][5].CLK
clk => regs[21][6].CLK
clk => regs[21][7].CLK
clk => regs[21][8].CLK
clk => regs[21][9].CLK
clk => regs[21][10].CLK
clk => regs[21][11].CLK
clk => regs[21][12].CLK
clk => regs[21][13].CLK
clk => regs[21][14].CLK
clk => regs[21][15].CLK
clk => regs[21][16].CLK
clk => regs[21][17].CLK
clk => regs[21][18].CLK
clk => regs[21][19].CLK
clk => regs[21][20].CLK
clk => regs[21][21].CLK
clk => regs[21][22].CLK
clk => regs[21][23].CLK
clk => regs[21][24].CLK
clk => regs[21][25].CLK
clk => regs[21][26].CLK
clk => regs[21][27].CLK
clk => regs[21][28].CLK
clk => regs[21][29].CLK
clk => regs[21][30].CLK
clk => regs[21][31].CLK
clk => regs[20][0].CLK
clk => regs[20][1].CLK
clk => regs[20][2].CLK
clk => regs[20][3].CLK
clk => regs[20][4].CLK
clk => regs[20][5].CLK
clk => regs[20][6].CLK
clk => regs[20][7].CLK
clk => regs[20][8].CLK
clk => regs[20][9].CLK
clk => regs[20][10].CLK
clk => regs[20][11].CLK
clk => regs[20][12].CLK
clk => regs[20][13].CLK
clk => regs[20][14].CLK
clk => regs[20][15].CLK
clk => regs[20][16].CLK
clk => regs[20][17].CLK
clk => regs[20][18].CLK
clk => regs[20][19].CLK
clk => regs[20][20].CLK
clk => regs[20][21].CLK
clk => regs[20][22].CLK
clk => regs[20][23].CLK
clk => regs[20][24].CLK
clk => regs[20][25].CLK
clk => regs[20][26].CLK
clk => regs[20][27].CLK
clk => regs[20][28].CLK
clk => regs[20][29].CLK
clk => regs[20][30].CLK
clk => regs[20][31].CLK
clk => regs[19][0].CLK
clk => regs[19][1].CLK
clk => regs[19][2].CLK
clk => regs[19][3].CLK
clk => regs[19][4].CLK
clk => regs[19][5].CLK
clk => regs[19][6].CLK
clk => regs[19][7].CLK
clk => regs[19][8].CLK
clk => regs[19][9].CLK
clk => regs[19][10].CLK
clk => regs[19][11].CLK
clk => regs[19][12].CLK
clk => regs[19][13].CLK
clk => regs[19][14].CLK
clk => regs[19][15].CLK
clk => regs[19][16].CLK
clk => regs[19][17].CLK
clk => regs[19][18].CLK
clk => regs[19][19].CLK
clk => regs[19][20].CLK
clk => regs[19][21].CLK
clk => regs[19][22].CLK
clk => regs[19][23].CLK
clk => regs[19][24].CLK
clk => regs[19][25].CLK
clk => regs[19][26].CLK
clk => regs[19][27].CLK
clk => regs[19][28].CLK
clk => regs[19][29].CLK
clk => regs[19][30].CLK
clk => regs[19][31].CLK
clk => regs[18][0].CLK
clk => regs[18][1].CLK
clk => regs[18][2].CLK
clk => regs[18][3].CLK
clk => regs[18][4].CLK
clk => regs[18][5].CLK
clk => regs[18][6].CLK
clk => regs[18][7].CLK
clk => regs[18][8].CLK
clk => regs[18][9].CLK
clk => regs[18][10].CLK
clk => regs[18][11].CLK
clk => regs[18][12].CLK
clk => regs[18][13].CLK
clk => regs[18][14].CLK
clk => regs[18][15].CLK
clk => regs[18][16].CLK
clk => regs[18][17].CLK
clk => regs[18][18].CLK
clk => regs[18][19].CLK
clk => regs[18][20].CLK
clk => regs[18][21].CLK
clk => regs[18][22].CLK
clk => regs[18][23].CLK
clk => regs[18][24].CLK
clk => regs[18][25].CLK
clk => regs[18][26].CLK
clk => regs[18][27].CLK
clk => regs[18][28].CLK
clk => regs[18][29].CLK
clk => regs[18][30].CLK
clk => regs[18][31].CLK
clk => regs[17][0].CLK
clk => regs[17][1].CLK
clk => regs[17][2].CLK
clk => regs[17][3].CLK
clk => regs[17][4].CLK
clk => regs[17][5].CLK
clk => regs[17][6].CLK
clk => regs[17][7].CLK
clk => regs[17][8].CLK
clk => regs[17][9].CLK
clk => regs[17][10].CLK
clk => regs[17][11].CLK
clk => regs[17][12].CLK
clk => regs[17][13].CLK
clk => regs[17][14].CLK
clk => regs[17][15].CLK
clk => regs[17][16].CLK
clk => regs[17][17].CLK
clk => regs[17][18].CLK
clk => regs[17][19].CLK
clk => regs[17][20].CLK
clk => regs[17][21].CLK
clk => regs[17][22].CLK
clk => regs[17][23].CLK
clk => regs[17][24].CLK
clk => regs[17][25].CLK
clk => regs[17][26].CLK
clk => regs[17][27].CLK
clk => regs[17][28].CLK
clk => regs[17][29].CLK
clk => regs[17][30].CLK
clk => regs[17][31].CLK
clk => regs[16][0].CLK
clk => regs[16][1].CLK
clk => regs[16][2].CLK
clk => regs[16][3].CLK
clk => regs[16][4].CLK
clk => regs[16][5].CLK
clk => regs[16][6].CLK
clk => regs[16][7].CLK
clk => regs[16][8].CLK
clk => regs[16][9].CLK
clk => regs[16][10].CLK
clk => regs[16][11].CLK
clk => regs[16][12].CLK
clk => regs[16][13].CLK
clk => regs[16][14].CLK
clk => regs[16][15].CLK
clk => regs[16][16].CLK
clk => regs[16][17].CLK
clk => regs[16][18].CLK
clk => regs[16][19].CLK
clk => regs[16][20].CLK
clk => regs[16][21].CLK
clk => regs[16][22].CLK
clk => regs[16][23].CLK
clk => regs[16][24].CLK
clk => regs[16][25].CLK
clk => regs[16][26].CLK
clk => regs[16][27].CLK
clk => regs[16][28].CLK
clk => regs[16][29].CLK
clk => regs[16][30].CLK
clk => regs[16][31].CLK
clk => regs[15][0].CLK
clk => regs[15][1].CLK
clk => regs[15][2].CLK
clk => regs[15][3].CLK
clk => regs[15][4].CLK
clk => regs[15][5].CLK
clk => regs[15][6].CLK
clk => regs[15][7].CLK
clk => regs[15][8].CLK
clk => regs[15][9].CLK
clk => regs[15][10].CLK
clk => regs[15][11].CLK
clk => regs[15][12].CLK
clk => regs[15][13].CLK
clk => regs[15][14].CLK
clk => regs[15][15].CLK
clk => regs[15][16].CLK
clk => regs[15][17].CLK
clk => regs[15][18].CLK
clk => regs[15][19].CLK
clk => regs[15][20].CLK
clk => regs[15][21].CLK
clk => regs[15][22].CLK
clk => regs[15][23].CLK
clk => regs[15][24].CLK
clk => regs[15][25].CLK
clk => regs[15][26].CLK
clk => regs[15][27].CLK
clk => regs[15][28].CLK
clk => regs[15][29].CLK
clk => regs[15][30].CLK
clk => regs[15][31].CLK
clk => regs[14][0].CLK
clk => regs[14][1].CLK
clk => regs[14][2].CLK
clk => regs[14][3].CLK
clk => regs[14][4].CLK
clk => regs[14][5].CLK
clk => regs[14][6].CLK
clk => regs[14][7].CLK
clk => regs[14][8].CLK
clk => regs[14][9].CLK
clk => regs[14][10].CLK
clk => regs[14][11].CLK
clk => regs[14][12].CLK
clk => regs[14][13].CLK
clk => regs[14][14].CLK
clk => regs[14][15].CLK
clk => regs[14][16].CLK
clk => regs[14][17].CLK
clk => regs[14][18].CLK
clk => regs[14][19].CLK
clk => regs[14][20].CLK
clk => regs[14][21].CLK
clk => regs[14][22].CLK
clk => regs[14][23].CLK
clk => regs[14][24].CLK
clk => regs[14][25].CLK
clk => regs[14][26].CLK
clk => regs[14][27].CLK
clk => regs[14][28].CLK
clk => regs[14][29].CLK
clk => regs[14][30].CLK
clk => regs[14][31].CLK
clk => regs[13][0].CLK
clk => regs[13][1].CLK
clk => regs[13][2].CLK
clk => regs[13][3].CLK
clk => regs[13][4].CLK
clk => regs[13][5].CLK
clk => regs[13][6].CLK
clk => regs[13][7].CLK
clk => regs[13][8].CLK
clk => regs[13][9].CLK
clk => regs[13][10].CLK
clk => regs[13][11].CLK
clk => regs[13][12].CLK
clk => regs[13][13].CLK
clk => regs[13][14].CLK
clk => regs[13][15].CLK
clk => regs[13][16].CLK
clk => regs[13][17].CLK
clk => regs[13][18].CLK
clk => regs[13][19].CLK
clk => regs[13][20].CLK
clk => regs[13][21].CLK
clk => regs[13][22].CLK
clk => regs[13][23].CLK
clk => regs[13][24].CLK
clk => regs[13][25].CLK
clk => regs[13][26].CLK
clk => regs[13][27].CLK
clk => regs[13][28].CLK
clk => regs[13][29].CLK
clk => regs[13][30].CLK
clk => regs[13][31].CLK
clk => regs[12][0].CLK
clk => regs[12][1].CLK
clk => regs[12][2].CLK
clk => regs[12][3].CLK
clk => regs[12][4].CLK
clk => regs[12][5].CLK
clk => regs[12][6].CLK
clk => regs[12][7].CLK
clk => regs[12][8].CLK
clk => regs[12][9].CLK
clk => regs[12][10].CLK
clk => regs[12][11].CLK
clk => regs[12][12].CLK
clk => regs[12][13].CLK
clk => regs[12][14].CLK
clk => regs[12][15].CLK
clk => regs[12][16].CLK
clk => regs[12][17].CLK
clk => regs[12][18].CLK
clk => regs[12][19].CLK
clk => regs[12][20].CLK
clk => regs[12][21].CLK
clk => regs[12][22].CLK
clk => regs[12][23].CLK
clk => regs[12][24].CLK
clk => regs[12][25].CLK
clk => regs[12][26].CLK
clk => regs[12][27].CLK
clk => regs[12][28].CLK
clk => regs[12][29].CLK
clk => regs[12][30].CLK
clk => regs[12][31].CLK
clk => regs[11][0].CLK
clk => regs[11][1].CLK
clk => regs[11][2].CLK
clk => regs[11][3].CLK
clk => regs[11][4].CLK
clk => regs[11][5].CLK
clk => regs[11][6].CLK
clk => regs[11][7].CLK
clk => regs[11][8].CLK
clk => regs[11][9].CLK
clk => regs[11][10].CLK
clk => regs[11][11].CLK
clk => regs[11][12].CLK
clk => regs[11][13].CLK
clk => regs[11][14].CLK
clk => regs[11][15].CLK
clk => regs[11][16].CLK
clk => regs[11][17].CLK
clk => regs[11][18].CLK
clk => regs[11][19].CLK
clk => regs[11][20].CLK
clk => regs[11][21].CLK
clk => regs[11][22].CLK
clk => regs[11][23].CLK
clk => regs[11][24].CLK
clk => regs[11][25].CLK
clk => regs[11][26].CLK
clk => regs[11][27].CLK
clk => regs[11][28].CLK
clk => regs[11][29].CLK
clk => regs[11][30].CLK
clk => regs[11][31].CLK
clk => regs[10][0].CLK
clk => regs[10][1].CLK
clk => regs[10][2].CLK
clk => regs[10][3].CLK
clk => regs[10][4].CLK
clk => regs[10][5].CLK
clk => regs[10][6].CLK
clk => regs[10][7].CLK
clk => regs[10][8].CLK
clk => regs[10][9].CLK
clk => regs[10][10].CLK
clk => regs[10][11].CLK
clk => regs[10][12].CLK
clk => regs[10][13].CLK
clk => regs[10][14].CLK
clk => regs[10][15].CLK
clk => regs[10][16].CLK
clk => regs[10][17].CLK
clk => regs[10][18].CLK
clk => regs[10][19].CLK
clk => regs[10][20].CLK
clk => regs[10][21].CLK
clk => regs[10][22].CLK
clk => regs[10][23].CLK
clk => regs[10][24].CLK
clk => regs[10][25].CLK
clk => regs[10][26].CLK
clk => regs[10][27].CLK
clk => regs[10][28].CLK
clk => regs[10][29].CLK
clk => regs[10][30].CLK
clk => regs[10][31].CLK
clk => regs[9][0].CLK
clk => regs[9][1].CLK
clk => regs[9][2].CLK
clk => regs[9][3].CLK
clk => regs[9][4].CLK
clk => regs[9][5].CLK
clk => regs[9][6].CLK
clk => regs[9][7].CLK
clk => regs[9][8].CLK
clk => regs[9][9].CLK
clk => regs[9][10].CLK
clk => regs[9][11].CLK
clk => regs[9][12].CLK
clk => regs[9][13].CLK
clk => regs[9][14].CLK
clk => regs[9][15].CLK
clk => regs[9][16].CLK
clk => regs[9][17].CLK
clk => regs[9][18].CLK
clk => regs[9][19].CLK
clk => regs[9][20].CLK
clk => regs[9][21].CLK
clk => regs[9][22].CLK
clk => regs[9][23].CLK
clk => regs[9][24].CLK
clk => regs[9][25].CLK
clk => regs[9][26].CLK
clk => regs[9][27].CLK
clk => regs[9][28].CLK
clk => regs[9][29].CLK
clk => regs[9][30].CLK
clk => regs[9][31].CLK
clk => regs[8][0].CLK
clk => regs[8][1].CLK
clk => regs[8][2].CLK
clk => regs[8][3].CLK
clk => regs[8][4].CLK
clk => regs[8][5].CLK
clk => regs[8][6].CLK
clk => regs[8][7].CLK
clk => regs[8][8].CLK
clk => regs[8][9].CLK
clk => regs[8][10].CLK
clk => regs[8][11].CLK
clk => regs[8][12].CLK
clk => regs[8][13].CLK
clk => regs[8][14].CLK
clk => regs[8][15].CLK
clk => regs[8][16].CLK
clk => regs[8][17].CLK
clk => regs[8][18].CLK
clk => regs[8][19].CLK
clk => regs[8][20].CLK
clk => regs[8][21].CLK
clk => regs[8][22].CLK
clk => regs[8][23].CLK
clk => regs[8][24].CLK
clk => regs[8][25].CLK
clk => regs[8][26].CLK
clk => regs[8][27].CLK
clk => regs[8][28].CLK
clk => regs[8][29].CLK
clk => regs[8][30].CLK
clk => regs[8][31].CLK
clk => regs[7][0].CLK
clk => regs[7][1].CLK
clk => regs[7][2].CLK
clk => regs[7][3].CLK
clk => regs[7][4].CLK
clk => regs[7][5].CLK
clk => regs[7][6].CLK
clk => regs[7][7].CLK
clk => regs[7][8].CLK
clk => regs[7][9].CLK
clk => regs[7][10].CLK
clk => regs[7][11].CLK
clk => regs[7][12].CLK
clk => regs[7][13].CLK
clk => regs[7][14].CLK
clk => regs[7][15].CLK
clk => regs[7][16].CLK
clk => regs[7][17].CLK
clk => regs[7][18].CLK
clk => regs[7][19].CLK
clk => regs[7][20].CLK
clk => regs[7][21].CLK
clk => regs[7][22].CLK
clk => regs[7][23].CLK
clk => regs[7][24].CLK
clk => regs[7][25].CLK
clk => regs[7][26].CLK
clk => regs[7][27].CLK
clk => regs[7][28].CLK
clk => regs[7][29].CLK
clk => regs[7][30].CLK
clk => regs[7][31].CLK
clk => regs[6][0].CLK
clk => regs[6][1].CLK
clk => regs[6][2].CLK
clk => regs[6][3].CLK
clk => regs[6][4].CLK
clk => regs[6][5].CLK
clk => regs[6][6].CLK
clk => regs[6][7].CLK
clk => regs[6][8].CLK
clk => regs[6][9].CLK
clk => regs[6][10].CLK
clk => regs[6][11].CLK
clk => regs[6][12].CLK
clk => regs[6][13].CLK
clk => regs[6][14].CLK
clk => regs[6][15].CLK
clk => regs[6][16].CLK
clk => regs[6][17].CLK
clk => regs[6][18].CLK
clk => regs[6][19].CLK
clk => regs[6][20].CLK
clk => regs[6][21].CLK
clk => regs[6][22].CLK
clk => regs[6][23].CLK
clk => regs[6][24].CLK
clk => regs[6][25].CLK
clk => regs[6][26].CLK
clk => regs[6][27].CLK
clk => regs[6][28].CLK
clk => regs[6][29].CLK
clk => regs[6][30].CLK
clk => regs[6][31].CLK
clk => regs[5][0].CLK
clk => regs[5][1].CLK
clk => regs[5][2].CLK
clk => regs[5][3].CLK
clk => regs[5][4].CLK
clk => regs[5][5].CLK
clk => regs[5][6].CLK
clk => regs[5][7].CLK
clk => regs[5][8].CLK
clk => regs[5][9].CLK
clk => regs[5][10].CLK
clk => regs[5][11].CLK
clk => regs[5][12].CLK
clk => regs[5][13].CLK
clk => regs[5][14].CLK
clk => regs[5][15].CLK
clk => regs[5][16].CLK
clk => regs[5][17].CLK
clk => regs[5][18].CLK
clk => regs[5][19].CLK
clk => regs[5][20].CLK
clk => regs[5][21].CLK
clk => regs[5][22].CLK
clk => regs[5][23].CLK
clk => regs[5][24].CLK
clk => regs[5][25].CLK
clk => regs[5][26].CLK
clk => regs[5][27].CLK
clk => regs[5][28].CLK
clk => regs[5][29].CLK
clk => regs[5][30].CLK
clk => regs[5][31].CLK
clk => regs[4][0].CLK
clk => regs[4][1].CLK
clk => regs[4][2].CLK
clk => regs[4][3].CLK
clk => regs[4][4].CLK
clk => regs[4][5].CLK
clk => regs[4][6].CLK
clk => regs[4][7].CLK
clk => regs[4][8].CLK
clk => regs[4][9].CLK
clk => regs[4][10].CLK
clk => regs[4][11].CLK
clk => regs[4][12].CLK
clk => regs[4][13].CLK
clk => regs[4][14].CLK
clk => regs[4][15].CLK
clk => regs[4][16].CLK
clk => regs[4][17].CLK
clk => regs[4][18].CLK
clk => regs[4][19].CLK
clk => regs[4][20].CLK
clk => regs[4][21].CLK
clk => regs[4][22].CLK
clk => regs[4][23].CLK
clk => regs[4][24].CLK
clk => regs[4][25].CLK
clk => regs[4][26].CLK
clk => regs[4][27].CLK
clk => regs[4][28].CLK
clk => regs[4][29].CLK
clk => regs[4][30].CLK
clk => regs[4][31].CLK
clk => regs[3][0].CLK
clk => regs[3][1].CLK
clk => regs[3][2].CLK
clk => regs[3][3].CLK
clk => regs[3][4].CLK
clk => regs[3][5].CLK
clk => regs[3][6].CLK
clk => regs[3][7].CLK
clk => regs[3][8].CLK
clk => regs[3][9].CLK
clk => regs[3][10].CLK
clk => regs[3][11].CLK
clk => regs[3][12].CLK
clk => regs[3][13].CLK
clk => regs[3][14].CLK
clk => regs[3][15].CLK
clk => regs[3][16].CLK
clk => regs[3][17].CLK
clk => regs[3][18].CLK
clk => regs[3][19].CLK
clk => regs[3][20].CLK
clk => regs[3][21].CLK
clk => regs[3][22].CLK
clk => regs[3][23].CLK
clk => regs[3][24].CLK
clk => regs[3][25].CLK
clk => regs[3][26].CLK
clk => regs[3][27].CLK
clk => regs[3][28].CLK
clk => regs[3][29].CLK
clk => regs[3][30].CLK
clk => regs[3][31].CLK
clk => regs[2][0].CLK
clk => regs[2][1].CLK
clk => regs[2][2].CLK
clk => regs[2][3].CLK
clk => regs[2][4].CLK
clk => regs[2][5].CLK
clk => regs[2][6].CLK
clk => regs[2][7].CLK
clk => regs[2][8].CLK
clk => regs[2][9].CLK
clk => regs[2][10].CLK
clk => regs[2][11].CLK
clk => regs[2][12].CLK
clk => regs[2][13].CLK
clk => regs[2][14].CLK
clk => regs[2][15].CLK
clk => regs[2][16].CLK
clk => regs[2][17].CLK
clk => regs[2][18].CLK
clk => regs[2][19].CLK
clk => regs[2][20].CLK
clk => regs[2][21].CLK
clk => regs[2][22].CLK
clk => regs[2][23].CLK
clk => regs[2][24].CLK
clk => regs[2][25].CLK
clk => regs[2][26].CLK
clk => regs[2][27].CLK
clk => regs[2][28].CLK
clk => regs[2][29].CLK
clk => regs[2][30].CLK
clk => regs[2][31].CLK
clk => regs[1][0].CLK
clk => regs[1][1].CLK
clk => regs[1][2].CLK
clk => regs[1][3].CLK
clk => regs[1][4].CLK
clk => regs[1][5].CLK
clk => regs[1][6].CLK
clk => regs[1][7].CLK
clk => regs[1][8].CLK
clk => regs[1][9].CLK
clk => regs[1][10].CLK
clk => regs[1][11].CLK
clk => regs[1][12].CLK
clk => regs[1][13].CLK
clk => regs[1][14].CLK
clk => regs[1][15].CLK
clk => regs[1][16].CLK
clk => regs[1][17].CLK
clk => regs[1][18].CLK
clk => regs[1][19].CLK
clk => regs[1][20].CLK
clk => regs[1][21].CLK
clk => regs[1][22].CLK
clk => regs[1][23].CLK
clk => regs[1][24].CLK
clk => regs[1][25].CLK
clk => regs[1][26].CLK
clk => regs[1][27].CLK
clk => regs[1][28].CLK
clk => regs[1][29].CLK
clk => regs[1][30].CLK
clk => regs[1][31].CLK
clk => regs[0][0].CLK
clk => regs[0][1].CLK
clk => regs[0][2].CLK
clk => regs[0][3].CLK
clk => regs[0][4].CLK
clk => regs[0][5].CLK
clk => regs[0][6].CLK
clk => regs[0][7].CLK
clk => regs[0][8].CLK
clk => regs[0][9].CLK
clk => regs[0][10].CLK
clk => regs[0][11].CLK
clk => regs[0][12].CLK
clk => regs[0][13].CLK
clk => regs[0][14].CLK
clk => regs[0][15].CLK
clk => regs[0][16].CLK
clk => regs[0][17].CLK
clk => regs[0][18].CLK
clk => regs[0][19].CLK
clk => regs[0][20].CLK
clk => regs[0][21].CLK
clk => regs[0][22].CLK
clk => regs[0][23].CLK
clk => regs[0][24].CLK
clk => regs[0][25].CLK
clk => regs[0][26].CLK
clk => regs[0][27].CLK
clk => regs[0][28].CLK
clk => regs[0][29].CLK
clk => regs[0][30].CLK
clk => regs[0][31].CLK
rd_reg_addr0[0] => Mux0.IN4
rd_reg_addr0[0] => Mux1.IN4
rd_reg_addr0[0] => Mux2.IN4
rd_reg_addr0[0] => Mux3.IN4
rd_reg_addr0[0] => Mux4.IN4
rd_reg_addr0[0] => Mux5.IN4
rd_reg_addr0[0] => Mux6.IN4
rd_reg_addr0[0] => Mux7.IN4
rd_reg_addr0[0] => Mux8.IN4
rd_reg_addr0[0] => Mux9.IN4
rd_reg_addr0[0] => Mux10.IN4
rd_reg_addr0[0] => Mux11.IN4
rd_reg_addr0[0] => Mux12.IN4
rd_reg_addr0[0] => Mux13.IN4
rd_reg_addr0[0] => Mux14.IN4
rd_reg_addr0[0] => Mux15.IN4
rd_reg_addr0[0] => Mux16.IN4
rd_reg_addr0[0] => Mux17.IN4
rd_reg_addr0[0] => Mux18.IN4
rd_reg_addr0[0] => Mux19.IN4
rd_reg_addr0[0] => Mux20.IN4
rd_reg_addr0[0] => Mux21.IN4
rd_reg_addr0[0] => Mux22.IN4
rd_reg_addr0[0] => Mux23.IN4
rd_reg_addr0[0] => Mux24.IN4
rd_reg_addr0[0] => Mux25.IN4
rd_reg_addr0[0] => Mux26.IN4
rd_reg_addr0[0] => Mux27.IN4
rd_reg_addr0[0] => Mux28.IN4
rd_reg_addr0[0] => Mux29.IN4
rd_reg_addr0[0] => Mux30.IN4
rd_reg_addr0[0] => Mux31.IN4
rd_reg_addr0[1] => Mux0.IN3
rd_reg_addr0[1] => Mux1.IN3
rd_reg_addr0[1] => Mux2.IN3
rd_reg_addr0[1] => Mux3.IN3
rd_reg_addr0[1] => Mux4.IN3
rd_reg_addr0[1] => Mux5.IN3
rd_reg_addr0[1] => Mux6.IN3
rd_reg_addr0[1] => Mux7.IN3
rd_reg_addr0[1] => Mux8.IN3
rd_reg_addr0[1] => Mux9.IN3
rd_reg_addr0[1] => Mux10.IN3
rd_reg_addr0[1] => Mux11.IN3
rd_reg_addr0[1] => Mux12.IN3
rd_reg_addr0[1] => Mux13.IN3
rd_reg_addr0[1] => Mux14.IN3
rd_reg_addr0[1] => Mux15.IN3
rd_reg_addr0[1] => Mux16.IN3
rd_reg_addr0[1] => Mux17.IN3
rd_reg_addr0[1] => Mux18.IN3
rd_reg_addr0[1] => Mux19.IN3
rd_reg_addr0[1] => Mux20.IN3
rd_reg_addr0[1] => Mux21.IN3
rd_reg_addr0[1] => Mux22.IN3
rd_reg_addr0[1] => Mux23.IN3
rd_reg_addr0[1] => Mux24.IN3
rd_reg_addr0[1] => Mux25.IN3
rd_reg_addr0[1] => Mux26.IN3
rd_reg_addr0[1] => Mux27.IN3
rd_reg_addr0[1] => Mux28.IN3
rd_reg_addr0[1] => Mux29.IN3
rd_reg_addr0[1] => Mux30.IN3
rd_reg_addr0[1] => Mux31.IN3
rd_reg_addr0[2] => Mux0.IN2
rd_reg_addr0[2] => Mux1.IN2
rd_reg_addr0[2] => Mux2.IN2
rd_reg_addr0[2] => Mux3.IN2
rd_reg_addr0[2] => Mux4.IN2
rd_reg_addr0[2] => Mux5.IN2
rd_reg_addr0[2] => Mux6.IN2
rd_reg_addr0[2] => Mux7.IN2
rd_reg_addr0[2] => Mux8.IN2
rd_reg_addr0[2] => Mux9.IN2
rd_reg_addr0[2] => Mux10.IN2
rd_reg_addr0[2] => Mux11.IN2
rd_reg_addr0[2] => Mux12.IN2
rd_reg_addr0[2] => Mux13.IN2
rd_reg_addr0[2] => Mux14.IN2
rd_reg_addr0[2] => Mux15.IN2
rd_reg_addr0[2] => Mux16.IN2
rd_reg_addr0[2] => Mux17.IN2
rd_reg_addr0[2] => Mux18.IN2
rd_reg_addr0[2] => Mux19.IN2
rd_reg_addr0[2] => Mux20.IN2
rd_reg_addr0[2] => Mux21.IN2
rd_reg_addr0[2] => Mux22.IN2
rd_reg_addr0[2] => Mux23.IN2
rd_reg_addr0[2] => Mux24.IN2
rd_reg_addr0[2] => Mux25.IN2
rd_reg_addr0[2] => Mux26.IN2
rd_reg_addr0[2] => Mux27.IN2
rd_reg_addr0[2] => Mux28.IN2
rd_reg_addr0[2] => Mux29.IN2
rd_reg_addr0[2] => Mux30.IN2
rd_reg_addr0[2] => Mux31.IN2
rd_reg_addr0[3] => Mux0.IN1
rd_reg_addr0[3] => Mux1.IN1
rd_reg_addr0[3] => Mux2.IN1
rd_reg_addr0[3] => Mux3.IN1
rd_reg_addr0[3] => Mux4.IN1
rd_reg_addr0[3] => Mux5.IN1
rd_reg_addr0[3] => Mux6.IN1
rd_reg_addr0[3] => Mux7.IN1
rd_reg_addr0[3] => Mux8.IN1
rd_reg_addr0[3] => Mux9.IN1
rd_reg_addr0[3] => Mux10.IN1
rd_reg_addr0[3] => Mux11.IN1
rd_reg_addr0[3] => Mux12.IN1
rd_reg_addr0[3] => Mux13.IN1
rd_reg_addr0[3] => Mux14.IN1
rd_reg_addr0[3] => Mux15.IN1
rd_reg_addr0[3] => Mux16.IN1
rd_reg_addr0[3] => Mux17.IN1
rd_reg_addr0[3] => Mux18.IN1
rd_reg_addr0[3] => Mux19.IN1
rd_reg_addr0[3] => Mux20.IN1
rd_reg_addr0[3] => Mux21.IN1
rd_reg_addr0[3] => Mux22.IN1
rd_reg_addr0[3] => Mux23.IN1
rd_reg_addr0[3] => Mux24.IN1
rd_reg_addr0[3] => Mux25.IN1
rd_reg_addr0[3] => Mux26.IN1
rd_reg_addr0[3] => Mux27.IN1
rd_reg_addr0[3] => Mux28.IN1
rd_reg_addr0[3] => Mux29.IN1
rd_reg_addr0[3] => Mux30.IN1
rd_reg_addr0[3] => Mux31.IN1
rd_reg_addr0[4] => Mux0.IN0
rd_reg_addr0[4] => Mux1.IN0
rd_reg_addr0[4] => Mux2.IN0
rd_reg_addr0[4] => Mux3.IN0
rd_reg_addr0[4] => Mux4.IN0
rd_reg_addr0[4] => Mux5.IN0
rd_reg_addr0[4] => Mux6.IN0
rd_reg_addr0[4] => Mux7.IN0
rd_reg_addr0[4] => Mux8.IN0
rd_reg_addr0[4] => Mux9.IN0
rd_reg_addr0[4] => Mux10.IN0
rd_reg_addr0[4] => Mux11.IN0
rd_reg_addr0[4] => Mux12.IN0
rd_reg_addr0[4] => Mux13.IN0
rd_reg_addr0[4] => Mux14.IN0
rd_reg_addr0[4] => Mux15.IN0
rd_reg_addr0[4] => Mux16.IN0
rd_reg_addr0[4] => Mux17.IN0
rd_reg_addr0[4] => Mux18.IN0
rd_reg_addr0[4] => Mux19.IN0
rd_reg_addr0[4] => Mux20.IN0
rd_reg_addr0[4] => Mux21.IN0
rd_reg_addr0[4] => Mux22.IN0
rd_reg_addr0[4] => Mux23.IN0
rd_reg_addr0[4] => Mux24.IN0
rd_reg_addr0[4] => Mux25.IN0
rd_reg_addr0[4] => Mux26.IN0
rd_reg_addr0[4] => Mux27.IN0
rd_reg_addr0[4] => Mux28.IN0
rd_reg_addr0[4] => Mux29.IN0
rd_reg_addr0[4] => Mux30.IN0
rd_reg_addr0[4] => Mux31.IN0
rd_reg_addr1[0] => Mux32.IN4
rd_reg_addr1[0] => Mux33.IN4
rd_reg_addr1[0] => Mux34.IN4
rd_reg_addr1[0] => Mux35.IN4
rd_reg_addr1[0] => Mux36.IN4
rd_reg_addr1[0] => Mux37.IN4
rd_reg_addr1[0] => Mux38.IN4
rd_reg_addr1[0] => Mux39.IN4
rd_reg_addr1[0] => Mux40.IN4
rd_reg_addr1[0] => Mux41.IN4
rd_reg_addr1[0] => Mux42.IN4
rd_reg_addr1[0] => Mux43.IN4
rd_reg_addr1[0] => Mux44.IN4
rd_reg_addr1[0] => Mux45.IN4
rd_reg_addr1[0] => Mux46.IN4
rd_reg_addr1[0] => Mux47.IN4
rd_reg_addr1[0] => Mux48.IN4
rd_reg_addr1[0] => Mux49.IN4
rd_reg_addr1[0] => Mux50.IN4
rd_reg_addr1[0] => Mux51.IN4
rd_reg_addr1[0] => Mux52.IN4
rd_reg_addr1[0] => Mux53.IN4
rd_reg_addr1[0] => Mux54.IN4
rd_reg_addr1[0] => Mux55.IN4
rd_reg_addr1[0] => Mux56.IN4
rd_reg_addr1[0] => Mux57.IN4
rd_reg_addr1[0] => Mux58.IN4
rd_reg_addr1[0] => Mux59.IN4
rd_reg_addr1[0] => Mux60.IN4
rd_reg_addr1[0] => Mux61.IN4
rd_reg_addr1[0] => Mux62.IN4
rd_reg_addr1[0] => Mux63.IN4
rd_reg_addr1[1] => Mux32.IN3
rd_reg_addr1[1] => Mux33.IN3
rd_reg_addr1[1] => Mux34.IN3
rd_reg_addr1[1] => Mux35.IN3
rd_reg_addr1[1] => Mux36.IN3
rd_reg_addr1[1] => Mux37.IN3
rd_reg_addr1[1] => Mux38.IN3
rd_reg_addr1[1] => Mux39.IN3
rd_reg_addr1[1] => Mux40.IN3
rd_reg_addr1[1] => Mux41.IN3
rd_reg_addr1[1] => Mux42.IN3
rd_reg_addr1[1] => Mux43.IN3
rd_reg_addr1[1] => Mux44.IN3
rd_reg_addr1[1] => Mux45.IN3
rd_reg_addr1[1] => Mux46.IN3
rd_reg_addr1[1] => Mux47.IN3
rd_reg_addr1[1] => Mux48.IN3
rd_reg_addr1[1] => Mux49.IN3
rd_reg_addr1[1] => Mux50.IN3
rd_reg_addr1[1] => Mux51.IN3
rd_reg_addr1[1] => Mux52.IN3
rd_reg_addr1[1] => Mux53.IN3
rd_reg_addr1[1] => Mux54.IN3
rd_reg_addr1[1] => Mux55.IN3
rd_reg_addr1[1] => Mux56.IN3
rd_reg_addr1[1] => Mux57.IN3
rd_reg_addr1[1] => Mux58.IN3
rd_reg_addr1[1] => Mux59.IN3
rd_reg_addr1[1] => Mux60.IN3
rd_reg_addr1[1] => Mux61.IN3
rd_reg_addr1[1] => Mux62.IN3
rd_reg_addr1[1] => Mux63.IN3
rd_reg_addr1[2] => Mux32.IN2
rd_reg_addr1[2] => Mux33.IN2
rd_reg_addr1[2] => Mux34.IN2
rd_reg_addr1[2] => Mux35.IN2
rd_reg_addr1[2] => Mux36.IN2
rd_reg_addr1[2] => Mux37.IN2
rd_reg_addr1[2] => Mux38.IN2
rd_reg_addr1[2] => Mux39.IN2
rd_reg_addr1[2] => Mux40.IN2
rd_reg_addr1[2] => Mux41.IN2
rd_reg_addr1[2] => Mux42.IN2
rd_reg_addr1[2] => Mux43.IN2
rd_reg_addr1[2] => Mux44.IN2
rd_reg_addr1[2] => Mux45.IN2
rd_reg_addr1[2] => Mux46.IN2
rd_reg_addr1[2] => Mux47.IN2
rd_reg_addr1[2] => Mux48.IN2
rd_reg_addr1[2] => Mux49.IN2
rd_reg_addr1[2] => Mux50.IN2
rd_reg_addr1[2] => Mux51.IN2
rd_reg_addr1[2] => Mux52.IN2
rd_reg_addr1[2] => Mux53.IN2
rd_reg_addr1[2] => Mux54.IN2
rd_reg_addr1[2] => Mux55.IN2
rd_reg_addr1[2] => Mux56.IN2
rd_reg_addr1[2] => Mux57.IN2
rd_reg_addr1[2] => Mux58.IN2
rd_reg_addr1[2] => Mux59.IN2
rd_reg_addr1[2] => Mux60.IN2
rd_reg_addr1[2] => Mux61.IN2
rd_reg_addr1[2] => Mux62.IN2
rd_reg_addr1[2] => Mux63.IN2
rd_reg_addr1[3] => Mux32.IN1
rd_reg_addr1[3] => Mux33.IN1
rd_reg_addr1[3] => Mux34.IN1
rd_reg_addr1[3] => Mux35.IN1
rd_reg_addr1[3] => Mux36.IN1
rd_reg_addr1[3] => Mux37.IN1
rd_reg_addr1[3] => Mux38.IN1
rd_reg_addr1[3] => Mux39.IN1
rd_reg_addr1[3] => Mux40.IN1
rd_reg_addr1[3] => Mux41.IN1
rd_reg_addr1[3] => Mux42.IN1
rd_reg_addr1[3] => Mux43.IN1
rd_reg_addr1[3] => Mux44.IN1
rd_reg_addr1[3] => Mux45.IN1
rd_reg_addr1[3] => Mux46.IN1
rd_reg_addr1[3] => Mux47.IN1
rd_reg_addr1[3] => Mux48.IN1
rd_reg_addr1[3] => Mux49.IN1
rd_reg_addr1[3] => Mux50.IN1
rd_reg_addr1[3] => Mux51.IN1
rd_reg_addr1[3] => Mux52.IN1
rd_reg_addr1[3] => Mux53.IN1
rd_reg_addr1[3] => Mux54.IN1
rd_reg_addr1[3] => Mux55.IN1
rd_reg_addr1[3] => Mux56.IN1
rd_reg_addr1[3] => Mux57.IN1
rd_reg_addr1[3] => Mux58.IN1
rd_reg_addr1[3] => Mux59.IN1
rd_reg_addr1[3] => Mux60.IN1
rd_reg_addr1[3] => Mux61.IN1
rd_reg_addr1[3] => Mux62.IN1
rd_reg_addr1[3] => Mux63.IN1
rd_reg_addr1[4] => Mux32.IN0
rd_reg_addr1[4] => Mux33.IN0
rd_reg_addr1[4] => Mux34.IN0
rd_reg_addr1[4] => Mux35.IN0
rd_reg_addr1[4] => Mux36.IN0
rd_reg_addr1[4] => Mux37.IN0
rd_reg_addr1[4] => Mux38.IN0
rd_reg_addr1[4] => Mux39.IN0
rd_reg_addr1[4] => Mux40.IN0
rd_reg_addr1[4] => Mux41.IN0
rd_reg_addr1[4] => Mux42.IN0
rd_reg_addr1[4] => Mux43.IN0
rd_reg_addr1[4] => Mux44.IN0
rd_reg_addr1[4] => Mux45.IN0
rd_reg_addr1[4] => Mux46.IN0
rd_reg_addr1[4] => Mux47.IN0
rd_reg_addr1[4] => Mux48.IN0
rd_reg_addr1[4] => Mux49.IN0
rd_reg_addr1[4] => Mux50.IN0
rd_reg_addr1[4] => Mux51.IN0
rd_reg_addr1[4] => Mux52.IN0
rd_reg_addr1[4] => Mux53.IN0
rd_reg_addr1[4] => Mux54.IN0
rd_reg_addr1[4] => Mux55.IN0
rd_reg_addr1[4] => Mux56.IN0
rd_reg_addr1[4] => Mux57.IN0
rd_reg_addr1[4] => Mux58.IN0
rd_reg_addr1[4] => Mux59.IN0
rd_reg_addr1[4] => Mux60.IN0
rd_reg_addr1[4] => Mux61.IN0
rd_reg_addr1[4] => Mux62.IN0
rd_reg_addr1[4] => Mux63.IN0
wr_reg_addr[0] => Decoder0.IN4
wr_reg_addr[0] => Equal0.IN4
wr_reg_addr[1] => Decoder0.IN3
wr_reg_addr[1] => Equal0.IN3
wr_reg_addr[2] => Decoder0.IN2
wr_reg_addr[2] => Equal0.IN2
wr_reg_addr[3] => Decoder0.IN1
wr_reg_addr[3] => Equal0.IN1
wr_reg_addr[4] => Decoder0.IN0
wr_reg_addr[4] => Equal0.IN0
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[0] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[1] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[2] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[3] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[4] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[5] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[6] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[7] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[8] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[9] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[10] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[11] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[12] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[13] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[14] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[15] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[16] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[17] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[18] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[19] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[20] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[21] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[22] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[23] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[24] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[25] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[26] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[27] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[28] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[29] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[30] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_data[31] => regs.DATAB
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs.OUTPUTSELECT
wr_reg_en => regs[31][0].ENA
wr_reg_en => regs[31][1].ENA
wr_reg_en => regs[31][2].ENA
wr_reg_en => regs[31][3].ENA
wr_reg_en => regs[31][4].ENA
wr_reg_en => regs[31][5].ENA
wr_reg_en => regs[31][6].ENA
wr_reg_en => regs[31][7].ENA
wr_reg_en => regs[31][8].ENA
wr_reg_en => regs[31][9].ENA
wr_reg_en => regs[31][10].ENA
wr_reg_en => regs[31][11].ENA
wr_reg_en => regs[31][12].ENA
wr_reg_en => regs[31][13].ENA
wr_reg_en => regs[31][14].ENA
wr_reg_en => regs[31][15].ENA
wr_reg_en => regs[31][16].ENA
wr_reg_en => regs[31][17].ENA
wr_reg_en => regs[31][18].ENA
wr_reg_en => regs[31][19].ENA
wr_reg_en => regs[31][20].ENA
wr_reg_en => regs[31][21].ENA
wr_reg_en => regs[31][22].ENA
wr_reg_en => regs[31][23].ENA
wr_reg_en => regs[31][24].ENA
wr_reg_en => regs[31][25].ENA
wr_reg_en => regs[31][26].ENA
wr_reg_en => regs[31][27].ENA
wr_reg_en => regs[31][28].ENA
wr_reg_en => regs[31][29].ENA
wr_reg_en => regs[31][30].ENA
wr_reg_en => regs[31][31].ENA
wr_reg_en => regs[30][0].ENA
wr_reg_en => regs[30][1].ENA
wr_reg_en => regs[30][2].ENA
wr_reg_en => regs[30][3].ENA
wr_reg_en => regs[30][4].ENA
wr_reg_en => regs[30][5].ENA
wr_reg_en => regs[30][6].ENA
wr_reg_en => regs[30][7].ENA
wr_reg_en => regs[30][8].ENA
wr_reg_en => regs[30][9].ENA
wr_reg_en => regs[30][10].ENA
wr_reg_en => regs[30][11].ENA
wr_reg_en => regs[30][12].ENA
wr_reg_en => regs[30][13].ENA
wr_reg_en => regs[30][14].ENA
wr_reg_en => regs[30][15].ENA
wr_reg_en => regs[30][16].ENA
wr_reg_en => regs[30][17].ENA
wr_reg_en => regs[30][18].ENA
wr_reg_en => regs[30][19].ENA
wr_reg_en => regs[30][20].ENA
wr_reg_en => regs[30][21].ENA
wr_reg_en => regs[30][22].ENA
wr_reg_en => regs[30][23].ENA
wr_reg_en => regs[30][24].ENA
wr_reg_en => regs[30][25].ENA
wr_reg_en => regs[30][26].ENA
wr_reg_en => regs[30][27].ENA
wr_reg_en => regs[30][28].ENA
wr_reg_en => regs[30][29].ENA
wr_reg_en => regs[30][30].ENA
wr_reg_en => regs[30][31].ENA
wr_reg_en => regs[29][0].ENA
wr_reg_en => regs[29][1].ENA
wr_reg_en => regs[29][2].ENA
wr_reg_en => regs[29][3].ENA
wr_reg_en => regs[29][4].ENA
wr_reg_en => regs[29][5].ENA
wr_reg_en => regs[29][6].ENA
wr_reg_en => regs[29][7].ENA
wr_reg_en => regs[29][8].ENA
wr_reg_en => regs[29][9].ENA
wr_reg_en => regs[29][10].ENA
wr_reg_en => regs[29][11].ENA
wr_reg_en => regs[29][12].ENA
wr_reg_en => regs[29][13].ENA
wr_reg_en => regs[29][14].ENA
wr_reg_en => regs[29][15].ENA
wr_reg_en => regs[29][16].ENA
wr_reg_en => regs[29][17].ENA
wr_reg_en => regs[29][18].ENA
wr_reg_en => regs[29][19].ENA
wr_reg_en => regs[29][20].ENA
wr_reg_en => regs[29][21].ENA
wr_reg_en => regs[29][22].ENA
wr_reg_en => regs[29][23].ENA
wr_reg_en => regs[29][24].ENA
wr_reg_en => regs[29][25].ENA
wr_reg_en => regs[29][26].ENA
wr_reg_en => regs[29][27].ENA
wr_reg_en => regs[29][28].ENA
wr_reg_en => regs[29][29].ENA
wr_reg_en => regs[29][30].ENA
wr_reg_en => regs[29][31].ENA
wr_reg_en => regs[28][0].ENA
wr_reg_en => regs[28][1].ENA
wr_reg_en => regs[28][2].ENA
wr_reg_en => regs[28][3].ENA
wr_reg_en => regs[28][4].ENA
wr_reg_en => regs[28][5].ENA
wr_reg_en => regs[28][6].ENA
wr_reg_en => regs[28][7].ENA
wr_reg_en => regs[28][8].ENA
wr_reg_en => regs[28][9].ENA
wr_reg_en => regs[28][10].ENA
wr_reg_en => regs[28][11].ENA
wr_reg_en => regs[28][12].ENA
wr_reg_en => regs[28][13].ENA
wr_reg_en => regs[28][14].ENA
wr_reg_en => regs[28][15].ENA
wr_reg_en => regs[28][16].ENA
wr_reg_en => regs[28][17].ENA
wr_reg_en => regs[28][18].ENA
wr_reg_en => regs[28][19].ENA
wr_reg_en => regs[28][20].ENA
wr_reg_en => regs[28][21].ENA
wr_reg_en => regs[28][22].ENA
wr_reg_en => regs[28][23].ENA
wr_reg_en => regs[28][24].ENA
wr_reg_en => regs[28][25].ENA
wr_reg_en => regs[28][26].ENA
wr_reg_en => regs[28][27].ENA
wr_reg_en => regs[28][28].ENA
wr_reg_en => regs[28][29].ENA
wr_reg_en => regs[28][30].ENA
wr_reg_en => regs[28][31].ENA
wr_reg_en => regs[27][0].ENA
wr_reg_en => regs[27][1].ENA
wr_reg_en => regs[27][2].ENA
wr_reg_en => regs[27][3].ENA
wr_reg_en => regs[27][4].ENA
wr_reg_en => regs[27][5].ENA
wr_reg_en => regs[27][6].ENA
wr_reg_en => regs[27][7].ENA
wr_reg_en => regs[27][8].ENA
wr_reg_en => regs[27][9].ENA
wr_reg_en => regs[27][10].ENA
wr_reg_en => regs[27][11].ENA
wr_reg_en => regs[27][12].ENA
wr_reg_en => regs[27][13].ENA
wr_reg_en => regs[27][14].ENA
wr_reg_en => regs[27][15].ENA
wr_reg_en => regs[27][16].ENA
wr_reg_en => regs[27][17].ENA
wr_reg_en => regs[27][18].ENA
wr_reg_en => regs[27][19].ENA
wr_reg_en => regs[27][20].ENA
wr_reg_en => regs[27][21].ENA
wr_reg_en => regs[27][22].ENA
wr_reg_en => regs[27][23].ENA
wr_reg_en => regs[27][24].ENA
wr_reg_en => regs[27][25].ENA
wr_reg_en => regs[27][26].ENA
wr_reg_en => regs[27][27].ENA
wr_reg_en => regs[27][28].ENA
wr_reg_en => regs[27][29].ENA
wr_reg_en => regs[27][30].ENA
wr_reg_en => regs[27][31].ENA
wr_reg_en => regs[26][0].ENA
wr_reg_en => regs[26][1].ENA
wr_reg_en => regs[26][2].ENA
wr_reg_en => regs[26][3].ENA
wr_reg_en => regs[26][4].ENA
wr_reg_en => regs[26][5].ENA
wr_reg_en => regs[26][6].ENA
wr_reg_en => regs[26][7].ENA
wr_reg_en => regs[26][8].ENA
wr_reg_en => regs[26][9].ENA
wr_reg_en => regs[26][10].ENA
wr_reg_en => regs[26][11].ENA
wr_reg_en => regs[26][12].ENA
wr_reg_en => regs[26][13].ENA
wr_reg_en => regs[26][14].ENA
wr_reg_en => regs[26][15].ENA
wr_reg_en => regs[26][16].ENA
wr_reg_en => regs[26][17].ENA
wr_reg_en => regs[26][18].ENA
wr_reg_en => regs[26][19].ENA
wr_reg_en => regs[26][20].ENA
wr_reg_en => regs[26][21].ENA
wr_reg_en => regs[26][22].ENA
wr_reg_en => regs[26][23].ENA
wr_reg_en => regs[26][24].ENA
wr_reg_en => regs[26][25].ENA
wr_reg_en => regs[26][26].ENA
wr_reg_en => regs[26][27].ENA
wr_reg_en => regs[26][28].ENA
wr_reg_en => regs[26][29].ENA
wr_reg_en => regs[26][30].ENA
wr_reg_en => regs[26][31].ENA
wr_reg_en => regs[25][0].ENA
wr_reg_en => regs[25][1].ENA
wr_reg_en => regs[25][2].ENA
wr_reg_en => regs[25][3].ENA
wr_reg_en => regs[25][4].ENA
wr_reg_en => regs[25][5].ENA
wr_reg_en => regs[25][6].ENA
wr_reg_en => regs[25][7].ENA
wr_reg_en => regs[25][8].ENA
wr_reg_en => regs[25][9].ENA
wr_reg_en => regs[25][10].ENA
wr_reg_en => regs[25][11].ENA
wr_reg_en => regs[25][12].ENA
wr_reg_en => regs[25][13].ENA
wr_reg_en => regs[25][14].ENA
wr_reg_en => regs[25][15].ENA
wr_reg_en => regs[25][16].ENA
wr_reg_en => regs[25][17].ENA
wr_reg_en => regs[25][18].ENA
wr_reg_en => regs[25][19].ENA
wr_reg_en => regs[25][20].ENA
wr_reg_en => regs[25][21].ENA
wr_reg_en => regs[25][22].ENA
wr_reg_en => regs[25][23].ENA
wr_reg_en => regs[25][24].ENA
wr_reg_en => regs[25][25].ENA
wr_reg_en => regs[25][26].ENA
wr_reg_en => regs[25][27].ENA
wr_reg_en => regs[25][28].ENA
wr_reg_en => regs[25][29].ENA
wr_reg_en => regs[25][30].ENA
wr_reg_en => regs[25][31].ENA
wr_reg_en => regs[24][0].ENA
wr_reg_en => regs[24][1].ENA
wr_reg_en => regs[24][2].ENA
wr_reg_en => regs[24][3].ENA
wr_reg_en => regs[24][4].ENA
wr_reg_en => regs[24][5].ENA
wr_reg_en => regs[24][6].ENA
wr_reg_en => regs[24][7].ENA
wr_reg_en => regs[24][8].ENA
wr_reg_en => regs[24][9].ENA
wr_reg_en => regs[24][10].ENA
wr_reg_en => regs[24][11].ENA
wr_reg_en => regs[24][12].ENA
wr_reg_en => regs[24][13].ENA
wr_reg_en => regs[24][14].ENA
wr_reg_en => regs[24][15].ENA
wr_reg_en => regs[24][16].ENA
wr_reg_en => regs[24][17].ENA
wr_reg_en => regs[24][18].ENA
wr_reg_en => regs[24][19].ENA
wr_reg_en => regs[24][20].ENA
wr_reg_en => regs[24][21].ENA
wr_reg_en => regs[24][22].ENA
wr_reg_en => regs[24][23].ENA
wr_reg_en => regs[24][24].ENA
wr_reg_en => regs[24][25].ENA
wr_reg_en => regs[24][26].ENA
wr_reg_en => regs[24][27].ENA
wr_reg_en => regs[24][28].ENA
wr_reg_en => regs[24][29].ENA
wr_reg_en => regs[24][30].ENA
wr_reg_en => regs[24][31].ENA
wr_reg_en => regs[23][0].ENA
wr_reg_en => regs[23][1].ENA
wr_reg_en => regs[23][2].ENA
wr_reg_en => regs[23][3].ENA
wr_reg_en => regs[23][4].ENA
wr_reg_en => regs[23][5].ENA
wr_reg_en => regs[23][6].ENA
wr_reg_en => regs[23][7].ENA
wr_reg_en => regs[23][8].ENA
wr_reg_en => regs[23][9].ENA
wr_reg_en => regs[23][10].ENA
wr_reg_en => regs[23][11].ENA
wr_reg_en => regs[23][12].ENA
wr_reg_en => regs[23][13].ENA
wr_reg_en => regs[23][14].ENA
wr_reg_en => regs[23][15].ENA
wr_reg_en => regs[23][16].ENA
wr_reg_en => regs[23][17].ENA
wr_reg_en => regs[23][18].ENA
wr_reg_en => regs[23][19].ENA
wr_reg_en => regs[23][20].ENA
wr_reg_en => regs[23][21].ENA
wr_reg_en => regs[23][22].ENA
wr_reg_en => regs[23][23].ENA
wr_reg_en => regs[23][24].ENA
wr_reg_en => regs[23][25].ENA
wr_reg_en => regs[23][26].ENA
wr_reg_en => regs[23][27].ENA
wr_reg_en => regs[23][28].ENA
wr_reg_en => regs[23][29].ENA
wr_reg_en => regs[23][30].ENA
wr_reg_en => regs[23][31].ENA
wr_reg_en => regs[22][0].ENA
wr_reg_en => regs[22][1].ENA
wr_reg_en => regs[22][2].ENA
wr_reg_en => regs[22][3].ENA
wr_reg_en => regs[22][4].ENA
wr_reg_en => regs[22][5].ENA
wr_reg_en => regs[22][6].ENA
wr_reg_en => regs[22][7].ENA
wr_reg_en => regs[22][8].ENA
wr_reg_en => regs[22][9].ENA
wr_reg_en => regs[22][10].ENA
wr_reg_en => regs[22][11].ENA
wr_reg_en => regs[22][12].ENA
wr_reg_en => regs[22][13].ENA
wr_reg_en => regs[22][14].ENA
wr_reg_en => regs[22][15].ENA
wr_reg_en => regs[22][16].ENA
wr_reg_en => regs[22][17].ENA
wr_reg_en => regs[22][18].ENA
wr_reg_en => regs[22][19].ENA
wr_reg_en => regs[22][20].ENA
wr_reg_en => regs[22][21].ENA
wr_reg_en => regs[22][22].ENA
wr_reg_en => regs[22][23].ENA
wr_reg_en => regs[22][24].ENA
wr_reg_en => regs[22][25].ENA
wr_reg_en => regs[22][26].ENA
wr_reg_en => regs[22][27].ENA
wr_reg_en => regs[22][28].ENA
wr_reg_en => regs[22][29].ENA
wr_reg_en => regs[22][30].ENA
wr_reg_en => regs[22][31].ENA
wr_reg_en => regs[21][0].ENA
wr_reg_en => regs[21][1].ENA
wr_reg_en => regs[21][2].ENA
wr_reg_en => regs[21][3].ENA
wr_reg_en => regs[21][4].ENA
wr_reg_en => regs[21][5].ENA
wr_reg_en => regs[21][6].ENA
wr_reg_en => regs[21][7].ENA
wr_reg_en => regs[21][8].ENA
wr_reg_en => regs[21][9].ENA
wr_reg_en => regs[21][10].ENA
wr_reg_en => regs[21][11].ENA
wr_reg_en => regs[21][12].ENA
wr_reg_en => regs[21][13].ENA
wr_reg_en => regs[21][14].ENA
wr_reg_en => regs[21][15].ENA
wr_reg_en => regs[21][16].ENA
wr_reg_en => regs[21][17].ENA
wr_reg_en => regs[21][18].ENA
wr_reg_en => regs[21][19].ENA
wr_reg_en => regs[21][20].ENA
wr_reg_en => regs[21][21].ENA
wr_reg_en => regs[21][22].ENA
wr_reg_en => regs[21][23].ENA
wr_reg_en => regs[21][24].ENA
wr_reg_en => regs[21][25].ENA
wr_reg_en => regs[21][26].ENA
wr_reg_en => regs[21][27].ENA
wr_reg_en => regs[21][28].ENA
wr_reg_en => regs[21][29].ENA
wr_reg_en => regs[21][30].ENA
wr_reg_en => regs[21][31].ENA
wr_reg_en => regs[20][0].ENA
wr_reg_en => regs[20][1].ENA
wr_reg_en => regs[20][2].ENA
wr_reg_en => regs[20][3].ENA
wr_reg_en => regs[20][4].ENA
wr_reg_en => regs[20][5].ENA
wr_reg_en => regs[20][6].ENA
wr_reg_en => regs[20][7].ENA
wr_reg_en => regs[20][8].ENA
wr_reg_en => regs[20][9].ENA
wr_reg_en => regs[20][10].ENA
wr_reg_en => regs[20][11].ENA
wr_reg_en => regs[20][12].ENA
wr_reg_en => regs[20][13].ENA
wr_reg_en => regs[20][14].ENA
wr_reg_en => regs[20][15].ENA
wr_reg_en => regs[20][16].ENA
wr_reg_en => regs[20][17].ENA
wr_reg_en => regs[20][18].ENA
wr_reg_en => regs[20][19].ENA
wr_reg_en => regs[20][20].ENA
wr_reg_en => regs[20][21].ENA
wr_reg_en => regs[20][22].ENA
wr_reg_en => regs[20][23].ENA
wr_reg_en => regs[20][24].ENA
wr_reg_en => regs[20][25].ENA
wr_reg_en => regs[20][26].ENA
wr_reg_en => regs[20][27].ENA
wr_reg_en => regs[20][28].ENA
wr_reg_en => regs[20][29].ENA
wr_reg_en => regs[20][30].ENA
wr_reg_en => regs[20][31].ENA
wr_reg_en => regs[19][0].ENA
wr_reg_en => regs[19][1].ENA
wr_reg_en => regs[19][2].ENA
wr_reg_en => regs[19][3].ENA
wr_reg_en => regs[19][4].ENA
wr_reg_en => regs[19][5].ENA
wr_reg_en => regs[19][6].ENA
wr_reg_en => regs[19][7].ENA
wr_reg_en => regs[19][8].ENA
wr_reg_en => regs[19][9].ENA
wr_reg_en => regs[19][10].ENA
wr_reg_en => regs[19][11].ENA
wr_reg_en => regs[19][12].ENA
wr_reg_en => regs[19][13].ENA
wr_reg_en => regs[19][14].ENA
wr_reg_en => regs[19][15].ENA
wr_reg_en => regs[19][16].ENA
wr_reg_en => regs[19][17].ENA
wr_reg_en => regs[19][18].ENA
wr_reg_en => regs[19][19].ENA
wr_reg_en => regs[19][20].ENA
wr_reg_en => regs[19][21].ENA
wr_reg_en => regs[19][22].ENA
wr_reg_en => regs[19][23].ENA
wr_reg_en => regs[19][24].ENA
wr_reg_en => regs[19][25].ENA
wr_reg_en => regs[19][26].ENA
wr_reg_en => regs[19][27].ENA
wr_reg_en => regs[19][28].ENA
wr_reg_en => regs[19][29].ENA
wr_reg_en => regs[19][30].ENA
wr_reg_en => regs[19][31].ENA
wr_reg_en => regs[18][0].ENA
wr_reg_en => regs[18][1].ENA
wr_reg_en => regs[18][2].ENA
wr_reg_en => regs[18][3].ENA
wr_reg_en => regs[18][4].ENA
wr_reg_en => regs[18][5].ENA
wr_reg_en => regs[18][6].ENA
wr_reg_en => regs[18][7].ENA
wr_reg_en => regs[18][8].ENA
wr_reg_en => regs[18][9].ENA
wr_reg_en => regs[18][10].ENA
wr_reg_en => regs[18][11].ENA
wr_reg_en => regs[18][12].ENA
wr_reg_en => regs[18][13].ENA
wr_reg_en => regs[18][14].ENA
wr_reg_en => regs[18][15].ENA
wr_reg_en => regs[18][16].ENA
wr_reg_en => regs[18][17].ENA
wr_reg_en => regs[18][18].ENA
wr_reg_en => regs[18][19].ENA
wr_reg_en => regs[18][20].ENA
wr_reg_en => regs[18][21].ENA
wr_reg_en => regs[18][22].ENA
wr_reg_en => regs[18][23].ENA
wr_reg_en => regs[18][24].ENA
wr_reg_en => regs[18][25].ENA
wr_reg_en => regs[18][26].ENA
wr_reg_en => regs[18][27].ENA
wr_reg_en => regs[18][28].ENA
wr_reg_en => regs[18][29].ENA
wr_reg_en => regs[18][30].ENA
wr_reg_en => regs[18][31].ENA
wr_reg_en => regs[17][0].ENA
wr_reg_en => regs[17][1].ENA
wr_reg_en => regs[17][2].ENA
wr_reg_en => regs[17][3].ENA
wr_reg_en => regs[17][4].ENA
wr_reg_en => regs[17][5].ENA
wr_reg_en => regs[17][6].ENA
wr_reg_en => regs[17][7].ENA
wr_reg_en => regs[17][8].ENA
wr_reg_en => regs[17][9].ENA
wr_reg_en => regs[17][10].ENA
wr_reg_en => regs[17][11].ENA
wr_reg_en => regs[17][12].ENA
wr_reg_en => regs[17][13].ENA
wr_reg_en => regs[17][14].ENA
wr_reg_en => regs[17][15].ENA
wr_reg_en => regs[17][16].ENA
wr_reg_en => regs[17][17].ENA
wr_reg_en => regs[17][18].ENA
wr_reg_en => regs[17][19].ENA
wr_reg_en => regs[17][20].ENA
wr_reg_en => regs[17][21].ENA
wr_reg_en => regs[17][22].ENA
wr_reg_en => regs[17][23].ENA
wr_reg_en => regs[17][24].ENA
wr_reg_en => regs[17][25].ENA
wr_reg_en => regs[17][26].ENA
wr_reg_en => regs[17][27].ENA
wr_reg_en => regs[17][28].ENA
wr_reg_en => regs[17][29].ENA
wr_reg_en => regs[17][30].ENA
wr_reg_en => regs[17][31].ENA
wr_reg_en => regs[16][0].ENA
wr_reg_en => regs[16][1].ENA
wr_reg_en => regs[16][2].ENA
wr_reg_en => regs[16][3].ENA
wr_reg_en => regs[16][4].ENA
wr_reg_en => regs[16][5].ENA
wr_reg_en => regs[16][6].ENA
wr_reg_en => regs[16][7].ENA
wr_reg_en => regs[16][8].ENA
wr_reg_en => regs[16][9].ENA
wr_reg_en => regs[16][10].ENA
wr_reg_en => regs[16][11].ENA
wr_reg_en => regs[16][12].ENA
wr_reg_en => regs[16][13].ENA
wr_reg_en => regs[16][14].ENA
wr_reg_en => regs[16][15].ENA
wr_reg_en => regs[16][16].ENA
wr_reg_en => regs[16][17].ENA
wr_reg_en => regs[16][18].ENA
wr_reg_en => regs[16][19].ENA
wr_reg_en => regs[16][20].ENA
wr_reg_en => regs[16][21].ENA
wr_reg_en => regs[16][22].ENA
wr_reg_en => regs[16][23].ENA
wr_reg_en => regs[16][24].ENA
wr_reg_en => regs[16][25].ENA
wr_reg_en => regs[16][26].ENA
wr_reg_en => regs[16][27].ENA
wr_reg_en => regs[16][28].ENA
wr_reg_en => regs[16][29].ENA
wr_reg_en => regs[16][30].ENA
wr_reg_en => regs[16][31].ENA
wr_reg_en => regs[15][0].ENA
wr_reg_en => regs[15][1].ENA
wr_reg_en => regs[15][2].ENA
wr_reg_en => regs[15][3].ENA
wr_reg_en => regs[15][4].ENA
wr_reg_en => regs[15][5].ENA
wr_reg_en => regs[15][6].ENA
wr_reg_en => regs[15][7].ENA
wr_reg_en => regs[15][8].ENA
wr_reg_en => regs[15][9].ENA
wr_reg_en => regs[15][10].ENA
wr_reg_en => regs[15][11].ENA
wr_reg_en => regs[15][12].ENA
wr_reg_en => regs[15][13].ENA
wr_reg_en => regs[15][14].ENA
wr_reg_en => regs[15][15].ENA
wr_reg_en => regs[15][16].ENA
wr_reg_en => regs[15][17].ENA
wr_reg_en => regs[15][18].ENA
wr_reg_en => regs[15][19].ENA
wr_reg_en => regs[15][20].ENA
wr_reg_en => regs[15][21].ENA
wr_reg_en => regs[15][22].ENA
wr_reg_en => regs[15][23].ENA
wr_reg_en => regs[15][24].ENA
wr_reg_en => regs[15][25].ENA
wr_reg_en => regs[15][26].ENA
wr_reg_en => regs[15][27].ENA
wr_reg_en => regs[15][28].ENA
wr_reg_en => regs[15][29].ENA
wr_reg_en => regs[15][30].ENA
wr_reg_en => regs[15][31].ENA
wr_reg_en => regs[14][0].ENA
wr_reg_en => regs[14][1].ENA
wr_reg_en => regs[14][2].ENA
wr_reg_en => regs[14][3].ENA
wr_reg_en => regs[14][4].ENA
wr_reg_en => regs[14][5].ENA
wr_reg_en => regs[14][6].ENA
wr_reg_en => regs[14][7].ENA
wr_reg_en => regs[14][8].ENA
wr_reg_en => regs[14][9].ENA
wr_reg_en => regs[14][10].ENA
wr_reg_en => regs[14][11].ENA
wr_reg_en => regs[14][12].ENA
wr_reg_en => regs[14][13].ENA
wr_reg_en => regs[14][14].ENA
wr_reg_en => regs[14][15].ENA
wr_reg_en => regs[14][16].ENA
wr_reg_en => regs[14][17].ENA
wr_reg_en => regs[14][18].ENA
wr_reg_en => regs[14][19].ENA
wr_reg_en => regs[14][20].ENA
wr_reg_en => regs[14][21].ENA
wr_reg_en => regs[14][22].ENA
wr_reg_en => regs[14][23].ENA
wr_reg_en => regs[14][24].ENA
wr_reg_en => regs[14][25].ENA
wr_reg_en => regs[14][26].ENA
wr_reg_en => regs[14][27].ENA
wr_reg_en => regs[14][28].ENA
wr_reg_en => regs[14][29].ENA
wr_reg_en => regs[14][30].ENA
wr_reg_en => regs[14][31].ENA
wr_reg_en => regs[13][0].ENA
wr_reg_en => regs[13][1].ENA
wr_reg_en => regs[13][2].ENA
wr_reg_en => regs[13][3].ENA
wr_reg_en => regs[13][4].ENA
wr_reg_en => regs[13][5].ENA
wr_reg_en => regs[13][6].ENA
wr_reg_en => regs[13][7].ENA
wr_reg_en => regs[13][8].ENA
wr_reg_en => regs[13][9].ENA
wr_reg_en => regs[13][10].ENA
wr_reg_en => regs[13][11].ENA
wr_reg_en => regs[13][12].ENA
wr_reg_en => regs[13][13].ENA
wr_reg_en => regs[13][14].ENA
wr_reg_en => regs[13][15].ENA
wr_reg_en => regs[13][16].ENA
wr_reg_en => regs[13][17].ENA
wr_reg_en => regs[13][18].ENA
wr_reg_en => regs[13][19].ENA
wr_reg_en => regs[13][20].ENA
wr_reg_en => regs[13][21].ENA
wr_reg_en => regs[13][22].ENA
wr_reg_en => regs[13][23].ENA
wr_reg_en => regs[13][24].ENA
wr_reg_en => regs[13][25].ENA
wr_reg_en => regs[13][26].ENA
wr_reg_en => regs[13][27].ENA
wr_reg_en => regs[13][28].ENA
wr_reg_en => regs[13][29].ENA
wr_reg_en => regs[13][30].ENA
wr_reg_en => regs[13][31].ENA
wr_reg_en => regs[12][0].ENA
wr_reg_en => regs[12][1].ENA
wr_reg_en => regs[12][2].ENA
wr_reg_en => regs[12][3].ENA
wr_reg_en => regs[12][4].ENA
wr_reg_en => regs[12][5].ENA
wr_reg_en => regs[12][6].ENA
wr_reg_en => regs[12][7].ENA
wr_reg_en => regs[12][8].ENA
wr_reg_en => regs[12][9].ENA
wr_reg_en => regs[12][10].ENA
wr_reg_en => regs[12][11].ENA
wr_reg_en => regs[12][12].ENA
wr_reg_en => regs[12][13].ENA
wr_reg_en => regs[12][14].ENA
wr_reg_en => regs[12][15].ENA
wr_reg_en => regs[12][16].ENA
wr_reg_en => regs[12][17].ENA
wr_reg_en => regs[12][18].ENA
wr_reg_en => regs[12][19].ENA
wr_reg_en => regs[12][20].ENA
wr_reg_en => regs[12][21].ENA
wr_reg_en => regs[12][22].ENA
wr_reg_en => regs[12][23].ENA
wr_reg_en => regs[12][24].ENA
wr_reg_en => regs[12][25].ENA
wr_reg_en => regs[12][26].ENA
wr_reg_en => regs[12][27].ENA
wr_reg_en => regs[12][28].ENA
wr_reg_en => regs[12][29].ENA
wr_reg_en => regs[12][30].ENA
wr_reg_en => regs[12][31].ENA
wr_reg_en => regs[11][0].ENA
wr_reg_en => regs[11][1].ENA
wr_reg_en => regs[11][2].ENA
wr_reg_en => regs[11][3].ENA
wr_reg_en => regs[11][4].ENA
wr_reg_en => regs[11][5].ENA
wr_reg_en => regs[11][6].ENA
wr_reg_en => regs[11][7].ENA
wr_reg_en => regs[11][8].ENA
wr_reg_en => regs[11][9].ENA
wr_reg_en => regs[11][10].ENA
wr_reg_en => regs[11][11].ENA
wr_reg_en => regs[11][12].ENA
wr_reg_en => regs[11][13].ENA
wr_reg_en => regs[11][14].ENA
wr_reg_en => regs[11][15].ENA
wr_reg_en => regs[11][16].ENA
wr_reg_en => regs[11][17].ENA
wr_reg_en => regs[11][18].ENA
wr_reg_en => regs[11][19].ENA
wr_reg_en => regs[11][20].ENA
wr_reg_en => regs[11][21].ENA
wr_reg_en => regs[11][22].ENA
wr_reg_en => regs[11][23].ENA
wr_reg_en => regs[11][24].ENA
wr_reg_en => regs[11][25].ENA
wr_reg_en => regs[11][26].ENA
wr_reg_en => regs[11][27].ENA
wr_reg_en => regs[11][28].ENA
wr_reg_en => regs[11][29].ENA
wr_reg_en => regs[11][30].ENA
wr_reg_en => regs[11][31].ENA
wr_reg_en => regs[10][0].ENA
wr_reg_en => regs[10][1].ENA
wr_reg_en => regs[10][2].ENA
wr_reg_en => regs[10][3].ENA
wr_reg_en => regs[10][4].ENA
wr_reg_en => regs[10][5].ENA
wr_reg_en => regs[10][6].ENA
wr_reg_en => regs[10][7].ENA
wr_reg_en => regs[10][8].ENA
wr_reg_en => regs[10][9].ENA
wr_reg_en => regs[10][10].ENA
wr_reg_en => regs[10][11].ENA
wr_reg_en => regs[10][12].ENA
wr_reg_en => regs[10][13].ENA
wr_reg_en => regs[10][14].ENA
wr_reg_en => regs[10][15].ENA
wr_reg_en => regs[10][16].ENA
wr_reg_en => regs[10][17].ENA
wr_reg_en => regs[10][18].ENA
wr_reg_en => regs[10][19].ENA
wr_reg_en => regs[10][20].ENA
wr_reg_en => regs[10][21].ENA
wr_reg_en => regs[10][22].ENA
wr_reg_en => regs[10][23].ENA
wr_reg_en => regs[10][24].ENA
wr_reg_en => regs[10][25].ENA
wr_reg_en => regs[10][26].ENA
wr_reg_en => regs[10][27].ENA
wr_reg_en => regs[10][28].ENA
wr_reg_en => regs[10][29].ENA
wr_reg_en => regs[10][30].ENA
wr_reg_en => regs[10][31].ENA
wr_reg_en => regs[9][0].ENA
wr_reg_en => regs[9][1].ENA
wr_reg_en => regs[9][2].ENA
wr_reg_en => regs[9][3].ENA
wr_reg_en => regs[9][4].ENA
wr_reg_en => regs[9][5].ENA
wr_reg_en => regs[9][6].ENA
wr_reg_en => regs[9][7].ENA
wr_reg_en => regs[9][8].ENA
wr_reg_en => regs[9][9].ENA
wr_reg_en => regs[9][10].ENA
wr_reg_en => regs[9][11].ENA
wr_reg_en => regs[9][12].ENA
wr_reg_en => regs[9][13].ENA
wr_reg_en => regs[9][14].ENA
wr_reg_en => regs[9][15].ENA
wr_reg_en => regs[9][16].ENA
wr_reg_en => regs[9][17].ENA
wr_reg_en => regs[9][18].ENA
wr_reg_en => regs[9][19].ENA
wr_reg_en => regs[9][20].ENA
wr_reg_en => regs[9][21].ENA
wr_reg_en => regs[9][22].ENA
wr_reg_en => regs[9][23].ENA
wr_reg_en => regs[9][24].ENA
wr_reg_en => regs[9][25].ENA
wr_reg_en => regs[9][26].ENA
wr_reg_en => regs[9][27].ENA
wr_reg_en => regs[9][28].ENA
wr_reg_en => regs[9][29].ENA
wr_reg_en => regs[9][30].ENA
wr_reg_en => regs[9][31].ENA
wr_reg_en => regs[8][0].ENA
wr_reg_en => regs[8][1].ENA
wr_reg_en => regs[8][2].ENA
wr_reg_en => regs[8][3].ENA
wr_reg_en => regs[8][4].ENA
wr_reg_en => regs[8][5].ENA
wr_reg_en => regs[8][6].ENA
wr_reg_en => regs[8][7].ENA
wr_reg_en => regs[8][8].ENA
wr_reg_en => regs[8][9].ENA
wr_reg_en => regs[8][10].ENA
wr_reg_en => regs[8][11].ENA
wr_reg_en => regs[8][12].ENA
wr_reg_en => regs[8][13].ENA
wr_reg_en => regs[8][14].ENA
wr_reg_en => regs[8][15].ENA
wr_reg_en => regs[8][16].ENA
wr_reg_en => regs[8][17].ENA
wr_reg_en => regs[8][18].ENA
wr_reg_en => regs[8][19].ENA
wr_reg_en => regs[8][20].ENA
wr_reg_en => regs[8][21].ENA
wr_reg_en => regs[8][22].ENA
wr_reg_en => regs[8][23].ENA
wr_reg_en => regs[8][24].ENA
wr_reg_en => regs[8][25].ENA
wr_reg_en => regs[8][26].ENA
wr_reg_en => regs[8][27].ENA
wr_reg_en => regs[8][28].ENA
wr_reg_en => regs[8][29].ENA
wr_reg_en => regs[8][30].ENA
wr_reg_en => regs[8][31].ENA
wr_reg_en => regs[7][0].ENA
wr_reg_en => regs[7][1].ENA
wr_reg_en => regs[7][2].ENA
wr_reg_en => regs[7][3].ENA
wr_reg_en => regs[7][4].ENA
wr_reg_en => regs[7][5].ENA
wr_reg_en => regs[7][6].ENA
wr_reg_en => regs[7][7].ENA
wr_reg_en => regs[7][8].ENA
wr_reg_en => regs[7][9].ENA
wr_reg_en => regs[7][10].ENA
wr_reg_en => regs[7][11].ENA
wr_reg_en => regs[7][12].ENA
wr_reg_en => regs[7][13].ENA
wr_reg_en => regs[7][14].ENA
wr_reg_en => regs[7][15].ENA
wr_reg_en => regs[7][16].ENA
wr_reg_en => regs[7][17].ENA
wr_reg_en => regs[7][18].ENA
wr_reg_en => regs[7][19].ENA
wr_reg_en => regs[7][20].ENA
wr_reg_en => regs[7][21].ENA
wr_reg_en => regs[7][22].ENA
wr_reg_en => regs[7][23].ENA
wr_reg_en => regs[7][24].ENA
wr_reg_en => regs[7][25].ENA
wr_reg_en => regs[7][26].ENA
wr_reg_en => regs[7][27].ENA
wr_reg_en => regs[7][28].ENA
wr_reg_en => regs[7][29].ENA
wr_reg_en => regs[7][30].ENA
wr_reg_en => regs[7][31].ENA
wr_reg_en => regs[6][0].ENA
wr_reg_en => regs[6][1].ENA
wr_reg_en => regs[6][2].ENA
wr_reg_en => regs[6][3].ENA
wr_reg_en => regs[6][4].ENA
wr_reg_en => regs[6][5].ENA
wr_reg_en => regs[6][6].ENA
wr_reg_en => regs[6][7].ENA
wr_reg_en => regs[6][8].ENA
wr_reg_en => regs[6][9].ENA
wr_reg_en => regs[6][10].ENA
wr_reg_en => regs[6][11].ENA
wr_reg_en => regs[6][12].ENA
wr_reg_en => regs[6][13].ENA
wr_reg_en => regs[6][14].ENA
wr_reg_en => regs[6][15].ENA
wr_reg_en => regs[6][16].ENA
wr_reg_en => regs[6][17].ENA
wr_reg_en => regs[6][18].ENA
wr_reg_en => regs[6][19].ENA
wr_reg_en => regs[6][20].ENA
wr_reg_en => regs[6][21].ENA
wr_reg_en => regs[6][22].ENA
wr_reg_en => regs[6][23].ENA
wr_reg_en => regs[6][24].ENA
wr_reg_en => regs[6][25].ENA
wr_reg_en => regs[6][26].ENA
wr_reg_en => regs[6][27].ENA
wr_reg_en => regs[6][28].ENA
wr_reg_en => regs[6][29].ENA
wr_reg_en => regs[6][30].ENA
wr_reg_en => regs[6][31].ENA
wr_reg_en => regs[5][0].ENA
wr_reg_en => regs[5][1].ENA
wr_reg_en => regs[5][2].ENA
wr_reg_en => regs[5][3].ENA
wr_reg_en => regs[5][4].ENA
wr_reg_en => regs[5][5].ENA
wr_reg_en => regs[5][6].ENA
wr_reg_en => regs[5][7].ENA
wr_reg_en => regs[5][8].ENA
wr_reg_en => regs[5][9].ENA
wr_reg_en => regs[5][10].ENA
wr_reg_en => regs[5][11].ENA
wr_reg_en => regs[5][12].ENA
wr_reg_en => regs[5][13].ENA
wr_reg_en => regs[5][14].ENA
wr_reg_en => regs[5][15].ENA
wr_reg_en => regs[5][16].ENA
wr_reg_en => regs[5][17].ENA
wr_reg_en => regs[5][18].ENA
wr_reg_en => regs[5][19].ENA
wr_reg_en => regs[5][20].ENA
wr_reg_en => regs[5][21].ENA
wr_reg_en => regs[5][22].ENA
wr_reg_en => regs[5][23].ENA
wr_reg_en => regs[5][24].ENA
wr_reg_en => regs[5][25].ENA
wr_reg_en => regs[5][26].ENA
wr_reg_en => regs[5][27].ENA
wr_reg_en => regs[5][28].ENA
wr_reg_en => regs[5][29].ENA
wr_reg_en => regs[5][30].ENA
wr_reg_en => regs[5][31].ENA
wr_reg_en => regs[4][0].ENA
wr_reg_en => regs[4][1].ENA
wr_reg_en => regs[4][2].ENA
wr_reg_en => regs[4][3].ENA
wr_reg_en => regs[4][4].ENA
wr_reg_en => regs[4][5].ENA
wr_reg_en => regs[4][6].ENA
wr_reg_en => regs[4][7].ENA
wr_reg_en => regs[4][8].ENA
wr_reg_en => regs[4][9].ENA
wr_reg_en => regs[4][10].ENA
wr_reg_en => regs[4][11].ENA
wr_reg_en => regs[4][12].ENA
wr_reg_en => regs[4][13].ENA
wr_reg_en => regs[4][14].ENA
wr_reg_en => regs[4][15].ENA
wr_reg_en => regs[4][16].ENA
wr_reg_en => regs[4][17].ENA
wr_reg_en => regs[4][18].ENA
wr_reg_en => regs[4][19].ENA
wr_reg_en => regs[4][20].ENA
wr_reg_en => regs[4][21].ENA
wr_reg_en => regs[4][22].ENA
wr_reg_en => regs[4][23].ENA
wr_reg_en => regs[4][24].ENA
wr_reg_en => regs[4][25].ENA
wr_reg_en => regs[4][26].ENA
wr_reg_en => regs[4][27].ENA
wr_reg_en => regs[4][28].ENA
wr_reg_en => regs[4][29].ENA
wr_reg_en => regs[4][30].ENA
wr_reg_en => regs[4][31].ENA
wr_reg_en => regs[3][0].ENA
wr_reg_en => regs[3][1].ENA
wr_reg_en => regs[3][2].ENA
wr_reg_en => regs[3][3].ENA
wr_reg_en => regs[3][4].ENA
wr_reg_en => regs[3][5].ENA
wr_reg_en => regs[3][6].ENA
wr_reg_en => regs[3][7].ENA
wr_reg_en => regs[3][8].ENA
wr_reg_en => regs[3][9].ENA
wr_reg_en => regs[3][10].ENA
wr_reg_en => regs[3][11].ENA
wr_reg_en => regs[3][12].ENA
wr_reg_en => regs[3][13].ENA
wr_reg_en => regs[3][14].ENA
wr_reg_en => regs[3][15].ENA
wr_reg_en => regs[3][16].ENA
wr_reg_en => regs[3][17].ENA
wr_reg_en => regs[3][18].ENA
wr_reg_en => regs[3][19].ENA
wr_reg_en => regs[3][20].ENA
wr_reg_en => regs[3][21].ENA
wr_reg_en => regs[3][22].ENA
wr_reg_en => regs[3][23].ENA
wr_reg_en => regs[3][24].ENA
wr_reg_en => regs[3][25].ENA
wr_reg_en => regs[3][26].ENA
wr_reg_en => regs[3][27].ENA
wr_reg_en => regs[3][28].ENA
wr_reg_en => regs[3][29].ENA
wr_reg_en => regs[3][30].ENA
wr_reg_en => regs[3][31].ENA
wr_reg_en => regs[2][0].ENA
wr_reg_en => regs[2][1].ENA
wr_reg_en => regs[2][2].ENA
wr_reg_en => regs[2][3].ENA
wr_reg_en => regs[2][4].ENA
wr_reg_en => regs[2][5].ENA
wr_reg_en => regs[2][6].ENA
wr_reg_en => regs[2][7].ENA
wr_reg_en => regs[2][8].ENA
wr_reg_en => regs[2][9].ENA
wr_reg_en => regs[2][10].ENA
wr_reg_en => regs[2][11].ENA
wr_reg_en => regs[2][12].ENA
wr_reg_en => regs[2][13].ENA
wr_reg_en => regs[2][14].ENA
wr_reg_en => regs[2][15].ENA
wr_reg_en => regs[2][16].ENA
wr_reg_en => regs[2][17].ENA
wr_reg_en => regs[2][18].ENA
wr_reg_en => regs[2][19].ENA
wr_reg_en => regs[2][20].ENA
wr_reg_en => regs[2][21].ENA
wr_reg_en => regs[2][22].ENA
wr_reg_en => regs[2][23].ENA
wr_reg_en => regs[2][24].ENA
wr_reg_en => regs[2][25].ENA
wr_reg_en => regs[2][26].ENA
wr_reg_en => regs[2][27].ENA
wr_reg_en => regs[2][28].ENA
wr_reg_en => regs[2][29].ENA
wr_reg_en => regs[2][30].ENA
wr_reg_en => regs[2][31].ENA
wr_reg_en => regs[1][0].ENA
wr_reg_en => regs[1][1].ENA
wr_reg_en => regs[1][2].ENA
wr_reg_en => regs[1][3].ENA
wr_reg_en => regs[1][4].ENA
wr_reg_en => regs[1][5].ENA
wr_reg_en => regs[1][6].ENA
wr_reg_en => regs[1][7].ENA
wr_reg_en => regs[1][8].ENA
wr_reg_en => regs[1][9].ENA
wr_reg_en => regs[1][10].ENA
wr_reg_en => regs[1][11].ENA
wr_reg_en => regs[1][12].ENA
wr_reg_en => regs[1][13].ENA
wr_reg_en => regs[1][14].ENA
wr_reg_en => regs[1][15].ENA
wr_reg_en => regs[1][16].ENA
wr_reg_en => regs[1][17].ENA
wr_reg_en => regs[1][18].ENA
wr_reg_en => regs[1][19].ENA
wr_reg_en => regs[1][20].ENA
wr_reg_en => regs[1][21].ENA
wr_reg_en => regs[1][22].ENA
wr_reg_en => regs[1][23].ENA
wr_reg_en => regs[1][24].ENA
wr_reg_en => regs[1][25].ENA
wr_reg_en => regs[1][26].ENA
wr_reg_en => regs[1][27].ENA
wr_reg_en => regs[1][28].ENA
wr_reg_en => regs[1][29].ENA
wr_reg_en => regs[1][30].ENA
wr_reg_en => regs[1][31].ENA
rd_reg_data0[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data0[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
rd_reg_data1[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|br_detector:stage_br_detector
reg0[0] => Equal0.IN31
reg0[0] => LessThan0.IN32
reg0[0] => LessThan1.IN32
reg0[1] => Equal0.IN30
reg0[1] => LessThan0.IN31
reg0[1] => LessThan1.IN31
reg0[2] => Equal0.IN29
reg0[2] => LessThan0.IN30
reg0[2] => LessThan1.IN30
reg0[3] => Equal0.IN28
reg0[3] => LessThan0.IN29
reg0[3] => LessThan1.IN29
reg0[4] => Equal0.IN27
reg0[4] => LessThan0.IN28
reg0[4] => LessThan1.IN28
reg0[5] => Equal0.IN26
reg0[5] => LessThan0.IN27
reg0[5] => LessThan1.IN27
reg0[6] => Equal0.IN25
reg0[6] => LessThan0.IN26
reg0[6] => LessThan1.IN26
reg0[7] => Equal0.IN24
reg0[7] => LessThan0.IN25
reg0[7] => LessThan1.IN25
reg0[8] => Equal0.IN23
reg0[8] => LessThan0.IN24
reg0[8] => LessThan1.IN24
reg0[9] => Equal0.IN22
reg0[9] => LessThan0.IN23
reg0[9] => LessThan1.IN23
reg0[10] => Equal0.IN21
reg0[10] => LessThan0.IN22
reg0[10] => LessThan1.IN22
reg0[11] => Equal0.IN20
reg0[11] => LessThan0.IN21
reg0[11] => LessThan1.IN21
reg0[12] => Equal0.IN19
reg0[12] => LessThan0.IN20
reg0[12] => LessThan1.IN20
reg0[13] => Equal0.IN18
reg0[13] => LessThan0.IN19
reg0[13] => LessThan1.IN19
reg0[14] => Equal0.IN17
reg0[14] => LessThan0.IN18
reg0[14] => LessThan1.IN18
reg0[15] => Equal0.IN16
reg0[15] => LessThan0.IN17
reg0[15] => LessThan1.IN17
reg0[16] => Equal0.IN15
reg0[16] => LessThan0.IN16
reg0[16] => LessThan1.IN16
reg0[17] => Equal0.IN14
reg0[17] => LessThan0.IN15
reg0[17] => LessThan1.IN15
reg0[18] => Equal0.IN13
reg0[18] => LessThan0.IN14
reg0[18] => LessThan1.IN14
reg0[19] => Equal0.IN12
reg0[19] => LessThan0.IN13
reg0[19] => LessThan1.IN13
reg0[20] => Equal0.IN11
reg0[20] => LessThan0.IN12
reg0[20] => LessThan1.IN12
reg0[21] => Equal0.IN10
reg0[21] => LessThan0.IN11
reg0[21] => LessThan1.IN11
reg0[22] => Equal0.IN9
reg0[22] => LessThan0.IN10
reg0[22] => LessThan1.IN10
reg0[23] => Equal0.IN8
reg0[23] => LessThan0.IN9
reg0[23] => LessThan1.IN9
reg0[24] => Equal0.IN7
reg0[24] => LessThan0.IN8
reg0[24] => LessThan1.IN8
reg0[25] => Equal0.IN6
reg0[25] => LessThan0.IN7
reg0[25] => LessThan1.IN7
reg0[26] => Equal0.IN5
reg0[26] => LessThan0.IN6
reg0[26] => LessThan1.IN6
reg0[27] => Equal0.IN4
reg0[27] => LessThan0.IN5
reg0[27] => LessThan1.IN5
reg0[28] => Equal0.IN3
reg0[28] => LessThan0.IN4
reg0[28] => LessThan1.IN4
reg0[29] => Equal0.IN2
reg0[29] => LessThan0.IN3
reg0[29] => LessThan1.IN3
reg0[30] => Equal0.IN1
reg0[30] => LessThan0.IN2
reg0[30] => LessThan1.IN2
reg0[31] => Equal0.IN0
reg0[31] => LessThan0.IN1
reg0[31] => LessThan1.IN1
reg1[0] => Equal0.IN63
reg1[0] => LessThan0.IN64
reg1[0] => LessThan1.IN64
reg1[1] => Equal0.IN62
reg1[1] => LessThan0.IN63
reg1[1] => LessThan1.IN63
reg1[2] => Equal0.IN61
reg1[2] => LessThan0.IN62
reg1[2] => LessThan1.IN62
reg1[3] => Equal0.IN60
reg1[3] => LessThan0.IN61
reg1[3] => LessThan1.IN61
reg1[4] => Equal0.IN59
reg1[4] => LessThan0.IN60
reg1[4] => LessThan1.IN60
reg1[5] => Equal0.IN58
reg1[5] => LessThan0.IN59
reg1[5] => LessThan1.IN59
reg1[6] => Equal0.IN57
reg1[6] => LessThan0.IN58
reg1[6] => LessThan1.IN58
reg1[7] => Equal0.IN56
reg1[7] => LessThan0.IN57
reg1[7] => LessThan1.IN57
reg1[8] => Equal0.IN55
reg1[8] => LessThan0.IN56
reg1[8] => LessThan1.IN56
reg1[9] => Equal0.IN54
reg1[9] => LessThan0.IN55
reg1[9] => LessThan1.IN55
reg1[10] => Equal0.IN53
reg1[10] => LessThan0.IN54
reg1[10] => LessThan1.IN54
reg1[11] => Equal0.IN52
reg1[11] => LessThan0.IN53
reg1[11] => LessThan1.IN53
reg1[12] => Equal0.IN51
reg1[12] => LessThan0.IN52
reg1[12] => LessThan1.IN52
reg1[13] => Equal0.IN50
reg1[13] => LessThan0.IN51
reg1[13] => LessThan1.IN51
reg1[14] => Equal0.IN49
reg1[14] => LessThan0.IN50
reg1[14] => LessThan1.IN50
reg1[15] => Equal0.IN48
reg1[15] => LessThan0.IN49
reg1[15] => LessThan1.IN49
reg1[16] => Equal0.IN47
reg1[16] => LessThan0.IN48
reg1[16] => LessThan1.IN48
reg1[17] => Equal0.IN46
reg1[17] => LessThan0.IN47
reg1[17] => LessThan1.IN47
reg1[18] => Equal0.IN45
reg1[18] => LessThan0.IN46
reg1[18] => LessThan1.IN46
reg1[19] => Equal0.IN44
reg1[19] => LessThan0.IN45
reg1[19] => LessThan1.IN45
reg1[20] => Equal0.IN43
reg1[20] => LessThan0.IN44
reg1[20] => LessThan1.IN44
reg1[21] => Equal0.IN42
reg1[21] => LessThan0.IN43
reg1[21] => LessThan1.IN43
reg1[22] => Equal0.IN41
reg1[22] => LessThan0.IN42
reg1[22] => LessThan1.IN42
reg1[23] => Equal0.IN40
reg1[23] => LessThan0.IN41
reg1[23] => LessThan1.IN41
reg1[24] => Equal0.IN39
reg1[24] => LessThan0.IN40
reg1[24] => LessThan1.IN40
reg1[25] => Equal0.IN38
reg1[25] => LessThan0.IN39
reg1[25] => LessThan1.IN39
reg1[26] => Equal0.IN37
reg1[26] => LessThan0.IN38
reg1[26] => LessThan1.IN38
reg1[27] => Equal0.IN36
reg1[27] => LessThan0.IN37
reg1[27] => LessThan1.IN37
reg1[28] => Equal0.IN35
reg1[28] => LessThan0.IN36
reg1[28] => LessThan1.IN36
reg1[29] => Equal0.IN34
reg1[29] => LessThan0.IN35
reg1[29] => LessThan1.IN35
reg1[30] => Equal0.IN33
reg1[30] => LessThan0.IN34
reg1[30] => LessThan1.IN34
reg1[31] => Equal0.IN32
reg1[31] => LessThan0.IN33
reg1[31] => LessThan1.IN33
mode[0] => Mux0.IN7
mode[1] => Mux0.IN6
mode[2] => Mux0.IN5
en => branch.IN1
branch <= branch.DB_MAX_OUTPUT_PORT_TYPE


|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs
clk => cycle[0].CLK
clk => cycle[1].CLK
clk => cycle[2].CLK
clk => cycle[3].CLK
clk => cycle[4].CLK
clk => cycle[5].CLK
clk => cycle[6].CLK
clk => cycle[7].CLK
clk => cycle[8].CLK
clk => cycle[9].CLK
clk => cycle[10].CLK
clk => cycle[11].CLK
clk => cycle[12].CLK
clk => cycle[13].CLK
clk => cycle[14].CLK
clk => cycle[15].CLK
clk => cycle[16].CLK
clk => cycle[17].CLK
clk => cycle[18].CLK
clk => cycle[19].CLK
clk => cycle[20].CLK
clk => cycle[21].CLK
clk => cycle[22].CLK
clk => cycle[23].CLK
clk => cycle[24].CLK
clk => cycle[25].CLK
clk => cycle[26].CLK
clk => cycle[27].CLK
clk => cycle[28].CLK
clk => cycle[29].CLK
clk => cycle[30].CLK
clk => cycle[31].CLK
clk => cycle[32].CLK
clk => cycle[33].CLK
clk => cycle[34].CLK
clk => cycle[35].CLK
clk => cycle[36].CLK
clk => cycle[37].CLK
clk => cycle[38].CLK
clk => cycle[39].CLK
clk => cycle[40].CLK
clk => cycle[41].CLK
clk => cycle[42].CLK
clk => cycle[43].CLK
clk => cycle[44].CLK
clk => cycle[45].CLK
clk => cycle[46].CLK
clk => cycle[47].CLK
clk => cycle[48].CLK
clk => cycle[49].CLK
clk => cycle[50].CLK
clk => cycle[51].CLK
clk => cycle[52].CLK
clk => cycle[53].CLK
clk => cycle[54].CLK
clk => cycle[55].CLK
clk => cycle[56].CLK
clk => cycle[57].CLK
clk => cycle[58].CLK
clk => cycle[59].CLK
clk => cycle[60].CLK
clk => cycle[61].CLK
clk => cycle[62].CLK
clk => cycle[63].CLK
clk => mip_mtip.CLK
clk => mip_msip.CLK
clk => mip_meip.CLK
clk => mtval[0].CLK
clk => mtval[1].CLK
clk => mtval[2].CLK
clk => mtval[3].CLK
clk => mtval[4].CLK
clk => mtval[5].CLK
clk => mtval[6].CLK
clk => mtval[7].CLK
clk => mtval[8].CLK
clk => mtval[9].CLK
clk => mtval[10].CLK
clk => mtval[11].CLK
clk => mtval[12].CLK
clk => mtval[13].CLK
clk => mtval[14].CLK
clk => mtval[15].CLK
clk => mtval[16].CLK
clk => mtval[17].CLK
clk => mtval[18].CLK
clk => mtval[19].CLK
clk => mtval[20].CLK
clk => mtval[21].CLK
clk => mtval[22].CLK
clk => mtval[23].CLK
clk => mtval[24].CLK
clk => mtval[25].CLK
clk => mtval[26].CLK
clk => mtval[27].CLK
clk => mtval[28].CLK
clk => mtval[29].CLK
clk => mtval[30].CLK
clk => mtval[31].CLK
clk => mcause_exc[0].CLK
clk => mcause_exc[1].CLK
clk => mcause_exc[2].CLK
clk => mcause_exc[3].CLK
clk => mcause_exc[4].CLK
clk => mcause_int.CLK
clk => mepc[2].CLK
clk => mepc[3].CLK
clk => mepc[4].CLK
clk => mepc[5].CLK
clk => mepc[6].CLK
clk => mepc[7].CLK
clk => mepc[8].CLK
clk => mepc[9].CLK
clk => mepc[10].CLK
clk => mepc[11].CLK
clk => mepc[12].CLK
clk => mepc[13].CLK
clk => mepc[14].CLK
clk => mepc[15].CLK
clk => mepc[16].CLK
clk => mepc[17].CLK
clk => mepc[18].CLK
clk => mepc[19].CLK
clk => mepc[20].CLK
clk => mepc[21].CLK
clk => mepc[22].CLK
clk => mepc[23].CLK
clk => mepc[24].CLK
clk => mepc[25].CLK
clk => mepc[26].CLK
clk => mepc[27].CLK
clk => mepc[28].CLK
clk => mepc[29].CLK
clk => mepc[30].CLK
clk => mepc[31].CLK
clk => mscratch[0].CLK
clk => mscratch[1].CLK
clk => mscratch[2].CLK
clk => mscratch[3].CLK
clk => mscratch[4].CLK
clk => mscratch[5].CLK
clk => mscratch[6].CLK
clk => mscratch[7].CLK
clk => mscratch[8].CLK
clk => mscratch[9].CLK
clk => mscratch[10].CLK
clk => mscratch[11].CLK
clk => mscratch[12].CLK
clk => mscratch[13].CLK
clk => mscratch[14].CLK
clk => mscratch[15].CLK
clk => mscratch[16].CLK
clk => mscratch[17].CLK
clk => mscratch[18].CLK
clk => mscratch[19].CLK
clk => mscratch[20].CLK
clk => mscratch[21].CLK
clk => mscratch[22].CLK
clk => mscratch[23].CLK
clk => mscratch[24].CLK
clk => mscratch[25].CLK
clk => mscratch[26].CLK
clk => mscratch[27].CLK
clk => mscratch[28].CLK
clk => mscratch[29].CLK
clk => mscratch[30].CLK
clk => mscratch[31].CLK
clk => mtvec_base[2].CLK
clk => mtvec_base[3].CLK
clk => mtvec_base[4].CLK
clk => mtvec_base[5].CLK
clk => mtvec_base[6].CLK
clk => mtvec_base[7].CLK
clk => mtvec_base[8].CLK
clk => mtvec_base[9].CLK
clk => mtvec_base[10].CLK
clk => mtvec_base[11].CLK
clk => mtvec_base[12].CLK
clk => mtvec_base[13].CLK
clk => mtvec_base[14].CLK
clk => mtvec_base[15].CLK
clk => mtvec_base[16].CLK
clk => mtvec_base[17].CLK
clk => mtvec_base[18].CLK
clk => mtvec_base[19].CLK
clk => mtvec_base[20].CLK
clk => mtvec_base[21].CLK
clk => mtvec_base[22].CLK
clk => mtvec_base[23].CLK
clk => mtvec_base[24].CLK
clk => mtvec_base[25].CLK
clk => mtvec_base[26].CLK
clk => mtvec_base[27].CLK
clk => mtvec_base[28].CLK
clk => mtvec_base[29].CLK
clk => mtvec_base[30].CLK
clk => mtvec_base[31].CLK
clk => mie_msie.CLK
clk => mie_mtie.CLK
clk => mie_meie.CLK
clk => mstatus_mpie.CLK
clk => mstatus_mie.CLK
reset => mstatus_mie.OUTPUTSELECT
reset => mstatus_mpie.OUTPUTSELECT
reset => mie_meie.OUTPUTSELECT
reset => mie_mtie.OUTPUTSELECT
reset => mie_msie.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mtvec_base.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mscratch.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mepc.OUTPUTSELECT
reset => mcause_int.OUTPUTSELECT
reset => mcause_exc.OUTPUTSELECT
reset => mcause_exc.OUTPUTSELECT
reset => mcause_exc.OUTPUTSELECT
reset => mcause_exc.OUTPUTSELECT
reset => mcause_exc.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mtval.OUTPUTSELECT
reset => mip_meip.OUTPUTSELECT
reset => mip_msip.OUTPUTSELECT
reset => mip_mtip.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
ex_irq => mip_meip.DATAA
sw_irq => mip_msip.DATAA
tm_irq => mip_mtip.DATAA
wr_mode[0] => Mux0.IN8
wr_mode[0] => Mux1.IN8
wr_mode[0] => Mux2.IN8
wr_mode[0] => Mux3.IN8
wr_mode[0] => Mux4.IN8
wr_mode[0] => Mux5.IN8
wr_mode[0] => Mux6.IN8
wr_mode[0] => Mux7.IN8
wr_mode[0] => Mux8.IN8
wr_mode[0] => Mux9.IN8
wr_mode[0] => Mux10.IN8
wr_mode[0] => Mux11.IN8
wr_mode[0] => Mux12.IN8
wr_mode[0] => Mux13.IN8
wr_mode[0] => Mux14.IN8
wr_mode[0] => Mux15.IN8
wr_mode[0] => Mux16.IN8
wr_mode[0] => Mux17.IN8
wr_mode[0] => Mux18.IN8
wr_mode[0] => Mux19.IN8
wr_mode[0] => Mux20.IN8
wr_mode[0] => Mux21.IN8
wr_mode[0] => Mux22.IN8
wr_mode[0] => Mux23.IN8
wr_mode[0] => Mux24.IN8
wr_mode[0] => Mux25.IN8
wr_mode[0] => Mux26.IN8
wr_mode[0] => Mux27.IN8
wr_mode[0] => Mux28.IN8
wr_mode[0] => Mux29.IN8
wr_mode[0] => Mux30.IN8
wr_mode[0] => Mux31.IN8
wr_mode[1] => Mux0.IN7
wr_mode[1] => Mux1.IN7
wr_mode[1] => Mux2.IN7
wr_mode[1] => Mux3.IN7
wr_mode[1] => Mux4.IN7
wr_mode[1] => Mux5.IN7
wr_mode[1] => Mux6.IN7
wr_mode[1] => Mux7.IN7
wr_mode[1] => Mux8.IN7
wr_mode[1] => Mux9.IN7
wr_mode[1] => Mux10.IN7
wr_mode[1] => Mux11.IN7
wr_mode[1] => Mux12.IN7
wr_mode[1] => Mux13.IN7
wr_mode[1] => Mux14.IN7
wr_mode[1] => Mux15.IN7
wr_mode[1] => Mux16.IN7
wr_mode[1] => Mux17.IN7
wr_mode[1] => Mux18.IN7
wr_mode[1] => Mux19.IN7
wr_mode[1] => Mux20.IN7
wr_mode[1] => Mux21.IN7
wr_mode[1] => Mux22.IN7
wr_mode[1] => Mux23.IN7
wr_mode[1] => Mux24.IN7
wr_mode[1] => Mux25.IN7
wr_mode[1] => Mux26.IN7
wr_mode[1] => Mux27.IN7
wr_mode[1] => Mux28.IN7
wr_mode[1] => Mux29.IN7
wr_mode[1] => Mux30.IN7
wr_mode[1] => Mux31.IN7
wr_mode[2] => Mux0.IN6
wr_mode[2] => Mux1.IN6
wr_mode[2] => Mux2.IN6
wr_mode[2] => Mux3.IN6
wr_mode[2] => Mux4.IN6
wr_mode[2] => Mux5.IN6
wr_mode[2] => Mux6.IN6
wr_mode[2] => Mux7.IN6
wr_mode[2] => Mux8.IN6
wr_mode[2] => Mux9.IN6
wr_mode[2] => Mux10.IN6
wr_mode[2] => Mux11.IN6
wr_mode[2] => Mux12.IN6
wr_mode[2] => Mux13.IN6
wr_mode[2] => Mux14.IN6
wr_mode[2] => Mux15.IN6
wr_mode[2] => Mux16.IN6
wr_mode[2] => Mux17.IN6
wr_mode[2] => Mux18.IN6
wr_mode[2] => Mux19.IN6
wr_mode[2] => Mux20.IN6
wr_mode[2] => Mux21.IN6
wr_mode[2] => Mux22.IN6
wr_mode[2] => Mux23.IN6
wr_mode[2] => Mux24.IN6
wr_mode[2] => Mux25.IN6
wr_mode[2] => Mux26.IN6
wr_mode[2] => Mux27.IN6
wr_mode[2] => Mux28.IN6
wr_mode[2] => Mux29.IN6
wr_mode[2] => Mux30.IN6
wr_mode[2] => Mux31.IN6
wr_en => write_mstatus.IN1
wr_en => write_mie.IN1
wr_en => write_mtvec.IN1
wr_en => write_mscratch.IN1
wr_en => write_mepc.IN1
wr_en => write_mcause.IN1
wr_en => write_mtval.IN1
rd_wr_addr[0] => Equal0.IN23
rd_wr_addr[0] => Equal1.IN23
rd_wr_addr[0] => Equal2.IN23
rd_wr_addr[0] => Equal3.IN23
rd_wr_addr[0] => Equal4.IN23
rd_wr_addr[0] => Equal5.IN23
rd_wr_addr[0] => Equal6.IN23
rd_wr_addr[0] => Equal7.IN23
rd_wr_addr[0] => Equal8.IN23
rd_wr_addr[0] => Equal9.IN23
rd_wr_addr[0] => Equal10.IN23
rd_wr_addr[0] => Equal11.IN23
rd_wr_addr[0] => Equal12.IN9
rd_wr_addr[0] => Equal13.IN8
rd_wr_addr[0] => Equal14.IN11
rd_wr_addr[0] => Equal15.IN8
rd_wr_addr[0] => Equal16.IN11
rd_wr_addr[0] => Equal17.IN7
rd_wr_addr[0] => Equal18.IN11
rd_wr_addr[1] => Equal0.IN22
rd_wr_addr[1] => Equal1.IN22
rd_wr_addr[1] => Equal2.IN22
rd_wr_addr[1] => Equal3.IN22
rd_wr_addr[1] => Equal4.IN22
rd_wr_addr[1] => Equal5.IN22
rd_wr_addr[1] => Equal6.IN22
rd_wr_addr[1] => Equal7.IN22
rd_wr_addr[1] => Equal8.IN22
rd_wr_addr[1] => Equal9.IN22
rd_wr_addr[1] => Equal10.IN22
rd_wr_addr[1] => Equal11.IN22
rd_wr_addr[1] => Equal12.IN8
rd_wr_addr[1] => Equal13.IN7
rd_wr_addr[1] => Equal14.IN7
rd_wr_addr[1] => Equal15.IN7
rd_wr_addr[1] => Equal16.IN7
rd_wr_addr[1] => Equal17.IN11
rd_wr_addr[1] => Equal18.IN10
rd_wr_addr[2] => Equal0.IN21
rd_wr_addr[2] => Equal1.IN21
rd_wr_addr[2] => Equal2.IN21
rd_wr_addr[2] => Equal3.IN21
rd_wr_addr[2] => Equal4.IN21
rd_wr_addr[2] => Equal5.IN21
rd_wr_addr[2] => Equal6.IN21
rd_wr_addr[2] => Equal7.IN21
rd_wr_addr[2] => Equal8.IN21
rd_wr_addr[2] => Equal9.IN21
rd_wr_addr[2] => Equal10.IN21
rd_wr_addr[2] => Equal11.IN21
rd_wr_addr[2] => Equal12.IN7
rd_wr_addr[2] => Equal13.IN11
rd_wr_addr[2] => Equal14.IN10
rd_wr_addr[2] => Equal15.IN6
rd_wr_addr[2] => Equal16.IN6
rd_wr_addr[2] => Equal17.IN6
rd_wr_addr[2] => Equal18.IN6
rd_wr_addr[3] => Equal0.IN20
rd_wr_addr[3] => Equal1.IN20
rd_wr_addr[3] => Equal2.IN20
rd_wr_addr[3] => Equal3.IN20
rd_wr_addr[3] => Equal4.IN20
rd_wr_addr[3] => Equal5.IN20
rd_wr_addr[3] => Equal6.IN20
rd_wr_addr[3] => Equal7.IN20
rd_wr_addr[3] => Equal8.IN20
rd_wr_addr[3] => Equal9.IN20
rd_wr_addr[3] => Equal10.IN20
rd_wr_addr[3] => Equal11.IN20
rd_wr_addr[3] => Equal12.IN6
rd_wr_addr[3] => Equal13.IN6
rd_wr_addr[3] => Equal14.IN6
rd_wr_addr[3] => Equal15.IN5
rd_wr_addr[3] => Equal16.IN5
rd_wr_addr[3] => Equal17.IN5
rd_wr_addr[3] => Equal18.IN5
rd_wr_addr[4] => Equal0.IN19
rd_wr_addr[4] => Equal1.IN19
rd_wr_addr[4] => Equal2.IN19
rd_wr_addr[4] => Equal3.IN19
rd_wr_addr[4] => Equal4.IN19
rd_wr_addr[4] => Equal5.IN19
rd_wr_addr[4] => Equal6.IN19
rd_wr_addr[4] => Equal7.IN19
rd_wr_addr[4] => Equal8.IN19
rd_wr_addr[4] => Equal9.IN19
rd_wr_addr[4] => Equal10.IN19
rd_wr_addr[4] => Equal11.IN19
rd_wr_addr[4] => Equal12.IN5
rd_wr_addr[4] => Equal13.IN5
rd_wr_addr[4] => Equal14.IN5
rd_wr_addr[4] => Equal15.IN4
rd_wr_addr[4] => Equal16.IN4
rd_wr_addr[4] => Equal17.IN4
rd_wr_addr[4] => Equal18.IN4
rd_wr_addr[5] => Equal0.IN18
rd_wr_addr[5] => Equal1.IN18
rd_wr_addr[5] => Equal2.IN18
rd_wr_addr[5] => Equal3.IN18
rd_wr_addr[5] => Equal4.IN18
rd_wr_addr[5] => Equal5.IN18
rd_wr_addr[5] => Equal6.IN18
rd_wr_addr[5] => Equal7.IN18
rd_wr_addr[5] => Equal8.IN18
rd_wr_addr[5] => Equal9.IN18
rd_wr_addr[5] => Equal10.IN18
rd_wr_addr[5] => Equal11.IN18
rd_wr_addr[5] => Equal12.IN4
rd_wr_addr[5] => Equal13.IN4
rd_wr_addr[5] => Equal14.IN4
rd_wr_addr[5] => Equal15.IN3
rd_wr_addr[5] => Equal16.IN3
rd_wr_addr[5] => Equal17.IN3
rd_wr_addr[5] => Equal18.IN3
rd_wr_addr[6] => Equal0.IN17
rd_wr_addr[6] => Equal1.IN17
rd_wr_addr[6] => Equal2.IN17
rd_wr_addr[6] => Equal3.IN17
rd_wr_addr[6] => Equal4.IN17
rd_wr_addr[6] => Equal5.IN17
rd_wr_addr[6] => Equal6.IN17
rd_wr_addr[6] => Equal7.IN17
rd_wr_addr[6] => Equal8.IN17
rd_wr_addr[6] => Equal9.IN17
rd_wr_addr[6] => Equal10.IN17
rd_wr_addr[6] => Equal11.IN17
rd_wr_addr[6] => Equal12.IN3
rd_wr_addr[6] => Equal13.IN3
rd_wr_addr[6] => Equal14.IN3
rd_wr_addr[6] => Equal15.IN11
rd_wr_addr[6] => Equal16.IN10
rd_wr_addr[6] => Equal17.IN10
rd_wr_addr[6] => Equal18.IN9
rd_wr_addr[7] => Equal0.IN16
rd_wr_addr[7] => Equal1.IN16
rd_wr_addr[7] => Equal2.IN16
rd_wr_addr[7] => Equal3.IN16
rd_wr_addr[7] => Equal4.IN16
rd_wr_addr[7] => Equal5.IN16
rd_wr_addr[7] => Equal6.IN16
rd_wr_addr[7] => Equal7.IN16
rd_wr_addr[7] => Equal8.IN16
rd_wr_addr[7] => Equal9.IN16
rd_wr_addr[7] => Equal10.IN16
rd_wr_addr[7] => Equal11.IN16
rd_wr_addr[7] => Equal12.IN2
rd_wr_addr[7] => Equal13.IN2
rd_wr_addr[7] => Equal14.IN2
rd_wr_addr[7] => Equal15.IN2
rd_wr_addr[7] => Equal16.IN2
rd_wr_addr[7] => Equal17.IN2
rd_wr_addr[7] => Equal18.IN2
rd_wr_addr[8] => Equal0.IN15
rd_wr_addr[8] => Equal1.IN15
rd_wr_addr[8] => Equal2.IN15
rd_wr_addr[8] => Equal3.IN15
rd_wr_addr[8] => Equal4.IN15
rd_wr_addr[8] => Equal5.IN15
rd_wr_addr[8] => Equal6.IN15
rd_wr_addr[8] => Equal7.IN15
rd_wr_addr[8] => Equal8.IN15
rd_wr_addr[8] => Equal9.IN15
rd_wr_addr[8] => Equal10.IN15
rd_wr_addr[8] => Equal11.IN15
rd_wr_addr[8] => Equal12.IN11
rd_wr_addr[8] => Equal13.IN10
rd_wr_addr[8] => Equal14.IN9
rd_wr_addr[8] => Equal15.IN10
rd_wr_addr[8] => Equal16.IN9
rd_wr_addr[8] => Equal17.IN9
rd_wr_addr[8] => Equal18.IN8
rd_wr_addr[9] => Equal0.IN14
rd_wr_addr[9] => Equal1.IN14
rd_wr_addr[9] => Equal2.IN14
rd_wr_addr[9] => Equal3.IN14
rd_wr_addr[9] => Equal4.IN14
rd_wr_addr[9] => Equal5.IN14
rd_wr_addr[9] => Equal6.IN14
rd_wr_addr[9] => Equal7.IN14
rd_wr_addr[9] => Equal8.IN14
rd_wr_addr[9] => Equal9.IN14
rd_wr_addr[9] => Equal10.IN14
rd_wr_addr[9] => Equal11.IN14
rd_wr_addr[9] => Equal12.IN10
rd_wr_addr[9] => Equal13.IN9
rd_wr_addr[9] => Equal14.IN8
rd_wr_addr[9] => Equal15.IN9
rd_wr_addr[9] => Equal16.IN8
rd_wr_addr[9] => Equal17.IN8
rd_wr_addr[9] => Equal18.IN7
rd_wr_addr[10] => Equal0.IN13
rd_wr_addr[10] => Equal1.IN13
rd_wr_addr[10] => Equal2.IN13
rd_wr_addr[10] => Equal3.IN13
rd_wr_addr[10] => Equal4.IN13
rd_wr_addr[10] => Equal5.IN13
rd_wr_addr[10] => Equal6.IN13
rd_wr_addr[10] => Equal7.IN13
rd_wr_addr[10] => Equal8.IN13
rd_wr_addr[10] => Equal9.IN13
rd_wr_addr[10] => Equal10.IN13
rd_wr_addr[10] => Equal11.IN13
rd_wr_addr[10] => Equal12.IN1
rd_wr_addr[10] => Equal13.IN1
rd_wr_addr[10] => Equal14.IN1
rd_wr_addr[10] => Equal15.IN1
rd_wr_addr[10] => Equal16.IN1
rd_wr_addr[10] => Equal17.IN1
rd_wr_addr[10] => Equal18.IN1
rd_wr_addr[11] => Equal0.IN12
rd_wr_addr[11] => Equal1.IN12
rd_wr_addr[11] => Equal2.IN12
rd_wr_addr[11] => Equal3.IN12
rd_wr_addr[11] => Equal4.IN12
rd_wr_addr[11] => Equal5.IN12
rd_wr_addr[11] => Equal6.IN12
rd_wr_addr[11] => Equal7.IN12
rd_wr_addr[11] => Equal8.IN12
rd_wr_addr[11] => Equal9.IN12
rd_wr_addr[11] => Equal10.IN12
rd_wr_addr[11] => Equal11.IN12
rd_wr_addr[11] => Equal12.IN0
rd_wr_addr[11] => Equal13.IN0
rd_wr_addr[11] => Equal14.IN0
rd_wr_addr[11] => Equal15.IN0
rd_wr_addr[11] => Equal16.IN0
rd_wr_addr[11] => Equal17.IN0
rd_wr_addr[11] => Equal18.IN0
wr_reg_data[0] => wr_data_i.IN1
wr_reg_data[0] => Mux31.IN9
wr_reg_data[0] => wr_data_i.IN1
wr_reg_data[1] => wr_data_i.IN1
wr_reg_data[1] => Mux30.IN9
wr_reg_data[1] => wr_data_i.IN1
wr_reg_data[2] => wr_data_i.IN1
wr_reg_data[2] => Mux29.IN9
wr_reg_data[2] => wr_data_i.IN1
wr_reg_data[3] => wr_data_i.IN1
wr_reg_data[3] => Mux28.IN9
wr_reg_data[3] => wr_data_i.IN1
wr_reg_data[4] => wr_data_i.IN1
wr_reg_data[4] => Mux27.IN9
wr_reg_data[4] => wr_data_i.IN1
wr_reg_data[5] => wr_data_i.IN1
wr_reg_data[5] => Mux26.IN9
wr_reg_data[5] => wr_data_i.IN1
wr_reg_data[6] => wr_data_i.IN1
wr_reg_data[6] => Mux25.IN9
wr_reg_data[6] => wr_data_i.IN1
wr_reg_data[7] => wr_data_i.IN1
wr_reg_data[7] => Mux24.IN9
wr_reg_data[7] => wr_data_i.IN1
wr_reg_data[8] => wr_data_i.IN1
wr_reg_data[8] => Mux23.IN9
wr_reg_data[8] => wr_data_i.IN1
wr_reg_data[9] => wr_data_i.IN1
wr_reg_data[9] => Mux22.IN9
wr_reg_data[9] => wr_data_i.IN1
wr_reg_data[10] => wr_data_i.IN1
wr_reg_data[10] => Mux21.IN9
wr_reg_data[10] => wr_data_i.IN1
wr_reg_data[11] => wr_data_i.IN1
wr_reg_data[11] => Mux20.IN9
wr_reg_data[11] => wr_data_i.IN1
wr_reg_data[12] => wr_data_i.IN1
wr_reg_data[12] => Mux19.IN9
wr_reg_data[12] => wr_data_i.IN1
wr_reg_data[13] => wr_data_i.IN1
wr_reg_data[13] => Mux18.IN9
wr_reg_data[13] => wr_data_i.IN1
wr_reg_data[14] => wr_data_i.IN1
wr_reg_data[14] => Mux17.IN9
wr_reg_data[14] => wr_data_i.IN1
wr_reg_data[15] => wr_data_i.IN1
wr_reg_data[15] => Mux16.IN9
wr_reg_data[15] => wr_data_i.IN1
wr_reg_data[16] => wr_data_i.IN1
wr_reg_data[16] => Mux15.IN9
wr_reg_data[16] => wr_data_i.IN1
wr_reg_data[17] => wr_data_i.IN1
wr_reg_data[17] => Mux14.IN9
wr_reg_data[17] => wr_data_i.IN1
wr_reg_data[18] => wr_data_i.IN1
wr_reg_data[18] => Mux13.IN9
wr_reg_data[18] => wr_data_i.IN1
wr_reg_data[19] => wr_data_i.IN1
wr_reg_data[19] => Mux12.IN9
wr_reg_data[19] => wr_data_i.IN1
wr_reg_data[20] => wr_data_i.IN1
wr_reg_data[20] => Mux11.IN9
wr_reg_data[20] => wr_data_i.IN1
wr_reg_data[21] => wr_data_i.IN1
wr_reg_data[21] => Mux10.IN9
wr_reg_data[21] => wr_data_i.IN1
wr_reg_data[22] => wr_data_i.IN1
wr_reg_data[22] => Mux9.IN9
wr_reg_data[22] => wr_data_i.IN1
wr_reg_data[23] => wr_data_i.IN1
wr_reg_data[23] => Mux8.IN9
wr_reg_data[23] => wr_data_i.IN1
wr_reg_data[24] => wr_data_i.IN1
wr_reg_data[24] => Mux7.IN9
wr_reg_data[24] => wr_data_i.IN1
wr_reg_data[25] => wr_data_i.IN1
wr_reg_data[25] => Mux6.IN9
wr_reg_data[25] => wr_data_i.IN1
wr_reg_data[26] => wr_data_i.IN1
wr_reg_data[26] => Mux5.IN9
wr_reg_data[26] => wr_data_i.IN1
wr_reg_data[27] => wr_data_i.IN1
wr_reg_data[27] => Mux4.IN9
wr_reg_data[27] => wr_data_i.IN1
wr_reg_data[28] => wr_data_i.IN1
wr_reg_data[28] => Mux3.IN9
wr_reg_data[28] => wr_data_i.IN1
wr_reg_data[29] => wr_data_i.IN1
wr_reg_data[29] => Mux2.IN9
wr_reg_data[29] => wr_data_i.IN1
wr_reg_data[30] => wr_data_i.IN1
wr_reg_data[30] => Mux1.IN9
wr_reg_data[30] => wr_data_i.IN1
wr_reg_data[31] => wr_data_i.IN1
wr_reg_data[31] => Mux0.IN9
wr_reg_data[31] => wr_data_i.IN1
wr_imm_data[0] => wr_data_i.IN1
wr_imm_data[0] => Mux31.IN10
wr_imm_data[0] => wr_data_i.IN1
wr_imm_data[1] => wr_data_i.IN1
wr_imm_data[1] => Mux30.IN10
wr_imm_data[1] => wr_data_i.IN1
wr_imm_data[2] => wr_data_i.IN1
wr_imm_data[2] => Mux29.IN10
wr_imm_data[2] => wr_data_i.IN1
wr_imm_data[3] => wr_data_i.IN1
wr_imm_data[3] => Mux28.IN10
wr_imm_data[3] => wr_data_i.IN1
wr_imm_data[4] => wr_data_i.IN1
wr_imm_data[4] => Mux27.IN10
wr_imm_data[4] => wr_data_i.IN1
wr_imm_data[5] => wr_data_i.IN1
wr_imm_data[5] => Mux26.IN10
wr_imm_data[5] => wr_data_i.IN1
wr_imm_data[6] => wr_data_i.IN1
wr_imm_data[6] => Mux25.IN10
wr_imm_data[6] => wr_data_i.IN1
wr_imm_data[7] => wr_data_i.IN1
wr_imm_data[7] => Mux24.IN10
wr_imm_data[7] => wr_data_i.IN1
wr_imm_data[8] => wr_data_i.IN1
wr_imm_data[8] => Mux23.IN10
wr_imm_data[8] => wr_data_i.IN1
wr_imm_data[9] => wr_data_i.IN1
wr_imm_data[9] => Mux22.IN10
wr_imm_data[9] => wr_data_i.IN1
wr_imm_data[10] => wr_data_i.IN1
wr_imm_data[10] => Mux21.IN10
wr_imm_data[10] => wr_data_i.IN1
wr_imm_data[11] => wr_data_i.IN1
wr_imm_data[11] => Mux20.IN10
wr_imm_data[11] => wr_data_i.IN1
wr_imm_data[12] => wr_data_i.IN1
wr_imm_data[12] => Mux19.IN10
wr_imm_data[12] => wr_data_i.IN1
wr_imm_data[13] => wr_data_i.IN1
wr_imm_data[13] => Mux18.IN10
wr_imm_data[13] => wr_data_i.IN1
wr_imm_data[14] => wr_data_i.IN1
wr_imm_data[14] => Mux17.IN10
wr_imm_data[14] => wr_data_i.IN1
wr_imm_data[15] => wr_data_i.IN1
wr_imm_data[15] => Mux16.IN10
wr_imm_data[15] => wr_data_i.IN1
wr_imm_data[16] => wr_data_i.IN1
wr_imm_data[16] => Mux15.IN10
wr_imm_data[16] => wr_data_i.IN1
wr_imm_data[17] => wr_data_i.IN1
wr_imm_data[17] => Mux14.IN10
wr_imm_data[17] => wr_data_i.IN1
wr_imm_data[18] => wr_data_i.IN1
wr_imm_data[18] => Mux13.IN10
wr_imm_data[18] => wr_data_i.IN1
wr_imm_data[19] => wr_data_i.IN1
wr_imm_data[19] => Mux12.IN10
wr_imm_data[19] => wr_data_i.IN1
wr_imm_data[20] => wr_data_i.IN1
wr_imm_data[20] => Mux11.IN10
wr_imm_data[20] => wr_data_i.IN1
wr_imm_data[21] => wr_data_i.IN1
wr_imm_data[21] => Mux10.IN10
wr_imm_data[21] => wr_data_i.IN1
wr_imm_data[22] => wr_data_i.IN1
wr_imm_data[22] => Mux9.IN10
wr_imm_data[22] => wr_data_i.IN1
wr_imm_data[23] => wr_data_i.IN1
wr_imm_data[23] => Mux8.IN10
wr_imm_data[23] => wr_data_i.IN1
wr_imm_data[24] => wr_data_i.IN1
wr_imm_data[24] => Mux7.IN10
wr_imm_data[24] => wr_data_i.IN1
wr_imm_data[25] => wr_data_i.IN1
wr_imm_data[25] => Mux6.IN10
wr_imm_data[25] => wr_data_i.IN1
wr_imm_data[26] => wr_data_i.IN1
wr_imm_data[26] => Mux5.IN10
wr_imm_data[26] => wr_data_i.IN1
wr_imm_data[27] => wr_data_i.IN1
wr_imm_data[27] => Mux4.IN10
wr_imm_data[27] => wr_data_i.IN1
wr_imm_data[28] => wr_data_i.IN1
wr_imm_data[28] => Mux3.IN10
wr_imm_data[28] => wr_data_i.IN1
wr_imm_data[29] => wr_data_i.IN1
wr_imm_data[29] => Mux2.IN10
wr_imm_data[29] => wr_data_i.IN1
wr_imm_data[30] => wr_data_i.IN1
wr_imm_data[30] => Mux1.IN10
wr_imm_data[30] => wr_data_i.IN1
wr_imm_data[31] => wr_data_i.IN1
wr_imm_data[31] => Mux0.IN10
wr_imm_data[31] => wr_data_i.IN1
rd_data[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block
opd0_src0[0] => opd0[0].DATAA
opd0_src0[1] => opd0[1].DATAA
opd0_src0[2] => opd0[2].DATAA
opd0_src0[3] => opd0[3].DATAA
opd0_src0[4] => opd0[4].DATAA
opd0_src0[5] => opd0[5].DATAA
opd0_src0[6] => opd0[6].DATAA
opd0_src0[7] => opd0[7].DATAA
opd0_src0[8] => opd0[8].DATAA
opd0_src0[9] => opd0[9].DATAA
opd0_src0[10] => opd0[10].DATAA
opd0_src0[11] => opd0[11].DATAA
opd0_src0[12] => opd0[12].DATAA
opd0_src0[13] => opd0[13].DATAA
opd0_src0[14] => opd0[14].DATAA
opd0_src0[15] => opd0[15].DATAA
opd0_src0[16] => opd0[16].DATAA
opd0_src0[17] => opd0[17].DATAA
opd0_src0[18] => opd0[18].DATAA
opd0_src0[19] => opd0[19].DATAA
opd0_src0[20] => opd0[20].DATAA
opd0_src0[21] => opd0[21].DATAA
opd0_src0[22] => opd0[22].DATAA
opd0_src0[23] => opd0[23].DATAA
opd0_src0[24] => opd0[24].DATAA
opd0_src0[25] => opd0[25].DATAA
opd0_src0[26] => opd0[26].DATAA
opd0_src0[27] => opd0[27].DATAA
opd0_src0[28] => opd0[28].DATAA
opd0_src0[29] => opd0[29].DATAA
opd0_src0[30] => opd0[30].DATAA
opd0_src0[31] => opd0[31].DATAA
opd0_src1[0] => opd0[0].DATAB
opd0_src1[1] => opd0[1].DATAB
opd0_src1[2] => opd0[2].DATAB
opd0_src1[3] => opd0[3].DATAB
opd0_src1[4] => opd0[4].DATAB
opd0_src1[5] => opd0[5].DATAB
opd0_src1[6] => opd0[6].DATAB
opd0_src1[7] => opd0[7].DATAB
opd0_src1[8] => opd0[8].DATAB
opd0_src1[9] => opd0[9].DATAB
opd0_src1[10] => opd0[10].DATAB
opd0_src1[11] => opd0[11].DATAB
opd0_src1[12] => opd0[12].DATAB
opd0_src1[13] => opd0[13].DATAB
opd0_src1[14] => opd0[14].DATAB
opd0_src1[15] => opd0[15].DATAB
opd0_src1[16] => opd0[16].DATAB
opd0_src1[17] => opd0[17].DATAB
opd0_src1[18] => opd0[18].DATAB
opd0_src1[19] => opd0[19].DATAB
opd0_src1[20] => opd0[20].DATAB
opd0_src1[21] => opd0[21].DATAB
opd0_src1[22] => opd0[22].DATAB
opd0_src1[23] => opd0[23].DATAB
opd0_src1[24] => opd0[24].DATAB
opd0_src1[25] => opd0[25].DATAB
opd0_src1[26] => opd0[26].DATAB
opd0_src1[27] => opd0[27].DATAB
opd0_src1[28] => opd0[28].DATAB
opd0_src1[29] => opd0[29].DATAB
opd0_src1[30] => opd0[30].DATAB
opd0_src1[31] => opd0[31].DATAB
opd1_src0[0] => opd1[0].DATAA
opd1_src0[1] => opd1[1].DATAA
opd1_src0[2] => opd1[2].DATAA
opd1_src0[3] => opd1[3].DATAA
opd1_src0[4] => opd1[4].DATAA
opd1_src0[5] => opd1[5].DATAA
opd1_src0[6] => opd1[6].DATAA
opd1_src0[7] => opd1[7].DATAA
opd1_src0[8] => opd1[8].DATAA
opd1_src0[9] => opd1[9].DATAA
opd1_src0[10] => opd1[10].DATAA
opd1_src0[11] => opd1[11].DATAA
opd1_src0[12] => opd1[12].DATAA
opd1_src0[13] => opd1[13].DATAA
opd1_src0[14] => opd1[14].DATAA
opd1_src0[15] => opd1[15].DATAA
opd1_src0[16] => opd1[16].DATAA
opd1_src0[17] => opd1[17].DATAA
opd1_src0[18] => opd1[18].DATAA
opd1_src0[19] => opd1[19].DATAA
opd1_src0[20] => opd1[20].DATAA
opd1_src0[21] => opd1[21].DATAA
opd1_src0[22] => opd1[22].DATAA
opd1_src0[23] => opd1[23].DATAA
opd1_src0[24] => opd1[24].DATAA
opd1_src0[25] => opd1[25].DATAA
opd1_src0[26] => opd1[26].DATAA
opd1_src0[27] => opd1[27].DATAA
opd1_src0[28] => opd1[28].DATAA
opd1_src0[29] => opd1[29].DATAA
opd1_src0[30] => opd1[30].DATAA
opd1_src0[31] => opd1[31].DATAA
opd1_src1[0] => opd1[0].DATAB
opd1_src1[1] => opd1[1].DATAB
opd1_src1[2] => opd1[2].DATAB
opd1_src1[3] => opd1[3].DATAB
opd1_src1[4] => opd1[4].DATAB
opd1_src1[5] => opd1[5].DATAB
opd1_src1[6] => opd1[6].DATAB
opd1_src1[7] => opd1[7].DATAB
opd1_src1[8] => opd1[8].DATAB
opd1_src1[9] => opd1[9].DATAB
opd1_src1[10] => opd1[10].DATAB
opd1_src1[11] => opd1[11].DATAB
opd1_src1[12] => opd1[12].DATAB
opd1_src1[13] => opd1[13].DATAB
opd1_src1[14] => opd1[14].DATAB
opd1_src1[15] => opd1[15].DATAB
opd1_src1[16] => opd1[16].DATAB
opd1_src1[17] => opd1[17].DATAB
opd1_src1[18] => opd1[18].DATAB
opd1_src1[19] => opd1[19].DATAB
opd1_src1[20] => opd1[20].DATAB
opd1_src1[21] => opd1[21].DATAB
opd1_src1[22] => opd1[22].DATAB
opd1_src1[23] => opd1[23].DATAB
opd1_src1[24] => opd1[24].DATAB
opd1_src1[25] => opd1[25].DATAB
opd1_src1[26] => opd1[26].DATAB
opd1_src1[27] => opd1[27].DATAB
opd1_src1[28] => opd1[28].DATAB
opd1_src1[29] => opd1[29].DATAB
opd1_src1[30] => opd1[30].DATAB
opd1_src1[31] => opd1[31].DATAB
ex_ctrl.op_en => alu_ctrl:ex_alu_ctrl.op_en
ex_ctrl.ftype => alu_ctrl:ex_alu_ctrl.ftype
ex_ctrl.opd1_pass => gtd_opd1[0].IN1
ex_ctrl.opd1_pass => gtd_opd1[1].IN1
ex_ctrl.opd1_pass => gtd_opd1[2].IN1
ex_ctrl.opd1_pass => gtd_opd1[3].IN1
ex_ctrl.opd1_pass => gtd_opd1[4].IN1
ex_ctrl.opd1_pass => gtd_opd1[5].IN1
ex_ctrl.opd1_pass => gtd_opd1[6].IN1
ex_ctrl.opd1_pass => gtd_opd1[7].IN1
ex_ctrl.opd1_pass => gtd_opd1[8].IN1
ex_ctrl.opd1_pass => gtd_opd1[9].IN1
ex_ctrl.opd1_pass => gtd_opd1[10].IN1
ex_ctrl.opd1_pass => gtd_opd1[11].IN1
ex_ctrl.opd1_pass => gtd_opd1[12].IN1
ex_ctrl.opd1_pass => gtd_opd1[13].IN1
ex_ctrl.opd1_pass => gtd_opd1[14].IN1
ex_ctrl.opd1_pass => gtd_opd1[15].IN1
ex_ctrl.opd1_pass => gtd_opd1[16].IN1
ex_ctrl.opd1_pass => gtd_opd1[17].IN1
ex_ctrl.opd1_pass => gtd_opd1[18].IN1
ex_ctrl.opd1_pass => gtd_opd1[19].IN1
ex_ctrl.opd1_pass => gtd_opd1[20].IN1
ex_ctrl.opd1_pass => gtd_opd1[21].IN1
ex_ctrl.opd1_pass => gtd_opd1[22].IN1
ex_ctrl.opd1_pass => gtd_opd1[23].IN1
ex_ctrl.opd1_pass => gtd_opd1[24].IN1
ex_ctrl.opd1_pass => gtd_opd1[25].IN1
ex_ctrl.opd1_pass => gtd_opd1[26].IN1
ex_ctrl.opd1_pass => gtd_opd1[27].IN1
ex_ctrl.opd1_pass => gtd_opd1[28].IN1
ex_ctrl.opd1_pass => gtd_opd1[29].IN1
ex_ctrl.opd1_pass => gtd_opd1[30].IN1
ex_ctrl.opd1_pass => gtd_opd1[31].IN1
ex_ctrl.opd0_pass => gtd_opd0[0].IN1
ex_ctrl.opd0_pass => gtd_opd0[1].IN1
ex_ctrl.opd0_pass => gtd_opd0[2].IN1
ex_ctrl.opd0_pass => gtd_opd0[3].IN1
ex_ctrl.opd0_pass => gtd_opd0[4].IN1
ex_ctrl.opd0_pass => gtd_opd0[5].IN1
ex_ctrl.opd0_pass => gtd_opd0[6].IN1
ex_ctrl.opd0_pass => gtd_opd0[7].IN1
ex_ctrl.opd0_pass => gtd_opd0[8].IN1
ex_ctrl.opd0_pass => gtd_opd0[9].IN1
ex_ctrl.opd0_pass => gtd_opd0[10].IN1
ex_ctrl.opd0_pass => gtd_opd0[11].IN1
ex_ctrl.opd0_pass => gtd_opd0[12].IN1
ex_ctrl.opd0_pass => gtd_opd0[13].IN1
ex_ctrl.opd0_pass => gtd_opd0[14].IN1
ex_ctrl.opd0_pass => gtd_opd0[15].IN1
ex_ctrl.opd0_pass => gtd_opd0[16].IN1
ex_ctrl.opd0_pass => gtd_opd0[17].IN1
ex_ctrl.opd0_pass => gtd_opd0[18].IN1
ex_ctrl.opd0_pass => gtd_opd0[19].IN1
ex_ctrl.opd0_pass => gtd_opd0[20].IN1
ex_ctrl.opd0_pass => gtd_opd0[21].IN1
ex_ctrl.opd0_pass => gtd_opd0[22].IN1
ex_ctrl.opd0_pass => gtd_opd0[23].IN1
ex_ctrl.opd0_pass => gtd_opd0[24].IN1
ex_ctrl.opd0_pass => gtd_opd0[25].IN1
ex_ctrl.opd0_pass => gtd_opd0[26].IN1
ex_ctrl.opd0_pass => gtd_opd0[27].IN1
ex_ctrl.opd0_pass => gtd_opd0[28].IN1
ex_ctrl.opd0_pass => gtd_opd0[29].IN1
ex_ctrl.opd0_pass => gtd_opd0[30].IN1
ex_ctrl.opd0_pass => gtd_opd0[31].IN1
ex_ctrl.opd1_src_sel => opd1[31].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[30].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[29].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[28].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[27].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[26].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[25].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[24].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[23].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[22].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[21].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[20].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[19].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[18].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[17].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[16].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[15].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[14].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[13].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[12].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[11].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[10].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[9].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[8].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[7].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[6].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[5].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[4].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[3].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[2].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[1].OUTPUTSELECT
ex_ctrl.opd1_src_sel => opd1[0].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[31].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[30].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[29].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[28].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[27].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[26].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[25].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[24].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[23].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[22].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[21].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[20].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[19].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[18].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[17].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[16].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[15].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[14].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[13].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[12].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[11].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[10].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[9].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[8].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[7].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[6].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[5].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[4].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[3].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[2].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[1].OUTPUTSELECT
ex_ctrl.opd0_src_sel => opd0[0].OUTPUTSELECT
ex_func.func3[0] => alu_ctrl:ex_alu_ctrl.func3[0]
ex_func.func3[1] => alu_ctrl:ex_alu_ctrl.func3[1]
ex_func.func3[2] => alu_ctrl:ex_alu_ctrl.func3[2]
ex_func.func7[0] => alu_ctrl:ex_alu_ctrl.func7[0]
ex_func.func7[1] => alu_ctrl:ex_alu_ctrl.func7[1]
ex_func.func7[2] => alu_ctrl:ex_alu_ctrl.func7[2]
ex_func.func7[3] => alu_ctrl:ex_alu_ctrl.func7[3]
ex_func.func7[4] => alu_ctrl:ex_alu_ctrl.func7[4]
ex_func.func7[5] => alu_ctrl:ex_alu_ctrl.func7[5]
ex_func.func7[6] => alu_ctrl:ex_alu_ctrl.func7[6]
res[0] <= alu:ex_alu.res[0]
res[1] <= alu:ex_alu.res[1]
res[2] <= alu:ex_alu.res[2]
res[3] <= alu:ex_alu.res[3]
res[4] <= alu:ex_alu.res[4]
res[5] <= alu:ex_alu.res[5]
res[6] <= alu:ex_alu.res[6]
res[7] <= alu:ex_alu.res[7]
res[8] <= alu:ex_alu.res[8]
res[9] <= alu:ex_alu.res[9]
res[10] <= alu:ex_alu.res[10]
res[11] <= alu:ex_alu.res[11]
res[12] <= alu:ex_alu.res[12]
res[13] <= alu:ex_alu.res[13]
res[14] <= alu:ex_alu.res[14]
res[15] <= alu:ex_alu.res[15]
res[16] <= alu:ex_alu.res[16]
res[17] <= alu:ex_alu.res[17]
res[18] <= alu:ex_alu.res[18]
res[19] <= alu:ex_alu.res[19]
res[20] <= alu:ex_alu.res[20]
res[21] <= alu:ex_alu.res[21]
res[22] <= alu:ex_alu.res[22]
res[23] <= alu:ex_alu.res[23]
res[24] <= alu:ex_alu.res[24]
res[25] <= alu:ex_alu.res[25]
res[26] <= alu:ex_alu.res[26]
res[27] <= alu:ex_alu.res[27]
res[28] <= alu:ex_alu.res[28]
res[29] <= alu:ex_alu.res[29]
res[30] <= alu:ex_alu.res[30]
res[31] <= alu:ex_alu.res[31]


|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu_ctrl:ex_alu_ctrl
op_en => op.OUTPUTSELECT
op_en => op.OUTPUTSELECT
op_en => op.OUTPUTSELECT
op_en => op.OUTPUTSELECT
op_en => op.OUTPUTSELECT
op_en => op.OUTPUTSELECT
ftype => alu_op_ctrl.IN1
func3[0] => Mux1.IN10
func3[0] => Mux2.IN5
func3[0] => Mux3.IN10
func3[0] => Mux4.IN10
func3[0] => Mux5.IN10
func3[1] => Mux0.IN5
func3[1] => Mux1.IN9
func3[1] => Mux3.IN9
func3[1] => Mux4.IN9
func3[1] => Mux5.IN9
func3[2] => Mux0.IN4
func3[2] => Mux1.IN8
func3[2] => Mux2.IN4
func3[2] => Mux3.IN8
func3[2] => Mux4.IN8
func3[2] => Mux5.IN8
func7[0] => Equal0.IN5
func7[1] => Equal0.IN4
func7[2] => Equal0.IN3
func7[3] => Equal0.IN2
func7[4] => Equal0.IN1
func7[5] => Equal0.IN6
func7[6] => Equal0.IN0
op[0] <= op.DB_MAX_OUTPUT_PORT_TYPE
op[1] <= op.DB_MAX_OUTPUT_PORT_TYPE
op[2] <= op.DB_MAX_OUTPUT_PORT_TYPE
op[3] <= op.DB_MAX_OUTPUT_PORT_TYPE
op[4] <= op.DB_MAX_OUTPUT_PORT_TYPE
op[5] <= op.DB_MAX_OUTPUT_PORT_TYPE


|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu
opd0[0] => logic_res.IN0
opd0[0] => logic_res.IN0
opd0[0] => logic_res.IN0
opd0[0] => Add0.IN32
opd0[0] => ShiftLeft0.IN32
opd0[0] => ShiftRight0.IN32
opd0[0] => ShiftRight1.IN32
opd0[1] => logic_res.IN0
opd0[1] => logic_res.IN0
opd0[1] => logic_res.IN0
opd0[1] => Add0.IN31
opd0[1] => ShiftLeft0.IN31
opd0[1] => ShiftRight0.IN31
opd0[1] => ShiftRight1.IN31
opd0[2] => logic_res.IN0
opd0[2] => logic_res.IN0
opd0[2] => logic_res.IN0
opd0[2] => Add0.IN30
opd0[2] => ShiftLeft0.IN30
opd0[2] => ShiftRight0.IN30
opd0[2] => ShiftRight1.IN30
opd0[3] => logic_res.IN0
opd0[3] => logic_res.IN0
opd0[3] => logic_res.IN0
opd0[3] => Add0.IN29
opd0[3] => ShiftLeft0.IN29
opd0[3] => ShiftRight0.IN29
opd0[3] => ShiftRight1.IN29
opd0[4] => logic_res.IN0
opd0[4] => logic_res.IN0
opd0[4] => logic_res.IN0
opd0[4] => Add0.IN28
opd0[4] => ShiftLeft0.IN28
opd0[4] => ShiftRight0.IN28
opd0[4] => ShiftRight1.IN28
opd0[5] => logic_res.IN0
opd0[5] => logic_res.IN0
opd0[5] => logic_res.IN0
opd0[5] => Add0.IN27
opd0[5] => ShiftLeft0.IN27
opd0[5] => ShiftRight0.IN27
opd0[5] => ShiftRight1.IN27
opd0[6] => logic_res.IN0
opd0[6] => logic_res.IN0
opd0[6] => logic_res.IN0
opd0[6] => Add0.IN26
opd0[6] => ShiftLeft0.IN26
opd0[6] => ShiftRight0.IN26
opd0[6] => ShiftRight1.IN26
opd0[7] => logic_res.IN0
opd0[7] => logic_res.IN0
opd0[7] => logic_res.IN0
opd0[7] => Add0.IN25
opd0[7] => ShiftLeft0.IN25
opd0[7] => ShiftRight0.IN25
opd0[7] => ShiftRight1.IN25
opd0[8] => logic_res.IN0
opd0[8] => logic_res.IN0
opd0[8] => logic_res.IN0
opd0[8] => Add0.IN24
opd0[8] => ShiftLeft0.IN24
opd0[8] => ShiftRight0.IN24
opd0[8] => ShiftRight1.IN24
opd0[9] => logic_res.IN0
opd0[9] => logic_res.IN0
opd0[9] => logic_res.IN0
opd0[9] => Add0.IN23
opd0[9] => ShiftLeft0.IN23
opd0[9] => ShiftRight0.IN23
opd0[9] => ShiftRight1.IN23
opd0[10] => logic_res.IN0
opd0[10] => logic_res.IN0
opd0[10] => logic_res.IN0
opd0[10] => Add0.IN22
opd0[10] => ShiftLeft0.IN22
opd0[10] => ShiftRight0.IN22
opd0[10] => ShiftRight1.IN22
opd0[11] => logic_res.IN0
opd0[11] => logic_res.IN0
opd0[11] => logic_res.IN0
opd0[11] => Add0.IN21
opd0[11] => ShiftLeft0.IN21
opd0[11] => ShiftRight0.IN21
opd0[11] => ShiftRight1.IN21
opd0[12] => logic_res.IN0
opd0[12] => logic_res.IN0
opd0[12] => logic_res.IN0
opd0[12] => Add0.IN20
opd0[12] => ShiftLeft0.IN20
opd0[12] => ShiftRight0.IN20
opd0[12] => ShiftRight1.IN20
opd0[13] => logic_res.IN0
opd0[13] => logic_res.IN0
opd0[13] => logic_res.IN0
opd0[13] => Add0.IN19
opd0[13] => ShiftLeft0.IN19
opd0[13] => ShiftRight0.IN19
opd0[13] => ShiftRight1.IN19
opd0[14] => logic_res.IN0
opd0[14] => logic_res.IN0
opd0[14] => logic_res.IN0
opd0[14] => Add0.IN18
opd0[14] => ShiftLeft0.IN18
opd0[14] => ShiftRight0.IN18
opd0[14] => ShiftRight1.IN18
opd0[15] => logic_res.IN0
opd0[15] => logic_res.IN0
opd0[15] => logic_res.IN0
opd0[15] => Add0.IN17
opd0[15] => ShiftLeft0.IN17
opd0[15] => ShiftRight0.IN17
opd0[15] => ShiftRight1.IN17
opd0[16] => logic_res.IN0
opd0[16] => logic_res.IN0
opd0[16] => logic_res.IN0
opd0[16] => Add0.IN16
opd0[16] => ShiftLeft0.IN16
opd0[16] => ShiftRight0.IN16
opd0[16] => ShiftRight1.IN16
opd0[17] => logic_res.IN0
opd0[17] => logic_res.IN0
opd0[17] => logic_res.IN0
opd0[17] => Add0.IN15
opd0[17] => ShiftLeft0.IN15
opd0[17] => ShiftRight0.IN15
opd0[17] => ShiftRight1.IN15
opd0[18] => logic_res.IN0
opd0[18] => logic_res.IN0
opd0[18] => logic_res.IN0
opd0[18] => Add0.IN14
opd0[18] => ShiftLeft0.IN14
opd0[18] => ShiftRight0.IN14
opd0[18] => ShiftRight1.IN14
opd0[19] => logic_res.IN0
opd0[19] => logic_res.IN0
opd0[19] => logic_res.IN0
opd0[19] => Add0.IN13
opd0[19] => ShiftLeft0.IN13
opd0[19] => ShiftRight0.IN13
opd0[19] => ShiftRight1.IN13
opd0[20] => logic_res.IN0
opd0[20] => logic_res.IN0
opd0[20] => logic_res.IN0
opd0[20] => Add0.IN12
opd0[20] => ShiftLeft0.IN12
opd0[20] => ShiftRight0.IN12
opd0[20] => ShiftRight1.IN12
opd0[21] => logic_res.IN0
opd0[21] => logic_res.IN0
opd0[21] => logic_res.IN0
opd0[21] => Add0.IN11
opd0[21] => ShiftLeft0.IN11
opd0[21] => ShiftRight0.IN11
opd0[21] => ShiftRight1.IN11
opd0[22] => logic_res.IN0
opd0[22] => logic_res.IN0
opd0[22] => logic_res.IN0
opd0[22] => Add0.IN10
opd0[22] => ShiftLeft0.IN10
opd0[22] => ShiftRight0.IN10
opd0[22] => ShiftRight1.IN10
opd0[23] => logic_res.IN0
opd0[23] => logic_res.IN0
opd0[23] => logic_res.IN0
opd0[23] => Add0.IN9
opd0[23] => ShiftLeft0.IN9
opd0[23] => ShiftRight0.IN9
opd0[23] => ShiftRight1.IN9
opd0[24] => logic_res.IN0
opd0[24] => logic_res.IN0
opd0[24] => logic_res.IN0
opd0[24] => Add0.IN8
opd0[24] => ShiftLeft0.IN8
opd0[24] => ShiftRight0.IN8
opd0[24] => ShiftRight1.IN8
opd0[25] => logic_res.IN0
opd0[25] => logic_res.IN0
opd0[25] => logic_res.IN0
opd0[25] => Add0.IN7
opd0[25] => ShiftLeft0.IN7
opd0[25] => ShiftRight0.IN7
opd0[25] => ShiftRight1.IN7
opd0[26] => logic_res.IN0
opd0[26] => logic_res.IN0
opd0[26] => logic_res.IN0
opd0[26] => Add0.IN6
opd0[26] => ShiftLeft0.IN6
opd0[26] => ShiftRight0.IN6
opd0[26] => ShiftRight1.IN6
opd0[27] => logic_res.IN0
opd0[27] => logic_res.IN0
opd0[27] => logic_res.IN0
opd0[27] => Add0.IN5
opd0[27] => ShiftLeft0.IN5
opd0[27] => ShiftRight0.IN5
opd0[27] => ShiftRight1.IN5
opd0[28] => logic_res.IN0
opd0[28] => logic_res.IN0
opd0[28] => logic_res.IN0
opd0[28] => Add0.IN4
opd0[28] => ShiftLeft0.IN4
opd0[28] => ShiftRight0.IN4
opd0[28] => ShiftRight1.IN4
opd0[29] => logic_res.IN0
opd0[29] => logic_res.IN0
opd0[29] => logic_res.IN0
opd0[29] => Add0.IN3
opd0[29] => ShiftLeft0.IN3
opd0[29] => ShiftRight0.IN3
opd0[29] => ShiftRight1.IN3
opd0[30] => logic_res.IN0
opd0[30] => logic_res.IN0
opd0[30] => logic_res.IN0
opd0[30] => Add0.IN2
opd0[30] => ShiftLeft0.IN2
opd0[30] => ShiftRight0.IN2
opd0[30] => ShiftRight1.IN2
opd0[31] => logic_res.IN0
opd0[31] => logic_res.IN0
opd0[31] => logic_res.IN0
opd0[31] => Add0.IN1
opd0[31] => comparator.IN0
opd0[31] => comp_res_i.IN0
opd0[31] => ShiftLeft0.IN1
opd0[31] => ShiftRight0.IN1
opd0[31] => ShiftRight1.IN0
opd0[31] => ShiftRight1.IN1
opd0[31] => comp_res_i.IN0
opd1[0] => logic_res.IN1
opd1[0] => logic_res.IN1
opd1[0] => logic_res.IN1
opd1[0] => \arith_unit:opd1_i[0].DATAA
opd1[0] => ShiftLeft0.IN37
opd1[0] => ShiftRight0.IN37
opd1[0] => ShiftRight1.IN37
opd1[0] => \arith_unit:opd1_i[0].DATAB
opd1[1] => logic_res.IN1
opd1[1] => logic_res.IN1
opd1[1] => logic_res.IN1
opd1[1] => \arith_unit:opd1_i[1].DATAA
opd1[1] => ShiftLeft0.IN36
opd1[1] => ShiftRight0.IN36
opd1[1] => ShiftRight1.IN36
opd1[1] => \arith_unit:opd1_i[1].DATAB
opd1[2] => logic_res.IN1
opd1[2] => logic_res.IN1
opd1[2] => logic_res.IN1
opd1[2] => \arith_unit:opd1_i[2].DATAA
opd1[2] => ShiftLeft0.IN35
opd1[2] => ShiftRight0.IN35
opd1[2] => ShiftRight1.IN35
opd1[2] => \arith_unit:opd1_i[2].DATAB
opd1[3] => logic_res.IN1
opd1[3] => logic_res.IN1
opd1[3] => logic_res.IN1
opd1[3] => \arith_unit:opd1_i[3].DATAA
opd1[3] => ShiftLeft0.IN34
opd1[3] => ShiftRight0.IN34
opd1[3] => ShiftRight1.IN34
opd1[3] => \arith_unit:opd1_i[3].DATAB
opd1[4] => logic_res.IN1
opd1[4] => logic_res.IN1
opd1[4] => logic_res.IN1
opd1[4] => \arith_unit:opd1_i[4].DATAA
opd1[4] => ShiftLeft0.IN33
opd1[4] => ShiftRight0.IN33
opd1[4] => ShiftRight1.IN33
opd1[4] => \arith_unit:opd1_i[4].DATAB
opd1[5] => logic_res.IN1
opd1[5] => logic_res.IN1
opd1[5] => logic_res.IN1
opd1[5] => \arith_unit:opd1_i[5].DATAA
opd1[5] => \arith_unit:opd1_i[5].DATAB
opd1[6] => logic_res.IN1
opd1[6] => logic_res.IN1
opd1[6] => logic_res.IN1
opd1[6] => \arith_unit:opd1_i[6].DATAA
opd1[6] => \arith_unit:opd1_i[6].DATAB
opd1[7] => logic_res.IN1
opd1[7] => logic_res.IN1
opd1[7] => logic_res.IN1
opd1[7] => \arith_unit:opd1_i[7].DATAA
opd1[7] => \arith_unit:opd1_i[7].DATAB
opd1[8] => logic_res.IN1
opd1[8] => logic_res.IN1
opd1[8] => logic_res.IN1
opd1[8] => \arith_unit:opd1_i[8].DATAA
opd1[8] => \arith_unit:opd1_i[8].DATAB
opd1[9] => logic_res.IN1
opd1[9] => logic_res.IN1
opd1[9] => logic_res.IN1
opd1[9] => \arith_unit:opd1_i[9].DATAA
opd1[9] => \arith_unit:opd1_i[9].DATAB
opd1[10] => logic_res.IN1
opd1[10] => logic_res.IN1
opd1[10] => logic_res.IN1
opd1[10] => \arith_unit:opd1_i[10].DATAA
opd1[10] => \arith_unit:opd1_i[10].DATAB
opd1[11] => logic_res.IN1
opd1[11] => logic_res.IN1
opd1[11] => logic_res.IN1
opd1[11] => \arith_unit:opd1_i[11].DATAA
opd1[11] => \arith_unit:opd1_i[11].DATAB
opd1[12] => logic_res.IN1
opd1[12] => logic_res.IN1
opd1[12] => logic_res.IN1
opd1[12] => \arith_unit:opd1_i[12].DATAA
opd1[12] => \arith_unit:opd1_i[12].DATAB
opd1[13] => logic_res.IN1
opd1[13] => logic_res.IN1
opd1[13] => logic_res.IN1
opd1[13] => \arith_unit:opd1_i[13].DATAA
opd1[13] => \arith_unit:opd1_i[13].DATAB
opd1[14] => logic_res.IN1
opd1[14] => logic_res.IN1
opd1[14] => logic_res.IN1
opd1[14] => \arith_unit:opd1_i[14].DATAA
opd1[14] => \arith_unit:opd1_i[14].DATAB
opd1[15] => logic_res.IN1
opd1[15] => logic_res.IN1
opd1[15] => logic_res.IN1
opd1[15] => \arith_unit:opd1_i[15].DATAA
opd1[15] => \arith_unit:opd1_i[15].DATAB
opd1[16] => logic_res.IN1
opd1[16] => logic_res.IN1
opd1[16] => logic_res.IN1
opd1[16] => \arith_unit:opd1_i[16].DATAA
opd1[16] => \arith_unit:opd1_i[16].DATAB
opd1[17] => logic_res.IN1
opd1[17] => logic_res.IN1
opd1[17] => logic_res.IN1
opd1[17] => \arith_unit:opd1_i[17].DATAA
opd1[17] => \arith_unit:opd1_i[17].DATAB
opd1[18] => logic_res.IN1
opd1[18] => logic_res.IN1
opd1[18] => logic_res.IN1
opd1[18] => \arith_unit:opd1_i[18].DATAA
opd1[18] => \arith_unit:opd1_i[18].DATAB
opd1[19] => logic_res.IN1
opd1[19] => logic_res.IN1
opd1[19] => logic_res.IN1
opd1[19] => \arith_unit:opd1_i[19].DATAA
opd1[19] => \arith_unit:opd1_i[19].DATAB
opd1[20] => logic_res.IN1
opd1[20] => logic_res.IN1
opd1[20] => logic_res.IN1
opd1[20] => \arith_unit:opd1_i[20].DATAA
opd1[20] => \arith_unit:opd1_i[20].DATAB
opd1[21] => logic_res.IN1
opd1[21] => logic_res.IN1
opd1[21] => logic_res.IN1
opd1[21] => \arith_unit:opd1_i[21].DATAA
opd1[21] => \arith_unit:opd1_i[21].DATAB
opd1[22] => logic_res.IN1
opd1[22] => logic_res.IN1
opd1[22] => logic_res.IN1
opd1[22] => \arith_unit:opd1_i[22].DATAA
opd1[22] => \arith_unit:opd1_i[22].DATAB
opd1[23] => logic_res.IN1
opd1[23] => logic_res.IN1
opd1[23] => logic_res.IN1
opd1[23] => \arith_unit:opd1_i[23].DATAA
opd1[23] => \arith_unit:opd1_i[23].DATAB
opd1[24] => logic_res.IN1
opd1[24] => logic_res.IN1
opd1[24] => logic_res.IN1
opd1[24] => \arith_unit:opd1_i[24].DATAA
opd1[24] => \arith_unit:opd1_i[24].DATAB
opd1[25] => logic_res.IN1
opd1[25] => logic_res.IN1
opd1[25] => logic_res.IN1
opd1[25] => \arith_unit:opd1_i[25].DATAA
opd1[25] => \arith_unit:opd1_i[25].DATAB
opd1[26] => logic_res.IN1
opd1[26] => logic_res.IN1
opd1[26] => logic_res.IN1
opd1[26] => \arith_unit:opd1_i[26].DATAA
opd1[26] => \arith_unit:opd1_i[26].DATAB
opd1[27] => logic_res.IN1
opd1[27] => logic_res.IN1
opd1[27] => logic_res.IN1
opd1[27] => \arith_unit:opd1_i[27].DATAA
opd1[27] => \arith_unit:opd1_i[27].DATAB
opd1[28] => logic_res.IN1
opd1[28] => logic_res.IN1
opd1[28] => logic_res.IN1
opd1[28] => \arith_unit:opd1_i[28].DATAA
opd1[28] => \arith_unit:opd1_i[28].DATAB
opd1[29] => logic_res.IN1
opd1[29] => logic_res.IN1
opd1[29] => logic_res.IN1
opd1[29] => \arith_unit:opd1_i[29].DATAA
opd1[29] => \arith_unit:opd1_i[29].DATAB
opd1[30] => logic_res.IN1
opd1[30] => logic_res.IN1
opd1[30] => logic_res.IN1
opd1[30] => \arith_unit:opd1_i[30].DATAA
opd1[30] => \arith_unit:opd1_i[30].DATAB
opd1[31] => logic_res.IN1
opd1[31] => logic_res.IN1
opd1[31] => logic_res.IN1
opd1[31] => \arith_unit:opd1_i[31].DATAA
opd1[31] => comparator.IN1
opd1[31] => comp_res_i.IN1
opd1[31] => \arith_unit:opd1_i[31].DATAB
opd1[31] => comp_res_i.IN1
op[0] => Mux32.IN4
op[0] => Mux33.IN4
op[0] => Mux34.IN4
op[0] => Mux35.IN4
op[0] => Mux36.IN4
op[0] => Mux37.IN4
op[0] => Mux38.IN4
op[0] => Mux39.IN4
op[0] => Mux40.IN4
op[0] => Mux41.IN4
op[0] => Mux42.IN4
op[0] => Mux43.IN4
op[0] => Mux44.IN4
op[0] => Mux45.IN4
op[0] => Mux46.IN4
op[0] => Mux47.IN4
op[0] => Mux48.IN4
op[0] => Mux49.IN4
op[0] => Mux50.IN4
op[0] => Mux51.IN4
op[0] => Mux52.IN4
op[0] => Mux53.IN4
op[0] => Mux54.IN4
op[0] => Mux55.IN4
op[0] => Mux56.IN4
op[0] => Mux57.IN4
op[0] => Mux58.IN4
op[0] => Mux59.IN4
op[0] => Mux60.IN4
op[0] => Mux61.IN4
op[0] => Mux62.IN4
op[0] => Mux63.IN4
op[1] => Mux32.IN3
op[1] => Mux33.IN3
op[1] => Mux34.IN3
op[1] => Mux35.IN3
op[1] => Mux36.IN3
op[1] => Mux37.IN3
op[1] => Mux38.IN3
op[1] => Mux39.IN3
op[1] => Mux40.IN3
op[1] => Mux41.IN3
op[1] => Mux42.IN3
op[1] => Mux43.IN3
op[1] => Mux44.IN3
op[1] => Mux45.IN3
op[1] => Mux46.IN3
op[1] => Mux47.IN3
op[1] => Mux48.IN3
op[1] => Mux49.IN3
op[1] => Mux50.IN3
op[1] => Mux51.IN3
op[1] => Mux52.IN3
op[1] => Mux53.IN3
op[1] => Mux54.IN3
op[1] => Mux55.IN3
op[1] => Mux56.IN3
op[1] => Mux57.IN3
op[1] => Mux58.IN3
op[1] => Mux59.IN3
op[1] => Mux60.IN3
op[1] => Mux61.IN3
op[1] => Mux62.IN3
op[1] => Mux63.IN3
op[2] => Mux0.IN4
op[2] => Mux1.IN4
op[2] => Mux2.IN4
op[2] => Mux3.IN4
op[2] => Mux4.IN4
op[2] => Mux5.IN4
op[2] => Mux6.IN4
op[2] => Mux7.IN4
op[2] => Mux8.IN4
op[2] => Mux9.IN4
op[2] => Mux10.IN4
op[2] => Mux11.IN4
op[2] => Mux12.IN4
op[2] => Mux13.IN4
op[2] => Mux14.IN4
op[2] => Mux15.IN4
op[2] => Mux16.IN4
op[2] => Mux17.IN4
op[2] => Mux18.IN4
op[2] => Mux19.IN4
op[2] => Mux20.IN4
op[2] => Mux21.IN4
op[2] => Mux22.IN4
op[2] => Mux23.IN4
op[2] => Mux24.IN4
op[2] => Mux25.IN4
op[2] => Mux26.IN4
op[2] => Mux27.IN4
op[2] => Mux28.IN4
op[2] => Mux29.IN4
op[2] => Mux30.IN4
op[2] => Mux31.IN4
op[3] => Mux0.IN3
op[3] => Mux1.IN3
op[3] => Mux2.IN3
op[3] => Mux3.IN3
op[3] => Mux4.IN3
op[3] => Mux5.IN3
op[3] => Mux6.IN3
op[3] => Mux7.IN3
op[3] => Mux8.IN3
op[3] => Mux9.IN3
op[3] => Mux10.IN3
op[3] => Mux11.IN3
op[3] => Mux12.IN3
op[3] => Mux13.IN3
op[3] => Mux14.IN3
op[3] => Mux15.IN3
op[3] => Mux16.IN3
op[3] => Mux17.IN3
op[3] => Mux18.IN3
op[3] => Mux19.IN3
op[3] => Mux20.IN3
op[3] => Mux21.IN3
op[3] => Mux22.IN3
op[3] => Mux23.IN3
op[3] => Mux24.IN3
op[3] => Mux25.IN3
op[3] => Mux26.IN3
op[3] => Mux27.IN3
op[3] => Mux28.IN3
op[3] => Mux29.IN3
op[3] => Mux30.IN3
op[3] => Mux31.IN3
op[4] => arith_op.IN0
op[4] => comp_res_i.OUTPUTSELECT
op[5] => comp_res[31].OUTPUTSELECT
op[5] => comp_res[30].OUTPUTSELECT
op[5] => comp_res[29].OUTPUTSELECT
op[5] => comp_res[28].OUTPUTSELECT
op[5] => comp_res[27].OUTPUTSELECT
op[5] => comp_res[26].OUTPUTSELECT
op[5] => comp_res[25].OUTPUTSELECT
op[5] => comp_res[24].OUTPUTSELECT
op[5] => comp_res[23].OUTPUTSELECT
op[5] => comp_res[22].OUTPUTSELECT
op[5] => comp_res[21].OUTPUTSELECT
op[5] => comp_res[20].OUTPUTSELECT
op[5] => comp_res[19].OUTPUTSELECT
op[5] => comp_res[18].OUTPUTSELECT
op[5] => comp_res[17].OUTPUTSELECT
op[5] => comp_res[16].OUTPUTSELECT
op[5] => comp_res[15].OUTPUTSELECT
op[5] => comp_res[14].OUTPUTSELECT
op[5] => comp_res[13].OUTPUTSELECT
op[5] => comp_res[12].OUTPUTSELECT
op[5] => comp_res[11].OUTPUTSELECT
op[5] => comp_res[10].OUTPUTSELECT
op[5] => comp_res[9].OUTPUTSELECT
op[5] => comp_res[8].OUTPUTSELECT
op[5] => comp_res[7].OUTPUTSELECT
op[5] => comp_res[6].OUTPUTSELECT
op[5] => comp_res[5].OUTPUTSELECT
op[5] => comp_res[4].OUTPUTSELECT
op[5] => comp_res[3].OUTPUTSELECT
op[5] => comp_res[2].OUTPUTSELECT
op[5] => comp_res[1].OUTPUTSELECT
op[5] => comp_res[0].OUTPUTSELECT
op[5] => arith_op.IN1
res[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
res[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
res[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
res[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
res[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
res[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
res[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
res[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
res[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
res[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
res[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu
dmst_data[0] => Mux63.IN3
dmst_data[0] => Mux71.IN3
dmst_data[0] => Mux79.IN3
dmst_data[0] => Mux87.IN3
dmst_data[1] => Mux62.IN3
dmst_data[1] => Mux70.IN3
dmst_data[1] => Mux78.IN3
dmst_data[1] => Mux86.IN3
dmst_data[2] => Mux61.IN3
dmst_data[2] => Mux69.IN3
dmst_data[2] => Mux77.IN3
dmst_data[2] => Mux85.IN3
dmst_data[3] => Mux60.IN3
dmst_data[3] => Mux68.IN3
dmst_data[3] => Mux76.IN3
dmst_data[3] => Mux84.IN3
dmst_data[4] => Mux59.IN3
dmst_data[4] => Mux67.IN3
dmst_data[4] => Mux75.IN3
dmst_data[4] => Mux83.IN3
dmst_data[5] => Mux58.IN3
dmst_data[5] => Mux66.IN3
dmst_data[5] => Mux74.IN3
dmst_data[5] => Mux82.IN3
dmst_data[6] => Mux57.IN3
dmst_data[6] => Mux65.IN3
dmst_data[6] => Mux73.IN3
dmst_data[6] => Mux81.IN3
dmst_data[7] => Mux56.IN3
dmst_data[7] => Mux64.IN3
dmst_data[7] => Mux72.IN3
dmst_data[7] => Mux80.IN3
dmst_data[8] => Mux63.IN2
dmst_data[8] => Mux71.IN2
dmst_data[8] => Mux79.IN2
dmst_data[8] => Mux87.IN2
dmst_data[9] => Mux62.IN2
dmst_data[9] => Mux70.IN2
dmst_data[9] => Mux78.IN2
dmst_data[9] => Mux86.IN2
dmst_data[10] => Mux61.IN2
dmst_data[10] => Mux69.IN2
dmst_data[10] => Mux77.IN2
dmst_data[10] => Mux85.IN2
dmst_data[11] => Mux60.IN2
dmst_data[11] => Mux68.IN2
dmst_data[11] => Mux76.IN2
dmst_data[11] => Mux84.IN2
dmst_data[12] => Mux59.IN2
dmst_data[12] => Mux67.IN2
dmst_data[12] => Mux75.IN2
dmst_data[12] => Mux83.IN2
dmst_data[13] => Mux58.IN2
dmst_data[13] => Mux66.IN2
dmst_data[13] => Mux74.IN2
dmst_data[13] => Mux82.IN2
dmst_data[14] => Mux57.IN2
dmst_data[14] => Mux65.IN2
dmst_data[14] => Mux73.IN2
dmst_data[14] => Mux81.IN2
dmst_data[15] => Mux56.IN2
dmst_data[15] => Mux64.IN2
dmst_data[15] => Mux72.IN2
dmst_data[15] => Mux80.IN2
dmst_data[16] => Mux63.IN1
dmst_data[16] => Mux71.IN1
dmst_data[16] => Mux79.IN1
dmst_data[16] => Mux87.IN1
dmst_data[17] => Mux62.IN1
dmst_data[17] => Mux70.IN1
dmst_data[17] => Mux78.IN1
dmst_data[17] => Mux86.IN1
dmst_data[18] => Mux61.IN1
dmst_data[18] => Mux69.IN1
dmst_data[18] => Mux77.IN1
dmst_data[18] => Mux85.IN1
dmst_data[19] => Mux60.IN1
dmst_data[19] => Mux68.IN1
dmst_data[19] => Mux76.IN1
dmst_data[19] => Mux84.IN1
dmst_data[20] => Mux59.IN1
dmst_data[20] => Mux67.IN1
dmst_data[20] => Mux75.IN1
dmst_data[20] => Mux83.IN1
dmst_data[21] => Mux58.IN1
dmst_data[21] => Mux66.IN1
dmst_data[21] => Mux74.IN1
dmst_data[21] => Mux82.IN1
dmst_data[22] => Mux57.IN1
dmst_data[22] => Mux65.IN1
dmst_data[22] => Mux73.IN1
dmst_data[22] => Mux81.IN1
dmst_data[23] => Mux56.IN1
dmst_data[23] => Mux64.IN1
dmst_data[23] => Mux72.IN1
dmst_data[23] => Mux80.IN1
dmst_data[24] => Mux63.IN0
dmst_data[24] => Mux71.IN0
dmst_data[24] => Mux79.IN0
dmst_data[24] => Mux87.IN0
dmst_data[25] => Mux62.IN0
dmst_data[25] => Mux70.IN0
dmst_data[25] => Mux78.IN0
dmst_data[25] => Mux86.IN0
dmst_data[26] => Mux61.IN0
dmst_data[26] => Mux69.IN0
dmst_data[26] => Mux77.IN0
dmst_data[26] => Mux85.IN0
dmst_data[27] => Mux60.IN0
dmst_data[27] => Mux68.IN0
dmst_data[27] => Mux76.IN0
dmst_data[27] => Mux84.IN0
dmst_data[28] => Mux59.IN0
dmst_data[28] => Mux67.IN0
dmst_data[28] => Mux75.IN0
dmst_data[28] => Mux83.IN0
dmst_data[29] => Mux58.IN0
dmst_data[29] => Mux66.IN0
dmst_data[29] => Mux74.IN0
dmst_data[29] => Mux82.IN0
dmst_data[30] => Mux57.IN0
dmst_data[30] => Mux65.IN0
dmst_data[30] => Mux73.IN0
dmst_data[30] => Mux81.IN0
dmst_data[31] => Mux56.IN0
dmst_data[31] => Mux64.IN0
dmst_data[31] => Mux72.IN0
dmst_data[31] => Mux80.IN0
dmls_addr[0] => Mux0.IN1
dmls_addr[0] => Mux1.IN1
dmls_addr[0] => Mux2.IN1
dmls_addr[0] => Mux3.IN1
dmls_addr[0] => Mux4.IN1
dmls_addr[0] => Mux5.IN1
dmls_addr[0] => Mux6.IN1
dmls_addr[0] => Mux7.IN1
dmls_addr[0] => Mux8.IN1
dmls_addr[0] => Mux9.IN2
dmls_addr[0] => Mux10.IN2
dmls_addr[0] => Mux11.IN2
dmls_addr[0] => Mux12.IN2
dmls_addr[0] => Mux13.IN2
dmls_addr[0] => Mux14.IN2
dmls_addr[0] => Mux15.IN2
dmls_addr[0] => Mux16.IN2
dmls_addr[0] => Mux17.IN1
dmls_addr[0] => Mux18.IN1
dmls_addr[0] => Mux19.IN1
dmls_addr[0] => Mux20.IN1
dmls_addr[0] => Mux21.IN1
dmls_addr[0] => Mux22.IN1
dmls_addr[0] => Mux23.IN1
dmls_addr[0] => Mux56.IN5
dmls_addr[0] => Mux57.IN5
dmls_addr[0] => Mux58.IN5
dmls_addr[0] => Mux59.IN5
dmls_addr[0] => Mux60.IN5
dmls_addr[0] => Mux61.IN5
dmls_addr[0] => Mux62.IN5
dmls_addr[0] => Mux63.IN5
dmls_addr[0] => Mux64.IN5
dmls_addr[0] => Mux65.IN5
dmls_addr[0] => Mux66.IN5
dmls_addr[0] => Mux67.IN5
dmls_addr[0] => Mux68.IN5
dmls_addr[0] => Mux69.IN5
dmls_addr[0] => Mux70.IN5
dmls_addr[0] => Mux71.IN5
dmls_addr[0] => Mux72.IN5
dmls_addr[0] => Mux73.IN5
dmls_addr[0] => Mux74.IN5
dmls_addr[0] => Mux75.IN5
dmls_addr[0] => Mux76.IN5
dmls_addr[0] => Mux77.IN5
dmls_addr[0] => Mux78.IN5
dmls_addr[0] => Mux79.IN5
dmls_addr[0] => Mux80.IN5
dmls_addr[0] => Mux81.IN5
dmls_addr[0] => Mux82.IN5
dmls_addr[0] => Mux83.IN5
dmls_addr[0] => Mux84.IN5
dmls_addr[0] => Mux85.IN5
dmls_addr[0] => Mux86.IN5
dmls_addr[0] => Mux87.IN5
dmls_addr[0] => Mux88.IN5
dmls_addr[0] => Mux89.IN5
dmls_addr[0] => Mux90.IN5
dmls_addr[0] => Mux91.IN5
dmls_addr[0] => Mux92.IN5
dmls_addr[0] => dmrw_addr.DATAB
dmls_addr[1] => Mux0.IN0
dmls_addr[1] => Mux1.IN0
dmls_addr[1] => Mux2.IN0
dmls_addr[1] => Mux3.IN0
dmls_addr[1] => Mux4.IN0
dmls_addr[1] => Mux5.IN0
dmls_addr[1] => Mux6.IN0
dmls_addr[1] => Mux7.IN0
dmls_addr[1] => Mux8.IN0
dmls_addr[1] => Mux9.IN1
dmls_addr[1] => Mux10.IN1
dmls_addr[1] => Mux11.IN1
dmls_addr[1] => Mux12.IN1
dmls_addr[1] => Mux13.IN1
dmls_addr[1] => Mux14.IN1
dmls_addr[1] => Mux15.IN1
dmls_addr[1] => Mux16.IN1
dmls_addr[1] => Mux17.IN0
dmls_addr[1] => Mux18.IN0
dmls_addr[1] => Mux19.IN0
dmls_addr[1] => Mux20.IN0
dmls_addr[1] => Mux21.IN0
dmls_addr[1] => Mux22.IN0
dmls_addr[1] => Mux23.IN0
dmls_addr[1] => Mux56.IN4
dmls_addr[1] => Mux57.IN4
dmls_addr[1] => Mux58.IN4
dmls_addr[1] => Mux59.IN4
dmls_addr[1] => Mux60.IN4
dmls_addr[1] => Mux61.IN4
dmls_addr[1] => Mux62.IN4
dmls_addr[1] => Mux63.IN4
dmls_addr[1] => Mux64.IN4
dmls_addr[1] => Mux65.IN4
dmls_addr[1] => Mux66.IN4
dmls_addr[1] => Mux67.IN4
dmls_addr[1] => Mux68.IN4
dmls_addr[1] => Mux69.IN4
dmls_addr[1] => Mux70.IN4
dmls_addr[1] => Mux71.IN4
dmls_addr[1] => Mux72.IN4
dmls_addr[1] => Mux73.IN4
dmls_addr[1] => Mux74.IN4
dmls_addr[1] => Mux75.IN4
dmls_addr[1] => Mux76.IN4
dmls_addr[1] => Mux77.IN4
dmls_addr[1] => Mux78.IN4
dmls_addr[1] => Mux79.IN4
dmls_addr[1] => Mux80.IN4
dmls_addr[1] => Mux81.IN4
dmls_addr[1] => Mux82.IN4
dmls_addr[1] => Mux83.IN4
dmls_addr[1] => Mux84.IN4
dmls_addr[1] => Mux85.IN4
dmls_addr[1] => Mux86.IN4
dmls_addr[1] => Mux87.IN4
dmls_addr[1] => Mux88.IN4
dmls_addr[1] => Mux89.IN4
dmls_addr[1] => Mux90.IN4
dmls_addr[1] => Mux91.IN4
dmls_addr[1] => Mux92.IN4
dmls_addr[1] => Mux93.IN3
dmls_addr[1] => dmrw_addr.DATAB
dmls_addr[1] => Mux95.IN3
dmls_addr[2] => dmrw_addr.DATAB
dmls_addr[3] => dmrw_addr.DATAB
dmls_addr[4] => dmrw_addr.DATAB
dmls_addr[5] => dmrw_addr.DATAB
dmls_addr[6] => dmrw_addr.DATAB
dmls_addr[7] => dmrw_addr.DATAB
dmls_addr[8] => dmrw_addr.DATAB
dmls_addr[9] => dmrw_addr.DATAB
dmls_addr[10] => dmrw_addr.DATAB
dmls_addr[11] => dmrw_addr.DATAB
dmls_addr[12] => dmrw_addr.DATAB
dmls_addr[13] => dmrw_addr.DATAB
dmls_addr[14] => dmrw_addr.DATAB
dmls_addr[15] => dmrw_addr.DATAB
dmls_addr[16] => dmrw_addr.DATAB
dmls_addr[17] => dmrw_addr.DATAB
dmls_addr[18] => dmrw_addr.DATAB
dmls_addr[19] => dmrw_addr.DATAB
dmls_addr[20] => dmrw_addr.DATAB
dmls_addr[21] => dmrw_addr.DATAB
dmls_addr[22] => dmrw_addr.DATAB
dmls_addr[23] => dmrw_addr.DATAB
dmls_addr[24] => dmrw_addr.DATAB
dmls_addr[25] => dmrw_addr.DATAB
dmls_addr[26] => dmrw_addr.DATAB
dmls_addr[27] => dmrw_addr.DATAB
dmls_addr[28] => dmrw_addr.DATAB
dmls_addr[29] => dmrw_addr.DATAB
dmls_addr[30] => dmrw_addr.DATAB
dmls_addr[31] => dmrw_addr.DATAB
dmls_dtype[0] => Mux24.IN6
dmls_dtype[0] => Mux25.IN6
dmls_dtype[0] => Mux26.IN6
dmls_dtype[0] => Mux27.IN6
dmls_dtype[0] => Mux28.IN6
dmls_dtype[0] => Mux29.IN6
dmls_dtype[0] => Mux30.IN6
dmls_dtype[0] => Mux31.IN6
dmls_dtype[0] => Mux32.IN6
dmls_dtype[0] => Mux33.IN6
dmls_dtype[0] => Mux34.IN6
dmls_dtype[0] => Mux35.IN6
dmls_dtype[0] => Mux36.IN6
dmls_dtype[0] => Mux37.IN6
dmls_dtype[0] => Mux38.IN6
dmls_dtype[0] => Mux39.IN6
dmls_dtype[0] => Mux40.IN6
dmls_dtype[0] => Mux41.IN6
dmls_dtype[0] => Mux42.IN6
dmls_dtype[0] => Mux43.IN6
dmls_dtype[0] => Mux44.IN6
dmls_dtype[0] => Mux45.IN6
dmls_dtype[0] => Mux46.IN6
dmls_dtype[0] => Mux47.IN6
dmls_dtype[0] => Mux48.IN6
dmls_dtype[0] => Mux49.IN6
dmls_dtype[0] => Mux50.IN6
dmls_dtype[0] => Mux51.IN6
dmls_dtype[0] => Mux52.IN6
dmls_dtype[0] => Mux53.IN6
dmls_dtype[0] => Mux54.IN6
dmls_dtype[0] => Mux55.IN6
dmls_dtype[0] => Mux93.IN5
dmls_dtype[0] => Mux94.IN5
dmls_dtype[0] => Mux95.IN5
dmls_dtype[0] => Mux96.IN5
dmls_dtype[1] => Mux24.IN5
dmls_dtype[1] => Mux25.IN5
dmls_dtype[1] => Mux26.IN5
dmls_dtype[1] => Mux27.IN5
dmls_dtype[1] => Mux28.IN5
dmls_dtype[1] => Mux29.IN5
dmls_dtype[1] => Mux30.IN5
dmls_dtype[1] => Mux31.IN5
dmls_dtype[1] => Mux32.IN5
dmls_dtype[1] => Mux33.IN5
dmls_dtype[1] => Mux34.IN5
dmls_dtype[1] => Mux35.IN5
dmls_dtype[1] => Mux36.IN5
dmls_dtype[1] => Mux37.IN5
dmls_dtype[1] => Mux38.IN5
dmls_dtype[1] => Mux39.IN5
dmls_dtype[1] => Mux40.IN5
dmls_dtype[1] => Mux41.IN5
dmls_dtype[1] => Mux42.IN5
dmls_dtype[1] => Mux43.IN5
dmls_dtype[1] => Mux44.IN5
dmls_dtype[1] => Mux45.IN5
dmls_dtype[1] => Mux46.IN5
dmls_dtype[1] => Mux47.IN5
dmls_dtype[1] => Mux48.IN5
dmls_dtype[1] => Mux49.IN5
dmls_dtype[1] => Mux50.IN5
dmls_dtype[1] => Mux51.IN5
dmls_dtype[1] => Mux52.IN5
dmls_dtype[1] => Mux53.IN5
dmls_dtype[1] => Mux54.IN5
dmls_dtype[1] => Mux55.IN5
dmls_dtype[1] => Mux93.IN4
dmls_dtype[1] => Mux94.IN4
dmls_dtype[1] => Mux95.IN4
dmls_dtype[1] => Mux96.IN4
dmls_dtype[2] => Mux24.IN4
dmls_dtype[2] => Mux25.IN4
dmls_dtype[2] => Mux26.IN4
dmls_dtype[2] => Mux27.IN4
dmls_dtype[2] => Mux28.IN4
dmls_dtype[2] => Mux29.IN4
dmls_dtype[2] => Mux30.IN4
dmls_dtype[2] => Mux31.IN4
dmls_dtype[2] => Mux32.IN4
dmls_dtype[2] => Mux33.IN4
dmls_dtype[2] => Mux34.IN4
dmls_dtype[2] => Mux35.IN4
dmls_dtype[2] => Mux36.IN4
dmls_dtype[2] => Mux37.IN4
dmls_dtype[2] => Mux38.IN4
dmls_dtype[2] => Mux39.IN4
dmls_dtype[2] => Mux40.IN4
dmls_dtype[2] => Mux41.IN4
dmls_dtype[2] => Mux42.IN4
dmls_dtype[2] => Mux43.IN4
dmls_dtype[2] => Mux44.IN4
dmls_dtype[2] => Mux45.IN4
dmls_dtype[2] => Mux46.IN4
dmls_dtype[2] => Mux47.IN4
dmls_dtype[2] => Mux48.IN4
dmls_dtype[2] => Mux49.IN4
dmls_dtype[2] => Mux50.IN4
dmls_dtype[2] => Mux51.IN4
dmls_dtype[2] => Mux52.IN4
dmls_dtype[2] => Mux53.IN4
dmls_dtype[2] => Mux54.IN4
dmls_dtype[2] => Mux55.IN4
dmls_ctrl.en => dmem_rd.IN0
dmls_ctrl.en => dmem_wr.IN0
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.en => dmrw_addr.OUTPUTSELECT
dmls_ctrl.mode => dmem_wr.IN1
dmls_ctrl.mode => dmem_rd.IN1
dmrd_data[0] => Mux23.IN5
dmrd_data[0] => Mux55.IN7
dmrd_data[0] => Mux55.IN8
dmrd_data[0] => Mux55.IN9
dmrd_data[0] => Mux55.IN10
dmrd_data[1] => Mux22.IN5
dmrd_data[1] => Mux54.IN7
dmrd_data[1] => Mux54.IN8
dmrd_data[1] => Mux54.IN9
dmrd_data[1] => Mux54.IN10
dmrd_data[2] => Mux21.IN5
dmrd_data[2] => Mux53.IN7
dmrd_data[2] => Mux53.IN8
dmrd_data[2] => Mux53.IN9
dmrd_data[2] => Mux53.IN10
dmrd_data[3] => Mux20.IN5
dmrd_data[3] => Mux52.IN7
dmrd_data[3] => Mux52.IN8
dmrd_data[3] => Mux52.IN9
dmrd_data[3] => Mux52.IN10
dmrd_data[4] => Mux19.IN5
dmrd_data[4] => Mux51.IN7
dmrd_data[4] => Mux51.IN8
dmrd_data[4] => Mux51.IN9
dmrd_data[4] => Mux51.IN10
dmrd_data[5] => Mux18.IN5
dmrd_data[5] => Mux50.IN7
dmrd_data[5] => Mux50.IN8
dmrd_data[5] => Mux50.IN9
dmrd_data[5] => Mux50.IN10
dmrd_data[6] => Mux17.IN5
dmrd_data[6] => Mux49.IN7
dmrd_data[6] => Mux49.IN8
dmrd_data[6] => Mux49.IN9
dmrd_data[6] => Mux49.IN10
dmrd_data[7] => Mux0.IN5
dmrd_data[7] => Mux48.IN7
dmrd_data[7] => Mux48.IN8
dmrd_data[7] => Mux48.IN9
dmrd_data[7] => Mux48.IN10
dmrd_data[8] => Mux8.IN5
dmrd_data[8] => Mux16.IN5
dmrd_data[8] => Mux23.IN4
dmrd_data[8] => Mux47.IN7
dmrd_data[8] => Mux47.IN8
dmrd_data[8] => Mux47.IN9
dmrd_data[8] => Mux47.IN10
dmrd_data[9] => Mux7.IN5
dmrd_data[9] => Mux15.IN5
dmrd_data[9] => Mux22.IN4
dmrd_data[9] => Mux46.IN7
dmrd_data[9] => Mux46.IN8
dmrd_data[9] => Mux46.IN9
dmrd_data[9] => Mux46.IN10
dmrd_data[10] => Mux6.IN5
dmrd_data[10] => Mux14.IN5
dmrd_data[10] => Mux21.IN4
dmrd_data[10] => Mux45.IN7
dmrd_data[10] => Mux45.IN8
dmrd_data[10] => Mux45.IN9
dmrd_data[10] => Mux45.IN10
dmrd_data[11] => Mux5.IN5
dmrd_data[11] => Mux13.IN5
dmrd_data[11] => Mux20.IN4
dmrd_data[11] => Mux44.IN7
dmrd_data[11] => Mux44.IN8
dmrd_data[11] => Mux44.IN9
dmrd_data[11] => Mux44.IN10
dmrd_data[12] => Mux4.IN5
dmrd_data[12] => Mux12.IN5
dmrd_data[12] => Mux19.IN4
dmrd_data[12] => Mux43.IN7
dmrd_data[12] => Mux43.IN8
dmrd_data[12] => Mux43.IN9
dmrd_data[12] => Mux43.IN10
dmrd_data[13] => Mux3.IN5
dmrd_data[13] => Mux11.IN5
dmrd_data[13] => Mux18.IN4
dmrd_data[13] => Mux42.IN7
dmrd_data[13] => Mux42.IN8
dmrd_data[13] => Mux42.IN9
dmrd_data[13] => Mux42.IN10
dmrd_data[14] => Mux2.IN5
dmrd_data[14] => Mux10.IN5
dmrd_data[14] => Mux17.IN4
dmrd_data[14] => Mux41.IN7
dmrd_data[14] => Mux41.IN8
dmrd_data[14] => Mux41.IN9
dmrd_data[14] => Mux41.IN10
dmrd_data[15] => Mux0.IN4
dmrd_data[15] => Mux1.IN5
dmrd_data[15] => Mux9.IN5
dmrd_data[15] => Mux40.IN7
dmrd_data[15] => Mux40.IN8
dmrd_data[15] => Mux40.IN9
dmrd_data[15] => Mux40.IN10
dmrd_data[16] => Mux8.IN4
dmrd_data[16] => Mux16.IN4
dmrd_data[16] => Mux23.IN3
dmrd_data[16] => Mux39.IN7
dmrd_data[16] => Mux39.IN8
dmrd_data[16] => Mux39.IN9
dmrd_data[16] => Mux39.IN10
dmrd_data[17] => Mux7.IN4
dmrd_data[17] => Mux15.IN4
dmrd_data[17] => Mux22.IN3
dmrd_data[17] => Mux38.IN7
dmrd_data[17] => Mux38.IN8
dmrd_data[17] => Mux38.IN9
dmrd_data[17] => Mux38.IN10
dmrd_data[18] => Mux6.IN4
dmrd_data[18] => Mux14.IN4
dmrd_data[18] => Mux21.IN3
dmrd_data[18] => Mux37.IN7
dmrd_data[18] => Mux37.IN8
dmrd_data[18] => Mux37.IN9
dmrd_data[18] => Mux37.IN10
dmrd_data[19] => Mux5.IN4
dmrd_data[19] => Mux13.IN4
dmrd_data[19] => Mux20.IN3
dmrd_data[19] => Mux36.IN7
dmrd_data[19] => Mux36.IN8
dmrd_data[19] => Mux36.IN9
dmrd_data[19] => Mux36.IN10
dmrd_data[20] => Mux4.IN4
dmrd_data[20] => Mux12.IN4
dmrd_data[20] => Mux19.IN3
dmrd_data[20] => Mux35.IN7
dmrd_data[20] => Mux35.IN8
dmrd_data[20] => Mux35.IN9
dmrd_data[20] => Mux35.IN10
dmrd_data[21] => Mux3.IN4
dmrd_data[21] => Mux11.IN4
dmrd_data[21] => Mux18.IN3
dmrd_data[21] => Mux34.IN7
dmrd_data[21] => Mux34.IN8
dmrd_data[21] => Mux34.IN9
dmrd_data[21] => Mux34.IN10
dmrd_data[22] => Mux2.IN4
dmrd_data[22] => Mux10.IN4
dmrd_data[22] => Mux17.IN3
dmrd_data[22] => Mux33.IN7
dmrd_data[22] => Mux33.IN8
dmrd_data[22] => Mux33.IN9
dmrd_data[22] => Mux33.IN10
dmrd_data[23] => Mux0.IN3
dmrd_data[23] => Mux1.IN4
dmrd_data[23] => Mux9.IN4
dmrd_data[23] => Mux32.IN7
dmrd_data[23] => Mux32.IN8
dmrd_data[23] => Mux32.IN9
dmrd_data[23] => Mux32.IN10
dmrd_data[24] => Mux8.IN3
dmrd_data[24] => Mux16.IN3
dmrd_data[24] => Mux23.IN2
dmrd_data[24] => Mux31.IN7
dmrd_data[24] => Mux31.IN8
dmrd_data[24] => Mux31.IN9
dmrd_data[24] => Mux31.IN10
dmrd_data[25] => Mux7.IN3
dmrd_data[25] => Mux15.IN3
dmrd_data[25] => Mux22.IN2
dmrd_data[25] => Mux30.IN7
dmrd_data[25] => Mux30.IN8
dmrd_data[25] => Mux30.IN9
dmrd_data[25] => Mux30.IN10
dmrd_data[26] => Mux6.IN3
dmrd_data[26] => Mux14.IN3
dmrd_data[26] => Mux21.IN2
dmrd_data[26] => Mux29.IN7
dmrd_data[26] => Mux29.IN8
dmrd_data[26] => Mux29.IN9
dmrd_data[26] => Mux29.IN10
dmrd_data[27] => Mux5.IN3
dmrd_data[27] => Mux13.IN3
dmrd_data[27] => Mux20.IN2
dmrd_data[27] => Mux28.IN7
dmrd_data[27] => Mux28.IN8
dmrd_data[27] => Mux28.IN9
dmrd_data[27] => Mux28.IN10
dmrd_data[28] => Mux4.IN3
dmrd_data[28] => Mux12.IN3
dmrd_data[28] => Mux19.IN2
dmrd_data[28] => Mux27.IN7
dmrd_data[28] => Mux27.IN8
dmrd_data[28] => Mux27.IN9
dmrd_data[28] => Mux27.IN10
dmrd_data[29] => Mux3.IN3
dmrd_data[29] => Mux11.IN3
dmrd_data[29] => Mux18.IN2
dmrd_data[29] => Mux26.IN7
dmrd_data[29] => Mux26.IN8
dmrd_data[29] => Mux26.IN9
dmrd_data[29] => Mux26.IN10
dmrd_data[30] => Mux2.IN3
dmrd_data[30] => Mux10.IN3
dmrd_data[30] => Mux17.IN2
dmrd_data[30] => Mux25.IN7
dmrd_data[30] => Mux25.IN8
dmrd_data[30] => Mux25.IN9
dmrd_data[30] => Mux25.IN10
dmrd_data[31] => Mux0.IN2
dmrd_data[31] => Mux1.IN2
dmrd_data[31] => Mux1.IN3
dmrd_data[31] => Mux2.IN2
dmrd_data[31] => Mux3.IN2
dmrd_data[31] => Mux4.IN2
dmrd_data[31] => Mux5.IN2
dmrd_data[31] => Mux6.IN2
dmrd_data[31] => Mux7.IN2
dmrd_data[31] => Mux8.IN2
dmrd_data[31] => Mux9.IN3
dmrd_data[31] => Mux24.IN7
dmrd_data[31] => Mux24.IN8
dmrd_data[31] => Mux24.IN9
dmrd_data[31] => Mux24.IN10
dmwr_data[0] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[1] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[2] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[3] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[4] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[5] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[6] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[7] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[8] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[9] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[10] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[11] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[12] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[13] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[14] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[15] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[16] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[17] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[18] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[19] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[20] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[21] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[22] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[23] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[24] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[25] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[26] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[27] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[28] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[29] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[30] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmwr_data[31] <= dmwr_data.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[0] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[1] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[2] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[3] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[4] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[5] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[6] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[7] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[8] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[9] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[10] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[11] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[12] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[13] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[14] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[15] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[16] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[17] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[18] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[19] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[20] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[21] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[22] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[23] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[24] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[25] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[26] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[27] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[28] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[29] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[30] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dmrw_addr[31] <= dmrw_addr.DB_MAX_OUTPUT_PORT_TYPE
dm_byte_en[0] <= dm_byte_en.DB_MAX_OUTPUT_PORT_TYPE
dm_byte_en[1] <= dm_byte_en.DB_MAX_OUTPUT_PORT_TYPE
dm_byte_en[2] <= dm_byte_en.DB_MAX_OUTPUT_PORT_TYPE
dm_byte_en[3] <= dm_byte_en.DB_MAX_OUTPUT_PORT_TYPE
dmrd_en <= dmem_rd.DB_MAX_OUTPUT_PORT_TYPE
dmwr_en <= dmem_wr.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[0] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[1] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[2] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[3] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[4] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[5] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[6] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[7] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[8] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[9] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[10] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[11] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[12] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[13] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[14] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[15] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[16] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[17] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[18] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[19] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[20] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[21] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[22] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[23] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[24] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[25] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[26] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[27] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[28] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[29] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[30] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE
dmld_data[31] <= dmld_data.DB_MAX_OUTPUT_PORT_TYPE


|leaf_soc|uart_wbsl:soc_io
clk_i => uart:internal_uart.clk
rst_i => uart:internal_uart.reset
dat_i[0] => uart:internal_uart.wr_data[0]
dat_i[1] => uart:internal_uart.wr_data[1]
dat_i[2] => uart:internal_uart.wr_data[2]
dat_i[3] => uart:internal_uart.wr_data[3]
dat_i[4] => uart:internal_uart.wr_data[4]
dat_i[5] => uart:internal_uart.wr_data[5]
dat_i[6] => uart:internal_uart.wr_data[6]
dat_i[7] => uart:internal_uart.wr_data[7]
dat_i[8] => uart:internal_uart.wr_data[8]
dat_i[9] => uart:internal_uart.wr_data[9]
dat_i[10] => uart:internal_uart.wr_data[10]
dat_i[11] => uart:internal_uart.wr_data[11]
dat_i[12] => uart:internal_uart.wr_data[12]
dat_i[13] => uart:internal_uart.wr_data[13]
dat_i[14] => uart:internal_uart.wr_data[14]
dat_i[15] => uart:internal_uart.wr_data[15]
dat_i[16] => ~NO_FANOUT~
dat_i[17] => ~NO_FANOUT~
dat_i[18] => ~NO_FANOUT~
dat_i[19] => ~NO_FANOUT~
dat_i[20] => ~NO_FANOUT~
dat_i[21] => ~NO_FANOUT~
dat_i[22] => ~NO_FANOUT~
dat_i[23] => ~NO_FANOUT~
dat_i[24] => ~NO_FANOUT~
dat_i[25] => ~NO_FANOUT~
dat_i[26] => ~NO_FANOUT~
dat_i[27] => ~NO_FANOUT~
dat_i[28] => ~NO_FANOUT~
dat_i[29] => ~NO_FANOUT~
dat_i[30] => ~NO_FANOUT~
dat_i[31] => ~NO_FANOUT~
cyc_i => rd.IN0
cyc_i => wr.IN0
cyc_i => ack_o.IN0
stb_i => rd.IN1
stb_i => wr.IN1
stb_i => ack_o.IN1
we_i => wr.IN1
we_i => rd.IN1
sel_i[0] => ~NO_FANOUT~
sel_i[1] => ~NO_FANOUT~
sel_i[2] => ~NO_FANOUT~
sel_i[3] => ~NO_FANOUT~
adr_i[0] => uart:internal_uart.rd_addr[0]
adr_i[0] => uart:internal_uart.wr_addr[0]
adr_i[1] => uart:internal_uart.rd_addr[1]
adr_i[1] => uart:internal_uart.wr_addr[1]
rx => uart:internal_uart.rx
ack_o <= ack_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[0] <= uart:internal_uart.rd_data[0]
dat_o[1] <= uart:internal_uart.rd_data[1]
dat_o[2] <= uart:internal_uart.rd_data[2]
dat_o[3] <= uart:internal_uart.rd_data[3]
dat_o[4] <= uart:internal_uart.rd_data[4]
dat_o[5] <= uart:internal_uart.rd_data[5]
dat_o[6] <= uart:internal_uart.rd_data[6]
dat_o[7] <= uart:internal_uart.rd_data[7]
dat_o[8] <= uart:internal_uart.rd_data[8]
dat_o[9] <= uart:internal_uart.rd_data[9]
dat_o[10] <= uart:internal_uart.rd_data[10]
dat_o[11] <= uart:internal_uart.rd_data[11]
dat_o[12] <= uart:internal_uart.rd_data[12]
dat_o[13] <= uart:internal_uart.rd_data[13]
dat_o[14] <= uart:internal_uart.rd_data[14]
dat_o[15] <= uart:internal_uart.rd_data[15]
dat_o[16] <= <GND>
dat_o[17] <= <GND>
dat_o[18] <= <GND>
dat_o[19] <= <GND>
dat_o[20] <= <GND>
dat_o[21] <= <GND>
dat_o[22] <= <GND>
dat_o[23] <= <GND>
dat_o[24] <= <GND>
dat_o[25] <= <GND>
dat_o[26] <= <GND>
dat_o[27] <= <GND>
dat_o[28] <= <GND>
dat_o[29] <= <GND>
dat_o[30] <= <GND>
dat_o[31] <= <GND>
tx <= uart:internal_uart.tx


|leaf_soc|uart_wbsl:soc_io|uart:internal_uart
clk => fifo:rx_fifo.clk
clk => baud_div[0].CLK
clk => baud_div[1].CLK
clk => baud_div[2].CLK
clk => baud_div[3].CLK
clk => baud_div[4].CLK
clk => baud_div[5].CLK
clk => baud_div[6].CLK
clk => baud_div[7].CLK
clk => baud_div[8].CLK
clk => baud_div[9].CLK
clk => baud_div[10].CLK
clk => baud_div[11].CLK
clk => baud_div[12].CLK
clk => baud_div[13].CLK
clk => baud_div[14].CLK
clk => baud_div[15].CLK
clk => uart_rx:receiver.clk
clk => fifo:tx_fifo.clk
clk => uart_tx:transmitter.clk
reset => fifo:rx_fifo.reset
reset => baud_div[0].PRESET
reset => baud_div[1].PRESET
reset => baud_div[2].PRESET
reset => baud_div[3].PRESET
reset => baud_div[4].PRESET
reset => baud_div[5].PRESET
reset => baud_div[6].PRESET
reset => baud_div[7].PRESET
reset => baud_div[8].PRESET
reset => baud_div[9].PRESET
reset => baud_div[10].PRESET
reset => baud_div[11].PRESET
reset => baud_div[12].PRESET
reset => baud_div[13].PRESET
reset => baud_div[14].PRESET
reset => baud_div[15].PRESET
reset => uart_rx:receiver.reset
reset => fifo:tx_fifo.reset
reset => uart_tx:transmitter.reset
rd => rx_fifo_rd.IN1
rd => rd_data.OUTPUTSELECT
rd => rd_data.OUTPUTSELECT
rd => rd_data.OUTPUTSELECT
rd => rd_data.OUTPUTSELECT
rd => rd_data.OUTPUTSELECT
rd => rd_data.OUTPUTSELECT
rd => rd_data.OUTPUTSELECT
rd => rd_data.OUTPUTSELECT
rd => rd_data.OUTPUTSELECT
rd => rd_data.OUTPUTSELECT
rd => rd_data.OUTPUTSELECT
rd => rd_data.OUTPUTSELECT
rd => rd_data.OUTPUTSELECT
rd => rd_data.OUTPUTSELECT
rd => rd_data.OUTPUTSELECT
rd => rd_data.OUTPUTSELECT
rd_addr[0] => Mux0.IN4
rd_addr[0] => Mux1.IN4
rd_addr[0] => Mux2.IN4
rd_addr[0] => Mux3.IN4
rd_addr[0] => Mux4.IN4
rd_addr[0] => Mux5.IN4
rd_addr[0] => Mux6.IN4
rd_addr[0] => Mux7.IN4
rd_addr[0] => Mux8.IN3
rd_addr[0] => Mux9.IN3
rd_addr[0] => Mux10.IN2
rd_addr[0] => Mux11.IN2
rd_addr[0] => Mux12.IN2
rd_addr[0] => Mux13.IN2
rd_addr[0] => Mux14.IN2
rd_addr[0] => Mux15.IN2
rd_addr[0] => Equal1.IN1
rd_addr[1] => Mux0.IN3
rd_addr[1] => Mux1.IN3
rd_addr[1] => Mux2.IN3
rd_addr[1] => Mux3.IN3
rd_addr[1] => Mux4.IN3
rd_addr[1] => Mux5.IN3
rd_addr[1] => Mux6.IN3
rd_addr[1] => Mux7.IN3
rd_addr[1] => Mux8.IN2
rd_addr[1] => Mux9.IN2
rd_addr[1] => Mux10.IN1
rd_addr[1] => Mux11.IN1
rd_addr[1] => Mux12.IN1
rd_addr[1] => Mux13.IN1
rd_addr[1] => Mux14.IN1
rd_addr[1] => Mux15.IN1
rd_addr[1] => Equal1.IN0
rd_data[0] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
wr => baud_div_reg.IN1
wr => tx_fifo_wr.IN1
wr_addr[0] => Equal0.IN0
wr_addr[0] => Equal2.IN1
wr_addr[1] => Equal0.IN1
wr_addr[1] => Equal2.IN0
wr_data[0] => fifo:tx_fifo.wr_data[0]
wr_data[0] => baud_div[0].DATAIN
wr_data[1] => fifo:tx_fifo.wr_data[1]
wr_data[1] => baud_div[1].DATAIN
wr_data[2] => fifo:tx_fifo.wr_data[2]
wr_data[2] => baud_div[2].DATAIN
wr_data[3] => fifo:tx_fifo.wr_data[3]
wr_data[3] => baud_div[3].DATAIN
wr_data[4] => fifo:tx_fifo.wr_data[4]
wr_data[4] => baud_div[4].DATAIN
wr_data[5] => fifo:tx_fifo.wr_data[5]
wr_data[5] => baud_div[5].DATAIN
wr_data[6] => fifo:tx_fifo.wr_data[6]
wr_data[6] => baud_div[6].DATAIN
wr_data[7] => fifo:tx_fifo.wr_data[7]
wr_data[7] => baud_div[7].DATAIN
wr_data[8] => baud_div[8].DATAIN
wr_data[9] => baud_div[9].DATAIN
wr_data[10] => baud_div[10].DATAIN
wr_data[11] => baud_div[11].DATAIN
wr_data[12] => baud_div[12].DATAIN
wr_data[13] => baud_div[13].DATAIN
wr_data[14] => baud_div[14].DATAIN
wr_data[15] => baud_div[15].DATAIN
rx => uart_rx:receiver.rx
tx <= uart_tx:transmitter.tx


|leaf_soc|uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo
clk => last_op.CLK
clk => wr_pointer[0].CLK
clk => wr_pointer[1].CLK
clk => wr_pointer[2].CLK
clk => fifo_data[7][0].CLK
clk => fifo_data[7][1].CLK
clk => fifo_data[7][2].CLK
clk => fifo_data[7][3].CLK
clk => fifo_data[7][4].CLK
clk => fifo_data[7][5].CLK
clk => fifo_data[7][6].CLK
clk => fifo_data[7][7].CLK
clk => fifo_data[6][0].CLK
clk => fifo_data[6][1].CLK
clk => fifo_data[6][2].CLK
clk => fifo_data[6][3].CLK
clk => fifo_data[6][4].CLK
clk => fifo_data[6][5].CLK
clk => fifo_data[6][6].CLK
clk => fifo_data[6][7].CLK
clk => fifo_data[5][0].CLK
clk => fifo_data[5][1].CLK
clk => fifo_data[5][2].CLK
clk => fifo_data[5][3].CLK
clk => fifo_data[5][4].CLK
clk => fifo_data[5][5].CLK
clk => fifo_data[5][6].CLK
clk => fifo_data[5][7].CLK
clk => fifo_data[4][0].CLK
clk => fifo_data[4][1].CLK
clk => fifo_data[4][2].CLK
clk => fifo_data[4][3].CLK
clk => fifo_data[4][4].CLK
clk => fifo_data[4][5].CLK
clk => fifo_data[4][6].CLK
clk => fifo_data[4][7].CLK
clk => fifo_data[3][0].CLK
clk => fifo_data[3][1].CLK
clk => fifo_data[3][2].CLK
clk => fifo_data[3][3].CLK
clk => fifo_data[3][4].CLK
clk => fifo_data[3][5].CLK
clk => fifo_data[3][6].CLK
clk => fifo_data[3][7].CLK
clk => fifo_data[2][0].CLK
clk => fifo_data[2][1].CLK
clk => fifo_data[2][2].CLK
clk => fifo_data[2][3].CLK
clk => fifo_data[2][4].CLK
clk => fifo_data[2][5].CLK
clk => fifo_data[2][6].CLK
clk => fifo_data[2][7].CLK
clk => fifo_data[1][0].CLK
clk => fifo_data[1][1].CLK
clk => fifo_data[1][2].CLK
clk => fifo_data[1][3].CLK
clk => fifo_data[1][4].CLK
clk => fifo_data[1][5].CLK
clk => fifo_data[1][6].CLK
clk => fifo_data[1][7].CLK
clk => fifo_data[0][0].CLK
clk => fifo_data[0][1].CLK
clk => fifo_data[0][2].CLK
clk => fifo_data[0][3].CLK
clk => fifo_data[0][4].CLK
clk => fifo_data[0][5].CLK
clk => fifo_data[0][6].CLK
clk => fifo_data[0][7].CLK
clk => rd_pointer[0].CLK
clk => rd_pointer[1].CLK
clk => rd_pointer[2].CLK
reset => last_op.ACLR
reset => wr_pointer[0].ACLR
reset => wr_pointer[1].ACLR
reset => wr_pointer[2].ACLR
reset => fifo_data[7][0].ACLR
reset => fifo_data[7][1].ACLR
reset => fifo_data[7][2].ACLR
reset => fifo_data[7][3].ACLR
reset => fifo_data[7][4].ACLR
reset => fifo_data[7][5].ACLR
reset => fifo_data[7][6].ACLR
reset => fifo_data[7][7].ACLR
reset => fifo_data[6][0].ACLR
reset => fifo_data[6][1].ACLR
reset => fifo_data[6][2].ACLR
reset => fifo_data[6][3].ACLR
reset => fifo_data[6][4].ACLR
reset => fifo_data[6][5].ACLR
reset => fifo_data[6][6].ACLR
reset => fifo_data[6][7].ACLR
reset => fifo_data[5][0].ACLR
reset => fifo_data[5][1].ACLR
reset => fifo_data[5][2].ACLR
reset => fifo_data[5][3].ACLR
reset => fifo_data[5][4].ACLR
reset => fifo_data[5][5].ACLR
reset => fifo_data[5][6].ACLR
reset => fifo_data[5][7].ACLR
reset => fifo_data[4][0].ACLR
reset => fifo_data[4][1].ACLR
reset => fifo_data[4][2].ACLR
reset => fifo_data[4][3].ACLR
reset => fifo_data[4][4].ACLR
reset => fifo_data[4][5].ACLR
reset => fifo_data[4][6].ACLR
reset => fifo_data[4][7].ACLR
reset => fifo_data[3][0].ACLR
reset => fifo_data[3][1].ACLR
reset => fifo_data[3][2].ACLR
reset => fifo_data[3][3].ACLR
reset => fifo_data[3][4].ACLR
reset => fifo_data[3][5].ACLR
reset => fifo_data[3][6].ACLR
reset => fifo_data[3][7].ACLR
reset => fifo_data[2][0].ACLR
reset => fifo_data[2][1].ACLR
reset => fifo_data[2][2].ACLR
reset => fifo_data[2][3].ACLR
reset => fifo_data[2][4].ACLR
reset => fifo_data[2][5].ACLR
reset => fifo_data[2][6].ACLR
reset => fifo_data[2][7].ACLR
reset => fifo_data[1][0].ACLR
reset => fifo_data[1][1].ACLR
reset => fifo_data[1][2].ACLR
reset => fifo_data[1][3].ACLR
reset => fifo_data[1][4].ACLR
reset => fifo_data[1][5].ACLR
reset => fifo_data[1][6].ACLR
reset => fifo_data[1][7].ACLR
reset => fifo_data[0][0].ACLR
reset => fifo_data[0][1].ACLR
reset => fifo_data[0][2].ACLR
reset => fifo_data[0][3].ACLR
reset => fifo_data[0][4].ACLR
reset => fifo_data[0][5].ACLR
reset => fifo_data[0][6].ACLR
reset => fifo_data[0][7].ACLR
reset => rd_pointer[0].ACLR
reset => rd_pointer[1].ACLR
reset => rd_pointer[2].ACLR
wr => write_data.IN1
wr => save_last_op.IN0
wr => save_last_op.IN0
wr_en <= full.DB_MAX_OUTPUT_PORT_TYPE
wr_data[0] => fifo_data.DATAB
wr_data[0] => fifo_data.DATAB
wr_data[0] => fifo_data.DATAB
wr_data[0] => fifo_data.DATAB
wr_data[0] => fifo_data.DATAB
wr_data[0] => fifo_data.DATAB
wr_data[0] => fifo_data.DATAB
wr_data[0] => fifo_data.DATAB
wr_data[1] => fifo_data.DATAB
wr_data[1] => fifo_data.DATAB
wr_data[1] => fifo_data.DATAB
wr_data[1] => fifo_data.DATAB
wr_data[1] => fifo_data.DATAB
wr_data[1] => fifo_data.DATAB
wr_data[1] => fifo_data.DATAB
wr_data[1] => fifo_data.DATAB
wr_data[2] => fifo_data.DATAB
wr_data[2] => fifo_data.DATAB
wr_data[2] => fifo_data.DATAB
wr_data[2] => fifo_data.DATAB
wr_data[2] => fifo_data.DATAB
wr_data[2] => fifo_data.DATAB
wr_data[2] => fifo_data.DATAB
wr_data[2] => fifo_data.DATAB
wr_data[3] => fifo_data.DATAB
wr_data[3] => fifo_data.DATAB
wr_data[3] => fifo_data.DATAB
wr_data[3] => fifo_data.DATAB
wr_data[3] => fifo_data.DATAB
wr_data[3] => fifo_data.DATAB
wr_data[3] => fifo_data.DATAB
wr_data[3] => fifo_data.DATAB
wr_data[4] => fifo_data.DATAB
wr_data[4] => fifo_data.DATAB
wr_data[4] => fifo_data.DATAB
wr_data[4] => fifo_data.DATAB
wr_data[4] => fifo_data.DATAB
wr_data[4] => fifo_data.DATAB
wr_data[4] => fifo_data.DATAB
wr_data[4] => fifo_data.DATAB
wr_data[5] => fifo_data.DATAB
wr_data[5] => fifo_data.DATAB
wr_data[5] => fifo_data.DATAB
wr_data[5] => fifo_data.DATAB
wr_data[5] => fifo_data.DATAB
wr_data[5] => fifo_data.DATAB
wr_data[5] => fifo_data.DATAB
wr_data[5] => fifo_data.DATAB
wr_data[6] => fifo_data.DATAB
wr_data[6] => fifo_data.DATAB
wr_data[6] => fifo_data.DATAB
wr_data[6] => fifo_data.DATAB
wr_data[6] => fifo_data.DATAB
wr_data[6] => fifo_data.DATAB
wr_data[6] => fifo_data.DATAB
wr_data[6] => fifo_data.DATAB
wr_data[7] => fifo_data.DATAB
wr_data[7] => fifo_data.DATAB
wr_data[7] => fifo_data.DATAB
wr_data[7] => fifo_data.DATAB
wr_data[7] => fifo_data.DATAB
wr_data[7] => fifo_data.DATAB
wr_data[7] => fifo_data.DATAB
wr_data[7] => fifo_data.DATAB
rd => read_data.IN1
rd => save_last_op.IN1
rd => save_last_op.IN1
rd_en <= empty.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|leaf_soc|uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver
clk => down_counter:baud_counter.clk
clk => down_counter:rx_counter.clk
clk => sipo:rx_sipo.clk
clk => curr_state~1.DATAIN
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
baud_div[0] => baud_counter_load[0].DATAA
baud_div[1] => baud_counter_load[1].DATAA
baud_div[1] => baud_counter_load[0].DATAB
baud_div[2] => baud_counter_load[2].DATAA
baud_div[2] => baud_counter_load[1].DATAB
baud_div[3] => baud_counter_load[3].DATAA
baud_div[3] => baud_counter_load[2].DATAB
baud_div[4] => baud_counter_load[4].DATAA
baud_div[4] => baud_counter_load[3].DATAB
baud_div[5] => baud_counter_load[5].DATAA
baud_div[5] => baud_counter_load[4].DATAB
baud_div[6] => baud_counter_load[6].DATAA
baud_div[6] => baud_counter_load[5].DATAB
baud_div[7] => baud_counter_load[7].DATAA
baud_div[7] => baud_counter_load[6].DATAB
baud_div[8] => baud_counter_load[8].DATAA
baud_div[8] => baud_counter_load[7].DATAB
baud_div[9] => baud_counter_load[9].DATAA
baud_div[9] => baud_counter_load[8].DATAB
baud_div[10] => baud_counter_load[10].DATAA
baud_div[10] => baud_counter_load[9].DATAB
baud_div[11] => baud_counter_load[11].DATAA
baud_div[11] => baud_counter_load[10].DATAB
baud_div[12] => baud_counter_load[12].DATAA
baud_div[12] => baud_counter_load[11].DATAB
baud_div[13] => baud_counter_load[13].DATAA
baud_div[13] => baud_counter_load[12].DATAB
baud_div[14] => baud_counter_load[14].DATAA
baud_div[14] => baud_counter_load[13].DATAB
baud_div[15] => baud_counter_load[15].DATAA
baud_div[15] => baud_counter_load[14].DATAB
wr <= wr.DB_MAX_OUTPUT_PORT_TYPE
wr_en => fsm_next_state.IN0
wr_data[0] <= sipo:rx_sipo.val[0]
wr_data[1] <= sipo:rx_sipo.val[1]
wr_data[2] <= sipo:rx_sipo.val[2]
wr_data[3] <= sipo:rx_sipo.val[3]
wr_data[4] <= sipo:rx_sipo.val[4]
wr_data[5] <= sipo:rx_sipo.val[5]
wr_data[6] <= sipo:rx_sipo.val[6]
wr_data[7] <= sipo:rx_sipo.val[7]
busy <= busy.DB_MAX_OUTPUT_PORT_TYPE
rx => sipo:rx_sipo.ser
rx => fsm_next_state.IN1


|leaf_soc|uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter
clk => inter_val[0].CLK
clk => inter_val[1].CLK
clk => inter_val[2].CLK
clk => inter_val[3].CLK
clk => inter_val[4].CLK
clk => inter_val[5].CLK
clk => inter_val[6].CLK
clk => inter_val[7].CLK
clk => inter_val[8].CLK
clk => inter_val[9].CLK
clk => inter_val[10].CLK
clk => inter_val[11].CLK
clk => inter_val[12].CLK
clk => inter_val[13].CLK
clk => inter_val[14].CLK
clk => inter_val[15].CLK
clr => inter_val[0].PRESET
clr => inter_val[1].PRESET
clr => inter_val[2].PRESET
clr => inter_val[3].PRESET
clr => inter_val[4].PRESET
clr => inter_val[5].PRESET
clr => inter_val[6].PRESET
clr => inter_val[7].PRESET
clr => inter_val[8].PRESET
clr => inter_val[9].PRESET
clr => inter_val[10].PRESET
clr => inter_val[11].PRESET
clr => inter_val[12].PRESET
clr => inter_val[13].PRESET
clr => inter_val[14].PRESET
clr => inter_val[15].PRESET
en => inter_val[0].ENA
en => inter_val[15].ENA
en => inter_val[14].ENA
en => inter_val[13].ENA
en => inter_val[12].ENA
en => inter_val[11].ENA
en => inter_val[10].ENA
en => inter_val[9].ENA
en => inter_val[8].ENA
en => inter_val[7].ENA
en => inter_val[6].ENA
en => inter_val[5].ENA
en => inter_val[4].ENA
en => inter_val[3].ENA
en => inter_val[2].ENA
en => inter_val[1].ENA
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
load[0] => inter_val.DATAB
load[1] => inter_val.DATAB
load[2] => inter_val.DATAB
load[3] => inter_val.DATAB
load[4] => inter_val.DATAB
load[5] => inter_val.DATAB
load[6] => inter_val.DATAB
load[7] => inter_val.DATAB
load[8] => inter_val.DATAB
load[9] => inter_val.DATAB
load[10] => inter_val.DATAB
load[11] => inter_val.DATAB
load[12] => inter_val.DATAB
load[13] => inter_val.DATAB
load[14] => inter_val.DATAB
load[15] => inter_val.DATAB
val[0] <= inter_val[0].DB_MAX_OUTPUT_PORT_TYPE
val[1] <= inter_val[1].DB_MAX_OUTPUT_PORT_TYPE
val[2] <= inter_val[2].DB_MAX_OUTPUT_PORT_TYPE
val[3] <= inter_val[3].DB_MAX_OUTPUT_PORT_TYPE
val[4] <= inter_val[4].DB_MAX_OUTPUT_PORT_TYPE
val[5] <= inter_val[5].DB_MAX_OUTPUT_PORT_TYPE
val[6] <= inter_val[6].DB_MAX_OUTPUT_PORT_TYPE
val[7] <= inter_val[7].DB_MAX_OUTPUT_PORT_TYPE
val[8] <= inter_val[8].DB_MAX_OUTPUT_PORT_TYPE
val[9] <= inter_val[9].DB_MAX_OUTPUT_PORT_TYPE
val[10] <= inter_val[10].DB_MAX_OUTPUT_PORT_TYPE
val[11] <= inter_val[11].DB_MAX_OUTPUT_PORT_TYPE
val[12] <= inter_val[12].DB_MAX_OUTPUT_PORT_TYPE
val[13] <= inter_val[13].DB_MAX_OUTPUT_PORT_TYPE
val[14] <= inter_val[14].DB_MAX_OUTPUT_PORT_TYPE
val[15] <= inter_val[15].DB_MAX_OUTPUT_PORT_TYPE


|leaf_soc|uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter
clk => inter_val[0].CLK
clk => inter_val[1].CLK
clk => inter_val[2].CLK
clr => inter_val[0].PRESET
clr => inter_val[1].PRESET
clr => inter_val[2].PRESET
en => inter_val[0].ENA
en => inter_val[2].ENA
en => inter_val[1].ENA
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
load[0] => inter_val.DATAB
load[1] => inter_val.DATAB
load[2] => inter_val.DATAB
val[0] <= inter_val[0].DB_MAX_OUTPUT_PORT_TYPE
val[1] <= inter_val[1].DB_MAX_OUTPUT_PORT_TYPE
val[2] <= inter_val[2].DB_MAX_OUTPUT_PORT_TYPE


|leaf_soc|uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo
clk => inter_val[0].CLK
clk => inter_val[1].CLK
clk => inter_val[2].CLK
clk => inter_val[3].CLK
clk => inter_val[4].CLK
clk => inter_val[5].CLK
clk => inter_val[6].CLK
clk => inter_val[7].CLK
clr => inter_val[0].PRESET
clr => inter_val[1].PRESET
clr => inter_val[2].PRESET
clr => inter_val[3].PRESET
clr => inter_val[4].PRESET
clr => inter_val[5].PRESET
clr => inter_val[6].PRESET
clr => inter_val[7].PRESET
en => inter_val[0].ENA
en => inter_val[7].ENA
en => inter_val[6].ENA
en => inter_val[5].ENA
en => inter_val[4].ENA
en => inter_val[3].ENA
en => inter_val[2].ENA
en => inter_val[1].ENA
ser => inter_val[7].DATAIN
val[0] <= inter_val[0].DB_MAX_OUTPUT_PORT_TYPE
val[1] <= inter_val[1].DB_MAX_OUTPUT_PORT_TYPE
val[2] <= inter_val[2].DB_MAX_OUTPUT_PORT_TYPE
val[3] <= inter_val[3].DB_MAX_OUTPUT_PORT_TYPE
val[4] <= inter_val[4].DB_MAX_OUTPUT_PORT_TYPE
val[5] <= inter_val[5].DB_MAX_OUTPUT_PORT_TYPE
val[6] <= inter_val[6].DB_MAX_OUTPUT_PORT_TYPE
val[7] <= inter_val[7].DB_MAX_OUTPUT_PORT_TYPE


|leaf_soc|uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo
clk => last_op.CLK
clk => wr_pointer[0].CLK
clk => wr_pointer[1].CLK
clk => wr_pointer[2].CLK
clk => fifo_data[7][0].CLK
clk => fifo_data[7][1].CLK
clk => fifo_data[7][2].CLK
clk => fifo_data[7][3].CLK
clk => fifo_data[7][4].CLK
clk => fifo_data[7][5].CLK
clk => fifo_data[7][6].CLK
clk => fifo_data[7][7].CLK
clk => fifo_data[6][0].CLK
clk => fifo_data[6][1].CLK
clk => fifo_data[6][2].CLK
clk => fifo_data[6][3].CLK
clk => fifo_data[6][4].CLK
clk => fifo_data[6][5].CLK
clk => fifo_data[6][6].CLK
clk => fifo_data[6][7].CLK
clk => fifo_data[5][0].CLK
clk => fifo_data[5][1].CLK
clk => fifo_data[5][2].CLK
clk => fifo_data[5][3].CLK
clk => fifo_data[5][4].CLK
clk => fifo_data[5][5].CLK
clk => fifo_data[5][6].CLK
clk => fifo_data[5][7].CLK
clk => fifo_data[4][0].CLK
clk => fifo_data[4][1].CLK
clk => fifo_data[4][2].CLK
clk => fifo_data[4][3].CLK
clk => fifo_data[4][4].CLK
clk => fifo_data[4][5].CLK
clk => fifo_data[4][6].CLK
clk => fifo_data[4][7].CLK
clk => fifo_data[3][0].CLK
clk => fifo_data[3][1].CLK
clk => fifo_data[3][2].CLK
clk => fifo_data[3][3].CLK
clk => fifo_data[3][4].CLK
clk => fifo_data[3][5].CLK
clk => fifo_data[3][6].CLK
clk => fifo_data[3][7].CLK
clk => fifo_data[2][0].CLK
clk => fifo_data[2][1].CLK
clk => fifo_data[2][2].CLK
clk => fifo_data[2][3].CLK
clk => fifo_data[2][4].CLK
clk => fifo_data[2][5].CLK
clk => fifo_data[2][6].CLK
clk => fifo_data[2][7].CLK
clk => fifo_data[1][0].CLK
clk => fifo_data[1][1].CLK
clk => fifo_data[1][2].CLK
clk => fifo_data[1][3].CLK
clk => fifo_data[1][4].CLK
clk => fifo_data[1][5].CLK
clk => fifo_data[1][6].CLK
clk => fifo_data[1][7].CLK
clk => fifo_data[0][0].CLK
clk => fifo_data[0][1].CLK
clk => fifo_data[0][2].CLK
clk => fifo_data[0][3].CLK
clk => fifo_data[0][4].CLK
clk => fifo_data[0][5].CLK
clk => fifo_data[0][6].CLK
clk => fifo_data[0][7].CLK
clk => rd_pointer[0].CLK
clk => rd_pointer[1].CLK
clk => rd_pointer[2].CLK
reset => last_op.ACLR
reset => wr_pointer[0].ACLR
reset => wr_pointer[1].ACLR
reset => wr_pointer[2].ACLR
reset => fifo_data[7][0].ACLR
reset => fifo_data[7][1].ACLR
reset => fifo_data[7][2].ACLR
reset => fifo_data[7][3].ACLR
reset => fifo_data[7][4].ACLR
reset => fifo_data[7][5].ACLR
reset => fifo_data[7][6].ACLR
reset => fifo_data[7][7].ACLR
reset => fifo_data[6][0].ACLR
reset => fifo_data[6][1].ACLR
reset => fifo_data[6][2].ACLR
reset => fifo_data[6][3].ACLR
reset => fifo_data[6][4].ACLR
reset => fifo_data[6][5].ACLR
reset => fifo_data[6][6].ACLR
reset => fifo_data[6][7].ACLR
reset => fifo_data[5][0].ACLR
reset => fifo_data[5][1].ACLR
reset => fifo_data[5][2].ACLR
reset => fifo_data[5][3].ACLR
reset => fifo_data[5][4].ACLR
reset => fifo_data[5][5].ACLR
reset => fifo_data[5][6].ACLR
reset => fifo_data[5][7].ACLR
reset => fifo_data[4][0].ACLR
reset => fifo_data[4][1].ACLR
reset => fifo_data[4][2].ACLR
reset => fifo_data[4][3].ACLR
reset => fifo_data[4][4].ACLR
reset => fifo_data[4][5].ACLR
reset => fifo_data[4][6].ACLR
reset => fifo_data[4][7].ACLR
reset => fifo_data[3][0].ACLR
reset => fifo_data[3][1].ACLR
reset => fifo_data[3][2].ACLR
reset => fifo_data[3][3].ACLR
reset => fifo_data[3][4].ACLR
reset => fifo_data[3][5].ACLR
reset => fifo_data[3][6].ACLR
reset => fifo_data[3][7].ACLR
reset => fifo_data[2][0].ACLR
reset => fifo_data[2][1].ACLR
reset => fifo_data[2][2].ACLR
reset => fifo_data[2][3].ACLR
reset => fifo_data[2][4].ACLR
reset => fifo_data[2][5].ACLR
reset => fifo_data[2][6].ACLR
reset => fifo_data[2][7].ACLR
reset => fifo_data[1][0].ACLR
reset => fifo_data[1][1].ACLR
reset => fifo_data[1][2].ACLR
reset => fifo_data[1][3].ACLR
reset => fifo_data[1][4].ACLR
reset => fifo_data[1][5].ACLR
reset => fifo_data[1][6].ACLR
reset => fifo_data[1][7].ACLR
reset => fifo_data[0][0].ACLR
reset => fifo_data[0][1].ACLR
reset => fifo_data[0][2].ACLR
reset => fifo_data[0][3].ACLR
reset => fifo_data[0][4].ACLR
reset => fifo_data[0][5].ACLR
reset => fifo_data[0][6].ACLR
reset => fifo_data[0][7].ACLR
reset => rd_pointer[0].ACLR
reset => rd_pointer[1].ACLR
reset => rd_pointer[2].ACLR
wr => write_data.IN1
wr => save_last_op.IN0
wr => save_last_op.IN0
wr_en <= full.DB_MAX_OUTPUT_PORT_TYPE
wr_data[0] => fifo_data.DATAB
wr_data[0] => fifo_data.DATAB
wr_data[0] => fifo_data.DATAB
wr_data[0] => fifo_data.DATAB
wr_data[0] => fifo_data.DATAB
wr_data[0] => fifo_data.DATAB
wr_data[0] => fifo_data.DATAB
wr_data[0] => fifo_data.DATAB
wr_data[1] => fifo_data.DATAB
wr_data[1] => fifo_data.DATAB
wr_data[1] => fifo_data.DATAB
wr_data[1] => fifo_data.DATAB
wr_data[1] => fifo_data.DATAB
wr_data[1] => fifo_data.DATAB
wr_data[1] => fifo_data.DATAB
wr_data[1] => fifo_data.DATAB
wr_data[2] => fifo_data.DATAB
wr_data[2] => fifo_data.DATAB
wr_data[2] => fifo_data.DATAB
wr_data[2] => fifo_data.DATAB
wr_data[2] => fifo_data.DATAB
wr_data[2] => fifo_data.DATAB
wr_data[2] => fifo_data.DATAB
wr_data[2] => fifo_data.DATAB
wr_data[3] => fifo_data.DATAB
wr_data[3] => fifo_data.DATAB
wr_data[3] => fifo_data.DATAB
wr_data[3] => fifo_data.DATAB
wr_data[3] => fifo_data.DATAB
wr_data[3] => fifo_data.DATAB
wr_data[3] => fifo_data.DATAB
wr_data[3] => fifo_data.DATAB
wr_data[4] => fifo_data.DATAB
wr_data[4] => fifo_data.DATAB
wr_data[4] => fifo_data.DATAB
wr_data[4] => fifo_data.DATAB
wr_data[4] => fifo_data.DATAB
wr_data[4] => fifo_data.DATAB
wr_data[4] => fifo_data.DATAB
wr_data[4] => fifo_data.DATAB
wr_data[5] => fifo_data.DATAB
wr_data[5] => fifo_data.DATAB
wr_data[5] => fifo_data.DATAB
wr_data[5] => fifo_data.DATAB
wr_data[5] => fifo_data.DATAB
wr_data[5] => fifo_data.DATAB
wr_data[5] => fifo_data.DATAB
wr_data[5] => fifo_data.DATAB
wr_data[6] => fifo_data.DATAB
wr_data[6] => fifo_data.DATAB
wr_data[6] => fifo_data.DATAB
wr_data[6] => fifo_data.DATAB
wr_data[6] => fifo_data.DATAB
wr_data[6] => fifo_data.DATAB
wr_data[6] => fifo_data.DATAB
wr_data[6] => fifo_data.DATAB
wr_data[7] => fifo_data.DATAB
wr_data[7] => fifo_data.DATAB
wr_data[7] => fifo_data.DATAB
wr_data[7] => fifo_data.DATAB
wr_data[7] => fifo_data.DATAB
wr_data[7] => fifo_data.DATAB
wr_data[7] => fifo_data.DATAB
wr_data[7] => fifo_data.DATAB
rd => read_data.IN1
rd => save_last_op.IN1
rd => save_last_op.IN1
rd_en <= empty.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|leaf_soc|uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter
clk => down_counter:baud_counter.clk
clk => down_counter:tx_counter.clk
clk => piso:tx_piso.clk
clk => curr_state~1.DATAIN
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
baud_div[0] => down_counter:baud_counter.load[0]
baud_div[1] => down_counter:baud_counter.load[1]
baud_div[2] => down_counter:baud_counter.load[2]
baud_div[3] => down_counter:baud_counter.load[3]
baud_div[4] => down_counter:baud_counter.load[4]
baud_div[5] => down_counter:baud_counter.load[5]
baud_div[6] => down_counter:baud_counter.load[6]
baud_div[7] => down_counter:baud_counter.load[7]
baud_div[8] => down_counter:baud_counter.load[8]
baud_div[9] => down_counter:baud_counter.load[9]
baud_div[10] => down_counter:baud_counter.load[10]
baud_div[11] => down_counter:baud_counter.load[11]
baud_div[12] => down_counter:baud_counter.load[12]
baud_div[13] => down_counter:baud_counter.load[13]
baud_div[14] => down_counter:baud_counter.load[14]
baud_div[15] => down_counter:baud_counter.load[15]
rd <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd_en => Selector1.IN3
rd_en => Selector0.IN2
rd_data[0] => piso:tx_piso.load[0]
rd_data[1] => piso:tx_piso.load[1]
rd_data[2] => piso:tx_piso.load[2]
rd_data[3] => piso:tx_piso.load[3]
rd_data[4] => piso:tx_piso.load[4]
rd_data[5] => piso:tx_piso.load[5]
rd_data[6] => piso:tx_piso.load[6]
rd_data[7] => piso:tx_piso.load[7]
busy <= busy.DB_MAX_OUTPUT_PORT_TYPE
tx <= tx.DB_MAX_OUTPUT_PORT_TYPE


|leaf_soc|uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter
clk => inter_val[0].CLK
clk => inter_val[1].CLK
clk => inter_val[2].CLK
clk => inter_val[3].CLK
clk => inter_val[4].CLK
clk => inter_val[5].CLK
clk => inter_val[6].CLK
clk => inter_val[7].CLK
clk => inter_val[8].CLK
clk => inter_val[9].CLK
clk => inter_val[10].CLK
clk => inter_val[11].CLK
clk => inter_val[12].CLK
clk => inter_val[13].CLK
clk => inter_val[14].CLK
clk => inter_val[15].CLK
clr => inter_val[0].PRESET
clr => inter_val[1].PRESET
clr => inter_val[2].PRESET
clr => inter_val[3].PRESET
clr => inter_val[4].PRESET
clr => inter_val[5].PRESET
clr => inter_val[6].PRESET
clr => inter_val[7].PRESET
clr => inter_val[8].PRESET
clr => inter_val[9].PRESET
clr => inter_val[10].PRESET
clr => inter_val[11].PRESET
clr => inter_val[12].PRESET
clr => inter_val[13].PRESET
clr => inter_val[14].PRESET
clr => inter_val[15].PRESET
en => inter_val[0].ENA
en => inter_val[15].ENA
en => inter_val[14].ENA
en => inter_val[13].ENA
en => inter_val[12].ENA
en => inter_val[11].ENA
en => inter_val[10].ENA
en => inter_val[9].ENA
en => inter_val[8].ENA
en => inter_val[7].ENA
en => inter_val[6].ENA
en => inter_val[5].ENA
en => inter_val[4].ENA
en => inter_val[3].ENA
en => inter_val[2].ENA
en => inter_val[1].ENA
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
load[0] => inter_val.DATAB
load[1] => inter_val.DATAB
load[2] => inter_val.DATAB
load[3] => inter_val.DATAB
load[4] => inter_val.DATAB
load[5] => inter_val.DATAB
load[6] => inter_val.DATAB
load[7] => inter_val.DATAB
load[8] => inter_val.DATAB
load[9] => inter_val.DATAB
load[10] => inter_val.DATAB
load[11] => inter_val.DATAB
load[12] => inter_val.DATAB
load[13] => inter_val.DATAB
load[14] => inter_val.DATAB
load[15] => inter_val.DATAB
val[0] <= inter_val[0].DB_MAX_OUTPUT_PORT_TYPE
val[1] <= inter_val[1].DB_MAX_OUTPUT_PORT_TYPE
val[2] <= inter_val[2].DB_MAX_OUTPUT_PORT_TYPE
val[3] <= inter_val[3].DB_MAX_OUTPUT_PORT_TYPE
val[4] <= inter_val[4].DB_MAX_OUTPUT_PORT_TYPE
val[5] <= inter_val[5].DB_MAX_OUTPUT_PORT_TYPE
val[6] <= inter_val[6].DB_MAX_OUTPUT_PORT_TYPE
val[7] <= inter_val[7].DB_MAX_OUTPUT_PORT_TYPE
val[8] <= inter_val[8].DB_MAX_OUTPUT_PORT_TYPE
val[9] <= inter_val[9].DB_MAX_OUTPUT_PORT_TYPE
val[10] <= inter_val[10].DB_MAX_OUTPUT_PORT_TYPE
val[11] <= inter_val[11].DB_MAX_OUTPUT_PORT_TYPE
val[12] <= inter_val[12].DB_MAX_OUTPUT_PORT_TYPE
val[13] <= inter_val[13].DB_MAX_OUTPUT_PORT_TYPE
val[14] <= inter_val[14].DB_MAX_OUTPUT_PORT_TYPE
val[15] <= inter_val[15].DB_MAX_OUTPUT_PORT_TYPE


|leaf_soc|uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter
clk => inter_val[0].CLK
clk => inter_val[1].CLK
clk => inter_val[2].CLK
clr => inter_val[0].PRESET
clr => inter_val[1].PRESET
clr => inter_val[2].PRESET
en => inter_val[0].ENA
en => inter_val[2].ENA
en => inter_val[1].ENA
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
load[0] => inter_val.DATAB
load[1] => inter_val.DATAB
load[2] => inter_val.DATAB
val[0] <= inter_val[0].DB_MAX_OUTPUT_PORT_TYPE
val[1] <= inter_val[1].DB_MAX_OUTPUT_PORT_TYPE
val[2] <= inter_val[2].DB_MAX_OUTPUT_PORT_TYPE


|leaf_soc|uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso
clk => inter_val[0].CLK
clk => inter_val[1].CLK
clk => inter_val[2].CLK
clk => inter_val[3].CLK
clk => inter_val[4].CLK
clk => inter_val[5].CLK
clk => inter_val[6].CLK
clk => inter_val[7].CLK
clr => inter_val[0].PRESET
clr => inter_val[1].PRESET
clr => inter_val[2].PRESET
clr => inter_val[3].PRESET
clr => inter_val[4].PRESET
clr => inter_val[5].PRESET
clr => inter_val[6].PRESET
clr => inter_val[7].PRESET
en => inter_val[0].ENA
en => inter_val[7].ENA
en => inter_val[6].ENA
en => inter_val[5].ENA
en => inter_val[4].ENA
en => inter_val[3].ENA
en => inter_val[2].ENA
en => inter_val[1].ENA
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
mode => inter_val.OUTPUTSELECT
load[0] => inter_val.DATAB
load[1] => inter_val.DATAB
load[2] => inter_val.DATAB
load[3] => inter_val.DATAB
load[4] => inter_val.DATAB
load[5] => inter_val.DATAB
load[6] => inter_val.DATAB
load[7] => inter_val.DATAB
ser <= inter_val[0].DB_MAX_OUTPUT_PORT_TYPE


|leaf_soc|rom:soc_rom
clk_i => dat_o[0]~reg0.CLK
clk_i => dat_o[1]~reg0.CLK
clk_i => dat_o[2]~reg0.CLK
clk_i => dat_o[3]~reg0.CLK
clk_i => dat_o[4]~reg0.CLK
clk_i => dat_o[5]~reg0.CLK
clk_i => dat_o[6]~reg0.CLK
clk_i => dat_o[7]~reg0.CLK
clk_i => dat_o[8]~reg0.CLK
clk_i => dat_o[9]~reg0.CLK
clk_i => dat_o[10]~reg0.CLK
clk_i => dat_o[11]~reg0.CLK
clk_i => dat_o[12]~reg0.CLK
clk_i => dat_o[13]~reg0.CLK
clk_i => dat_o[14]~reg0.CLK
clk_i => dat_o[15]~reg0.CLK
clk_i => dat_o[16]~reg0.CLK
clk_i => dat_o[17]~reg0.CLK
clk_i => dat_o[18]~reg0.CLK
clk_i => dat_o[19]~reg0.CLK
clk_i => dat_o[20]~reg0.CLK
clk_i => dat_o[21]~reg0.CLK
clk_i => dat_o[22]~reg0.CLK
clk_i => dat_o[23]~reg0.CLK
clk_i => dat_o[24]~reg0.CLK
clk_i => dat_o[25]~reg0.CLK
clk_i => dat_o[26]~reg0.CLK
clk_i => dat_o[27]~reg0.CLK
clk_i => dat_o[28]~reg0.CLK
clk_i => dat_o[29]~reg0.CLK
clk_i => dat_o[30]~reg0.CLK
clk_i => dat_o[31]~reg0.CLK
clk_i => idle.CLK
rst_i => idle.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
rst_i => dat_o.OUTPUTSELECT
cyc_i => idle.IN0
cyc_i => main.IN1
stb_i => idle.IN1
stb_i => main.IN1
adr_i[0] => Mux0.IN69
adr_i[0] => Mux1.IN69
adr_i[0] => Mux2.IN69
adr_i[0] => Mux3.IN69
adr_i[0] => Mux4.IN69
adr_i[0] => Mux5.IN69
adr_i[0] => Mux6.IN69
adr_i[0] => Mux7.IN69
adr_i[0] => Mux8.IN69
adr_i[0] => Mux9.IN69
adr_i[0] => Mux10.IN69
adr_i[0] => Mux11.IN69
adr_i[0] => Mux12.IN69
adr_i[0] => Mux13.IN69
adr_i[0] => Mux14.IN69
adr_i[0] => Mux15.IN69
adr_i[0] => Mux16.IN69
adr_i[0] => Mux17.IN69
adr_i[0] => Mux18.IN69
adr_i[0] => Mux19.IN69
adr_i[0] => Mux20.IN69
adr_i[0] => Mux21.IN69
adr_i[0] => Mux22.IN69
adr_i[0] => Mux23.IN69
adr_i[0] => Mux24.IN69
adr_i[0] => Mux25.IN69
adr_i[0] => Mux26.IN69
adr_i[1] => Mux0.IN68
adr_i[1] => Mux1.IN68
adr_i[1] => Mux2.IN68
adr_i[1] => Mux3.IN68
adr_i[1] => Mux4.IN68
adr_i[1] => Mux5.IN68
adr_i[1] => Mux6.IN68
adr_i[1] => Mux7.IN68
adr_i[1] => Mux8.IN68
adr_i[1] => Mux9.IN68
adr_i[1] => Mux10.IN68
adr_i[1] => Mux11.IN68
adr_i[1] => Mux12.IN68
adr_i[1] => Mux13.IN68
adr_i[1] => Mux14.IN68
adr_i[1] => Mux15.IN68
adr_i[1] => Mux16.IN68
adr_i[1] => Mux17.IN68
adr_i[1] => Mux18.IN68
adr_i[1] => Mux19.IN68
adr_i[1] => Mux20.IN68
adr_i[1] => Mux21.IN68
adr_i[1] => Mux22.IN68
adr_i[1] => Mux23.IN68
adr_i[1] => Mux24.IN68
adr_i[1] => Mux25.IN68
adr_i[1] => Mux26.IN68
adr_i[2] => Mux0.IN67
adr_i[2] => Mux1.IN67
adr_i[2] => Mux2.IN67
adr_i[2] => Mux3.IN67
adr_i[2] => Mux4.IN67
adr_i[2] => Mux5.IN67
adr_i[2] => Mux6.IN67
adr_i[2] => Mux7.IN67
adr_i[2] => Mux8.IN67
adr_i[2] => Mux9.IN67
adr_i[2] => Mux10.IN67
adr_i[2] => Mux11.IN67
adr_i[2] => Mux12.IN67
adr_i[2] => Mux13.IN67
adr_i[2] => Mux14.IN67
adr_i[2] => Mux15.IN67
adr_i[2] => Mux16.IN67
adr_i[2] => Mux17.IN67
adr_i[2] => Mux18.IN67
adr_i[2] => Mux19.IN67
adr_i[2] => Mux20.IN67
adr_i[2] => Mux21.IN67
adr_i[2] => Mux22.IN67
adr_i[2] => Mux23.IN67
adr_i[2] => Mux24.IN67
adr_i[2] => Mux25.IN67
adr_i[2] => Mux26.IN67
adr_i[3] => Mux0.IN66
adr_i[3] => Mux1.IN66
adr_i[3] => Mux2.IN66
adr_i[3] => Mux3.IN66
adr_i[3] => Mux4.IN66
adr_i[3] => Mux5.IN66
adr_i[3] => Mux6.IN66
adr_i[3] => Mux7.IN66
adr_i[3] => Mux8.IN66
adr_i[3] => Mux9.IN66
adr_i[3] => Mux10.IN66
adr_i[3] => Mux11.IN66
adr_i[3] => Mux12.IN66
adr_i[3] => Mux13.IN66
adr_i[3] => Mux14.IN66
adr_i[3] => Mux15.IN66
adr_i[3] => Mux16.IN66
adr_i[3] => Mux17.IN66
adr_i[3] => Mux18.IN66
adr_i[3] => Mux19.IN66
adr_i[3] => Mux20.IN66
adr_i[3] => Mux21.IN66
adr_i[3] => Mux22.IN66
adr_i[3] => Mux23.IN66
adr_i[3] => Mux24.IN66
adr_i[3] => Mux25.IN66
adr_i[3] => Mux26.IN66
adr_i[4] => Mux0.IN65
adr_i[4] => Mux1.IN65
adr_i[4] => Mux2.IN65
adr_i[4] => Mux3.IN65
adr_i[4] => Mux4.IN65
adr_i[4] => Mux5.IN65
adr_i[4] => Mux6.IN65
adr_i[4] => Mux7.IN65
adr_i[4] => Mux8.IN65
adr_i[4] => Mux9.IN65
adr_i[4] => Mux10.IN65
adr_i[4] => Mux11.IN65
adr_i[4] => Mux12.IN65
adr_i[4] => Mux13.IN65
adr_i[4] => Mux14.IN65
adr_i[4] => Mux15.IN65
adr_i[4] => Mux16.IN65
adr_i[4] => Mux17.IN65
adr_i[4] => Mux18.IN65
adr_i[4] => Mux19.IN65
adr_i[4] => Mux20.IN65
adr_i[4] => Mux21.IN65
adr_i[4] => Mux22.IN65
adr_i[4] => Mux23.IN65
adr_i[4] => Mux24.IN65
adr_i[4] => Mux25.IN65
adr_i[4] => Mux26.IN65
adr_i[5] => Mux0.IN64
adr_i[5] => Mux1.IN64
adr_i[5] => Mux2.IN64
adr_i[5] => Mux3.IN64
adr_i[5] => Mux4.IN64
adr_i[5] => Mux5.IN64
adr_i[5] => Mux6.IN64
adr_i[5] => Mux7.IN64
adr_i[5] => Mux8.IN64
adr_i[5] => Mux9.IN64
adr_i[5] => Mux10.IN64
adr_i[5] => Mux11.IN64
adr_i[5] => Mux12.IN64
adr_i[5] => Mux13.IN64
adr_i[5] => Mux14.IN64
adr_i[5] => Mux15.IN64
adr_i[5] => Mux16.IN64
adr_i[5] => Mux17.IN64
adr_i[5] => Mux18.IN64
adr_i[5] => Mux19.IN64
adr_i[5] => Mux20.IN64
adr_i[5] => Mux21.IN64
adr_i[5] => Mux22.IN64
adr_i[5] => Mux23.IN64
adr_i[5] => Mux24.IN64
adr_i[5] => Mux25.IN64
adr_i[5] => Mux26.IN64
ack_o <= idle.DB_MAX_OUTPUT_PORT_TYPE
dat_o[0] <= dat_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[1] <= dat_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[2] <= dat_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[3] <= dat_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[4] <= dat_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[5] <= dat_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[6] <= dat_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[7] <= dat_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[8] <= dat_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[9] <= dat_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[10] <= dat_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[11] <= dat_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[12] <= dat_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[13] <= dat_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[14] <= dat_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[15] <= dat_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[16] <= dat_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[17] <= dat_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[18] <= dat_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[19] <= dat_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[20] <= dat_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[21] <= dat_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[22] <= dat_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[23] <= dat_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[24] <= dat_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[25] <= dat_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[26] <= dat_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[27] <= dat_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[28] <= dat_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[29] <= dat_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[30] <= dat_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[31] <= dat_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|leaf_soc|ram:soc_ram
clk_i => mem0~22.CLK
clk_i => mem0~0.CLK
clk_i => mem0~1.CLK
clk_i => mem0~2.CLK
clk_i => mem0~3.CLK
clk_i => mem0~4.CLK
clk_i => mem0~5.CLK
clk_i => mem0~6.CLK
clk_i => mem0~7.CLK
clk_i => mem0~8.CLK
clk_i => mem0~9.CLK
clk_i => mem0~10.CLK
clk_i => mem0~11.CLK
clk_i => mem0~12.CLK
clk_i => mem0~13.CLK
clk_i => mem0~14.CLK
clk_i => mem0~15.CLK
clk_i => mem0~16.CLK
clk_i => mem0~17.CLK
clk_i => mem0~18.CLK
clk_i => mem0~19.CLK
clk_i => mem0~20.CLK
clk_i => mem0~21.CLK
clk_i => mem1~0.CLK
clk_i => mem1~1.CLK
clk_i => mem1~2.CLK
clk_i => mem1~3.CLK
clk_i => mem1~4.CLK
clk_i => mem1~5.CLK
clk_i => mem1~6.CLK
clk_i => mem1~7.CLK
clk_i => mem1~8.CLK
clk_i => mem1~9.CLK
clk_i => mem1~10.CLK
clk_i => mem1~11.CLK
clk_i => mem1~12.CLK
clk_i => mem1~13.CLK
clk_i => mem1~14.CLK
clk_i => mem1~15.CLK
clk_i => mem1~16.CLK
clk_i => mem1~17.CLK
clk_i => mem1~18.CLK
clk_i => mem1~19.CLK
clk_i => mem1~20.CLK
clk_i => mem1~21.CLK
clk_i => mem1~22.CLK
clk_i => mem2~0.CLK
clk_i => mem2~1.CLK
clk_i => mem2~2.CLK
clk_i => mem2~3.CLK
clk_i => mem2~4.CLK
clk_i => mem2~5.CLK
clk_i => mem2~6.CLK
clk_i => mem2~7.CLK
clk_i => mem2~8.CLK
clk_i => mem2~9.CLK
clk_i => mem2~10.CLK
clk_i => mem2~11.CLK
clk_i => mem2~12.CLK
clk_i => mem2~13.CLK
clk_i => mem2~14.CLK
clk_i => mem2~15.CLK
clk_i => mem2~16.CLK
clk_i => mem2~17.CLK
clk_i => mem2~18.CLK
clk_i => mem2~19.CLK
clk_i => mem2~20.CLK
clk_i => mem2~21.CLK
clk_i => mem2~22.CLK
clk_i => mem3~0.CLK
clk_i => mem3~1.CLK
clk_i => mem3~2.CLK
clk_i => mem3~3.CLK
clk_i => mem3~4.CLK
clk_i => mem3~5.CLK
clk_i => mem3~6.CLK
clk_i => mem3~7.CLK
clk_i => mem3~8.CLK
clk_i => mem3~9.CLK
clk_i => mem3~10.CLK
clk_i => mem3~11.CLK
clk_i => mem3~12.CLK
clk_i => mem3~13.CLK
clk_i => mem3~14.CLK
clk_i => mem3~15.CLK
clk_i => mem3~16.CLK
clk_i => mem3~17.CLK
clk_i => mem3~18.CLK
clk_i => mem3~19.CLK
clk_i => mem3~20.CLK
clk_i => mem3~21.CLK
clk_i => mem3~22.CLK
clk_i => ack.CLK
clk_i => dat_o[0]~reg0.CLK
clk_i => dat_o[1]~reg0.CLK
clk_i => dat_o[2]~reg0.CLK
clk_i => dat_o[3]~reg0.CLK
clk_i => dat_o[4]~reg0.CLK
clk_i => dat_o[5]~reg0.CLK
clk_i => dat_o[6]~reg0.CLK
clk_i => dat_o[7]~reg0.CLK
clk_i => dat_o[8]~reg0.CLK
clk_i => dat_o[9]~reg0.CLK
clk_i => dat_o[10]~reg0.CLK
clk_i => dat_o[11]~reg0.CLK
clk_i => dat_o[12]~reg0.CLK
clk_i => dat_o[13]~reg0.CLK
clk_i => dat_o[14]~reg0.CLK
clk_i => dat_o[15]~reg0.CLK
clk_i => dat_o[16]~reg0.CLK
clk_i => dat_o[17]~reg0.CLK
clk_i => dat_o[18]~reg0.CLK
clk_i => dat_o[19]~reg0.CLK
clk_i => dat_o[20]~reg0.CLK
clk_i => dat_o[21]~reg0.CLK
clk_i => dat_o[22]~reg0.CLK
clk_i => dat_o[23]~reg0.CLK
clk_i => dat_o[24]~reg0.CLK
clk_i => dat_o[25]~reg0.CLK
clk_i => dat_o[26]~reg0.CLK
clk_i => dat_o[27]~reg0.CLK
clk_i => dat_o[28]~reg0.CLK
clk_i => dat_o[29]~reg0.CLK
clk_i => dat_o[30]~reg0.CLK
clk_i => dat_o[31]~reg0.CLK
clk_i => mem0.CLK0
clk_i => mem1.CLK0
clk_i => mem2.CLK0
clk_i => mem3.CLK0
rst_i => ack.OUTPUTSELECT
dat_i[0] => mem0~21.DATAIN
dat_i[0] => mem0.DATAIN
dat_i[1] => mem0~20.DATAIN
dat_i[1] => mem0.DATAIN1
dat_i[2] => mem0~19.DATAIN
dat_i[2] => mem0.DATAIN2
dat_i[3] => mem0~18.DATAIN
dat_i[3] => mem0.DATAIN3
dat_i[4] => mem0~17.DATAIN
dat_i[4] => mem0.DATAIN4
dat_i[5] => mem0~16.DATAIN
dat_i[5] => mem0.DATAIN5
dat_i[6] => mem0~15.DATAIN
dat_i[6] => mem0.DATAIN6
dat_i[7] => mem0~14.DATAIN
dat_i[7] => mem0.DATAIN7
dat_i[8] => mem1~22.DATAIN
dat_i[8] => mem1.DATAIN
dat_i[9] => mem1~21.DATAIN
dat_i[9] => mem1.DATAIN1
dat_i[10] => mem1~20.DATAIN
dat_i[10] => mem1.DATAIN2
dat_i[11] => mem1~19.DATAIN
dat_i[11] => mem1.DATAIN3
dat_i[12] => mem1~18.DATAIN
dat_i[12] => mem1.DATAIN4
dat_i[13] => mem1~17.DATAIN
dat_i[13] => mem1.DATAIN5
dat_i[14] => mem1~16.DATAIN
dat_i[14] => mem1.DATAIN6
dat_i[15] => mem1~15.DATAIN
dat_i[15] => mem1.DATAIN7
dat_i[16] => mem2~22.DATAIN
dat_i[16] => mem2.DATAIN
dat_i[17] => mem2~21.DATAIN
dat_i[17] => mem2.DATAIN1
dat_i[18] => mem2~20.DATAIN
dat_i[18] => mem2.DATAIN2
dat_i[19] => mem2~19.DATAIN
dat_i[19] => mem2.DATAIN3
dat_i[20] => mem2~18.DATAIN
dat_i[20] => mem2.DATAIN4
dat_i[21] => mem2~17.DATAIN
dat_i[21] => mem2.DATAIN5
dat_i[22] => mem2~16.DATAIN
dat_i[22] => mem2.DATAIN6
dat_i[23] => mem2~15.DATAIN
dat_i[23] => mem2.DATAIN7
dat_i[24] => mem3~22.DATAIN
dat_i[24] => mem3.DATAIN
dat_i[25] => mem3~21.DATAIN
dat_i[25] => mem3.DATAIN1
dat_i[26] => mem3~20.DATAIN
dat_i[26] => mem3.DATAIN2
dat_i[27] => mem3~19.DATAIN
dat_i[27] => mem3.DATAIN3
dat_i[28] => mem3~18.DATAIN
dat_i[28] => mem3.DATAIN4
dat_i[29] => mem3~17.DATAIN
dat_i[29] => mem3.DATAIN5
dat_i[30] => mem3~16.DATAIN
dat_i[30] => mem3.DATAIN6
dat_i[31] => mem3~15.DATAIN
dat_i[31] => mem3.DATAIN7
cyc_i => mem3_ack.IN1
cyc_i => ack.IN0
stb_i => mem3_ack.IN1
stb_i => ack.IN1
we_i => mem0_we.IN1
we_i => mem1_we.IN1
we_i => mem2_we.IN1
we_i => mem3_we.IN1
we_i => mem3_en.IN1
we_i => mem2_en.IN1
we_i => mem1_en.IN1
we_i => mem0_en.IN1
sel_i[0] => mem0_ack.IN1
sel_i[1] => mem1_ack.IN1
sel_i[2] => mem2_ack.IN1
sel_i[3] => mem3_ack.IN1
adr_i[0] => mem0~13.DATAIN
adr_i[0] => mem1~14.DATAIN
adr_i[0] => mem2~14.DATAIN
adr_i[0] => mem3~14.DATAIN
adr_i[0] => mem0.WADDR
adr_i[0] => mem0.RADDR
adr_i[0] => mem1.WADDR
adr_i[0] => mem1.RADDR
adr_i[0] => mem2.WADDR
adr_i[0] => mem2.RADDR
adr_i[0] => mem3.WADDR
adr_i[0] => mem3.RADDR
adr_i[1] => mem0~12.DATAIN
adr_i[1] => mem1~13.DATAIN
adr_i[1] => mem2~13.DATAIN
adr_i[1] => mem3~13.DATAIN
adr_i[1] => mem0.WADDR1
adr_i[1] => mem0.RADDR1
adr_i[1] => mem1.WADDR1
adr_i[1] => mem1.RADDR1
adr_i[1] => mem2.WADDR1
adr_i[1] => mem2.RADDR1
adr_i[1] => mem3.WADDR1
adr_i[1] => mem3.RADDR1
adr_i[2] => mem0~11.DATAIN
adr_i[2] => mem1~12.DATAIN
adr_i[2] => mem2~12.DATAIN
adr_i[2] => mem3~12.DATAIN
adr_i[2] => mem0.WADDR2
adr_i[2] => mem0.RADDR2
adr_i[2] => mem1.WADDR2
adr_i[2] => mem1.RADDR2
adr_i[2] => mem2.WADDR2
adr_i[2] => mem2.RADDR2
adr_i[2] => mem3.WADDR2
adr_i[2] => mem3.RADDR2
adr_i[3] => mem0~10.DATAIN
adr_i[3] => mem1~11.DATAIN
adr_i[3] => mem2~11.DATAIN
adr_i[3] => mem3~11.DATAIN
adr_i[3] => mem0.WADDR3
adr_i[3] => mem0.RADDR3
adr_i[3] => mem1.WADDR3
adr_i[3] => mem1.RADDR3
adr_i[3] => mem2.WADDR3
adr_i[3] => mem2.RADDR3
adr_i[3] => mem3.WADDR3
adr_i[3] => mem3.RADDR3
adr_i[4] => mem0~9.DATAIN
adr_i[4] => mem1~10.DATAIN
adr_i[4] => mem2~10.DATAIN
adr_i[4] => mem3~10.DATAIN
adr_i[4] => mem0.WADDR4
adr_i[4] => mem0.RADDR4
adr_i[4] => mem1.WADDR4
adr_i[4] => mem1.RADDR4
adr_i[4] => mem2.WADDR4
adr_i[4] => mem2.RADDR4
adr_i[4] => mem3.WADDR4
adr_i[4] => mem3.RADDR4
adr_i[5] => mem0~8.DATAIN
adr_i[5] => mem1~9.DATAIN
adr_i[5] => mem2~9.DATAIN
adr_i[5] => mem3~9.DATAIN
adr_i[5] => mem0.WADDR5
adr_i[5] => mem0.RADDR5
adr_i[5] => mem1.WADDR5
adr_i[5] => mem1.RADDR5
adr_i[5] => mem2.WADDR5
adr_i[5] => mem2.RADDR5
adr_i[5] => mem3.WADDR5
adr_i[5] => mem3.RADDR5
adr_i[6] => mem0~7.DATAIN
adr_i[6] => mem1~8.DATAIN
adr_i[6] => mem2~8.DATAIN
adr_i[6] => mem3~8.DATAIN
adr_i[6] => mem0.WADDR6
adr_i[6] => mem0.RADDR6
adr_i[6] => mem1.WADDR6
adr_i[6] => mem1.RADDR6
adr_i[6] => mem2.WADDR6
adr_i[6] => mem2.RADDR6
adr_i[6] => mem3.WADDR6
adr_i[6] => mem3.RADDR6
adr_i[7] => mem0~6.DATAIN
adr_i[7] => mem1~7.DATAIN
adr_i[7] => mem2~7.DATAIN
adr_i[7] => mem3~7.DATAIN
adr_i[7] => mem0.WADDR7
adr_i[7] => mem0.RADDR7
adr_i[7] => mem1.WADDR7
adr_i[7] => mem1.RADDR7
adr_i[7] => mem2.WADDR7
adr_i[7] => mem2.RADDR7
adr_i[7] => mem3.WADDR7
adr_i[7] => mem3.RADDR7
adr_i[8] => mem0~5.DATAIN
adr_i[8] => mem1~6.DATAIN
adr_i[8] => mem2~6.DATAIN
adr_i[8] => mem3~6.DATAIN
adr_i[8] => mem0.WADDR8
adr_i[8] => mem0.RADDR8
adr_i[8] => mem1.WADDR8
adr_i[8] => mem1.RADDR8
adr_i[8] => mem2.WADDR8
adr_i[8] => mem2.RADDR8
adr_i[8] => mem3.WADDR8
adr_i[8] => mem3.RADDR8
adr_i[9] => mem0~4.DATAIN
adr_i[9] => mem1~5.DATAIN
adr_i[9] => mem2~5.DATAIN
adr_i[9] => mem3~5.DATAIN
adr_i[9] => mem0.WADDR9
adr_i[9] => mem0.RADDR9
adr_i[9] => mem1.WADDR9
adr_i[9] => mem1.RADDR9
adr_i[9] => mem2.WADDR9
adr_i[9] => mem2.RADDR9
adr_i[9] => mem3.WADDR9
adr_i[9] => mem3.RADDR9
adr_i[10] => mem0~3.DATAIN
adr_i[10] => mem1~4.DATAIN
adr_i[10] => mem2~4.DATAIN
adr_i[10] => mem3~4.DATAIN
adr_i[10] => mem0.WADDR10
adr_i[10] => mem0.RADDR10
adr_i[10] => mem1.WADDR10
adr_i[10] => mem1.RADDR10
adr_i[10] => mem2.WADDR10
adr_i[10] => mem2.RADDR10
adr_i[10] => mem3.WADDR10
adr_i[10] => mem3.RADDR10
adr_i[11] => mem0~2.DATAIN
adr_i[11] => mem1~3.DATAIN
adr_i[11] => mem2~3.DATAIN
adr_i[11] => mem3~3.DATAIN
adr_i[11] => mem0.WADDR11
adr_i[11] => mem0.RADDR11
adr_i[11] => mem1.WADDR11
adr_i[11] => mem1.RADDR11
adr_i[11] => mem2.WADDR11
adr_i[11] => mem2.RADDR11
adr_i[11] => mem3.WADDR11
adr_i[11] => mem3.RADDR11
adr_i[12] => mem0~1.DATAIN
adr_i[12] => mem1~2.DATAIN
adr_i[12] => mem2~2.DATAIN
adr_i[12] => mem3~2.DATAIN
adr_i[12] => mem0.WADDR12
adr_i[12] => mem0.RADDR12
adr_i[12] => mem1.WADDR12
adr_i[12] => mem1.RADDR12
adr_i[12] => mem2.WADDR12
adr_i[12] => mem2.RADDR12
adr_i[12] => mem3.WADDR12
adr_i[12] => mem3.RADDR12
adr_i[13] => mem0~0.DATAIN
adr_i[13] => mem1~1.DATAIN
adr_i[13] => mem2~1.DATAIN
adr_i[13] => mem3~1.DATAIN
adr_i[13] => mem0.WADDR13
adr_i[13] => mem0.RADDR13
adr_i[13] => mem1.WADDR13
adr_i[13] => mem1.RADDR13
adr_i[13] => mem2.WADDR13
adr_i[13] => mem2.RADDR13
adr_i[13] => mem3.WADDR13
adr_i[13] => mem3.RADDR13
ack_o <= ack.DB_MAX_OUTPUT_PORT_TYPE
dat_o[0] <= dat_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[1] <= dat_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[2] <= dat_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[3] <= dat_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[4] <= dat_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[5] <= dat_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[6] <= dat_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[7] <= dat_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[8] <= dat_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[9] <= dat_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[10] <= dat_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[11] <= dat_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[12] <= dat_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[13] <= dat_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[14] <= dat_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[15] <= dat_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[16] <= dat_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[17] <= dat_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[18] <= dat_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[19] <= dat_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[20] <= dat_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[21] <= dat_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[22] <= dat_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[23] <= dat_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[24] <= dat_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[25] <= dat_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[26] <= dat_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[27] <= dat_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[28] <= dat_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[29] <= dat_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[30] <= dat_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[31] <= dat_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|leaf_soc|debug_reg:soc_dbg
clk_i => value[0].CLK
clk_i => value[1].CLK
clk_i => value[2].CLK
clk_i => value[3].CLK
clk_i => value[4].CLK
clk_i => value[5].CLK
clk_i => value[6].CLK
clk_i => value[7].CLK
rst_i => value.OUTPUTSELECT
rst_i => value.OUTPUTSELECT
rst_i => value.OUTPUTSELECT
rst_i => value.OUTPUTSELECT
rst_i => value.OUTPUTSELECT
rst_i => value.OUTPUTSELECT
rst_i => value.OUTPUTSELECT
rst_i => value.OUTPUTSELECT
dat_i[0] => value.DATAB
dat_i[1] => value.DATAB
dat_i[2] => value.DATAB
dat_i[3] => value.DATAB
dat_i[4] => value.DATAB
dat_i[5] => value.DATAB
dat_i[6] => value.DATAB
dat_i[7] => value.DATAB
cyc_i => en.IN0
stb_i => en.IN1
we_i => reg.IN1
ack_o <= en.DB_MAX_OUTPUT_PORT_TYPE
dat_o[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dat_o[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dat_o[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dat_o[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dat_o[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dat_o[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dat_o[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dat_o[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


