#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Nov 17 09:36:58 2020
# Process ID: 9604
# Current directory: C:/Users/User/Desktop/ECE/Final Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5564 C:\Users\User\Desktop\ECE\Final Project\Final Project.xpr
# Log file: C:/Users/User/Desktop/ECE/Final Project/vivado.log
# Journal file: C:/Users/User/Desktop/ECE/Final Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/User/Desktop/ECE/Final Project/Final Project.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 784.809 ; gain = 107.383
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reaction_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj reaction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rgb_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/delay_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reaction_top_tb_behav xil_defaultlib.reaction_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1546] variable time_en might have multiple concurrent drivers [C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv:13]
ERROR: [VRFC 10-1146] non-net variable cannot be connected to inout port time_en [C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv:13]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv:1]
[Tue Nov 17 10:03:19 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reaction_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj reaction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rgb_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/delay_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reaction_top_tb_behav xil_defaultlib.reaction_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1546] variable time_enb might have multiple concurrent drivers [C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv:14]
ERROR: [VRFC 10-1146] non-net variable cannot be connected to inout port time_en [C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv:14]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/User/Desktop/ECE/Final Project/Simulation/time_count_tb.sv} w ]
add_files -fileset sim_1 {{C:/Users/User/Desktop/ECE/Final Project/Simulation/time_count_tb.sv}}
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv:1]
[Tue Nov 17 10:17:27 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reaction_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj reaction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rgb_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/delay_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top
INFO: [VRFC 10-2458] undeclared symbol time_enb, assumed default net type wire [C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reaction_top_tb_behav xil_defaultlib.reaction_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reaction_Timer_FSM
Compiling module xil_defaultlib.rcounter
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.time_count
Compiling module xil_defaultlib.rgb_pwm
Compiling module xil_defaultlib.delay_counter
Compiling module xil_defaultlib.reaction_top
Compiling module xil_defaultlib.reaction_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reaction_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 17 10:17:50 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reaction_top_tb_behav -key {Behavioral:sim_1:Functional:reaction_top_tb} -tclbatch {reaction_top_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
source reaction_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reaction_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 907.117 ; gain = 43.492
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reaction_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj reaction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rgb_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/delay_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top
INFO: [VRFC 10-2458] undeclared symbol time_enb, assumed default net type wire [C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reaction_top_tb_behav xil_defaultlib.reaction_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reaction_Timer_FSM
Compiling module xil_defaultlib.rcounter
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.time_count
Compiling module xil_defaultlib.rgb_pwm
Compiling module xil_defaultlib.delay_counter
Compiling module xil_defaultlib.reaction_top
Compiling module xil_defaultlib.reaction_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reaction_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 17 10:21:25 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reaction_top_tb_behav -key {Behavioral:sim_1:Functional:reaction_top_tb} -tclbatch {reaction_top_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
source reaction_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reaction_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 907.117 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rcounter.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/rcounter.sv:1]
[Tue Nov 17 10:26:16 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reaction_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj reaction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rgb_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/delay_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top
INFO: [VRFC 10-2458] undeclared symbol time_enb, assumed default net type wire [C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reaction_top_tb_behav xil_defaultlib.reaction_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reaction_Timer_FSM
Compiling module xil_defaultlib.rcounter
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.time_count
Compiling module xil_defaultlib.rgb_pwm
Compiling module xil_defaultlib.delay_counter
Compiling module xil_defaultlib.reaction_top
Compiling module xil_defaultlib.reaction_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reaction_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 17 10:26:48 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reaction_top_tb_behav -key {Behavioral:sim_1:Functional:reaction_top_tb} -tclbatch {reaction_top_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
source reaction_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reaction_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 907.117 ; gain = 0.000
set_property top rcounter_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rcounter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj rcounter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/rcounter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rcounter_tb_behav xil_defaultlib.rcounter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rcounter
Compiling module xil_defaultlib.rcounter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rcounter_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 17 10:29:22 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "rcounter_tb_behav -key {Behavioral:sim_1:Functional:rcounter_tb} -tclbatch {rcounter_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
source rcounter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rcounter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rcounter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj rcounter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/rcounter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rcounter_tb_behav xil_defaultlib.rcounter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rcounter
Compiling module xil_defaultlib.rcounter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rcounter_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 17 10:33:21 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "rcounter_tb_behav -key {Behavioral:sim_1:Functional:rcounter_tb} -tclbatch {rcounter_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
source rcounter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rcounter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 907.117 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv:1]
[Tue Nov 17 10:33:29 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
set_property top reaction_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reaction_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj reaction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rgb_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/delay_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top
INFO: [VRFC 10-2458] undeclared symbol time_enb, assumed default net type wire [C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reaction_top_tb_behav xil_defaultlib.reaction_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1546] variable time_clr might have multiple concurrent drivers [C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv:13]
ERROR: [VRFC 10-1146] non-net variable cannot be connected to inout port time_clr [C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv:13]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv:1]
[Tue Nov 17 10:38:14 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reaction_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj reaction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rgb_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/delay_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reaction_top_tb_behav xil_defaultlib.reaction_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1546] variable time_clr might have multiple concurrent drivers [C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv:13]
ERROR: [VRFC 10-1146] non-net variable cannot be connected to inout port time_clr [C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv:13]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top time_count_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'time_count_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj time_count_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/time_count_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count_tb
ERROR: [VRFC 10-1412] syntax error near time_count [C:/Users/User/Desktop/ECE/Final Project/Simulation/time_count_tb.sv:9]
ERROR: [VRFC 10-1040] module time_count_tb ignored due to previous errors [C:/Users/User/Desktop/ECE/Final Project/Simulation/time_count_tb.sv:4]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'time_count_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj time_count_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/time_count_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot time_count_tb_behav xil_defaultlib.time_count_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1146] non-net variable cannot be connected to inout port clk [C:/Users/User/Desktop/ECE/Final Project/Simulation/time_count_tb.sv:9]
ERROR: [VRFC 10-1546] variable clk might have multiple concurrent drivers [C:/Users/User/Desktop/ECE/Final Project/Simulation/time_count_tb.sv:14]
ERROR: [VRFC 10-1546] variable time_clr might have multiple concurrent drivers [C:/Users/User/Desktop/ECE/Final Project/Simulation/time_count_tb.sv:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close [ open {C:/Users/User/Desktop/ECE/Final Project/RTL/scroll_text_test.sv} w ]
add_files {{C:/Users/User/Desktop/ECE/Final Project/RTL/scroll_text_test.sv}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv:1]
[Tue Nov 17 22:58:04 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
file mkdir C:/Users/User/Desktop/ECE/Final Project/Final Project.srcs/constrs_1
file mkdir C:/Users/User/Desktop/ECE/Final Project/Final Project.srcs/constrs_1
close [ open {C:/Users/User/Desktop/ECE/Final Project/Constraints/Scroll_Text_Const.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/User/Desktop/ECE/Final Project/Constraints/Scroll_Text_Const.xdc}}
create_run impl_2 -parent_run synth_1 -flow {Vivado Implementation 2016} -strategy {Vivado Implementation Defaults}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
Run is defaulting to parent run part: xc7a100tcsg324-1
current_run [get_runs impl_2]
set_property top Scroll_Text [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv:1]
[Tue Nov 17 23:13:38 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
launch_runs impl_2
[Tue Nov 17 23:14:09 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 17 23:15:09 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv:1]
[Tue Nov 17 23:18:11 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
launch_runs impl_2
[Tue Nov 17 23:18:43 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 17 23:19:43 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE24FDA
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv:1]
[Tue Nov 17 23:32:21 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
launch_runs impl_2
[Tue Nov 17 23:32:53 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 17 23:34:04 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv:1]
[Tue Nov 17 23:37:11 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
launch_runs impl_2
[Tue Nov 17 23:38:23 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 17 23:39:43 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv:1]
[Tue Nov 17 23:43:31 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
launch_runs impl_2
[Tue Nov 17 23:44:15 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 17 23:45:15 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv:1]
[Tue Nov 17 23:49:53 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
launch_runs impl_2
[Tue Nov 17 23:50:22 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 17 23:51:22 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AE24FDA
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'time_count_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj time_count_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/time_count_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot time_count_tb_behav xil_defaultlib.time_count_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.time_count
Compiling module xil_defaultlib.time_count_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot time_count_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 09:16:38 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "time_count_tb_behav -key {Behavioral:sim_1:Functional:time_count_tb} -tclbatch {time_count_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
source time_count_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'time_count_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1001.988 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'time_count_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj time_count_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/time_count_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot time_count_tb_behav xil_defaultlib.time_count_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.time_count
Compiling module xil_defaultlib.time_count_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot time_count_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 09:19:14 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "time_count_tb_behav -key {Behavioral:sim_1:Functional:time_count_tb} -tclbatch {time_count_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
source time_count_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'time_count_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1049.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'time_count_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj time_count_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/time_count_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot time_count_tb_behav xil_defaultlib.time_count_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.time_count
Compiling module xil_defaultlib.time_count_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot time_count_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 09:22:59 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "time_count_tb_behav -key {Behavioral:sim_1:Functional:time_count_tb} -tclbatch {time_count_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
source time_count_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'time_count_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1049.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'time_count_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj time_count_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/time_count_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot time_count_tb_behav xil_defaultlib.time_count_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.time_count
Compiling module xil_defaultlib.time_count_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot time_count_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 09:36:24 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "time_count_tb_behav -key {Behavioral:sim_1:Functional:time_count_tb} -tclbatch {time_count_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
source time_count_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'time_count_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1049.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'time_count_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj time_count_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/time_count_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot time_count_tb_behav xil_defaultlib.time_count_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.time_count
Compiling module xil_defaultlib.time_count_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot time_count_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 09:38:12 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "time_count_tb_behav -key {Behavioral:sim_1:Functional:time_count_tb} -tclbatch {time_count_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
source time_count_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'time_count_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1049.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'time_count_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj time_count_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/time_count_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot time_count_tb_behav xil_defaultlib.time_count_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.time_count
Compiling module xil_defaultlib.time_count_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot time_count_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 09:44:50 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "time_count_tb_behav -key {Behavioral:sim_1:Functional:time_count_tb} -tclbatch {time_count_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
source time_count_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'time_count_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1049.652 ; gain = 0.000
set_property top reaction_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/time_count_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reaction_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj reaction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rgb_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/delay_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reaction_top_tb_behav xil_defaultlib.reaction_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reaction_Timer_FSM
Compiling module xil_defaultlib.rcounter
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.time_count
Compiling module xil_defaultlib.rgb_pwm
Compiling module xil_defaultlib.delay_counter
Compiling module xil_defaultlib.reaction_top
Compiling module xil_defaultlib.reaction_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reaction_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 09:46:44 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reaction_top_tb_behav -key {Behavioral:sim_1:Functional:reaction_top_tb} -tclbatch {reaction_top_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
source reaction_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reaction_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv:1]
[Wed Nov 18 10:13:04 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/time_count_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reaction_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj reaction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rgb_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/delay_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reaction_top_tb_behav xil_defaultlib.reaction_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reaction_Timer_FSM
Compiling module xil_defaultlib.rcounter
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.time_count
Compiling module xil_defaultlib.rgb_pwm
Compiling module xil_defaultlib.delay_counter
Compiling module xil_defaultlib.reaction_top
Compiling module xil_defaultlib.reaction_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reaction_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 10:14:04 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reaction_top_tb_behav -key {Behavioral:sim_1:Functional:reaction_top_tb} -tclbatch {reaction_top_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
source reaction_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reaction_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1049.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/time_count_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reaction_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj reaction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rgb_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/delay_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reaction_top_tb_behav xil_defaultlib.reaction_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reaction_Timer_FSM
Compiling module xil_defaultlib.rcounter
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.time_count
Compiling module xil_defaultlib.rgb_pwm
Compiling module xil_defaultlib.delay_counter
Compiling module xil_defaultlib.reaction_top
Compiling module xil_defaultlib.reaction_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reaction_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 10:17:46 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reaction_top_tb_behav -key {Behavioral:sim_1:Functional:reaction_top_tb} -tclbatch {reaction_top_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
source reaction_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1049.652 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reaction_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1049.652 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1049.652 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/time_count_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reaction_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj reaction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rgb_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/delay_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reaction_top_tb_behav xil_defaultlib.reaction_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reaction_Timer_FSM
Compiling module xil_defaultlib.rcounter
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.time_count
Compiling module xil_defaultlib.rgb_pwm
Compiling module xil_defaultlib.delay_counter
Compiling module xil_defaultlib.reaction_top
Compiling module xil_defaultlib.reaction_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reaction_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 10:20:19 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reaction_top_tb_behav -key {Behavioral:sim_1:Functional:reaction_top_tb} -tclbatch {reaction_top_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
source reaction_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reaction_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1049.652 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv:1]
[Wed Nov 18 10:21:15 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/time_count_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reaction_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj reaction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rgb_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/delay_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reaction_top_tb_behav xil_defaultlib.reaction_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reaction_Timer_FSM
Compiling module xil_defaultlib.rcounter
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.time_count
Compiling module xil_defaultlib.rgb_pwm
Compiling module xil_defaultlib.delay_counter
Compiling module xil_defaultlib.reaction_top
Compiling module xil_defaultlib.reaction_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reaction_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 10:22:16 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reaction_top_tb_behav -key {Behavioral:sim_1:Functional:reaction_top_tb} -tclbatch {reaction_top_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
source reaction_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reaction_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1049.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/time_count_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reaction_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj reaction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rgb_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/delay_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reaction_top_tb_behav xil_defaultlib.reaction_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reaction_Timer_FSM
Compiling module xil_defaultlib.rcounter
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.time_count
Compiling module xil_defaultlib.rgb_pwm
Compiling module xil_defaultlib.delay_counter
Compiling module xil_defaultlib.reaction_top
Compiling module xil_defaultlib.reaction_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reaction_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 10:33:42 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reaction_top_tb_behav -key {Behavioral:sim_1:Functional:reaction_top_tb} -tclbatch {reaction_top_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
source reaction_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reaction_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1049.652 ; gain = 0.000
set_property top time_count_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_11
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/time_count_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'time_count_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj time_count_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/time_count_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot time_count_tb_behav xil_defaultlib.time_count_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.time_count
Compiling module xil_defaultlib.time_count_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot time_count_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 11:03:33 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "time_count_tb_behav -key {Behavioral:sim_1:Functional:time_count_tb} -tclbatch {time_count_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
source time_count_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1049.652 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'time_count_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1049.652 ; gain = 0.000
save_wave_config {C:/Users/User/Desktop/ECE/Final Project/time_count_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/User/Desktop/ECE/Final Project/time_count_tb_behav.wcfg}}
set_property xsim.view {{C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} {C:/Users/User/Desktop/ECE/Final Project/time_count_tb_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/time_count_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'time_count_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj time_count_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/time_count_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot time_count_tb_behav xil_defaultlib.time_count_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.time_count
Compiling module xil_defaultlib.time_count_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot time_count_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 11:05:04 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "time_count_tb_behav -key {Behavioral:sim_1:Functional:time_count_tb} -tclbatch {time_count_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/time_count_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/time_count_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/time_count_tb_behav.wcfg'.
source time_count_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1049.652 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'time_count_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1049.652 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1049.652 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/time_count_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'time_count_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj time_count_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/time_count_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot time_count_tb_behav xil_defaultlib.time_count_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.time_count
Compiling module xil_defaultlib.time_count_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot time_count_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 11:07:46 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "time_count_tb_behav -key {Behavioral:sim_1:Functional:time_count_tb} -tclbatch {time_count_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/time_count_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/time_count_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/time_count_tb_behav.wcfg'.
source time_count_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1049.652 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'time_count_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1049.652 ; gain = 0.000
remove_files {{C:/Users/User/Desktop/ECE/Final Project/RTL/scroll_text_test.sv}}
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv:1]
[Wed Nov 18 15:18:26 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/time_count_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'time_count_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj time_count_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/time_count_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot time_count_tb_behav xil_defaultlib.time_count_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.time_count
Compiling module xil_defaultlib.time_count_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot time_count_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 15:19:11 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "time_count_tb_behav -key {Behavioral:sim_1:Functional:time_count_tb} -tclbatch {time_count_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/time_count_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/time_count_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/time_count_tb_behav.wcfg'.
source time_count_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'time_count_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1049.652 ; gain = 0.000
set_property top reaction_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_17
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/time_count_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reaction_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj reaction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rgb_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/delay_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reaction_top_tb_behav xil_defaultlib.reaction_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reaction_Timer_FSM
Compiling module xil_defaultlib.rcounter
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.time_count
Compiling module xil_defaultlib.rgb_pwm
Compiling module xil_defaultlib.delay_counter
Compiling module xil_defaultlib.reaction_top
Compiling module xil_defaultlib.reaction_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reaction_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 15:20:03 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reaction_top_tb_behav -key {Behavioral:sim_1:Functional:reaction_top_tb} -tclbatch {reaction_top_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/time_count_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/time_count_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/time_count_tb_behav.wcfg'.
source reaction_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reaction_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1049.652 ; gain = 0.000
set_property top Reaction_Timer_FSM_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/time_count_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Reaction_Timer_FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj Reaction_Timer_FSM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/Reaction_Timer_FSM_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Reaction_Timer_FSM_tb_behav xil_defaultlib.Reaction_Timer_FSM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reaction_Timer_FSM
Compiling module xil_defaultlib.Reaction_Timer_FSM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Reaction_Timer_FSM_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 15:29:20 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Reaction_Timer_FSM_tb_behav -key {Behavioral:sim_1:Functional:Reaction_Timer_FSM_tb} -tclbatch {Reaction_Timer_FSM_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/time_count_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/time_count_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/time_count_tb_behav.wcfg'.
source Reaction_Timer_FSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Reaction_Timer_FSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rgb_pwm.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/rgb_pwm.sv:1]
[Wed Nov 18 16:12:59 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
set_property top reaction_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_22
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Reaction_Timer_FSM_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/time_count_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reaction_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj reaction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rgb_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/delay_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reaction_top_tb_behav xil_defaultlib.reaction_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reaction_Timer_FSM
Compiling module xil_defaultlib.rcounter
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.time_count
Compiling module xil_defaultlib.rgb_pwm
Compiling module xil_defaultlib.delay_counter
Compiling module xil_defaultlib.reaction_top
Compiling module xil_defaultlib.reaction_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reaction_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 16:13:59 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reaction_top_tb_behav -key {Behavioral:sim_1:Functional:reaction_top_tb} -tclbatch {reaction_top_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/time_count_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/time_count_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/time_count_tb_behav.wcfg'.
source reaction_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reaction_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1054.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Reaction_Timer_FSM_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/time_count_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reaction_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj reaction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rgb_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/delay_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reaction_top_tb_behav xil_defaultlib.reaction_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reaction_Timer_FSM
Compiling module xil_defaultlib.rcounter
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.time_count
Compiling module xil_defaultlib.rgb_pwm
Compiling module xil_defaultlib.delay_counter
Compiling module xil_defaultlib.reaction_top
Compiling module xil_defaultlib.reaction_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reaction_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 16:19:49 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reaction_top_tb_behav -key {Behavioral:sim_1:Functional:reaction_top_tb} -tclbatch {reaction_top_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/time_count_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/time_count_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/time_count_tb_behav.wcfg'.
source reaction_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reaction_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1054.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Reaction_Timer_FSM_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/time_count_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reaction_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj reaction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rgb_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/delay_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reaction_top_tb_behav xil_defaultlib.reaction_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reaction_Timer_FSM
Compiling module xil_defaultlib.rcounter
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.time_count
Compiling module xil_defaultlib.rgb_pwm
Compiling module xil_defaultlib.delay_counter
Compiling module xil_defaultlib.reaction_top
Compiling module xil_defaultlib.reaction_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reaction_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 16:28:44 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reaction_top_tb_behav -key {Behavioral:sim_1:Functional:reaction_top_tb} -tclbatch {reaction_top_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/time_count_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/time_count_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/time_count_tb_behav.wcfg'.
source reaction_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reaction_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1054.801 ; gain = 0.000
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1064.199 ; gain = 0.000
INFO: [Common 17-344] 'close_sim' was cancelled
current_sim simulation_23
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Reaction_Timer_FSM_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/time_count_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reaction_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj reaction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rgb_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/delay_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reaction_top_tb_behav xil_defaultlib.reaction_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reaction_Timer_FSM
Compiling module xil_defaultlib.rcounter
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.time_count
Compiling module xil_defaultlib.rgb_pwm
Compiling module xil_defaultlib.delay_counter
Compiling module xil_defaultlib.reaction_top
Compiling module xil_defaultlib.reaction_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reaction_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 16:53:15 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reaction_top_tb_behav -key {Behavioral:sim_1:Functional:reaction_top_tb} -tclbatch {reaction_top_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/time_count_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/time_count_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/time_count_tb_behav.wcfg'.
source reaction_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reaction_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1064.199 ; gain = 0.000
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE24FDA
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292AE24FDA.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv:1]
[Wed Nov 18 17:45:07 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Reaction_Timer_FSM_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/time_count_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reaction_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj reaction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rgb_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/delay_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reaction_top_tb_behav xil_defaultlib.reaction_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reaction_Timer_FSM
Compiling module xil_defaultlib.rcounter
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.time_count
Compiling module xil_defaultlib.rgb_pwm
Compiling module xil_defaultlib.delay_counter
Compiling module xil_defaultlib.reaction_top
Compiling module xil_defaultlib.reaction_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reaction_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 17:46:31 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reaction_top_tb_behav -key {Behavioral:sim_1:Functional:reaction_top_tb} -tclbatch {reaction_top_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/time_count_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/time_count_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/time_count_tb_behav.wcfg'.
source reaction_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reaction_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1123.055 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv:1]
[Wed Nov 18 17:46:42 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
launch_runs impl_2
[Wed Nov 18 17:47:19 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Wed Nov 18 17:48:22 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AE24FDA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE24FDA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv:1]
[Wed Nov 18 17:56:00 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
launch_runs impl_2
[Wed Nov 18 17:56:42 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Wed Nov 18 17:58:39 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv:1]
[Wed Nov 18 18:04:45 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
launch_runs impl_2
[Wed Nov 18 18:05:18 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/User/Desktop/ECE/Final Project/.Xil/Vivado-9604-TSLOANER-PC-102/dcp/Scroll_Text.xdc]
Finished Parsing XDC File [C:/Users/User/Desktop/ECE/Final Project/.Xil/Vivado-9604-TSLOANER-PC-102/dcp/Scroll_Text.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1272.344 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1272.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1389.797 ; gain = 266.742
ERROR: [Common 17-165] Too many positional options when parsing 'Project.runs/impl_2/Scroll_Text_power_routed.rpx', please type 'open_report -help' for usage info.
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/rcounter_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Reaction_Timer_FSM_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/reaction_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/time_count_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reaction_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj reaction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rgb_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/delay_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reaction_top_tb_behav xil_defaultlib.reaction_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reaction_Timer_FSM
Compiling module xil_defaultlib.rcounter
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.time_count
Compiling module xil_defaultlib.rgb_pwm
Compiling module xil_defaultlib.delay_counter
Compiling module xil_defaultlib.reaction_top
Compiling module xil_defaultlib.reaction_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reaction_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 18:07:22 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reaction_top_tb_behav -key {Behavioral:sim_1:Functional:reaction_top_tb} -tclbatch {reaction_top_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg} -view {C:/Users/User/Desktop/ECE/Final Project/time_count_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav1.wcfg'.
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/time_count_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/time_count_tb_behav.wcfg'.
source reaction_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reaction_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1724.523 ; gain = 0.000
launch_runs impl_2 -to_step write_bitstream
[Wed Nov 18 18:08:00 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1750.402 ; gain = 8.105
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE24FDA
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292AE24FDA.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AE24FDA
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE24FDA
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv:1]
[Wed Nov 18 18:11:56 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
launch_runs impl_2
[Wed Nov 18 18:12:42 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Wed Nov 18 18:13:48 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1750.402 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE24FDA
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv:1]
[Wed Nov 18 18:15:53 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
launch_runs impl_2
[Wed Nov 18 18:16:39 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Wed Nov 18 18:17:55 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv:1]
[Wed Nov 18 18:25:44 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
launch_runs impl_2
[Wed Nov 18 18:26:30 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Wed Nov 18 18:28:05 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv:1]
[Wed Nov 18 18:31:24 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
launch_runs impl_2
[Wed Nov 18 18:32:00 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Wed Nov 18 18:33:01 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AE24FDA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE24FDA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv:1]
[Wed Nov 18 22:02:12 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
launch_runs impl_2
[Wed Nov 18 22:02:49 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Wed Nov 18 22:04:28 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv:1]
[Wed Nov 18 22:09:38 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
launch_runs impl_2
[Wed Nov 18 22:10:09 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Wed Nov 18 22:11:29 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv:1]
[Wed Nov 18 22:13:03 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
launch_runs impl_2
[Wed Nov 18 22:13:42 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Wed Nov 18 22:14:54 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1814.656 ; gain = 0.000
current_sim simulation_23
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1814.656 ; gain = 0.000
current_sim simulation_21
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:05:37 . Memory (MB): peak = 1814.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 18 22:29:13 2020...
