
---------- Begin Simulation Statistics ----------
final_tick                               13761384282225                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 119730                       # Simulator instruction rate (inst/s)
host_mem_usage                               17209472                       # Number of bytes of host memory used
host_op_rate                                   206366                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3454.13                       # Real time elapsed on the host
host_tick_rate                               12255390                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   413563339                       # Number of instructions simulated
sim_ops                                     712813097                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042332                       # Number of seconds simulated
sim_ticks                                 42331686273                       # Number of ticks simulated
system.cpu0.committedInsts                         19                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      2746364                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          231                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      5493305                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          231                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu0.num_fp_insts                           20                       # number of float instructions
system.cpu0.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu0.num_int_insts                           8                       # number of integer instructions
system.cpu0.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          7                       # Number of load instructions
system.cpu0.num_mem_refs                            8                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  5     25.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 6     30.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  7     35.00%     95.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      5.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         17                       # Number of instructions committed
system.cpu1.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          114                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops           45                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1702034                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          214                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3392296                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          259                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu1.num_int_insts                          25                       # number of integer instructions
system.cpu1.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                17                       # number of times the integer registers were written
system.cpu1.num_load_insts                          2                       # Number of load instructions
system.cpu1.num_mem_refs                            9                       # number of memory refs
system.cpu1.num_store_insts                         7                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       16     64.00%     64.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      8.00%     72.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      7     28.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        25                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         11                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests       558457                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          796                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      1116837                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          796                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu2.num_fp_insts                           12                       # number of float instructions
system.cpu2.num_fp_register_reads                   6                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu2.num_int_insts                          16                       # number of integer instructions
system.cpu2.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu2.num_load_insts                          4                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       12     50.00%     50.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      6     25.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  2      8.33%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     16.67%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         14                       # Number of instructions committed
system.cpu3.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests        40462                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests        81752                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          1                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu3.num_int_insts                          23                       # number of integer instructions
system.cpu3.num_int_register_reads                 63                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                11                       # number of times the integer registers were written
system.cpu3.num_load_insts                          1                       # Number of load instructions
system.cpu3.num_mem_refs                           12                       # number of memory refs
system.cpu3.num_store_insts                        11                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       11     47.83%     47.83% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::MemRead                       1      4.35%     52.17% # Class of executed instruction
system.cpu3.op_class::MemWrite                     11     47.83%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        23                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      2782757                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        5587214                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2247968                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4575853                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads          2791759                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes         1321257                       # number of cc regfile writes
system.switch_cpus0.committedInsts           77677861                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             85395046                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.636530                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.636530                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        142681212                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        64374170                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  10890                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts         1683                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches          492814                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.802720                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            50154174                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           9556387                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       26050887                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     24005662                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          117                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      9570755                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts     85472868                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     40597787                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts          935                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    102043534                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        221764                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     22084616                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          2002                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     22341706                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents          663                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         1666                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect           17                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        117623858                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count             85433434                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.534296                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers         62845949                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.672058                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent              85433999                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       111218868                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       11010722                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.611049                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.611049                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12415451     12.17%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu           14      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     24292568     23.81%     35.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     35.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     35.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     35.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv       479409      0.47%     36.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     36.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     14701963     14.41%     50.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     50.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     50.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     50.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13731213     13.46%     64.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite            6      0.00%     64.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     26867450     26.33%     90.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      9556395      9.36%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     102044469                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses       92227166                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    175476779                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     73930333                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     74012971                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           11565373                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.113337                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         156213      1.35%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd      1866637     16.14%     17.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     17.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     17.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     17.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     17.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     17.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult      1553932     13.44%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2587519     22.37%     53.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite            0      0.00%     53.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      4734888     40.94%     94.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       666184      5.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      21382676                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    167289573                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     11503101                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     11538330                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded          85472868                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        102044469                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        77770                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued          781                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined       132242                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    127111260                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.802796                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.919652                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    104004858     81.82%     81.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2478414      1.95%     83.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      2511293      1.98%     85.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      2070468      1.63%     87.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5535562      4.35%     91.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3496154      2.75%     94.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2690223      2.12%     96.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      2026595      1.59%     98.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      2297693      1.81%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    127111260                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.802728                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads       816603                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       232469                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     24005662                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9570755                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       52738144                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               127122150                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                     40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         77815982                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        31618222                       # number of cc regfile writes
system.switch_cpus1.committedInsts           51446047                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             88657815                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      2.470980                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.470980                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  15020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1205310                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        20575623                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.112169                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            35116508                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           7317943                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       70846295                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     31899004                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        42975                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      8243149                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    161216215                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     27798565                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3630572                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    141381359                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        161373                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      6178890                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1165654                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      6478988                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         2941                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       659107                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       546203                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        147674228                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            139683567                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.655322                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers         96774227                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.098814                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             140637946                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       202511905                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      113560461                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.404698                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.404698                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        59935      0.04%      0.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    107796078     74.34%     74.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       147192      0.10%     74.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       372053      0.26%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     29025228     20.02%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7611445      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145011931                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            2810239                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019379                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        2464866     87.71%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        319119     11.36%     99.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        26254      0.93%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     147762235                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    420477241                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139683567                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    233777305                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         161216215                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        145011931                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     72558307                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       536010                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined     77252354                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    127107130                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.140864                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.321239                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     96120125     75.62%     75.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      4732066      3.72%     79.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      3164605      2.49%     81.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      2151776      1.69%     83.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      3214871      2.53%     86.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4169821      3.28%     89.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      5043445      3.97%     93.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      4557300      3.59%     96.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      3953121      3.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    127107130                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.140729                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      3015022                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       980762                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     31899004                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8243149                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       76163111                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               127122150                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     59                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads          9302014                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes         8824556                       # number of cc regfile writes
system.switch_cpus2.committedInsts           34439367                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             60469513                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      3.691187                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                3.691187                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads         62555510                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        47302752                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 318618                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts        24831                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         1627887                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.498296                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            17534124                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           2849013                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       10393085                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     14605489                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        22748                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      3069362                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts     63756535                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     14685111                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        80434                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts     63344481                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         22111                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      8504450                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles         50271                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      8541597                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          579                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect          960                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect        23871                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers         62627198                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count             62911143                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.659670                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers         41313287                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.494887                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent              63136551                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads        46822521                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       11113370                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.270916                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.270916                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       235005      0.37%      0.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     16285570     25.68%     26.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         1014      0.00%     26.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     26.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     12837172     20.24%     46.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     46.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     46.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     46.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     46.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     46.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     46.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     46.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     46.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     46.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        17059      0.03%     46.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     46.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     46.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc          413      0.00%     46.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     46.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     46.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     46.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     46.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     46.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     46.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd      7502944     11.83%     58.15% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.15% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.15% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.15% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv       794705      1.25%     59.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult      8188711     12.91%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1730439      2.73%     75.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       271966      0.43%     75.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     12981813     20.47%     95.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      2578104      4.06%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      63424915                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       50552515                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    100714516                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     49853517                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     52283990                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt             505724                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007974                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          14959      2.96%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd         6484      1.28%      4.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      4.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      4.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      4.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      4.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      4.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      4.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      4.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      4.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      4.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          1868      0.37%      4.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd        42172      8.34%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv          265      0.05%     13.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       128988     25.51%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         44219      8.74%     47.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        42908      8.48%     55.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       195105     38.58%     94.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite        28756      5.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      13143119                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    153460585                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13057626                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     14759973                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded          63737740                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued         63424915                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded        18795                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined      3286885                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        16015                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        17229                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      1919393                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    126803532                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.500183                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.654431                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    113109208     89.20%     89.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2125851      1.68%     90.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1616622      1.27%     92.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      1321402      1.04%     93.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      1465804      1.16%     94.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1568909      1.24%     95.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1548041      1.22%     96.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1275953      1.01%     97.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      2771742      2.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    126803532                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.498929                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      1252203                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1327100                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     14605489                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3069362                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads       20783023                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               127122150                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    595                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        259356975                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       245128601                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000003                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            478290631                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.508489                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.508489                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads            58187                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes           58239                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 872820                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      2281355                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        48989633                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.325329                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           144444280                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          39860249                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       13084476                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    112099070                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        26652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     45137309                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    589987548                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    104584031                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      6034986                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    549845122                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents            31                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents         9918                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1900306                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles         9960                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        46304                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1115858                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      1165497                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        633727340                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            547007561                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.652254                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        413350905                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.303007                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             548965258                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       796821999                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      461884677                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.966612                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.966612                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1087882      0.20%      0.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    403185381     72.53%     72.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      4090970      0.74%     73.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv       223890      0.04%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    106632726     19.18%     92.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     40542471      7.29%     99.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead        58504      0.01%     99.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite        58292      0.01%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     555880116                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses         169155                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads       285982                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       116243                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes       120818                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           19470474                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035026                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu       14323756     73.57%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       4197412     21.56%     95.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       896947      4.61%     99.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead        22794      0.12%     99.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        29565      0.15%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     574093553                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1258840918                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    546891318                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    701608503                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         589987548                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        555880116                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    111696808                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1646872                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined    144141350                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    126249330                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.403034                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.767967                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     24310983     19.26%     19.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      4018216      3.18%     22.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      5450799      4.32%     26.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8826684      6.99%     33.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     12307067      9.75%     43.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     14221709     11.26%     54.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     21672130     17.17%     71.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     19423279     15.38%     87.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     16018463     12.69%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    126249330                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.372803                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     19250735                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     11994120                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    112099070                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     45137309                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      254191267                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               127122150                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   1895                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     21932600                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        21932601                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     22795215                       # number of overall hits
system.cpu0.dcache.overall_hits::total       22795216                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      2354371                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2354378                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            7                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      7765369                       # number of overall misses
system.cpu0.dcache.overall_misses::total      7765376                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 150268001787                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 150268001787                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 150268001787                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 150268001787                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     24286971                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24286979                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     30560584                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     30560592                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.875000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.096940                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.096940                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.875000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.254098                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.254098                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 63825.115832                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 63824.926068                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 19351.044591                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19351.027148                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     49284377                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1366847                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    36.056982                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2746364                       # number of writebacks
system.cpu0.dcache.writebacks::total          2746364                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      2254176                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2254176                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      2254176                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2254176                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       100195                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       100195                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2746883                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2746883                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   9591140259                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9591140259                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 504344441376                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 504344441376                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.004125                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004125                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.089883                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.089883                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 95724.739348                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95724.739348                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 183606.087837                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 183606.087837                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2746364                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     12680327                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       12680328                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            6                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2051678                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2051684                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 136280891358                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 136280891358                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     14732005                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     14732012                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.857143                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.139267                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.139267                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 66424.113023                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66423.918770                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      2043233                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2043233                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         8445                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         8445                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   1573517907                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1573517907                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.000573                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000573                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 186325.388632                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 186325.388632                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      9252273                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       9252273                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       302693                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       302694                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  13987110429                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  13987110429                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      9554966                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9554967                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.031679                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.031679                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 46208.899542                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46208.746883                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       210943                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       210943                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        91750                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        91750                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   8017622352                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8017622352                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.009602                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.009602                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 87385.529722                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 87385.529722                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       862615                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       862615                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      5410998                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      5410998                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      6273613                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      6273613                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.862501                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.862501                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data      2646688                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total      2646688                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data 494753301117                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 494753301117                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.421876                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.421876                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 186932.989879                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 186932.989879                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.898149                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           25542092                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2746876                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.298597                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.050330                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.847819                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000098                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999703                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999801                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          498                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        247231612                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       247231612                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           27                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      6775260                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         6775287                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           27                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      6775260                       # number of overall hits
system.cpu0.icache.overall_hits::total        6775287                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total           51                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      5371290                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5371290                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      5371290                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5371290                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           29                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      6775309                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      6775338                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           29                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      6775309                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      6775338                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.068966                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.068966                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 109618.163265                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 105319.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 109618.163265                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 105319.411765                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      5354973                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5354973                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      5354973                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5354973                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 109285.163265                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 109285.163265                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 109285.163265                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 109285.163265                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           27                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      6775260                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        6775287                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      5371290                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5371290                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      6775309                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      6775338                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 109618.163265                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 105319.411765                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      5354973                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5354973                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 109285.163265                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 109285.163265                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           50.995967                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            6775338                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         132849.764706                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    48.995967                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.095695                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.099601                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         54202755                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        54202755                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        2655176                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      3576161                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       831746                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         91751                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        91751                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      2655190                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          102                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      8240130                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            8240232                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         3264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    351567360                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           351570624                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      1661543                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              106338752                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       4408484                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000052                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.007239                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             4408253     99.99%     99.99% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 231      0.01%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         4408484                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      3658345992                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           8.6                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy          48951                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     2744122131                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          6.5                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1081458                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1081458                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1081458                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1081458                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      1665425                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1665483                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            7                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst           49                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      1665425                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1665483                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst      5322339                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 497080884870                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 497086207209                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst      5322339                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 497080884870                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 497086207209                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      2746883                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      2746941                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      2746883                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      2746941                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.606296                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.606305                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.606296                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.606305                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 108619.163265                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 298470.891736                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 298463.693240                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 108619.163265                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 298470.891736                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 298463.693240                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1661543                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1661543                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      1665425                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1665474                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      1665425                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1665474                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst      5306022                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 496526303007                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 496531609029                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst      5306022                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 496526303007                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 496531609029                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.606296                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.606301                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.606296                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.606301                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 108286.163265                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 298137.894536                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 298132.308898                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 108286.163265                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 298137.894536                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 298132.308898                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1661543                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      2330185                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      2330185                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      2330185                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      2330185                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       416179                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       416179                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       416179                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       416179                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        41743                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        41743                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        50007                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        50008                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   7745199381                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   7745199381                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        91750                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        91751                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.545035                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.545040                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 154882.304097                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 154879.206947                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        50007                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        50007                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   7728547050                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   7728547050                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.545035                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.545029                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 154549.304097                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 154549.304097                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1039715                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1039715                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            6                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      1615418                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      1615475                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      5322339                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 489335685489                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 489341007828                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      2655133                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      2655190                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.608413                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.608422                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 108619.163265                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 302915.830756                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 302908.437350                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1615418                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      1615467                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      5306022                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 488797755957                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 488803061979                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.608413                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.608419                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 108286.163265                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 302582.833642                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 302576.940277                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4093.014092                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           5493291                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1665639                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            3.298008                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     1.012737                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.002416                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.009737                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     0.056981                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  4091.932221                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.000247                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000002                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000014                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.999007                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.999271                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          346                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         3359                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          391                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        89558519                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       89558519                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052606275                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  42331675950                       # Cumulative time (in ticks) in various power states
system.cpu0.thread30296.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread30296.numOps                      0                       # Number of Ops committed
system.cpu0.thread30296.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            6                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     25703531                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        25703537                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            6                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     25703531                       # number of overall hits
system.cpu1.dcache.overall_hits::total       25703537                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2369530                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2369533                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      2369533                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2369536                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 196909366860                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 196909366860                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 196909366860                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 196909366860                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            9                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     28073061                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     28073070                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            9                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     28073064                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     28073073                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.333333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.084406                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.084406                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.333333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.084406                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.084406                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 83100.600904                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83100.495693                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 83100.495693                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83100.390482                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         2974                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   148.700000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1689637                       # number of writebacks
system.cpu1.dcache.writebacks::total          1689637                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       666994                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       666994                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       666994                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       666994                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1702536                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1702536                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1702538                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1702538                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 104081957523                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 104081957523                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 104082257556                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 104082257556                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.060647                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.060647                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.060647                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.060647                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 61133.484122                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 61133.484122                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 61133.588534                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 61133.588534                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1689637                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            2                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     21006676                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21006678                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2152947                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2152947                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 194344422705                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 194344422705                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     23159623                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     23159625                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.092961                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.092961                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 90269.023206                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90269.023206                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       666945                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       666945                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1486002                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1486002                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 101589314994                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 101589314994                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.064163                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064163                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 68364.184566                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68364.184566                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            4                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      4696855                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4696859                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            3                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       216583                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       216586                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   2564944155                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2564944155                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      4913438                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4913445                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.428571                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.044080                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044080                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 11842.776926                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11842.612888                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           49                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           49                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       216534                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       216534                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   2492642529                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2492642529                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.044070                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.044070                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 11511.552592                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11511.552592                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       300033                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       300033                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 150016.500000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 150016.500000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.754355                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           27415187                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1690149                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.220574                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.002953                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.751402                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000006                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999514                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999520                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          267                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        226274733                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       226274733                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          7                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           20                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     21978879                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21978899                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           20                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     21978879                       # number of overall hits
system.cpu1.icache.overall_hits::total       21978899                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          116                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           119                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          116                       # number of overall misses
system.cpu1.icache.overall_misses::total          119                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     12585402                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     12585402                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     12585402                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     12585402                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           23                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     21978995                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21979018                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           23                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     21978995                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21979018                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.130435                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.130435                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 108494.844828                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 105759.680672                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 108494.844828                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 105759.680672                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           37                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           37                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           79                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           79                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           79                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           79                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      9031626                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      9031626                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      9031626                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      9031626                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 114324.379747                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 114324.379747                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 114324.379747                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 114324.379747                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           20                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     21978879                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21978899                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          116                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          119                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     12585402                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     12585402                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     21978995                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21979018                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.130435                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 108494.844828                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 105759.680672                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           37                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           79                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           79                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      9031626                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      9031626                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 114324.379747                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 114324.379747                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           80.244540                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21978981                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               82                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         268036.353659                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    77.244540                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.150868                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.156728                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           81                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.158203                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        175832226                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       175832226                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1486081                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1104384                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1337936                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        12424                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        12424                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        204150                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       204150                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1486085                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          164                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5094787                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5094951                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         5248                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    216306304                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           216311552                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       752683                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               48171712                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2455342                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000171                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.014397                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2454968     99.98%     99.98% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 329      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                  45      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2455342                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2254930812                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           5.3                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          79253                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1692593046                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          4.0                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       933549                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         933549                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       933549                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        933549                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           79                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       756601                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       756686                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           79                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       756601                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       756686                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      8976015                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  99225627048                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  99234603063                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      8976015                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  99225627048                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  99234603063                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           79                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1690150                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1690235                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           79                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1690150                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1690235                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.447653                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.447681                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.447653                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.447681                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 113620.443038                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 131146.571374                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 131143.701698                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 113620.443038                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 131146.571374                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 131143.701698                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       752683                       # number of writebacks
system.cpu1.l2cache.writebacks::total          752683                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           79                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       756601                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       756680                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           79                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       756601                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       756680                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      8949708                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  98973680247                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  98982629955                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      8949708                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  98973680247                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  98982629955                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.447653                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.447677                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.447653                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.447677                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 113287.443038                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 130813.573134                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 130811.743346                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 113287.443038                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 130813.573134                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 130811.743346                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               752683                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       935416                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       935416                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       935416                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       935416                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       754180                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       754180                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       754180                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       754180                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        12424                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        12424                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        12424                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        12424                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       104984                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       104984                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            3                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        99163                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        99166                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   1885010103                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   1885010103                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       204147                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       204150                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.485743                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.485751                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 19009.208102                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 19008.633029                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        99163                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        99163                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   1851988824                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   1851988824                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.485743                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.485736                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 18676.208102                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 18676.208102                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       828565                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       828565                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           79                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       657438                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       657520                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      8976015                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  97340616945                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  97349592960                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           79                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1486003                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1486085                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.442420                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.442451                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 113620.443038                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 148060.527297                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 148055.713834                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           79                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       657438                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       657517                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      8949708                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  97121691423                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  97130641131                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.442420                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.442449                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 113287.443038                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 147727.529323                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 147723.391382                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4078.145827                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3392251                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          756779                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.482486                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.395075                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.022968                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.037993                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.452522                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4077.237269                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000096                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000006                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000009                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000110                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.995419                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.995641                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          222                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1642                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         2228                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        55032859                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       55032859                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052606275                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  42331675950                       # Cumulative time (in ticks) in various power states
system.cpu1.thread30296.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread30296.numOps                      0                       # Number of Ops committed
system.cpu1.thread30296.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.switch_cpus2.data     15334155                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15334155                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     15445152                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15445152                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      1687053                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1687057                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      1735022                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1735026                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 287152898972                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 287152898972                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 287152898972                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 287152898972                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     17021208                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17021212                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     17180174                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17180178                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.099115                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.099115                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.100990                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.100990                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 170209.767549                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 170209.363982                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 165503.895035                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 165503.513476                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1562029                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       277822                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18360                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            415                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    85.077832                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   669.450602                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       557189                       # number of writebacks
system.cpu2.dcache.writebacks::total           557189                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1161908                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1161908                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1161908                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1161908                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       525145                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       525145                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       558801                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       558801                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  82975532720                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  82975532720                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  92553103562                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  92553103562                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.030852                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.030852                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.032526                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.032526                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 158004.994278                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 158004.994278                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 165628.020641                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 165628.020641                       # average overall mshr miss latency
system.cpu2.dcache.replacements                557189                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     13105424                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       13105424                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            4                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1623027                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1623031                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 282291223203                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 282291223203                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     14728451                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     14728455                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.110197                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.110197                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 173928.852202                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 173928.423550                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1161904                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1161904                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       461123                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       461123                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  78135928857                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  78135928857                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.031308                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031308                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 169447.043103                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 169447.043103                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      2228731                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2228731                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        64026                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        64026                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   4861675769                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4861675769                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      2292757                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2292757                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.027925                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.027925                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 75932.836176                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 75932.836176                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            4                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        64022                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        64022                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   4839603863                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4839603863                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.027924                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.027924                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 75592.825326                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 75592.825326                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       110997                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       110997                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        47969                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        47969                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       158966                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       158966                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.301756                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.301756                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        33656                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        33656                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   9577570842                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   9577570842                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.211718                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.211718                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 284572.463810                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 284572.463810                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.729942                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           16003955                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           557701                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            28.696300                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052596951                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.004217                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.725725                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000008                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999464                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999473                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          386                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        137999125                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       137999125                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           15                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst      4184947                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4184962                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           15                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst      4184947                       # number of overall hits
system.cpu2.icache.overall_hits::total        4184962                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          878                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           880                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          878                       # number of overall misses
system.cpu2.icache.overall_misses::total          880                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    228682089                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    228682089                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    228682089                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    228682089                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           17                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst      4185825                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4185842                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           17                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst      4185825                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4185842                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.117647                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000210                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000210                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.117647                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000210                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000210                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 260457.960137                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 259866.010227                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 260457.960137                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 259866.010227                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          166                       # number of writebacks
system.cpu2.icache.writebacks::total              166                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          203                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          203                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          203                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          203                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          675                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          675                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          675                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          675                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    178501320                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    178501320                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    178501320                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    178501320                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000161                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000161                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000161                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000161                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 264446.400000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 264446.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 264446.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 264446.400000                       # average overall mshr miss latency
system.cpu2.icache.replacements                   166                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           15                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst      4184947                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4184962                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          878                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          880                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    228682089                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    228682089                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           17                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst      4185825                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4185842                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.117647                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000210                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000210                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 260457.960137                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 259866.010227                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          203                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          203                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          675                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          675                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    178501320                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    178501320                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000161                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000161                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 264446.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 264446.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          319.007188                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            4185639                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              677                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          6182.627770                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     1.813442                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   317.193745                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003542                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.619519                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.623061                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          186                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          325                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         33487413                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        33487413                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         17                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         495458                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       241144                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       635318                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         1102                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         1102                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         62920                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        62920                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       495460                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         1520                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      1674797                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            1676317                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        53952                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     71352960                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total            71406912                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       319107                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               20422848                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples        878589                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000911                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.030162                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0              877789     99.91%     99.91% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 800      0.09%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total          878589                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy       743103153                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           1.8                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         674989                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy      557506269                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          1.3                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       235454                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         235454                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       235454                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        235454                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          675                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       322245                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       322926                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          675                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       322245                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       322926                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    178019802                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  91187513541                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  91365533343                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    178019802                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  91187513541                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  91365533343                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          675                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data       557699                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       558380                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          675                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data       557699                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       558380                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.577812                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.578327                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.577812                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.578327                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 263733.040000                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 282975.728222                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 282930.248240                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 263733.040000                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 282975.728222                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 282930.248240                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       319107                       # number of writebacks
system.cpu2.l2cache.writebacks::total          319107                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          675                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       322245                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       322920                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          675                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       322245                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       322920                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    177795027                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  91080206622                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  91258001649                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    177795027                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  91080206622                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  91258001649                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.577812                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.578316                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.577812                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.578316                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 263400.040000                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 282642.730289                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 282602.507274                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 263400.040000                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 282642.730289                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 282602.507274                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               319107                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       173464                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       173464                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       173464                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       173464                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       383887                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       383887                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       383887                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       383887                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         1102                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         1102                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         1102                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         1102                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        45113                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        45113                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        17807                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        17807                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   4623855849                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   4623855849                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        62920                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        62920                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.283010                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.283010                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 259665.067052                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 259665.067052                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        17807                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        17807                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   4617926118                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   4617926118                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.283010                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.283010                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 259332.067052                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 259332.067052                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       190341                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       190341                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          675                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       304438                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       305119                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    178019802                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  86563657692                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  86741677494                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          675                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       494779                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       495460                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.615301                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.615830                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 263733.040000                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 284339.201059                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 284288.023669                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          675                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       304438                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       305113                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    177795027                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  86462280504                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  86640075531                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.615301                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.615818                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 263400.040000                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 284006.203247                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 283960.616332                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4082.077826                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           1116831                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          323203                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            3.455509                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     4.317371                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.011430                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.812072                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     5.775640                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4071.161313                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.001054                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000003                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000198                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.001410                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.993936                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.996601                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          427                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         3297                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          300                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        18192531                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       18192531                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052606275                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  42331675950                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            7                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    117385338                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       117385345                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            7                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    130098314                       # number of overall hits
system.cpu3.dcache.overall_hits::total      130098321                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data          464                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           469                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data          548                       # number of overall misses
system.cpu3.dcache.overall_misses::total          553                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    105272955                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    105272955                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    105272955                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    105272955                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           12                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    117385802                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    117385814                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           12                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    130098862                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    130098874                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.416667                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.416667                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 226881.368534                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 224462.590618                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 192103.932482                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 190367.007233                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data          214                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          214                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data          214                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          214                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data          250                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          250                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data          311                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          311                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data     61660611                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     61660611                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data     73480779                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     73480779                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 246642.444000                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 246642.444000                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 236272.601286                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 236272.601286                       # average overall mshr miss latency
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     80313881                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       80313881                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data          359                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          360                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data     79034553                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     79034553                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     80314240                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     80314241                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 220151.958217                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 219540.425000                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data          212                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          212                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data          147                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          147                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     35607024                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     35607024                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 242224.653061                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 242224.653061                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            7                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     37071457                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      37071464                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            4                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data          105                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          109                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data     26238402                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     26238402                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data           11                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     37071562                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     37071573                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.363636                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.000003                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000003                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 249889.542857                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 240719.284404                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            2                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data          103                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          103                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data     26053587                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     26053587                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 252947.446602                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 252947.446602                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data     12712976                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total     12712976                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data           84                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           84                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data     12713060                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total     12713060                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.000007                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.000007                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data           61                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           61                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data     11820168                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     11820168                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.000005                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 193773.245902                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 193773.245902                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          304.535215                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          130098637                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              316                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs         411704.547468                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     5.000000                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   299.535216                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.009766                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.585030                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.594795                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          316                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          316                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.617188                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1040791308                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1040791308                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                         11                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           19                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     45320838                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        45320857                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           19                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     45320838                       # number of overall hits
system.cpu3.icache.overall_hits::total       45320857                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        44290                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         44293                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        44290                       # number of overall misses
system.cpu3.icache.overall_misses::total        44293                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    765109791                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    765109791                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    765109791                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    765109791                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           22                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     45365128                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     45365150                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           22                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     45365128                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     45365150                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.136364                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000976                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000976                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.136364                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000976                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000976                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 17275.000926                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 17273.830876                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 17275.000926                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 17273.830876                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        40462                       # number of writebacks
system.cpu3.icache.writebacks::total            40462                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         3319                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3319                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         3319                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3319                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        40971                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        40971                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        40971                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        40971                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    584404011                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    584404011                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    584404011                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    584404011                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000903                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000903                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000903                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000903                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 14263.845427                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 14263.845427                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 14263.845427                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14263.845427                       # average overall mshr miss latency
system.cpu3.icache.replacements                 40462                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           19                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     45320838                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       45320857                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        44290                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        44293                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    765109791                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    765109791                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     45365128                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     45365150                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000976                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000976                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 17275.000926                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 17273.830876                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         3319                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3319                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        40971                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        40971                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    584404011                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    584404011                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000903                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000903                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 14263.845427                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 14263.845427                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          499.278511                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           45361831                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            40974                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1107.088178                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.121711                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   499.156800                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000238                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.974916                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.975153                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          505                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        362962174                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       362962174                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp          41183                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean        40462                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq           107                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp          107                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq        41183                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       122410                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port          632                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             123042                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5211904                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port        20224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total             5232128                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                            0                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples         41290                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000073                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.008524                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0               41287     99.99%     99.99% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                   3      0.01%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total           41290                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy        54168444                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy       40930029                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy         310689                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst        39555                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data            2                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          39557                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst        39555                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data            2                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         39557                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         1416                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data          309                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         1733                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         1416                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data          309                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         1733                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    408239685                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data     73258002                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    481497687                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    408239685                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data     73258002                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    481497687                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst        40971                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data          311                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        41290                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst        40971                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data          311                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        41290                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.034561                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.993569                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.041971                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.034561                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.993569                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.041971                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 288304.862288                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 237080.912621                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 277840.557992                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 288304.862288                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 237080.912621                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 277840.557992                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         1416                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data          309                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         1725                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         1416                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data          309                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         1725                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    407768157                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data     73155105                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    480923262                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    407768157                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data     73155105                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    480923262                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.034561                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.993569                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.041778                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.034561                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.993569                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.041778                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 287971.862288                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 236747.912621                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 278796.093913                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 287971.862288                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 236747.912621                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 278796.093913                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                    0                       # number of replacements
system.cpu3.l2cache.WritebackClean_hits::.writebacks        40459                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        40459                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks        40459                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        40459                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            4                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          103                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          107                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     25984989                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     25984989                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            4                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data          103                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total          107                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 252281.446602                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 242850.364486                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          103                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          103                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     25950690                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     25950690                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.962617                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 251948.446602                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 251948.446602                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst        39555                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data            2                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        39557                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         1416                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data          206                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         1626                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    408239685                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data     47273013                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    455512698                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst        40971                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data          208                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total        41183                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.034561                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.990385                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.039482                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 288304.862288                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 229480.645631                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 280143.110701                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1416                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          206                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         1622                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    407768157                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     47204415                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    454972572                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.034561                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.990385                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.039385                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 287971.862288                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 229147.645631                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 280500.969174                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        1649.429175                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             81749                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            1733                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           47.171956                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     5.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst  1343.850543                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   297.578633                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.001221                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.328089                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.072651                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.402693                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1733                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1732                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.423096                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         1309717                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        1309717                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052606275                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  42331675950                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             2579720                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       2760443                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1249466                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            970093                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             167088                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            167088                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        2579740                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      4992264                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      2265835                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       964161                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port         3466                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 8225726                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    212913984                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     96585536                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     41039040                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       110912                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                350649472                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           2247912                       # Total snoops (count)
system.l3bus.snoopTraffic                    81780416                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            5052411                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  5052411    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              5052411                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           2802904322                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                6.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          1112196644                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               2.6                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           503952192                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           215609528                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.5                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy             1150842                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus1.data       416296                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         2605                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              418901                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus1.data       416296                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         2605                       # number of overall hits
system.l3cache.overall_hits::total             418901                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst           49                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      1665425                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           79                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       340305                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          675                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       319640                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1416                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data          309                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           2327927                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst           49                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      1665425                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           79                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       340305                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          675                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       319640                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1416                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data          309                       # number of overall misses
system.l3cache.overall_misses::total          2327927                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst      5110218                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 489630369399                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      8632692                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  90021579225                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    175010802                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  89701656638                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    402032224                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data     71906022                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 670016297220                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst      5110218                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 489630369399                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      8632692                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  90021579225                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    175010802                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  89701656638                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    402032224                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data     71906022                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 670016297220                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      1665425                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           79                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       756601                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          675                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       322245                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         1416                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data          309                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         2746828                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      1665425                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           79                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       756601                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          675                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       322245                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         1416                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data          309                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        2746828                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.449781                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.991916                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.847496                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.449781                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.991916                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.847496                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 104290.163265                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 293997.249590                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 109274.582278                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 264532.049852                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 259275.262222                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 280633.389557                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 283921.062147                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 232705.572816                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 287816.712990                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 104290.163265                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 293997.249590                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 109274.582278                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 264532.049852                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 259275.262222                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 280633.389557                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 283921.062147                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 232705.572816                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 287816.712990                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        1277819                       # number of writebacks
system.l3cache.writebacks::total              1277819                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      1665425                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           79                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       340305                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          675                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       319640                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1416                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data          309                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      2327898                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst           49                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      1665425                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           79                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       340305                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          675                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       319640                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1416                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data          309                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      2327898                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst      4783878                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 478538732139                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      8106552                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  87755174565                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    170515302                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  87572867558                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    392601664                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data     69848082                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 654512629740                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst      4783878                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 478538732139                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      8106552                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  87755174565                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    170515302                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  87572867558                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    392601664                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data     69848082                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 654512629740                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.449781                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.991916                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.847486                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.449781                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.991916                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.847486                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 97630.163265                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 287337.305576                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 102614.582278                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 257872.128135                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 252615.262222                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 273973.431229                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 277261.062147                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 226045.572816                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 281160.355711                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 97630.163265                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 287337.305576                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 102614.582278                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 257872.128135                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 252615.262222                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 273973.431229                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 277261.062147                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 226045.572816                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 281160.355711                       # average overall mshr miss latency
system.l3cache.replacements                   2247912                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      1482624                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      1482624                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      1482624                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      1482624                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1249466                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1249466                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1249466                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1249466                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus1.data        98968                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          297                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total            99265                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            4                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        50007                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          195                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        17510                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data          103                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          67823                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   7527266648                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     48489795                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   4540145927                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     25534773                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  12141437143                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        50007                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        99163                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        17807                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          103                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       167088                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.001966                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.983321                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.405912                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 150524.259564                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 248665.615385                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 259288.745117                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 247910.417476                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 179016.515681                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        50007                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          195                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        17510                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data          103                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        67815                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   7194220028                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     47191095                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   4423529327                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     24848793                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  11689789243                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.001966                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.983321                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.405864                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 143864.259564                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 242005.615385                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 252628.745117                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 241250.417476                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 172377.633901                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       317328                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data         2308                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       319636                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      1615418                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           79                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       340110                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          675                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       302130                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1416                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data          206                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      2260104                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      5110218                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 482103102751                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      8632692                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  89973089430                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    175010802                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  85161510711                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    402032224                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data     46371249                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 657874860077                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      1615418                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           79                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       657438                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          675                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       304438                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         1416                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data          206                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      2579740                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.517326                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.992419                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.876098                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 104290.163265                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 298438.610162                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 109274.582278                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 264541.146776                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 259275.262222                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 281870.422371                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 283921.062147                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 225103.150485                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 291081.675922                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1615418                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           79                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       340110                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          675                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       302130                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1416                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          206                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      2260083                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      4783878                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 471344512111                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      8106552                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  87707983470                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    170515302                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  83149338231                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    392601664                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     44999289                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 642822840497                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.517326                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.992419                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.876089                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 97630.163265                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 291778.667881                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 102614.582278                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 257881.225104                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 252615.262222                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 275210.466458                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 277261.062147                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 218443.150485                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 284424.439499                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64224.525784                       # Cycle average of tags in use
system.l3cache.tags.total_refs                3150991                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              2732090                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.153326                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719103966863                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64224.525784                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.979988                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.979988                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65277                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          636                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         5715                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        51433                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         7493                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.996048                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             90394778                       # Number of tag accesses
system.l3cache.tags.data_accesses            90394778                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1277819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   1665425.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        79.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    340305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       675.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    319636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000084462914                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        79851                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        79852                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2789590                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1227896                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2327898                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1277819                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2327898                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1277819                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      14.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      81.26                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        14                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2327898                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1277819                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   55851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   72342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   82791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   93579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  103907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  110761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  119295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  126867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  136994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  146437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 156208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 158977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 155877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 148532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 136444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 121875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 106269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  82533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  66483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  50838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  33342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                  20865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                  12565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   7003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                   4058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                   2887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                   2426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                   2188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                   2090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                   2079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                   1818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                   1542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                   1006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                    647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                    374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                    126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  13559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  17478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  22138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  27448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  33144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  39539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  45731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  52311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  57012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  58736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  34282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  29938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  26669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  23858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  21437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  19435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  17881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  16397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  15189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  14331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  13650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  12896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  12249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  11750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  11569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  11410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                  11117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                  10931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                  10670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                  10749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                  10702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                  10878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                  11008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                  11485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  11935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  12449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  12962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  13626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  14397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  15506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  16889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  18492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  20034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  21827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  24037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 26085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 27661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 28938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 29873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 30338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 30091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 29977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 29547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 29343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 21171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 13573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  9268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  6207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  4048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                  2614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                  1680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                  1018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                   152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                    22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                    31                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        79852                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.152357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.266082                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    210.734323                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        79851    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         79852                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        79851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001355                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.068239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            79793     99.93%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               29      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               15      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         79851                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               148985472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             81780416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3519.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1931.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   42331562730                       # Total gap between requests
system.mem_ctrls.avgGap                      11740.12                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         3136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    106586304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         5056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     21779264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        43200                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     20456576                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        90624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data        19776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     81775744                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 74081.622446498281                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 2517884671.841737747192                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 119437.717821905404                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 514490820.411547183990                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 1020512.145946660079                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 483245006.307429254055                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 2140807.701719215605                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 467167.782366693253                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1931785648.051497936249                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst           49                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      1665425                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           79                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       340305                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          675                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       319640                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1416                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data          309                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1277819                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      2947848                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 415898866488                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      5146248                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  74962197193                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst    145156321                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  75555135998                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst    339427628                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data     58251855                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3404684987588                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     60160.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    249725.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     65142.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    220279.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    215046.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    236375.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    239708.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    188517.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2664450.12                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses          1815300                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              10737                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                    33193                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                 113132                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            9                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            7                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            7                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            4                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            2                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            2                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         3136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    106586304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         5056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     21779264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        43200                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     20456832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        90624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data        19776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     148986048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         5056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        90624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       142656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     81780416                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     81780416                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      1665411                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           79                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       340301                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          675                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       319638                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1416                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data          309                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2327907                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1277819                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1277819                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        10583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         4536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         4536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         6047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         4536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         7559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst        74082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data   2517884672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       119438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    514490820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst      1020512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    483251054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      2140808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data       467168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3519492397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         4536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         4536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst        74082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       119438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst      1020512                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      2140808                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3369958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1931896015                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1931896015                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1931896015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        10583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         4536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         4536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         6047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         4536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         7559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst        74082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data   2517884672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       119438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    514490820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst      1020512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    483251054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      2140808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data       467168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5451388412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              2327874                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1277746                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        73144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        70584                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        72630                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        78065                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        73823                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        68379                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        69156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        76125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        74317                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        74775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        69331                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        69975                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        77534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        73043                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        71221                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        69852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        74794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        75681                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        73259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        69624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        68735                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        78842                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        73263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        72756                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        71018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        70806                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        76692                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        73251                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        69677                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        70372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        76085                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        71065                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        37864                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        39415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        40203                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        43929                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        40070                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        35352                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        41044                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        40794                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        41113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        39385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        38075                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        40520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        42804                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        39536                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        37112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        41300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        39847                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        42699                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        38413                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        37565                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        40599                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        42534                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        39852                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        37305                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        40080                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        39179                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        43146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        38329                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        35757                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        41421                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        41399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        41105                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            526247957571                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7756476168                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       566967129579                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               226063.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          243555.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1534275                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             256041                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.91                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           20.04                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1815282                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   127.119123                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    92.093714                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   162.892417                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      1261299     69.48%     69.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       370725     20.42%     89.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        74098      4.08%     93.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        32509      1.79%     95.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        19098      1.05%     96.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        12865      0.71%     97.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         9778      0.54%     98.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         7282      0.40%     98.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        27628      1.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1815282                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             148983936                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           81775744                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3519.442506                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1931.785648                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   28.38                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               18.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              10.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               49.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    5661479861.856010                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    7526773673.764830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   9791775514.483183                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  4802399471.519980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 15090918493.086227                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 35696850394.060860                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 205982054.208012                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  78776179462.982407                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1860.927036                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        72927                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3812550000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  38519053023                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2260084                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1277819                       # Transaction distribution
system.membus.trans_dist::CleanEvict           970093                       # Transaction distribution
system.membus.trans_dist::ReadExReq             67823                       # Transaction distribution
system.membus.trans_dist::ReadExResp            67823                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        2260104                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      6903746                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      6903746                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                6903746                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    230766464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    230766464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               230766464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2327927                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2327927    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2327927                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          3225840126                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               7.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4260025343                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         494256                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       494240                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         1684                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       172993                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         172990                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.998266                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed              7                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts        78271                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts         1683                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    127100193                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.671872                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.004774                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0    108345718     85.24%     85.24% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      5362641      4.22%     89.46% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      2279400      1.79%     91.26% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      1474661      1.16%     92.42% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4       910364      0.72%     93.13% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5       447474      0.35%     93.49% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       407534      0.32%     93.81% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       253616      0.20%     94.01% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8      7618785      5.99%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    127100193                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted     77677861                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted      85395046                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           33512205                       # Number of memory references committed
system.switch_cpus0.commit.loads             23957239                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            492734                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          73922450                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           38572695                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls            0                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     12411438     14.53%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     24290095     28.44%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       479409      0.56%     43.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     14701899     17.22%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      6412106      7.51%     68.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite            0      0.00%     68.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     17545133     20.55%     88.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      9554966     11.19%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total     85395046                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples      7618785                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         1442908                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles    114821870                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles          7722841                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      3121603                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          2002                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved       171562                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts      85485258                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           24004004                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            9556387                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                25479                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                  560                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles         5978                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts              77844460                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches             494256                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       172997                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            127103279                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles           4006                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines          6775309                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes            5                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    127111260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.673229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.034828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0       112801752     88.74%     88.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1          815373      0.64%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2          585773      0.46%     89.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3          859961      0.68%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         1554652      1.22%     91.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1939543      1.53%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         1157802      0.91%     94.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         1026212      0.81%     94.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8         6370192      5.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    127111260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.003888                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.612360                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses            6775309                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            2998362                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads          48390                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation          663                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         15778                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache       1364467                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  42331686273                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          2002                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         2795481                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       48927105                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles          9437485                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     65949151                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts      85476729                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       6416934                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      51527986                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      11822371                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands     76734389                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          259743319                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups        78069138                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        142720100                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps     76665742                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps           68603                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         16524880                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               204954725                       # The number of ROB reads
system.switch_cpus0.rob.writes              170957754                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts         77677861                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps           85395046                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       29409181                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     19522421                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1163184                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     10269327                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       10254781                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.858355                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        4077009                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      3831477                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      3791155                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        40322                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         8347                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     72562390                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      1163149                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    116866866                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.758622                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.020101                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     95492666     81.71%     81.71% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      5998207      5.13%     86.84% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      2591368      2.22%     89.06% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      2747936      2.35%     91.41% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1754642      1.50%     92.91% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       785006      0.67%     93.58% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       433451      0.37%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       819960      0.70%     94.66% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8      6243630      5.34%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    116866866                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     51446047                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted      88657815                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           22539300                       # Number of memory references committed
system.switch_cpus1.commit.loads             17625862                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          13257236                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer           88552575                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      1709593                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        54094      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     65592542     73.98%     74.04% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       113767      0.13%     74.17% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       358112      0.40%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     17625862     19.88%     94.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      4913438      5.54%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total     88657815                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples      6243630                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         3661959                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     95125599                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         23878531                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      3275380                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1165654                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      9545429                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     178677357                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          189                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           27798521                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            7317943                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               311069                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                56748                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       965000                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             110822646                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           29409181                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     18122945                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            124976441                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2331378                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         21978995                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           70                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    127107130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     1.510680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.751267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        91667396     72.12%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         2850491      2.24%     74.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2518332      1.98%     76.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         4456396      3.51%     79.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4375684      3.44%     83.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         2482770      1.95%     85.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2380112      1.87%     87.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4442974      3.50%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        11932975      9.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    127107130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.231346                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.871781                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           21978995                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            4638473                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       14273114                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        83236                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         2941                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       3329699                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads          391                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache            12                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  42331686273                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1165654                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         5126396                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       81500941                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         25307587                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     14006540                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     172515530                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       659859                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       5963336                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      11127976                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        107236                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    180022991                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          461148776                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       257582696                       # Number of integer rename lookups
system.switch_cpus1.rename.committedMaps     93429365                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        86593515                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9288744                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               271843441                       # The number of ROB reads
system.switch_cpus1.rob.writes              332741505                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         51446047                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps           88657815                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        1704185                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      1672880                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        24554                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      1591646                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        1589885                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.889360                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          26097                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups         2306                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits         1792                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          514                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           50                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      2756552                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1566                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        24733                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    126434394                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.478268                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.796935                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0    115904329     91.67%     91.67% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      1820806      1.44%     93.11% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2       810470      0.64%     93.75% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3       626486      0.50%     94.25% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       338515      0.27%     94.52% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       313566      0.25%     94.76% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       276907      0.22%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       181543      0.14%     95.13% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8      6161772      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    126434394                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted     34439367                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted      60469513                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           16086311                       # Number of memory references committed
system.switch_cpus2.commit.loads             13795179                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1550744                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          48592519                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer           26321457                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls         1709                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        25433      0.04%      0.04% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     15472737     25.59%     25.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult         1009      0.00%     25.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     25.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     12528837     20.72%     46.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     46.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     46.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     46.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     46.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     46.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     46.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     46.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     46.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     46.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        16972      0.03%     46.38% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     46.38% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     46.38% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc          413      0.00%     46.38% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     46.38% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     46.38% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     46.38% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     46.38% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     46.38% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     46.38% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd      7473475     12.36%     58.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     58.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     58.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     58.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       793551      1.31%     60.05% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     60.05% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult      8070775     13.35%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead      1524567      2.52%     75.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite        82449      0.14%     76.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     12270612     20.29%     96.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      2208683      3.65%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total     60469513                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples      6161772                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles          845292                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles    116873936                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles          7487097                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      1546927                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles         50271                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      1570304                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          199                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts      64452339                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          922                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           14914121                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            2850641                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                24692                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                  368                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        95484                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts              37319701                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            1704185                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1617774                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            126654887                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         100938                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles          378                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles         2314                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines          4185825                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          410                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    126803532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.521467                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.860066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0       116168143     91.61%     91.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1          567430      0.45%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          732246      0.58%     92.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3          909435      0.72%     93.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4          776221      0.61%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          442064      0.35%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          485693      0.38%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7          644191      0.51%     95.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8         6078109      4.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    126803532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.013406                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.293574                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses            4186207                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  413                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads              26598                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads         810277                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          579                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores        778222                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache         18621                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  42331686273                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles         50271                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         1430597                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       27764411                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles          8392329                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     89165915                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts      64021279                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      4064162                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       8123115                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      77100481                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      10977001                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands     67934479                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          141326316                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups        47359735                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups         63544355                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps     64889636                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         3044690                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8084212                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               183172959                       # The number of ROB reads
system.switch_cpus2.rob.writes              126821417                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts         34439367                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps           60469513                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       61406258                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     51880706                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1969389                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     35763540                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       35655861                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.698914                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         212185                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       175611                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       164399                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        11212                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          120                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    111696824                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      1862553                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    111271948                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.298394                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.231584                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     18758584     16.86%     16.86% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     17231617     15.49%     32.34% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5625942      5.06%     37.40% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     11948511     10.74%     48.14% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3984607      3.58%     51.72% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      5930768      5.33%     57.05% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      4710868      4.23%     61.28% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      4544287      4.08%     65.37% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     38536764     34.63%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    111271948                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000003                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     478290631                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          124129154                       # Number of memory references committed
system.switch_cpus3.commit.loads             87057698                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          45560206                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating            114136                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          475927609                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       139734                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       975197      0.20%      0.20% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    348981726     72.96%     73.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      3980939      0.83%     74.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv       223615      0.05%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     87000714     18.19%     92.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     37014304      7.74%     99.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead        56984      0.01%     99.99% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite        57152      0.01%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    478290631                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     38536764                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         9677640                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     22180602                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         84033498                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      8457277                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1900306                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     34294595                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred       109352                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     622487565                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       444327                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          104584727                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           39860357                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                   93                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      2214922                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             338870694                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           61406258                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     36032445                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            122027266                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        4014284                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         45365128                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes        15144                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    126249330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     5.142717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.087197                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        17930517     14.20%     14.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         8697836      6.89%     21.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4749023      3.76%     24.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        10901006      8.63%     33.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6913843      5.48%     38.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         7767475      6.15%     45.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         6876558      5.45%     50.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         8691050      6.88%     57.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        53722022     42.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    126249330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.483049                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.665709                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           45365128                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   33                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761384282225                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           11557323                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       25041347                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         3184                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        46304                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       8065846                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  42331686273                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1900306                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        13646115                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       13125906                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         88253565                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles      9323431                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     610825863                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        41357                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       2452456                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       5045417                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         59928                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    788671806                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1499445808                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       905490614                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups            59272                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    616822722                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       171848921                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         29214604                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               662722639                       # The number of ROB reads
system.switch_cpus3.rob.writes             1194985179                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000003                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          478290631                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
