$date
	Sat Nov 15 20:33:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tpu_testbench $end
$var wire 32 ! result_3 [31:0] $end
$var wire 32 " result_2 [31:0] $end
$var wire 32 # result_1 [31:0] $end
$var wire 32 $ result_0 [31:0] $end
$var wire 16 % led [15:0] $end
$var wire 1 & done $end
$var wire 1 ' busy $end
$var parameter 32 ( ACC_WIDTH $end
$var parameter 32 ) CLK_PERIOD $end
$var parameter 32 * DATA_WIDTH $end
$var parameter 32 + SIZE $end
$var reg 1 , clk $end
$var reg 1 - load_activation $end
$var reg 8 . load_addr [7:0] $end
$var reg 8 / load_data [7:0] $end
$var reg 1 0 load_weight $end
$var reg 8 1 matrix_size [7:0] $end
$var reg 1 2 rst_n $end
$var reg 1 3 start $end
$scope module dut $end
$var wire 1 , clk $end
$var wire 1 - load_activation $end
$var wire 8 4 load_addr [7:0] $end
$var wire 8 5 load_data [7:0] $end
$var wire 1 0 load_weight $end
$var wire 8 6 matrix_size [7:0] $end
$var wire 32 7 result_0 [31:0] $end
$var wire 32 8 result_1 [31:0] $end
$var wire 32 9 result_2 [31:0] $end
$var wire 32 : result_3 [31:0] $end
$var wire 1 2 rst_n $end
$var wire 1 3 start $end
$var wire 1 ; weight_read_enable $end
$var wire 1 < weight_load_enable $end
$var wire 8 = weight_addr_ctrl [7:0] $end
$var wire 8 > weight_addr [7:0] $end
$var wire 16 ? led [15:0] $end
$var wire 1 & done $end
$var wire 8 @ cycle_counter [7:0] $end
$var wire 1 ' busy $end
$var wire 1 A array_enable $end
$var wire 1 B activation_read_enable $end
$var wire 1 C activation_load_enable $end
$var wire 8 D activation_addr_ctrl [7:0] $end
$var wire 8 E activation_addr [7:0] $end
$var wire 32 F acc_out_33 [31:0] $end
$var wire 32 G acc_out_32 [31:0] $end
$var wire 32 H acc_out_31 [31:0] $end
$var wire 32 I acc_out_30 [31:0] $end
$var wire 32 J acc_out_23 [31:0] $end
$var wire 32 K acc_out_22 [31:0] $end
$var wire 32 L acc_out_21 [31:0] $end
$var wire 32 M acc_out_20 [31:0] $end
$var wire 32 N acc_out_13 [31:0] $end
$var wire 32 O acc_out_12 [31:0] $end
$var wire 32 P acc_out_11 [31:0] $end
$var wire 32 Q acc_out_10 [31:0] $end
$var wire 32 R acc_out_03 [31:0] $end
$var wire 32 S acc_out_02 [31:0] $end
$var wire 32 T acc_out_01 [31:0] $end
$var wire 32 U acc_out_00 [31:0] $end
$var wire 1 V acc_clear $end
$var parameter 32 W ACC_WIDTH $end
$var parameter 32 X DATA_WIDTH $end
$var parameter 32 Y NUM_ACTIVATIONS $end
$var parameter 32 Z NUM_WEIGHTS $end
$var parameter 32 [ SIZE $end
$scope begin gen_activation_buffers[0] $end
$var parameter 2 \ i $end
$scope module ab $end
$var wire 1 , clk $end
$var wire 6 ] load_addr [5:0] $end
$var wire 8 ^ load_data [7:0] $end
$var wire 1 _ load_enable $end
$var wire 6 ` read_addr [5:0] $end
$var wire 1 B read_enable $end
$var wire 1 2 rst_n $end
$var parameter 32 a DATA_WIDTH $end
$var parameter 32 b NUM_ACTIVATIONS $end
$var reg 8 c activation_data [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_activation_buffers[1] $end
$var parameter 2 d i $end
$scope module ab $end
$var wire 1 , clk $end
$var wire 6 e load_addr [5:0] $end
$var wire 8 f load_data [7:0] $end
$var wire 1 g load_enable $end
$var wire 6 h read_addr [5:0] $end
$var wire 1 B read_enable $end
$var wire 1 2 rst_n $end
$var parameter 32 i DATA_WIDTH $end
$var parameter 32 j NUM_ACTIVATIONS $end
$var reg 8 k activation_data [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_activation_buffers[2] $end
$var parameter 3 l i $end
$scope module ab $end
$var wire 1 , clk $end
$var wire 6 m load_addr [5:0] $end
$var wire 8 n load_data [7:0] $end
$var wire 1 o load_enable $end
$var wire 6 p read_addr [5:0] $end
$var wire 1 B read_enable $end
$var wire 1 2 rst_n $end
$var parameter 32 q DATA_WIDTH $end
$var parameter 32 r NUM_ACTIVATIONS $end
$var reg 8 s activation_data [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_activation_buffers[3] $end
$var parameter 3 t i $end
$scope module ab $end
$var wire 1 , clk $end
$var wire 6 u load_addr [5:0] $end
$var wire 8 v load_data [7:0] $end
$var wire 1 w load_enable $end
$var wire 6 x read_addr [5:0] $end
$var wire 1 B read_enable $end
$var wire 1 2 rst_n $end
$var parameter 32 y DATA_WIDTH $end
$var parameter 32 z NUM_ACTIVATIONS $end
$var reg 8 { activation_data [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_weight_buffers[0] $end
$var parameter 2 | i $end
$scope module wb $end
$var wire 1 , clk $end
$var wire 6 } load_addr [5:0] $end
$var wire 8 ~ load_data [7:0] $end
$var wire 1 !" load_enable $end
$var wire 6 "" read_addr [5:0] $end
$var wire 1 ; read_enable $end
$var wire 1 2 rst_n $end
$var parameter 32 #" DATA_WIDTH $end
$var parameter 32 $" NUM_WEIGHTS $end
$var reg 8 %" weight_data [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_weight_buffers[1] $end
$var parameter 2 &" i $end
$scope module wb $end
$var wire 1 , clk $end
$var wire 6 '" load_addr [5:0] $end
$var wire 8 (" load_data [7:0] $end
$var wire 1 )" load_enable $end
$var wire 6 *" read_addr [5:0] $end
$var wire 1 ; read_enable $end
$var wire 1 2 rst_n $end
$var parameter 32 +" DATA_WIDTH $end
$var parameter 32 ," NUM_WEIGHTS $end
$var reg 8 -" weight_data [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_weight_buffers[2] $end
$var parameter 3 ." i $end
$scope module wb $end
$var wire 1 , clk $end
$var wire 6 /" load_addr [5:0] $end
$var wire 8 0" load_data [7:0] $end
$var wire 1 1" load_enable $end
$var wire 6 2" read_addr [5:0] $end
$var wire 1 ; read_enable $end
$var wire 1 2 rst_n $end
$var parameter 32 3" DATA_WIDTH $end
$var parameter 32 4" NUM_WEIGHTS $end
$var reg 8 5" weight_data [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_weight_buffers[3] $end
$var parameter 3 6" i $end
$scope module wb $end
$var wire 1 , clk $end
$var wire 6 7" load_addr [5:0] $end
$var wire 8 8" load_data [7:0] $end
$var wire 1 9" load_enable $end
$var wire 6 :" read_addr [5:0] $end
$var wire 1 ; read_enable $end
$var wire 1 2 rst_n $end
$var parameter 32 ;" DATA_WIDTH $end
$var parameter 32 <" NUM_WEIGHTS $end
$var reg 8 =" weight_data [7:0] $end
$upscope $end
$upscope $end
$scope module controller $end
$var wire 1 , clk $end
$var wire 8 >" matrix_size [7:0] $end
$var wire 1 2 rst_n $end
$var wire 1 3 start $end
$var parameter 3 ?" COMPUTE $end
$var parameter 32 @" DATA_WIDTH $end
$var parameter 3 A" DONE $end
$var parameter 3 B" DRAIN $end
$var parameter 3 C" IDLE $end
$var parameter 3 D" LOAD_ACTS $end
$var parameter 3 E" LOAD_WEIGHTS $end
$var parameter 32 F" SIZE $end
$var reg 1 V acc_clear $end
$var reg 8 G" activation_addr [7:0] $end
$var reg 1 C activation_load_enable $end
$var reg 1 B activation_read_enable $end
$var reg 1 A array_enable $end
$var reg 1 ' busy $end
$var reg 8 H" compute_counter [7:0] $end
$var reg 8 I" cycle_counter [7:0] $end
$var reg 1 & done $end
$var reg 8 J" load_counter [7:0] $end
$var reg 3 K" next_state [2:0] $end
$var reg 3 L" state [2:0] $end
$var reg 8 M" weight_addr [7:0] $end
$var reg 1 < weight_load_enable $end
$var reg 1 ; weight_read_enable $end
$upscope $end
$scope module sa $end
$var wire 8 N" a_in_0 [7:0] $end
$var wire 8 O" a_in_1 [7:0] $end
$var wire 8 P" a_in_2 [7:0] $end
$var wire 8 Q" a_in_3 [7:0] $end
$var wire 1 V acc_clear $end
$var wire 32 R" acc_out_00 [31:0] $end
$var wire 32 S" acc_out_01 [31:0] $end
$var wire 32 T" acc_out_02 [31:0] $end
$var wire 32 U" acc_out_03 [31:0] $end
$var wire 32 V" acc_out_10 [31:0] $end
$var wire 32 W" acc_out_11 [31:0] $end
$var wire 32 X" acc_out_12 [31:0] $end
$var wire 32 Y" acc_out_13 [31:0] $end
$var wire 32 Z" acc_out_20 [31:0] $end
$var wire 32 [" acc_out_21 [31:0] $end
$var wire 32 \" acc_out_22 [31:0] $end
$var wire 32 ]" acc_out_23 [31:0] $end
$var wire 32 ^" acc_out_30 [31:0] $end
$var wire 32 _" acc_out_31 [31:0] $end
$var wire 32 `" acc_out_32 [31:0] $end
$var wire 32 a" acc_out_33 [31:0] $end
$var wire 1 , clk $end
$var wire 1 A enable $end
$var wire 1 2 rst_n $end
$var wire 8 b" w_in_0 [7:0] $end
$var wire 8 c" w_in_1 [7:0] $end
$var wire 8 d" w_in_2 [7:0] $end
$var wire 8 e" w_in_3 [7:0] $end
$var parameter 32 f" ACC_WIDTH $end
$var parameter 32 g" DATA_WIDTH $end
$var parameter 32 h" SIZE $end
$scope begin gen_row[0] $end
$var parameter 2 i" row $end
$scope begin gen_col[0] $end
$var parameter 2 j" col $end
$scope module pe $end
$var wire 8 k" a_in [7:0] $end
$var wire 1 V acc_clear $end
$var wire 32 l" acc_in [31:0] $end
$var wire 1 , clk $end
$var wire 1 A enable $end
$var wire 1 2 rst_n $end
$var wire 8 m" w_in [7:0] $end
$var wire 16 n" mult_result [15:0] $end
$var parameter 32 o" ACC_WIDTH $end
$var parameter 32 p" DATA_WIDTH $end
$var reg 8 q" a_out [7:0] $end
$var reg 32 r" acc_out [31:0] $end
$var reg 32 s" accumulator [31:0] $end
$var reg 8 t" w_out [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[1] $end
$var parameter 2 u" col $end
$scope module pe $end
$var wire 8 v" a_in [7:0] $end
$var wire 1 V acc_clear $end
$var wire 32 w" acc_in [31:0] $end
$var wire 1 , clk $end
$var wire 1 A enable $end
$var wire 1 2 rst_n $end
$var wire 8 x" w_in [7:0] $end
$var wire 16 y" mult_result [15:0] $end
$var parameter 32 z" ACC_WIDTH $end
$var parameter 32 {" DATA_WIDTH $end
$var reg 8 |" a_out [7:0] $end
$var reg 32 }" acc_out [31:0] $end
$var reg 32 ~" accumulator [31:0] $end
$var reg 8 !# w_out [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[2] $end
$var parameter 3 "# col $end
$scope module pe $end
$var wire 8 ## a_in [7:0] $end
$var wire 1 V acc_clear $end
$var wire 32 $# acc_in [31:0] $end
$var wire 1 , clk $end
$var wire 1 A enable $end
$var wire 1 2 rst_n $end
$var wire 8 %# w_in [7:0] $end
$var wire 16 &# mult_result [15:0] $end
$var parameter 32 '# ACC_WIDTH $end
$var parameter 32 (# DATA_WIDTH $end
$var reg 8 )# a_out [7:0] $end
$var reg 32 *# acc_out [31:0] $end
$var reg 32 +# accumulator [31:0] $end
$var reg 8 ,# w_out [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[3] $end
$var parameter 3 -# col $end
$scope module pe $end
$var wire 8 .# a_in [7:0] $end
$var wire 1 V acc_clear $end
$var wire 32 /# acc_in [31:0] $end
$var wire 1 , clk $end
$var wire 1 A enable $end
$var wire 1 2 rst_n $end
$var wire 8 0# w_in [7:0] $end
$var wire 16 1# mult_result [15:0] $end
$var parameter 32 2# ACC_WIDTH $end
$var parameter 32 3# DATA_WIDTH $end
$var reg 8 4# a_out [7:0] $end
$var reg 32 5# acc_out [31:0] $end
$var reg 32 6# accumulator [31:0] $end
$var reg 8 7# w_out [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin gen_row[1] $end
$var parameter 2 8# row $end
$scope begin gen_col[0] $end
$var parameter 2 9# col $end
$scope module pe $end
$var wire 8 :# a_in [7:0] $end
$var wire 1 V acc_clear $end
$var wire 32 ;# acc_in [31:0] $end
$var wire 1 , clk $end
$var wire 1 A enable $end
$var wire 1 2 rst_n $end
$var wire 8 <# w_in [7:0] $end
$var wire 16 =# mult_result [15:0] $end
$var parameter 32 ># ACC_WIDTH $end
$var parameter 32 ?# DATA_WIDTH $end
$var reg 8 @# a_out [7:0] $end
$var reg 32 A# acc_out [31:0] $end
$var reg 32 B# accumulator [31:0] $end
$var reg 8 C# w_out [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[1] $end
$var parameter 2 D# col $end
$scope module pe $end
$var wire 8 E# a_in [7:0] $end
$var wire 1 V acc_clear $end
$var wire 32 F# acc_in [31:0] $end
$var wire 1 , clk $end
$var wire 1 A enable $end
$var wire 1 2 rst_n $end
$var wire 8 G# w_in [7:0] $end
$var wire 16 H# mult_result [15:0] $end
$var parameter 32 I# ACC_WIDTH $end
$var parameter 32 J# DATA_WIDTH $end
$var reg 8 K# a_out [7:0] $end
$var reg 32 L# acc_out [31:0] $end
$var reg 32 M# accumulator [31:0] $end
$var reg 8 N# w_out [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[2] $end
$var parameter 3 O# col $end
$scope module pe $end
$var wire 8 P# a_in [7:0] $end
$var wire 1 V acc_clear $end
$var wire 32 Q# acc_in [31:0] $end
$var wire 1 , clk $end
$var wire 1 A enable $end
$var wire 1 2 rst_n $end
$var wire 8 R# w_in [7:0] $end
$var wire 16 S# mult_result [15:0] $end
$var parameter 32 T# ACC_WIDTH $end
$var parameter 32 U# DATA_WIDTH $end
$var reg 8 V# a_out [7:0] $end
$var reg 32 W# acc_out [31:0] $end
$var reg 32 X# accumulator [31:0] $end
$var reg 8 Y# w_out [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[3] $end
$var parameter 3 Z# col $end
$scope module pe $end
$var wire 8 [# a_in [7:0] $end
$var wire 1 V acc_clear $end
$var wire 32 \# acc_in [31:0] $end
$var wire 1 , clk $end
$var wire 1 A enable $end
$var wire 1 2 rst_n $end
$var wire 8 ]# w_in [7:0] $end
$var wire 16 ^# mult_result [15:0] $end
$var parameter 32 _# ACC_WIDTH $end
$var parameter 32 `# DATA_WIDTH $end
$var reg 8 a# a_out [7:0] $end
$var reg 32 b# acc_out [31:0] $end
$var reg 32 c# accumulator [31:0] $end
$var reg 8 d# w_out [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin gen_row[2] $end
$var parameter 3 e# row $end
$scope begin gen_col[0] $end
$var parameter 2 f# col $end
$scope module pe $end
$var wire 8 g# a_in [7:0] $end
$var wire 1 V acc_clear $end
$var wire 32 h# acc_in [31:0] $end
$var wire 1 , clk $end
$var wire 1 A enable $end
$var wire 1 2 rst_n $end
$var wire 8 i# w_in [7:0] $end
$var wire 16 j# mult_result [15:0] $end
$var parameter 32 k# ACC_WIDTH $end
$var parameter 32 l# DATA_WIDTH $end
$var reg 8 m# a_out [7:0] $end
$var reg 32 n# acc_out [31:0] $end
$var reg 32 o# accumulator [31:0] $end
$var reg 8 p# w_out [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[1] $end
$var parameter 2 q# col $end
$scope module pe $end
$var wire 8 r# a_in [7:0] $end
$var wire 1 V acc_clear $end
$var wire 32 s# acc_in [31:0] $end
$var wire 1 , clk $end
$var wire 1 A enable $end
$var wire 1 2 rst_n $end
$var wire 8 t# w_in [7:0] $end
$var wire 16 u# mult_result [15:0] $end
$var parameter 32 v# ACC_WIDTH $end
$var parameter 32 w# DATA_WIDTH $end
$var reg 8 x# a_out [7:0] $end
$var reg 32 y# acc_out [31:0] $end
$var reg 32 z# accumulator [31:0] $end
$var reg 8 {# w_out [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[2] $end
$var parameter 3 |# col $end
$scope module pe $end
$var wire 8 }# a_in [7:0] $end
$var wire 1 V acc_clear $end
$var wire 32 ~# acc_in [31:0] $end
$var wire 1 , clk $end
$var wire 1 A enable $end
$var wire 1 2 rst_n $end
$var wire 8 !$ w_in [7:0] $end
$var wire 16 "$ mult_result [15:0] $end
$var parameter 32 #$ ACC_WIDTH $end
$var parameter 32 $$ DATA_WIDTH $end
$var reg 8 %$ a_out [7:0] $end
$var reg 32 &$ acc_out [31:0] $end
$var reg 32 '$ accumulator [31:0] $end
$var reg 8 ($ w_out [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[3] $end
$var parameter 3 )$ col $end
$scope module pe $end
$var wire 8 *$ a_in [7:0] $end
$var wire 1 V acc_clear $end
$var wire 32 +$ acc_in [31:0] $end
$var wire 1 , clk $end
$var wire 1 A enable $end
$var wire 1 2 rst_n $end
$var wire 8 ,$ w_in [7:0] $end
$var wire 16 -$ mult_result [15:0] $end
$var parameter 32 .$ ACC_WIDTH $end
$var parameter 32 /$ DATA_WIDTH $end
$var reg 8 0$ a_out [7:0] $end
$var reg 32 1$ acc_out [31:0] $end
$var reg 32 2$ accumulator [31:0] $end
$var reg 8 3$ w_out [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin gen_row[3] $end
$var parameter 3 4$ row $end
$scope begin gen_col[0] $end
$var parameter 2 5$ col $end
$scope module pe $end
$var wire 8 6$ a_in [7:0] $end
$var wire 1 V acc_clear $end
$var wire 32 7$ acc_in [31:0] $end
$var wire 1 , clk $end
$var wire 1 A enable $end
$var wire 1 2 rst_n $end
$var wire 8 8$ w_in [7:0] $end
$var wire 16 9$ mult_result [15:0] $end
$var parameter 32 :$ ACC_WIDTH $end
$var parameter 32 ;$ DATA_WIDTH $end
$var reg 8 <$ a_out [7:0] $end
$var reg 32 =$ acc_out [31:0] $end
$var reg 32 >$ accumulator [31:0] $end
$var reg 8 ?$ w_out [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[1] $end
$var parameter 2 @$ col $end
$scope module pe $end
$var wire 8 A$ a_in [7:0] $end
$var wire 1 V acc_clear $end
$var wire 32 B$ acc_in [31:0] $end
$var wire 1 , clk $end
$var wire 1 A enable $end
$var wire 1 2 rst_n $end
$var wire 8 C$ w_in [7:0] $end
$var wire 16 D$ mult_result [15:0] $end
$var parameter 32 E$ ACC_WIDTH $end
$var parameter 32 F$ DATA_WIDTH $end
$var reg 8 G$ a_out [7:0] $end
$var reg 32 H$ acc_out [31:0] $end
$var reg 32 I$ accumulator [31:0] $end
$var reg 8 J$ w_out [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[2] $end
$var parameter 3 K$ col $end
$scope module pe $end
$var wire 8 L$ a_in [7:0] $end
$var wire 1 V acc_clear $end
$var wire 32 M$ acc_in [31:0] $end
$var wire 1 , clk $end
$var wire 1 A enable $end
$var wire 1 2 rst_n $end
$var wire 8 N$ w_in [7:0] $end
$var wire 16 O$ mult_result [15:0] $end
$var parameter 32 P$ ACC_WIDTH $end
$var parameter 32 Q$ DATA_WIDTH $end
$var reg 8 R$ a_out [7:0] $end
$var reg 32 S$ acc_out [31:0] $end
$var reg 32 T$ accumulator [31:0] $end
$var reg 8 U$ w_out [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[3] $end
$var parameter 3 V$ col $end
$scope module pe $end
$var wire 8 W$ a_in [7:0] $end
$var wire 1 V acc_clear $end
$var wire 32 X$ acc_in [31:0] $end
$var wire 1 , clk $end
$var wire 1 A enable $end
$var wire 1 2 rst_n $end
$var wire 8 Y$ w_in [7:0] $end
$var wire 16 Z$ mult_result [15:0] $end
$var parameter 32 [$ ACC_WIDTH $end
$var parameter 32 \$ DATA_WIDTH $end
$var reg 8 ]$ a_out [7:0] $end
$var reg 32 ^$ acc_out [31:0] $end
$var reg 32 _$ accumulator [31:0] $end
$var reg 8 `$ w_out [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 \$
b100000 [$
b11 V$
b1000 Q$
b100000 P$
b10 K$
b1000 F$
b100000 E$
b1 @$
b1000 ;$
b100000 :$
b0 5$
b11 4$
b1000 /$
b100000 .$
b11 )$
b1000 $$
b100000 #$
b10 |#
b1000 w#
b100000 v#
b1 q#
b1000 l#
b100000 k#
b0 f#
b10 e#
b1000 `#
b100000 _#
b11 Z#
b1000 U#
b100000 T#
b10 O#
b1000 J#
b100000 I#
b1 D#
b1000 ?#
b100000 >#
b0 9#
b1 8#
b1000 3#
b100000 2#
b11 -#
b1000 (#
b100000 '#
b10 "#
b1000 {"
b100000 z"
b1 u"
b1000 p"
b100000 o"
b0 j"
b0 i"
b100 h"
b1000 g"
b100000 f"
b100 F"
b1 E"
b10 D"
b0 C"
b100 B"
b101 A"
b1000 @"
b11 ?"
b1000000 <"
b1000 ;"
b11 6"
b1000000 4"
b1000 3"
b10 ."
b1000000 ,"
b1000 +"
b1 &"
b1000000 $"
b1000 #"
b0 |
b1000000 z
b1000 y
b11 t
b1000000 r
b1000 q
b10 l
b1000000 j
b1000 i
b1 d
b1000000 b
b1000 a
b0 \
b100 [
b100000000 Z
b100000000 Y
b1000 X
b100000 W
b100 +
b1000 *
b1010 )
b100000 (
$end
#0
$dumpvars
b0 `$
b0 _$
b0 ^$
b0 ]$
b0 Z$
b0 Y$
b0 X$
b0 W$
b0 U$
b0 T$
b0 S$
b0 R$
b0 O$
b0 N$
b0 M$
b0 L$
b0 J$
b0 I$
b0 H$
b0 G$
b0 D$
b0 C$
b0 B$
b0 A$
b0 ?$
b0 >$
b0 =$
b0 <$
b0 9$
b0 8$
b0 7$
b0 6$
b0 3$
b0 2$
b0 1$
b0 0$
b0 -$
b0 ,$
b0 +$
b0 *$
b0 ($
b0 '$
b0 &$
b0 %$
b0 "$
b0 !$
b0 ~#
b0 }#
b0 {#
b0 z#
b0 y#
b0 x#
b0 u#
b0 t#
b0 s#
b0 r#
b0 p#
b0 o#
b0 n#
b0 m#
b0 j#
b0 i#
b0 h#
b0 g#
b0 d#
b0 c#
b0 b#
b0 a#
b0 ^#
b0 ]#
b0 \#
b0 [#
b0 Y#
b0 X#
b0 W#
b0 V#
b0 S#
b0 R#
b0 Q#
b0 P#
b0 N#
b0 M#
b0 L#
b0 K#
b0 H#
b0 G#
b0 F#
b0 E#
b0 C#
b0 B#
b0 A#
b0 @#
b0 =#
b0 <#
b0 ;#
b0 :#
b0 7#
b0 6#
b0 5#
b0 4#
b0 1#
b0 0#
b0 /#
b0 .#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 &#
b0 %#
b0 $#
b0 ##
b0 !#
b0 ~"
b0 }"
b0 |"
b0 y"
b0 x"
b0 w"
b0 v"
b0 t"
b0 s"
b0 r"
b0 q"
b0 n"
b0 m"
b0 l"
b0 k"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 H"
b0 G"
b100 >"
b0 ="
b0 :"
09"
b0 8"
b0 7"
b0 5"
b0 2"
01"
b0 0"
b0 /"
b0 -"
b0 *"
0)"
b0 ("
b0 '"
b0 %"
b0 ""
0!"
b0 ~
b0 }
b0 {
b0 x
0w
b0 v
b0 u
b0 s
b0 p
0o
b0 n
b0 m
b0 k
b0 h
0g
b0 f
b0 e
b0 c
b0 `
0_
b0 ^
b0 ]
1V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
0C
0B
0A
b0 @
b1001000 ?
b0 >
b0 =
0<
0;
b0 :
b0 9
b0 8
b0 7
b100 6
b0 5
b0 4
03
02
b100 1
00
b0 /
b0 .
0-
0,
0'
0&
b1001000 %
b0 $
b0 #
b0 "
b0 !
$end
#5000
1,
#10000
0,
#15000
1,
#20000
0,
#25000
1,
#30000
0,
#35000
1,
#40000
0,
#45000
1,
#50000
0,
12
#55000
1,
#60000
0,
#65000
1,
#70000
1!"
1)"
11"
19"
0,
b101 /
b101 5
b101 ^
b101 f
b101 n
b101 v
b101 ~
b101 ("
b101 0"
b101 8"
10
#75000
1,
#80000
b1 >
0,
b111 /
b111 5
b111 ^
b111 f
b111 n
b111 v
b111 ~
b111 ("
b111 0"
b111 8"
b1 .
b1 4
#85000
1,
#90000
b10 >
0,
b110 /
b110 5
b110 ^
b110 f
b110 n
b110 v
b110 ~
b110 ("
b110 0"
b110 8"
b10 .
b10 4
#95000
1,
#100000
b11 >
0,
b1000 /
b1000 5
b1000 ^
b1000 f
b1000 n
b1000 v
b1000 ~
b1000 ("
b1000 0"
b1000 8"
b11 .
b11 4
#105000
1,
#110000
b0 >
0!"
0)"
01"
09"
0,
00
#115000
1,
#120000
1_
1g
1o
1w
0,
b1 /
b1 5
b1 ^
b1 f
b1 n
b1 v
b1 ~
b1 ("
b1 0"
b1 8"
b0 .
b0 4
1-
#125000
1,
#130000
b1 E
0,
b10 /
b10 5
b10 ^
b10 f
b10 n
b10 v
b10 ~
b10 ("
b10 0"
b10 8"
b1 .
b1 4
#135000
1,
#140000
b10 E
0,
b11 /
b11 5
b11 ^
b11 f
b11 n
b11 v
b11 ~
b11 ("
b11 0"
b11 8"
b10 .
b10 4
#145000
1,
#150000
b11 E
0,
b100 /
b100 5
b100 ^
b100 f
b100 n
b100 v
b100 ~
b100 ("
b100 0"
b100 8"
b11 .
b11 4
#155000
1,
#160000
b0 E
0_
0g
0o
0w
0,
0-
#165000
1,
#170000
b101000 %
b101000 ?
b1 K"
0,
13
b10 1
b10 6
b10 >"
#175000
b1 L"
1,
#180000
0,
03
#185000
b1 >
1!"
1)"
11"
19"
b1 =
b1 M"
b1 J"
1<
b101001 %
b101001 ?
1'
1,
#190000
0,
#195000
b10 >
b10 =
b10 M"
b10 J"
1,
#200000
0,
#205000
b11 >
b11 =
b11 M"
b11 J"
1,
#210000
0,
#215000
b1 7"
b1 /"
b1 '"
b1 }
b100 >
b1 :"
b1 2"
b1 *"
b1 ""
b100 =
b100 M"
b100 J"
1,
#220000
0,
#225000
b101 >
b101 =
b101 M"
b101 J"
1,
#230000
0,
#235000
b110 >
b110 =
b110 M"
b110 J"
1,
#240000
0,
#245000
b111 >
b10 K"
b111 =
b111 M"
b111 J"
1,
#250000
0,
#255000
b10 7"
b10 /"
b10 '"
b10 }
b1000 >
b10 :"
b10 2"
b10 *"
b10 ""
b11 K"
b10 L"
b1000 =
b1000 M"
b1000 J"
1,
#260000
0,
#265000
b1 E
1_
1g
1o
1w
0!"
0)"
01"
09"
b1 D
b1 G"
b0 J"
1C
0<
b11 L"
1,
#270000
0,
#275000
b0 7"
b0 /"
b0 '"
b0 }
b0 E
b0 >
b0 :"
b0 2"
b0 *"
b0 ""
0_
0g
0o
0w
b0 D
b0 G"
b0 =
b0 M"
b1 @
b1 I"
b1 H"
b100101101 %
b100101101 ?
1A
1B
1;
0C
1,
#280000
0,
#285000
b1 E
b1 >
b1 D
b1 G"
b1 =
b1 M"
b10 @
b10 I"
b10 H"
b1000100101 %
b1000100101 ?
0V
b100 6$
b100 {
b100 Q"
b100 g#
b100 s
b100 P"
b100 :#
b100 k
b100 O"
b10000 n"
b100 k"
b100 c
b100 N"
b100 0#
b100 ="
b100 e"
b100 %#
b100 5"
b100 d"
b100 x"
b100 -"
b100 c"
b100 m"
b100 %"
b100 b"
1,
#290000
0,
#295000
b1100100101 %
b1100100101 ?
b11 @
b11 I"
b11 H"
b10000 s"
b10000 =#
b100 t"
b100 <#
b10000 y"
b100 q"
b100 v"
b10000 H#
b100 !#
b100 G#
b100 ,#
b100 R#
b100 7#
b100 ]#
b100 @#
b100 E#
b100 m#
b100 r#
b100 <$
b100 A$
1,
#300000
0,
#305000
b100 G$
b100 L$
b10000 "$
b100 x#
b100 }#
b100 d#
b100 ,$
b100 Y#
b100 !$
b10000 M#
b10000 u#
b100 N#
b100 t#
b10000 S#
b100 K#
b100 P#
b10000 B#
b10000 j#
b100 C#
b100 i#
b10000 ~"
b10000 &#
b100 |"
b100 ##
b10000 $
b10000 7
b10000 U
b10000 R"
b10000 r"
b100000 s"
b10000100101 %
b10000100101 ?
b100 @
b100 I"
b100 H"
1,
#310000
0,
#315000
b100 K"
b10100100101 %
b10100100101 ?
b101 @
b101 I"
b101 H"
b100000 $
b100000 7
b100000 U
b100000 R"
b100000 r"
b110000 s"
b10000 #
b10000 8
b10000 T
b10000 S"
b10000 }"
b100000 ~"
b10000 +#
b10000 1#
b100 )#
b100 .#
b10000 Q
b10000 V"
b10000 A#
b100000 B#
b10000 P
b10000 W"
b10000 L#
b100000 M#
b10000 X#
b10000 ^#
b100 V#
b100 [#
b10000 o#
b10000 9$
b100 p#
b100 8$
b10000 z#
b10000 D$
b100 {#
b100 C$
b10000 '$
b10000 O$
b100 ($
b100 N$
b10000 -$
b100 %$
b100 *$
b10000 Z$
b100 3$
b100 Y$
b100 R$
b100 W$
1,
#320000
0,
#325000
b101 K"
b10000 _$
b100 `$
b100 ]$
b10000 T$
b100 U$
b10000 I$
b100 J$
b10000 >$
b100 ?$
b10000 2$
b100 0$
b10000 K
b10000 \"
b10000 &$
b100000 '$
b10000 L
b10000 ["
b10000 y#
b100000 z#
b10000 M
b10000 Z"
b10000 n#
b100000 o#
b10000 c#
b100 a#
b10000 O
b10000 X"
b10000 W#
b100000 X#
b100000 P
b100000 W"
b100000 L#
b110000 M#
b100000 Q
b100000 V"
b100000 A#
b110000 B#
b10000 6#
b100 4#
b10000 "
b10000 9
b10000 S
b10000 T"
b10000 *#
b100000 +#
b100000 #
b100000 8
b100000 T
b100000 S"
b100000 }"
b110000 ~"
b110000 $
b110000 7
b110000 U
b110000 R"
b110000 r"
b1000000 s"
b11000100101 %
b11000100101 ?
b110 @
b110 I"
b110 H"
b100 L"
1,
#330000
0,
#335000
b0 K"
b101 L"
b111 @
b111 I"
b11100100001 %
b11100100001 ?
0A
0B
0;
b1000000 $
b1000000 7
b1000000 U
b1000000 R"
b1000000 r"
b1010000 s"
b110000 #
b110000 8
b110000 T
b110000 S"
b110000 }"
b1000000 ~"
b100000 "
b100000 9
b100000 S
b100000 T"
b100000 *#
b110000 +#
b10000 !
b10000 :
b10000 R
b10000 U"
b10000 5#
b100000 6#
b110000 Q
b110000 V"
b110000 A#
b1000000 B#
b110000 P
b110000 W"
b110000 L#
b1000000 M#
b100000 O
b100000 X"
b100000 W#
b110000 X#
b10000 N
b10000 Y"
b10000 b#
b100000 c#
b100000 M
b100000 Z"
b100000 n#
b110000 o#
b100000 L
b100000 ["
b100000 y#
b110000 z#
b100000 K
b100000 \"
b100000 &$
b110000 '$
b10000 J
b10000 ]"
b10000 1$
b100000 2$
b10000 I
b10000 ^"
b10000 =$
b100000 >$
b10000 H
b10000 _"
b10000 H$
b100000 I$
b10000 G
b10000 `"
b10000 S$
b100000 T$
b10000 F
b10000 a"
b10000 ^$
b100000 _$
1,
#340000
0,
#345000
1&
b11100100010 %
b11100100010 ?
0'
b0 L"
1,
#350000
0,
#355000
b0 E
b0 >
b0 D
b0 G"
b0 =
b0 M"
b0 @
b0 I"
b0 H"
0&
b101000 %
b101000 ?
1V
1,
#360000
0,
#365000
1,
#370000
0,
#375000
1,
#380000
0,
#385000
1,
#390000
0,
#395000
1,
#400000
0,
#405000
1,
#410000
0,
#415000
1,
#420000
0,
#425000
1,
#430000
0,
#435000
1,
#440000
0,
#445000
1,
#450000
0,
#455000
1,
#460000
0,
#465000
1,
#470000
0,
#475000
1,
#480000
0,
#485000
1,
#490000
0,
#495000
1,
#500000
0,
#505000
1,
#510000
0,
#515000
1,
#520000
0,
#525000
1,
#530000
0,
#535000
1,
#540000
0,
#545000
1,
#550000
0,
#555000
1,
#560000
0,
#565000
1,
#570000
0,
#575000
1,
#580000
0,
#585000
1,
#590000
0,
#595000
1,
#600000
0,
#605000
1,
#610000
0,
#615000
1,
#620000
0,
#625000
1,
#630000
0,
#635000
1,
#640000
0,
#645000
b0 F
b0 a"
b0 ^$
b0 `$
b0 ]$
b0 _$
b0 G
b0 `"
b0 S$
b0 U$
b0 R$
b0 W$
b0 T$
b0 H
b0 _"
b0 H$
b0 J$
b0 G$
b0 L$
b0 I$
b0 I
b0 ^"
b0 =$
b0 ?$
b0 <$
b0 A$
b0 >$
b0 J
b0 ]"
b0 1$
b0 Z$
b0 3$
b0 Y$
b0 0$
b0 2$
b0 K
b0 \"
b0 &$
b0 O$
b0 ($
b0 N$
b0 %$
b0 *$
b0 '$
b0 L
b0 ["
b0 y#
b0 D$
b0 {#
b0 C$
b0 x#
b0 }#
b0 z#
b0 M
b0 Z"
b0 n#
b0 p#
b0 8$
b0 m#
b0 r#
b0 o#
b0 N
b0 Y"
b0 b#
b0 -$
b0 d#
b0 ,$
b0 a#
b0 c#
b0 O
b0 X"
b0 W#
b0 "$
b0 Y#
b0 !$
b0 V#
b0 [#
b0 X#
b0 P
b0 W"
b0 L#
b0 u#
b0 N#
b0 t#
b0 K#
b0 P#
b0 M#
b0 Q
b0 V"
b0 A#
b0 C#
b0 i#
b0 @#
b0 E#
b0 B#
b0 !
b0 :
b0 R
b0 U"
b0 5#
b0 ^#
b0 7#
b0 ]#
b0 4#
b0 6#
b0 "
b0 9
b0 S
b0 T"
b0 *#
b0 S#
b0 ,#
b0 R#
b0 )#
b0 .#
b0 +#
b0 #
b0 8
b0 T
b0 S"
b0 }"
b0 H#
b0 !#
b0 G#
b0 |"
b0 ##
b0 ~"
b0 $
b0 7
b0 U
b0 R"
b0 r"
b0 t"
b0 <#
b0 q"
b0 v"
b0 s"
b0 9$
b0 6$
b0 {
b0 Q"
b0 j#
b0 g#
b0 s
b0 P"
b0 =#
b0 :#
b0 k
b0 O"
b0 k"
b0 c
b0 N"
b0 1#
b0 0#
b0 ="
b0 e"
b0 &#
b0 %#
b0 5"
b0 d"
b0 y"
b0 x"
b0 -"
b0 c"
b0 n"
b0 m"
b0 %"
b0 b"
1,
02
#650000
0,
#655000
1,
#660000
0,
#665000
1,
#670000
0,
#675000
1,
#680000
0,
#685000
1,
#690000
0,
#695000
1,
12
#700000
0,
#705000
1,
#710000
0,
#715000
1!"
1)"
11"
19"
1,
b1 /
b1 5
b1 ^
b1 f
b1 n
b1 v
b1 ~
b1 ("
b1 0"
b1 8"
b0 .
b0 4
10
#720000
0,
#725000
b1 >
1,
b0 /
b0 5
b0 ^
b0 f
b0 n
b0 v
b0 ~
b0 ("
b0 0"
b0 8"
b1 .
b1 4
#730000
0,
#735000
b10 >
1,
b10 .
b10 4
#740000
0,
#745000
b11 >
1,
b1 /
b1 5
b1 ^
b1 f
b1 n
b1 v
b1 ~
b1 ("
b1 0"
b1 8"
b11 .
b11 4
#750000
0,
#755000
b0 >
0!"
0)"
01"
09"
1,
00
#760000
0,
#765000
1_
1g
1o
1w
1,
b101 /
b101 5
b101 ^
b101 f
b101 n
b101 v
b101 ~
b101 ("
b101 0"
b101 8"
b0 .
b0 4
1-
#770000
0,
#775000
b1 E
1,
b110 /
b110 5
b110 ^
b110 f
b110 n
b110 v
b110 ~
b110 ("
b110 0"
b110 8"
b1 .
b1 4
#780000
0,
#785000
b10 E
1,
b111 /
b111 5
b111 ^
b111 f
b111 n
b111 v
b111 ~
b111 ("
b111 0"
b111 8"
b10 .
b10 4
#790000
0,
#795000
b11 E
1,
b1000 /
b1000 5
b1000 ^
b1000 f
b1000 n
b1000 v
b1000 ~
b1000 ("
b1000 0"
b1000 8"
b11 .
b11 4
#800000
0,
#805000
b0 E
0_
0g
0o
0w
1,
0-
#810000
0,
#815000
b1 L"
b1 K"
1,
13
#820000
0,
#825000
b1 >
1!"
1)"
11"
19"
b1 =
b1 M"
b1 J"
1<
b101001 %
b101001 ?
1'
1,
03
#830000
0,
#835000
b10 >
b10 =
b10 M"
b10 J"
1,
#840000
0,
#845000
b11 >
b11 =
b11 M"
b11 J"
1,
#850000
0,
#855000
b1 7"
b1 /"
b1 '"
b1 }
b100 >
b1 :"
b1 2"
b1 *"
b1 ""
b100 =
b100 M"
b100 J"
1,
#860000
0,
#865000
b101 >
b101 =
b101 M"
b101 J"
1,
#870000
0,
#875000
b110 >
b110 =
b110 M"
b110 J"
1,
#880000
0,
#885000
b111 >
b10 K"
b111 =
b111 M"
b111 J"
1,
#890000
0,
#895000
b10 7"
b10 /"
b10 '"
b10 }
b1000 >
b10 :"
b10 2"
b10 *"
b10 ""
b11 K"
b10 L"
b1000 =
b1000 M"
b1000 J"
1,
#900000
0,
#905000
b1 E
1_
1g
1o
1w
0!"
0)"
01"
09"
b1 D
b1 G"
b0 J"
1C
0<
b11 L"
1,
#910000
0,
#915000
b0 7"
b0 /"
b0 '"
b0 }
b0 E
b0 >
b0 :"
b0 2"
b0 *"
b0 ""
0_
0g
0o
0w
b0 D
b0 G"
b0 =
b0 M"
b1 @
b1 I"
b1 H"
b100101101 %
b100101101 ?
1A
1B
1;
0C
1,
#920000
0,
#925000
b1 E
b1 >
b1 D
b1 G"
b1 =
b1 M"
b10 @
b10 I"
b10 H"
b1000100101 %
b1000100101 ?
0V
b1000 6$
b1000 {
b1000 Q"
b1000 g#
b1000 s
b1000 P"
b1000 :#
b1000 k
b1000 O"
b1000000 n"
b1000 k"
b1000 c
b1000 N"
b1000 0#
b1000 ="
b1000 e"
b1000 %#
b1000 5"
b1000 d"
b1000 x"
b1000 -"
b1000 c"
b1000 m"
b1000 %"
b1000 b"
1,
#930000
0,
#935000
b1100100101 %
b1100100101 ?
b11 @
b11 I"
b11 H"
b1000000 s"
b1000000 =#
b1000 t"
b1000 <#
b1000000 y"
b1000 q"
b1000 v"
b1000000 H#
b1000 !#
b1000 G#
b1000 ,#
b1000 R#
b1000 7#
b1000 ]#
b1000 @#
b1000 E#
b1000 m#
b1000 r#
b1000 <$
b1000 A$
1,
#940000
0,
#945000
b1000 G$
b1000 L$
b1000000 "$
b1000 x#
b1000 }#
b1000 d#
b1000 ,$
b1000 Y#
b1000 !$
b1000000 M#
b1000000 u#
b1000 N#
b1000 t#
b1000000 S#
b1000 K#
b1000 P#
b1000000 B#
b1000000 j#
b1000 C#
b1000 i#
b1000000 ~"
b1000000 &#
b1000 |"
b1000 ##
b1000000 $
b1000000 7
b1000000 U
b1000000 R"
b1000000 r"
b10000000 s"
b10000100101 %
b10000100101 ?
b100 @
b100 I"
b100 H"
1,
#950000
0,
#955000
b100 K"
b10100100101 %
b10100100101 ?
b101 @
b101 I"
b101 H"
b10000000 $
b10000000 7
b10000000 U
b10000000 R"
b10000000 r"
b11000000 s"
b1000000 #
b1000000 8
b1000000 T
b1000000 S"
b1000000 }"
b10000000 ~"
b1000000 +#
b1000000 1#
b1000 )#
b1000 .#
b1000000 Q
b1000000 V"
b1000000 A#
b10000000 B#
b1000000 P
b1000000 W"
b1000000 L#
b10000000 M#
b1000000 X#
b1000000 ^#
b1000 V#
b1000 [#
b1000000 o#
b1000000 9$
b1000 p#
b1000 8$
b1000000 z#
b1000000 D$
b1000 {#
b1000 C$
b1000000 '$
b1000000 O$
b1000 ($
b1000 N$
b1000000 -$
b1000 %$
b1000 *$
b1000000 Z$
b1000 3$
b1000 Y$
b1000 R$
b1000 W$
1,
#960000
0,
#965000
b101 K"
b1000000 _$
b1000 `$
b1000 ]$
b1000000 T$
b1000 U$
b1000000 I$
b1000 J$
b1000000 >$
b1000 ?$
b1000000 2$
b1000 0$
b1000000 K
b1000000 \"
b1000000 &$
b10000000 '$
b1000000 L
b1000000 ["
b1000000 y#
b10000000 z#
b1000000 M
b1000000 Z"
b1000000 n#
b10000000 o#
b1000000 c#
b1000 a#
b1000000 O
b1000000 X"
b1000000 W#
b10000000 X#
b10000000 P
b10000000 W"
b10000000 L#
b11000000 M#
b10000000 Q
b10000000 V"
b10000000 A#
b11000000 B#
b1000000 6#
b1000 4#
b1000000 "
b1000000 9
b1000000 S
b1000000 T"
b1000000 *#
b10000000 +#
b10000000 #
b10000000 8
b10000000 T
b10000000 S"
b10000000 }"
b11000000 ~"
b11000000 $
b11000000 7
b11000000 U
b11000000 R"
b11000000 r"
b100000000 s"
b11000100101 %
b11000100101 ?
b110 @
b110 I"
b110 H"
b100 L"
1,
#970000
0,
#975000
b0 K"
b101 L"
b111 @
b111 I"
b11100100001 %
b11100100001 ?
0A
0B
0;
b100000000 $
b100000000 7
b100000000 U
b100000000 R"
b100000000 r"
b101000000 s"
b11000000 #
b11000000 8
b11000000 T
b11000000 S"
b11000000 }"
b100000000 ~"
b10000000 "
b10000000 9
b10000000 S
b10000000 T"
b10000000 *#
b11000000 +#
b1000000 !
b1000000 :
b1000000 R
b1000000 U"
b1000000 5#
b10000000 6#
b11000000 Q
b11000000 V"
b11000000 A#
b100000000 B#
b11000000 P
b11000000 W"
b11000000 L#
b100000000 M#
b10000000 O
b10000000 X"
b10000000 W#
b11000000 X#
b1000000 N
b1000000 Y"
b1000000 b#
b10000000 c#
b10000000 M
b10000000 Z"
b10000000 n#
b11000000 o#
b10000000 L
b10000000 ["
b10000000 y#
b11000000 z#
b10000000 K
b10000000 \"
b10000000 &$
b11000000 '$
b1000000 J
b1000000 ]"
b1000000 1$
b10000000 2$
b1000000 I
b1000000 ^"
b1000000 =$
b10000000 >$
b1000000 H
b1000000 _"
b1000000 H$
b10000000 I$
b1000000 G
b1000000 `"
b1000000 S$
b10000000 T$
b1000000 F
b1000000 a"
b1000000 ^$
b10000000 _$
1,
#980000
0,
#985000
1&
b11100100010 %
b11100100010 ?
0'
b0 L"
1,
#990000
0,
#995000
b0 E
b0 >
b0 D
b0 G"
b0 =
b0 M"
b0 @
b0 I"
b0 H"
0&
b101000 %
b101000 ?
1V
1,
#1000000
0,
#1005000
1,
#1010000
0,
#1015000
1,
#1020000
0,
#1025000
1,
#1030000
0,
#1035000
1,
#1040000
0,
#1045000
1,
#1050000
0,
#1055000
1,
#1060000
0,
#1065000
1,
#1070000
0,
#1075000
1,
#1080000
0,
#1085000
1,
#1090000
0,
#1095000
1,
#1100000
0,
#1105000
1,
#1110000
0,
#1115000
1,
#1120000
0,
#1125000
1,
#1130000
0,
#1135000
1,
#1140000
0,
#1145000
1,
#1150000
0,
#1155000
1,
#1160000
0,
#1165000
1,
#1170000
0,
#1175000
1,
#1180000
0,
#1185000
1,
#1190000
0,
#1195000
1,
#1200000
0,
#1205000
1,
#1210000
0,
#1215000
1,
#1220000
0,
#1225000
1,
#1230000
0,
#1235000
1,
#1240000
0,
#1245000
1,
#1250000
0,
#1255000
1,
#1260000
0,
#1265000
1,
#1270000
0,
#1275000
1,
#1280000
0,
#1285000
1,
#1290000
0,
#1295000
1,
#1300000
0,
#1305000
1,
#1310000
0,
#1315000
1,
#1320000
0,
#1325000
1,
#1330000
0,
#1335000
1,
#1340000
0,
#1345000
1,
#1350000
0,
#1355000
1,
#1360000
0,
#1365000
1,
#1370000
0,
#1375000
1,
#1380000
0,
#1385000
1,
#1390000
0,
#1395000
1,
#1400000
0,
#1405000
1,
#1410000
0,
#1415000
1,
#1420000
0,
#1425000
1,
#1430000
0,
#1435000
1,
#1440000
0,
#1445000
1,
#1450000
0,
#1455000
1,
#1460000
0,
#1465000
1,
#1470000
0,
#1475000
1,
#1480000
0,
#1485000
1,
#1490000
0,
#1495000
1,
#1500000
0,
#1505000
1,
#1510000
0,
#1515000
1,
#1520000
0,
#1525000
1,
#1530000
0,
#1535000
1,
#1540000
0,
#1545000
1,
#1550000
0,
#1555000
1,
#1560000
0,
#1565000
1,
#1570000
0,
#1575000
1,
#1580000
0,
#1585000
1,
