import lc3b_types::*;

module mp3_ewb_tb;

timeunit 1ns;
timeprecision 1ns;

logic clk;
logic pmem_resp;
logic pmem_read;
logic pmem_write;
logic [15:0] pmem_address;
logic [255:0] pmem_rdata;
logic [255:0] pmem_wdata;

/* Clock generator */
initial clk = 0;
always #5 clk = ~clk;

mp3 dut
(
	.clk,
	
	// Memory -> Arbiter signals
	.pmem_resp,
	.pmem_rdata,
	
	// Arbiter -> Memory signals
	.pmem_read,
	.pmem_write,
	.pmem_address,
	.pmem_wdata
);

physical_memory memory
(
    .clk,
    .read(pmem_read),
    .write(pmem_write),
    .address(pmem_address),
    .wdata(pmem_wdata),
    .resp(pmem_resp),
    .rdata(pmem_rdata)
);
endmodule : mp3_ewb_tb
