{"metadata":{"name":"","language":"ocaml"},"worksheets":[{"cells":[{"metadata":{},"cell_type":"heading","source":"HardCaml","level":1},{"metadata":{},"cell_type":"markdown","source":"HardCaml is an OCaml library for designing Register Transfer Level (RTL) hardware designs.  The current incarnation of the library allows hardware designs to be written and simulated in OCaml then converted into either VHDL or Verilog for synthesis."},{"metadata":{},"cell_type":"heading","source":"Installation","level":2},{"metadata":{},"cell_type":"markdown","source":"`$ opam install hardcaml`\n\nThis will install two ocamlfind packages; `hardcaml` and the syntax extension `hardcaml.syntax`."},{"metadata":{},"cell_type":"heading","source":"Basic usage","level":2},{"metadata":{},"cell_type":"markdown","source":"With `utop`, `ocaml` or `iocaml`\n\n```ocaml\n#use \"topfind\";;\n#require \"hardcaml\";;\nopen HardCaml;;\n```"},{"metadata":{},"cell_type":"markdown","source":"A kernel for `iocamljs` is also provided and example notebooks (including this one) may be found on the [hardcaml website](https://andrewray.github.io/hardcaml)."},{"metadata":{},"cell_type":"heading","source":"Overview","level":2},{"metadata":{},"cell_type":"markdown","source":"The HardCaml API is designed around two main parts; combinatorial and sequential logic.  The combinatorial part provides operations such as bitwise XOR, addition, multiplexors etc.  The sequential part deals with registers and memories.\n\nAdditionally the combinatorial API is implemented two ways - the so called shallow and deep embeddings.  The shallow embedding allows combinatoriall hardware structures to be evaluated immediately within the REPL.  The deep embedding constructs a cyclic graph of nodes that can be further processed to perform simulation or to generate netlists."},{"metadata":{},"cell_type":"heading","source":"Shallow embedding","level":4},{"metadata":{},"input":"open HardCaml.Bits.Comb.IntbitsList","cell_type":"code","prompt_number":43,"outputs":[],"language":"python","collapsed":false},{"metadata":{},"input":"const \"01\" +: const \"10\"","cell_type":"code","prompt_number":44,"outputs":[{"output_type":"pyout","prompt_number":44,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">- : HardCaml.Bits.Comb.IntbitsList.t = [1; 1]\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"heading","source":"Deep embedding","level":4},{"metadata":{},"input":"open HardCaml.Signal.Comb","cell_type":"code","prompt_number":45,"outputs":[],"language":"python","collapsed":false},{"metadata":{},"input":"const \"01\" +: const \"10\"","cell_type":"code","prompt_number":46,"outputs":[{"output_type":"pyout","prompt_number":46,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">- : HardCaml.Signal.Comb.t = Signal_op[id:80 bits:2 names: deps:79,78] = add\n\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"heading","source":"Sequential logic","level":4},{"metadata":{},"cell_type":"markdown","source":"Sequential logic can only be described through the deep embedding"},{"metadata":{},"input":"let print_signal fmt signal = Format.fprintf fmt \"%s\\n\" (HardCaml.Signal.Comb.to_string signal);;\n#install_printer print_signal;;","cell_type":"code","prompt_number":47,"outputs":[{"output_type":"pyout","prompt_number":47,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">val print_signal : Format.formatter -&gt; HardCaml.Signal.Comb.t -&gt; unit = &lt;fun&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"input":"open HardCaml.Signal.Comb\nopen HardCaml.Signal.Seq","cell_type":"code","prompt_number":48,"outputs":[],"language":"python","collapsed":false},{"metadata":{},"input":"let counter = \n  let d = wire 8 in\n  let q = reg r_sync enable (d +:. 1) in\n  let () = d <== q in\n  q","cell_type":"code","prompt_number":49,"outputs":[{"output_type":"pyout","prompt_number":49,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">val counter : HardCaml.Signal.Types.signal =\n  Signal_reg[id:86 bits:8 names: deps:83,3,0,85,1,5,84,1,6]\n\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"heading","source":"Going further with the deep embedding","level":4},{"metadata":{},"cell_type":"markdown","source":"The main purpose of the deep embedding is to perform some form of further processing.  Generally this is simulation, which will be convered in a later tutorial, or netlist generation."},{"metadata":{},"input":"let circuit = HardCaml.Circuit.make \"counter\" [ output \"q\" q ]","cell_type":"code","prompt_number":50,"outputs":[{"output_type":"pyout","prompt_number":50,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">val circuit : HardCaml.Circuit.t =\n  {HardCaml.Circuit.circ_name = &quot;counter&quot;; circ_id_to_sig = &lt;abstr&gt;;\n   circ_inputs =\n    [Signal_wire[id:6 bits:1 names:enable deps:0] -&gt; 0\n;\n     Signal_wire[id:5 bits:1 names:clear deps:0] -&gt; 0\n;\n     Signal_wire[id:3 bits:1 names:clock deps:0] -&gt; 0\n];\n   circ_outputs = [Signal_wire[id:87 bits:8 names:q deps:52] -&gt; 52\n];\n   circ_fanout = &lt;abstr&gt;; circ_fanin = &lt;abstr&gt;}\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"input":"HardCaml.Rtl.Verilog.write (output_string stdout) circuit","cell_type":"code","prompt_number":51,"outputs":[{"output_type":"stream","text":"module counter (\n","stream":"stdout"},{"output_type":"stream","text":"    enable,\n","stream":"stdout"},{"output_type":"stream","text":"    clear,\n","stream":"stdout"},{"output_type":"stream","text":"    clock,\n","stream":"stdout"},{"output_type":"stream","text":"    q\n","stream":"stdout"},{"output_type":"stream","text":");\n\n","stream":"stdout"},{"output_type":"stream","text":"    input enable;\n","stream":"stdout"},{"output_type":"stream","text":"    input clear;\n","stream":"stdout"},{"output_type":"stream","text":"    input clock;\n","stream":"stdout"},{"output_type":"stream","text":"    output [7:0] q;\n","stream":"stdout"},{"output_type":"stream","text":"\n","stream":"stdout"},{"output_type":"stream","text":"    /* signal declarations */\n","stream":"stdout"},{"output_type":"stream","text":"    wire [7:0] _50 = 8'b00000000;\n","stream":"stdout"},{"output_type":"stream","text":"    wire vdd = 1'b1;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [7:0] _51 = 8'b00000000;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [7:0] _48 = 8'b00000001;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [7:0] _47;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [7:0] _49;\n","stream":"stdout"},{"output_type":"stream","text":"    reg [7:0] _52;\n","stream":"stdout"},{"output_type":"stream","text":"\n","stream":"stdout"},{"output_type":"stream","text":"    /* logic */\n","stream":"stdout"},{"output_type":"stream","text":"    assign _47 = _52;\n","stream":"stdout"},{"output_type":"stream","text":"    assign _49 = _47 + _48;\n","stream":"stdout"},{"output_type":"stream","text":"    always @(posedge clock) begin\n","stream":"stdout"},{"output_type":"stream","text":"        if (clear)\n","stream":"stdout"},{"output_type":"stream","text":"            _52 <= _50;\n","stream":"stdout"},{"output_type":"stream","text":"        else\n","stream":"stdout"},{"output_type":"stream","text":"            if (enable)\n","stream":"stdout"},{"output_type":"stream","text":"                _52 <= _49;\n","stream":"stdout"},{"output_type":"stream","text":"    end\n","stream":"stdout"},{"output_type":"stream","text":"\n","stream":"stdout"},{"output_type":"stream","text":"    /* aliases */\n","stream":"stdout"},{"output_type":"stream","text":"\n","stream":"stdout"},{"output_type":"stream","text":"    /* output assignments */\n","stream":"stdout"},{"output_type":"stream","text":"    assign q = _52;\n","stream":"stdout"},{"output_type":"stream","text":"\n","stream":"stdout"},{"output_type":"stream","text":"endmodule\n","stream":"stdout"},{"output_type":"pyout","prompt_number":51,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">- : unit = &lt;unknown constructor&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"heading","source":"Transformation","level":4},{"metadata":{},"cell_type":"markdown","source":"Now for a bit of fun we'll transform the circuit into something quite different."},{"metadata":{},"input":"module X = HardCaml.Xilinx.XSynthesize(HardCaml.Xilinx.Unisim)(HardCaml.Xilinx.Lut4)\nlet circuit = HardCaml.Transform.rewrite_circuit X.transform circuit","cell_type":"code","prompt_number":52,"outputs":[{"output_type":"pyout","prompt_number":52,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">module X : sig val transform : HardCaml.Transform.transform_fn end\n</pre>","metadata":{}},{"output_type":"pyout","prompt_number":52,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">val circuit : HardCaml.Circuit.t =\n  {HardCaml.Circuit.circ_name = &quot;counter&quot;; circ_id_to_sig = &lt;abstr&gt;;\n   circ_inputs =\n    [Signal_wire[id:96 bits:1 names:enable deps:0] -&gt; 0\n;\n     Signal_wire[id:95 bits:1 names:clear deps:0] -&gt; 0\n;\n     Signal_wire[id:94 bits:1 names:clock deps:0] -&gt; 0\n];\n   circ_outputs = [Signal_wire[id:98 bits:8 names:q deps:294] -&gt; 294\n];\n   circ_fanout = &lt;abstr&gt;; circ_fanin = &lt;abstr&gt;}\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"input":"HardCaml.Rtl.Verilog.write (output_string stdout) circuit","cell_type":"code","prompt_number":53,"outputs":[{"output_type":"stream","text":"module counter (\n","stream":"stdout"},{"output_type":"stream","text":"    enable,\n","stream":"stdout"},{"output_type":"stream","text":"    clear,\n","stream":"stdout"},{"output_type":"stream","text":"    clock,\n","stream":"stdout"},{"output_type":"stream","text":"    q\n","stream":"stdout"},{"output_type":"stream","text":");\n\n","stream":"stdout"},{"output_type":"stream","text":"    input enable;\n","stream":"stdout"},{"output_type":"stream","text":"    input clear;\n","stream":"stdout"},{"output_type":"stream","text":"    input clock;\n","stream":"stdout"},{"output_type":"stream","text":"    output [7:0] q;\n","stream":"stdout"},{"output_type":"stream","text":"\n","stream":"stdout"},{"output_type":"stream","text":"    /* signal declarations */\n","stream":"stdout"},{"output_type":"stream","text":"    wire _270;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _279;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _271;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _281;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _272;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _283;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _273;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _285;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _274;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _287;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _275;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _289;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _276;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _291;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _261;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _260;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _192;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [1:0] _257;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _193;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [2:0] _258;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _259;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _263;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _254;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _253;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _194;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [1:0] _250;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _195;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [2:0] _251;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _252;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _256;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _247;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _246;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _196;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [1:0] _243;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _197;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [2:0] _244;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _245;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _249;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _240;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _239;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _198;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [1:0] _236;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _199;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [2:0] _237;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _238;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _242;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _233;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _232;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _200;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [1:0] _229;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _201;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [2:0] _230;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _231;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _235;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _226;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _225;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _202;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [1:0] _222;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _203;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [2:0] _223;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _224;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _228;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _219;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _218;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _204;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [1:0] _215;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _205;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [2:0] _216;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _217;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _221;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _212;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _211;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _123;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _132;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _141;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _150;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _159;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _168;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _177;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _182;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _108;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _116;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [1:0] _180;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _181;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _184;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _173;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _115;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [1:0] _171;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _172;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _175;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _107;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _164;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _114;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [1:0] _162;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _163;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _166;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _106;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _155;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _113;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [1:0] _153;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _154;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _157;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _105;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _146;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _112;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [1:0] _144;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _145;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _148;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _104;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _137;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _111;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [1:0] _135;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _136;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _139;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _103;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _128;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _110;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [1:0] _126;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _127;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _130;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _102;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _119;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [7:0] _97;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _109;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [1:0] _117;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _118;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _121;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [7:0] _100 = 8'b00000001;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _101;\n","stream":"stdout"},{"output_type":"stream","text":"    wire gnd = 1'b0;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _125;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _134;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _143;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _152;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _161;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _170;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _179;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _186;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [7:0] _189;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _206;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [1:0] _208;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [7:0] _190 = 8'b00000000;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _207;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [2:0] _209;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _210;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _214;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [7:0] _264;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _277;\n","stream":"stdout"},{"output_type":"stream","text":"    wire gnd_0 = 1'b0;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _267;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [1:0] _265;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _266;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _269;\n","stream":"stdout"},{"output_type":"stream","text":"    wire _293;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [7:0] _294;\n","stream":"stdout"},{"output_type":"stream","text":"\n","stream":"stdout"},{"output_type":"stream","text":"    /* logic */\n","stream":"stdout"},{"output_type":"stream","text":"    assign _270 = _264[0:0];\n","stream":"stdout"},{"output_type":"stream","text":"    FDCE\n","stream":"stdout"},{"output_type":"stream","text":"        #( .INIT(\"0\") )\n","stream":"stdout"},{"output_type":"stream","text":"        the_FDCE\n","stream":"stdout"},{"output_type":"stream","text":"        ( .C(clock), .CE(_269), .CLR(gnd_0), .D(_270), .Q(_279[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    assign _271 = _264[1:1];\n","stream":"stdout"},{"output_type":"stream","text":"    FDCE\n","stream":"stdout"},{"output_type":"stream","text":"        #( .INIT(\"0\") )\n","stream":"stdout"},{"output_type":"stream","text":"        the_FDCE_0\n","stream":"stdout"},{"output_type":"stream","text":"        ( .C(clock), .CE(_269), .CLR(gnd_0), .D(_271), .Q(_281[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    assign _272 = _264[2:2];\n","stream":"stdout"},{"output_type":"stream","text":"    FDCE\n","stream":"stdout"},{"output_type":"stream","text":"        #( .INIT(\"0\") )\n","stream":"stdout"},{"output_type":"stream","text":"        the_FDCE_1\n","stream":"stdout"},{"output_type":"stream","text":"        ( .C(clock), .CE(_269), .CLR(gnd_0), .D(_272), .Q(_283[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    assign _273 = _264[3:3];\n","stream":"stdout"},{"output_type":"stream","text":"    FDCE\n","stream":"stdout"},{"output_type":"stream","text":"        #( .INIT(\"0\") )\n","stream":"stdout"},{"output_type":"stream","text":"        the_FDCE_2\n","stream":"stdout"},{"output_type":"stream","text":"        ( .C(clock), .CE(_269), .CLR(gnd_0), .D(_273), .Q(_285[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    assign _274 = _264[4:4];\n","stream":"stdout"},{"output_type":"stream","text":"    FDCE\n","stream":"stdout"},{"output_type":"stream","text":"        #( .INIT(\"0\") )\n","stream":"stdout"},{"output_type":"stream","text":"        the_FDCE_3\n","stream":"stdout"},{"output_type":"stream","text":"        ( .C(clock), .CE(_269), .CLR(gnd_0), .D(_274), .Q(_287[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    assign _275 = _264[5:5];\n","stream":"stdout"},{"output_type":"stream","text":"    FDCE\n","stream":"stdout"},{"output_type":"stream","text":"        #( .INIT(\"0\") )\n","stream":"stdout"},{"output_type":"stream","text":"        the_FDCE_4\n","stream":"stdout"},{"output_type":"stream","text":"        ( .C(clock), .CE(_269), .CLR(gnd_0), .D(_275), .Q(_289[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    assign _276 = _264[6:6];\n","stream":"stdout"},{"output_type":"stream","text":"    FDCE\n","stream":"stdout"},{"output_type":"stream","text":"        #( .INIT(\"0\") )\n","stream":"stdout"},{"output_type":"stream","text":"        the_FDCE_5\n","stream":"stdout"},{"output_type":"stream","text":"        ( .C(clock), .CE(_269), .CLR(gnd_0), .D(_276), .Q(_291[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    assign _261 = _258[2:2];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _260 = _258[1:1];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _192 = _189[0:0];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _257 = { _192, clear };\n","stream":"stdout"},{"output_type":"stream","text":"    assign _193 = _190[0:0];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _258 = { _193, _257 };\n","stream":"stdout"},{"output_type":"stream","text":"    assign _259 = _258[0:0];\n","stream":"stdout"},{"output_type":"stream","text":"    LUT3\n","stream":"stdout"},{"output_type":"stream","text":"        #( .INIT(\"00100111\") )\n","stream":"stdout"},{"output_type":"stream","text":"        the_LUT3\n","stream":"stdout"},{"output_type":"stream","text":"        ( .I0(_259), .I1(_260), .I2(_261), .O(_263[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    assign _254 = _251[2:2];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _253 = _251[1:1];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _194 = _189[1:1];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _250 = { _194, clear };\n","stream":"stdout"},{"output_type":"stream","text":"    assign _195 = _190[1:1];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _251 = { _195, _250 };\n","stream":"stdout"},{"output_type":"stream","text":"    assign _252 = _251[0:0];\n","stream":"stdout"},{"output_type":"stream","text":"    LUT3\n","stream":"stdout"},{"output_type":"stream","text":"        #( .INIT(\"00100111\") )\n","stream":"stdout"},{"output_type":"stream","text":"        the_LUT3_0\n","stream":"stdout"},{"output_type":"stream","text":"        ( .I0(_252), .I1(_253), .I2(_254), .O(_256[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    assign _247 = _244[2:2];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _246 = _244[1:1];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _196 = _189[2:2];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _243 = { _196, clear };\n","stream":"stdout"},{"output_type":"stream","text":"    assign _197 = _190[2:2];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _244 = { _197, _243 };\n","stream":"stdout"},{"output_type":"stream","text":"    assign _245 = _244[0:0];\n","stream":"stdout"},{"output_type":"stream","text":"    LUT3\n","stream":"stdout"},{"output_type":"stream","text":"        #( .INIT(\"00100111\") )\n","stream":"stdout"},{"output_type":"stream","text":"        the_LUT3_1\n","stream":"stdout"},{"output_type":"stream","text":"        ( .I0(_245), .I1(_246), .I2(_247), .O(_249[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    assign _240 = _237[2:2];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _239 = _237[1:1];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _198 = _189[3:3];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _236 = { _198, clear };\n","stream":"stdout"},{"output_type":"stream","text":"    assign _199 = _190[3:3];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _237 = { _199, _236 };\n","stream":"stdout"},{"output_type":"stream","text":"    assign _238 = _237[0:0];\n","stream":"stdout"},{"output_type":"stream","text":"    LUT3\n","stream":"stdout"},{"output_type":"stream","text":"        #( .INIT(\"00100111\") )\n","stream":"stdout"},{"output_type":"stream","text":"        the_LUT3_2\n","stream":"stdout"},{"output_type":"stream","text":"        ( .I0(_238), .I1(_239), .I2(_240), .O(_242[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    assign _233 = _230[2:2];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _232 = _230[1:1];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _200 = _189[4:4];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _229 = { _200, clear };\n","stream":"stdout"},{"output_type":"stream","text":"    assign _201 = _190[4:4];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _230 = { _201, _229 };\n","stream":"stdout"},{"output_type":"stream","text":"    assign _231 = _230[0:0];\n","stream":"stdout"},{"output_type":"stream","text":"    LUT3\n","stream":"stdout"},{"output_type":"stream","text":"        #( .INIT(\"00100111\") )\n","stream":"stdout"},{"output_type":"stream","text":"        the_LUT3_3\n","stream":"stdout"},{"output_type":"stream","text":"        ( .I0(_231), .I1(_232), .I2(_233), .O(_235[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    assign _226 = _223[2:2];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _225 = _223[1:1];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _202 = _189[5:5];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _222 = { _202, clear };\n","stream":"stdout"},{"output_type":"stream","text":"    assign _203 = _190[5:5];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _223 = { _203, _222 };\n","stream":"stdout"},{"output_type":"stream","text":"    assign _224 = _223[0:0];\n","stream":"stdout"},{"output_type":"stream","text":"    LUT3\n","stream":"stdout"},{"output_type":"stream","text":"        #( .INIT(\"00100111\") )\n","stream":"stdout"},{"output_type":"stream","text":"        the_LUT3_4\n","stream":"stdout"},{"output_type":"stream","text":"        ( .I0(_224), .I1(_225), .I2(_226), .O(_228[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    assign _219 = _216[2:2];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _218 = _216[1:1];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _204 = _189[6:6];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _215 = { _204, clear };\n","stream":"stdout"},{"output_type":"stream","text":"    assign _205 = _190[6:6];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _216 = { _205, _215 };\n","stream":"stdout"},{"output_type":"stream","text":"    assign _217 = _216[0:0];\n","stream":"stdout"},{"output_type":"stream","text":"    LUT3\n","stream":"stdout"},{"output_type":"stream","text":"        #( .INIT(\"00100111\") )\n","stream":"stdout"},{"output_type":"stream","text":"        the_LUT3_5\n","stream":"stdout"},{"output_type":"stream","text":"        ( .I0(_217), .I1(_218), .I2(_219), .O(_221[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    assign _212 = _209[2:2];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _211 = _209[1:1];\n","stream":"stdout"},{"output_type":"stream","text":"    XORCY\n","stream":"stdout"},{"output_type":"stream","text":"        the_XORCY\n","stream":"stdout"},{"output_type":"stream","text":"        ( .CI(gnd), .LI(_121), .O(_123[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    XORCY\n","stream":"stdout"},{"output_type":"stream","text":"        the_XORCY_0\n","stream":"stdout"},{"output_type":"stream","text":"        ( .CI(_125), .LI(_130), .O(_132[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    XORCY\n","stream":"stdout"},{"output_type":"stream","text":"        the_XORCY_1\n","stream":"stdout"},{"output_type":"stream","text":"        ( .CI(_134), .LI(_139), .O(_141[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    XORCY\n","stream":"stdout"},{"output_type":"stream","text":"        the_XORCY_2\n","stream":"stdout"},{"output_type":"stream","text":"        ( .CI(_143), .LI(_148), .O(_150[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    XORCY\n","stream":"stdout"},{"output_type":"stream","text":"        the_XORCY_3\n","stream":"stdout"},{"output_type":"stream","text":"        ( .CI(_152), .LI(_157), .O(_159[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    XORCY\n","stream":"stdout"},{"output_type":"stream","text":"        the_XORCY_4\n","stream":"stdout"},{"output_type":"stream","text":"        ( .CI(_161), .LI(_166), .O(_168[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    XORCY\n","stream":"stdout"},{"output_type":"stream","text":"        the_XORCY_5\n","stream":"stdout"},{"output_type":"stream","text":"        ( .CI(_170), .LI(_175), .O(_177[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    assign _182 = _180[1:1];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _108 = _100[7:7];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _116 = _97[7:7];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _180 = { _116, _108 };\n","stream":"stdout"},{"output_type":"stream","text":"    assign _181 = _180[0:0];\n","stream":"stdout"},{"output_type":"stream","text":"    LUT2\n","stream":"stdout"},{"output_type":"stream","text":"        #( .INIT(\"0110\") )\n","stream":"stdout"},{"output_type":"stream","text":"        the_LUT2\n","stream":"stdout"},{"output_type":"stream","text":"        ( .I0(_181), .I1(_182), .O(_184[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    assign _173 = _171[1:1];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _115 = _97[6:6];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _171 = { _115, _107 };\n","stream":"stdout"},{"output_type":"stream","text":"    assign _172 = _171[0:0];\n","stream":"stdout"},{"output_type":"stream","text":"    LUT2\n","stream":"stdout"},{"output_type":"stream","text":"        #( .INIT(\"0110\") )\n","stream":"stdout"},{"output_type":"stream","text":"        the_LUT2_0\n","stream":"stdout"},{"output_type":"stream","text":"        ( .I0(_172), .I1(_173), .O(_175[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    assign _107 = _100[6:6];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _164 = _162[1:1];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _114 = _97[5:5];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _162 = { _114, _106 };\n","stream":"stdout"},{"output_type":"stream","text":"    assign _163 = _162[0:0];\n","stream":"stdout"},{"output_type":"stream","text":"    LUT2\n","stream":"stdout"},{"output_type":"stream","text":"        #( .INIT(\"0110\") )\n","stream":"stdout"},{"output_type":"stream","text":"        the_LUT2_1\n","stream":"stdout"},{"output_type":"stream","text":"        ( .I0(_163), .I1(_164), .O(_166[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    assign _106 = _100[5:5];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _155 = _153[1:1];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _113 = _97[4:4];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _153 = { _113, _105 };\n","stream":"stdout"},{"output_type":"stream","text":"    assign _154 = _153[0:0];\n","stream":"stdout"},{"output_type":"stream","text":"    LUT2\n","stream":"stdout"},{"output_type":"stream","text":"        #( .INIT(\"0110\") )\n","stream":"stdout"},{"output_type":"stream","text":"        the_LUT2_2\n","stream":"stdout"},{"output_type":"stream","text":"        ( .I0(_154), .I1(_155), .O(_157[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    assign _105 = _100[4:4];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _146 = _144[1:1];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _112 = _97[3:3];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _144 = { _112, _104 };\n","stream":"stdout"},{"output_type":"stream","text":"    assign _145 = _144[0:0];\n","stream":"stdout"},{"output_type":"stream","text":"    LUT2\n","stream":"stdout"},{"output_type":"stream","text":"        #( .INIT(\"0110\") )\n","stream":"stdout"},{"output_type":"stream","text":"        the_LUT2_3\n","stream":"stdout"},{"output_type":"stream","text":"        ( .I0(_145), .I1(_146), .O(_148[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    assign _104 = _100[3:3];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _137 = _135[1:1];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _111 = _97[2:2];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _135 = { _111, _103 };\n","stream":"stdout"},{"output_type":"stream","text":"    assign _136 = _135[0:0];\n","stream":"stdout"},{"output_type":"stream","text":"    LUT2\n","stream":"stdout"},{"output_type":"stream","text":"        #( .INIT(\"0110\") )\n","stream":"stdout"},{"output_type":"stream","text":"        the_LUT2_4\n","stream":"stdout"},{"output_type":"stream","text":"        ( .I0(_136), .I1(_137), .O(_139[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    assign _103 = _100[2:2];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _128 = _126[1:1];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _110 = _97[1:1];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _126 = { _110, _102 };\n","stream":"stdout"},{"output_type":"stream","text":"    assign _127 = _126[0:0];\n","stream":"stdout"},{"output_type":"stream","text":"    LUT2\n","stream":"stdout"},{"output_type":"stream","text":"        #( .INIT(\"0110\") )\n","stream":"stdout"},{"output_type":"stream","text":"        the_LUT2_5\n","stream":"stdout"},{"output_type":"stream","text":"        ( .I0(_127), .I1(_128), .O(_130[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    assign _102 = _100[1:1];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _119 = _117[1:1];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _97 = _294;\n","stream":"stdout"},{"output_type":"stream","text":"    assign _109 = _97[0:0];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _117 = { _109, _101 };\n","stream":"stdout"},{"output_type":"stream","text":"    assign _118 = _117[0:0];\n","stream":"stdout"},{"output_type":"stream","text":"    LUT2\n","stream":"stdout"},{"output_type":"stream","text":"        #( .INIT(\"0110\") )\n","stream":"stdout"},{"output_type":"stream","text":"        the_LUT2_6\n","stream":"stdout"},{"output_type":"stream","text":"        ( .I0(_118), .I1(_119), .O(_121[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    assign _101 = _100[0:0];\n","stream":"stdout"},{"output_type":"stream","text":"    MUXCY\n","stream":"stdout"},{"output_type":"stream","text":"        the_MUXCY\n","stream":"stdout"},{"output_type":"stream","text":"        ( .CI(gnd), .DI(_101), .S(_121), .O(_125[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    MUXCY\n","stream":"stdout"},{"output_type":"stream","text":"        the_MUXCY_0\n","stream":"stdout"},{"output_type":"stream","text":"        ( .CI(_125), .DI(_102), .S(_130), .O(_134[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    MUXCY\n","stream":"stdout"},{"output_type":"stream","text":"        the_MUXCY_1\n","stream":"stdout"},{"output_type":"stream","text":"        ( .CI(_134), .DI(_103), .S(_139), .O(_143[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    MUXCY\n","stream":"stdout"},{"output_type":"stream","text":"        the_MUXCY_2\n","stream":"stdout"},{"output_type":"stream","text":"        ( .CI(_143), .DI(_104), .S(_148), .O(_152[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    MUXCY\n","stream":"stdout"},{"output_type":"stream","text":"        the_MUXCY_3\n","stream":"stdout"},{"output_type":"stream","text":"        ( .CI(_152), .DI(_105), .S(_157), .O(_161[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    MUXCY\n","stream":"stdout"},{"output_type":"stream","text":"        the_MUXCY_4\n","stream":"stdout"},{"output_type":"stream","text":"        ( .CI(_161), .DI(_106), .S(_166), .O(_170[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    MUXCY\n","stream":"stdout"},{"output_type":"stream","text":"        the_MUXCY_5\n","stream":"stdout"},{"output_type":"stream","text":"        ( .CI(_170), .DI(_107), .S(_175), .O(_179[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    XORCY\n","stream":"stdout"},{"output_type":"stream","text":"        the_XORCY_6\n","stream":"stdout"},{"output_type":"stream","text":"        ( .CI(_179), .LI(_184), .O(_186[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    assign _189 = { _186, _177, _168, _159, _150, _141, _132, _123 };\n","stream":"stdout"},{"output_type":"stream","text":"    assign _206 = _189[7:7];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _208 = { _206, clear };\n","stream":"stdout"},{"output_type":"stream","text":"    assign _207 = _190[7:7];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _209 = { _207, _208 };\n","stream":"stdout"},{"output_type":"stream","text":"    assign _210 = _209[0:0];\n","stream":"stdout"},{"output_type":"stream","text":"    LUT3\n","stream":"stdout"},{"output_type":"stream","text":"        #( .INIT(\"00100111\") )\n","stream":"stdout"},{"output_type":"stream","text":"        the_LUT3_6\n","stream":"stdout"},{"output_type":"stream","text":"        ( .I0(_210), .I1(_211), .I2(_212), .O(_214[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    assign _264 = { _214, _221, _228, _235, _242, _249, _256, _263 };\n","stream":"stdout"},{"output_type":"stream","text":"    assign _277 = _264[7:7];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _267 = _265[1:1];\n","stream":"stdout"},{"output_type":"stream","text":"    assign _265 = { clear, enable };\n","stream":"stdout"},{"output_type":"stream","text":"    assign _266 = _265[0:0];\n","stream":"stdout"},{"output_type":"stream","text":"    LUT2\n","stream":"stdout"},{"output_type":"stream","text":"        #( .INIT(\"0111\") )\n","stream":"stdout"},{"output_type":"stream","text":"        the_LUT2_7\n","stream":"stdout"},{"output_type":"stream","text":"        ( .I0(_266), .I1(_267), .O(_269[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    FDCE\n","stream":"stdout"},{"output_type":"stream","text":"        #( .INIT(\"0\") )\n","stream":"stdout"},{"output_type":"stream","text":"        the_FDCE_6\n","stream":"stdout"},{"output_type":"stream","text":"        ( .C(clock), .CE(_269), .CLR(gnd_0), .D(_277), .Q(_293[0:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    assign _294 = { _293, _291, _289, _287, _285, _283, _281, _279 };\n","stream":"stdout"},{"output_type":"stream","text":"\n","stream":"stdout"},{"output_type":"stream","text":"    /* aliases */\n","stream":"stdout"},{"output_type":"stream","text":"\n","stream":"stdout"},{"output_type":"stream","text":"    /* output assignments */\n","stream":"stdout"},{"output_type":"stream","text":"    assign q = _294;\n","stream":"stdout"},{"output_type":"stream","text":"\n","stream":"stdout"},{"output_type":"stream","text":"endmodule\n","stream":"stdout"},{"output_type":"pyout","prompt_number":53,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">- : unit = &lt;unknown constructor&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"The above code used the Xilinx module to transform the original RTL into the low level primtives provided on Xilinx FPGAs.  If this was written as an EDIF instead of verilog we would call it a synthesized netlist."}],"metadata":{}}],"nbformat":3,"nbformat_minor":0}