<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_myip2_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">83333333</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">12</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">design_1_mig_7series_0_0_ui_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">83333333</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">design_1_mig_7series_0_0_ui_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>myip2_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jun 21 12:28:16 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:db4a276f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:db4a276f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_myip2_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jun 21 12:28:16 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:db4a276f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>myip2_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jun 21 12:28:16 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f4b02ece</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_myip2_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jun 21 12:28:16 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f4b02ece</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jun 21 12:30:44 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:db4a276f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>fclk0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fclk1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fclk2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fclk3</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">12</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/src/addr_gen_in.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/src/addr_gen_out.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/src/config_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/src/user_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/src/delay.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/src/datapath.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/src/handshake.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/src/memory_map.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/src/ram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/src/reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/src/user_app.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/src/wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/hdl/myip2_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/hdl/myip2_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_myip2_0_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/src/addr_gen_in.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/src/addr_gen_out.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/src/config_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/src/user_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/src/delay.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/src/datapath.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/src/handshake.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/src/memory_map.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/src/ram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/src/reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/src/user_app.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/src/wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/hdl/myip2_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3e10/hdl/myip2_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_myip2_0_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_myip2_0_1.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_myip2_0_1_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_myip2_0_1_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_myip2_0_1_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_myip2_0_1_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4">12</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_myip2_0_1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>myip2_v1.0</xilinx:displayName>
      <xilinx:coreRevision>25</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41e96776_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4332f88f_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a498461_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@651e06ae_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e80677_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f56b67c_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d4fb00b_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45219b6e_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24bfe3ba_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10e062c1_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@400373a8_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e285937_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68589289_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e59152_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22b12e56_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212df497_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5600ec3f_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@729cc26f_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a3cee1c_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b893889_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fa21d74_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a2626de_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@396e1b8f_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29df3f4f_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d3a1bf7_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47139ba5_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26303fe_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56cdbc67_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@85cd4de_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@393afea5_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@600a3069_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30052135_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fed3f92_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bc29611_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7322bec0_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f986f1_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56389765_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14d1e7cb_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1374f764_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b395e2_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64792612_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3502441c_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37845c47_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e746964_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6604e0e3_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@795eb835_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e2fb33_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d34fd3e_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44478d23_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@145914c8_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28a3ab29_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b62536_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dfae313_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b70a8c3_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79265a86_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2db03378_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@303a4f3b_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fff7ccc_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41acde9a_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1595b43a_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cdb4d6_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f74f28_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@413a4217_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19a8cf90_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b23b972_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7732a633_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@929c962_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe191c5_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d35b96c_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63478157_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@208686e2_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fdceaab_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44d57e8e_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e1e1c70_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5259fc20_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62527679_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73c3b7a5_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cfc0456_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57fd9b49_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a80fa3_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53465526_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31867dd6_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51701d40_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26381de5_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57c372c4_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@591feb0d_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28e04959_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a100b5f_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5020afa2_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff6ddda_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f56284e_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ef8d16_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5698cd29_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25a59abe_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dd4d8aa_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cfa2fbd_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a5c4ec9_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@425c95ff_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@479f1be2_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45ef5bca_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@720e3ac5_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4455b66_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71cbeae4_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@778df05d_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c3ac74_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39eda018_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e320099_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d760ecd_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d4fc784_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f62428_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@713e3935_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@406c1a43_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@186c0a9a_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17df9ea1_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@783e1a23_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c8bd1ce_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74351527_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183a3447_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bb00f5a_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@239ca968_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@573f289_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d20e30b_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ea65288_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@410a8fab_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59fabaa3_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b322118_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10e1739e_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@345f3c96_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f9ac950_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bdd6799_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25973607_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37817a23_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b61d418_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6395bcba_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed8e267_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@685f2994_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582618de_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eff0c11_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a036a38_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@96155cb_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ace4846_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c1ce8b9_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46765d92_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e294884_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e765110_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6071006_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e965a8e_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17d8595b_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe86053_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22213db1_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aaa7034_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b18e522_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22a7aa31_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b2c51_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a576e90_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bff4ffb_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cd0ab7d_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@630dd715_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d7397a0_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@508f5144_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71815850_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d5cd382_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d3c17a8_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fd3367d_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f67ae_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16347c98_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10105650_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38fe7855_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@215182a2_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dbb289_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2617a950_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60db1254_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58883278_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3694de4f_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c146d4e_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f8c5db8_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67a891df_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41ec9173_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@307f48bd_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@609da33c_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34451d9f_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d3988f1_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f2a4a0_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@224b153f_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ab6b56_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8c14ca8_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c32b111_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14f668a3_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56bdd0e6_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@603a463a_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f9a7a25_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48747f00_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c89472c_ARCHIVE_LOCATION">d:/work/VHDL/lab5/ip_repo/myip2_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="fc782855"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="f8ba5bc9"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="8285e736"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="442ade5a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
