Model {
  Name                    "ltc2607_task"
  Version                 3.00
  #RexVersion             "2.10.7 rev. 5224, Date 2015-06-08"
  BlockDefaults {
    ForegroundColor         "black"
    BackgroundColor         "white"
    DropShadow              off
    NamePlacement           "normal"
    FontName                "Helvetica"
    FontSize                10
    FontWeight              "normal"
    FontAngle               "normal"
    ShowName                on
    Orientation             "right"
  }
  AnnotationDefaults {
    HorizontalAlignment     "left"
    VerticalAlignment       "middle"
    ForegroundColor         "black"
    BackgroundColor         "white"
    DropShadow              off
    FontName                "Helvetica"
    FontSize                10
    FontWeight              "normal"
    FontAngle               "normal"
  }
  LineDefaults {
    FontName                "Helvetica"
    FontSize                9
    FontWeight              "normal"
    FontAngle               "normal"
  }
  System {
    Name                    "ltc2607_task"
    Location                [207, 36, 635, 373]
    #GUID                   3157d45e-4e92-4cb7-bda7-1051db13651e
    Block {
      BlockType               Reference
      Name                    "ADD"
      Ports                   [2, 1, 0, 0, 0]
      Position                [105, 173, 130, 197]
      SourceBlock             "mathlib/ADD"
      #GUID                   5756738e-d0af-49ee-8294-9ee22bb5b0e6
    }
    Block {
      BlockType               Reference
      Name                    "CNI_channelA"
      Ports                   [0, 1, 0, 0, 0]
      Position                [45, 88, 105, 102]
      SourceBlock             "mathlib/CNI"
      icn                     32768
      #GUID                   c80f965b-76e1-40ad-93be-37b3a31da49b
    }
    Block {
      BlockType               Reference
      Name                    "CNR_bias"
      Ports                   [0, 1, 0, 0, 0]
      Position                [50, 203, 70, 217]
      SourceBlock             "mathlib/CNR"
      ycn                     "0.5"
      #GUID                   1d197cd4-334b-4f54-bdd6-5515b60611c8
    }
    Block {
      BlockType               Reference
      Name                    "GAIN"
      Ports                   [1, 1, 0, 0, 0]
      Position                [155, 178, 180, 192]
      SourceBlock             "mathlib/GAIN"
      k                       65535
      #GUID                   f83975e4-3a39-43f4-b7d5-0f13ecf4a174
    }
    Block {
      BlockType               Reference
      Name                    "REXLANG"
      Ports                   [17, 17, 0, 0, 0]
      Position                [315, 76, 365, 254]
      SourceBlock             "speclib/REXLANG"
      SID                     4
      LibraryVersion          "1.88"
      SourceType              "REXLANG"
      ShowPortLabels          "FromPortIcon"
      SystemSampleTime        -1
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      tab_matlab              "BASIC"
      srcname                 "ltc2607.c"
      srctype                 "1: STL"
      stack                   0
      debug                   "1: No check"
      p0                      0
      p1                      0
      p2                      0
      p3                      0
      p4                      0
      p5                      0
      p6                      0
      p7                      0
      p8                      0
      p9                      0
      p10                     0
      p11                     0
      p12                     0
      p13                     0
      p14                     0
      p15                     0
      fname                   "/dev/i2c-1"
      #GUID                   70ddac90-490a-40aa-bd35-be46efbc0a3a
    }
    Block {
      BlockType               Reference
      Name                    "RTOI"
      Ports                   [1, 1, 0, 0, 0]
      Position                [210, 178, 235, 192]
      SourceBlock             "mathlib/RTOI"
      #GUID                   45e8436e-29e4-4117-9f80-47e112650e33
    }
    Block {
      BlockType               Reference
      Name                    "SG_sine"
      Ports                   [0, 1, 0, 0, 0]
      Position                [45, 173, 70, 187]
      SourceBlock             "genlib/SG"
      isig                    "1: SINE"
      amp                     "0.5"
      freq                    "0.1"
      phase                   0
      ifrunit                 "1: Hz"
      iphunit                 "1: degrees"
      #GUID                   4c495d82-ef4d-40bf-89f7-b331abd4ce2b
    }
    Line {
      SrcBlock                "CNI_channelA"
      SrcPort                 1
      DstBlock                "REXLANG"
      DstPort                 2
      #GUID                   7c94c7b7-e434-4928-ad99-ec8a123063f5
    }
    Line {
      SrcBlock                "ADD"
      SrcPort                 1
      DstBlock                "GAIN"
      DstPort                 1
      #GUID                   17439019-a3ca-4681-a839-64d03340de46
    }
    Line {
      SrcBlock                "CNR_bias"
      SrcPort                 1
      Points                  [15, 0]
      DstBlock                "ADD"
      DstPort                 2
      #GUID                   d939c697-06db-4638-9f68-e75f3f93a0f0
    }
    Line {
      SrcBlock                "GAIN"
      SrcPort                 1
      DstBlock                "RTOI"
      DstPort                 1
      #GUID                   3cbacf65-82fa-4cd5-9bbc-642a569d636c
    }
    Line {
      SrcBlock                "RTOI"
      SrcPort                 1
      Points                  [30, 0; 0, -80]
      DstBlock                "REXLANG"
      DstPort                 3
      #GUID                   b7e3ccd1-2533-46fa-86a3-444e528c028b
    }
    Line {
      SrcBlock                "SG_sine"
      SrcPort                 1
      DstBlock                "ADD"
      DstPort                 1
      #GUID                   37b20a3b-05ea-4e81-8700-6cd50233d1f4
    }
    Annotation {
      Position                [205, 30]
      Text                    "Using the LTC2607 DAC via I2C"
      FontWeight              "bold"
      FontSize                16
      #GUID                   0c55c764-4558-4d75-9fd6-91d449b8fefe
    }
    Annotation {
      Position                [205, 50]
      Text                    "See the README.md and ltc2607.c file for detail"
"s."
      #GUID                   bbd6009b-e787-4235-982d-37ee47762e03
    }
    Annotation {
      Position                [85, 75]
      Text                    "50% output on channel A"
      #GUID                   ce17c6c5-6818-4db6-bb8b-87cf3aa4d27f
    }
    Annotation {
      Position                [80, 135]
      Text                    "DAC range 0..65535"
      FontWeight              "bold"
      FontSize                12
      #GUID                   92cd986f-3588-4c8c-a5ea-d0b9d11f0fef
    }
    Annotation {
      Position                [85, 160]
      Text                    "Sine wave on channel B"
      #GUID                   365acdbc-1be6-4280-b5ef-bd818c6a529b
    }
  }
}
