/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] _00_;
  reg [11:0] _01_;
  reg [7:0] _02_;
  reg [5:0] _03_;
  wire celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [13:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [36:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_63z = celloutsig_0_18z[5] ? celloutsig_0_39z[11] : celloutsig_0_49z;
  assign celloutsig_0_2z = in_data[32] ? celloutsig_0_0z : celloutsig_0_1z;
  assign celloutsig_0_8z = ~(celloutsig_0_7z[3] & celloutsig_0_11z);
  assign celloutsig_1_15z = ~(celloutsig_1_9z & celloutsig_1_0z);
  assign celloutsig_0_16z = ~(celloutsig_0_4z & celloutsig_0_11z);
  assign celloutsig_0_64z = !(celloutsig_0_49z ? celloutsig_0_28z : celloutsig_0_1z);
  assign celloutsig_0_3z = ~celloutsig_0_0z;
  assign celloutsig_0_11z = ~celloutsig_0_1z;
  assign celloutsig_1_0z = ~((in_data[124] | in_data[131]) & (in_data[106] | in_data[178]));
  assign celloutsig_1_4z = ~((celloutsig_1_2z | celloutsig_1_1z) & (celloutsig_1_0z | celloutsig_1_3z));
  assign celloutsig_0_1z = ~((in_data[9] | in_data[70]) & (celloutsig_0_0z | celloutsig_0_0z));
  assign celloutsig_0_20z = ~((celloutsig_0_18z[1] | celloutsig_0_10z[10]) & (celloutsig_0_14z | celloutsig_0_11z));
  assign celloutsig_0_21z = ~((celloutsig_0_11z | celloutsig_0_3z) & (celloutsig_0_11z | celloutsig_0_7z[2]));
  assign celloutsig_1_2z = celloutsig_1_1z | ~(in_data[133]);
  assign celloutsig_0_27z = celloutsig_0_23z | ~(celloutsig_0_14z);
  assign celloutsig_0_49z = celloutsig_0_12z ^ celloutsig_0_39z[0];
  assign celloutsig_0_23z = ~(celloutsig_0_0z ^ celloutsig_0_5z);
  assign celloutsig_1_6z = { in_data[151:149], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z } + { in_data[138:132], celloutsig_1_5z, celloutsig_1_0z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 12'h000;
    else _01_ <= { celloutsig_1_10z[6:5], celloutsig_1_1z, celloutsig_1_10z };
  reg [7:0] _23_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _23_ <= 8'h00;
    else _23_ <= { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_1z };
  assign { _00_[9:6], _00_[10], _00_[4:2] } = _23_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 8'h00;
    else _02_ <= { celloutsig_0_7z[3:1], celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z };
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 6'h00;
    else _03_ <= { celloutsig_0_18z[6:3], celloutsig_0_20z, celloutsig_0_14z };
  assign celloutsig_1_19z = _01_[6:4] / { 1'h1, celloutsig_1_10z[0], celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[33:12] === in_data[91:70];
  assign celloutsig_0_25z = { celloutsig_0_18z[8:3], celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_11z } === { _02_[4:0], celloutsig_0_3z, celloutsig_0_0z, _03_, celloutsig_0_14z };
  assign celloutsig_0_5z = { in_data[48:41], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z } < { in_data[40:21], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_18z = { celloutsig_1_10z[3], celloutsig_1_11z, celloutsig_1_15z } % { 1'h1, celloutsig_1_10z[5:4] };
  assign celloutsig_0_39z = { in_data[21:15], celloutsig_0_25z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_27z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_21z } * celloutsig_0_10z[13:0];
  assign celloutsig_0_12z = celloutsig_0_7z[3:1] != { celloutsig_0_10z[5], celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_14z = { in_data[42], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z } != { celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_1_3z = celloutsig_1_0z & celloutsig_1_2z;
  assign celloutsig_1_9z = celloutsig_1_3z & in_data[148];
  assign celloutsig_1_5z = ~^ { in_data[185:176], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_11z = ~^ { celloutsig_1_6z[3:1], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_4z = ^ { in_data[82], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_1z = ^ { in_data[129:109], celloutsig_1_0z };
  assign celloutsig_1_8z = in_data[147:111] << in_data[185:149];
  assign celloutsig_0_10z = { _00_[3:2], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_11z, _00_[9:6], _00_[10], _00_[4:2] } << { in_data[47:36], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_1_10z = celloutsig_1_8z[29:21] <<< { in_data[121:116], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_0_7z = { celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } ^ { in_data[37], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_18z = { in_data[78:72], celloutsig_0_11z, celloutsig_0_3z } ^ { _02_[6:0], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_28z = ~((_00_[7] & celloutsig_0_0z) | _03_[0]);
  assign { _00_[5], _00_[1:0] } = { _00_[10], celloutsig_0_1z, celloutsig_0_5z };
  assign { out_data[130:128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
