Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 17:17:29 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/rgb_tr/UniformILPNew/rgb_tr_UniformILPNew_4_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 SharedReg5_instance/Y_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No15_instance/Y_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.225ns (7.036%)  route 2.973ns (92.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 6.709 - 4.000 ) 
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.204ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.709ns
    Common Clock Delay      (CCD):    1.350ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.344ns (routing 0.665ns, distribution 1.679ns)
  Clock Net Delay (Destination): 1.962ns (routing 0.603ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.665     0.665 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.665    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.665 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.013    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.041 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=4502, routed)        2.344     3.385    SharedReg5_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X123Y669       FDCE                                         r  SharedReg5_instance/Y_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y669       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.464 r  SharedReg5_instance/Y_reg[22]/Q
                         net (fo=2, routed)           2.924     6.388    SharedReg25_instance/Y_reg[33]_0[22]
    SLR Crossing[2->1]   
    SLICE_X131Y441       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     6.534 r  SharedReg25_instance/Y[22]_i_1__9/O
                         net (fo=1, routed)           0.049     6.583    Delay1No15_instance/MUX_Subtract1_2_impl_1_out[22]
    SLICE_X131Y441       FDCE                                         r  Delay1No15_instance/Y_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.414     4.414 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.414    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.414 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.723    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.747 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=4502, routed)        1.962     6.709    Delay1No15_instance/clk_IBUF_BUFG
    SLICE_X131Y441       FDCE                                         r  Delay1No15_instance/Y_reg[22]/C
                         clock pessimism              0.356     7.065    
                         inter-SLR compensation      -0.204     6.862    
                         clock uncertainty           -0.035     6.826    
    SLICE_X131Y441       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.851    Delay1No15_instance/Y_reg[22]
  -------------------------------------------------------------------
                         required time                          6.851    
                         arrival time                          -6.583    
  -------------------------------------------------------------------
                         slack                                  0.268    




