// Seed: 646262051
module module_0;
  wire id_1;
  wire id_2;
  assign id_1 = id_1;
  wire id_3;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output tri1 id_2,
    output supply0 id_3,
    input tri1 id_4,
    output tri id_5,
    input wand id_6
    , id_15, id_16,
    output supply0 id_7,
    input uwire id_8,
    input uwire id_9,
    output tri1 id_10,
    input tri1 id_11,
    input supply0 id_12,
    input wor id_13
);
  wire id_17;
  xor primCall (id_10, id_11, id_12, id_13, id_15, id_16, id_17, id_4, id_6, id_8, id_9);
  module_0 modCall_1 ();
endmodule
