*****************************************************************

  Device    [MUX4TO1_N]

  Author    [clwang]

  Abstract  [The Prim Device Of MUX4TO1_N]

  Revision History:

********************************************************************************/
prim
device MUX4TO1_N
{
    parameter
    (
        config bit     CP_D_SEL[1:0] =  2'b00,
        config bit     CP_POL_SEL    =  1'b0
    );
    port 
    (
        input         DIN0,
        input         DIN1,
        input         DIN2,
        input         DIN3,
        output        DOUT
    );

}; // end of device MUX4TO1_N

/**Device***********************************************************************

  Device    [MUX4TO1_N]
  
  Author    [kongbiao]  

  Abstract  [This specified how to propagate the input signal to the outputs based on
             configuration]

  Revision History:

********************************************************************************/
propagation pop of MUX4TO1_N
{
    if (CP_D_SEL == 2'b00)
    {
        if (CP_POL_SEL == 1'b1)
        {
            propagate ( DIN0 ~-> DOUT );
        }
        else
        {
            propagate ( DIN0 --> DOUT );
        }
    }
    else if (CP_D_SEL == 2'b01)
    {
        propagate ( DIN1 --> DOUT );
    }
    else if (CP_D_SEL == 2'b10)
    {
        if (CP_POL_SEL == 1'b1)
        {
            propagate ( DIN2 ~-> DOUT );
        }
        else
        {
            propagate ( DIN2 --> DOUT );
        }
    }
    else if (CP_D_SEL == 2'b11)
    {
        propagate ( DIN3 --> DOUT );
    }
}; // end of propagation for MUX4TO1_N

/**Device***********************************************************************                  
                                                                                                  
  Device    [MUX4TO1_N]                                                                                
                                                                                                  
  Author    [kongbiao]                                                                               
                                                                                                  
  Abstract  [This specified the timing model under specific configuration]                        
                                                                                                  
  Revision History:                                                                               
                                                                                                  
********************************************************************************/                 
                                                                                                  
timing  mux21_tnl of MUX4TO1_N  
{
    
    if (CP_POL_SEL == 1'b1 && CP_D_SEL[0] == 1'b0)
    {
        operator V_INV INVDIN
        port map
        (
           I    => (CP_D_SEL[1] == 1'b1) ? DIN2 : DIN0,
           Z    =>  DOUT
        );
    }
    else
    {
        DOUT <= (CP_D_SEL == 2'b00) ? DIN0 :
                (CP_D_SEL == 2'b01) ? DIN1 :
                (CP_D_SEL == 2'b10) ? DIN2 :
                (CP_D_SEL == 2'b11) ? DIN3 : 1'bx;
    }
};










