# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../risc.srcs/sim_1/new/Register_Bank_test.vhd" \

# Do not sort compile order
nosort
