# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../test4.srcs/sources_1/new/2bit_sum.v" \
"../../../../test4.srcs/sources_1/new/main_sum.v" \
"../../../../test4.srcs/sources_1/new/main_sum_tests.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
