Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Dec 10 00:00:40 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_364_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 SharedReg458_instance/s3_reg_c_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SharedReg516_instance/Y_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.171ns (4.826%)  route 3.372ns (95.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 6.692 - 4.000 ) 
    Source Clock Delay      (SCD):    3.219ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.268ns (routing 1.147ns, distribution 1.121ns)
  Clock Net Delay (Destination): 2.032ns (routing 1.043ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=61315, routed)       2.268     3.219    SharedReg458_instance/clk_IBUF_BUFG
    SLICE_X172Y444       FDCE                                         r  SharedReg458_instance/s3_reg_c_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y444       FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.300 r  SharedReg458_instance/s3_reg_c_rep__1/Q
                         net (fo=128, routed)         3.323     6.623    SharedReg516_instance/s3_reg_c_rep__1
    SLICE_X177Y391       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     6.713 r  SharedReg516_instance/s3_reg_gate__6/O
                         net (fo=1, routed)           0.049     6.762    SharedReg516_instance/s3_reg_gate__6_n_0
    SLICE_X177Y391       FDCE                                         r  SharedReg516_instance/Y_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=61315, routed)       2.032     6.692    SharedReg516_instance/clk_IBUF_BUFG
    SLICE_X177Y391       FDCE                                         r  SharedReg516_instance/Y_reg[21]/C
                         clock pessimism              0.403     7.095    
                         clock uncertainty           -0.035     7.060    
    SLICE_X177Y391       FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025     7.085    SharedReg516_instance/Y_reg[21]
  -------------------------------------------------------------------
                         required time                          7.085    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  0.323    




