

================================================================
== Vitis HLS Report for 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
================================================================
* Date:           Thu Feb  6 10:24:28 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution10 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  13.966 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    26455|    26455|  0.529 ms|  0.529 ms|  26455|  26455|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop  |    26453|    26453|       116|         26|         26|  1014|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 26, depth = 116


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 116
* Pipeline : 1
  Pipeline-0 : II = 26, D = 116, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 11.5>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [cnn_lenet.cpp:26]   --->   Operation 119 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [cnn_lenet.cpp:26]   --->   Operation 120 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 121 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [cnn_lenet.cpp:26]   --->   Operation 122 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 123 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Layer1_Neurons_CPU, i64 666, i64 207, i64 1"   --->   Operation 124 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer1_Neurons_CPU, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten12"   --->   Operation 126 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln26 = store i3 0, i3 %i" [cnn_lenet.cpp:26]   --->   Operation 127 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 128 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 128 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 129 [1/1] (1.58ns)   --->   "%store_ln26 = store i4 0, i4 %j" [cnn_lenet.cpp:26]   --->   Operation 129 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 130 [1/1] (1.58ns)   --->   "%store_ln26 = store i4 0, i4 %k" [cnn_lenet.cpp:26]   --->   Operation 130 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void %convolutionRow"   --->   Operation 131 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [cnn_lenet.cpp:30]   --->   Operation 132 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i10 %indvar_flatten12" [cnn_lenet.cpp:29]   --->   Operation 133 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (1.73ns)   --->   "%icmp_ln29 = icmp_eq  i10 %indvar_flatten12_load, i10 1014" [cnn_lenet.cpp:29]   --->   Operation 134 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (1.73ns)   --->   "%add_ln29 = add i10 %indvar_flatten12_load, i10 1" [cnn_lenet.cpp:29]   --->   Operation 135 'add' 'add_ln29' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.inc44, void %kernelRow_Loop.preheader.exitStub" [cnn_lenet.cpp:29]   --->   Operation 136 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [cnn_lenet.cpp:29]   --->   Operation 137 'load' 'i_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (1.91ns)   --->   "%icmp_ln30 = icmp_eq  i8 %indvar_flatten_load, i8 169" [cnn_lenet.cpp:30]   --->   Operation 138 'icmp' 'icmp_ln30' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (1.65ns)   --->   "%add_ln29_1 = add i3 %i_load, i3 1" [cnn_lenet.cpp:29]   --->   Operation 139 'add' 'add_ln29_1' <Predicate = (!icmp_ln29)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.98ns)   --->   "%select_ln29 = select i1 %icmp_ln30, i3 %add_ln29_1, i3 %i_load" [cnn_lenet.cpp:29]   --->   Operation 140 'select' 'select_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%i_cast27 = zext i3 %select_ln29" [cnn_lenet.cpp:29]   --->   Operation 141 'zext' 'i_cast27' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i3 %select_ln29" [cnn_lenet.cpp:29]   --->   Operation 142 'zext' 'zext_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (3.78ns)   --->   "%empty = mul i8 %zext_ln29, i8 26" [cnn_lenet.cpp:29]   --->   Operation 143 'mul' 'empty' <Predicate = (!icmp_ln29)> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [3/3] (1.05ns) (grouped into DSP with root node add_ln41_1)   --->   "%empty_207 = mul i10 %i_cast27, i10 169" [cnn_lenet.cpp:29]   --->   Operation 144 'mul' 'empty_207' <Predicate = (!icmp_ln29)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%empty_209 = or i8 %empty, i8 1" [cnn_lenet.cpp:29]   --->   Operation 145 'or' 'empty_209' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%p_cast61 = zext i8 %empty_209" [cnn_lenet.cpp:29]   --->   Operation 146 'zext' 'p_cast61' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_2 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast61" [cnn_lenet.cpp:29]   --->   Operation 147 'getelementptr' 'Layer1_Weights_CPU_addr_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 148 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load = load i8 %Layer1_Weights_CPU_addr_2" [cnn_lenet.cpp:29]   --->   Operation 148 'load' 'Layer1_Weights_CPU_load' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_1 : Operation 149 [1/1] (1.91ns)   --->   "%add_ln30_1 = add i8 %indvar_flatten_load, i8 1" [cnn_lenet.cpp:30]   --->   Operation 149 'add' 'add_ln30_1' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (1.24ns)   --->   "%select_ln30_1 = select i1 %icmp_ln30, i8 1, i8 %add_ln30_1" [cnn_lenet.cpp:30]   --->   Operation 150 'select' 'select_ln30_1' <Predicate = (!icmp_ln29)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (1.58ns)   --->   "%store_ln29 = store i10 %add_ln29, i10 %indvar_flatten12" [cnn_lenet.cpp:29]   --->   Operation 151 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.58>
ST_1 : Operation 152 [1/1] (1.58ns)   --->   "%store_ln26 = store i3 %select_ln29, i3 %i" [cnn_lenet.cpp:26]   --->   Operation 152 'store' 'store_ln26' <Predicate = (!icmp_ln29)> <Delay = 1.58>
ST_1 : Operation 153 [1/1] (1.58ns)   --->   "%store_ln30 = store i8 %select_ln30_1, i8 %indvar_flatten" [cnn_lenet.cpp:30]   --->   Operation 153 'store' 'store_ln30' <Predicate = (!icmp_ln29)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 12.5>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [cnn_lenet.cpp:31]   --->   Operation 154 'load' 'k_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [cnn_lenet.cpp:26]   --->   Operation 155 'load' 'j_load' <Predicate = (!icmp_ln29 & !icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (1.02ns)   --->   "%select_ln26 = select i1 %icmp_ln30, i4 0, i4 %j_load" [cnn_lenet.cpp:26]   --->   Operation 156 'select' 'select_ln26' <Predicate = (!icmp_ln29)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln26)   --->   "%xor_ln26 = xor i1 %icmp_ln30, i1 1" [cnn_lenet.cpp:26]   --->   Operation 157 'xor' 'xor_ln26' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (1.73ns)   --->   "%icmp_ln31 = icmp_eq  i4 %k_load, i4 13" [cnn_lenet.cpp:31]   --->   Operation 158 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln26 = and i1 %icmp_ln31, i1 %xor_ln26" [cnn_lenet.cpp:26]   --->   Operation 159 'and' 'and_ln26' <Predicate = (!icmp_ln29)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (1.73ns)   --->   "%add_ln30 = add i4 %select_ln26, i4 1" [cnn_lenet.cpp:30]   --->   Operation 160 'add' 'add_ln30' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_1)   --->   "%or_ln26 = or i1 %and_ln26, i1 %icmp_ln30" [cnn_lenet.cpp:26]   --->   Operation 161 'or' 'or_ln26' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln26_1 = select i1 %or_ln26, i4 0, i4 %k_load" [cnn_lenet.cpp:26]   --->   Operation 162 'select' 'select_ln26_1' <Predicate = (!icmp_ln29)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (1.02ns)   --->   "%select_ln30 = select i1 %and_ln26, i4 %add_ln30, i4 %select_ln26" [cnn_lenet.cpp:30]   --->   Operation 163 'select' 'select_ln30' <Predicate = (!icmp_ln29)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%p_cast59 = zext i8 %empty" [cnn_lenet.cpp:29]   --->   Operation 164 'zext' 'p_cast59' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast59" [cnn_lenet.cpp:29]   --->   Operation 165 'getelementptr' 'Layer1_Weights_CPU_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 166 [2/2] (3.25ns)   --->   "%somme = load i8 %Layer1_Weights_CPU_addr" [cnn_lenet.cpp:29]   --->   Operation 166 'load' 'somme' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_2 : Operation 167 [2/3] (1.05ns) (grouped into DSP with root node add_ln41_1)   --->   "%empty_207 = mul i10 %i_cast27, i10 169" [cnn_lenet.cpp:29]   --->   Operation 167 'mul' 'empty_207' <Predicate = (!icmp_ln29)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 168 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load = load i8 %Layer1_Weights_CPU_addr_2" [cnn_lenet.cpp:29]   --->   Operation 168 'load' 'Layer1_Weights_CPU_load' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i4 %select_ln30" [cnn_lenet.cpp:30]   --->   Operation 169 'zext' 'zext_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i4 %select_ln30" [cnn_lenet.cpp:30]   --->   Operation 170 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 171 [3/3] (1.05ns) (grouped into DSP with root node add_ln41)   --->   "%empty_233 = mul i8 %zext_ln30_1, i8 13" [cnn_lenet.cpp:30]   --->   Operation 171 'mul' 'empty_233' <Predicate = (!icmp_ln29)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 172 [1/1] (3.74ns)   --->   "%empty_234 = mul i10 %zext_ln30, i10 58" [cnn_lenet.cpp:30]   --->   Operation 172 'mul' 'empty_234' <Predicate = (!icmp_ln29)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_151 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln26_1, i1 0" [cnn_lenet.cpp:26]   --->   Operation 173 'bitconcatenate' 'tmp_151' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln38_3 = zext i5 %tmp_151" [cnn_lenet.cpp:38]   --->   Operation 174 'zext' 'zext_ln38_3' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (1.73ns)   --->   "%add_ln38 = add i10 %zext_ln38_3, i10 %empty_234" [cnn_lenet.cpp:38]   --->   Operation 175 'add' 'add_ln38' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln38_4 = zext i10 %add_ln38" [cnn_lenet.cpp:38]   --->   Operation 176 'zext' 'zext_ln38_4' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln38_4" [cnn_lenet.cpp:38]   --->   Operation 177 'getelementptr' 'Layer1_Neurons_CPU_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 178 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load = load i10 %Layer1_Neurons_CPU_addr" [cnn_lenet.cpp:38]   --->   Operation 178 'load' 'Layer1_Neurons_CPU_load' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_2 : Operation 179 [1/1] (1.73ns)   --->   "%add_ln31 = add i4 %select_ln26_1, i4 1" [cnn_lenet.cpp:31]   --->   Operation 179 'add' 'add_ln31' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (1.58ns)   --->   "%store_ln26 = store i4 %select_ln30, i4 %j" [cnn_lenet.cpp:26]   --->   Operation 180 'store' 'store_ln26' <Predicate = (!icmp_ln29)> <Delay = 1.58>
ST_2 : Operation 181 [1/1] (1.58ns)   --->   "%store_ln26 = store i4 %add_ln31, i4 %k" [cnn_lenet.cpp:26]   --->   Operation 181 'store' 'store_ln26' <Predicate = (!icmp_ln29)> <Delay = 1.58>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln31 = br void %convolutionRow" [cnn_lenet.cpp:31]   --->   Operation 182 'br' 'br_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 183 [1/2] (3.25ns)   --->   "%somme = load i8 %Layer1_Weights_CPU_addr" [cnn_lenet.cpp:29]   --->   Operation 183 'load' 'somme' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_3 : Operation 184 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_1)   --->   "%empty_207 = mul i10 %i_cast27, i10 169" [cnn_lenet.cpp:29]   --->   Operation 184 'mul' 'empty_207' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 185 [1/1] (1.91ns)   --->   "%empty_210 = add i8 %empty, i8 2" [cnn_lenet.cpp:29]   --->   Operation 185 'add' 'empty_210' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%p_cast62 = zext i8 %empty_210" [cnn_lenet.cpp:29]   --->   Operation 186 'zext' 'p_cast62' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_3 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast62" [cnn_lenet.cpp:29]   --->   Operation 187 'getelementptr' 'Layer1_Weights_CPU_addr_3' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 188 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_1 = load i8 %Layer1_Weights_CPU_addr_3" [cnn_lenet.cpp:29]   --->   Operation 188 'load' 'Layer1_Weights_CPU_load_1' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_3 : Operation 189 [2/3] (1.05ns) (grouped into DSP with root node add_ln41)   --->   "%empty_233 = mul i8 %zext_ln30_1, i8 13" [cnn_lenet.cpp:30]   --->   Operation 189 'mul' 'empty_233' <Predicate = (!icmp_ln29)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node add_ln38_1)   --->   "%empty_235 = or i10 %empty_234, i10 1" [cnn_lenet.cpp:30]   --->   Operation 190 'or' 'empty_235' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i4 %select_ln26_1" [cnn_lenet.cpp:31]   --->   Operation 191 'zext' 'zext_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 192 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load = load i10 %Layer1_Neurons_CPU_addr" [cnn_lenet.cpp:38]   --->   Operation 192 'load' 'Layer1_Neurons_CPU_load' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_3 : Operation 193 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln38_1 = add i10 %zext_ln38_3, i10 %empty_235" [cnn_lenet.cpp:38]   --->   Operation 193 'add' 'add_ln38_1' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln38_5 = zext i10 %add_ln38_1" [cnn_lenet.cpp:38]   --->   Operation 194 'zext' 'zext_ln38_5' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_1 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln38_5" [cnn_lenet.cpp:38]   --->   Operation 195 'getelementptr' 'Layer1_Neurons_CPU_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 196 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_1 = load i10 %Layer1_Neurons_CPU_addr_1" [cnn_lenet.cpp:38]   --->   Operation 196 'load' 'Layer1_Neurons_CPU_load_1' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_3 : Operation 197 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_1 = add i10 %empty_207, i10 %zext_ln31" [cnn_lenet.cpp:41]   --->   Operation 197 'add' 'add_ln41_1' <Predicate = (!icmp_ln29)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 12.3>
ST_4 : Operation 198 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_1 = load i8 %Layer1_Weights_CPU_addr_3" [cnn_lenet.cpp:29]   --->   Operation 198 'load' 'Layer1_Weights_CPU_load_1' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_4 : Operation 199 [1/1] (1.91ns)   --->   "%empty_211 = add i8 %empty, i8 3" [cnn_lenet.cpp:29]   --->   Operation 199 'add' 'empty_211' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%p_cast63 = zext i8 %empty_211" [cnn_lenet.cpp:29]   --->   Operation 200 'zext' 'p_cast63' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_4 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast63" [cnn_lenet.cpp:29]   --->   Operation 201 'getelementptr' 'Layer1_Weights_CPU_addr_4' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 202 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_2 = load i8 %Layer1_Weights_CPU_addr_4" [cnn_lenet.cpp:29]   --->   Operation 202 'load' 'Layer1_Weights_CPU_load_2' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_4 : Operation 203 [1/3] (0.00ns) (grouped into DSP with root node add_ln41)   --->   "%empty_233 = mul i8 %zext_ln30_1, i8 13" [cnn_lenet.cpp:30]   --->   Operation 203 'mul' 'empty_233' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 204 [1/1] (0.00ns) (grouped into DSP with root node add_ln41)   --->   "%p_cast40 = zext i8 %empty_233" [cnn_lenet.cpp:30]   --->   Operation 204 'zext' 'p_cast40' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i32 %Layer1_Neurons_CPU_load" [cnn_lenet.cpp:38]   --->   Operation 205 'bitcast' 'bitcast_ln38' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 206 [2/2] (12.3ns)   --->   "%mul = fmul i32 %Layer1_Weights_CPU_load, i32 %bitcast_ln38" [cnn_lenet.cpp:37]   --->   Operation 206 'fmul' 'mul' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_1 = load i10 %Layer1_Neurons_CPU_addr_1" [cnn_lenet.cpp:38]   --->   Operation 207 'load' 'Layer1_Neurons_CPU_load_1' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_4 : Operation 208 [1/1] (1.78ns)   --->   "%add_ln38_25 = add i5 %tmp_151, i5 2" [cnn_lenet.cpp:38]   --->   Operation 208 'add' 'add_ln38_25' <Predicate = (!icmp_ln29)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln38_6 = zext i5 %add_ln38_25" [cnn_lenet.cpp:38]   --->   Operation 209 'zext' 'zext_ln38_6' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (1.73ns)   --->   "%add_ln38_2 = add i10 %zext_ln38_6, i10 %empty_234" [cnn_lenet.cpp:38]   --->   Operation 210 'add' 'add_ln38_2' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln38_7 = zext i10 %add_ln38_2" [cnn_lenet.cpp:38]   --->   Operation 211 'zext' 'zext_ln38_7' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_2 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln38_7" [cnn_lenet.cpp:38]   --->   Operation 212 'getelementptr' 'Layer1_Neurons_CPU_addr_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 213 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_2 = load i10 %Layer1_Neurons_CPU_addr_2" [cnn_lenet.cpp:38]   --->   Operation 213 'load' 'Layer1_Neurons_CPU_load_2' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_4 : Operation 214 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_1 = add i10 %empty_207, i10 %zext_ln31" [cnn_lenet.cpp:41]   --->   Operation 214 'add' 'add_ln41_1' <Predicate = (!icmp_ln29)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 215 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41 = add i10 %add_ln41_1, i10 %p_cast40" [cnn_lenet.cpp:41]   --->   Operation 215 'add' 'add_ln41' <Predicate = (!icmp_ln29)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 12.3>
ST_5 : Operation 216 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_2 = load i8 %Layer1_Weights_CPU_addr_4" [cnn_lenet.cpp:29]   --->   Operation 216 'load' 'Layer1_Weights_CPU_load_2' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_5 : Operation 217 [1/1] (1.91ns)   --->   "%empty_212 = add i8 %empty, i8 4" [cnn_lenet.cpp:29]   --->   Operation 217 'add' 'empty_212' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%p_cast64 = zext i8 %empty_212" [cnn_lenet.cpp:29]   --->   Operation 218 'zext' 'p_cast64' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_5 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast64" [cnn_lenet.cpp:29]   --->   Operation 219 'getelementptr' 'Layer1_Weights_CPU_addr_5' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 220 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_3 = load i8 %Layer1_Weights_CPU_addr_5" [cnn_lenet.cpp:29]   --->   Operation 220 'load' 'Layer1_Weights_CPU_load_3' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_5 : Operation 221 [1/2] (12.3ns)   --->   "%mul = fmul i32 %Layer1_Weights_CPU_load, i32 %bitcast_ln38" [cnn_lenet.cpp:37]   --->   Operation 221 'fmul' 'mul' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%bitcast_ln38_1 = bitcast i32 %Layer1_Neurons_CPU_load_1" [cnn_lenet.cpp:38]   --->   Operation 222 'bitcast' 'bitcast_ln38_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 223 [2/2] (12.3ns)   --->   "%mul27_s = fmul i32 %Layer1_Weights_CPU_load_1, i32 %bitcast_ln38_1" [cnn_lenet.cpp:37]   --->   Operation 223 'fmul' 'mul27_s' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_2 = load i10 %Layer1_Neurons_CPU_addr_2" [cnn_lenet.cpp:38]   --->   Operation 224 'load' 'Layer1_Neurons_CPU_load_2' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_5 : Operation 225 [1/1] (1.78ns)   --->   "%add_ln38_26 = add i5 %tmp_151, i5 3" [cnn_lenet.cpp:38]   --->   Operation 225 'add' 'add_ln38_26' <Predicate = (!icmp_ln29)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln38_8 = zext i5 %add_ln38_26" [cnn_lenet.cpp:38]   --->   Operation 226 'zext' 'zext_ln38_8' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (1.73ns)   --->   "%add_ln38_3 = add i10 %zext_ln38_8, i10 %empty_234" [cnn_lenet.cpp:38]   --->   Operation 227 'add' 'add_ln38_3' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln38_9 = zext i10 %add_ln38_3" [cnn_lenet.cpp:38]   --->   Operation 228 'zext' 'zext_ln38_9' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_3 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln38_9" [cnn_lenet.cpp:38]   --->   Operation 229 'getelementptr' 'Layer1_Neurons_CPU_addr_3' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 230 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_3 = load i10 %Layer1_Neurons_CPU_addr_3" [cnn_lenet.cpp:38]   --->   Operation 230 'load' 'Layer1_Neurons_CPU_load_3' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_5 : Operation 231 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41 = add i10 %add_ln41_1, i10 %p_cast40" [cnn_lenet.cpp:41]   --->   Operation 231 'add' 'add_ln41' <Predicate = (!icmp_ln29)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 232 [14/14] (3.10ns)   --->   "%urem_ln41 = urem i10 %add_ln41, i10 7" [cnn_lenet.cpp:41]   --->   Operation 232 'urem' 'urem_ln41' <Predicate = (!icmp_ln29)> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 12.3>
ST_6 : Operation 233 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_3 = load i8 %Layer1_Weights_CPU_addr_5" [cnn_lenet.cpp:29]   --->   Operation 233 'load' 'Layer1_Weights_CPU_load_3' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_6 : Operation 234 [1/1] (1.91ns)   --->   "%empty_213 = add i8 %empty, i8 5" [cnn_lenet.cpp:29]   --->   Operation 234 'add' 'empty_213' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%p_cast65 = zext i8 %empty_213" [cnn_lenet.cpp:29]   --->   Operation 235 'zext' 'p_cast65' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_6 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast65" [cnn_lenet.cpp:29]   --->   Operation 236 'getelementptr' 'Layer1_Weights_CPU_addr_6' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 237 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_4 = load i8 %Layer1_Weights_CPU_addr_6" [cnn_lenet.cpp:29]   --->   Operation 237 'load' 'Layer1_Weights_CPU_load_4' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_6 : Operation 238 [4/4] (10.5ns)   --->   "%somme_1 = fadd i32 %somme, i32 %mul" [cnn_lenet.cpp:37]   --->   Operation 238 'fadd' 'somme_1' <Predicate = (!icmp_ln29)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 239 [1/2] (12.3ns)   --->   "%mul27_s = fmul i32 %Layer1_Weights_CPU_load_1, i32 %bitcast_ln38_1" [cnn_lenet.cpp:37]   --->   Operation 239 'fmul' 'mul27_s' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%bitcast_ln38_2 = bitcast i32 %Layer1_Neurons_CPU_load_2" [cnn_lenet.cpp:38]   --->   Operation 240 'bitcast' 'bitcast_ln38_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 241 [2/2] (12.3ns)   --->   "%mul27_5 = fmul i32 %Layer1_Weights_CPU_load_2, i32 %bitcast_ln38_2" [cnn_lenet.cpp:37]   --->   Operation 241 'fmul' 'mul27_5' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 242 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_3 = load i10 %Layer1_Neurons_CPU_addr_3" [cnn_lenet.cpp:38]   --->   Operation 242 'load' 'Layer1_Neurons_CPU_load_3' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_6 : Operation 243 [1/1] (1.78ns)   --->   "%add_ln38_27 = add i5 %tmp_151, i5 4" [cnn_lenet.cpp:38]   --->   Operation 243 'add' 'add_ln38_27' <Predicate = (!icmp_ln29)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln38_10 = zext i5 %add_ln38_27" [cnn_lenet.cpp:38]   --->   Operation 244 'zext' 'zext_ln38_10' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (1.73ns)   --->   "%add_ln38_4 = add i10 %zext_ln38_10, i10 %empty_234" [cnn_lenet.cpp:38]   --->   Operation 245 'add' 'add_ln38_4' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln38_11 = zext i10 %add_ln38_4" [cnn_lenet.cpp:38]   --->   Operation 246 'zext' 'zext_ln38_11' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_4 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln38_11" [cnn_lenet.cpp:38]   --->   Operation 247 'getelementptr' 'Layer1_Neurons_CPU_addr_4' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 248 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_4 = load i10 %Layer1_Neurons_CPU_addr_4" [cnn_lenet.cpp:38]   --->   Operation 248 'load' 'Layer1_Neurons_CPU_load_4' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_6 : Operation 249 [13/14] (3.10ns)   --->   "%urem_ln41 = urem i10 %add_ln41, i10 7" [cnn_lenet.cpp:41]   --->   Operation 249 'urem' 'urem_ln41' <Predicate = (!icmp_ln29)> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 12.3>
ST_7 : Operation 250 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_4 = load i8 %Layer1_Weights_CPU_addr_6" [cnn_lenet.cpp:29]   --->   Operation 250 'load' 'Layer1_Weights_CPU_load_4' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_7 : Operation 251 [1/1] (1.91ns)   --->   "%empty_214 = add i8 %empty, i8 6" [cnn_lenet.cpp:29]   --->   Operation 251 'add' 'empty_214' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%p_cast66 = zext i8 %empty_214" [cnn_lenet.cpp:29]   --->   Operation 252 'zext' 'p_cast66' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_7 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast66" [cnn_lenet.cpp:29]   --->   Operation 253 'getelementptr' 'Layer1_Weights_CPU_addr_7' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 254 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_5 = load i8 %Layer1_Weights_CPU_addr_7" [cnn_lenet.cpp:29]   --->   Operation 254 'load' 'Layer1_Weights_CPU_load_5' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i5 %tmp_151" [cnn_lenet.cpp:38]   --->   Operation 255 'zext' 'zext_ln38_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 256 [3/4] (10.5ns)   --->   "%somme_1 = fadd i32 %somme, i32 %mul" [cnn_lenet.cpp:37]   --->   Operation 256 'fadd' 'somme_1' <Predicate = (!icmp_ln29)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [1/2] (12.3ns)   --->   "%mul27_5 = fmul i32 %Layer1_Weights_CPU_load_2, i32 %bitcast_ln38_2" [cnn_lenet.cpp:37]   --->   Operation 257 'fmul' 'mul27_5' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%bitcast_ln38_3 = bitcast i32 %Layer1_Neurons_CPU_load_3" [cnn_lenet.cpp:38]   --->   Operation 258 'bitcast' 'bitcast_ln38_3' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 259 [2/2] (12.3ns)   --->   "%mul27_6 = fmul i32 %Layer1_Weights_CPU_load_3, i32 %bitcast_ln38_3" [cnn_lenet.cpp:37]   --->   Operation 259 'fmul' 'mul27_6' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 260 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_4 = load i10 %Layer1_Neurons_CPU_addr_4" [cnn_lenet.cpp:38]   --->   Operation 260 'load' 'Layer1_Neurons_CPU_load_4' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_7 : Operation 261 [1/1] (1.82ns)   --->   "%add_ln38_28 = add i6 %zext_ln38_2, i6 29" [cnn_lenet.cpp:38]   --->   Operation 261 'add' 'add_ln38_28' <Predicate = (!icmp_ln29)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln38_12 = zext i6 %add_ln38_28" [cnn_lenet.cpp:38]   --->   Operation 262 'zext' 'zext_ln38_12' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (1.73ns)   --->   "%add_ln38_5 = add i10 %zext_ln38_12, i10 %empty_234" [cnn_lenet.cpp:38]   --->   Operation 263 'add' 'add_ln38_5' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln38_13 = zext i10 %add_ln38_5" [cnn_lenet.cpp:38]   --->   Operation 264 'zext' 'zext_ln38_13' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_5 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln38_13" [cnn_lenet.cpp:38]   --->   Operation 265 'getelementptr' 'Layer1_Neurons_CPU_addr_5' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 266 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_5 = load i10 %Layer1_Neurons_CPU_addr_5" [cnn_lenet.cpp:38]   --->   Operation 266 'load' 'Layer1_Neurons_CPU_load_5' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_7 : Operation 267 [12/14] (3.10ns)   --->   "%urem_ln41 = urem i10 %add_ln41, i10 7" [cnn_lenet.cpp:41]   --->   Operation 267 'urem' 'urem_ln41' <Predicate = (!icmp_ln29)> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 268 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_5 = load i8 %Layer1_Weights_CPU_addr_7" [cnn_lenet.cpp:29]   --->   Operation 268 'load' 'Layer1_Weights_CPU_load_5' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_8 : Operation 269 [1/1] (1.91ns)   --->   "%empty_215 = add i8 %empty, i8 7" [cnn_lenet.cpp:29]   --->   Operation 269 'add' 'empty_215' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%p_cast67 = zext i8 %empty_215" [cnn_lenet.cpp:29]   --->   Operation 270 'zext' 'p_cast67' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_8 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast67" [cnn_lenet.cpp:29]   --->   Operation 271 'getelementptr' 'Layer1_Weights_CPU_addr_8' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_8 : Operation 272 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_6 = load i8 %Layer1_Weights_CPU_addr_8" [cnn_lenet.cpp:29]   --->   Operation 272 'load' 'Layer1_Weights_CPU_load_6' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_8 : Operation 273 [2/4] (10.5ns)   --->   "%somme_1 = fadd i32 %somme, i32 %mul" [cnn_lenet.cpp:37]   --->   Operation 273 'fadd' 'somme_1' <Predicate = (!icmp_ln29)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 274 [1/2] (12.3ns)   --->   "%mul27_6 = fmul i32 %Layer1_Weights_CPU_load_3, i32 %bitcast_ln38_3" [cnn_lenet.cpp:37]   --->   Operation 274 'fmul' 'mul27_6' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%bitcast_ln38_4 = bitcast i32 %Layer1_Neurons_CPU_load_4" [cnn_lenet.cpp:38]   --->   Operation 275 'bitcast' 'bitcast_ln38_4' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_8 : Operation 276 [2/2] (12.3ns)   --->   "%mul27_7 = fmul i32 %Layer1_Weights_CPU_load_4, i32 %bitcast_ln38_4" [cnn_lenet.cpp:37]   --->   Operation 276 'fmul' 'mul27_7' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 277 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_5 = load i10 %Layer1_Neurons_CPU_addr_5" [cnn_lenet.cpp:38]   --->   Operation 277 'load' 'Layer1_Neurons_CPU_load_5' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_8 : Operation 278 [1/1] (1.82ns)   --->   "%add_ln38_29 = add i6 %zext_ln38_2, i6 30" [cnn_lenet.cpp:38]   --->   Operation 278 'add' 'add_ln38_29' <Predicate = (!icmp_ln29)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln38_14 = zext i6 %add_ln38_29" [cnn_lenet.cpp:38]   --->   Operation 279 'zext' 'zext_ln38_14' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_8 : Operation 280 [1/1] (1.73ns)   --->   "%add_ln38_6 = add i10 %zext_ln38_14, i10 %empty_234" [cnn_lenet.cpp:38]   --->   Operation 280 'add' 'add_ln38_6' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln38_15 = zext i10 %add_ln38_6" [cnn_lenet.cpp:38]   --->   Operation 281 'zext' 'zext_ln38_15' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_6 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln38_15" [cnn_lenet.cpp:38]   --->   Operation 282 'getelementptr' 'Layer1_Neurons_CPU_addr_6' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_8 : Operation 283 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_6 = load i10 %Layer1_Neurons_CPU_addr_6" [cnn_lenet.cpp:38]   --->   Operation 283 'load' 'Layer1_Neurons_CPU_load_6' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_8 : Operation 284 [11/14] (3.10ns)   --->   "%urem_ln41 = urem i10 %add_ln41, i10 7" [cnn_lenet.cpp:41]   --->   Operation 284 'urem' 'urem_ln41' <Predicate = (!icmp_ln29)> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 12.3>
ST_9 : Operation 285 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_6 = load i8 %Layer1_Weights_CPU_addr_8" [cnn_lenet.cpp:29]   --->   Operation 285 'load' 'Layer1_Weights_CPU_load_6' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_9 : Operation 286 [1/1] (1.91ns)   --->   "%empty_216 = add i8 %empty, i8 8" [cnn_lenet.cpp:29]   --->   Operation 286 'add' 'empty_216' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 287 [1/1] (0.00ns)   --->   "%p_cast68 = zext i8 %empty_216" [cnn_lenet.cpp:29]   --->   Operation 287 'zext' 'p_cast68' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_9 : Operation 288 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_9 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast68" [cnn_lenet.cpp:29]   --->   Operation 288 'getelementptr' 'Layer1_Weights_CPU_addr_9' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_9 : Operation 289 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_7 = load i8 %Layer1_Weights_CPU_addr_9" [cnn_lenet.cpp:29]   --->   Operation 289 'load' 'Layer1_Weights_CPU_load_7' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_9 : Operation 290 [1/4] (10.5ns)   --->   "%somme_1 = fadd i32 %somme, i32 %mul" [cnn_lenet.cpp:37]   --->   Operation 290 'fadd' 'somme_1' <Predicate = (!icmp_ln29)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 291 [1/2] (12.3ns)   --->   "%mul27_7 = fmul i32 %Layer1_Weights_CPU_load_4, i32 %bitcast_ln38_4" [cnn_lenet.cpp:37]   --->   Operation 291 'fmul' 'mul27_7' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 292 [1/1] (0.00ns)   --->   "%bitcast_ln38_5 = bitcast i32 %Layer1_Neurons_CPU_load_5" [cnn_lenet.cpp:38]   --->   Operation 292 'bitcast' 'bitcast_ln38_5' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_9 : Operation 293 [2/2] (12.3ns)   --->   "%mul27_1 = fmul i32 %Layer1_Weights_CPU_load_5, i32 %bitcast_ln38_5" [cnn_lenet.cpp:37]   --->   Operation 293 'fmul' 'mul27_1' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 294 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_6 = load i10 %Layer1_Neurons_CPU_addr_6" [cnn_lenet.cpp:38]   --->   Operation 294 'load' 'Layer1_Neurons_CPU_load_6' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_9 : Operation 295 [1/1] (1.82ns)   --->   "%add_ln38_30 = add i6 %zext_ln38_2, i6 31" [cnn_lenet.cpp:38]   --->   Operation 295 'add' 'add_ln38_30' <Predicate = (!icmp_ln29)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln38_16 = zext i6 %add_ln38_30" [cnn_lenet.cpp:38]   --->   Operation 296 'zext' 'zext_ln38_16' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_9 : Operation 297 [1/1] (1.73ns)   --->   "%add_ln38_7 = add i10 %zext_ln38_16, i10 %empty_234" [cnn_lenet.cpp:38]   --->   Operation 297 'add' 'add_ln38_7' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln38_17 = zext i10 %add_ln38_7" [cnn_lenet.cpp:38]   --->   Operation 298 'zext' 'zext_ln38_17' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_9 : Operation 299 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_7 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln38_17" [cnn_lenet.cpp:38]   --->   Operation 299 'getelementptr' 'Layer1_Neurons_CPU_addr_7' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_9 : Operation 300 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_7 = load i10 %Layer1_Neurons_CPU_addr_7" [cnn_lenet.cpp:38]   --->   Operation 300 'load' 'Layer1_Neurons_CPU_load_7' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_9 : Operation 301 [10/14] (3.10ns)   --->   "%urem_ln41 = urem i10 %add_ln41, i10 7" [cnn_lenet.cpp:41]   --->   Operation 301 'urem' 'urem_ln41' <Predicate = (!icmp_ln29)> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 12.3>
ST_10 : Operation 302 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_7 = load i8 %Layer1_Weights_CPU_addr_9" [cnn_lenet.cpp:29]   --->   Operation 302 'load' 'Layer1_Weights_CPU_load_7' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_10 : Operation 303 [1/1] (1.91ns)   --->   "%empty_217 = add i8 %empty, i8 9" [cnn_lenet.cpp:29]   --->   Operation 303 'add' 'empty_217' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 304 [1/1] (0.00ns)   --->   "%p_cast69 = zext i8 %empty_217" [cnn_lenet.cpp:29]   --->   Operation 304 'zext' 'p_cast69' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_10 : Operation 305 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_10 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast69" [cnn_lenet.cpp:29]   --->   Operation 305 'getelementptr' 'Layer1_Weights_CPU_addr_10' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_10 : Operation 306 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_8 = load i8 %Layer1_Weights_CPU_addr_10" [cnn_lenet.cpp:29]   --->   Operation 306 'load' 'Layer1_Weights_CPU_load_8' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_10 : Operation 307 [4/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul27_s" [cnn_lenet.cpp:37]   --->   Operation 307 'fadd' 'somme_2' <Predicate = (!icmp_ln29)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 308 [1/2] (12.3ns)   --->   "%mul27_1 = fmul i32 %Layer1_Weights_CPU_load_5, i32 %bitcast_ln38_5" [cnn_lenet.cpp:37]   --->   Operation 308 'fmul' 'mul27_1' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 309 [1/1] (0.00ns)   --->   "%bitcast_ln38_6 = bitcast i32 %Layer1_Neurons_CPU_load_6" [cnn_lenet.cpp:38]   --->   Operation 309 'bitcast' 'bitcast_ln38_6' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_10 : Operation 310 [2/2] (12.3ns)   --->   "%mul27_1_1 = fmul i32 %Layer1_Weights_CPU_load_6, i32 %bitcast_ln38_6" [cnn_lenet.cpp:37]   --->   Operation 310 'fmul' 'mul27_1_1' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 311 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_7 = load i10 %Layer1_Neurons_CPU_addr_7" [cnn_lenet.cpp:38]   --->   Operation 311 'load' 'Layer1_Neurons_CPU_load_7' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_10 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln38_18_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i4.i1, i1 1, i4 %select_ln26_1, i1 0" [cnn_lenet.cpp:38]   --->   Operation 312 'bitconcatenate' 'zext_ln38_18_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_10 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln38_18 = zext i6 %zext_ln38_18_cast" [cnn_lenet.cpp:38]   --->   Operation 313 'zext' 'zext_ln38_18' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_10 : Operation 314 [1/1] (1.73ns)   --->   "%add_ln38_8 = add i10 %zext_ln38_18, i10 %empty_234" [cnn_lenet.cpp:38]   --->   Operation 314 'add' 'add_ln38_8' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln38_19 = zext i10 %add_ln38_8" [cnn_lenet.cpp:38]   --->   Operation 315 'zext' 'zext_ln38_19' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_10 : Operation 316 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_8 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln38_19" [cnn_lenet.cpp:38]   --->   Operation 316 'getelementptr' 'Layer1_Neurons_CPU_addr_8' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_10 : Operation 317 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_8 = load i10 %Layer1_Neurons_CPU_addr_8" [cnn_lenet.cpp:38]   --->   Operation 317 'load' 'Layer1_Neurons_CPU_load_8' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_10 : Operation 318 [9/14] (3.10ns)   --->   "%urem_ln41 = urem i10 %add_ln41, i10 7" [cnn_lenet.cpp:41]   --->   Operation 318 'urem' 'urem_ln41' <Predicate = (!icmp_ln29)> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 12.3>
ST_11 : Operation 319 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_8 = load i8 %Layer1_Weights_CPU_addr_10" [cnn_lenet.cpp:29]   --->   Operation 319 'load' 'Layer1_Weights_CPU_load_8' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_11 : Operation 320 [1/1] (1.91ns)   --->   "%empty_218 = add i8 %empty, i8 10" [cnn_lenet.cpp:29]   --->   Operation 320 'add' 'empty_218' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 321 [1/1] (0.00ns)   --->   "%p_cast70 = zext i8 %empty_218" [cnn_lenet.cpp:29]   --->   Operation 321 'zext' 'p_cast70' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_11 : Operation 322 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_11 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast70" [cnn_lenet.cpp:29]   --->   Operation 322 'getelementptr' 'Layer1_Weights_CPU_addr_11' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_11 : Operation 323 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_9 = load i8 %Layer1_Weights_CPU_addr_11" [cnn_lenet.cpp:29]   --->   Operation 323 'load' 'Layer1_Weights_CPU_load_9' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_11 : Operation 324 [3/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul27_s" [cnn_lenet.cpp:37]   --->   Operation 324 'fadd' 'somme_2' <Predicate = (!icmp_ln29)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 325 [1/2] (12.3ns)   --->   "%mul27_1_1 = fmul i32 %Layer1_Weights_CPU_load_6, i32 %bitcast_ln38_6" [cnn_lenet.cpp:37]   --->   Operation 325 'fmul' 'mul27_1_1' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 326 [1/1] (0.00ns)   --->   "%bitcast_ln38_7 = bitcast i32 %Layer1_Neurons_CPU_load_7" [cnn_lenet.cpp:38]   --->   Operation 326 'bitcast' 'bitcast_ln38_7' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_11 : Operation 327 [2/2] (12.3ns)   --->   "%mul27_1_2 = fmul i32 %Layer1_Weights_CPU_load_7, i32 %bitcast_ln38_7" [cnn_lenet.cpp:37]   --->   Operation 327 'fmul' 'mul27_1_2' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 328 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_8 = load i10 %Layer1_Neurons_CPU_addr_8" [cnn_lenet.cpp:38]   --->   Operation 328 'load' 'Layer1_Neurons_CPU_load_8' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_11 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node add_ln38_9)   --->   "%or_ln38 = or i5 %tmp_151, i5 1" [cnn_lenet.cpp:38]   --->   Operation 329 'or' 'or_ln38' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_11 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node add_ln38_9)   --->   "%zext_ln38_20_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %or_ln38" [cnn_lenet.cpp:38]   --->   Operation 330 'bitconcatenate' 'zext_ln38_20_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_11 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln38_9)   --->   "%zext_ln38_20 = zext i6 %zext_ln38_20_cast" [cnn_lenet.cpp:38]   --->   Operation 331 'zext' 'zext_ln38_20' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_11 : Operation 332 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln38_9 = add i10 %zext_ln38_20, i10 %empty_234" [cnn_lenet.cpp:38]   --->   Operation 332 'add' 'add_ln38_9' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln38_21 = zext i10 %add_ln38_9" [cnn_lenet.cpp:38]   --->   Operation 333 'zext' 'zext_ln38_21' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_11 : Operation 334 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_9 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln38_21" [cnn_lenet.cpp:38]   --->   Operation 334 'getelementptr' 'Layer1_Neurons_CPU_addr_9' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_11 : Operation 335 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_9 = load i10 %Layer1_Neurons_CPU_addr_9" [cnn_lenet.cpp:38]   --->   Operation 335 'load' 'Layer1_Neurons_CPU_load_9' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_11 : Operation 336 [8/14] (3.10ns)   --->   "%urem_ln41 = urem i10 %add_ln41, i10 7" [cnn_lenet.cpp:41]   --->   Operation 336 'urem' 'urem_ln41' <Predicate = (!icmp_ln29)> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 12.3>
ST_12 : Operation 337 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_9 = load i8 %Layer1_Weights_CPU_addr_11" [cnn_lenet.cpp:29]   --->   Operation 337 'load' 'Layer1_Weights_CPU_load_9' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_12 : Operation 338 [1/1] (1.91ns)   --->   "%empty_219 = add i8 %empty, i8 11" [cnn_lenet.cpp:29]   --->   Operation 338 'add' 'empty_219' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 339 [1/1] (0.00ns)   --->   "%p_cast71 = zext i8 %empty_219" [cnn_lenet.cpp:29]   --->   Operation 339 'zext' 'p_cast71' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_12 : Operation 340 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_12 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast71" [cnn_lenet.cpp:29]   --->   Operation 340 'getelementptr' 'Layer1_Weights_CPU_addr_12' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_12 : Operation 341 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_10 = load i8 %Layer1_Weights_CPU_addr_12" [cnn_lenet.cpp:29]   --->   Operation 341 'load' 'Layer1_Weights_CPU_load_10' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i5 %tmp_151" [cnn_lenet.cpp:38]   --->   Operation 342 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_12 : Operation 343 [2/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul27_s" [cnn_lenet.cpp:37]   --->   Operation 343 'fadd' 'somme_2' <Predicate = (!icmp_ln29)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 344 [1/2] (12.3ns)   --->   "%mul27_1_2 = fmul i32 %Layer1_Weights_CPU_load_7, i32 %bitcast_ln38_7" [cnn_lenet.cpp:37]   --->   Operation 344 'fmul' 'mul27_1_2' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 345 [1/1] (0.00ns)   --->   "%bitcast_ln38_8 = bitcast i32 %Layer1_Neurons_CPU_load_8" [cnn_lenet.cpp:38]   --->   Operation 345 'bitcast' 'bitcast_ln38_8' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_12 : Operation 346 [2/2] (12.3ns)   --->   "%mul27_1_3 = fmul i32 %Layer1_Weights_CPU_load_8, i32 %bitcast_ln38_8" [cnn_lenet.cpp:37]   --->   Operation 346 'fmul' 'mul27_1_3' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 347 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_9 = load i10 %Layer1_Neurons_CPU_addr_9" [cnn_lenet.cpp:38]   --->   Operation 347 'load' 'Layer1_Neurons_CPU_load_9' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_12 : Operation 348 [1/1] (1.87ns)   --->   "%add_ln38_31 = add i7 %zext_ln38_1, i7 58" [cnn_lenet.cpp:38]   --->   Operation 348 'add' 'add_ln38_31' <Predicate = (!icmp_ln29)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln38_22 = zext i7 %add_ln38_31" [cnn_lenet.cpp:38]   --->   Operation 349 'zext' 'zext_ln38_22' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_12 : Operation 350 [1/1] (1.73ns)   --->   "%add_ln38_10 = add i10 %zext_ln38_22, i10 %empty_234" [cnn_lenet.cpp:38]   --->   Operation 350 'add' 'add_ln38_10' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln38_23 = zext i10 %add_ln38_10" [cnn_lenet.cpp:38]   --->   Operation 351 'zext' 'zext_ln38_23' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_12 : Operation 352 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_10 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln38_23" [cnn_lenet.cpp:38]   --->   Operation 352 'getelementptr' 'Layer1_Neurons_CPU_addr_10' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_12 : Operation 353 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_10 = load i10 %Layer1_Neurons_CPU_addr_10" [cnn_lenet.cpp:38]   --->   Operation 353 'load' 'Layer1_Neurons_CPU_load_10' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_12 : Operation 354 [7/14] (3.10ns)   --->   "%urem_ln41 = urem i10 %add_ln41, i10 7" [cnn_lenet.cpp:41]   --->   Operation 354 'urem' 'urem_ln41' <Predicate = (!icmp_ln29)> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 12.3>
ST_13 : Operation 355 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_10 = load i8 %Layer1_Weights_CPU_addr_12" [cnn_lenet.cpp:29]   --->   Operation 355 'load' 'Layer1_Weights_CPU_load_10' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_13 : Operation 356 [1/1] (1.91ns)   --->   "%empty_220 = add i8 %empty, i8 12" [cnn_lenet.cpp:29]   --->   Operation 356 'add' 'empty_220' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 357 [1/1] (0.00ns)   --->   "%p_cast72 = zext i8 %empty_220" [cnn_lenet.cpp:29]   --->   Operation 357 'zext' 'p_cast72' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_13 : Operation 358 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_13 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast72" [cnn_lenet.cpp:29]   --->   Operation 358 'getelementptr' 'Layer1_Weights_CPU_addr_13' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_13 : Operation 359 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_11 = load i8 %Layer1_Weights_CPU_addr_13" [cnn_lenet.cpp:29]   --->   Operation 359 'load' 'Layer1_Weights_CPU_load_11' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_13 : Operation 360 [1/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul27_s" [cnn_lenet.cpp:37]   --->   Operation 360 'fadd' 'somme_2' <Predicate = (!icmp_ln29)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 361 [1/2] (12.3ns)   --->   "%mul27_1_3 = fmul i32 %Layer1_Weights_CPU_load_8, i32 %bitcast_ln38_8" [cnn_lenet.cpp:37]   --->   Operation 361 'fmul' 'mul27_1_3' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 362 [1/1] (0.00ns)   --->   "%bitcast_ln38_9 = bitcast i32 %Layer1_Neurons_CPU_load_9" [cnn_lenet.cpp:38]   --->   Operation 362 'bitcast' 'bitcast_ln38_9' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_13 : Operation 363 [2/2] (12.3ns)   --->   "%mul27_1_4 = fmul i32 %Layer1_Weights_CPU_load_9, i32 %bitcast_ln38_9" [cnn_lenet.cpp:37]   --->   Operation 363 'fmul' 'mul27_1_4' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 364 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_10 = load i10 %Layer1_Neurons_CPU_addr_10" [cnn_lenet.cpp:38]   --->   Operation 364 'load' 'Layer1_Neurons_CPU_load_10' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_13 : Operation 365 [1/1] (1.87ns)   --->   "%add_ln38_32 = add i7 %zext_ln38_1, i7 59" [cnn_lenet.cpp:38]   --->   Operation 365 'add' 'add_ln38_32' <Predicate = (!icmp_ln29)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln38_24 = zext i7 %add_ln38_32" [cnn_lenet.cpp:38]   --->   Operation 366 'zext' 'zext_ln38_24' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_13 : Operation 367 [1/1] (1.73ns)   --->   "%add_ln38_11 = add i10 %zext_ln38_24, i10 %empty_234" [cnn_lenet.cpp:38]   --->   Operation 367 'add' 'add_ln38_11' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln38_25 = zext i10 %add_ln38_11" [cnn_lenet.cpp:38]   --->   Operation 368 'zext' 'zext_ln38_25' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_13 : Operation 369 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_11 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln38_25" [cnn_lenet.cpp:38]   --->   Operation 369 'getelementptr' 'Layer1_Neurons_CPU_addr_11' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_13 : Operation 370 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_11 = load i10 %Layer1_Neurons_CPU_addr_11" [cnn_lenet.cpp:38]   --->   Operation 370 'load' 'Layer1_Neurons_CPU_load_11' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_13 : Operation 371 [6/14] (3.10ns)   --->   "%urem_ln41 = urem i10 %add_ln41, i10 7" [cnn_lenet.cpp:41]   --->   Operation 371 'urem' 'urem_ln41' <Predicate = (!icmp_ln29)> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 12.3>
ST_14 : Operation 372 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_11 = load i8 %Layer1_Weights_CPU_addr_13" [cnn_lenet.cpp:29]   --->   Operation 372 'load' 'Layer1_Weights_CPU_load_11' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_14 : Operation 373 [1/1] (1.91ns)   --->   "%empty_221 = add i8 %empty, i8 13" [cnn_lenet.cpp:29]   --->   Operation 373 'add' 'empty_221' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 374 [1/1] (0.00ns)   --->   "%p_cast73 = zext i8 %empty_221" [cnn_lenet.cpp:29]   --->   Operation 374 'zext' 'p_cast73' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 375 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_14 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast73" [cnn_lenet.cpp:29]   --->   Operation 375 'getelementptr' 'Layer1_Weights_CPU_addr_14' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 376 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_12 = load i8 %Layer1_Weights_CPU_addr_14" [cnn_lenet.cpp:29]   --->   Operation 376 'load' 'Layer1_Weights_CPU_load_12' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_14 : Operation 377 [4/4] (10.5ns)   --->   "%somme_3 = fadd i32 %somme_2, i32 %mul27_5" [cnn_lenet.cpp:37]   --->   Operation 377 'fadd' 'somme_3' <Predicate = (!icmp_ln29)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 378 [1/2] (12.3ns)   --->   "%mul27_1_4 = fmul i32 %Layer1_Weights_CPU_load_9, i32 %bitcast_ln38_9" [cnn_lenet.cpp:37]   --->   Operation 378 'fmul' 'mul27_1_4' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 379 [1/1] (0.00ns)   --->   "%bitcast_ln38_10 = bitcast i32 %Layer1_Neurons_CPU_load_10" [cnn_lenet.cpp:38]   --->   Operation 379 'bitcast' 'bitcast_ln38_10' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 380 [2/2] (12.3ns)   --->   "%mul27_2 = fmul i32 %Layer1_Weights_CPU_load_10, i32 %bitcast_ln38_10" [cnn_lenet.cpp:37]   --->   Operation 380 'fmul' 'mul27_2' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 381 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_11 = load i10 %Layer1_Neurons_CPU_addr_11" [cnn_lenet.cpp:38]   --->   Operation 381 'load' 'Layer1_Neurons_CPU_load_11' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_14 : Operation 382 [1/1] (1.87ns)   --->   "%add_ln38_33 = add i7 %zext_ln38_1, i7 60" [cnn_lenet.cpp:38]   --->   Operation 382 'add' 'add_ln38_33' <Predicate = (!icmp_ln29)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln38_26 = zext i7 %add_ln38_33" [cnn_lenet.cpp:38]   --->   Operation 383 'zext' 'zext_ln38_26' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 384 [1/1] (1.73ns)   --->   "%add_ln38_12 = add i10 %zext_ln38_26, i10 %empty_234" [cnn_lenet.cpp:38]   --->   Operation 384 'add' 'add_ln38_12' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln38_27 = zext i10 %add_ln38_12" [cnn_lenet.cpp:38]   --->   Operation 385 'zext' 'zext_ln38_27' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 386 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_12 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln38_27" [cnn_lenet.cpp:38]   --->   Operation 386 'getelementptr' 'Layer1_Neurons_CPU_addr_12' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 387 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_12 = load i10 %Layer1_Neurons_CPU_addr_12" [cnn_lenet.cpp:38]   --->   Operation 387 'load' 'Layer1_Neurons_CPU_load_12' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_14 : Operation 388 [5/14] (3.10ns)   --->   "%urem_ln41 = urem i10 %add_ln41, i10 7" [cnn_lenet.cpp:41]   --->   Operation 388 'urem' 'urem_ln41' <Predicate = (!icmp_ln29)> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 12.3>
ST_15 : Operation 389 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_12 = load i8 %Layer1_Weights_CPU_addr_14" [cnn_lenet.cpp:29]   --->   Operation 389 'load' 'Layer1_Weights_CPU_load_12' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_15 : Operation 390 [1/1] (1.91ns)   --->   "%empty_222 = add i8 %empty, i8 14" [cnn_lenet.cpp:29]   --->   Operation 390 'add' 'empty_222' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 391 [1/1] (0.00ns)   --->   "%p_cast74 = zext i8 %empty_222" [cnn_lenet.cpp:29]   --->   Operation 391 'zext' 'p_cast74' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_15 : Operation 392 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_15 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast74" [cnn_lenet.cpp:29]   --->   Operation 392 'getelementptr' 'Layer1_Weights_CPU_addr_15' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_15 : Operation 393 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_13 = load i8 %Layer1_Weights_CPU_addr_15" [cnn_lenet.cpp:29]   --->   Operation 393 'load' 'Layer1_Weights_CPU_load_13' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_15 : Operation 394 [3/4] (10.5ns)   --->   "%somme_3 = fadd i32 %somme_2, i32 %mul27_5" [cnn_lenet.cpp:37]   --->   Operation 394 'fadd' 'somme_3' <Predicate = (!icmp_ln29)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 395 [1/2] (12.3ns)   --->   "%mul27_2 = fmul i32 %Layer1_Weights_CPU_load_10, i32 %bitcast_ln38_10" [cnn_lenet.cpp:37]   --->   Operation 395 'fmul' 'mul27_2' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 396 [1/1] (0.00ns)   --->   "%bitcast_ln38_11 = bitcast i32 %Layer1_Neurons_CPU_load_11" [cnn_lenet.cpp:38]   --->   Operation 396 'bitcast' 'bitcast_ln38_11' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_15 : Operation 397 [2/2] (12.3ns)   --->   "%mul27_2_1 = fmul i32 %Layer1_Weights_CPU_load_11, i32 %bitcast_ln38_11" [cnn_lenet.cpp:37]   --->   Operation 397 'fmul' 'mul27_2_1' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 398 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_12 = load i10 %Layer1_Neurons_CPU_addr_12" [cnn_lenet.cpp:38]   --->   Operation 398 'load' 'Layer1_Neurons_CPU_load_12' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_15 : Operation 399 [1/1] (1.87ns)   --->   "%add_ln38_34 = add i7 %zext_ln38_1, i7 61" [cnn_lenet.cpp:38]   --->   Operation 399 'add' 'add_ln38_34' <Predicate = (!icmp_ln29)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln38_28 = zext i7 %add_ln38_34" [cnn_lenet.cpp:38]   --->   Operation 400 'zext' 'zext_ln38_28' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_15 : Operation 401 [1/1] (1.73ns)   --->   "%add_ln38_13 = add i10 %zext_ln38_28, i10 %empty_234" [cnn_lenet.cpp:38]   --->   Operation 401 'add' 'add_ln38_13' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln38_29 = zext i10 %add_ln38_13" [cnn_lenet.cpp:38]   --->   Operation 402 'zext' 'zext_ln38_29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_15 : Operation 403 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_13 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln38_29" [cnn_lenet.cpp:38]   --->   Operation 403 'getelementptr' 'Layer1_Neurons_CPU_addr_13' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_15 : Operation 404 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_13 = load i10 %Layer1_Neurons_CPU_addr_13" [cnn_lenet.cpp:38]   --->   Operation 404 'load' 'Layer1_Neurons_CPU_load_13' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_15 : Operation 405 [4/14] (3.10ns)   --->   "%urem_ln41 = urem i10 %add_ln41, i10 7" [cnn_lenet.cpp:41]   --->   Operation 405 'urem' 'urem_ln41' <Predicate = (!icmp_ln29)> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 12.3>
ST_16 : Operation 406 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_13 = load i8 %Layer1_Weights_CPU_addr_15" [cnn_lenet.cpp:29]   --->   Operation 406 'load' 'Layer1_Weights_CPU_load_13' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_16 : Operation 407 [1/1] (1.91ns)   --->   "%empty_223 = add i8 %empty, i8 15" [cnn_lenet.cpp:29]   --->   Operation 407 'add' 'empty_223' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 408 [1/1] (0.00ns)   --->   "%p_cast75 = zext i8 %empty_223" [cnn_lenet.cpp:29]   --->   Operation 408 'zext' 'p_cast75' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_16 : Operation 409 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_16 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast75" [cnn_lenet.cpp:29]   --->   Operation 409 'getelementptr' 'Layer1_Weights_CPU_addr_16' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_16 : Operation 410 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_14 = load i8 %Layer1_Weights_CPU_addr_16" [cnn_lenet.cpp:29]   --->   Operation 410 'load' 'Layer1_Weights_CPU_load_14' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_16 : Operation 411 [2/4] (10.5ns)   --->   "%somme_3 = fadd i32 %somme_2, i32 %mul27_5" [cnn_lenet.cpp:37]   --->   Operation 411 'fadd' 'somme_3' <Predicate = (!icmp_ln29)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 412 [1/2] (12.3ns)   --->   "%mul27_2_1 = fmul i32 %Layer1_Weights_CPU_load_11, i32 %bitcast_ln38_11" [cnn_lenet.cpp:37]   --->   Operation 412 'fmul' 'mul27_2_1' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 413 [1/1] (0.00ns)   --->   "%bitcast_ln38_12 = bitcast i32 %Layer1_Neurons_CPU_load_12" [cnn_lenet.cpp:38]   --->   Operation 413 'bitcast' 'bitcast_ln38_12' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_16 : Operation 414 [2/2] (12.3ns)   --->   "%mul27_2_2 = fmul i32 %Layer1_Weights_CPU_load_12, i32 %bitcast_ln38_12" [cnn_lenet.cpp:37]   --->   Operation 414 'fmul' 'mul27_2_2' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 415 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_13 = load i10 %Layer1_Neurons_CPU_addr_13" [cnn_lenet.cpp:38]   --->   Operation 415 'load' 'Layer1_Neurons_CPU_load_13' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_16 : Operation 416 [1/1] (1.87ns)   --->   "%add_ln38_35 = add i7 %zext_ln38_1, i7 62" [cnn_lenet.cpp:38]   --->   Operation 416 'add' 'add_ln38_35' <Predicate = (!icmp_ln29)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln38_30 = zext i7 %add_ln38_35" [cnn_lenet.cpp:38]   --->   Operation 417 'zext' 'zext_ln38_30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_16 : Operation 418 [1/1] (1.73ns)   --->   "%add_ln38_14 = add i10 %zext_ln38_30, i10 %empty_234" [cnn_lenet.cpp:38]   --->   Operation 418 'add' 'add_ln38_14' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln38_31 = zext i10 %add_ln38_14" [cnn_lenet.cpp:38]   --->   Operation 419 'zext' 'zext_ln38_31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_16 : Operation 420 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_14 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln38_31" [cnn_lenet.cpp:38]   --->   Operation 420 'getelementptr' 'Layer1_Neurons_CPU_addr_14' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_16 : Operation 421 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_14 = load i10 %Layer1_Neurons_CPU_addr_14" [cnn_lenet.cpp:38]   --->   Operation 421 'load' 'Layer1_Neurons_CPU_load_14' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_16 : Operation 422 [3/14] (3.10ns)   --->   "%urem_ln41 = urem i10 %add_ln41, i10 7" [cnn_lenet.cpp:41]   --->   Operation 422 'urem' 'urem_ln41' <Predicate = (!icmp_ln29)> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 12.3>
ST_17 : Operation 423 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_14 = load i8 %Layer1_Weights_CPU_addr_16" [cnn_lenet.cpp:29]   --->   Operation 423 'load' 'Layer1_Weights_CPU_load_14' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_17 : Operation 424 [1/1] (1.91ns)   --->   "%empty_224 = add i8 %empty, i8 16" [cnn_lenet.cpp:29]   --->   Operation 424 'add' 'empty_224' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 425 [1/1] (0.00ns)   --->   "%p_cast76 = zext i8 %empty_224" [cnn_lenet.cpp:29]   --->   Operation 425 'zext' 'p_cast76' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_17 : Operation 426 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_17 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast76" [cnn_lenet.cpp:29]   --->   Operation 426 'getelementptr' 'Layer1_Weights_CPU_addr_17' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_17 : Operation 427 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_15 = load i8 %Layer1_Weights_CPU_addr_17" [cnn_lenet.cpp:29]   --->   Operation 427 'load' 'Layer1_Weights_CPU_load_15' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_17 : Operation 428 [1/4] (10.5ns)   --->   "%somme_3 = fadd i32 %somme_2, i32 %mul27_5" [cnn_lenet.cpp:37]   --->   Operation 428 'fadd' 'somme_3' <Predicate = (!icmp_ln29)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 429 [1/2] (12.3ns)   --->   "%mul27_2_2 = fmul i32 %Layer1_Weights_CPU_load_12, i32 %bitcast_ln38_12" [cnn_lenet.cpp:37]   --->   Operation 429 'fmul' 'mul27_2_2' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 430 [1/1] (0.00ns)   --->   "%bitcast_ln38_13 = bitcast i32 %Layer1_Neurons_CPU_load_13" [cnn_lenet.cpp:38]   --->   Operation 430 'bitcast' 'bitcast_ln38_13' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_17 : Operation 431 [2/2] (12.3ns)   --->   "%mul27_2_3 = fmul i32 %Layer1_Weights_CPU_load_13, i32 %bitcast_ln38_13" [cnn_lenet.cpp:37]   --->   Operation 431 'fmul' 'mul27_2_3' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 432 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_14 = load i10 %Layer1_Neurons_CPU_addr_14" [cnn_lenet.cpp:38]   --->   Operation 432 'load' 'Layer1_Neurons_CPU_load_14' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_17 : Operation 433 [1/1] (1.87ns)   --->   "%add_ln38_36 = add i7 %zext_ln38_1, i7 87" [cnn_lenet.cpp:38]   --->   Operation 433 'add' 'add_ln38_36' <Predicate = (!icmp_ln29)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln38_32 = zext i7 %add_ln38_36" [cnn_lenet.cpp:38]   --->   Operation 434 'zext' 'zext_ln38_32' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_17 : Operation 435 [1/1] (1.73ns)   --->   "%add_ln38_15 = add i10 %zext_ln38_32, i10 %empty_234" [cnn_lenet.cpp:38]   --->   Operation 435 'add' 'add_ln38_15' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln38_33 = zext i10 %add_ln38_15" [cnn_lenet.cpp:38]   --->   Operation 436 'zext' 'zext_ln38_33' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_17 : Operation 437 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_15 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln38_33" [cnn_lenet.cpp:38]   --->   Operation 437 'getelementptr' 'Layer1_Neurons_CPU_addr_15' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_17 : Operation 438 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_15 = load i10 %Layer1_Neurons_CPU_addr_15" [cnn_lenet.cpp:38]   --->   Operation 438 'load' 'Layer1_Neurons_CPU_load_15' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_17 : Operation 439 [2/14] (3.10ns)   --->   "%urem_ln41 = urem i10 %add_ln41, i10 7" [cnn_lenet.cpp:41]   --->   Operation 439 'urem' 'urem_ln41' <Predicate = (!icmp_ln29)> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 12.3>
ST_18 : Operation 440 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_15 = load i8 %Layer1_Weights_CPU_addr_17" [cnn_lenet.cpp:29]   --->   Operation 440 'load' 'Layer1_Weights_CPU_load_15' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_18 : Operation 441 [1/1] (1.91ns)   --->   "%empty_225 = add i8 %empty, i8 17" [cnn_lenet.cpp:29]   --->   Operation 441 'add' 'empty_225' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 442 [1/1] (0.00ns)   --->   "%p_cast77 = zext i8 %empty_225" [cnn_lenet.cpp:29]   --->   Operation 442 'zext' 'p_cast77' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_18 : Operation 443 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_18 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast77" [cnn_lenet.cpp:29]   --->   Operation 443 'getelementptr' 'Layer1_Weights_CPU_addr_18' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_18 : Operation 444 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_16 = load i8 %Layer1_Weights_CPU_addr_18" [cnn_lenet.cpp:29]   --->   Operation 444 'load' 'Layer1_Weights_CPU_load_16' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_18 : Operation 445 [4/4] (10.5ns)   --->   "%somme_4 = fadd i32 %somme_3, i32 %mul27_6" [cnn_lenet.cpp:37]   --->   Operation 445 'fadd' 'somme_4' <Predicate = (!icmp_ln29)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 446 [1/2] (12.3ns)   --->   "%mul27_2_3 = fmul i32 %Layer1_Weights_CPU_load_13, i32 %bitcast_ln38_13" [cnn_lenet.cpp:37]   --->   Operation 446 'fmul' 'mul27_2_3' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 447 [1/1] (0.00ns)   --->   "%bitcast_ln38_14 = bitcast i32 %Layer1_Neurons_CPU_load_14" [cnn_lenet.cpp:38]   --->   Operation 447 'bitcast' 'bitcast_ln38_14' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_18 : Operation 448 [2/2] (12.3ns)   --->   "%mul27_2_4 = fmul i32 %Layer1_Weights_CPU_load_14, i32 %bitcast_ln38_14" [cnn_lenet.cpp:37]   --->   Operation 448 'fmul' 'mul27_2_4' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 449 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_15 = load i10 %Layer1_Neurons_CPU_addr_15" [cnn_lenet.cpp:38]   --->   Operation 449 'load' 'Layer1_Neurons_CPU_load_15' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_18 : Operation 450 [1/1] (1.87ns)   --->   "%add_ln38_37 = add i7 %zext_ln38_1, i7 88" [cnn_lenet.cpp:38]   --->   Operation 450 'add' 'add_ln38_37' <Predicate = (!icmp_ln29)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln38_34 = zext i7 %add_ln38_37" [cnn_lenet.cpp:38]   --->   Operation 451 'zext' 'zext_ln38_34' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_18 : Operation 452 [1/1] (1.73ns)   --->   "%add_ln38_16 = add i10 %zext_ln38_34, i10 %empty_234" [cnn_lenet.cpp:38]   --->   Operation 452 'add' 'add_ln38_16' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln38_35 = zext i10 %add_ln38_16" [cnn_lenet.cpp:38]   --->   Operation 453 'zext' 'zext_ln38_35' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_18 : Operation 454 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_16 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln38_35" [cnn_lenet.cpp:38]   --->   Operation 454 'getelementptr' 'Layer1_Neurons_CPU_addr_16' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_18 : Operation 455 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_16 = load i10 %Layer1_Neurons_CPU_addr_16" [cnn_lenet.cpp:38]   --->   Operation 455 'load' 'Layer1_Neurons_CPU_load_16' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_18 : Operation 456 [1/14] (3.10ns)   --->   "%urem_ln41 = urem i10 %add_ln41, i10 7" [cnn_lenet.cpp:41]   --->   Operation 456 'urem' 'urem_ln41' <Predicate = (!icmp_ln29)> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i3 %urem_ln41" [cnn_lenet.cpp:41]   --->   Operation 457 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_18 : Operation 458 [1/1] (1.87ns)   --->   "%switch_ln41 = switch i3 %trunc_ln41, void %arrayidx37.case.6, i3 0, void %arrayidx37.case.0, i3 1, void %arrayidx37.case.1, i3 2, void %arrayidx37.case.2, i3 3, void %arrayidx37.case.3, i3 4, void %arrayidx37.case.4, i3 5, void %arrayidx37.case.5" [cnn_lenet.cpp:41]   --->   Operation 458 'switch' 'switch_ln41' <Predicate = (!icmp_ln29)> <Delay = 1.87>

State 19 <SV = 18> <Delay = 12.3>
ST_19 : Operation 459 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_16 = load i8 %Layer1_Weights_CPU_addr_18" [cnn_lenet.cpp:29]   --->   Operation 459 'load' 'Layer1_Weights_CPU_load_16' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_19 : Operation 460 [1/1] (1.91ns)   --->   "%empty_226 = add i8 %empty, i8 18" [cnn_lenet.cpp:29]   --->   Operation 460 'add' 'empty_226' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 461 [1/1] (0.00ns)   --->   "%p_cast78 = zext i8 %empty_226" [cnn_lenet.cpp:29]   --->   Operation 461 'zext' 'p_cast78' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_19 : Operation 462 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_19 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast78" [cnn_lenet.cpp:29]   --->   Operation 462 'getelementptr' 'Layer1_Weights_CPU_addr_19' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_19 : Operation 463 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_17 = load i8 %Layer1_Weights_CPU_addr_19" [cnn_lenet.cpp:29]   --->   Operation 463 'load' 'Layer1_Weights_CPU_load_17' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_19 : Operation 464 [3/4] (10.5ns)   --->   "%somme_4 = fadd i32 %somme_3, i32 %mul27_6" [cnn_lenet.cpp:37]   --->   Operation 464 'fadd' 'somme_4' <Predicate = (!icmp_ln29)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 465 [1/2] (12.3ns)   --->   "%mul27_2_4 = fmul i32 %Layer1_Weights_CPU_load_14, i32 %bitcast_ln38_14" [cnn_lenet.cpp:37]   --->   Operation 465 'fmul' 'mul27_2_4' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 466 [1/1] (0.00ns)   --->   "%bitcast_ln38_15 = bitcast i32 %Layer1_Neurons_CPU_load_15" [cnn_lenet.cpp:38]   --->   Operation 466 'bitcast' 'bitcast_ln38_15' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_19 : Operation 467 [2/2] (12.3ns)   --->   "%mul27_3 = fmul i32 %Layer1_Weights_CPU_load_15, i32 %bitcast_ln38_15" [cnn_lenet.cpp:37]   --->   Operation 467 'fmul' 'mul27_3' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 468 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_16 = load i10 %Layer1_Neurons_CPU_addr_16" [cnn_lenet.cpp:38]   --->   Operation 468 'load' 'Layer1_Neurons_CPU_load_16' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_19 : Operation 469 [1/1] (1.87ns)   --->   "%add_ln38_38 = add i7 %zext_ln38_1, i7 89" [cnn_lenet.cpp:38]   --->   Operation 469 'add' 'add_ln38_38' <Predicate = (!icmp_ln29)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln38_36 = zext i7 %add_ln38_38" [cnn_lenet.cpp:38]   --->   Operation 470 'zext' 'zext_ln38_36' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_19 : Operation 471 [1/1] (1.73ns)   --->   "%add_ln38_17 = add i10 %zext_ln38_36, i10 %empty_234" [cnn_lenet.cpp:38]   --->   Operation 471 'add' 'add_ln38_17' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln38_37 = zext i10 %add_ln38_17" [cnn_lenet.cpp:38]   --->   Operation 472 'zext' 'zext_ln38_37' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_19 : Operation 473 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_17 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln38_37" [cnn_lenet.cpp:38]   --->   Operation 473 'getelementptr' 'Layer1_Neurons_CPU_addr_17' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_19 : Operation 474 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_17 = load i10 %Layer1_Neurons_CPU_addr_17" [cnn_lenet.cpp:38]   --->   Operation 474 'load' 'Layer1_Neurons_CPU_load_17' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 20 <SV = 19> <Delay = 12.3>
ST_20 : Operation 475 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_17 = load i8 %Layer1_Weights_CPU_addr_19" [cnn_lenet.cpp:29]   --->   Operation 475 'load' 'Layer1_Weights_CPU_load_17' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_20 : Operation 476 [1/1] (1.91ns)   --->   "%empty_227 = add i8 %empty, i8 19" [cnn_lenet.cpp:29]   --->   Operation 476 'add' 'empty_227' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 477 [1/1] (0.00ns)   --->   "%p_cast79 = zext i8 %empty_227" [cnn_lenet.cpp:29]   --->   Operation 477 'zext' 'p_cast79' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_20 : Operation 478 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_20 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast79" [cnn_lenet.cpp:29]   --->   Operation 478 'getelementptr' 'Layer1_Weights_CPU_addr_20' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_20 : Operation 479 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_18 = load i8 %Layer1_Weights_CPU_addr_20" [cnn_lenet.cpp:29]   --->   Operation 479 'load' 'Layer1_Weights_CPU_load_18' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_20 : Operation 480 [2/4] (10.5ns)   --->   "%somme_4 = fadd i32 %somme_3, i32 %mul27_6" [cnn_lenet.cpp:37]   --->   Operation 480 'fadd' 'somme_4' <Predicate = (!icmp_ln29)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 481 [1/2] (12.3ns)   --->   "%mul27_3 = fmul i32 %Layer1_Weights_CPU_load_15, i32 %bitcast_ln38_15" [cnn_lenet.cpp:37]   --->   Operation 481 'fmul' 'mul27_3' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 482 [1/1] (0.00ns)   --->   "%bitcast_ln38_16 = bitcast i32 %Layer1_Neurons_CPU_load_16" [cnn_lenet.cpp:38]   --->   Operation 482 'bitcast' 'bitcast_ln38_16' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_20 : Operation 483 [2/2] (12.3ns)   --->   "%mul27_3_1 = fmul i32 %Layer1_Weights_CPU_load_16, i32 %bitcast_ln38_16" [cnn_lenet.cpp:37]   --->   Operation 483 'fmul' 'mul27_3_1' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 484 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_17 = load i10 %Layer1_Neurons_CPU_addr_17" [cnn_lenet.cpp:38]   --->   Operation 484 'load' 'Layer1_Neurons_CPU_load_17' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_20 : Operation 485 [1/1] (1.87ns)   --->   "%add_ln38_39 = add i7 %zext_ln38_1, i7 90" [cnn_lenet.cpp:38]   --->   Operation 485 'add' 'add_ln38_39' <Predicate = (!icmp_ln29)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln38_38 = zext i7 %add_ln38_39" [cnn_lenet.cpp:38]   --->   Operation 486 'zext' 'zext_ln38_38' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_20 : Operation 487 [1/1] (1.73ns)   --->   "%add_ln38_18 = add i10 %zext_ln38_38, i10 %empty_234" [cnn_lenet.cpp:38]   --->   Operation 487 'add' 'add_ln38_18' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln38_39 = zext i10 %add_ln38_18" [cnn_lenet.cpp:38]   --->   Operation 488 'zext' 'zext_ln38_39' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_20 : Operation 489 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_18 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln38_39" [cnn_lenet.cpp:38]   --->   Operation 489 'getelementptr' 'Layer1_Neurons_CPU_addr_18' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_20 : Operation 490 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_18 = load i10 %Layer1_Neurons_CPU_addr_18" [cnn_lenet.cpp:38]   --->   Operation 490 'load' 'Layer1_Neurons_CPU_load_18' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 21 <SV = 20> <Delay = 12.3>
ST_21 : Operation 491 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_18 = load i8 %Layer1_Weights_CPU_addr_20" [cnn_lenet.cpp:29]   --->   Operation 491 'load' 'Layer1_Weights_CPU_load_18' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_21 : Operation 492 [1/1] (1.91ns)   --->   "%empty_228 = add i8 %empty, i8 20" [cnn_lenet.cpp:29]   --->   Operation 492 'add' 'empty_228' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 493 [1/1] (0.00ns)   --->   "%p_cast80 = zext i8 %empty_228" [cnn_lenet.cpp:29]   --->   Operation 493 'zext' 'p_cast80' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_21 : Operation 494 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_21 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast80" [cnn_lenet.cpp:29]   --->   Operation 494 'getelementptr' 'Layer1_Weights_CPU_addr_21' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_21 : Operation 495 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_19 = load i8 %Layer1_Weights_CPU_addr_21" [cnn_lenet.cpp:29]   --->   Operation 495 'load' 'Layer1_Weights_CPU_load_19' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_21 : Operation 496 [1/4] (10.5ns)   --->   "%somme_4 = fadd i32 %somme_3, i32 %mul27_6" [cnn_lenet.cpp:37]   --->   Operation 496 'fadd' 'somme_4' <Predicate = (!icmp_ln29)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 497 [1/2] (12.3ns)   --->   "%mul27_3_1 = fmul i32 %Layer1_Weights_CPU_load_16, i32 %bitcast_ln38_16" [cnn_lenet.cpp:37]   --->   Operation 497 'fmul' 'mul27_3_1' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 498 [1/1] (0.00ns)   --->   "%bitcast_ln38_17 = bitcast i32 %Layer1_Neurons_CPU_load_17" [cnn_lenet.cpp:38]   --->   Operation 498 'bitcast' 'bitcast_ln38_17' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_21 : Operation 499 [2/2] (12.3ns)   --->   "%mul27_3_2 = fmul i32 %Layer1_Weights_CPU_load_17, i32 %bitcast_ln38_17" [cnn_lenet.cpp:37]   --->   Operation 499 'fmul' 'mul27_3_2' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 500 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_18 = load i10 %Layer1_Neurons_CPU_addr_18" [cnn_lenet.cpp:38]   --->   Operation 500 'load' 'Layer1_Neurons_CPU_load_18' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_21 : Operation 501 [1/1] (1.87ns)   --->   "%add_ln38_40 = add i7 %zext_ln38_1, i7 91" [cnn_lenet.cpp:38]   --->   Operation 501 'add' 'add_ln38_40' <Predicate = (!icmp_ln29)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln38_40 = zext i7 %add_ln38_40" [cnn_lenet.cpp:38]   --->   Operation 502 'zext' 'zext_ln38_40' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_21 : Operation 503 [1/1] (1.73ns)   --->   "%add_ln38_19 = add i10 %zext_ln38_40, i10 %empty_234" [cnn_lenet.cpp:38]   --->   Operation 503 'add' 'add_ln38_19' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln38_41 = zext i10 %add_ln38_19" [cnn_lenet.cpp:38]   --->   Operation 504 'zext' 'zext_ln38_41' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_21 : Operation 505 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_19 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln38_41" [cnn_lenet.cpp:38]   --->   Operation 505 'getelementptr' 'Layer1_Neurons_CPU_addr_19' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_21 : Operation 506 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_19 = load i10 %Layer1_Neurons_CPU_addr_19" [cnn_lenet.cpp:38]   --->   Operation 506 'load' 'Layer1_Neurons_CPU_load_19' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 22 <SV = 21> <Delay = 12.3>
ST_22 : Operation 507 [1/1] (1.91ns)   --->   "%empty_208 = add i8 %empty, i8 21" [cnn_lenet.cpp:29]   --->   Operation 507 'add' 'empty_208' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 508 [1/1] (0.00ns)   --->   "%p_cast60 = zext i8 %empty_208" [cnn_lenet.cpp:29]   --->   Operation 508 'zext' 'p_cast60' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_22 : Operation 509 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_1 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast60" [cnn_lenet.cpp:29]   --->   Operation 509 'getelementptr' 'Layer1_Weights_CPU_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_22 : Operation 510 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_19 = load i8 %Layer1_Weights_CPU_addr_21" [cnn_lenet.cpp:29]   --->   Operation 510 'load' 'Layer1_Weights_CPU_load_19' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_22 : Operation 511 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_20 = load i8 %Layer1_Weights_CPU_addr_1" [cnn_lenet.cpp:29]   --->   Operation 511 'load' 'Layer1_Weights_CPU_load_20' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_22 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i5 %tmp_151" [cnn_lenet.cpp:38]   --->   Operation 512 'zext' 'zext_ln38' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_22 : Operation 513 [4/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul27_7" [cnn_lenet.cpp:37]   --->   Operation 513 'fadd' 'somme_5' <Predicate = (!icmp_ln29)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 514 [1/2] (12.3ns)   --->   "%mul27_3_2 = fmul i32 %Layer1_Weights_CPU_load_17, i32 %bitcast_ln38_17" [cnn_lenet.cpp:37]   --->   Operation 514 'fmul' 'mul27_3_2' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 515 [1/1] (0.00ns)   --->   "%bitcast_ln38_18 = bitcast i32 %Layer1_Neurons_CPU_load_18" [cnn_lenet.cpp:38]   --->   Operation 515 'bitcast' 'bitcast_ln38_18' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_22 : Operation 516 [2/2] (12.3ns)   --->   "%mul27_3_3 = fmul i32 %Layer1_Weights_CPU_load_18, i32 %bitcast_ln38_18" [cnn_lenet.cpp:37]   --->   Operation 516 'fmul' 'mul27_3_3' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 517 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_19 = load i10 %Layer1_Neurons_CPU_addr_19" [cnn_lenet.cpp:38]   --->   Operation 517 'load' 'Layer1_Neurons_CPU_load_19' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_22 : Operation 518 [1/1] (1.91ns)   --->   "%add_ln38_41 = add i8 %zext_ln38, i8 116" [cnn_lenet.cpp:38]   --->   Operation 518 'add' 'add_ln38_41' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln38_42 = zext i8 %add_ln38_41" [cnn_lenet.cpp:38]   --->   Operation 519 'zext' 'zext_ln38_42' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_22 : Operation 520 [1/1] (1.73ns)   --->   "%add_ln38_20 = add i10 %zext_ln38_42, i10 %empty_234" [cnn_lenet.cpp:38]   --->   Operation 520 'add' 'add_ln38_20' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln38_43 = zext i10 %add_ln38_20" [cnn_lenet.cpp:38]   --->   Operation 521 'zext' 'zext_ln38_43' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_22 : Operation 522 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_20 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln38_43" [cnn_lenet.cpp:38]   --->   Operation 522 'getelementptr' 'Layer1_Neurons_CPU_addr_20' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_22 : Operation 523 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_20 = load i10 %Layer1_Neurons_CPU_addr_20" [cnn_lenet.cpp:38]   --->   Operation 523 'load' 'Layer1_Neurons_CPU_load_20' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 23 <SV = 22> <Delay = 12.3>
ST_23 : Operation 524 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_20 = load i8 %Layer1_Weights_CPU_addr_1" [cnn_lenet.cpp:29]   --->   Operation 524 'load' 'Layer1_Weights_CPU_load_20' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_23 : Operation 525 [1/1] (1.91ns)   --->   "%empty_229 = add i8 %empty, i8 22" [cnn_lenet.cpp:29]   --->   Operation 525 'add' 'empty_229' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 526 [1/1] (0.00ns)   --->   "%p_cast81 = zext i8 %empty_229" [cnn_lenet.cpp:29]   --->   Operation 526 'zext' 'p_cast81' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_23 : Operation 527 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_22 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast81" [cnn_lenet.cpp:29]   --->   Operation 527 'getelementptr' 'Layer1_Weights_CPU_addr_22' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_23 : Operation 528 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_21 = load i8 %Layer1_Weights_CPU_addr_22" [cnn_lenet.cpp:29]   --->   Operation 528 'load' 'Layer1_Weights_CPU_load_21' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_23 : Operation 529 [3/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul27_7" [cnn_lenet.cpp:37]   --->   Operation 529 'fadd' 'somme_5' <Predicate = (!icmp_ln29)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 530 [1/2] (12.3ns)   --->   "%mul27_3_3 = fmul i32 %Layer1_Weights_CPU_load_18, i32 %bitcast_ln38_18" [cnn_lenet.cpp:37]   --->   Operation 530 'fmul' 'mul27_3_3' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 531 [1/1] (0.00ns)   --->   "%bitcast_ln38_19 = bitcast i32 %Layer1_Neurons_CPU_load_19" [cnn_lenet.cpp:38]   --->   Operation 531 'bitcast' 'bitcast_ln38_19' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_23 : Operation 532 [2/2] (12.3ns)   --->   "%mul27_3_4 = fmul i32 %Layer1_Weights_CPU_load_19, i32 %bitcast_ln38_19" [cnn_lenet.cpp:37]   --->   Operation 532 'fmul' 'mul27_3_4' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 533 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_20 = load i10 %Layer1_Neurons_CPU_addr_20" [cnn_lenet.cpp:38]   --->   Operation 533 'load' 'Layer1_Neurons_CPU_load_20' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_23 : Operation 534 [1/1] (1.91ns)   --->   "%add_ln38_42 = add i8 %zext_ln38, i8 117" [cnn_lenet.cpp:38]   --->   Operation 534 'add' 'add_ln38_42' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln38_44 = zext i8 %add_ln38_42" [cnn_lenet.cpp:38]   --->   Operation 535 'zext' 'zext_ln38_44' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_23 : Operation 536 [1/1] (1.73ns)   --->   "%add_ln38_21 = add i10 %zext_ln38_44, i10 %empty_234" [cnn_lenet.cpp:38]   --->   Operation 536 'add' 'add_ln38_21' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln38_45 = zext i10 %add_ln38_21" [cnn_lenet.cpp:38]   --->   Operation 537 'zext' 'zext_ln38_45' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_23 : Operation 538 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_21 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln38_45" [cnn_lenet.cpp:38]   --->   Operation 538 'getelementptr' 'Layer1_Neurons_CPU_addr_21' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_23 : Operation 539 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_21 = load i10 %Layer1_Neurons_CPU_addr_21" [cnn_lenet.cpp:38]   --->   Operation 539 'load' 'Layer1_Neurons_CPU_load_21' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 24 <SV = 23> <Delay = 12.3>
ST_24 : Operation 540 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_21 = load i8 %Layer1_Weights_CPU_addr_22" [cnn_lenet.cpp:29]   --->   Operation 540 'load' 'Layer1_Weights_CPU_load_21' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_24 : Operation 541 [1/1] (1.91ns)   --->   "%empty_230 = add i8 %empty, i8 23" [cnn_lenet.cpp:29]   --->   Operation 541 'add' 'empty_230' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 542 [1/1] (0.00ns)   --->   "%p_cast82 = zext i8 %empty_230" [cnn_lenet.cpp:29]   --->   Operation 542 'zext' 'p_cast82' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_24 : Operation 543 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_23 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast82" [cnn_lenet.cpp:29]   --->   Operation 543 'getelementptr' 'Layer1_Weights_CPU_addr_23' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_24 : Operation 544 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_22 = load i8 %Layer1_Weights_CPU_addr_23" [cnn_lenet.cpp:29]   --->   Operation 544 'load' 'Layer1_Weights_CPU_load_22' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_24 : Operation 545 [2/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul27_7" [cnn_lenet.cpp:37]   --->   Operation 545 'fadd' 'somme_5' <Predicate = (!icmp_ln29)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 546 [1/2] (12.3ns)   --->   "%mul27_3_4 = fmul i32 %Layer1_Weights_CPU_load_19, i32 %bitcast_ln38_19" [cnn_lenet.cpp:37]   --->   Operation 546 'fmul' 'mul27_3_4' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 547 [1/1] (0.00ns)   --->   "%bitcast_ln38_20 = bitcast i32 %Layer1_Neurons_CPU_load_20" [cnn_lenet.cpp:38]   --->   Operation 547 'bitcast' 'bitcast_ln38_20' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_24 : Operation 548 [2/2] (12.3ns)   --->   "%mul27_4 = fmul i32 %Layer1_Weights_CPU_load_20, i32 %bitcast_ln38_20" [cnn_lenet.cpp:37]   --->   Operation 548 'fmul' 'mul27_4' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 549 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_21 = load i10 %Layer1_Neurons_CPU_addr_21" [cnn_lenet.cpp:38]   --->   Operation 549 'load' 'Layer1_Neurons_CPU_load_21' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_24 : Operation 550 [1/1] (1.91ns)   --->   "%add_ln38_43 = add i8 %zext_ln38, i8 118" [cnn_lenet.cpp:38]   --->   Operation 550 'add' 'add_ln38_43' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln38_46 = zext i8 %add_ln38_43" [cnn_lenet.cpp:38]   --->   Operation 551 'zext' 'zext_ln38_46' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_24 : Operation 552 [1/1] (1.73ns)   --->   "%add_ln38_22 = add i10 %zext_ln38_46, i10 %empty_234" [cnn_lenet.cpp:38]   --->   Operation 552 'add' 'add_ln38_22' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln38_47 = zext i10 %add_ln38_22" [cnn_lenet.cpp:38]   --->   Operation 553 'zext' 'zext_ln38_47' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_24 : Operation 554 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_22 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln38_47" [cnn_lenet.cpp:38]   --->   Operation 554 'getelementptr' 'Layer1_Neurons_CPU_addr_22' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_24 : Operation 555 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_22 = load i10 %Layer1_Neurons_CPU_addr_22" [cnn_lenet.cpp:38]   --->   Operation 555 'load' 'Layer1_Neurons_CPU_load_22' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 25 <SV = 24> <Delay = 12.3>
ST_25 : Operation 556 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_22 = load i8 %Layer1_Weights_CPU_addr_23" [cnn_lenet.cpp:29]   --->   Operation 556 'load' 'Layer1_Weights_CPU_load_22' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_25 : Operation 557 [1/1] (1.91ns)   --->   "%empty_231 = add i8 %empty, i8 24" [cnn_lenet.cpp:29]   --->   Operation 557 'add' 'empty_231' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 558 [1/1] (0.00ns)   --->   "%p_cast83 = zext i8 %empty_231" [cnn_lenet.cpp:29]   --->   Operation 558 'zext' 'p_cast83' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_25 : Operation 559 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_24 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast83" [cnn_lenet.cpp:29]   --->   Operation 559 'getelementptr' 'Layer1_Weights_CPU_addr_24' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_25 : Operation 560 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_23 = load i8 %Layer1_Weights_CPU_addr_24" [cnn_lenet.cpp:29]   --->   Operation 560 'load' 'Layer1_Weights_CPU_load_23' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_25 : Operation 561 [1/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul27_7" [cnn_lenet.cpp:37]   --->   Operation 561 'fadd' 'somme_5' <Predicate = (!icmp_ln29)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 562 [1/2] (12.3ns)   --->   "%mul27_4 = fmul i32 %Layer1_Weights_CPU_load_20, i32 %bitcast_ln38_20" [cnn_lenet.cpp:37]   --->   Operation 562 'fmul' 'mul27_4' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 563 [1/1] (0.00ns)   --->   "%bitcast_ln38_21 = bitcast i32 %Layer1_Neurons_CPU_load_21" [cnn_lenet.cpp:38]   --->   Operation 563 'bitcast' 'bitcast_ln38_21' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_25 : Operation 564 [2/2] (12.3ns)   --->   "%mul27_4_1 = fmul i32 %Layer1_Weights_CPU_load_21, i32 %bitcast_ln38_21" [cnn_lenet.cpp:37]   --->   Operation 564 'fmul' 'mul27_4_1' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 565 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_22 = load i10 %Layer1_Neurons_CPU_addr_22" [cnn_lenet.cpp:38]   --->   Operation 565 'load' 'Layer1_Neurons_CPU_load_22' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_25 : Operation 566 [1/1] (1.91ns)   --->   "%add_ln38_44 = add i8 %zext_ln38, i8 119" [cnn_lenet.cpp:38]   --->   Operation 566 'add' 'add_ln38_44' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln38_48 = zext i8 %add_ln38_44" [cnn_lenet.cpp:38]   --->   Operation 567 'zext' 'zext_ln38_48' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_25 : Operation 568 [1/1] (1.73ns)   --->   "%add_ln38_23 = add i10 %zext_ln38_48, i10 %empty_234" [cnn_lenet.cpp:38]   --->   Operation 568 'add' 'add_ln38_23' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln38_49 = zext i10 %add_ln38_23" [cnn_lenet.cpp:38]   --->   Operation 569 'zext' 'zext_ln38_49' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_25 : Operation 570 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_23 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln38_49" [cnn_lenet.cpp:38]   --->   Operation 570 'getelementptr' 'Layer1_Neurons_CPU_addr_23' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_25 : Operation 571 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_23 = load i10 %Layer1_Neurons_CPU_addr_23" [cnn_lenet.cpp:38]   --->   Operation 571 'load' 'Layer1_Neurons_CPU_load_23' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_25 : Operation 572 [1/1] (1.91ns)   --->   "%add_ln38_45 = add i8 %zext_ln38, i8 120" [cnn_lenet.cpp:38]   --->   Operation 572 'add' 'add_ln38_45' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln38_50 = zext i8 %add_ln38_45" [cnn_lenet.cpp:38]   --->   Operation 573 'zext' 'zext_ln38_50' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_25 : Operation 574 [1/1] (1.73ns)   --->   "%add_ln38_24 = add i10 %zext_ln38_50, i10 %empty_234" [cnn_lenet.cpp:38]   --->   Operation 574 'add' 'add_ln38_24' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 12.3>
ST_26 : Operation 575 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_23 = load i8 %Layer1_Weights_CPU_addr_24" [cnn_lenet.cpp:29]   --->   Operation 575 'load' 'Layer1_Weights_CPU_load_23' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_26 : Operation 576 [1/1] (1.91ns)   --->   "%empty_232 = add i8 %empty, i8 25" [cnn_lenet.cpp:29]   --->   Operation 576 'add' 'empty_232' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 577 [1/1] (0.00ns)   --->   "%p_cast84 = zext i8 %empty_232" [cnn_lenet.cpp:29]   --->   Operation 577 'zext' 'p_cast84' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_26 : Operation 578 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_25 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast84" [cnn_lenet.cpp:29]   --->   Operation 578 'getelementptr' 'Layer1_Weights_CPU_addr_25' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_26 : Operation 579 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_24 = load i8 %Layer1_Weights_CPU_addr_25" [cnn_lenet.cpp:29]   --->   Operation 579 'load' 'Layer1_Weights_CPU_load_24' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_26 : Operation 580 [4/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul27_1" [cnn_lenet.cpp:37]   --->   Operation 580 'fadd' 'somme_6' <Predicate = (!icmp_ln29)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 581 [1/2] (12.3ns)   --->   "%mul27_4_1 = fmul i32 %Layer1_Weights_CPU_load_21, i32 %bitcast_ln38_21" [cnn_lenet.cpp:37]   --->   Operation 581 'fmul' 'mul27_4_1' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 582 [1/1] (0.00ns)   --->   "%bitcast_ln38_22 = bitcast i32 %Layer1_Neurons_CPU_load_22" [cnn_lenet.cpp:38]   --->   Operation 582 'bitcast' 'bitcast_ln38_22' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_26 : Operation 583 [2/2] (12.3ns)   --->   "%mul27_4_2 = fmul i32 %Layer1_Weights_CPU_load_22, i32 %bitcast_ln38_22" [cnn_lenet.cpp:37]   --->   Operation 583 'fmul' 'mul27_4_2' <Predicate = (!icmp_ln29)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 584 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_23 = load i10 %Layer1_Neurons_CPU_addr_23" [cnn_lenet.cpp:38]   --->   Operation 584 'load' 'Layer1_Neurons_CPU_load_23' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_26 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln38_51 = zext i10 %add_ln38_24" [cnn_lenet.cpp:38]   --->   Operation 585 'zext' 'zext_ln38_51' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_26 : Operation 586 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_24 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln38_51" [cnn_lenet.cpp:38]   --->   Operation 586 'getelementptr' 'Layer1_Neurons_CPU_addr_24' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_26 : Operation 587 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_24 = load i10 %Layer1_Neurons_CPU_addr_24" [cnn_lenet.cpp:38]   --->   Operation 587 'load' 'Layer1_Neurons_CPU_load_24' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 27 <SV = 26> <Delay = 12.3>
ST_27 : Operation 588 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_24 = load i8 %Layer1_Weights_CPU_addr_25" [cnn_lenet.cpp:29]   --->   Operation 588 'load' 'Layer1_Weights_CPU_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_27 : Operation 589 [3/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul27_1" [cnn_lenet.cpp:37]   --->   Operation 589 'fadd' 'somme_6' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 590 [1/2] (12.3ns)   --->   "%mul27_4_2 = fmul i32 %Layer1_Weights_CPU_load_22, i32 %bitcast_ln38_22" [cnn_lenet.cpp:37]   --->   Operation 590 'fmul' 'mul27_4_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 591 [1/1] (0.00ns)   --->   "%bitcast_ln38_23 = bitcast i32 %Layer1_Neurons_CPU_load_23" [cnn_lenet.cpp:38]   --->   Operation 591 'bitcast' 'bitcast_ln38_23' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 592 [2/2] (12.3ns)   --->   "%mul27_4_3 = fmul i32 %Layer1_Weights_CPU_load_23, i32 %bitcast_ln38_23" [cnn_lenet.cpp:37]   --->   Operation 592 'fmul' 'mul27_4_3' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 593 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_24 = load i10 %Layer1_Neurons_CPU_addr_24" [cnn_lenet.cpp:38]   --->   Operation 593 'load' 'Layer1_Neurons_CPU_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 28 <SV = 27> <Delay = 12.3>
ST_28 : Operation 594 [2/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul27_1" [cnn_lenet.cpp:37]   --->   Operation 594 'fadd' 'somme_6' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 595 [1/2] (12.3ns)   --->   "%mul27_4_3 = fmul i32 %Layer1_Weights_CPU_load_23, i32 %bitcast_ln38_23" [cnn_lenet.cpp:37]   --->   Operation 595 'fmul' 'mul27_4_3' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 596 [1/1] (0.00ns)   --->   "%bitcast_ln38_24 = bitcast i32 %Layer1_Neurons_CPU_load_24" [cnn_lenet.cpp:38]   --->   Operation 596 'bitcast' 'bitcast_ln38_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 597 [2/2] (12.3ns)   --->   "%mul27_4_4 = fmul i32 %Layer1_Weights_CPU_load_24, i32 %bitcast_ln38_24" [cnn_lenet.cpp:37]   --->   Operation 597 'fmul' 'mul27_4_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 12.3>
ST_29 : Operation 598 [1/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul27_1" [cnn_lenet.cpp:37]   --->   Operation 598 'fadd' 'somme_6' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 599 [1/2] (12.3ns)   --->   "%mul27_4_4 = fmul i32 %Layer1_Weights_CPU_load_24, i32 %bitcast_ln38_24" [cnn_lenet.cpp:37]   --->   Operation 599 'fmul' 'mul27_4_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 10.5>
ST_30 : Operation 600 [4/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul27_1_1" [cnn_lenet.cpp:37]   --->   Operation 600 'fadd' 'somme_7' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 10.5>
ST_31 : Operation 601 [3/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul27_1_1" [cnn_lenet.cpp:37]   --->   Operation 601 'fadd' 'somme_7' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 10.5>
ST_32 : Operation 602 [2/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul27_1_1" [cnn_lenet.cpp:37]   --->   Operation 602 'fadd' 'somme_7' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 10.5>
ST_33 : Operation 603 [1/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul27_1_1" [cnn_lenet.cpp:37]   --->   Operation 603 'fadd' 'somme_7' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 10.5>
ST_34 : Operation 604 [4/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul27_1_2" [cnn_lenet.cpp:37]   --->   Operation 604 'fadd' 'somme_8' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 10.5>
ST_35 : Operation 605 [3/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul27_1_2" [cnn_lenet.cpp:37]   --->   Operation 605 'fadd' 'somme_8' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 10.5>
ST_36 : Operation 606 [2/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul27_1_2" [cnn_lenet.cpp:37]   --->   Operation 606 'fadd' 'somme_8' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 10.5>
ST_37 : Operation 607 [1/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul27_1_2" [cnn_lenet.cpp:37]   --->   Operation 607 'fadd' 'somme_8' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 10.5>
ST_38 : Operation 608 [4/4] (10.5ns)   --->   "%somme_9 = fadd i32 %somme_8, i32 %mul27_1_3" [cnn_lenet.cpp:37]   --->   Operation 608 'fadd' 'somme_9' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 10.5>
ST_39 : Operation 609 [3/4] (10.5ns)   --->   "%somme_9 = fadd i32 %somme_8, i32 %mul27_1_3" [cnn_lenet.cpp:37]   --->   Operation 609 'fadd' 'somme_9' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 10.5>
ST_40 : Operation 610 [2/4] (10.5ns)   --->   "%somme_9 = fadd i32 %somme_8, i32 %mul27_1_3" [cnn_lenet.cpp:37]   --->   Operation 610 'fadd' 'somme_9' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 10.5>
ST_41 : Operation 611 [1/4] (10.5ns)   --->   "%somme_9 = fadd i32 %somme_8, i32 %mul27_1_3" [cnn_lenet.cpp:37]   --->   Operation 611 'fadd' 'somme_9' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 10.5>
ST_42 : Operation 612 [4/4] (10.5ns)   --->   "%somme_151 = fadd i32 %somme_9, i32 %mul27_1_4" [cnn_lenet.cpp:37]   --->   Operation 612 'fadd' 'somme_151' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 10.5>
ST_43 : Operation 613 [3/4] (10.5ns)   --->   "%somme_151 = fadd i32 %somme_9, i32 %mul27_1_4" [cnn_lenet.cpp:37]   --->   Operation 613 'fadd' 'somme_151' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 10.5>
ST_44 : Operation 614 [2/4] (10.5ns)   --->   "%somme_151 = fadd i32 %somme_9, i32 %mul27_1_4" [cnn_lenet.cpp:37]   --->   Operation 614 'fadd' 'somme_151' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 10.5>
ST_45 : Operation 615 [1/4] (10.5ns)   --->   "%somme_151 = fadd i32 %somme_9, i32 %mul27_1_4" [cnn_lenet.cpp:37]   --->   Operation 615 'fadd' 'somme_151' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 10.5>
ST_46 : Operation 616 [4/4] (10.5ns)   --->   "%somme_152 = fadd i32 %somme_151, i32 %mul27_2" [cnn_lenet.cpp:37]   --->   Operation 616 'fadd' 'somme_152' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 10.5>
ST_47 : Operation 617 [3/4] (10.5ns)   --->   "%somme_152 = fadd i32 %somme_151, i32 %mul27_2" [cnn_lenet.cpp:37]   --->   Operation 617 'fadd' 'somme_152' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 10.5>
ST_48 : Operation 618 [2/4] (10.5ns)   --->   "%somme_152 = fadd i32 %somme_151, i32 %mul27_2" [cnn_lenet.cpp:37]   --->   Operation 618 'fadd' 'somme_152' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 10.5>
ST_49 : Operation 619 [1/4] (10.5ns)   --->   "%somme_152 = fadd i32 %somme_151, i32 %mul27_2" [cnn_lenet.cpp:37]   --->   Operation 619 'fadd' 'somme_152' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 10.5>
ST_50 : Operation 620 [4/4] (10.5ns)   --->   "%somme_153 = fadd i32 %somme_152, i32 %mul27_2_1" [cnn_lenet.cpp:37]   --->   Operation 620 'fadd' 'somme_153' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 10.5>
ST_51 : Operation 621 [3/4] (10.5ns)   --->   "%somme_153 = fadd i32 %somme_152, i32 %mul27_2_1" [cnn_lenet.cpp:37]   --->   Operation 621 'fadd' 'somme_153' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 10.5>
ST_52 : Operation 622 [2/4] (10.5ns)   --->   "%somme_153 = fadd i32 %somme_152, i32 %mul27_2_1" [cnn_lenet.cpp:37]   --->   Operation 622 'fadd' 'somme_153' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 10.5>
ST_53 : Operation 623 [1/4] (10.5ns)   --->   "%somme_153 = fadd i32 %somme_152, i32 %mul27_2_1" [cnn_lenet.cpp:37]   --->   Operation 623 'fadd' 'somme_153' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 10.5>
ST_54 : Operation 624 [4/4] (10.5ns)   --->   "%somme_154 = fadd i32 %somme_153, i32 %mul27_2_2" [cnn_lenet.cpp:37]   --->   Operation 624 'fadd' 'somme_154' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 10.5>
ST_55 : Operation 625 [3/4] (10.5ns)   --->   "%somme_154 = fadd i32 %somme_153, i32 %mul27_2_2" [cnn_lenet.cpp:37]   --->   Operation 625 'fadd' 'somme_154' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 10.5>
ST_56 : Operation 626 [2/4] (10.5ns)   --->   "%somme_154 = fadd i32 %somme_153, i32 %mul27_2_2" [cnn_lenet.cpp:37]   --->   Operation 626 'fadd' 'somme_154' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 10.5>
ST_57 : Operation 627 [1/4] (10.5ns)   --->   "%somme_154 = fadd i32 %somme_153, i32 %mul27_2_2" [cnn_lenet.cpp:37]   --->   Operation 627 'fadd' 'somme_154' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 0.00>

State 59 <SV = 58> <Delay = 10.5>
ST_59 : Operation 628 [4/4] (10.5ns)   --->   "%somme_155 = fadd i32 %somme_154, i32 %mul27_2_3" [cnn_lenet.cpp:37]   --->   Operation 628 'fadd' 'somme_155' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 10.5>
ST_60 : Operation 629 [3/4] (10.5ns)   --->   "%somme_155 = fadd i32 %somme_154, i32 %mul27_2_3" [cnn_lenet.cpp:37]   --->   Operation 629 'fadd' 'somme_155' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 10.5>
ST_61 : Operation 630 [2/4] (10.5ns)   --->   "%somme_155 = fadd i32 %somme_154, i32 %mul27_2_3" [cnn_lenet.cpp:37]   --->   Operation 630 'fadd' 'somme_155' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 10.5>
ST_62 : Operation 631 [1/4] (10.5ns)   --->   "%somme_155 = fadd i32 %somme_154, i32 %mul27_2_3" [cnn_lenet.cpp:37]   --->   Operation 631 'fadd' 'somme_155' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 10.5>
ST_63 : Operation 632 [4/4] (10.5ns)   --->   "%somme_156 = fadd i32 %somme_155, i32 %mul27_2_4" [cnn_lenet.cpp:37]   --->   Operation 632 'fadd' 'somme_156' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 10.5>
ST_64 : Operation 633 [3/4] (10.5ns)   --->   "%somme_156 = fadd i32 %somme_155, i32 %mul27_2_4" [cnn_lenet.cpp:37]   --->   Operation 633 'fadd' 'somme_156' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 10.5>
ST_65 : Operation 634 [2/4] (10.5ns)   --->   "%somme_156 = fadd i32 %somme_155, i32 %mul27_2_4" [cnn_lenet.cpp:37]   --->   Operation 634 'fadd' 'somme_156' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 10.5>
ST_66 : Operation 635 [1/4] (10.5ns)   --->   "%somme_156 = fadd i32 %somme_155, i32 %mul27_2_4" [cnn_lenet.cpp:37]   --->   Operation 635 'fadd' 'somme_156' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 10.5>
ST_67 : Operation 636 [4/4] (10.5ns)   --->   "%somme_157 = fadd i32 %somme_156, i32 %mul27_3" [cnn_lenet.cpp:37]   --->   Operation 636 'fadd' 'somme_157' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 10.5>
ST_68 : Operation 637 [3/4] (10.5ns)   --->   "%somme_157 = fadd i32 %somme_156, i32 %mul27_3" [cnn_lenet.cpp:37]   --->   Operation 637 'fadd' 'somme_157' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 10.5>
ST_69 : Operation 638 [2/4] (10.5ns)   --->   "%somme_157 = fadd i32 %somme_156, i32 %mul27_3" [cnn_lenet.cpp:37]   --->   Operation 638 'fadd' 'somme_157' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 10.5>
ST_70 : Operation 639 [1/4] (10.5ns)   --->   "%somme_157 = fadd i32 %somme_156, i32 %mul27_3" [cnn_lenet.cpp:37]   --->   Operation 639 'fadd' 'somme_157' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 10.5>
ST_71 : Operation 640 [4/4] (10.5ns)   --->   "%somme_158 = fadd i32 %somme_157, i32 %mul27_3_1" [cnn_lenet.cpp:37]   --->   Operation 640 'fadd' 'somme_158' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 10.5>
ST_72 : Operation 641 [3/4] (10.5ns)   --->   "%somme_158 = fadd i32 %somme_157, i32 %mul27_3_1" [cnn_lenet.cpp:37]   --->   Operation 641 'fadd' 'somme_158' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 10.5>
ST_73 : Operation 642 [2/4] (10.5ns)   --->   "%somme_158 = fadd i32 %somme_157, i32 %mul27_3_1" [cnn_lenet.cpp:37]   --->   Operation 642 'fadd' 'somme_158' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 10.5>
ST_74 : Operation 643 [1/4] (10.5ns)   --->   "%somme_158 = fadd i32 %somme_157, i32 %mul27_3_1" [cnn_lenet.cpp:37]   --->   Operation 643 'fadd' 'somme_158' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 10.5>
ST_75 : Operation 644 [4/4] (10.5ns)   --->   "%somme_159 = fadd i32 %somme_158, i32 %mul27_3_2" [cnn_lenet.cpp:37]   --->   Operation 644 'fadd' 'somme_159' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 10.5>
ST_76 : Operation 645 [3/4] (10.5ns)   --->   "%somme_159 = fadd i32 %somme_158, i32 %mul27_3_2" [cnn_lenet.cpp:37]   --->   Operation 645 'fadd' 'somme_159' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 10.5>
ST_77 : Operation 646 [2/4] (10.5ns)   --->   "%somme_159 = fadd i32 %somme_158, i32 %mul27_3_2" [cnn_lenet.cpp:37]   --->   Operation 646 'fadd' 'somme_159' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 10.5>
ST_78 : Operation 647 [1/4] (10.5ns)   --->   "%somme_159 = fadd i32 %somme_158, i32 %mul27_3_2" [cnn_lenet.cpp:37]   --->   Operation 647 'fadd' 'somme_159' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 10.5>
ST_79 : Operation 648 [4/4] (10.5ns)   --->   "%somme_160 = fadd i32 %somme_159, i32 %mul27_3_3" [cnn_lenet.cpp:37]   --->   Operation 648 'fadd' 'somme_160' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 10.5>
ST_80 : Operation 649 [3/4] (10.5ns)   --->   "%somme_160 = fadd i32 %somme_159, i32 %mul27_3_3" [cnn_lenet.cpp:37]   --->   Operation 649 'fadd' 'somme_160' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 10.5>
ST_81 : Operation 650 [2/4] (10.5ns)   --->   "%somme_160 = fadd i32 %somme_159, i32 %mul27_3_3" [cnn_lenet.cpp:37]   --->   Operation 650 'fadd' 'somme_160' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 10.5>
ST_82 : Operation 651 [1/4] (10.5ns)   --->   "%somme_160 = fadd i32 %somme_159, i32 %mul27_3_3" [cnn_lenet.cpp:37]   --->   Operation 651 'fadd' 'somme_160' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 10.5>
ST_83 : Operation 652 [4/4] (10.5ns)   --->   "%somme_161 = fadd i32 %somme_160, i32 %mul27_3_4" [cnn_lenet.cpp:37]   --->   Operation 652 'fadd' 'somme_161' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 10.5>
ST_84 : Operation 653 [3/4] (10.5ns)   --->   "%somme_161 = fadd i32 %somme_160, i32 %mul27_3_4" [cnn_lenet.cpp:37]   --->   Operation 653 'fadd' 'somme_161' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 10.5>
ST_85 : Operation 654 [2/4] (10.5ns)   --->   "%somme_161 = fadd i32 %somme_160, i32 %mul27_3_4" [cnn_lenet.cpp:37]   --->   Operation 654 'fadd' 'somme_161' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 10.5>
ST_86 : Operation 655 [1/4] (10.5ns)   --->   "%somme_161 = fadd i32 %somme_160, i32 %mul27_3_4" [cnn_lenet.cpp:37]   --->   Operation 655 'fadd' 'somme_161' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 10.5>
ST_87 : Operation 656 [4/4] (10.5ns)   --->   "%somme_162 = fadd i32 %somme_161, i32 %mul27_4" [cnn_lenet.cpp:37]   --->   Operation 656 'fadd' 'somme_162' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 10.5>
ST_88 : Operation 657 [3/4] (10.5ns)   --->   "%somme_162 = fadd i32 %somme_161, i32 %mul27_4" [cnn_lenet.cpp:37]   --->   Operation 657 'fadd' 'somme_162' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 10.5>
ST_89 : Operation 658 [2/4] (10.5ns)   --->   "%somme_162 = fadd i32 %somme_161, i32 %mul27_4" [cnn_lenet.cpp:37]   --->   Operation 658 'fadd' 'somme_162' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 10.5>
ST_90 : Operation 659 [1/4] (10.5ns)   --->   "%somme_162 = fadd i32 %somme_161, i32 %mul27_4" [cnn_lenet.cpp:37]   --->   Operation 659 'fadd' 'somme_162' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 714 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 714 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 91 <SV = 90> <Delay = 10.5>
ST_91 : Operation 660 [4/4] (10.5ns)   --->   "%somme_163 = fadd i32 %somme_162, i32 %mul27_4_1" [cnn_lenet.cpp:37]   --->   Operation 660 'fadd' 'somme_163' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 10.5>
ST_92 : Operation 661 [3/4] (10.5ns)   --->   "%somme_163 = fadd i32 %somme_162, i32 %mul27_4_1" [cnn_lenet.cpp:37]   --->   Operation 661 'fadd' 'somme_163' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 10.5>
ST_93 : Operation 662 [2/4] (10.5ns)   --->   "%somme_163 = fadd i32 %somme_162, i32 %mul27_4_1" [cnn_lenet.cpp:37]   --->   Operation 662 'fadd' 'somme_163' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 10.5>
ST_94 : Operation 663 [1/4] (10.5ns)   --->   "%somme_163 = fadd i32 %somme_162, i32 %mul27_4_1" [cnn_lenet.cpp:37]   --->   Operation 663 'fadd' 'somme_163' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 10.5>
ST_95 : Operation 664 [4/4] (10.5ns)   --->   "%somme_164 = fadd i32 %somme_163, i32 %mul27_4_2" [cnn_lenet.cpp:37]   --->   Operation 664 'fadd' 'somme_164' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 10.5>
ST_96 : Operation 665 [3/4] (10.5ns)   --->   "%somme_164 = fadd i32 %somme_163, i32 %mul27_4_2" [cnn_lenet.cpp:37]   --->   Operation 665 'fadd' 'somme_164' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 10.5>
ST_97 : Operation 666 [2/4] (10.5ns)   --->   "%somme_164 = fadd i32 %somme_163, i32 %mul27_4_2" [cnn_lenet.cpp:37]   --->   Operation 666 'fadd' 'somme_164' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 10.5>
ST_98 : Operation 667 [1/4] (10.5ns)   --->   "%somme_164 = fadd i32 %somme_163, i32 %mul27_4_2" [cnn_lenet.cpp:37]   --->   Operation 667 'fadd' 'somme_164' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 10.5>
ST_99 : Operation 668 [4/4] (10.5ns)   --->   "%somme_165 = fadd i32 %somme_164, i32 %mul27_4_3" [cnn_lenet.cpp:37]   --->   Operation 668 'fadd' 'somme_165' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 10.5>
ST_100 : Operation 669 [3/4] (10.5ns)   --->   "%somme_165 = fadd i32 %somme_164, i32 %mul27_4_3" [cnn_lenet.cpp:37]   --->   Operation 669 'fadd' 'somme_165' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 10.5>
ST_101 : Operation 670 [2/4] (10.5ns)   --->   "%somme_165 = fadd i32 %somme_164, i32 %mul27_4_3" [cnn_lenet.cpp:37]   --->   Operation 670 'fadd' 'somme_165' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 10.5>
ST_102 : Operation 671 [1/4] (10.5ns)   --->   "%somme_165 = fadd i32 %somme_164, i32 %mul27_4_3" [cnn_lenet.cpp:37]   --->   Operation 671 'fadd' 'somme_165' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 10.5>
ST_103 : Operation 672 [4/4] (10.5ns)   --->   "%somme_166 = fadd i32 %somme_165, i32 %mul27_4_4" [cnn_lenet.cpp:37]   --->   Operation 672 'fadd' 'somme_166' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 10.5>
ST_104 : Operation 673 [3/4] (10.5ns)   --->   "%somme_166 = fadd i32 %somme_165, i32 %mul27_4_4" [cnn_lenet.cpp:37]   --->   Operation 673 'fadd' 'somme_166' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 10.5>
ST_105 : Operation 674 [2/4] (10.5ns)   --->   "%somme_166 = fadd i32 %somme_165, i32 %mul27_4_4" [cnn_lenet.cpp:37]   --->   Operation 674 'fadd' 'somme_166' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 10.5>
ST_106 : Operation 675 [1/4] (10.5ns)   --->   "%somme_166 = fadd i32 %somme_165, i32 %mul27_4_4" [cnn_lenet.cpp:37]   --->   Operation 675 'fadd' 'somme_166' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 5.43>
ST_107 : Operation 676 [10/10] (5.43ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_166, i32 %sigmoidLUT_1" [cnn_lenet.cpp:41]   --->   Operation 676 'call' 'tmp' <Predicate = true> <Delay = 5.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 108 <SV = 107> <Delay = 13.9>
ST_108 : Operation 677 [9/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_166, i32 %sigmoidLUT_1" [cnn_lenet.cpp:41]   --->   Operation 677 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 109 <SV = 108> <Delay = 13.9>
ST_109 : Operation 678 [8/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_166, i32 %sigmoidLUT_1" [cnn_lenet.cpp:41]   --->   Operation 678 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_109 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i10 %add_ln41" [cnn_lenet.cpp:41]   --->   Operation 679 'zext' 'zext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 680 [1/1] (5.62ns)   --->   "%mul_ln41 = mul i21 %zext_ln41_1, i21 1171" [cnn_lenet.cpp:41]   --->   Operation 680 'mul' 'mul_ln41' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_301 = partselect i8 @_ssdm_op_PartSelect.i8.i21.i32.i32, i21 %mul_ln41, i32 13, i32 20" [cnn_lenet.cpp:41]   --->   Operation 681 'partselect' 'tmp_301' <Predicate = true> <Delay = 0.00>

State 110 <SV = 109> <Delay = 13.9>
ST_110 : Operation 682 [7/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_166, i32 %sigmoidLUT_1" [cnn_lenet.cpp:41]   --->   Operation 682 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 111 <SV = 110> <Delay = 13.9>
ST_111 : Operation 683 [6/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_166, i32 %sigmoidLUT_1" [cnn_lenet.cpp:41]   --->   Operation 683 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 112 <SV = 111> <Delay = 13.9>
ST_112 : Operation 684 [5/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_166, i32 %sigmoidLUT_1" [cnn_lenet.cpp:41]   --->   Operation 684 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 113 <SV = 112> <Delay = 13.9>
ST_113 : Operation 685 [4/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_166, i32 %sigmoidLUT_1" [cnn_lenet.cpp:41]   --->   Operation 685 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 114 <SV = 113> <Delay = 13.9>
ST_114 : Operation 686 [3/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_166, i32 %sigmoidLUT_1" [cnn_lenet.cpp:41]   --->   Operation 686 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 115 <SV = 114> <Delay = 13.9>
ST_115 : Operation 687 [2/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_166, i32 %sigmoidLUT_1" [cnn_lenet.cpp:41]   --->   Operation 687 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 116 <SV = 115> <Delay = 6.56>
ST_116 : Operation 688 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_str"   --->   Operation 688 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 689 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1014, i64 1014, i64 1014"   --->   Operation 689 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 690 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 26, i32 0, i32 0, i32 0, void @empty_0" [cnn_lenet.cpp:32]   --->   Operation 690 'specpipeline' 'specpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 691 [1/10] (3.31ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_166, i32 %sigmoidLUT_1" [cnn_lenet.cpp:41]   --->   Operation 691 'call' 'tmp' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_116 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i8 %tmp_301" [cnn_lenet.cpp:41]   --->   Operation 692 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 693 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln41" [cnn_lenet.cpp:41]   --->   Operation 693 'getelementptr' 'Layer2_Neurons_CPU_addr' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 694 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_1_addr = getelementptr i32 %Layer2_Neurons_CPU_1, i64 0, i64 %zext_ln41" [cnn_lenet.cpp:41]   --->   Operation 694 'getelementptr' 'Layer2_Neurons_CPU_1_addr' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 695 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_2_addr = getelementptr i32 %Layer2_Neurons_CPU_2, i64 0, i64 %zext_ln41" [cnn_lenet.cpp:41]   --->   Operation 695 'getelementptr' 'Layer2_Neurons_CPU_2_addr' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 696 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_3_addr = getelementptr i32 %Layer2_Neurons_CPU_3, i64 0, i64 %zext_ln41" [cnn_lenet.cpp:41]   --->   Operation 696 'getelementptr' 'Layer2_Neurons_CPU_3_addr' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 697 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_4_addr = getelementptr i32 %Layer2_Neurons_CPU_4, i64 0, i64 %zext_ln41" [cnn_lenet.cpp:41]   --->   Operation 697 'getelementptr' 'Layer2_Neurons_CPU_4_addr' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 698 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_5_addr = getelementptr i32 %Layer2_Neurons_CPU_5, i64 0, i64 %zext_ln41" [cnn_lenet.cpp:41]   --->   Operation 698 'getelementptr' 'Layer2_Neurons_CPU_5_addr' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 699 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_6_addr = getelementptr i32 %Layer2_Neurons_CPU_6, i64 0, i64 %zext_ln41" [cnn_lenet.cpp:41]   --->   Operation 699 'getelementptr' 'Layer2_Neurons_CPU_6_addr' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 700 [1/1] (3.25ns)   --->   "%store_ln41 = store i32 %tmp, i8 %Layer2_Neurons_CPU_5_addr" [cnn_lenet.cpp:41]   --->   Operation 700 'store' 'store_ln41' <Predicate = (trunc_ln41 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 145> <RAM>
ST_116 : Operation 701 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx37.exit" [cnn_lenet.cpp:41]   --->   Operation 701 'br' 'br_ln41' <Predicate = (trunc_ln41 == 5)> <Delay = 0.00>
ST_116 : Operation 702 [1/1] (3.25ns)   --->   "%store_ln41 = store i32 %tmp, i8 %Layer2_Neurons_CPU_4_addr" [cnn_lenet.cpp:41]   --->   Operation 702 'store' 'store_ln41' <Predicate = (trunc_ln41 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 145> <RAM>
ST_116 : Operation 703 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx37.exit" [cnn_lenet.cpp:41]   --->   Operation 703 'br' 'br_ln41' <Predicate = (trunc_ln41 == 4)> <Delay = 0.00>
ST_116 : Operation 704 [1/1] (3.25ns)   --->   "%store_ln41 = store i32 %tmp, i8 %Layer2_Neurons_CPU_3_addr" [cnn_lenet.cpp:41]   --->   Operation 704 'store' 'store_ln41' <Predicate = (trunc_ln41 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 145> <RAM>
ST_116 : Operation 705 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx37.exit" [cnn_lenet.cpp:41]   --->   Operation 705 'br' 'br_ln41' <Predicate = (trunc_ln41 == 3)> <Delay = 0.00>
ST_116 : Operation 706 [1/1] (3.25ns)   --->   "%store_ln41 = store i32 %tmp, i8 %Layer2_Neurons_CPU_2_addr" [cnn_lenet.cpp:41]   --->   Operation 706 'store' 'store_ln41' <Predicate = (trunc_ln41 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 145> <RAM>
ST_116 : Operation 707 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx37.exit" [cnn_lenet.cpp:41]   --->   Operation 707 'br' 'br_ln41' <Predicate = (trunc_ln41 == 2)> <Delay = 0.00>
ST_116 : Operation 708 [1/1] (3.25ns)   --->   "%store_ln41 = store i32 %tmp, i8 %Layer2_Neurons_CPU_1_addr" [cnn_lenet.cpp:41]   --->   Operation 708 'store' 'store_ln41' <Predicate = (trunc_ln41 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 145> <RAM>
ST_116 : Operation 709 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx37.exit" [cnn_lenet.cpp:41]   --->   Operation 709 'br' 'br_ln41' <Predicate = (trunc_ln41 == 1)> <Delay = 0.00>
ST_116 : Operation 710 [1/1] (3.25ns)   --->   "%store_ln41 = store i32 %tmp, i8 %Layer2_Neurons_CPU_addr" [cnn_lenet.cpp:41]   --->   Operation 710 'store' 'store_ln41' <Predicate = (trunc_ln41 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 145> <RAM>
ST_116 : Operation 711 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx37.exit" [cnn_lenet.cpp:41]   --->   Operation 711 'br' 'br_ln41' <Predicate = (trunc_ln41 == 0)> <Delay = 0.00>
ST_116 : Operation 712 [1/1] (3.25ns)   --->   "%store_ln41 = store i32 %tmp, i8 %Layer2_Neurons_CPU_6_addr" [cnn_lenet.cpp:41]   --->   Operation 712 'store' 'store_ln41' <Predicate = (trunc_ln41 == 7) | (trunc_ln41 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 145> <RAM>
ST_116 : Operation 713 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx37.exit" [cnn_lenet.cpp:41]   --->   Operation 713 'br' 'br_ln41' <Predicate = (trunc_ln41 == 7) | (trunc_ln41 == 6)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20.000ns, clock uncertainty: 5.400ns.

 <State 1>: 11.517ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [20]  (1.588 ns)
	'load' operation 8 bit ('indvar_flatten_load', cnn_lenet.cpp:30) on local variable 'indvar_flatten' [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln30', cnn_lenet.cpp:30) [36]  (1.915 ns)
	'select' operation 3 bit ('select_ln29', cnn_lenet.cpp:29) [42]  (0.980 ns)
	'mul' operation 8 bit ('empty', cnn_lenet.cpp:29) [49]  (3.780 ns)
	'or' operation 8 bit ('empty_209', cnn_lenet.cpp:29) [57]  (0.000 ns)
	'getelementptr' operation 8 bit ('Layer1_Weights_CPU_addr_2', cnn_lenet.cpp:29) [59]  (0.000 ns)
	'load' operation 32 bit ('Layer1_Weights_CPU_load', cnn_lenet.cpp:29) on array 'Layer1_Weights_CPU' [60]  (3.254 ns)

 <State 2>: 12.508ns
The critical path consists of the following:
	'load' operation 4 bit ('j_load', cnn_lenet.cpp:26) on local variable 'j', cnn_lenet.cpp:26 [32]  (0.000 ns)
	'select' operation 4 bit ('select_ln26', cnn_lenet.cpp:26) [37]  (1.024 ns)
	'add' operation 4 bit ('add_ln30', cnn_lenet.cpp:30) [43]  (1.735 ns)
	'select' operation 4 bit ('select_ln30', cnn_lenet.cpp:30) [46]  (1.024 ns)
	'mul' operation 10 bit ('empty_234', cnn_lenet.cpp:30) [158]  (3.740 ns)
	'add' operation 10 bit ('add_ln38', cnn_lenet.cpp:38) [167]  (1.731 ns)
	'getelementptr' operation 10 bit ('Layer1_Neurons_CPU_addr', cnn_lenet.cpp:38) [169]  (0.000 ns)
	'load' operation 32 bit ('Layer1_Neurons_CPU_load', cnn_lenet.cpp:38) on array 'Layer1_Neurons_CPU' [170]  (3.254 ns)

 <State 3>: 5.169ns
The critical path consists of the following:
	'add' operation 8 bit ('empty_210', cnn_lenet.cpp:29) [61]  (1.915 ns)
	'getelementptr' operation 8 bit ('Layer1_Weights_CPU_addr_3', cnn_lenet.cpp:29) [63]  (0.000 ns)
	'load' operation 32 bit ('Layer1_Weights_CPU_load_1', cnn_lenet.cpp:29) on array 'Layer1_Weights_CPU' [64]  (3.254 ns)

 <State 4>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', cnn_lenet.cpp:37) [172]  (12.383 ns)

 <State 5>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', cnn_lenet.cpp:37) [172]  (12.383 ns)

 <State 6>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_s', cnn_lenet.cpp:37) [179]  (12.383 ns)

 <State 7>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_5', cnn_lenet.cpp:37) [188]  (12.383 ns)

 <State 8>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_6', cnn_lenet.cpp:37) [197]  (12.383 ns)

 <State 9>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_7', cnn_lenet.cpp:37) [206]  (12.383 ns)

 <State 10>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_1', cnn_lenet.cpp:37) [215]  (12.383 ns)

 <State 11>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_1_1', cnn_lenet.cpp:37) [224]  (12.383 ns)

 <State 12>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_1_2', cnn_lenet.cpp:37) [233]  (12.383 ns)

 <State 13>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_1_3', cnn_lenet.cpp:37) [242]  (12.383 ns)

 <State 14>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_1_4', cnn_lenet.cpp:37) [252]  (12.383 ns)

 <State 15>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_2', cnn_lenet.cpp:37) [261]  (12.383 ns)

 <State 16>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_2_1', cnn_lenet.cpp:37) [270]  (12.383 ns)

 <State 17>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_2_2', cnn_lenet.cpp:37) [279]  (12.383 ns)

 <State 18>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_2_3', cnn_lenet.cpp:37) [288]  (12.383 ns)

 <State 19>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_2_4', cnn_lenet.cpp:37) [297]  (12.383 ns)

 <State 20>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_3', cnn_lenet.cpp:37) [306]  (12.383 ns)

 <State 21>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_3_1', cnn_lenet.cpp:37) [315]  (12.383 ns)

 <State 22>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_3_2', cnn_lenet.cpp:37) [324]  (12.383 ns)

 <State 23>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_3_3', cnn_lenet.cpp:37) [333]  (12.383 ns)

 <State 24>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_3_4', cnn_lenet.cpp:37) [342]  (12.383 ns)

 <State 25>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_4', cnn_lenet.cpp:37) [351]  (12.383 ns)

 <State 26>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_4_1', cnn_lenet.cpp:37) [360]  (12.383 ns)

 <State 27>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_4_2', cnn_lenet.cpp:37) [369]  (12.383 ns)

 <State 28>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_4_3', cnn_lenet.cpp:37) [378]  (12.383 ns)

 <State 29>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_4_4', cnn_lenet.cpp:37) [387]  (12.383 ns)

 <State 30>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [225]  (10.533 ns)

 <State 31>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [225]  (10.533 ns)

 <State 32>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [225]  (10.533 ns)

 <State 33>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [225]  (10.533 ns)

 <State 34>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [234]  (10.533 ns)

 <State 35>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [234]  (10.533 ns)

 <State 36>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [234]  (10.533 ns)

 <State 37>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [234]  (10.533 ns)

 <State 38>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [243]  (10.533 ns)

 <State 39>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [243]  (10.533 ns)

 <State 40>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [243]  (10.533 ns)

 <State 41>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [243]  (10.533 ns)

 <State 42>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [253]  (10.533 ns)

 <State 43>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [253]  (10.533 ns)

 <State 44>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [253]  (10.533 ns)

 <State 45>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [253]  (10.533 ns)

 <State 46>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [262]  (10.533 ns)

 <State 47>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [262]  (10.533 ns)

 <State 48>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [262]  (10.533 ns)

 <State 49>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [262]  (10.533 ns)

 <State 50>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [271]  (10.533 ns)

 <State 51>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [271]  (10.533 ns)

 <State 52>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [271]  (10.533 ns)

 <State 53>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [271]  (10.533 ns)

 <State 54>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [280]  (10.533 ns)

 <State 55>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [280]  (10.533 ns)

 <State 56>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [280]  (10.533 ns)

 <State 57>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [280]  (10.533 ns)

 <State 58>: 0.000ns
The critical path consists of the following:

 <State 59>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [289]  (10.533 ns)

 <State 60>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [289]  (10.533 ns)

 <State 61>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [289]  (10.533 ns)

 <State 62>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [289]  (10.533 ns)

 <State 63>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [298]  (10.533 ns)

 <State 64>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [298]  (10.533 ns)

 <State 65>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [298]  (10.533 ns)

 <State 66>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [298]  (10.533 ns)

 <State 67>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [307]  (10.533 ns)

 <State 68>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [307]  (10.533 ns)

 <State 69>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [307]  (10.533 ns)

 <State 70>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [307]  (10.533 ns)

 <State 71>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [316]  (10.533 ns)

 <State 72>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [316]  (10.533 ns)

 <State 73>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [316]  (10.533 ns)

 <State 74>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [316]  (10.533 ns)

 <State 75>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [325]  (10.533 ns)

 <State 76>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [325]  (10.533 ns)

 <State 77>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [325]  (10.533 ns)

 <State 78>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [325]  (10.533 ns)

 <State 79>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [334]  (10.533 ns)

 <State 80>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [334]  (10.533 ns)

 <State 81>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [334]  (10.533 ns)

 <State 82>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [334]  (10.533 ns)

 <State 83>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [343]  (10.533 ns)

 <State 84>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [343]  (10.533 ns)

 <State 85>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [343]  (10.533 ns)

 <State 86>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [343]  (10.533 ns)

 <State 87>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [352]  (10.533 ns)

 <State 88>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [352]  (10.533 ns)

 <State 89>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [352]  (10.533 ns)

 <State 90>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [352]  (10.533 ns)

 <State 91>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [361]  (10.533 ns)

 <State 92>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [361]  (10.533 ns)

 <State 93>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [361]  (10.533 ns)

 <State 94>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [361]  (10.533 ns)

 <State 95>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [370]  (10.533 ns)

 <State 96>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [370]  (10.533 ns)

 <State 97>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [370]  (10.533 ns)

 <State 98>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [370]  (10.533 ns)

 <State 99>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [379]  (10.533 ns)

 <State 100>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [379]  (10.533 ns)

 <State 101>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [379]  (10.533 ns)

 <State 102>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [379]  (10.533 ns)

 <State 103>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [388]  (10.533 ns)

 <State 104>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [388]  (10.533 ns)

 <State 105>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [388]  (10.533 ns)

 <State 106>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:37) [388]  (10.533 ns)

 <State 107>: 5.431ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:41) to 'SIGMOID' [389]  (5.431 ns)

 <State 108>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:41) to 'SIGMOID' [389]  (13.966 ns)

 <State 109>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:41) to 'SIGMOID' [389]  (13.966 ns)

 <State 110>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:41) to 'SIGMOID' [389]  (13.966 ns)

 <State 111>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:41) to 'SIGMOID' [389]  (13.966 ns)

 <State 112>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:41) to 'SIGMOID' [389]  (13.966 ns)

 <State 113>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:41) to 'SIGMOID' [389]  (13.966 ns)

 <State 114>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:41) to 'SIGMOID' [389]  (13.966 ns)

 <State 115>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:41) to 'SIGMOID' [389]  (13.966 ns)

 <State 116>: 6.569ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:41) to 'SIGMOID' [389]  (3.315 ns)
	'store' operation 0 bit ('store_ln41', cnn_lenet.cpp:41) of variable 'tmp', cnn_lenet.cpp:41 on array 'Layer2_Neurons_CPU_1' [419]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
