// Seed: 4213634400
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    output id_3,
    output id_4
);
  assign id_2 = 1;
  logic id_5;
  assign id_1 = (id_0 || id_0);
  logic id_6;
  logic id_7;
endmodule
