TimeQuest Timing Analyzer report for contador
Tue Apr 11 11:39:58 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_divisor:inst1|freqdiv:inst4|22'
 13. Slow 1200mV 85C Model Setup: 'clock_divisor:inst1|freqdiv:inst1|24'
 14. Slow 1200mV 85C Model Setup: 'C'
 15. Slow 1200mV 85C Model Setup: 'clock_divisor:inst1|freqdiv:inst6|24'
 16. Slow 1200mV 85C Model Setup: 'clock_divisor:inst1|freqdiv:inst|24'
 17. Slow 1200mV 85C Model Setup: 'clock_divisor:inst1|freqdiv:inst2|24'
 18. Slow 1200mV 85C Model Setup: 'clock_divisor:inst1|freqdiv:inst5|24'
 19. Slow 1200mV 85C Model Setup: 'clock_divisor:inst1|freqdiv:inst3|24'
 20. Slow 1200mV 85C Model Hold: 'clock_divisor:inst1|freqdiv:inst5|24'
 21. Slow 1200mV 85C Model Hold: 'clock_divisor:inst1|freqdiv:inst3|24'
 22. Slow 1200mV 85C Model Hold: 'clock_divisor:inst1|freqdiv:inst2|24'
 23. Slow 1200mV 85C Model Hold: 'clock_divisor:inst1|freqdiv:inst6|24'
 24. Slow 1200mV 85C Model Hold: 'clock_divisor:inst1|freqdiv:inst1|24'
 25. Slow 1200mV 85C Model Hold: 'clock_divisor:inst1|freqdiv:inst|24'
 26. Slow 1200mV 85C Model Hold: 'C'
 27. Slow 1200mV 85C Model Hold: 'clock_divisor:inst1|freqdiv:inst4|22'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'C'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst4|22'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst1|24'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst2|24'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst5|24'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst6|24'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst|24'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst3|24'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Slow 1200mV 85C Model Metastability Report
 41. Slow 1200mV 0C Model Fmax Summary
 42. Slow 1200mV 0C Model Setup Summary
 43. Slow 1200mV 0C Model Hold Summary
 44. Slow 1200mV 0C Model Recovery Summary
 45. Slow 1200mV 0C Model Removal Summary
 46. Slow 1200mV 0C Model Minimum Pulse Width Summary
 47. Slow 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst4|22'
 48. Slow 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst1|24'
 49. Slow 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst6|24'
 50. Slow 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst5|24'
 51. Slow 1200mV 0C Model Setup: 'C'
 52. Slow 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst|24'
 53. Slow 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst2|24'
 54. Slow 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst3|24'
 55. Slow 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst5|24'
 56. Slow 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst3|24'
 57. Slow 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst2|24'
 58. Slow 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst6|24'
 59. Slow 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst1|24'
 60. Slow 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst|24'
 61. Slow 1200mV 0C Model Hold: 'C'
 62. Slow 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst4|22'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'C'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst4|22'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst1|24'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst2|24'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst5|24'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst6|24'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst|24'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst3|24'
 71. Setup Times
 72. Hold Times
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. Slow 1200mV 0C Model Metastability Report
 76. Fast 1200mV 0C Model Setup Summary
 77. Fast 1200mV 0C Model Hold Summary
 78. Fast 1200mV 0C Model Recovery Summary
 79. Fast 1200mV 0C Model Removal Summary
 80. Fast 1200mV 0C Model Minimum Pulse Width Summary
 81. Fast 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst4|22'
 82. Fast 1200mV 0C Model Setup: 'C'
 83. Fast 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst|24'
 84. Fast 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst2|24'
 85. Fast 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst1|24'
 86. Fast 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst6|24'
 87. Fast 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst5|24'
 88. Fast 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst3|24'
 89. Fast 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst5|24'
 90. Fast 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst3|24'
 91. Fast 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst6|24'
 92. Fast 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst1|24'
 93. Fast 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst2|24'
 94. Fast 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst|24'
 95. Fast 1200mV 0C Model Hold: 'C'
 96. Fast 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst4|22'
 97. Fast 1200mV 0C Model Minimum Pulse Width: 'C'
 98. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst4|22'
 99. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst1|24'
100. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst2|24'
101. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst5|24'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst6|24'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst|24'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst3|24'
105. Setup Times
106. Hold Times
107. Clock to Output Times
108. Minimum Clock to Output Times
109. Fast 1200mV 0C Model Metastability Report
110. Multicorner Timing Analysis Summary
111. Setup Times
112. Hold Times
113. Clock to Output Times
114. Minimum Clock to Output Times
115. Board Trace Model Assignments
116. Input Transition Times
117. Slow Corner Signal Integrity Metrics
118. Fast Corner Signal Integrity Metrics
119. Setup Transfers
120. Hold Transfers
121. Report TCCS
122. Report RSKM
123. Unconstrained Paths
124. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; contador                                           ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                     ;
+--------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------+
; Clock Name                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                  ;
+--------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------+
; C                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { C }                                    ;
; clock_divisor:inst1|freqdiv:inst1|24 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divisor:inst1|freqdiv:inst1|24 } ;
; clock_divisor:inst1|freqdiv:inst2|24 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divisor:inst1|freqdiv:inst2|24 } ;
; clock_divisor:inst1|freqdiv:inst3|24 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divisor:inst1|freqdiv:inst3|24 } ;
; clock_divisor:inst1|freqdiv:inst4|22 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divisor:inst1|freqdiv:inst4|22 } ;
; clock_divisor:inst1|freqdiv:inst5|24 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divisor:inst1|freqdiv:inst5|24 } ;
; clock_divisor:inst1|freqdiv:inst6|24 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divisor:inst1|freqdiv:inst6|24 } ;
; clock_divisor:inst1|freqdiv:inst|24  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divisor:inst1|freqdiv:inst|24 }  ;
+--------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                  ;
+------------+-----------------+--------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note                                                          ;
+------------+-----------------+--------------------------------------+---------------------------------------------------------------+
; 377.93 MHz ; 377.93 MHz      ; clock_divisor:inst1|freqdiv:inst4|22 ;                                                               ;
; 738.55 MHz ; 500.0 MHz       ; clock_divisor:inst1|freqdiv:inst1|24 ; limit due to minimum period restriction (tmin)                ;
; 766.28 MHz ; 250.0 MHz       ; C                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 766.28 MHz ; 500.0 MHz       ; clock_divisor:inst1|freqdiv:inst6|24 ; limit due to minimum period restriction (tmin)                ;
; 767.46 MHz ; 500.0 MHz       ; clock_divisor:inst1|freqdiv:inst|24  ; limit due to minimum period restriction (tmin)                ;
; 768.05 MHz ; 500.0 MHz       ; clock_divisor:inst1|freqdiv:inst2|24 ; limit due to minimum period restriction (tmin)                ;
; 768.05 MHz ; 500.0 MHz       ; clock_divisor:inst1|freqdiv:inst5|24 ; limit due to minimum period restriction (tmin)                ;
; 827.13 MHz ; 500.0 MHz       ; clock_divisor:inst1|freqdiv:inst3|24 ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+--------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                           ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; clock_divisor:inst1|freqdiv:inst4|22 ; -1.646 ; -11.045       ;
; clock_divisor:inst1|freqdiv:inst1|24 ; -0.354 ; -0.383        ;
; C                                    ; -0.305 ; -0.338        ;
; clock_divisor:inst1|freqdiv:inst6|24 ; -0.305 ; -0.334        ;
; clock_divisor:inst1|freqdiv:inst|24  ; -0.303 ; -0.332        ;
; clock_divisor:inst1|freqdiv:inst2|24 ; -0.302 ; -0.332        ;
; clock_divisor:inst1|freqdiv:inst5|24 ; -0.302 ; -0.330        ;
; clock_divisor:inst1|freqdiv:inst3|24 ; -0.209 ; -0.209        ;
+--------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; clock_divisor:inst1|freqdiv:inst5|24 ; -0.313 ; -0.313        ;
; clock_divisor:inst1|freqdiv:inst3|24 ; -0.270 ; -0.270        ;
; clock_divisor:inst1|freqdiv:inst2|24 ; -0.235 ; -0.235        ;
; clock_divisor:inst1|freqdiv:inst6|24 ; -0.230 ; -0.230        ;
; clock_divisor:inst1|freqdiv:inst1|24 ; -0.223 ; -0.223        ;
; clock_divisor:inst1|freqdiv:inst|24  ; -0.148 ; -0.148        ;
; C                                    ; -0.004 ; -0.004        ;
; clock_divisor:inst1|freqdiv:inst4|22 ; 0.358  ; 0.000         ;
+--------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary             ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; C                                    ; -3.000 ; -7.000        ;
; clock_divisor:inst1|freqdiv:inst4|22 ; -1.000 ; -8.000        ;
; clock_divisor:inst1|freqdiv:inst1|24 ; -1.000 ; -4.000        ;
; clock_divisor:inst1|freqdiv:inst2|24 ; -1.000 ; -4.000        ;
; clock_divisor:inst1|freqdiv:inst5|24 ; -1.000 ; -4.000        ;
; clock_divisor:inst1|freqdiv:inst6|24 ; -1.000 ; -4.000        ;
; clock_divisor:inst1|freqdiv:inst|24  ; -1.000 ; -4.000        ;
; clock_divisor:inst1|freqdiv:inst3|24 ; -1.000 ; -2.000        ;
+--------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divisor:inst1|freqdiv:inst4|22'                                                                                                               ;
+--------+-------------------------+-------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.646 ; contador_top:inst|inst5 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.061     ; 2.580      ;
; -1.635 ; contador_top:inst|inst7 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.568      ;
; -1.624 ; contador_top:inst|inst2 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.061     ; 2.558      ;
; -1.588 ; contador_top:inst|inst4 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.521      ;
; -1.586 ; contador_top:inst|inst3 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.519      ;
; -1.521 ; contador_top:inst|inst6 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.061     ; 2.455      ;
; -1.509 ; contador_top:inst|inst  ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.442      ;
; -1.492 ; contador_top:inst|inst5 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.425      ;
; -1.492 ; contador_top:inst|inst5 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.425      ;
; -1.481 ; contador_top:inst|inst7 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.063     ; 2.413      ;
; -1.481 ; contador_top:inst|inst7 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.063     ; 2.413      ;
; -1.470 ; contador_top:inst|inst2 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.403      ;
; -1.470 ; contador_top:inst|inst2 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.403      ;
; -1.464 ; contador_top:inst|inst1 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.397      ;
; -1.436 ; contador_top:inst|inst3 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.063     ; 2.368      ;
; -1.435 ; contador_top:inst|inst3 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.063     ; 2.367      ;
; -1.434 ; contador_top:inst|inst4 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.063     ; 2.366      ;
; -1.434 ; contador_top:inst|inst4 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.063     ; 2.366      ;
; -1.367 ; contador_top:inst|inst6 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.300      ;
; -1.367 ; contador_top:inst|inst6 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.300      ;
; -1.355 ; contador_top:inst|inst  ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.063     ; 2.287      ;
; -1.355 ; contador_top:inst|inst  ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.063     ; 2.287      ;
; -1.329 ; contador_top:inst|inst5 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.061     ; 2.263      ;
; -1.329 ; contador_top:inst|inst5 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.061     ; 2.263      ;
; -1.323 ; contador_top:inst|inst1 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.063     ; 2.255      ;
; -1.322 ; contador_top:inst|inst1 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.063     ; 2.254      ;
; -1.318 ; contador_top:inst|inst7 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.251      ;
; -1.318 ; contador_top:inst|inst7 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.251      ;
; -1.307 ; contador_top:inst|inst7 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.240      ;
; -1.307 ; contador_top:inst|inst2 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.061     ; 2.241      ;
; -1.307 ; contador_top:inst|inst2 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.061     ; 2.241      ;
; -1.301 ; contador_top:inst|inst5 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.061     ; 2.235      ;
; -1.271 ; contador_top:inst|inst4 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.204      ;
; -1.271 ; contador_top:inst|inst4 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.204      ;
; -1.269 ; contador_top:inst|inst3 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.202      ;
; -1.269 ; contador_top:inst|inst3 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.202      ;
; -1.251 ; contador_top:inst|inst3 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.184      ;
; -1.236 ; contador_top:inst|inst7 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.169      ;
; -1.214 ; contador_top:inst|inst4 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.147      ;
; -1.204 ; contador_top:inst|inst6 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.061     ; 2.138      ;
; -1.204 ; contador_top:inst|inst6 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.061     ; 2.138      ;
; -1.193 ; contador_top:inst|inst6 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.061     ; 2.127      ;
; -1.192 ; contador_top:inst|inst  ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.125      ;
; -1.192 ; contador_top:inst|inst  ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.125      ;
; -1.181 ; contador_top:inst|inst  ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.114      ;
; -1.149 ; contador_top:inst|inst5 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.082      ;
; -1.147 ; contador_top:inst|inst1 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.080      ;
; -1.147 ; contador_top:inst|inst1 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.080      ;
; -1.138 ; contador_top:inst|inst1 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.071      ;
; -1.138 ; contador_top:inst|inst7 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.063     ; 2.070      ;
; -1.137 ; contador_top:inst|inst2 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.061     ; 2.071      ;
; -1.127 ; contador_top:inst|inst2 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 2.060      ;
; -1.091 ; contador_top:inst|inst4 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.063     ; 2.023      ;
; -1.089 ; contador_top:inst|inst3 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.063     ; 2.021      ;
; -1.066 ; contador_top:inst|inst6 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.061     ; 2.000      ;
; -1.059 ; contador_top:inst|inst1 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 1.992      ;
; -1.052 ; contador_top:inst|inst5 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.061     ; 1.986      ;
; -1.030 ; contador_top:inst|inst2 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.061     ; 1.964      ;
; -1.024 ; contador_top:inst|inst6 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 1.957      ;
; -1.012 ; contador_top:inst|inst  ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.063     ; 1.944      ;
; -1.004 ; contador_top:inst|inst  ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 1.937      ;
; -0.994 ; contador_top:inst|inst4 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 1.927      ;
; -0.992 ; contador_top:inst|inst3 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.062     ; 1.925      ;
; -0.890 ; contador_top:inst|inst1 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.063     ; 1.822      ;
+--------+-------------------------+-------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divisor:inst1|freqdiv:inst1|24'                                                                                                                                         ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.354 ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; -0.061     ; 1.288      ;
; -0.303 ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; -0.061     ; 1.237      ;
; -0.074 ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; -0.061     ; 1.008      ;
; -0.029 ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; -0.061     ; 0.963      ;
; 0.140  ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.500        ; 2.141      ; 2.695      ;
; 0.209  ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; -0.061     ; 0.725      ;
; 0.231  ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; -0.061     ; 0.703      ;
; 0.275  ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; -0.061     ; 0.659      ;
; 0.275  ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; -0.061     ; 0.659      ;
; 0.275  ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; -0.061     ; 0.659      ;
; 0.766  ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; 2.141      ; 2.569      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'C'                                                                                                                                                   ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.305 ; clock_divisor:inst1|freqdiv:inst6|23 ; clock_divisor:inst1|freqdiv:inst6|24 ; C                                    ; C           ; 1.000        ; -0.062     ; 1.238      ;
; -0.236 ; clock_divisor:inst1|freqdiv:inst6|21 ; clock_divisor:inst1|freqdiv:inst6|24 ; C                                    ; C           ; 1.000        ; -0.062     ; 1.169      ;
; -0.121 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; C           ; 0.500        ; 2.327      ; 3.132      ;
; -0.086 ; clock_divisor:inst1|freqdiv:inst6|22 ; clock_divisor:inst1|freqdiv:inst6|24 ; C                                    ; C           ; 1.000        ; -0.062     ; 1.019      ;
; -0.033 ; clock_divisor:inst1|freqdiv:inst6|21 ; clock_divisor:inst1|freqdiv:inst6|23 ; C                                    ; C           ; 1.000        ; -0.062     ; 0.966      ;
; 0.093  ; clock_divisor:inst1|freqdiv:inst6|22 ; clock_divisor:inst1|freqdiv:inst6|23 ; C                                    ; C           ; 1.000        ; -0.062     ; 0.840      ;
; 0.096  ; clock_divisor:inst1|freqdiv:inst6|21 ; clock_divisor:inst1|freqdiv:inst6|22 ; C                                    ; C           ; 1.000        ; -0.062     ; 0.837      ;
; 0.274  ; clock_divisor:inst1|freqdiv:inst6|21 ; clock_divisor:inst1|freqdiv:inst6|21 ; C                                    ; C           ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; clock_divisor:inst1|freqdiv:inst6|23 ; clock_divisor:inst1|freqdiv:inst6|23 ; C                                    ; C           ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; clock_divisor:inst1|freqdiv:inst6|22 ; clock_divisor:inst1|freqdiv:inst6|22 ; C                                    ; C           ; 1.000        ; -0.062     ; 0.659      ;
; 0.531  ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; C           ; 1.000        ; 2.327      ; 2.980      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divisor:inst1|freqdiv:inst6|24'                                                                                                                                         ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.305 ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; -0.061     ; 1.239      ;
; -0.238 ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; -0.061     ; 1.172      ;
; -0.077 ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; -0.061     ; 1.011      ;
; -0.029 ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; -0.061     ; 0.963      ;
; 0.097  ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; -0.061     ; 0.837      ;
; 0.174  ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.500        ; 2.132      ; 2.652      ;
; 0.236  ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; -0.061     ; 0.698      ;
; 0.275  ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; -0.061     ; 0.659      ;
; 0.275  ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; -0.061     ; 0.659      ;
; 0.275  ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; -0.061     ; 0.659      ;
; 0.775  ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; 2.132      ; 2.551      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divisor:inst1|freqdiv:inst|24'                                                                                                                                         ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.303 ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; -0.061     ; 1.237      ;
; -0.238 ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; -0.061     ; 1.172      ;
; -0.076 ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; -0.061     ; 1.010      ;
; -0.029 ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; -0.061     ; 0.963      ;
; 0.075  ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24 ; 0.500        ; 2.134      ; 2.753      ;
; 0.092  ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; -0.061     ; 0.842      ;
; 0.236  ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; -0.061     ; 0.698      ;
; 0.275  ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; -0.061     ; 0.659      ;
; 0.275  ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; -0.061     ; 0.659      ;
; 0.275  ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; -0.061     ; 0.659      ;
; 0.689  ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; 2.134      ; 2.639      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divisor:inst1|freqdiv:inst2|24'                                                                                                                                         ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.302 ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; -0.062     ; 1.235      ;
; -0.237 ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; -0.062     ; 1.170      ;
; -0.076 ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; -0.062     ; 1.009      ;
; -0.030 ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; -0.062     ; 0.963      ;
; 0.102  ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; -0.062     ; 0.831      ;
; 0.167  ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.500        ; 2.108      ; 2.635      ;
; 0.234  ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; -0.062     ; 0.699      ;
; 0.274  ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; -0.062     ; 0.659      ;
; 0.781  ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; 2.108      ; 2.521      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divisor:inst1|freqdiv:inst5|24'                                                                                                                                       ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.302 ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; -0.061     ; 1.236      ;
; -0.237 ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; -0.061     ; 1.171      ;
; -0.076 ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; -0.061     ; 1.010      ;
; -0.028 ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; -0.061     ; 0.962      ;
; 0.090  ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; -0.061     ; 0.844      ;
; 0.236  ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; -0.061     ; 0.698      ;
; 0.238  ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.500        ; 1.991      ; 2.447      ;
; 0.275  ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; -0.061     ; 0.659      ;
; 0.275  ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; -0.061     ; 0.659      ;
; 0.275  ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; -0.061     ; 0.659      ;
; 0.872  ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; 1.991      ; 2.313      ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divisor:inst1|freqdiv:inst3|24'                                                                                                                                         ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.209 ; clock_divisor:inst1|freqdiv:inst4|21 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; 1.000        ; -0.062     ; 1.142      ;
; 0.221  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst3|24 ; 0.500        ; 1.976      ; 2.449      ;
; 0.274  ; clock_divisor:inst1|freqdiv:inst4|21 ; clock_divisor:inst1|freqdiv:inst4|21 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; 1.000        ; -0.062     ; 0.659      ;
; 0.873  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst3|24 ; 1.000        ; 1.976      ; 2.297      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divisor:inst1|freqdiv:inst5|24'                                                                                                                                        ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.313 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 2.092      ; 2.155      ;
; 0.282  ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst5|24 ; -0.500       ; 2.092      ; 2.250      ;
; 0.359  ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 0.061      ; 0.577      ;
; 0.362  ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 0.061      ; 0.580      ;
; 0.378  ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 0.061      ; 0.596      ;
; 0.527  ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 0.061      ; 0.745      ;
; 0.579  ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 0.061      ; 0.797      ;
; 0.675  ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 0.061      ; 0.893      ;
; 0.799  ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 0.061      ; 1.017      ;
; 0.860  ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 0.061      ; 1.078      ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divisor:inst1|freqdiv:inst3|24'                                                                                                                                          ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.270 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst3|24 ; 0.000        ; 2.077      ; 2.183      ;
; 0.314  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst3|24 ; -0.500       ; 2.077      ; 2.267      ;
; 0.361  ; clock_divisor:inst1|freqdiv:inst4|21 ; clock_divisor:inst1|freqdiv:inst4|21 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; 0.000        ; 0.062      ; 0.580      ;
; 0.810  ; clock_divisor:inst1|freqdiv:inst4|21 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; 0.000        ; 0.062      ; 1.029      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divisor:inst1|freqdiv:inst2|24'                                                                                                                                          ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.235 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 2.215      ; 2.356      ;
; 0.340  ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; -0.500       ; 2.215      ; 2.431      ;
; 0.358  ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 0.062      ; 0.577      ;
; 0.361  ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 0.062      ; 0.580      ;
; 0.377  ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 0.062      ; 0.596      ;
; 0.520  ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 0.062      ; 0.739      ;
; 0.579  ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 0.062      ; 0.798      ;
; 0.673  ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 0.062      ; 0.892      ;
; 0.798  ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 0.062      ; 1.017      ;
; 0.858  ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 0.062      ; 1.077      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divisor:inst1|freqdiv:inst6|24'                                                                                                                                          ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.230 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 2.238      ; 2.384      ;
; 0.333  ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; -0.500       ; 2.238      ; 2.447      ;
; 0.359  ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 0.061      ; 0.577      ;
; 0.362  ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 0.061      ; 0.580      ;
; 0.378  ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 0.061      ; 0.596      ;
; 0.523  ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 0.061      ; 0.741      ;
; 0.580  ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 0.061      ; 0.798      ;
; 0.676  ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 0.061      ; 0.894      ;
; 0.801  ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 0.061      ; 1.019      ;
; 0.863  ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 0.061      ; 1.081      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divisor:inst1|freqdiv:inst1|24'                                                                                                                                          ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.223 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 2.248      ; 2.401      ;
; 0.359  ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 0.061      ; 0.577      ;
; 0.362  ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 0.061      ; 0.580      ;
; 0.364  ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; -0.500       ; 2.248      ; 2.488      ;
; 0.381  ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 0.061      ; 0.599      ;
; 0.402  ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 0.061      ; 0.620      ;
; 0.581  ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 0.061      ; 0.799      ;
; 0.673  ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 0.061      ; 0.891      ;
; 0.861  ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 0.061      ; 1.079      ;
; 0.931  ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 0.061      ; 1.149      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divisor:inst1|freqdiv:inst|24'                                                                                                                                          ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.148 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 2.240      ; 2.468      ;
; 0.359  ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 0.061      ; 0.577      ;
; 0.362  ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 0.061      ; 0.580      ;
; 0.378  ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 0.061      ; 0.596      ;
; 0.427  ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24 ; -0.500       ; 2.240      ; 2.543      ;
; 0.528  ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 0.061      ; 0.746      ;
; 0.580  ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 0.061      ; 0.798      ;
; 0.675  ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 0.061      ; 0.893      ;
; 0.801  ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 0.061      ; 1.019      ;
; 0.861  ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 0.061      ; 1.079      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'C'                                                                                                                                                    ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.004 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; C           ; 0.000        ; 2.411      ; 2.793      ;
; 0.358  ; clock_divisor:inst1|freqdiv:inst6|23 ; clock_divisor:inst1|freqdiv:inst6|23 ; C                                    ; C           ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; clock_divisor:inst1|freqdiv:inst6|22 ; clock_divisor:inst1|freqdiv:inst6|22 ; C                                    ; C           ; 0.000        ; 0.062      ; 0.577      ;
; 0.361  ; clock_divisor:inst1|freqdiv:inst6|21 ; clock_divisor:inst1|freqdiv:inst6|21 ; C                                    ; C           ; 0.000        ; 0.062      ; 0.580      ;
; 0.521  ; clock_divisor:inst1|freqdiv:inst6|21 ; clock_divisor:inst1|freqdiv:inst6|22 ; C                                    ; C           ; 0.000        ; 0.062      ; 0.740      ;
; 0.525  ; clock_divisor:inst1|freqdiv:inst6|22 ; clock_divisor:inst1|freqdiv:inst6|23 ; C                                    ; C           ; 0.000        ; 0.062      ; 0.744      ;
; 0.580  ; clock_divisor:inst1|freqdiv:inst6|21 ; clock_divisor:inst1|freqdiv:inst6|23 ; C                                    ; C           ; 0.000        ; 0.062      ; 0.799      ;
; 0.612  ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; C           ; -0.500       ; 2.411      ; 2.909      ;
; 0.687  ; clock_divisor:inst1|freqdiv:inst6|22 ; clock_divisor:inst1|freqdiv:inst6|24 ; C                                    ; C           ; 0.000        ; 0.062      ; 0.906      ;
; 0.799  ; clock_divisor:inst1|freqdiv:inst6|21 ; clock_divisor:inst1|freqdiv:inst6|24 ; C                                    ; C           ; 0.000        ; 0.062      ; 1.018      ;
; 0.860  ; clock_divisor:inst1|freqdiv:inst6|23 ; clock_divisor:inst1|freqdiv:inst6|24 ; C                                    ; C           ; 0.000        ; 0.062      ; 1.079      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divisor:inst1|freqdiv:inst4|22'                                                                                                               ;
+-------+-------------------------+-------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.358 ; contador_top:inst|inst2 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; contador_top:inst|inst1 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; contador_top:inst|inst4 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; contador_top:inst|inst3 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; contador_top:inst|inst6 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; contador_top:inst|inst7 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; contador_top:inst|inst5 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; contador_top:inst|inst  ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 0.577      ;
; 0.597 ; contador_top:inst|inst5 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 0.816      ;
; 0.783 ; contador_top:inst|inst6 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.063      ; 1.003      ;
; 0.980 ; contador_top:inst|inst5 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.063      ; 1.200      ;
; 1.045 ; contador_top:inst|inst1 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.061      ; 1.263      ;
; 1.194 ; contador_top:inst|inst6 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.063      ; 1.414      ;
; 1.247 ; contador_top:inst|inst  ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.061      ; 1.465      ;
; 1.253 ; contador_top:inst|inst1 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 1.472      ;
; 1.269 ; contador_top:inst|inst  ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 1.488      ;
; 1.286 ; contador_top:inst|inst2 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.063      ; 1.506      ;
; 1.309 ; contador_top:inst|inst3 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 1.528      ;
; 1.328 ; contador_top:inst|inst4 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.061      ; 1.546      ;
; 1.328 ; contador_top:inst|inst4 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.061      ; 1.546      ;
; 1.349 ; contador_top:inst|inst6 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 1.568      ;
; 1.429 ; contador_top:inst|inst5 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.063      ; 1.649      ;
; 1.459 ; contador_top:inst|inst1 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.061      ; 1.677      ;
; 1.459 ; contador_top:inst|inst1 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.061      ; 1.677      ;
; 1.461 ; contador_top:inst|inst6 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.063      ; 1.681      ;
; 1.464 ; contador_top:inst|inst2 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.063      ; 1.684      ;
; 1.464 ; contador_top:inst|inst4 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 1.683      ;
; 1.465 ; contador_top:inst|inst2 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.063      ; 1.685      ;
; 1.478 ; contador_top:inst|inst1 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 1.697      ;
; 1.479 ; contador_top:inst|inst1 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 1.698      ;
; 1.480 ; contador_top:inst|inst7 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 1.699      ;
; 1.480 ; contador_top:inst|inst4 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 1.699      ;
; 1.491 ; contador_top:inst|inst3 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 1.710      ;
; 1.505 ; contador_top:inst|inst4 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 1.724      ;
; 1.529 ; contador_top:inst|inst7 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.061      ; 1.747      ;
; 1.529 ; contador_top:inst|inst4 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.061      ; 1.747      ;
; 1.532 ; contador_top:inst|inst  ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 1.751      ;
; 1.533 ; contador_top:inst|inst  ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 1.752      ;
; 1.535 ; contador_top:inst|inst3 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 1.754      ;
; 1.540 ; contador_top:inst|inst3 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.061      ; 1.758      ;
; 1.547 ; contador_top:inst|inst3 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.061      ; 1.765      ;
; 1.547 ; contador_top:inst|inst3 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.061      ; 1.765      ;
; 1.557 ; contador_top:inst|inst2 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.063      ; 1.777      ;
; 1.566 ; contador_top:inst|inst5 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.063      ; 1.786      ;
; 1.584 ; contador_top:inst|inst5 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 1.803      ;
; 1.595 ; contador_top:inst|inst1 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 1.814      ;
; 1.597 ; contador_top:inst|inst7 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 1.816      ;
; 1.634 ; contador_top:inst|inst2 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 1.853      ;
; 1.634 ; contador_top:inst|inst2 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 1.853      ;
; 1.683 ; contador_top:inst|inst3 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 1.902      ;
; 1.684 ; contador_top:inst|inst6 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.063      ; 1.904      ;
; 1.685 ; contador_top:inst|inst6 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.063      ; 1.905      ;
; 1.701 ; contador_top:inst|inst  ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.061      ; 1.919      ;
; 1.701 ; contador_top:inst|inst  ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.061      ; 1.919      ;
; 1.770 ; contador_top:inst|inst2 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.063      ; 1.990      ;
; 1.804 ; contador_top:inst|inst4 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 2.023      ;
; 1.837 ; contador_top:inst|inst  ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 2.056      ;
; 1.842 ; contador_top:inst|inst6 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 2.061      ;
; 1.857 ; contador_top:inst|inst7 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 2.076      ;
; 1.858 ; contador_top:inst|inst7 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.062      ; 2.077      ;
; 1.865 ; contador_top:inst|inst5 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.063      ; 2.085      ;
; 1.866 ; contador_top:inst|inst5 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.063      ; 2.086      ;
; 2.022 ; contador_top:inst|inst7 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.061      ; 2.240      ;
; 2.022 ; contador_top:inst|inst7 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.061      ; 2.240      ;
+-------+-------------------------+-------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'C'                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; C     ; Rise       ; C                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|21 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|22 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|23 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|24 ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|21 ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|22 ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|23 ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|24 ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; C     ; Rise       ; C~input|o                            ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; C     ; Rise       ; inst1|inst6|21|clk                   ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; C     ; Rise       ; inst1|inst6|22|clk                   ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; C     ; Rise       ; inst1|inst6|23|clk                   ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; C     ; Rise       ; inst1|inst6|24|clk                   ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; C     ; Rise       ; C~inputclkctrl|inclk[0]              ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; C     ; Rise       ; C~inputclkctrl|outclk                ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|21 ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|22 ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|23 ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|24 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; C     ; Rise       ; C~input|i                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; C     ; Rise       ; C~input|i                            ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; C     ; Rise       ; C~inputclkctrl|inclk[0]              ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; C     ; Rise       ; C~inputclkctrl|outclk                ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; C     ; Rise       ; inst1|inst6|21|clk                   ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; C     ; Rise       ; inst1|inst6|22|clk                   ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; C     ; Rise       ; inst1|inst6|23|clk                   ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; C     ; Rise       ; inst1|inst6|24|clk                   ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; C     ; Rise       ; C~input|o                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst4|22'                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst2         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst3         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst4         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst5         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst6         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst7         ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst          ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst1         ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst2         ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst3         ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst4         ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst5         ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst6         ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst7         ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst          ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst1         ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst3         ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst4         ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst7         ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst2         ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst5         ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst6         ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst1|clk                  ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst2|clk                  ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst3|clk                  ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst4|clk                  ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst5|clk                  ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst6|clk                  ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst7|clk                  ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst|clk                   ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst1|inst4|22~clkctrl|inclk[0] ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst1|inst4|22~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst1|inst4|22|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst1|inst4|22|q                ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst1|inst4|22~clkctrl|inclk[0] ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst1|inst4|22~clkctrl|outclk   ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst1|clk                  ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst3|clk                  ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst4|clk                  ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst7|clk                  ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst|clk                   ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst2|clk                  ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst5|clk                  ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst6|clk                  ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst1|24'                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|21 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|22 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|23 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|24 ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|21 ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|22 ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|23 ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|24 ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|21 ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|22 ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|23 ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|24 ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst2|21|clk                   ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst2|22|clk                   ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst2|23|clk                   ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst2|24|clk                   ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst1|24~clkctrl|inclk[0]      ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst1|24~clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst1|24|q                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst1|24|q                     ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst1|24~clkctrl|inclk[0]      ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst1|24~clkctrl|outclk        ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst2|21|clk                   ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst2|22|clk                   ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst2|23|clk                   ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst2|24|clk                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst2|24'                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|21 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|22 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|23 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|24 ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|21 ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|22 ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|23 ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|24 ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|21 ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|22 ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|23 ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|24 ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst3|21|clk                   ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst3|22|clk                   ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst3|23|clk                   ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst3|24|clk                   ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst2|24~clkctrl|inclk[0]      ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst2|24~clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst2|24|q                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst2|24|q                     ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst2|24~clkctrl|inclk[0]      ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst2|24~clkctrl|outclk        ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst3|21|clk                   ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst3|22|clk                   ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst3|23|clk                   ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst3|24|clk                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst5|24'                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|21 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|22 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|23 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|24 ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|21 ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|22 ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|23 ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|24 ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|21 ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|22 ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|23 ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|24 ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst|21|clk                   ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst|22|clk                   ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst|23|clk                   ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst|24|clk                   ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst5|24~clkctrl|inclk[0]     ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst5|24~clkctrl|outclk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst5|24|q                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst5|24|q                    ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst5|24~clkctrl|inclk[0]     ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst5|24~clkctrl|outclk       ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst|21|clk                   ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst|22|clk                   ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst|23|clk                   ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst|24|clk                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst6|24'                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|21 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|22 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|23 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|24 ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|21 ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|22 ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|23 ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|24 ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|21 ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|22 ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|23 ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|24 ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst5|21|clk                   ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst5|22|clk                   ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst5|23|clk                   ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst5|24|clk                   ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst6|24~clkctrl|inclk[0]      ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst6|24~clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst6|24|q                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst6|24|q                     ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst6|24~clkctrl|inclk[0]      ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst6|24~clkctrl|outclk        ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst5|21|clk                   ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst5|22|clk                   ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst5|23|clk                   ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst5|24|clk                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst|24'                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|21 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|22 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|23 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|24 ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|21 ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|22 ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|23 ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|24 ;
; 0.309  ; 0.525        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|21 ;
; 0.309  ; 0.525        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|22 ;
; 0.309  ; 0.525        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|23 ;
; 0.309  ; 0.525        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|24 ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst1|21|clk                   ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst1|22|clk                   ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst1|23|clk                   ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst1|24|clk                   ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst|24~clkctrl|inclk[0]       ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst|24~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst|24|q                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst|24|q                      ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst|24~clkctrl|inclk[0]       ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst|24~clkctrl|outclk         ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst1|21|clk                   ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst1|22|clk                   ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst1|23|clk                   ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst1|24|clk                   ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst3|24'                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|21 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|21 ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|21 ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst4|21|clk                   ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst4|22|clk                   ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst3|24~clkctrl|inclk[0]      ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst3|24~clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst3|24|q                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst3|24|q                     ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst3|24~clkctrl|inclk[0]      ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst3|24~clkctrl|outclk        ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst4|21|clk                   ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst4|22|clk                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; D         ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.345 ; 3.842 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; D         ; clock_divisor:inst1|freqdiv:inst4|22 ; -1.456 ; -1.924 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; A0        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.931 ; 6.925 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A1        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.930 ; 6.975 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A2        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.894 ; 6.901 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A3        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.915 ; 6.966 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A4        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.934 ; 6.984 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A5        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.800 ; 6.853 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A6        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.697 ; 6.646 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B0        ; clock_divisor:inst1|freqdiv:inst4|22 ; 7.548 ; 7.493 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B1        ; clock_divisor:inst1|freqdiv:inst4|22 ; 7.380 ; 7.509 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B2        ; clock_divisor:inst1|freqdiv:inst4|22 ; 7.027 ; 7.068 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B3        ; clock_divisor:inst1|freqdiv:inst4|22 ; 7.089 ; 7.052 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B4        ; clock_divisor:inst1|freqdiv:inst4|22 ; 7.017 ; 7.052 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B5        ; clock_divisor:inst1|freqdiv:inst4|22 ; 7.003 ; 7.042 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B6        ; clock_divisor:inst1|freqdiv:inst4|22 ; 7.011 ; 7.045 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; LED       ; clock_divisor:inst1|freqdiv:inst4|22 ; 8.655 ; 8.700 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; LED       ; clock_divisor:inst1|freqdiv:inst4|22 ;       ; 4.302 ; Fall       ; clock_divisor:inst1|freqdiv:inst4|22 ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; A0        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.375 ; 6.528 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A1        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.373 ; 6.528 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A2        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.343 ; 6.502 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A3        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.362 ; 6.411 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A4        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.413 ; 6.428 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A5        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.234 ; 6.289 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A6        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.179 ; 6.087 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B0        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.613 ; 6.536 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B1        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.498 ; 6.586 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B2        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.136 ; 6.162 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B3        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.174 ; 6.120 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B4        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.088 ; 6.136 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B5        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.066 ; 6.129 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B6        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.075 ; 6.140 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; LED       ; clock_divisor:inst1|freqdiv:inst4|22 ; 4.161 ; 8.138 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; LED       ; clock_divisor:inst1|freqdiv:inst4|22 ;       ; 4.198 ; Fall       ; clock_divisor:inst1|freqdiv:inst4|22 ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                   ;
+------------+-----------------+--------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note                                                          ;
+------------+-----------------+--------------------------------------+---------------------------------------------------------------+
; 421.94 MHz ; 421.94 MHz      ; clock_divisor:inst1|freqdiv:inst4|22 ;                                                               ;
; 830.56 MHz ; 500.0 MHz       ; clock_divisor:inst1|freqdiv:inst1|24 ; limit due to minimum period restriction (tmin)                ;
; 851.06 MHz ; 500.0 MHz       ; clock_divisor:inst1|freqdiv:inst6|24 ; limit due to minimum period restriction (tmin)                ;
; 852.51 MHz ; 500.0 MHz       ; clock_divisor:inst1|freqdiv:inst5|24 ; limit due to minimum period restriction (tmin)                ;
; 853.24 MHz ; 250.0 MHz       ; C                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 853.24 MHz ; 500.0 MHz       ; clock_divisor:inst1|freqdiv:inst|24  ; limit due to minimum period restriction (tmin)                ;
; 853.97 MHz ; 500.0 MHz       ; clock_divisor:inst1|freqdiv:inst2|24 ; limit due to minimum period restriction (tmin)                ;
; 922.51 MHz ; 500.0 MHz       ; clock_divisor:inst1|freqdiv:inst3|24 ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+--------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; clock_divisor:inst1|freqdiv:inst4|22 ; -1.370 ; -9.104        ;
; clock_divisor:inst1|freqdiv:inst1|24 ; -0.204 ; -0.204        ;
; clock_divisor:inst1|freqdiv:inst6|24 ; -0.175 ; -0.175        ;
; clock_divisor:inst1|freqdiv:inst5|24 ; -0.173 ; -0.173        ;
; C                                    ; -0.172 ; -0.172        ;
; clock_divisor:inst1|freqdiv:inst|24  ; -0.172 ; -0.172        ;
; clock_divisor:inst1|freqdiv:inst2|24 ; -0.171 ; -0.171        ;
; clock_divisor:inst1|freqdiv:inst3|24 ; -0.084 ; -0.084        ;
+--------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                             ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; clock_divisor:inst1|freqdiv:inst5|24 ; -0.225 ; -0.225        ;
; clock_divisor:inst1|freqdiv:inst3|24 ; -0.203 ; -0.203        ;
; clock_divisor:inst1|freqdiv:inst2|24 ; -0.173 ; -0.173        ;
; clock_divisor:inst1|freqdiv:inst6|24 ; -0.173 ; -0.173        ;
; clock_divisor:inst1|freqdiv:inst1|24 ; -0.153 ; -0.153        ;
; clock_divisor:inst1|freqdiv:inst|24  ; -0.093 ; -0.093        ;
; C                                    ; -0.016 ; -0.016        ;
; clock_divisor:inst1|freqdiv:inst4|22 ; 0.313  ; 0.000         ;
+--------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; C                                    ; -3.000 ; -7.000        ;
; clock_divisor:inst1|freqdiv:inst4|22 ; -1.000 ; -8.000        ;
; clock_divisor:inst1|freqdiv:inst1|24 ; -1.000 ; -4.000        ;
; clock_divisor:inst1|freqdiv:inst2|24 ; -1.000 ; -4.000        ;
; clock_divisor:inst1|freqdiv:inst5|24 ; -1.000 ; -4.000        ;
; clock_divisor:inst1|freqdiv:inst6|24 ; -1.000 ; -4.000        ;
; clock_divisor:inst1|freqdiv:inst|24  ; -1.000 ; -4.000        ;
; clock_divisor:inst1|freqdiv:inst3|24 ; -1.000 ; -2.000        ;
+--------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst4|22'                                                                                                                ;
+--------+-------------------------+-------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.370 ; contador_top:inst|inst5 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.053     ; 2.312      ;
; -1.369 ; contador_top:inst|inst7 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 2.310      ;
; -1.340 ; contador_top:inst|inst2 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.053     ; 2.282      ;
; -1.325 ; contador_top:inst|inst4 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 2.266      ;
; -1.320 ; contador_top:inst|inst3 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 2.261      ;
; -1.248 ; contador_top:inst|inst6 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.053     ; 2.190      ;
; -1.248 ; contador_top:inst|inst  ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 2.189      ;
; -1.247 ; contador_top:inst|inst7 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.055     ; 2.187      ;
; -1.246 ; contador_top:inst|inst7 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.055     ; 2.186      ;
; -1.237 ; contador_top:inst|inst5 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 2.178      ;
; -1.236 ; contador_top:inst|inst5 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 2.177      ;
; -1.219 ; contador_top:inst|inst1 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 2.160      ;
; -1.206 ; contador_top:inst|inst2 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 2.147      ;
; -1.206 ; contador_top:inst|inst2 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 2.147      ;
; -1.194 ; contador_top:inst|inst3 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.055     ; 2.134      ;
; -1.193 ; contador_top:inst|inst3 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.055     ; 2.133      ;
; -1.191 ; contador_top:inst|inst4 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.055     ; 2.131      ;
; -1.191 ; contador_top:inst|inst4 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.055     ; 2.131      ;
; -1.120 ; contador_top:inst|inst  ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.055     ; 2.060      ;
; -1.119 ; contador_top:inst|inst  ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.055     ; 2.059      ;
; -1.114 ; contador_top:inst|inst6 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 2.055      ;
; -1.114 ; contador_top:inst|inst6 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 2.055      ;
; -1.097 ; contador_top:inst|inst1 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.055     ; 2.037      ;
; -1.096 ; contador_top:inst|inst1 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.055     ; 2.036      ;
; -1.091 ; contador_top:inst|inst7 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 2.032      ;
; -1.087 ; contador_top:inst|inst5 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.053     ; 2.029      ;
; -1.087 ; contador_top:inst|inst5 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.053     ; 2.029      ;
; -1.083 ; contador_top:inst|inst7 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 2.024      ;
; -1.083 ; contador_top:inst|inst7 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 2.024      ;
; -1.062 ; contador_top:inst|inst5 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.053     ; 2.004      ;
; -1.057 ; contador_top:inst|inst2 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.053     ; 1.999      ;
; -1.057 ; contador_top:inst|inst2 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.053     ; 1.999      ;
; -1.042 ; contador_top:inst|inst4 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 1.983      ;
; -1.042 ; contador_top:inst|inst4 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 1.983      ;
; -1.037 ; contador_top:inst|inst3 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 1.978      ;
; -1.037 ; contador_top:inst|inst3 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 1.978      ;
; -1.019 ; contador_top:inst|inst3 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 1.960      ;
; -1.006 ; contador_top:inst|inst7 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 1.947      ;
; -0.988 ; contador_top:inst|inst4 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 1.929      ;
; -0.987 ; contador_top:inst|inst6 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.053     ; 1.929      ;
; -0.987 ; contador_top:inst|inst  ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 1.928      ;
; -0.965 ; contador_top:inst|inst6 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.053     ; 1.907      ;
; -0.965 ; contador_top:inst|inst  ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 1.906      ;
; -0.965 ; contador_top:inst|inst6 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.053     ; 1.907      ;
; -0.965 ; contador_top:inst|inst  ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 1.906      ;
; -0.931 ; contador_top:inst|inst1 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 1.872      ;
; -0.931 ; contador_top:inst|inst1 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 1.872      ;
; -0.922 ; contador_top:inst|inst1 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 1.863      ;
; -0.921 ; contador_top:inst|inst2 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.053     ; 1.863      ;
; -0.914 ; contador_top:inst|inst5 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 1.855      ;
; -0.906 ; contador_top:inst|inst7 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.055     ; 1.846      ;
; -0.894 ; contador_top:inst|inst2 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 1.835      ;
; -0.873 ; contador_top:inst|inst1 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 1.814      ;
; -0.870 ; contador_top:inst|inst3 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.055     ; 1.810      ;
; -0.861 ; contador_top:inst|inst4 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.055     ; 1.801      ;
; -0.856 ; contador_top:inst|inst6 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.053     ; 1.798      ;
; -0.853 ; contador_top:inst|inst5 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.053     ; 1.795      ;
; -0.833 ; contador_top:inst|inst2 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.053     ; 1.775      ;
; -0.809 ; contador_top:inst|inst3 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 1.750      ;
; -0.802 ; contador_top:inst|inst6 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 1.743      ;
; -0.802 ; contador_top:inst|inst  ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.055     ; 1.742      ;
; -0.800 ; contador_top:inst|inst4 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 1.741      ;
; -0.795 ; contador_top:inst|inst  ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.054     ; 1.736      ;
; -0.688 ; contador_top:inst|inst1 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.055     ; 1.628      ;
+--------+-------------------------+-------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst1|24'                                                                                                                                          ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.204 ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; -0.054     ; 1.145      ;
; -0.172 ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; -0.054     ; 1.113      ;
; 0.033  ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; -0.054     ; 0.908      ;
; 0.081  ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; -0.054     ; 0.860      ;
; 0.206  ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.500        ; 1.920      ; 2.389      ;
; 0.290  ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; -0.054     ; 0.651      ;
; 0.309  ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; -0.054     ; 0.632      ;
; 0.358  ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; -0.054     ; 0.583      ;
; 0.358  ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; -0.054     ; 0.583      ;
; 0.358  ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; -0.054     ; 0.583      ;
; 0.733  ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; 1.920      ; 2.362      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst6|24'                                                                                                                                          ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.175 ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; -0.055     ; 1.115      ;
; -0.107 ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; -0.055     ; 1.047      ;
; 0.029  ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; -0.055     ; 0.911      ;
; 0.082  ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; -0.055     ; 0.858      ;
; 0.193  ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; -0.055     ; 0.747      ;
; 0.233  ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.500        ; 1.918      ; 2.360      ;
; 0.314  ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; -0.055     ; 0.626      ;
; 0.357  ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; -0.055     ; 0.583      ;
; 0.753  ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; 1.918      ; 2.340      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst5|24'                                                                                                                                        ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.173 ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; -0.056     ; 1.112      ;
; -0.107 ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; -0.056     ; 1.046      ;
; 0.029  ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; -0.056     ; 0.910      ;
; 0.082  ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; -0.056     ; 0.857      ;
; 0.186  ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; -0.056     ; 0.753      ;
; 0.280  ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.500        ; 1.774      ; 2.169      ;
; 0.312  ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; -0.056     ; 0.627      ;
; 0.356  ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; -0.056     ; 0.583      ;
; 0.820  ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; 1.774      ; 2.129      ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'C'                                                                                                                                                    ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.172 ; clock_divisor:inst1|freqdiv:inst6|23 ; clock_divisor:inst1|freqdiv:inst6|24 ; C                                    ; C           ; 1.000        ; -0.054     ; 1.113      ;
; -0.104 ; clock_divisor:inst1|freqdiv:inst6|21 ; clock_divisor:inst1|freqdiv:inst6|24 ; C                                    ; C           ; 1.000        ; -0.054     ; 1.045      ;
; 0.024  ; clock_divisor:inst1|freqdiv:inst6|22 ; clock_divisor:inst1|freqdiv:inst6|24 ; C                                    ; C           ; 1.000        ; -0.054     ; 0.917      ;
; 0.027  ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; C           ; 0.500        ; 2.148      ; 2.786      ;
; 0.080  ; clock_divisor:inst1|freqdiv:inst6|21 ; clock_divisor:inst1|freqdiv:inst6|23 ; C                                    ; C           ; 1.000        ; -0.054     ; 0.861      ;
; 0.191  ; clock_divisor:inst1|freqdiv:inst6|22 ; clock_divisor:inst1|freqdiv:inst6|23 ; C                                    ; C           ; 1.000        ; -0.054     ; 0.750      ;
; 0.193  ; clock_divisor:inst1|freqdiv:inst6|21 ; clock_divisor:inst1|freqdiv:inst6|22 ; C                                    ; C           ; 1.000        ; -0.054     ; 0.748      ;
; 0.358  ; clock_divisor:inst1|freqdiv:inst6|21 ; clock_divisor:inst1|freqdiv:inst6|21 ; C                                    ; C           ; 1.000        ; -0.054     ; 0.583      ;
; 0.358  ; clock_divisor:inst1|freqdiv:inst6|23 ; clock_divisor:inst1|freqdiv:inst6|23 ; C                                    ; C           ; 1.000        ; -0.054     ; 0.583      ;
; 0.358  ; clock_divisor:inst1|freqdiv:inst6|22 ; clock_divisor:inst1|freqdiv:inst6|22 ; C                                    ; C           ; 1.000        ; -0.054     ; 0.583      ;
; 0.581  ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; C           ; 1.000        ; 2.148      ; 2.732      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst|24'                                                                                                                                          ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.172 ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; -0.055     ; 1.112      ;
; -0.107 ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; -0.055     ; 1.047      ;
; 0.032  ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; -0.055     ; 0.908      ;
; 0.081  ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; -0.055     ; 0.859      ;
; 0.150  ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24 ; 0.500        ; 1.912      ; 2.437      ;
; 0.188  ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; -0.055     ; 0.752      ;
; 0.313  ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; -0.055     ; 0.627      ;
; 0.357  ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; -0.055     ; 0.583      ;
; 0.672  ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; 1.912      ; 2.415      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst2|24'                                                                                                                                          ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.171 ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; -0.055     ; 1.111      ;
; -0.106 ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; -0.055     ; 1.046      ;
; 0.032  ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; -0.055     ; 0.908      ;
; 0.081  ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; -0.055     ; 0.859      ;
; 0.194  ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.500        ; 1.891      ; 2.372      ;
; 0.195  ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; -0.055     ; 0.745      ;
; 0.312  ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; -0.055     ; 0.628      ;
; 0.357  ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; -0.055     ; 0.583      ;
; 0.756  ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; 1.891      ; 2.310      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst3|24'                                                                                                                                          ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.084 ; clock_divisor:inst1|freqdiv:inst4|21 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; 1.000        ; -0.055     ; 1.024      ;
; 0.273  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst3|24 ; 0.500        ; 1.768      ; 2.170      ;
; 0.357  ; clock_divisor:inst1|freqdiv:inst4|21 ; clock_divisor:inst1|freqdiv:inst4|21 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; 1.000        ; -0.055     ; 0.583      ;
; 0.841  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst3|24 ; 1.000        ; 1.768      ; 2.102      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst5|24'                                                                                                                                         ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.225 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 1.864      ; 1.983      ;
; 0.290  ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst5|24 ; -0.500       ; 1.864      ; 1.998      ;
; 0.311  ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 0.056      ; 0.511      ;
; 0.319  ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 0.056      ; 0.519      ;
; 0.335  ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 0.056      ; 0.535      ;
; 0.474  ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 0.056      ; 0.674      ;
; 0.517  ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 0.056      ; 0.717      ;
; 0.603  ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 0.056      ; 0.803      ;
; 0.713  ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 0.056      ; 0.913      ;
; 0.778  ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 0.056      ; 0.978      ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst3|24'                                                                                                                                           ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.203 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst3|24 ; 0.000        ; 1.857      ; 1.998      ;
; 0.309  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst3|24 ; -0.500       ; 1.857      ; 2.010      ;
; 0.320  ; clock_divisor:inst1|freqdiv:inst4|21 ; clock_divisor:inst1|freqdiv:inst4|21 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; 0.000        ; 0.055      ; 0.519      ;
; 0.734  ; clock_divisor:inst1|freqdiv:inst4|21 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; 0.000        ; 0.055      ; 0.933      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst2|24'                                                                                                                                           ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.173 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 1.987      ; 2.158      ;
; 0.312  ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 0.055      ; 0.511      ;
; 0.320  ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 0.055      ; 0.519      ;
; 0.336  ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 0.055      ; 0.535      ;
; 0.361  ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; -0.500       ; 1.987      ; 2.192      ;
; 0.478  ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 0.055      ; 0.677      ;
; 0.519  ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 0.055      ; 0.718      ;
; 0.603  ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 0.055      ; 0.802      ;
; 0.713  ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 0.055      ; 0.912      ;
; 0.779  ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 0.055      ; 0.978      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst6|24'                                                                                                                                           ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.173 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 2.014      ; 2.185      ;
; 0.312  ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 0.055      ; 0.511      ;
; 0.320  ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 0.055      ; 0.519      ;
; 0.323  ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; -0.500       ; 2.014      ; 2.181      ;
; 0.336  ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 0.055      ; 0.535      ;
; 0.471  ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 0.055      ; 0.670      ;
; 0.519  ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 0.055      ; 0.718      ;
; 0.605  ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 0.055      ; 0.804      ;
; 0.716  ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 0.055      ; 0.915      ;
; 0.782  ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 0.055      ; 0.981      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst1|24'                                                                                                                                           ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.153 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 2.016      ; 2.207      ;
; 0.313  ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 0.054      ; 0.511      ;
; 0.321  ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 0.054      ; 0.519      ;
; 0.340  ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 0.054      ; 0.538      ;
; 0.348  ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; -0.500       ; 2.016      ; 2.208      ;
; 0.357  ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 0.054      ; 0.555      ;
; 0.522  ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 0.054      ; 0.720      ;
; 0.602  ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 0.054      ; 0.800      ;
; 0.782  ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 0.054      ; 0.980      ;
; 0.842  ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 0.054      ; 1.040      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst|24'                                                                                                                                           ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.093 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 2.007      ; 2.258      ;
; 0.312  ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 0.055      ; 0.511      ;
; 0.320  ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 0.055      ; 0.519      ;
; 0.336  ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 0.055      ; 0.535      ;
; 0.403  ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24 ; -0.500       ; 2.007      ; 2.254      ;
; 0.476  ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 0.055      ; 0.675      ;
; 0.518  ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 0.055      ; 0.717      ;
; 0.603  ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 0.055      ; 0.802      ;
; 0.715  ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 0.055      ; 0.914      ;
; 0.780  ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 0.055      ; 0.979      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'C'                                                                                                                                                     ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.016 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; C           ; 0.000        ; 2.221      ; 2.559      ;
; 0.313  ; clock_divisor:inst1|freqdiv:inst6|23 ; clock_divisor:inst1|freqdiv:inst6|23 ; C                                    ; C           ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; clock_divisor:inst1|freqdiv:inst6|22 ; clock_divisor:inst1|freqdiv:inst6|22 ; C                                    ; C           ; 0.000        ; 0.054      ; 0.511      ;
; 0.321  ; clock_divisor:inst1|freqdiv:inst6|21 ; clock_divisor:inst1|freqdiv:inst6|21 ; C                                    ; C           ; 0.000        ; 0.054      ; 0.519      ;
; 0.472  ; clock_divisor:inst1|freqdiv:inst6|21 ; clock_divisor:inst1|freqdiv:inst6|22 ; C                                    ; C           ; 0.000        ; 0.054      ; 0.670      ;
; 0.475  ; clock_divisor:inst1|freqdiv:inst6|22 ; clock_divisor:inst1|freqdiv:inst6|23 ; C                                    ; C           ; 0.000        ; 0.054      ; 0.673      ;
; 0.515  ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; C           ; -0.500       ; 2.221      ; 2.590      ;
; 0.521  ; clock_divisor:inst1|freqdiv:inst6|21 ; clock_divisor:inst1|freqdiv:inst6|23 ; C                                    ; C           ; 0.000        ; 0.054      ; 0.719      ;
; 0.616  ; clock_divisor:inst1|freqdiv:inst6|22 ; clock_divisor:inst1|freqdiv:inst6|24 ; C                                    ; C           ; 0.000        ; 0.054      ; 0.814      ;
; 0.716  ; clock_divisor:inst1|freqdiv:inst6|21 ; clock_divisor:inst1|freqdiv:inst6|24 ; C                                    ; C           ; 0.000        ; 0.054      ; 0.914      ;
; 0.782  ; clock_divisor:inst1|freqdiv:inst6|23 ; clock_divisor:inst1|freqdiv:inst6|24 ; C                                    ; C           ; 0.000        ; 0.054      ; 0.980      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst4|22'                                                                                                                ;
+-------+-------------------------+-------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.313 ; contador_top:inst|inst2 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; contador_top:inst|inst1 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; contador_top:inst|inst4 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; contador_top:inst|inst3 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; contador_top:inst|inst6 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; contador_top:inst|inst7 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; contador_top:inst|inst5 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; contador_top:inst|inst  ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 0.511      ;
; 0.537 ; contador_top:inst|inst5 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 0.735      ;
; 0.718 ; contador_top:inst|inst6 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.055      ; 0.917      ;
; 0.891 ; contador_top:inst|inst5 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.055      ; 1.090      ;
; 0.957 ; contador_top:inst|inst1 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.053      ; 1.154      ;
; 1.076 ; contador_top:inst|inst6 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.055      ; 1.275      ;
; 1.120 ; contador_top:inst|inst1 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 1.318      ;
; 1.137 ; contador_top:inst|inst  ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 1.335      ;
; 1.139 ; contador_top:inst|inst  ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.053      ; 1.336      ;
; 1.162 ; contador_top:inst|inst2 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.055      ; 1.361      ;
; 1.202 ; contador_top:inst|inst3 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 1.400      ;
; 1.205 ; contador_top:inst|inst4 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.053      ; 1.402      ;
; 1.205 ; contador_top:inst|inst4 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.053      ; 1.402      ;
; 1.219 ; contador_top:inst|inst6 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 1.417      ;
; 1.289 ; contador_top:inst|inst5 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.055      ; 1.488      ;
; 1.319 ; contador_top:inst|inst1 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.053      ; 1.516      ;
; 1.319 ; contador_top:inst|inst1 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.053      ; 1.516      ;
; 1.320 ; contador_top:inst|inst7 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 1.518      ;
; 1.321 ; contador_top:inst|inst6 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.055      ; 1.520      ;
; 1.323 ; contador_top:inst|inst4 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 1.521      ;
; 1.330 ; contador_top:inst|inst3 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 1.528      ;
; 1.334 ; contador_top:inst|inst4 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 1.532      ;
; 1.342 ; contador_top:inst|inst2 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.055      ; 1.541      ;
; 1.342 ; contador_top:inst|inst2 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.055      ; 1.541      ;
; 1.351 ; contador_top:inst|inst4 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 1.549      ;
; 1.356 ; contador_top:inst|inst1 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 1.554      ;
; 1.356 ; contador_top:inst|inst1 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 1.554      ;
; 1.372 ; contador_top:inst|inst7 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.053      ; 1.569      ;
; 1.382 ; contador_top:inst|inst3 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.053      ; 1.579      ;
; 1.386 ; contador_top:inst|inst4 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.053      ; 1.583      ;
; 1.389 ; contador_top:inst|inst  ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 1.587      ;
; 1.389 ; contador_top:inst|inst  ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 1.587      ;
; 1.399 ; contador_top:inst|inst3 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.053      ; 1.596      ;
; 1.399 ; contador_top:inst|inst3 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.053      ; 1.596      ;
; 1.403 ; contador_top:inst|inst3 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 1.601      ;
; 1.413 ; contador_top:inst|inst2 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.055      ; 1.612      ;
; 1.420 ; contador_top:inst|inst5 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.055      ; 1.619      ;
; 1.432 ; contador_top:inst|inst5 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 1.630      ;
; 1.437 ; contador_top:inst|inst7 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 1.635      ;
; 1.437 ; contador_top:inst|inst1 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 1.635      ;
; 1.502 ; contador_top:inst|inst2 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 1.700      ;
; 1.502 ; contador_top:inst|inst2 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 1.700      ;
; 1.517 ; contador_top:inst|inst3 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 1.715      ;
; 1.517 ; contador_top:inst|inst6 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.055      ; 1.716      ;
; 1.517 ; contador_top:inst|inst6 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.055      ; 1.716      ;
; 1.548 ; contador_top:inst|inst  ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.053      ; 1.745      ;
; 1.548 ; contador_top:inst|inst  ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.053      ; 1.745      ;
; 1.620 ; contador_top:inst|inst2 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.055      ; 1.819      ;
; 1.626 ; contador_top:inst|inst4 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 1.824      ;
; 1.662 ; contador_top:inst|inst6 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 1.860      ;
; 1.665 ; contador_top:inst|inst7 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 1.863      ;
; 1.665 ; contador_top:inst|inst7 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 1.863      ;
; 1.666 ; contador_top:inst|inst  ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.054      ; 1.864      ;
; 1.695 ; contador_top:inst|inst5 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.055      ; 1.894      ;
; 1.695 ; contador_top:inst|inst5 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.055      ; 1.894      ;
; 1.815 ; contador_top:inst|inst7 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.053      ; 2.012      ;
; 1.815 ; contador_top:inst|inst7 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.053      ; 2.012      ;
+-------+-------------------------+-------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'C'                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; C     ; Rise       ; C                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|21 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|22 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|23 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|24 ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|21 ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|22 ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|23 ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|24 ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; C     ; Rise       ; C~input|o                            ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; C     ; Rise       ; inst1|inst6|21|clk                   ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; C     ; Rise       ; inst1|inst6|22|clk                   ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; C     ; Rise       ; inst1|inst6|23|clk                   ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; C     ; Rise       ; inst1|inst6|24|clk                   ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; C     ; Rise       ; C~inputclkctrl|inclk[0]              ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; C     ; Rise       ; C~inputclkctrl|outclk                ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|21 ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|22 ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|23 ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|24 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; C     ; Rise       ; C~input|i                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; C     ; Rise       ; C~input|i                            ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; C     ; Rise       ; C~inputclkctrl|inclk[0]              ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; C     ; Rise       ; C~inputclkctrl|outclk                ;
; 0.656  ; 0.656        ; 0.000          ; High Pulse Width ; C     ; Rise       ; inst1|inst6|21|clk                   ;
; 0.656  ; 0.656        ; 0.000          ; High Pulse Width ; C     ; Rise       ; inst1|inst6|22|clk                   ;
; 0.656  ; 0.656        ; 0.000          ; High Pulse Width ; C     ; Rise       ; inst1|inst6|23|clk                   ;
; 0.656  ; 0.656        ; 0.000          ; High Pulse Width ; C     ; Rise       ; inst1|inst6|24|clk                   ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; C     ; Rise       ; C~input|o                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst4|22'                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst2         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst3         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst4         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst5         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst6         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst7         ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst          ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst1         ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst3         ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst4         ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst7         ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst2         ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst5         ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst6         ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst          ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst1         ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst2         ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst3         ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst4         ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst5         ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst6         ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst7         ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst1|clk                  ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst2|clk                  ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst3|clk                  ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst4|clk                  ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst5|clk                  ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst6|clk                  ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst7|clk                  ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst|clk                   ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst1|inst4|22~clkctrl|inclk[0] ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst1|inst4|22~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst1|inst4|22|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst1|inst4|22|q                ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst1|inst4|22~clkctrl|inclk[0] ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst1|inst4|22~clkctrl|outclk   ;
; 0.523  ; 0.523        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst1|clk                  ;
; 0.523  ; 0.523        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst3|clk                  ;
; 0.523  ; 0.523        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst4|clk                  ;
; 0.523  ; 0.523        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst7|clk                  ;
; 0.523  ; 0.523        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst|clk                   ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst2|clk                  ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst5|clk                  ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst6|clk                  ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst1|24'                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|21 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|22 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|23 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|24 ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|21 ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|22 ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|23 ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|24 ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|21 ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|22 ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|23 ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|24 ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst2|21|clk                   ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst2|22|clk                   ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst2|23|clk                   ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst2|24|clk                   ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst1|24~clkctrl|inclk[0]      ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst1|24~clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst1|24|q                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst1|24|q                     ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst1|24~clkctrl|inclk[0]      ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst1|24~clkctrl|outclk        ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst2|21|clk                   ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst2|22|clk                   ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst2|23|clk                   ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst2|24|clk                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst2|24'                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|21 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|22 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|23 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|24 ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|21 ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|22 ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|23 ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|24 ;
; 0.319  ; 0.503        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|21 ;
; 0.319  ; 0.503        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|22 ;
; 0.319  ; 0.503        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|23 ;
; 0.319  ; 0.503        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|24 ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst3|21|clk                   ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst3|22|clk                   ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst3|23|clk                   ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst3|24|clk                   ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst2|24~clkctrl|inclk[0]      ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst2|24~clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst2|24|q                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst2|24|q                     ;
; 0.517  ; 0.517        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst2|24~clkctrl|inclk[0]      ;
; 0.517  ; 0.517        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst2|24~clkctrl|outclk        ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst3|21|clk                   ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst3|22|clk                   ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst3|23|clk                   ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst3|24|clk                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst5|24'                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|21 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|22 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|23 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|24 ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|21 ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|22 ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|23 ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|24 ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|21 ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|22 ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|23 ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|24 ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst|21|clk                   ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst|22|clk                   ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst|23|clk                   ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst|24|clk                   ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst5|24~clkctrl|inclk[0]     ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst5|24~clkctrl|outclk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst5|24|q                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst5|24|q                    ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst5|24~clkctrl|inclk[0]     ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst5|24~clkctrl|outclk       ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst|21|clk                   ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst|22|clk                   ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst|23|clk                   ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst|24|clk                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst6|24'                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|21 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|22 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|23 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|24 ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|21 ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|22 ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|23 ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|24 ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|21 ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|22 ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|23 ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|24 ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst5|21|clk                   ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst5|22|clk                   ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst5|23|clk                   ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst5|24|clk                   ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst6|24~clkctrl|inclk[0]      ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst6|24~clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst6|24|q                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst6|24|q                     ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst6|24~clkctrl|inclk[0]      ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst6|24~clkctrl|outclk        ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst5|21|clk                   ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst5|22|clk                   ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst5|23|clk                   ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst5|24|clk                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst|24'                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|21 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|22 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|23 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|24 ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|21 ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|22 ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|23 ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|24 ;
; 0.318  ; 0.502        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|21 ;
; 0.318  ; 0.502        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|22 ;
; 0.318  ; 0.502        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|23 ;
; 0.318  ; 0.502        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|24 ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst1|21|clk                   ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst1|22|clk                   ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst1|23|clk                   ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst1|24|clk                   ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst|24~clkctrl|inclk[0]       ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst|24~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst|24|q                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst|24|q                      ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst|24~clkctrl|inclk[0]       ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst|24~clkctrl|outclk         ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst1|21|clk                   ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst1|22|clk                   ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst1|23|clk                   ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst1|24|clk                   ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst3|24'                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|21 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; 0.291  ; 0.507        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|21 ;
; 0.291  ; 0.507        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; 0.308  ; 0.492        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|21 ;
; 0.308  ; 0.492        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst4|21|clk                   ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst4|22|clk                   ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst3|24~clkctrl|inclk[0]      ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst3|24~clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst3|24|q                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst3|24|q                     ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst3|24~clkctrl|inclk[0]      ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst3|24~clkctrl|outclk        ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst4|21|clk                   ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst4|22|clk                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; D         ; clock_divisor:inst1|freqdiv:inst4|22 ; 2.964 ; 3.361 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; D         ; clock_divisor:inst1|freqdiv:inst4|22 ; -1.294 ; -1.657 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; A0        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.425 ; 6.493 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A1        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.429 ; 6.503 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A2        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.411 ; 6.470 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A3        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.417 ; 6.498 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A4        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.431 ; 6.511 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A5        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.305 ; 6.384 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A6        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.247 ; 6.172 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B0        ; clock_divisor:inst1|freqdiv:inst4|22 ; 7.034 ; 6.942 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B1        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.874 ; 7.003 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B2        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.527 ; 6.591 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B3        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.610 ; 6.549 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B4        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.516 ; 6.572 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B5        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.495 ; 6.556 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B6        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.510 ; 6.563 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; LED       ; clock_divisor:inst1|freqdiv:inst4|22 ; 8.075 ; 8.069 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; LED       ; clock_divisor:inst1|freqdiv:inst4|22 ;       ; 4.092 ; Fall       ; clock_divisor:inst1|freqdiv:inst4|22 ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; A0        ; clock_divisor:inst1|freqdiv:inst4|22 ; 5.932 ; 6.100 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A1        ; clock_divisor:inst1|freqdiv:inst4|22 ; 5.935 ; 6.102 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A2        ; clock_divisor:inst1|freqdiv:inst4|22 ; 5.920 ; 6.076 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A3        ; clock_divisor:inst1|freqdiv:inst4|22 ; 5.927 ; 6.008 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A4        ; clock_divisor:inst1|freqdiv:inst4|22 ; 5.970 ; 6.023 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A5        ; clock_divisor:inst1|freqdiv:inst4|22 ; 5.807 ; 5.885 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A6        ; clock_divisor:inst1|freqdiv:inst4|22 ; 5.789 ; 5.682 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B0        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.199 ; 6.103 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B1        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.070 ; 6.185 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B2        ; clock_divisor:inst1|freqdiv:inst4|22 ; 5.724 ; 5.796 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B3        ; clock_divisor:inst1|freqdiv:inst4|22 ; 5.795 ; 5.733 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B4        ; clock_divisor:inst1|freqdiv:inst4|22 ; 5.705 ; 5.756 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B5        ; clock_divisor:inst1|freqdiv:inst4|22 ; 5.680 ; 5.747 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B6        ; clock_divisor:inst1|freqdiv:inst4|22 ; 5.691 ; 5.760 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; LED       ; clock_divisor:inst1|freqdiv:inst4|22 ; 4.006 ; 7.563 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; LED       ; clock_divisor:inst1|freqdiv:inst4|22 ;       ; 3.999 ; Fall       ; clock_divisor:inst1|freqdiv:inst4|22 ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; clock_divisor:inst1|freqdiv:inst4|22 ; -0.476 ; -2.614        ;
; C                                    ; 0.062  ; 0.000         ;
; clock_divisor:inst1|freqdiv:inst|24  ; 0.224  ; 0.000         ;
; clock_divisor:inst1|freqdiv:inst2|24 ; 0.233  ; 0.000         ;
; clock_divisor:inst1|freqdiv:inst1|24 ; 0.245  ; 0.000         ;
; clock_divisor:inst1|freqdiv:inst6|24 ; 0.271  ; 0.000         ;
; clock_divisor:inst1|freqdiv:inst5|24 ; 0.282  ; 0.000         ;
; clock_divisor:inst1|freqdiv:inst3|24 ; 0.342  ; 0.000         ;
+--------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                             ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; clock_divisor:inst1|freqdiv:inst5|24 ; -0.252 ; -0.252        ;
; clock_divisor:inst1|freqdiv:inst3|24 ; -0.219 ; -0.219        ;
; clock_divisor:inst1|freqdiv:inst6|24 ; -0.207 ; -0.207        ;
; clock_divisor:inst1|freqdiv:inst1|24 ; -0.189 ; -0.189        ;
; clock_divisor:inst1|freqdiv:inst2|24 ; -0.176 ; -0.176        ;
; clock_divisor:inst1|freqdiv:inst|24  ; -0.159 ; -0.159        ;
; C                                    ; -0.041 ; -0.041        ;
; clock_divisor:inst1|freqdiv:inst4|22 ; 0.186  ; 0.000         ;
+--------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; C                                    ; -3.000 ; -7.224        ;
; clock_divisor:inst1|freqdiv:inst4|22 ; -1.000 ; -8.000        ;
; clock_divisor:inst1|freqdiv:inst1|24 ; -1.000 ; -4.000        ;
; clock_divisor:inst1|freqdiv:inst2|24 ; -1.000 ; -4.000        ;
; clock_divisor:inst1|freqdiv:inst5|24 ; -1.000 ; -4.000        ;
; clock_divisor:inst1|freqdiv:inst6|24 ; -1.000 ; -4.000        ;
; clock_divisor:inst1|freqdiv:inst|24  ; -1.000 ; -4.000        ;
; clock_divisor:inst1|freqdiv:inst3|24 ; -1.000 ; -2.000        ;
+--------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst4|22'                                                                                                                ;
+--------+-------------------------+-------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.476 ; contador_top:inst|inst5 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.036     ; 1.427      ;
; -0.473 ; contador_top:inst|inst7 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.423      ;
; -0.460 ; contador_top:inst|inst2 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.036     ; 1.411      ;
; -0.445 ; contador_top:inst|inst4 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.395      ;
; -0.438 ; contador_top:inst|inst3 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.388      ;
; -0.405 ; contador_top:inst|inst6 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.036     ; 1.356      ;
; -0.400 ; contador_top:inst|inst  ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.350      ;
; -0.398 ; contador_top:inst|inst5 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.036     ; 1.349      ;
; -0.398 ; contador_top:inst|inst5 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.036     ; 1.349      ;
; -0.395 ; contador_top:inst|inst7 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.345      ;
; -0.395 ; contador_top:inst|inst7 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.345      ;
; -0.382 ; contador_top:inst|inst2 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.036     ; 1.333      ;
; -0.382 ; contador_top:inst|inst2 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.036     ; 1.333      ;
; -0.367 ; contador_top:inst|inst4 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.317      ;
; -0.367 ; contador_top:inst|inst4 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.317      ;
; -0.360 ; contador_top:inst|inst3 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.310      ;
; -0.360 ; contador_top:inst|inst3 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.310      ;
; -0.355 ; contador_top:inst|inst1 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.305      ;
; -0.327 ; contador_top:inst|inst6 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.036     ; 1.278      ;
; -0.327 ; contador_top:inst|inst6 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.036     ; 1.278      ;
; -0.322 ; contador_top:inst|inst  ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.272      ;
; -0.322 ; contador_top:inst|inst  ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.272      ;
; -0.298 ; contador_top:inst|inst5 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.036     ; 1.249      ;
; -0.297 ; contador_top:inst|inst5 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.036     ; 1.248      ;
; -0.295 ; contador_top:inst|inst7 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.245      ;
; -0.294 ; contador_top:inst|inst7 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.244      ;
; -0.282 ; contador_top:inst|inst2 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.036     ; 1.233      ;
; -0.281 ; contador_top:inst|inst2 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.036     ; 1.232      ;
; -0.277 ; contador_top:inst|inst1 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.227      ;
; -0.277 ; contador_top:inst|inst1 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.227      ;
; -0.274 ; contador_top:inst|inst5 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.036     ; 1.225      ;
; -0.273 ; contador_top:inst|inst7 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.223      ;
; -0.267 ; contador_top:inst|inst4 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.217      ;
; -0.266 ; contador_top:inst|inst4 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.216      ;
; -0.260 ; contador_top:inst|inst3 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.210      ;
; -0.259 ; contador_top:inst|inst3 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.209      ;
; -0.243 ; contador_top:inst|inst3 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.193      ;
; -0.237 ; contador_top:inst|inst7 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.187      ;
; -0.227 ; contador_top:inst|inst6 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.036     ; 1.178      ;
; -0.227 ; contador_top:inst|inst4 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.177      ;
; -0.226 ; contador_top:inst|inst6 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.036     ; 1.177      ;
; -0.222 ; contador_top:inst|inst  ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.172      ;
; -0.221 ; contador_top:inst|inst  ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.171      ;
; -0.203 ; contador_top:inst|inst6 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.036     ; 1.154      ;
; -0.201 ; contador_top:inst|inst  ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.151      ;
; -0.200 ; contador_top:inst|inst5 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.036     ; 1.151      ;
; -0.197 ; contador_top:inst|inst7 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.147      ;
; -0.184 ; contador_top:inst|inst2 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.036     ; 1.135      ;
; -0.182 ; contador_top:inst|inst1 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.132      ;
; -0.181 ; contador_top:inst|inst1 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.131      ;
; -0.177 ; contador_top:inst|inst1 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.127      ;
; -0.175 ; contador_top:inst|inst2 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.036     ; 1.126      ;
; -0.169 ; contador_top:inst|inst4 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.119      ;
; -0.162 ; contador_top:inst|inst3 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.112      ;
; -0.137 ; contador_top:inst|inst  ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.087      ;
; -0.136 ; contador_top:inst|inst6 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.036     ; 1.087      ;
; -0.134 ; contador_top:inst|inst1 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.084      ;
; -0.129 ; contador_top:inst|inst6 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.036     ; 1.080      ;
; -0.124 ; contador_top:inst|inst5 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.036     ; 1.075      ;
; -0.124 ; contador_top:inst|inst  ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.074      ;
; -0.115 ; contador_top:inst|inst2 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.036     ; 1.066      ;
; -0.100 ; contador_top:inst|inst3 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.050      ;
; -0.092 ; contador_top:inst|inst4 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.042      ;
; -0.055 ; contador_top:inst|inst1 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.000        ; -0.037     ; 1.005      ;
+--------+-------------------------+-------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'C'                                                                                                                                                   ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.062 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; C           ; 0.500        ; 1.355      ; 1.875      ;
; 0.280 ; clock_divisor:inst1|freqdiv:inst6|23 ; clock_divisor:inst1|freqdiv:inst6|24 ; C                                    ; C           ; 1.000        ; -0.035     ; 0.672      ;
; 0.315 ; clock_divisor:inst1|freqdiv:inst6|21 ; clock_divisor:inst1|freqdiv:inst6|24 ; C                                    ; C           ; 1.000        ; -0.035     ; 0.637      ;
; 0.396 ; clock_divisor:inst1|freqdiv:inst6|22 ; clock_divisor:inst1|freqdiv:inst6|24 ; C                                    ; C           ; 1.000        ; -0.035     ; 0.556      ;
; 0.423 ; clock_divisor:inst1|freqdiv:inst6|21 ; clock_divisor:inst1|freqdiv:inst6|23 ; C                                    ; C           ; 1.000        ; -0.035     ; 0.529      ;
; 0.492 ; clock_divisor:inst1|freqdiv:inst6|22 ; clock_divisor:inst1|freqdiv:inst6|23 ; C                                    ; C           ; 1.000        ; -0.035     ; 0.460      ;
; 0.494 ; clock_divisor:inst1|freqdiv:inst6|21 ; clock_divisor:inst1|freqdiv:inst6|22 ; C                                    ; C           ; 1.000        ; -0.035     ; 0.458      ;
; 0.593 ; clock_divisor:inst1|freqdiv:inst6|21 ; clock_divisor:inst1|freqdiv:inst6|21 ; C                                    ; C           ; 1.000        ; -0.035     ; 0.359      ;
; 0.593 ; clock_divisor:inst1|freqdiv:inst6|23 ; clock_divisor:inst1|freqdiv:inst6|23 ; C                                    ; C           ; 1.000        ; -0.035     ; 0.359      ;
; 0.593 ; clock_divisor:inst1|freqdiv:inst6|22 ; clock_divisor:inst1|freqdiv:inst6|22 ; C                                    ; C           ; 1.000        ; -0.035     ; 0.359      ;
; 0.742 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; C           ; 1.000        ; 1.355      ; 1.695      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst|24'                                                                                                                                         ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.224 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24 ; 0.500        ; 1.232      ; 1.600      ;
; 0.281 ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; -0.036     ; 0.670      ;
; 0.311 ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; -0.036     ; 0.640      ;
; 0.402 ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; -0.036     ; 0.549      ;
; 0.422 ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; -0.036     ; 0.529      ;
; 0.489 ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; -0.036     ; 0.462      ;
; 0.574 ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; -0.036     ; 0.377      ;
; 0.592 ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; -0.036     ; 0.359      ;
; 0.592 ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; -0.036     ; 0.359      ;
; 0.592 ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; -0.036     ; 0.359      ;
; 0.877 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24 ; 1.000        ; 1.232      ; 1.447      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst2|24'                                                                                                                                         ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.233 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.500        ; 1.218      ; 1.577      ;
; 0.284 ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; -0.035     ; 0.668      ;
; 0.317 ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; -0.035     ; 0.635      ;
; 0.404 ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; -0.035     ; 0.548      ;
; 0.423 ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; -0.035     ; 0.529      ;
; 0.496 ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; -0.035     ; 0.456      ;
; 0.574 ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; -0.035     ; 0.378      ;
; 0.593 ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; -0.035     ; 0.359      ;
; 0.593 ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; -0.035     ; 0.359      ;
; 0.593 ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; -0.035     ; 0.359      ;
; 0.898 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1.000        ; 1.218      ; 1.412      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst1|24'                                                                                                                                         ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.245 ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; -0.036     ; 0.706      ;
; 0.254 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.500        ; 1.236      ; 1.574      ;
; 0.279 ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; -0.036     ; 0.672      ;
; 0.401 ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; -0.036     ; 0.550      ;
; 0.423 ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; -0.036     ; 0.528      ;
; 0.557 ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; -0.036     ; 0.394      ;
; 0.569 ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; -0.036     ; 0.382      ;
; 0.592 ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; -0.036     ; 0.359      ;
; 0.592 ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; -0.036     ; 0.359      ;
; 0.592 ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; -0.036     ; 0.359      ;
; 0.909 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1.000        ; 1.236      ; 1.419      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst6|24'                                                                                                                                         ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.271 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.500        ; 1.232      ; 1.553      ;
; 0.276 ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; -0.036     ; 0.675      ;
; 0.310 ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; -0.036     ; 0.641      ;
; 0.397 ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; -0.036     ; 0.554      ;
; 0.423 ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; -0.036     ; 0.528      ;
; 0.493 ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; -0.036     ; 0.458      ;
; 0.575 ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; -0.036     ; 0.376      ;
; 0.592 ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; -0.036     ; 0.359      ;
; 0.592 ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; -0.036     ; 0.359      ;
; 0.592 ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; -0.036     ; 0.359      ;
; 0.928 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1.000        ; 1.232      ; 1.396      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst5|24'                                                                                                                                       ;
+-------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.282 ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; -0.036     ; 0.669      ;
; 0.315 ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; -0.036     ; 0.636      ;
; 0.319 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.500        ; 1.162      ; 1.435      ;
; 0.402 ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; -0.036     ; 0.549      ;
; 0.423 ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; -0.036     ; 0.528      ;
; 0.488 ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; -0.036     ; 0.463      ;
; 0.574 ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; -0.036     ; 0.377      ;
; 0.592 ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; -0.036     ; 0.359      ;
; 0.592 ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; -0.036     ; 0.359      ;
; 0.592 ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; -0.036     ; 0.359      ;
; 0.980 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst5|24 ; 1.000        ; 1.162      ; 1.274      ;
+-------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divisor:inst1|freqdiv:inst3|24'                                                                                                                                         ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.342 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst3|24 ; 0.500        ; 1.149      ; 1.399      ;
; 0.343 ; clock_divisor:inst1|freqdiv:inst4|21 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; 1.000        ; -0.036     ; 0.608      ;
; 0.592 ; clock_divisor:inst1|freqdiv:inst4|21 ; clock_divisor:inst1|freqdiv:inst4|21 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; 1.000        ; -0.036     ; 0.359      ;
; 0.980 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst3|24 ; 1.000        ; 1.149      ; 1.261      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst5|24'                                                                                                                                         ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.252 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 1.221      ; 1.178      ;
; 0.187  ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 0.036      ; 0.307      ;
; 0.194  ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 0.036      ; 0.314      ;
; 0.197  ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 0.036      ; 0.317      ;
; 0.273  ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 0.036      ; 0.393      ;
; 0.309  ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 0.036      ; 0.429      ;
; 0.350  ; clock_divisor:inst1|freqdiv:inst|22 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 0.036      ; 0.470      ;
; 0.392  ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst5|24 ; -0.500       ; 1.221      ; 1.322      ;
; 0.422  ; clock_divisor:inst1|freqdiv:inst|21 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 0.036      ; 0.542      ;
; 0.454  ; clock_divisor:inst1|freqdiv:inst|23 ; clock_divisor:inst1|freqdiv:inst|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 0.000        ; 0.036      ; 0.574      ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst3|24'                                                                                                                                           ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.219 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst3|24 ; 0.000        ; 1.208      ; 1.198      ;
; 0.194  ; clock_divisor:inst1|freqdiv:inst4|21 ; clock_divisor:inst1|freqdiv:inst4|21 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; 0.000        ; 0.036      ; 0.314      ;
; 0.380  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst3|24 ; -0.500       ; 1.208      ; 1.297      ;
; 0.421  ; clock_divisor:inst1|freqdiv:inst4|21 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; 0.000        ; 0.036      ; 0.541      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst6|24'                                                                                                                                           ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.207 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 1.294      ; 1.296      ;
; 0.187  ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 0.036      ; 0.307      ;
; 0.194  ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 0.036      ; 0.314      ;
; 0.197  ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 0.036      ; 0.317      ;
; 0.270  ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 0.036      ; 0.390      ;
; 0.310  ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 0.036      ; 0.430      ;
; 0.354  ; clock_divisor:inst1|freqdiv:inst5|22 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 0.036      ; 0.474      ;
; 0.426  ; clock_divisor:inst1|freqdiv:inst5|21 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 0.036      ; 0.546      ;
; 0.432  ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; -0.500       ; 1.294      ; 1.435      ;
; 0.459  ; clock_divisor:inst1|freqdiv:inst5|23 ; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 0.000        ; 0.036      ; 0.579      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst1|24'                                                                                                                                           ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.189 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 1.298      ; 1.318      ;
; 0.187  ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 0.036      ; 0.307      ;
; 0.194  ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 0.036      ; 0.314      ;
; 0.201  ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 0.036      ; 0.321      ;
; 0.213  ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 0.036      ; 0.333      ;
; 0.310  ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 0.036      ; 0.430      ;
; 0.350  ; clock_divisor:inst1|freqdiv:inst2|22 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 0.036      ; 0.470      ;
; 0.448  ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; -0.500       ; 1.298      ; 1.455      ;
; 0.455  ; clock_divisor:inst1|freqdiv:inst2|23 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 0.036      ; 0.575      ;
; 0.487  ; clock_divisor:inst1|freqdiv:inst2|21 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 0.000        ; 0.036      ; 0.607      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst2|24'                                                                                                                                           ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.176 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 1.279      ; 1.312      ;
; 0.188  ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 0.035      ; 0.307      ;
; 0.195  ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 0.035      ; 0.314      ;
; 0.199  ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 0.035      ; 0.318      ;
; 0.269  ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 0.035      ; 0.388      ;
; 0.311  ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 0.035      ; 0.430      ;
; 0.351  ; clock_divisor:inst1|freqdiv:inst3|22 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 0.035      ; 0.470      ;
; 0.423  ; clock_divisor:inst1|freqdiv:inst3|21 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 0.035      ; 0.542      ;
; 0.455  ; clock_divisor:inst1|freqdiv:inst3|23 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 0.000        ; 0.035      ; 0.574      ;
; 0.471  ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; -0.500       ; 1.279      ; 1.459      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst|24'                                                                                                                                           ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.159 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 1.294      ; 1.344      ;
; 0.187  ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 0.036      ; 0.307      ;
; 0.194  ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 0.036      ; 0.314      ;
; 0.198  ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 0.036      ; 0.318      ;
; 0.273  ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 0.036      ; 0.393      ;
; 0.310  ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 0.036      ; 0.430      ;
; 0.349  ; clock_divisor:inst1|freqdiv:inst1|22 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 0.036      ; 0.469      ;
; 0.422  ; clock_divisor:inst1|freqdiv:inst1|21 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 0.036      ; 0.542      ;
; 0.455  ; clock_divisor:inst1|freqdiv:inst1|23 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24 ; 0.000        ; 0.036      ; 0.575      ;
; 0.477  ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24 ; -0.500       ; 1.294      ; 1.480      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'C'                                                                                                                                                     ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.041 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; C           ; 0.000        ; 1.404      ; 1.582      ;
; 0.188  ; clock_divisor:inst1|freqdiv:inst6|23 ; clock_divisor:inst1|freqdiv:inst6|23 ; C                                    ; C           ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; clock_divisor:inst1|freqdiv:inst6|22 ; clock_divisor:inst1|freqdiv:inst6|22 ; C                                    ; C           ; 0.000        ; 0.035      ; 0.307      ;
; 0.195  ; clock_divisor:inst1|freqdiv:inst6|21 ; clock_divisor:inst1|freqdiv:inst6|21 ; C                                    ; C           ; 0.000        ; 0.035      ; 0.314      ;
; 0.271  ; clock_divisor:inst1|freqdiv:inst6|21 ; clock_divisor:inst1|freqdiv:inst6|22 ; C                                    ; C           ; 0.000        ; 0.035      ; 0.390      ;
; 0.272  ; clock_divisor:inst1|freqdiv:inst6|22 ; clock_divisor:inst1|freqdiv:inst6|23 ; C                                    ; C           ; 0.000        ; 0.035      ; 0.391      ;
; 0.311  ; clock_divisor:inst1|freqdiv:inst6|21 ; clock_divisor:inst1|freqdiv:inst6|23 ; C                                    ; C           ; 0.000        ; 0.035      ; 0.430      ;
; 0.360  ; clock_divisor:inst1|freqdiv:inst6|22 ; clock_divisor:inst1|freqdiv:inst6|24 ; C                                    ; C           ; 0.000        ; 0.035      ; 0.479      ;
; 0.424  ; clock_divisor:inst1|freqdiv:inst6|21 ; clock_divisor:inst1|freqdiv:inst6|24 ; C                                    ; C           ; 0.000        ; 0.035      ; 0.543      ;
; 0.457  ; clock_divisor:inst1|freqdiv:inst6|23 ; clock_divisor:inst1|freqdiv:inst6|24 ; C                                    ; C           ; 0.000        ; 0.035      ; 0.576      ;
; 0.626  ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; C           ; -0.500       ; 1.404      ; 1.749      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divisor:inst1|freqdiv:inst4|22'                                                                                                                ;
+-------+-------------------------+-------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.186 ; contador_top:inst|inst1 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; contador_top:inst|inst4 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; contador_top:inst|inst3 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; contador_top:inst|inst7 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; contador_top:inst|inst  ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; contador_top:inst|inst2 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; contador_top:inst|inst6 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; contador_top:inst|inst5 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.036      ; 0.307      ;
; 0.321 ; contador_top:inst|inst5 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.036      ; 0.441      ;
; 0.412 ; contador_top:inst|inst6 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.533      ;
; 0.512 ; contador_top:inst|inst5 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.633      ;
; 0.550 ; contador_top:inst|inst1 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.036      ; 0.670      ;
; 0.650 ; contador_top:inst|inst6 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.771      ;
; 0.655 ; contador_top:inst|inst  ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.036      ; 0.775      ;
; 0.687 ; contador_top:inst|inst1 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.808      ;
; 0.689 ; contador_top:inst|inst  ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.810      ;
; 0.694 ; contador_top:inst|inst2 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.815      ;
; 0.700 ; contador_top:inst|inst4 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.036      ; 0.820      ;
; 0.700 ; contador_top:inst|inst4 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.036      ; 0.820      ;
; 0.701 ; contador_top:inst|inst3 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.822      ;
; 0.743 ; contador_top:inst|inst6 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.036      ; 0.863      ;
; 0.769 ; contador_top:inst|inst2 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.890      ;
; 0.769 ; contador_top:inst|inst2 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.890      ;
; 0.774 ; contador_top:inst|inst4 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.895      ;
; 0.775 ; contador_top:inst|inst1 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.896      ;
; 0.775 ; contador_top:inst|inst1 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.896      ;
; 0.776 ; contador_top:inst|inst5 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.897      ;
; 0.776 ; contador_top:inst|inst1 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.036      ; 0.896      ;
; 0.776 ; contador_top:inst|inst1 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.036      ; 0.896      ;
; 0.779 ; contador_top:inst|inst6 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.900      ;
; 0.786 ; contador_top:inst|inst4 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.907      ;
; 0.803 ; contador_top:inst|inst4 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.924      ;
; 0.811 ; contador_top:inst|inst  ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.932      ;
; 0.811 ; contador_top:inst|inst  ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.932      ;
; 0.813 ; contador_top:inst|inst7 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.934      ;
; 0.814 ; contador_top:inst|inst3 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.935      ;
; 0.818 ; contador_top:inst|inst3 ; contador_top:inst|inst  ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.939      ;
; 0.824 ; contador_top:inst|inst3 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.036      ; 0.944      ;
; 0.824 ; contador_top:inst|inst3 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.036      ; 0.944      ;
; 0.828 ; contador_top:inst|inst4 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.036      ; 0.948      ;
; 0.830 ; contador_top:inst|inst2 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.951      ;
; 0.839 ; contador_top:inst|inst5 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.960      ;
; 0.845 ; contador_top:inst|inst7 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.036      ; 0.965      ;
; 0.846 ; contador_top:inst|inst7 ; contador_top:inst|inst1 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.967      ;
; 0.850 ; contador_top:inst|inst3 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.036      ; 0.970      ;
; 0.850 ; contador_top:inst|inst1 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 0.971      ;
; 0.856 ; contador_top:inst|inst2 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.036      ; 0.976      ;
; 0.856 ; contador_top:inst|inst2 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.036      ; 0.976      ;
; 0.869 ; contador_top:inst|inst5 ; contador_top:inst|inst2 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.036      ; 0.989      ;
; 0.898 ; contador_top:inst|inst  ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.036      ; 1.018      ;
; 0.898 ; contador_top:inst|inst  ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.036      ; 1.018      ;
; 0.898 ; contador_top:inst|inst3 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 1.019      ;
; 0.915 ; contador_top:inst|inst6 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 1.036      ;
; 0.915 ; contador_top:inst|inst6 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 1.036      ;
; 0.930 ; contador_top:inst|inst2 ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 1.051      ;
; 0.941 ; contador_top:inst|inst4 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 1.062      ;
; 0.972 ; contador_top:inst|inst  ; contador_top:inst|inst7 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 1.093      ;
; 0.994 ; contador_top:inst|inst5 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 1.115      ;
; 0.994 ; contador_top:inst|inst5 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 1.115      ;
; 1.001 ; contador_top:inst|inst7 ; contador_top:inst|inst4 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 1.122      ;
; 1.001 ; contador_top:inst|inst7 ; contador_top:inst|inst3 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.037      ; 1.122      ;
; 1.002 ; contador_top:inst|inst6 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.036      ; 1.122      ;
; 1.087 ; contador_top:inst|inst7 ; contador_top:inst|inst6 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.036      ; 1.207      ;
; 1.087 ; contador_top:inst|inst7 ; contador_top:inst|inst5 ; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 0.000        ; 0.036      ; 1.207      ;
+-------+-------------------------+-------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'C'                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; C     ; Rise       ; C                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|21 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|22 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|23 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|24 ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|21 ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|22 ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|23 ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|24 ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; C     ; Rise       ; C~input|o                            ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; C     ; Rise       ; inst1|inst6|21|clk                   ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; C     ; Rise       ; inst1|inst6|22|clk                   ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; C     ; Rise       ; inst1|inst6|23|clk                   ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; C     ; Rise       ; inst1|inst6|24|clk                   ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; C     ; Rise       ; C~inputclkctrl|inclk[0]              ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; C     ; Rise       ; C~inputclkctrl|outclk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; C     ; Rise       ; C~input|i                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; C     ; Rise       ; C~input|i                            ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|21 ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|22 ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|23 ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; C     ; Rise       ; clock_divisor:inst1|freqdiv:inst6|24 ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; C     ; Rise       ; C~inputclkctrl|inclk[0]              ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; C     ; Rise       ; C~inputclkctrl|outclk                ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; C     ; Rise       ; inst1|inst6|21|clk                   ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; C     ; Rise       ; inst1|inst6|22|clk                   ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; C     ; Rise       ; inst1|inst6|23|clk                   ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; C     ; Rise       ; inst1|inst6|24|clk                   ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; C     ; Rise       ; C~input|o                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst4|22'                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst2         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst3         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst4         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst5         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst6         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst7         ;
; 0.235  ; 0.419        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst2         ;
; 0.235  ; 0.419        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst5         ;
; 0.235  ; 0.419        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst6         ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst          ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst1         ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst3         ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst4         ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst7         ;
; 0.360  ; 0.576        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst2         ;
; 0.360  ; 0.576        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst5         ;
; 0.360  ; 0.576        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst6         ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst          ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst1         ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst3         ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst4         ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; contador_top:inst|inst7         ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst2|clk                  ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst5|clk                  ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst6|clk                  ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst1|clk                  ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst3|clk                  ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst4|clk                  ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst7|clk                  ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst|clk                   ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst1|inst4|22~clkctrl|inclk[0] ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst1|inst4|22~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst1|inst4|22|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst1|inst4|22|q                ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst1|inst4|22~clkctrl|inclk[0] ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst1|inst4|22~clkctrl|outclk   ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst2|clk                  ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst5|clk                  ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst6|clk                  ;
; 0.583  ; 0.583        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst1|clk                  ;
; 0.583  ; 0.583        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst3|clk                  ;
; 0.583  ; 0.583        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst4|clk                  ;
; 0.583  ; 0.583        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst7|clk                  ;
; 0.583  ; 0.583        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst4|22 ; Rise       ; inst|inst|clk                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst1|24'                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|21 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|22 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|23 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|24 ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|21 ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|22 ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|23 ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|24 ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|21 ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|22 ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|23 ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst2|24 ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst2|21|clk                   ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst2|22|clk                   ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst2|23|clk                   ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst2|24|clk                   ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst1|24~clkctrl|inclk[0]      ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst1|24~clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst1|24|q                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst1|24|q                     ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst1|24~clkctrl|inclk[0]      ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst1|24~clkctrl|outclk        ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst2|21|clk                   ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst2|22|clk                   ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst2|23|clk                   ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst1|24 ; Rise       ; inst1|inst2|24|clk                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst2|24'                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|21 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|22 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|23 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|24 ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|21 ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|22 ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|23 ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|24 ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|21 ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|22 ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|23 ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst3|24 ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst3|21|clk                   ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst3|22|clk                   ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst3|23|clk                   ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst3|24|clk                   ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst2|24~clkctrl|inclk[0]      ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst2|24~clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst2|24|q                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst2|24|q                     ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst2|24~clkctrl|inclk[0]      ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst2|24~clkctrl|outclk        ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst3|21|clk                   ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst3|22|clk                   ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst3|23|clk                   ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst2|24 ; Rise       ; inst1|inst3|24|clk                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst5|24'                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|21 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|22 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|23 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|24 ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|21 ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|22 ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|23 ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|24 ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|21 ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|22 ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|23 ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst|24 ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst|21|clk                   ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst|22|clk                   ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst|23|clk                   ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst|24|clk                   ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst5|24~clkctrl|inclk[0]     ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst5|24~clkctrl|outclk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst5|24|q                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst5|24|q                    ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst5|24~clkctrl|inclk[0]     ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst5|24~clkctrl|outclk       ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst|21|clk                   ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst|22|clk                   ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst|23|clk                   ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst5|24 ; Rise       ; inst1|inst|24|clk                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst6|24'                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|21 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|22 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|23 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|24 ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|21 ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|22 ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|23 ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|24 ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|21 ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|22 ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|23 ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst5|24 ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst5|21|clk                   ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst5|22|clk                   ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst5|23|clk                   ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst5|24|clk                   ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst6|24~clkctrl|inclk[0]      ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst6|24~clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst6|24|q                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst6|24|q                     ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst6|24~clkctrl|inclk[0]      ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst6|24~clkctrl|outclk        ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst5|21|clk                   ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst5|22|clk                   ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst5|23|clk                   ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst6|24 ; Rise       ; inst1|inst5|24|clk                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst|24'                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|21 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|22 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|23 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|24 ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|21 ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|22 ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|23 ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|24 ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|21 ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|22 ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|23 ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst1|24 ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst1|21|clk                   ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst1|22|clk                   ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst1|23|clk                   ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst1|24|clk                   ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst|24~clkctrl|inclk[0]       ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst|24~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst|24|q                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst|24|q                      ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst|24~clkctrl|inclk[0]       ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst|24~clkctrl|outclk         ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst1|21|clk                   ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst1|22|clk                   ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst1|23|clk                   ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst|24 ; Rise       ; inst1|inst1|24|clk                   ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divisor:inst1|freqdiv:inst3|24'                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|21 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|21 ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|21 ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst4|21|clk                   ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst4|22|clk                   ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst3|24~clkctrl|inclk[0]      ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst3|24~clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst3|24|q                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst3|24|q                     ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst3|24~clkctrl|inclk[0]      ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst3|24~clkctrl|outclk        ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst4|21|clk                   ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; clock_divisor:inst1|freqdiv:inst3|24 ; Rise       ; inst1|inst4|22|clk                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; D         ; clock_divisor:inst1|freqdiv:inst4|22 ; 1.885 ; 2.535 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; D         ; clock_divisor:inst1|freqdiv:inst4|22 ; -0.825 ; -1.449 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; A0        ; clock_divisor:inst1|freqdiv:inst4|22 ; 4.145 ; 4.056 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A1        ; clock_divisor:inst1|freqdiv:inst4|22 ; 4.145 ; 4.095 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A2        ; clock_divisor:inst1|freqdiv:inst4|22 ; 4.128 ; 4.032 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A3        ; clock_divisor:inst1|freqdiv:inst4|22 ; 4.139 ; 4.093 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A4        ; clock_divisor:inst1|freqdiv:inst4|22 ; 4.151 ; 4.104 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A5        ; clock_divisor:inst1|freqdiv:inst4|22 ; 4.052 ; 4.018 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A6        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.943 ; 3.966 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B0        ; clock_divisor:inst1|freqdiv:inst4|22 ; 4.439 ; 4.504 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B1        ; clock_divisor:inst1|freqdiv:inst4|22 ; 4.358 ; 4.418 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B2        ; clock_divisor:inst1|freqdiv:inst4|22 ; 4.216 ; 4.185 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B3        ; clock_divisor:inst1|freqdiv:inst4|22 ; 4.196 ; 4.228 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B4        ; clock_divisor:inst1|freqdiv:inst4|22 ; 4.207 ; 4.176 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B5        ; clock_divisor:inst1|freqdiv:inst4|22 ; 4.192 ; 4.163 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B6        ; clock_divisor:inst1|freqdiv:inst4|22 ; 4.196 ; 4.164 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; LED       ; clock_divisor:inst1|freqdiv:inst4|22 ; 5.100 ; 5.226 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; LED       ; clock_divisor:inst1|freqdiv:inst4|22 ;       ; 2.738 ; Fall       ; clock_divisor:inst1|freqdiv:inst4|22 ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; A0        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.786 ; 3.832 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A1        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.787 ; 3.832 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A2        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.770 ; 3.813 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A3        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.780 ; 3.739 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A4        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.836 ; 3.751 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A5        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.686 ; 3.659 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A6        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.608 ; 3.604 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B0        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.839 ; 3.886 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B1        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.861 ; 3.817 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B2        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.633 ; 3.593 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B3        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.607 ; 3.626 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B4        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.605 ; 3.586 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B5        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.590 ; 3.579 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B6        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.597 ; 3.582 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; LED       ; clock_divisor:inst1|freqdiv:inst4|22 ; 2.560 ; 4.916 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; LED       ; clock_divisor:inst1|freqdiv:inst4|22 ;       ; 2.673 ; Fall       ; clock_divisor:inst1|freqdiv:inst4|22 ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+---------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                 ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                      ; -1.646  ; -0.313 ; N/A      ; N/A     ; -3.000              ;
;  C                                    ; -0.305  ; -0.041 ; N/A      ; N/A     ; -3.000              ;
;  clock_divisor:inst1|freqdiv:inst1|24 ; -0.354  ; -0.223 ; N/A      ; N/A     ; -1.000              ;
;  clock_divisor:inst1|freqdiv:inst2|24 ; -0.302  ; -0.235 ; N/A      ; N/A     ; -1.000              ;
;  clock_divisor:inst1|freqdiv:inst3|24 ; -0.209  ; -0.270 ; N/A      ; N/A     ; -1.000              ;
;  clock_divisor:inst1|freqdiv:inst4|22 ; -1.646  ; 0.186  ; N/A      ; N/A     ; -1.000              ;
;  clock_divisor:inst1|freqdiv:inst5|24 ; -0.302  ; -0.313 ; N/A      ; N/A     ; -1.000              ;
;  clock_divisor:inst1|freqdiv:inst6|24 ; -0.305  ; -0.230 ; N/A      ; N/A     ; -1.000              ;
;  clock_divisor:inst1|freqdiv:inst|24  ; -0.303  ; -0.159 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                       ; -13.303 ; -1.423 ; 0.0      ; 0.0     ; -37.224             ;
;  C                                    ; -0.338  ; -0.041 ; N/A      ; N/A     ; -7.224              ;
;  clock_divisor:inst1|freqdiv:inst1|24 ; -0.383  ; -0.223 ; N/A      ; N/A     ; -4.000              ;
;  clock_divisor:inst1|freqdiv:inst2|24 ; -0.332  ; -0.235 ; N/A      ; N/A     ; -4.000              ;
;  clock_divisor:inst1|freqdiv:inst3|24 ; -0.209  ; -0.270 ; N/A      ; N/A     ; -2.000              ;
;  clock_divisor:inst1|freqdiv:inst4|22 ; -11.045 ; 0.000  ; N/A      ; N/A     ; -8.000              ;
;  clock_divisor:inst1|freqdiv:inst5|24 ; -0.330  ; -0.313 ; N/A      ; N/A     ; -4.000              ;
;  clock_divisor:inst1|freqdiv:inst6|24 ; -0.334  ; -0.230 ; N/A      ; N/A     ; -4.000              ;
;  clock_divisor:inst1|freqdiv:inst|24  ; -0.332  ; -0.159 ; N/A      ; N/A     ; -4.000              ;
+---------------------------------------+---------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; D         ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.345 ; 3.842 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; D         ; clock_divisor:inst1|freqdiv:inst4|22 ; -0.825 ; -1.449 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; A0        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.931 ; 6.925 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A1        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.930 ; 6.975 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A2        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.894 ; 6.901 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A3        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.915 ; 6.966 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A4        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.934 ; 6.984 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A5        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.800 ; 6.853 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A6        ; clock_divisor:inst1|freqdiv:inst4|22 ; 6.697 ; 6.646 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B0        ; clock_divisor:inst1|freqdiv:inst4|22 ; 7.548 ; 7.493 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B1        ; clock_divisor:inst1|freqdiv:inst4|22 ; 7.380 ; 7.509 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B2        ; clock_divisor:inst1|freqdiv:inst4|22 ; 7.027 ; 7.068 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B3        ; clock_divisor:inst1|freqdiv:inst4|22 ; 7.089 ; 7.052 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B4        ; clock_divisor:inst1|freqdiv:inst4|22 ; 7.017 ; 7.052 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B5        ; clock_divisor:inst1|freqdiv:inst4|22 ; 7.003 ; 7.042 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B6        ; clock_divisor:inst1|freqdiv:inst4|22 ; 7.011 ; 7.045 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; LED       ; clock_divisor:inst1|freqdiv:inst4|22 ; 8.655 ; 8.700 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; LED       ; clock_divisor:inst1|freqdiv:inst4|22 ;       ; 4.302 ; Fall       ; clock_divisor:inst1|freqdiv:inst4|22 ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; A0        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.786 ; 3.832 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A1        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.787 ; 3.832 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A2        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.770 ; 3.813 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A3        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.780 ; 3.739 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A4        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.836 ; 3.751 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A5        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.686 ; 3.659 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; A6        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.608 ; 3.604 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B0        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.839 ; 3.886 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B1        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.861 ; 3.817 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B2        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.633 ; 3.593 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B3        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.607 ; 3.626 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B4        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.605 ; 3.586 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B5        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.590 ; 3.579 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; B6        ; clock_divisor:inst1|freqdiv:inst4|22 ; 3.597 ; 3.582 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; LED       ; clock_divisor:inst1|freqdiv:inst4|22 ; 2.560 ; 4.916 ; Rise       ; clock_divisor:inst1|freqdiv:inst4|22 ;
; LED       ; clock_divisor:inst1|freqdiv:inst4|22 ;       ; 2.673 ; Fall       ; clock_divisor:inst1|freqdiv:inst4|22 ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Carry         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A3            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A4            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A5            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A6            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B3            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B4            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B5            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B6            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; D                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; C                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Carry         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; LED           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; A0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; A1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; A2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; A3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; A4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; A5            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; A6            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; B0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; B1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; B2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; B3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; B4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; B5            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; B6            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Carry         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LED           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; A0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; A1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; A2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; A3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; A4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; A5            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; A6            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; B0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; B1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; B2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; B3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; B4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; B5            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; B6            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                         ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; C                                    ; C                                    ; 9        ; 0        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst6|24 ; C                                    ; 1        ; 1        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 9        ; 0        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1        ; 1        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 9        ; 0        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1        ; 1        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; 2        ; 0        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst3|24 ; 1        ; 1        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 172      ; 0        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 9        ; 0        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst5|24 ; 1        ; 1        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1        ; 1        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 9        ; 0        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24  ; 1        ; 1        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24  ; 9        ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                          ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; C                                    ; C                                    ; 9        ; 0        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst6|24 ; C                                    ; 1        ; 1        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 9        ; 0        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst1|24 ; 1        ; 1        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst2|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 9        ; 0        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst2|24 ; 1        ; 1        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst3|24 ; clock_divisor:inst1|freqdiv:inst3|24 ; 2        ; 0        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst3|24 ; 1        ; 1        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst4|22 ; clock_divisor:inst1|freqdiv:inst4|22 ; 172      ; 0        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst5|24 ; 9        ; 0        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst5|24 ; 1        ; 1        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst5|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 1        ; 1        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst6|24 ; clock_divisor:inst1|freqdiv:inst6|24 ; 9        ; 0        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst1|24 ; clock_divisor:inst1|freqdiv:inst|24  ; 1        ; 1        ; 0        ; 0        ;
; clock_divisor:inst1|freqdiv:inst|24  ; clock_divisor:inst1|freqdiv:inst|24  ; 9        ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 65    ; 65   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Apr 11 11:39:55 2023
Info: Command: quartus_sta contador -c contador
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'contador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_divisor:inst1|freqdiv:inst3|24 clock_divisor:inst1|freqdiv:inst3|24
    Info (332105): create_clock -period 1.000 -name clock_divisor:inst1|freqdiv:inst2|24 clock_divisor:inst1|freqdiv:inst2|24
    Info (332105): create_clock -period 1.000 -name clock_divisor:inst1|freqdiv:inst1|24 clock_divisor:inst1|freqdiv:inst1|24
    Info (332105): create_clock -period 1.000 -name clock_divisor:inst1|freqdiv:inst|24 clock_divisor:inst1|freqdiv:inst|24
    Info (332105): create_clock -period 1.000 -name clock_divisor:inst1|freqdiv:inst5|24 clock_divisor:inst1|freqdiv:inst5|24
    Info (332105): create_clock -period 1.000 -name clock_divisor:inst1|freqdiv:inst6|24 clock_divisor:inst1|freqdiv:inst6|24
    Info (332105): create_clock -period 1.000 -name C C
    Info (332105): create_clock -period 1.000 -name clock_divisor:inst1|freqdiv:inst4|22 clock_divisor:inst1|freqdiv:inst4|22
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.646
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.646             -11.045 clock_divisor:inst1|freqdiv:inst4|22 
    Info (332119):    -0.354              -0.383 clock_divisor:inst1|freqdiv:inst1|24 
    Info (332119):    -0.305              -0.338 C 
    Info (332119):    -0.305              -0.334 clock_divisor:inst1|freqdiv:inst6|24 
    Info (332119):    -0.303              -0.332 clock_divisor:inst1|freqdiv:inst|24 
    Info (332119):    -0.302              -0.332 clock_divisor:inst1|freqdiv:inst2|24 
    Info (332119):    -0.302              -0.330 clock_divisor:inst1|freqdiv:inst5|24 
    Info (332119):    -0.209              -0.209 clock_divisor:inst1|freqdiv:inst3|24 
Info (332146): Worst-case hold slack is -0.313
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.313              -0.313 clock_divisor:inst1|freqdiv:inst5|24 
    Info (332119):    -0.270              -0.270 clock_divisor:inst1|freqdiv:inst3|24 
    Info (332119):    -0.235              -0.235 clock_divisor:inst1|freqdiv:inst2|24 
    Info (332119):    -0.230              -0.230 clock_divisor:inst1|freqdiv:inst6|24 
    Info (332119):    -0.223              -0.223 clock_divisor:inst1|freqdiv:inst1|24 
    Info (332119):    -0.148              -0.148 clock_divisor:inst1|freqdiv:inst|24 
    Info (332119):    -0.004              -0.004 C 
    Info (332119):     0.358               0.000 clock_divisor:inst1|freqdiv:inst4|22 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.000 C 
    Info (332119):    -1.000              -8.000 clock_divisor:inst1|freqdiv:inst4|22 
    Info (332119):    -1.000              -4.000 clock_divisor:inst1|freqdiv:inst1|24 
    Info (332119):    -1.000              -4.000 clock_divisor:inst1|freqdiv:inst2|24 
    Info (332119):    -1.000              -4.000 clock_divisor:inst1|freqdiv:inst5|24 
    Info (332119):    -1.000              -4.000 clock_divisor:inst1|freqdiv:inst6|24 
    Info (332119):    -1.000              -4.000 clock_divisor:inst1|freqdiv:inst|24 
    Info (332119):    -1.000              -2.000 clock_divisor:inst1|freqdiv:inst3|24 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.370
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.370              -9.104 clock_divisor:inst1|freqdiv:inst4|22 
    Info (332119):    -0.204              -0.204 clock_divisor:inst1|freqdiv:inst1|24 
    Info (332119):    -0.175              -0.175 clock_divisor:inst1|freqdiv:inst6|24 
    Info (332119):    -0.173              -0.173 clock_divisor:inst1|freqdiv:inst5|24 
    Info (332119):    -0.172              -0.172 C 
    Info (332119):    -0.172              -0.172 clock_divisor:inst1|freqdiv:inst|24 
    Info (332119):    -0.171              -0.171 clock_divisor:inst1|freqdiv:inst2|24 
    Info (332119):    -0.084              -0.084 clock_divisor:inst1|freqdiv:inst3|24 
Info (332146): Worst-case hold slack is -0.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.225              -0.225 clock_divisor:inst1|freqdiv:inst5|24 
    Info (332119):    -0.203              -0.203 clock_divisor:inst1|freqdiv:inst3|24 
    Info (332119):    -0.173              -0.173 clock_divisor:inst1|freqdiv:inst2|24 
    Info (332119):    -0.173              -0.173 clock_divisor:inst1|freqdiv:inst6|24 
    Info (332119):    -0.153              -0.153 clock_divisor:inst1|freqdiv:inst1|24 
    Info (332119):    -0.093              -0.093 clock_divisor:inst1|freqdiv:inst|24 
    Info (332119):    -0.016              -0.016 C 
    Info (332119):     0.313               0.000 clock_divisor:inst1|freqdiv:inst4|22 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.000 C 
    Info (332119):    -1.000              -8.000 clock_divisor:inst1|freqdiv:inst4|22 
    Info (332119):    -1.000              -4.000 clock_divisor:inst1|freqdiv:inst1|24 
    Info (332119):    -1.000              -4.000 clock_divisor:inst1|freqdiv:inst2|24 
    Info (332119):    -1.000              -4.000 clock_divisor:inst1|freqdiv:inst5|24 
    Info (332119):    -1.000              -4.000 clock_divisor:inst1|freqdiv:inst6|24 
    Info (332119):    -1.000              -4.000 clock_divisor:inst1|freqdiv:inst|24 
    Info (332119):    -1.000              -2.000 clock_divisor:inst1|freqdiv:inst3|24 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.476
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.476              -2.614 clock_divisor:inst1|freqdiv:inst4|22 
    Info (332119):     0.062               0.000 C 
    Info (332119):     0.224               0.000 clock_divisor:inst1|freqdiv:inst|24 
    Info (332119):     0.233               0.000 clock_divisor:inst1|freqdiv:inst2|24 
    Info (332119):     0.245               0.000 clock_divisor:inst1|freqdiv:inst1|24 
    Info (332119):     0.271               0.000 clock_divisor:inst1|freqdiv:inst6|24 
    Info (332119):     0.282               0.000 clock_divisor:inst1|freqdiv:inst5|24 
    Info (332119):     0.342               0.000 clock_divisor:inst1|freqdiv:inst3|24 
Info (332146): Worst-case hold slack is -0.252
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.252              -0.252 clock_divisor:inst1|freqdiv:inst5|24 
    Info (332119):    -0.219              -0.219 clock_divisor:inst1|freqdiv:inst3|24 
    Info (332119):    -0.207              -0.207 clock_divisor:inst1|freqdiv:inst6|24 
    Info (332119):    -0.189              -0.189 clock_divisor:inst1|freqdiv:inst1|24 
    Info (332119):    -0.176              -0.176 clock_divisor:inst1|freqdiv:inst2|24 
    Info (332119):    -0.159              -0.159 clock_divisor:inst1|freqdiv:inst|24 
    Info (332119):    -0.041              -0.041 C 
    Info (332119):     0.186               0.000 clock_divisor:inst1|freqdiv:inst4|22 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.224 C 
    Info (332119):    -1.000              -8.000 clock_divisor:inst1|freqdiv:inst4|22 
    Info (332119):    -1.000              -4.000 clock_divisor:inst1|freqdiv:inst1|24 
    Info (332119):    -1.000              -4.000 clock_divisor:inst1|freqdiv:inst2|24 
    Info (332119):    -1.000              -4.000 clock_divisor:inst1|freqdiv:inst5|24 
    Info (332119):    -1.000              -4.000 clock_divisor:inst1|freqdiv:inst6|24 
    Info (332119):    -1.000              -4.000 clock_divisor:inst1|freqdiv:inst|24 
    Info (332119):    -1.000              -2.000 clock_divisor:inst1|freqdiv:inst3|24 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4623 megabytes
    Info: Processing ended: Tue Apr 11 11:39:58 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


