--
-- Definition of a single port ROM for KCPSM program defined by 2029_s3kit_example2.ind_tabs.full_inst.asm.psm
-- and assmbled using KCPSM assembler.
--
-- Standard IEEE libraries
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd
--
library unisim;
use unisim.vcomponents.all;
--
--
entity 2029_s3kit_example2.ind_tabs.full_inst.asm is
    Port (      address : in std_logic_vector(7 downto 0);
            instruction : out std_logic_vector(15 downto 0);
                    clk : in std_logic);
    end 2029_s3kit_example2.ind_tabs.full_inst.asm;
--
architecture low_level_definition of 2029_s3kit_example2.ind_tabs.full_inst.asm is
--
-- Attributes to define ROM contents during implementation synthesis.
-- The information is repeated in the generic map for functional simulation
--
attribute INIT_00 : string;
attribute INIT_01 : string;
attribute INIT_02 : string;
attribute INIT_03 : string;
attribute INIT_04 : string;
attribute INIT_05 : string;
attribute INIT_06 : string;
attribute INIT_07 : string;
attribute INIT_08 : string;
attribute INIT_09 : string;
attribute INIT_0A : string;
attribute INIT_0B : string;
attribute INIT_0C : string;
attribute INIT_0D : string;
attribute INIT_0E : string;
attribute INIT_0F : string;
--
-- Attributes to define ROM contents during implementation synthesis.
--
attribute INIT_00 of ram_256_x_16 : label is  "00A800A0009800900088000000800001C0014002810150070108000101010000";
attribute INIT_01 of ram_256_x_16 : label is  "000000805C16C2015C17C1015C18C00100FF01FF020358B68F010F0000B800B0";
attribute INIT_02 of ram_256_x_16 : label is  "00045431010B0180010860A800805024010401884029800180205029C0205026";
attribute INIT_03 of ram_256_x_16 : label is  "00885037010401905037010B0180403F80018010503FC010503900000088403F";
attribute INIT_04 of ram_256_x_16 : label is  "5048010401985048010401884050800180105050C010504A00000090011060A8";
attribute INIT_05 of ram_256_x_16 : label is  "010401A05059010401904061800180105061C010505B00000098011860A80090";
attribute INIT_06 of ram_256_x_16 : label is  "01A8506A010401984072800180105072C010506C000000A0012060A800985059";
attribute INIT_07 of ram_256_x_16 : label is  "507B010401A04083800180105083C010507D000000A8012860A800A0506A0104";
attribute INIT_08 of ram_256_x_16 : label is  "5096C0105093000000B040960004548B010B01B8013060A800A8507B010401B0";
attribute INIT_09 of ram_256_x_16 : label is  "8001802050A4C02050A1000000B8013860A800B05091010401A8409680018010";
attribute INIT_0A of ram_256_x_16 : label is  "58B181065000C00101015000000001004013014060A800B8509F010401B040A4";
attribute INIT_0B of ram_256_x_16 : label is  "005060F92040000020400001202000002020000140B2810E5000C001014040AC";
attribute INIT_0C of ram_256_x_16 : label is  "2020000154CCC00100FF401554CB005360F954CB005360F954CB004160F954CB";
attribute INIT_0D of ram_256_x_16 : label is  "60F95415004960F95415004160F95415004660F9204000002040000120200000";
attribute INIT_0E of ram_256_x_16 : label is  "C20154EDC30103FF0218012040E5810150EA010800010101040000FF5415004C";
attribute INIT_0F of ram_256_x_16 : label is  "017000684000000250F90001000140F840E48401C00150F8000054EBC10154EC";
--
begin
--
  --Instantiate the Xilinx primitive for a block RAM
  ram_256_x_16: RAMB4_S16
  --translate_off
  --INIT values repeated to define contents for functional simulation
  generic map (INIT_00 => X"00A800A0009800900088000000800001C0014002810150070108000101010000",
               INIT_01 => X"000000805C16C2015C17C1015C18C00100FF01FF020358B68F010F0000B800B0",
               INIT_02 => X"00045431010B0180010860A800805024010401884029800180205029C0205026",
               INIT_03 => X"00885037010401905037010B0180403F80018010503FC010503900000088403F",
               INIT_04 => X"5048010401985048010401884050800180105050C010504A00000090011060A8",
               INIT_05 => X"010401A05059010401904061800180105061C010505B00000098011860A80090",
               INIT_06 => X"01A8506A010401984072800180105072C010506C000000A0012060A800985059",
               INIT_07 => X"507B010401A04083800180105083C010507D000000A8012860A800A0506A0104",
               INIT_08 => X"5096C0105093000000B040960004548B010B01B8013060A800A8507B010401B0",
               INIT_09 => X"8001802050A4C02050A1000000B8013860A800B05091010401A8409680018010",
               INIT_0A => X"58B181065000C00101015000000001004013014060A800B8509F010401B040A4",
               INIT_0B => X"005060F92040000020400001202000002020000140B2810E5000C001014040AC",
               INIT_0C => X"2020000154CCC00100FF401554CB005360F954CB005360F954CB004160F954CB",
               INIT_0D => X"60F95415004960F95415004160F95415004660F9204000002040000120200000",
               INIT_0E => X"C20154EDC30103FF0218012040E5810150EA010800010101040000FF5415004C",
               INIT_0F => X"017000684000000250F90001000140F840E48401C00150F8000054EBC10154EC",
  --translate_on
  port map(    DI => "0000000000000000",
               EN => '1',
               WE => '0',
              RST => '0',
              CLK => clk,
             ADDR => address,
               DO => instruction(15 downto 0));
--
end low_level_definition;
--
------------------------------------------------------------------------------------
--
-- END OF FILE 2029_s3kit_example2.ind_tabs.full_inst.asm.vhd
--
------------------------------------------------------------------------------------

