# Formal-Verification
fifo_controller_formal_verified.sv: contains the design and formal verification testcases to verify 
	 fifo using Yosys-SMTBMC

Makefile to verify the fifo using Yosys-smtbmc

Required files: fifo_controller_formal_verified.sv, adff2dff.v, cells_sim.v

type "make fifo" to run all tests


