1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/ConcatWidth/top.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/ConcatWidth/top.sv:1:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/ConcatWidth/top.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:3:19, endln:3:22
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_int_typespec: , line:6:14, endln:6:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_int_typespec: , line:18:14, endln:18:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_int_typespec: , line:24:14, endln:24:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_class_typespec: , line:34:21, endln:34:28
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_enum_typespec: (state), line:32:5, endln:32:74
        |vpiParent:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:32:20, endln:32:28
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:FINISHED
          |INT:0
          |vpiDecompile:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:32:30, endln:32:37
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:RUNNING
          |INT:1
          |vpiDecompile:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), line:32:39, endln:32:46
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:WAITING
          |INT:2
          |vpiDecompile:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:32:48, endln:32:57
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:SUSPENDED
          |INT:3
          |vpiDecompile:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), line:32:59, endln:32:65
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:KILLED
          |INT:4
          |vpiDecompile:4
          |vpiSize:64
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:57:18, endln:57:21
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:60:14, endln:60:17
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:63:14, endln:63:17
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_int_typespec: , line:66:14, endln:66:17
        |vpiSigned:1
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:66:26, endln:66:29
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ConcatWidth/top.sv, line:1:1, endln:18:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.CounterWidth), line:2:19, endln:2:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ConcatWidth/top.sv, line:1:1, endln:18:10
    |UINT:32
    |vpiTypespec:
    \_int_typespec: , line:2:15, endln:2:18
      |vpiParent:
      \_parameter: (work@top.CounterWidth), line:2:19, endln:2:31
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:CounterWidth
    |vpiFullName:work@top.CounterWidth
  |vpiParamAssign:
  \_param_assign: , line:2:19, endln:2:36
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ConcatWidth/top.sv, line:1:1, endln:18:10
    |vpiRhs:
    \_constant: , line:2:34, endln:2:36
      |vpiParent:
      \_param_assign: , line:2:19, endln:2:36
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiTypespec:
      \_int_typespec: , line:2:15, endln:2:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.CounterWidth), line:2:19, endln:2:31
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.clk), line:4:17, endln:4:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ConcatWidth/top.sv, line:1:1, endln:18:10
    |vpiName:clk
    |vpiFullName:work@top.clk
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.out), line:5:37, endln:5:40
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ConcatWidth/top.sv, line:1:1, endln:18:10
    |vpiName:out
    |vpiFullName:work@top.out
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.counter), line:8:18, endln:8:25
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ConcatWidth/top.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_logic_typespec: , line:8:5, endln:8:17
      |vpiRange:
      \_range: , line:8:11, endln:8:17
        |vpiParent:
        \_logic_typespec: , line:8:5, endln:8:17
        |vpiLeftRange:
        \_constant: , line:8:12, endln:8:14
          |vpiParent:
          \_range: , line:8:11, endln:8:17
          |vpiDecompile:63
          |vpiSize:64
          |UINT:63
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:8:15, endln:8:16
          |vpiParent:
          \_range: , line:8:11, endln:8:17
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:counter
    |vpiFullName:work@top.counter
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.counter_upd), line:9:30, endln:9:41
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ConcatWidth/top.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_logic_typespec: , line:9:5, endln:9:29
      |vpiRange:
      \_range: , line:9:11, endln:9:29
        |vpiParent:
        \_logic_typespec: , line:9:5, endln:9:29
        |vpiLeftRange:
        \_operation: , line:9:12, endln:9:26
          |vpiParent:
          \_range: , line:9:11, endln:9:29
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (CounterWidth), line:9:12, endln:9:24
            |vpiParent:
            \_operation: , line:9:12, endln:9:26
            |vpiName:CounterWidth
          |vpiOperand:
          \_constant: , line:9:25, endln:9:26
            |vpiParent:
            \_operation: , line:9:12, endln:9:26
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:9:27, endln:9:28
          |vpiParent:
          \_range: , line:9:11, endln:9:29
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:counter_upd
    |vpiFullName:work@top.counter_upd
    |vpiNetType:36
  |vpiPort:
  \_port: (clk), line:4:17, endln:4:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ConcatWidth/top.sv, line:1:1, endln:18:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.clk.clk), line:4:17, endln:4:20
      |vpiParent:
      \_port: (clk), line:4:17, endln:4:20
      |vpiName:clk
      |vpiFullName:work@top.clk.clk
      |vpiActual:
      \_logic_net: (work@top.clk), line:4:17, endln:4:20
    |vpiTypedef:
    \_logic_typespec: , line:4:11, endln:4:16
  |vpiPort:
  \_port: (out), line:5:37, endln:5:40
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ConcatWidth/top.sv, line:1:1, endln:18:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out.out), line:5:37, endln:5:40
      |vpiParent:
      \_port: (out), line:5:37, endln:5:40
      |vpiName:out
      |vpiFullName:work@top.out.out
      |vpiActual:
      \_logic_net: (work@top.out), line:5:37, endln:5:40
    |vpiTypedef:
    \_logic_typespec: , line:5:12, endln:5:36
      |vpiRange:
      \_range: , line:5:18, endln:5:36
        |vpiParent:
        \_logic_typespec: , line:5:12, endln:5:36
        |vpiLeftRange:
        \_operation: , line:5:19, endln:5:33
          |vpiParent:
          \_range: , line:5:18, endln:5:36
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (CounterWidth), line:5:19, endln:5:31
            |vpiParent:
            \_operation: , line:5:19, endln:5:33
            |vpiName:CounterWidth
          |vpiOperand:
          \_constant: , line:5:32, endln:5:33
            |vpiParent:
            \_operation: , line:5:19, endln:5:33
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:34, endln:5:35
          |vpiParent:
          \_range: , line:5:18, endln:5:36
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiProcess:
  \_initial: , line:11:5, endln:12:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ConcatWidth/top.sv, line:1:1, endln:18:10
    |vpiStmt:
    \_assignment: , line:12:9, endln:12:20
      |vpiParent:
      \_initial: , line:11:5, endln:12:21
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:12:19, endln:12:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@top.counter), line:12:9, endln:12:16
        |vpiParent:
        \_assignment: , line:12:9, endln:12:20
        |vpiName:counter
        |vpiFullName:work@top.counter
        |vpiActual:
        \_logic_net: (work@top.counter), line:8:18, endln:8:25
  |vpiProcess:
  \_always: , line:13:5, endln:15:8
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ConcatWidth/top.sv, line:1:1, endln:18:10
    |vpiStmt:
    \_event_control: , line:13:12, endln:13:26
      |vpiParent:
      \_always: , line:13:5, endln:15:8
      |vpiCondition:
      \_operation: , line:13:14, endln:13:25
        |vpiParent:
        \_event_control: , line:13:12, endln:13:26
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.clk), line:13:22, endln:13:25
          |vpiParent:
          \_operation: , line:13:14, endln:13:25
          |vpiName:clk
          |vpiFullName:work@top.clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:4:17, endln:4:20
      |vpiStmt:
      \_begin: (work@top), line:13:27, endln:15:8
        |vpiParent:
        \_event_control: , line:13:12, endln:13:26
        |vpiFullName:work@top
        |vpiStmt:
        \_assignment: , line:14:9, endln:14:80
          |vpiParent:
          \_begin: (work@top), line:13:27, endln:15:8
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:14:23, endln:14:80
            |vpiParent:
            \_assignment: , line:14:9, endln:14:80
            |vpiOpType:24
            |vpiOperand:
            \_part_select: counter (work@top.counter), line:14:23, endln:14:48
              |vpiParent:
              \_operation: , line:14:23, endln:14:80
              |vpiName:counter
              |vpiFullName:work@top.counter
              |vpiDefName:counter
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_operation: , line:14:31, endln:14:45
                |vpiParent:
                \_part_select: counter (work@top.counter), line:14:23, endln:14:48
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@top.counter.CounterWidth), line:14:31, endln:14:43
                  |vpiParent:
                  \_operation: , line:14:31, endln:14:45
                  |vpiName:CounterWidth
                  |vpiFullName:work@top.counter.CounterWidth
                |vpiOperand:
                \_constant: , line:14:44, endln:14:45
                  |vpiParent:
                  \_operation: , line:14:31, endln:14:45
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:14:46, endln:14:47
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiOperand:
            \_operation: , line:14:51, endln:14:80
              |vpiParent:
              \_operation: , line:14:23, endln:14:80
              |vpiOpType:33
              |vpiOperand:
              \_operation: , line:14:52, endln:14:74
                |vpiParent:
                \_operation: , line:14:51, endln:14:80
                |vpiOpType:34
                |vpiOperand:
                \_operation: , line:14:53, endln:14:67
                  |vpiParent:
                  \_operation: , line:14:52, endln:14:74
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@top.CounterWidth), line:14:53, endln:14:65
                    |vpiParent:
                    \_operation: , line:14:53, endln:14:67
                    |vpiName:CounterWidth
                    |vpiFullName:work@top.CounterWidth
                  |vpiOperand:
                  \_constant: , line:14:66, endln:14:67
                    |vpiParent:
                    \_operation: , line:14:53, endln:14:67
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                |vpiOperand:
                \_operation: , line:14:67, endln:14:73
                  |vpiParent:
                  \_operation: , line:14:52, endln:14:74
                  |vpiOpType:33
                  |vpiOperand:
                  \_constant: , line:14:68, endln:14:72
                    |vpiDecompile:1'b0
                    |vpiSize:1
                    |BIN:0
                    |vpiConstType:3
              |vpiOperand:
              \_constant: , line:14:75, endln:14:79
                |vpiDecompile:1'b1
                |vpiSize:1
                |BIN:1
                |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@top.counter_upd), line:14:9, endln:14:20
            |vpiParent:
            \_assignment: , line:14:9, endln:14:80
            |vpiName:counter_upd
            |vpiFullName:work@top.counter_upd
            |vpiActual:
            \_logic_net: (work@top.counter_upd), line:9:30, endln:9:41
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:16:12, endln:16:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ConcatWidth/top.sv, line:1:1, endln:18:10
    |vpiRhs:
    \_ref_obj: (work@top.counter_upd), line:16:18, endln:16:29
      |vpiParent:
      \_cont_assign: , line:16:12, endln:16:29
      |vpiName:counter_upd
      |vpiFullName:work@top.counter_upd
      |vpiActual:
      \_logic_net: (work@top.counter_upd), line:9:30, endln:9:41
    |vpiLhs:
    \_ref_obj: (work@top.out), line:16:12, endln:16:15
      |vpiParent:
      \_cont_assign: , line:16:12, endln:16:29
      |vpiName:out
      |vpiFullName:work@top.out
      |vpiActual:
      \_logic_net: (work@top.out), line:5:37, endln:5:40
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ConcatWidth/top.sv, line:1:1, endln:18:10
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.counter), line:8:18, endln:8:25
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ConcatWidth/top.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_logic_typespec: , line:8:5, endln:8:17
      |vpiParent:
      \_logic_var: (work@top.counter), line:8:18, endln:8:25
      |vpiRange:
      \_range: , line:8:11, endln:8:17
        |vpiParent:
        \_logic_typespec: , line:8:5, endln:8:17
        |vpiLeftRange:
        \_constant: , line:8:12, endln:8:14
          |vpiParent:
          \_range: , line:8:11, endln:8:17
          |vpiDecompile:63
          |vpiSize:64
          |UINT:63
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:8:15, endln:8:16
          |vpiParent:
          \_range: , line:8:11, endln:8:17
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:counter
    |vpiFullName:work@top.counter
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:8:11, endln:8:17
      |vpiParent:
      \_logic_var: (work@top.counter), line:8:18, endln:8:25
      |vpiLeftRange:
      \_constant: , line:8:12, endln:8:14
        |vpiParent:
        \_range: , line:8:11, endln:8:17
        |vpiDecompile:63
        |vpiSize:64
        |UINT:63
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:8:15, endln:8:16
        |vpiParent:
        \_range: , line:8:11, endln:8:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiVariables:
  \_logic_var: (work@top.counter_upd), line:9:30, endln:9:41
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ConcatWidth/top.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_logic_typespec: , line:9:5, endln:9:29
      |vpiParent:
      \_logic_var: (work@top.counter_upd), line:9:30, endln:9:41
      |vpiRange:
      \_range: , line:9:11, endln:9:29
        |vpiParent:
        \_logic_typespec: , line:9:5, endln:9:29
        |vpiLeftRange:
        \_constant: , line:9:12, endln:9:24
          |vpiParent:
          \_range: , line:9:11, endln:9:29
          |vpiDecompile:31
          |vpiSize:64
          |INT:31
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:9:27, endln:9:28
          |vpiParent:
          \_range: , line:9:11, endln:9:29
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:counter_upd
    |vpiFullName:work@top.counter_upd
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:9:11, endln:9:29
      |vpiParent:
      \_logic_var: (work@top.counter_upd), line:9:30, endln:9:41
      |vpiLeftRange:
      \_constant: , line:9:12, endln:9:24
        |vpiParent:
        \_range: , line:9:11, endln:9:29
        |vpiDecompile:31
        |vpiSize:64
        |INT:31
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , line:9:27, endln:9:28
        |vpiParent:
        \_range: , line:9:11, endln:9:29
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiParameter:
  \_parameter: (work@top.CounterWidth), line:2:19, endln:2:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ConcatWidth/top.sv, line:1:1, endln:18:10
    |UINT:32
    |vpiTypespec:
    \_int_typespec: , line:2:15, endln:2:18
      |vpiParent:
      \_parameter: (work@top.CounterWidth), line:2:19, endln:2:31
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:CounterWidth
    |vpiFullName:work@top.CounterWidth
  |vpiParamAssign:
  \_param_assign: , line:2:19, endln:2:36
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ConcatWidth/top.sv, line:1:1, endln:18:10
    |vpiRhs:
    \_constant: , line:2:34, endln:2:36
      |vpiParent:
      \_param_assign: , line:2:19, endln:2:36
      |vpiDecompile:32
      |vpiSize:32
      |UINT:32
      |vpiTypespec:
      \_int_typespec: , line:2:15, endln:2:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.CounterWidth), line:2:19, endln:2:31
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.clk), line:4:17, endln:4:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ConcatWidth/top.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_logic_typespec: , line:4:11, endln:4:16
      |vpiParent:
      \_logic_net: (work@top.clk), line:4:17, endln:4:20
    |vpiName:clk
    |vpiFullName:work@top.clk
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.out), line:5:37, endln:5:40
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ConcatWidth/top.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_logic_typespec: , line:5:12, endln:5:36
      |vpiRange:
      \_range: , line:5:18, endln:5:36
        |vpiParent:
        \_logic_typespec: , line:5:12, endln:5:36
        |vpiLeftRange:
        \_constant: , line:5:19, endln:5:31
          |vpiParent:
          \_range: , line:5:18, endln:5:36
          |vpiDecompile:31
          |vpiSize:64
          |INT:31
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:5:34, endln:5:35
          |vpiParent:
          \_range: , line:5:18, endln:5:36
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:out
    |vpiFullName:work@top.out
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (clk), line:4:17, endln:4:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ConcatWidth/top.sv, line:1:1, endln:18:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.clk), line:4:17, endln:4:20
      |vpiParent:
      \_port: (clk), line:4:17, endln:4:20
      |vpiName:clk
      |vpiFullName:work@top.clk
      |vpiActual:
      \_logic_net: (work@top.clk), line:4:17, endln:4:20
    |vpiTypedef:
    \_logic_typespec: , line:4:11, endln:4:16
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ConcatWidth/top.sv, line:1:1, endln:18:10
  |vpiPort:
  \_port: (out), line:5:37, endln:5:40
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ConcatWidth/top.sv, line:1:1, endln:18:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out), line:5:37, endln:5:40
      |vpiParent:
      \_port: (out), line:5:37, endln:5:40
      |vpiName:out
      |vpiFullName:work@top.out
      |vpiActual:
      \_logic_net: (work@top.out), line:5:37, endln:5:40
    |vpiTypedef:
    \_logic_typespec: , line:5:12, endln:5:36
      |vpiRange:
      \_range: , line:5:18, endln:5:36
        |vpiParent:
        \_logic_typespec: , line:5:12, endln:5:36
        |vpiLeftRange:
        \_constant: , line:5:19, endln:5:31
          |vpiParent:
          \_range: , line:5:18, endln:5:36
          |vpiDecompile:31
          |vpiSize:64
          |INT:31
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:5:34, endln:5:35
          |vpiParent:
          \_range: , line:5:18, endln:5:36
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ConcatWidth/top.sv, line:1:1, endln:18:10
  |vpiProcess:
  \_initial: , line:11:5, endln:12:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ConcatWidth/top.sv, line:1:1, endln:18:10
    |vpiStmt:
    \_assignment: , line:12:9, endln:12:20
      |vpiParent:
      \_initial: , line:11:5, endln:12:21
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:12:19, endln:12:20
      |vpiLhs:
      \_ref_obj: (work@top.counter), line:12:9, endln:12:16
        |vpiParent:
        \_assignment: , line:12:9, endln:12:20
        |vpiName:counter
        |vpiFullName:work@top.counter
        |vpiActual:
        \_logic_var: (work@top.counter), line:8:18, endln:8:25
  |vpiProcess:
  \_always: , line:13:5, endln:15:8
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ConcatWidth/top.sv, line:1:1, endln:18:10
    |vpiStmt:
    \_event_control: , line:13:12, endln:13:26
      |vpiParent:
      \_always: , line:13:5, endln:15:8
      |vpiCondition:
      \_operation: , line:13:14, endln:13:25
        |vpiParent:
        \_event_control: , line:13:12, endln:13:26
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.clk), line:13:22, endln:13:25
          |vpiParent:
          \_operation: , line:13:14, endln:13:25
          |vpiName:clk
          |vpiFullName:work@top.clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:4:17, endln:4:20
      |vpiStmt:
      \_begin: (work@top), line:13:27, endln:15:8
        |vpiParent:
        \_event_control: , line:13:12, endln:13:26
        |vpiFullName:work@top
        |vpiStmt:
        \_assignment: , line:14:9, endln:14:80
          |vpiParent:
          \_begin: (work@top), line:13:27, endln:15:8
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:14:23, endln:14:80
            |vpiParent:
            \_assignment: , line:14:9, endln:14:80
            |vpiOpType:24
            |vpiOperand:
            \_part_select: counter (work@top.counter), line:14:23, endln:14:48
              |vpiParent:
              \_operation: , line:14:23, endln:14:80
              |vpiName:counter
              |vpiFullName:work@top.counter
              |vpiDefName:counter
              |vpiActual:
              \_logic_var: (work@top.counter), line:8:18, endln:8:25
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_operation: , line:14:31, endln:14:45
                |vpiParent:
                \_part_select: counter (work@top.counter), line:14:23, endln:14:48
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@top.counter.CounterWidth), line:14:31, endln:14:43
                  |vpiParent:
                  \_operation: , line:14:31, endln:14:45
                  |vpiName:CounterWidth
                  |vpiFullName:work@top.counter.CounterWidth
                  |vpiActual:
                  \_parameter: (work@top.CounterWidth), line:2:19, endln:2:31
                |vpiOperand:
                \_constant: , line:14:44, endln:14:45
              |vpiRightRange:
              \_constant: , line:14:46, endln:14:47
            |vpiOperand:
            \_operation: , line:14:51, endln:14:80
              |vpiParent:
              \_operation: , line:14:23, endln:14:80
              |vpiOpType:33
              |vpiOperand:
              \_operation: , line:14:52, endln:14:74
                |vpiParent:
                \_operation: , line:14:51, endln:14:80
                |vpiOpType:34
                |vpiOperand:
                \_operation: , line:14:53, endln:14:67
                  |vpiParent:
                  \_operation: , line:14:52, endln:14:74
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@top.CounterWidth), line:14:53, endln:14:65
                    |vpiParent:
                    \_operation: , line:14:53, endln:14:67
                    |vpiName:CounterWidth
                    |vpiFullName:work@top.CounterWidth
                    |vpiActual:
                    \_parameter: (work@top.CounterWidth), line:2:19, endln:2:31
                  |vpiOperand:
                  \_constant: , line:14:66, endln:14:67
                |vpiOperand:
                \_operation: , line:14:67, endln:14:73
                  |vpiParent:
                  \_operation: , line:14:52, endln:14:74
                  |vpiOpType:33
                  |vpiOperand:
                  \_constant: , line:14:68, endln:14:72
              |vpiOperand:
              \_constant: , line:14:75, endln:14:79
          |vpiLhs:
          \_ref_obj: (work@top.counter_upd), line:14:9, endln:14:20
            |vpiParent:
            \_assignment: , line:14:9, endln:14:80
            |vpiName:counter_upd
            |vpiFullName:work@top.counter_upd
            |vpiActual:
            \_logic_var: (work@top.counter_upd), line:9:30, endln:9:41
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:16:12, endln:16:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ConcatWidth/top.sv, line:1:1, endln:18:10
    |vpiRhs:
    \_ref_obj: (work@top.counter_upd), line:16:18, endln:16:29
      |vpiParent:
      \_cont_assign: , line:16:12, endln:16:29
      |vpiName:counter_upd
      |vpiFullName:work@top.counter_upd
      |vpiActual:
      \_logic_var: (work@top.counter_upd), line:9:30, endln:9:41
    |vpiLhs:
    \_ref_obj: (work@top.out), line:16:12, endln:16:15
      |vpiParent:
      \_cont_assign: , line:16:12, endln:16:29
      |vpiName:out
      |vpiFullName:work@top.out
      |vpiActual:
      \_logic_net: (work@top.out), line:5:37, endln:5:40
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'CounterWidth' of type 'parameter'
    Object '' of type 'param_assign'
      Object 'CounterWidth' of type 'parameter'
      Object '' of type 'constant'
    Object 'clk' of type 'logic_net'
    Object 'out' of type 'logic_net'
    Object 'counter' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'counter_upd' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'operation'
            Object 'CounterWidth' of type 'ref_obj'
            Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'operation'
          Object 'CounterWidth' of type 'ref_obj'
          Object '' of type 'constant'
        Object '' of type 'constant'
    Object '' of type 'initial'
      Object '' of type 'assignment'
        Object 'counter' of type 'ref_obj'
        Object '' of type 'constant'
    Object '' of type 'always'
      Object '' of type 'event_control'
        Object '' of type 'operation'
          Object 'clk' of type 'ref_obj'
        Object '' of type 'begin'
          Object '' of type 'assignment'
            Object 'counter_upd' of type 'ref_obj'
            Object '' of type 'operation'
              Object 'counter' of type 'part_select'
                Object '' of type 'operation'
                  Object 'CounterWidth' of type 'ref_obj'
                  Object '' of type 'constant'
                Object '' of type 'constant'
              Object '' of type 'operation'
                Object '' of type 'operation'
                  Object '' of type 'operation'
                    Object 'CounterWidth' of type 'ref_obj'
                    Object '' of type 'constant'
                  Object '' of type 'operation'
                    Object '' of type 'constant'
                Object '' of type 'constant'
  Object 'work@top' of type 'module_inst'
    Object 'CounterWidth' of type 'parameter'
    Object '' of type 'param_assign'
      Object 'CounterWidth' of type 'parameter'
      Object '' of type 'constant'
    Object 'clk' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'clk' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out' of type 'ref_obj'
      Object 'counter_upd' of type 'ref_obj'
    Object 'counter' of type 'logic_var'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'counter_upd' of type 'logic_var'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/ConcatWidth/top.sv:1.1-18.10> str='\top'
      AST_PARAMETER <UHDM-integration-tests/tests/ConcatWidth/top.sv:2.19-2.36> str='\CounterWidth' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> bits='00000000000000000000000000100000'(32) signed range=[31:0] int=32
        AST_RANGE <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/ConcatWidth/top.sv:4.17-4.20> str='\clk' input logic port=1 range=[0:0]
      AST_WIRE <UHDM-integration-tests/tests/ConcatWidth/top.sv:5.37-5.40> str='\out' output logic port=2 multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/ConcatWidth/top.sv:5.18-5.36> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/ConcatWidth/top.sv:8.18-8.25> str='\counter' logic
        AST_RANGE <UHDM-integration-tests/tests/ConcatWidth/top.sv:8.11-8.17>
          AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed range=[31:0] int=63
          AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/ConcatWidth/top.sv:9.30-9.41> str='\counter_upd' logic
        AST_RANGE <UHDM-integration-tests/tests/ConcatWidth/top.sv:9.11-9.29>
          AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/ConcatWidth/top.sv:16.12-16.29>
        AST_IDENTIFIER <UHDM-integration-tests/tests/ConcatWidth/top.sv:16.12-16.15> str='\out'
        AST_IDENTIFIER <UHDM-integration-tests/tests/ConcatWidth/top.sv:16.18-16.29> str='\counter_upd'
      AST_INITIAL <UHDM-integration-tests/tests/ConcatWidth/top.sv:11.5-12.21>
        AST_BLOCK <UHDM-integration-tests/tests/ConcatWidth/top.sv:11.5-12.21>
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/ConcatWidth/top.sv:12.9-12.20>
            AST_IDENTIFIER <UHDM-integration-tests/tests/ConcatWidth/top.sv:12.9-12.16> str='\counter'
            AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ALWAYS <UHDM-integration-tests/tests/ConcatWidth/top.sv:13.5-15.8>
        AST_POSEDGE <UHDM-integration-tests/tests/ConcatWidth/top.sv:13.14-13.25>
          AST_IDENTIFIER <UHDM-integration-tests/tests/ConcatWidth/top.sv:13.22-13.25> str='\clk'
        AST_BLOCK <UHDM-integration-tests/tests/ConcatWidth/top.sv:13.12-13.26>
          AST_BLOCK <UHDM-integration-tests/tests/ConcatWidth/top.sv:13.27-15.8>
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/ConcatWidth/top.sv:14.9-14.80>
              AST_IDENTIFIER <UHDM-integration-tests/tests/ConcatWidth/top.sv:14.9-14.20> str='\counter_upd'
              AST_ADD <UHDM-integration-tests/tests/ConcatWidth/top.sv:14.23-14.80>
                AST_IDENTIFIER <UHDM-integration-tests/tests/ConcatWidth/top.sv:14.23-14.48> str='\counter'
                  AST_RANGE <UHDM-integration-tests/tests/ConcatWidth/top.sv:14.23-14.48>
                    AST_SUB <UHDM-integration-tests/tests/ConcatWidth/top.sv:14.31-14.45>
                      AST_IDENTIFIER <UHDM-integration-tests/tests/ConcatWidth/top.sv:14.31-14.43> str='\CounterWidth'
                      AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                    AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_CONCAT <UHDM-integration-tests/tests/ConcatWidth/top.sv:14.51-14.80>
                  AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
                  AST_REPLICATE <UHDM-integration-tests/tests/ConcatWidth/top.sv:14.52-14.74>
                    AST_SUB <UHDM-integration-tests/tests/ConcatWidth/top.sv:14.53-14.67>
                      AST_IDENTIFIER <UHDM-integration-tests/tests/ConcatWidth/top.sv:14.53-14.65> str='\CounterWidth'
                      AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                    AST_CONCAT <UHDM-integration-tests/tests/ConcatWidth/top.sv:14.67-14.73>
                      AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> bits='0'(1) range=[0:0]
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top(clk, out);
      /** AST_PARAMETER **/
      input clk;
      output [31:0] out;
      wire [63:0] counter;
      wire [31:0] counter_upd;
      assign out = counter_upd;
      initial
        counter = 0;
      always @(posedge clk)
        counter_upd = (counter[(CounterWidth)-(1):0])+({{(CounterWidth)-(1){{1'b 0}}}, 1'b 1});
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/ConcatWidth/top.sv:1.1-18.10> str='\top' basic_prep
      AST_PARAMETER <UHDM-integration-tests/tests/ConcatWidth/top.sv:2.19-2.36> str='\CounterWidth' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> bits='00000000000000000000000000100000'(32) basic_prep range=[31:0] int=32
        AST_RANGE <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/ConcatWidth/top.sv:4.17-4.20> str='\clk' input logic basic_prep port=1 range=[0:0]
      AST_WIRE <UHDM-integration-tests/tests/ConcatWidth/top.sv:5.37-5.40> str='\out' output logic basic_prep port=2 range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/ConcatWidth/top.sv:5.18-5.36> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/ConcatWidth/top.sv:8.18-8.25> str='\counter' logic reg basic_prep range=[63:0]
        AST_RANGE <UHDM-integration-tests/tests/ConcatWidth/top.sv:8.11-8.17> basic_prep range=[63:0]
          AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed basic_prep range=[31:0] int=63
          AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/ConcatWidth/top.sv:9.30-9.41> str='\counter_upd' logic reg basic_prep range=[31:0]
        AST_RANGE <UHDM-integration-tests/tests/ConcatWidth/top.sv:9.11-9.29> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/ConcatWidth/top.sv:16.12-16.29> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/ConcatWidth/top.sv:16.12-16.15> str='\out' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/ConcatWidth/top.sv:16.18-16.29> str='\counter_upd' basic_prep
      AST_INITIAL <UHDM-integration-tests/tests/ConcatWidth/top.sv:11.5-12.21> basic_prep
        AST_BLOCK <UHDM-integration-tests/tests/ConcatWidth/top.sv:11.5-12.21> basic_prep
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/ConcatWidth/top.sv:12.9-12.20> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/ConcatWidth/top.sv:12.9-12.16> str='\counter' basic_prep
            AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ALWAYS <UHDM-integration-tests/tests/ConcatWidth/top.sv:13.5-15.8> basic_prep
        AST_POSEDGE <UHDM-integration-tests/tests/ConcatWidth/top.sv:13.14-13.25> basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/ConcatWidth/top.sv:13.22-13.25> str='\clk' basic_prep
        AST_BLOCK <UHDM-integration-tests/tests/ConcatWidth/top.sv:13.12-13.26> basic_prep
          AST_BLOCK <UHDM-integration-tests/tests/ConcatWidth/top.sv:13.27-15.8> basic_prep
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/ConcatWidth/top.sv:14.9-14.80> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/ConcatWidth/top.sv:14.9-14.20> str='\counter_upd' basic_prep
              AST_ADD <UHDM-integration-tests/tests/ConcatWidth/top.sv:14.23-14.80> basic_prep
                AST_IDENTIFIER <UHDM-integration-tests/tests/ConcatWidth/top.sv:14.23-14.48> str='\counter' basic_prep
                  AST_RANGE <UHDM-integration-tests/tests/ConcatWidth/top.sv:14.23-14.48> basic_prep range=[31:0]
                    AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:14.31-14.45> bits='00000000000000000000000000011111'(32) basic_prep range=[31:0] int=31
                    AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/ConcatWidth/top.sv:14.51-14.80> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top(clk, out);
      /** AST_PARAMETER **/
      input clk;
      output [31:0] out;
      reg [63:0] counter;
      reg [31:0] counter_upd;
      assign out = counter_upd;
      initial
        counter = 0;
      always @(posedge clk)
        counter_upd = (counter[31:0])+(1);
    endmodule
--- END OF AST DUMP ---

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \top

2.1.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 2 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$UHDM-integration-tests/tests/ConcatWidth/top.sv:11$3'.
Creating decoders for process `\top.$proc$UHDM-integration-tests/tests/ConcatWidth/top.sv:13$1'.

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top.\counter' from process `\top.$proc$UHDM-integration-tests/tests/ConcatWidth/top.sv:11$3'.

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top.\counter_upd' using process `\top.$proc$UHDM-integration-tests/tests/ConcatWidth/top.sv:13$1'.
  created $dff cell `$procdff$4' with positive edge clock.

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$UHDM-integration-tests/tests/ConcatWidth/top.sv:11$3'.
Removing empty process `top.$proc$UHDM-integration-tests/tests/ConcatWidth/top.sv:13$1'.
Cleaned up 0 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

2.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

2.5. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

2.6. Executing OPT pass (performing simple optimizations).

2.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.6.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.6.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.6.8. Finished OPT passes. (There is nothing left to do.)

2.7. Executing WREDUCE pass (reducing word size of cells).

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.9. Executing MEMORY_COLLECT pass (generating $mem cells).

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.10.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.10.4. Finished fast OPT passes.

2.11. Printing statistics.

=== top ===

   Number of wires:                  4
   Number of wire bits:            129
   Number of public wires:           4
   Number of public wire bits:     129
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dff                            1

2.12. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address) */
Dumping module `\top'.

(* top =  1  *)
(* src = "UHDM-integration-tests/tests/ConcatWidth/top.sv:1.1-18.10" *)
module top(clk, out);
  (* src = "UHDM-integration-tests/tests/ConcatWidth/top.sv:4.17-4.20" *)
  input clk;
  wire clk;
  (* src = "UHDM-integration-tests/tests/ConcatWidth/top.sv:8.18-8.25" *)
  wire [63:0] counter;
  (* src = "UHDM-integration-tests/tests/ConcatWidth/top.sv:9.30-9.41" *)
  reg [31:0] counter_upd;
  (* src = "UHDM-integration-tests/tests/ConcatWidth/top.sv:5.37-5.40" *)
  output [31:0] out;
  wire [31:0] out;
  (* src = "UHDM-integration-tests/tests/ConcatWidth/top.sv:13.5-15.8" *)
  always @(posedge clk)
    counter_upd <= 32'd1;
  assign counter = 64'h0000000000000000;
  assign out = counter_upd;
endmodule

4. Executing Verilog backend.

4.1. Executing BMUXMAP pass.

4.2. Executing DEMUXMAP pass.
Dumping module `\top'.

5. Executing SIM pass (simulate the circuit).
Simulating cycle 0.
Simulating cycle 1.
Simulating cycle 2.
Simulating cycle 3.
Simulating cycle 4.
Simulating cycle 5.
Simulating cycle 6.
Simulating cycle 7.
Simulating cycle 8.
Simulating cycle 9.
Simulating cycle 10.
Simulating cycle 11.
Simulating cycle 12.
Simulating cycle 13.
Simulating cycle 14.
Simulating cycle 15.
Simulating cycle 16.
Simulating cycle 17.
Simulating cycle 18.
Simulating cycle 19.
Simulating cycle 20.
Simulating cycle 21.
Simulating cycle 22.
Simulating cycle 23.
Simulating cycle 24.
Simulating cycle 25.
Simulating cycle 26.
Simulating cycle 27.
Simulating cycle 28.
Simulating cycle 29.
Simulating cycle 30.
Simulating cycle 31.
Simulating cycle 32.
Simulating cycle 33.
Simulating cycle 34.
Simulating cycle 35.
Simulating cycle 36.
Simulating cycle 37.
Simulating cycle 38.
Simulating cycle 39.
Simulating cycle 40.

Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address)
