Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Apr 23 23:59:10 2023
| Host         : P2-04 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
| Design       : Wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    54 |
|    Minimum number of control sets                        |    54 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    54 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    42 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            7 |
| No           | No                    | Yes                    |             475 |          232 |
| No           | Yes                   | No                     |              70 |           19 |
| Yes          | No                    | No                     |             202 |           62 |
| Yes          | No                    | Yes                    |             970 |          394 |
| Yes          | Yes                   | No                     |              32 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------------------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                                     Enable Signal                                     |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+---------------------------------------------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG |                                                                                       | BTNC_IBUF                                    |                4 |              4 |         1.00 |
|  clk_out_OBUF_BUFG   |                                                                                       |                                              |                2 |              5 |         2.50 |
|  clk_out_OBUF_BUFG   | CPU/io/nolabel_line28/loop_transistor[6].transistor_register/genblk1[7].dff/en01_out  |                                              |                3 |              8 |         2.67 |
|  clk_out_OBUF_BUFG   | CPU/io/nolabel_line28/loop_transistor[5].transistor_register/genblk1[7].dff/en03_out  |                                              |                2 |              8 |         4.00 |
|  clk_out_OBUF_BUFG   | CPU/io/nolabel_line28/loop_transistor[2].transistor_register/genblk1[7].dff/en09_out  |                                              |                2 |              8 |         4.00 |
|  clk_out_OBUF_BUFG   | CPU/io/nolabel_line28/loop_transistor[7].transistor_register/genblk1[7].dff/en0       |                                              |                4 |              8 |         2.00 |
|  clk_out_OBUF_BUFG   | CPU/io/nolabel_line28/loop_transistor[1].transistor_register/genblk1[7].dff/en011_out |                                              |                2 |              8 |         4.00 |
|  clk_out_OBUF_BUFG   | CPU/io/nolabel_line28/loop_transistor[0].transistor_register/genblk1[7].dff/en013_out |                                              |                2 |              8 |         4.00 |
|  clk_out_OBUF_BUFG   | CPU/io/nolabel_line28/loop_transistor[3].transistor_register/genblk1[7].dff/en07_out  |                                              |                2 |              8 |         4.00 |
|  clk_out_OBUF_BUFG   | CPU/io/nolabel_line28/loop_transistor[4].transistor_register/genblk1[7].dff/en05_out  |                                              |                2 |              8 |         4.00 |
| ~CLK100MHZ_IBUF_BUFG | CPU/pw_latch_a/genblk1[31].dff_pw_1/q_reg_1                                           | BTNC_IBUF                                    |                6 |             10 |         1.67 |
|  CLK100MHZ_IBUF_BUFG |                                                                                       |                                              |                5 |             12 |         2.40 |
|  CLK100MHZ_IBUF_BUFG | CPU/multdiv_a/mult/mult_running_tff/dff/q_reg_inv_0                                   | CPU/dx_latch_a/genblk1[16].dff_dx_1/q_reg_1  |                7 |             16 |         2.29 |
|  CLK100MHZ_IBUF_BUFG | CPU/multdiv_a/div/div_running_tff/dff/q_reg_inv_0                                     | CPU/dx_latch_a/genblk1[16].dff_dx_1/q_reg_0  |                3 |             16 |         5.33 |
|  clk_out_OBUF_BUFG   |                                                                                       | CPU/io/nolabel_line28/freq_count[16]_i_1_n_0 |                4 |             16 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | CPU/io/stepper/current_pos                                                            |                                              |                6 |             21 |         3.50 |
| ~CLK100MHZ_IBUF_BUFG | CPU/io/stepper/target_pos0                                                            |                                              |                4 |             21 |         5.25 |
|  CLK100MHZ_IBUF_BUFG |                                                                                       | CPU/io/stepper/toggle_phase_1_0              |                7 |             22 |         3.14 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_24[0]                                      | BTNC_IBUF                                    |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_19[0]                                      | BTNC_IBUF                                    |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG |                                                                                       | CPU/io/nolabel_line28/clk_out                |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_16[0]                                      | BTNC_IBUF                                    |               20 |             32 |         1.60 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_10[0]                                      | BTNC_IBUF                                    |               18 |             32 |         1.78 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_11[0]                                      | BTNC_IBUF                                    |               17 |             32 |         1.88 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_12[0]                                      | BTNC_IBUF                                    |               11 |             32 |         2.91 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_14[0]                                      | BTNC_IBUF                                    |                9 |             32 |         3.56 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_1[0]                                       | BTNC_IBUF                                    |               15 |             32 |         2.13 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_13[0]                                      | BTNC_IBUF                                    |               11 |             32 |         2.91 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_15[0]                                      | BTNC_IBUF                                    |               18 |             32 |         1.78 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_6[0]                                       | BTNC_IBUF                                    |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_31[0]                                      | BTNC_IBUF                                    |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_17[0]                                      | BTNC_IBUF                                    |               10 |             32 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_7[0]                                       | BTNC_IBUF                                    |               10 |             32 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_28[0]                                      | BTNC_IBUF                                    |               13 |             32 |         2.46 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_5[0]                                       | BTNC_IBUF                                    |               10 |             32 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_27[0]                                      | BTNC_IBUF                                    |               24 |             32 |         1.33 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_4[0]                                       | BTNC_IBUF                                    |               29 |             32 |         1.10 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_8[0]                                       | BTNC_IBUF                                    |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_21[0]                                      | BTNC_IBUF                                    |               19 |             32 |         1.68 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_18[0]                                      | BTNC_IBUF                                    |                9 |             32 |         3.56 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_9[0]                                       | BTNC_IBUF                                    |               11 |             32 |         2.91 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_23[0]                                      | BTNC_IBUF                                    |                9 |             32 |         3.56 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_22[0]                                      | BTNC_IBUF                                    |               19 |             32 |         1.68 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_2[0]                                       | BTNC_IBUF                                    |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_29[0]                                      | BTNC_IBUF                                    |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_20[0]                                      | BTNC_IBUF                                    |               11 |             32 |         2.91 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_26[0]                                      | BTNC_IBUF                                    |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_30[0]                                      | BTNC_IBUF                                    |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw_latch_a/genblk1[30].dff_mw_1/reg_en_3[0]                                       | BTNC_IBUF                                    |               29 |             32 |         1.10 |
|  CLK100MHZ_IBUF_BUFG | CPU/multdiv_a/div/div_running_tff/dff/q_reg_inv_0                                     |                                              |               13 |             48 |         3.69 |
|  CLK100MHZ_IBUF_BUFG | CPU/multdiv_a/mult/mult_running_tff/dff/q_reg_inv_0                                   |                                              |               20 |             48 |         2.40 |
|  CLK100MHZ_IBUF_BUFG |                                                                                       | CPU/dx_latch_a/genblk1[5].dff_dx_1/MD_mult   |               30 |             70 |         2.33 |
|  CLK100MHZ_IBUF_BUFG |                                                                                       | CPU/dx_latch_a/genblk1[5].dff_dx_1/MD_div    |               44 |             70 |         1.59 |
| ~CLK100MHZ_IBUF_BUFG |                                                                                       | BTNC_IBUF                                    |              154 |            331 |         2.15 |
+----------------------+---------------------------------------------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+


