Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:50:56 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postroute_timing_max.rpt
| Design       : diffeq_f_systemC
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.353ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.442ns  (logic 7.454ns (78.942%)  route 1.988ns (21.058%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns = ( 13.182 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.229     4.011    clk_IBUF_BUFG
    DSP48_X0Y62                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637 r  temp__0/temp/PCOUT[47]
                         net (fo=1, routed)           0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575 r  temp__1/temp/P[0]
                         net (fo=2, routed)           0.516     8.090    n_105_temp__1/temp
    SLICE_X10Y150                                                     r  uport2_i_23/I0
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.133 r  uport2_i_23/O
                         net (fo=1, routed)           0.000     8.133    n_0_uport2_i_23
    SLICE_X10Y150                                                     r  uport2_i_4__0/S[1]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.379 r  uport2_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     8.379    n_0_uport2_i_4__0
    SLICE_X10Y151                                                     r  uport2_i_3__0/CI
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.429 r  uport2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.429    n_0_uport2_i_3__0
    SLICE_X10Y152                                                     r  uport2_i_2__0/CI
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.479 r  uport2_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.479    n_0_uport2_i_2__0
    SLICE_X10Y153                                                     r  uport2_i_1__0/CI
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.631 r  uport2_i_1__0/O[1]
                         net (fo=2, routed)           0.281     8.912    temp__2[29]
    DSP48_X0Y61                                                       r  uport2/uport2/B[12]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.270 r  uport2/uport2/P[0]
                         net (fo=1, routed)           0.461    11.731    n_105_uport2/uport2
    SLICE_X8Y149                                                      r  uport[23]_i_14/I1
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.774 r  uport[23]_i_14/O
                         net (fo=1, routed)           0.000    11.774    n_0_uport[23]_i_14
    SLICE_X8Y149                                                      r  uport_reg[23]_i_10/S[1]
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.020 r  uport_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.001    12.020    n_0_uport_reg[23]_i_10
    SLICE_X8Y150                                                      r  uport_reg[27]_i_10/CI
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    12.167 f  uport_reg[27]_i_10/O[3]
                         net (fo=3, routed)           0.348    12.515    n_4_uport_reg[27]_i_10
    SLICE_X13Y151                                                     f  uport[27]_i_5/I0
    SLICE_X13Y151        LUT3 (Prop_lut3_I0_O)        0.120    12.635 r  uport[27]_i_5/O
                         net (fo=1, routed)           0.097    12.732    n_0_uport[27]_i_5
    SLICE_X12Y151                                                     r  uport_reg[27]_i_1/DI[0]
    SLICE_X12Y151        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276    13.008 r  uport_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.008    n_0_uport_reg[27]_i_1
    SLICE_X12Y152                                                     r  uport_reg[31]_i_2/CI
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159    13.167 r  uport_reg[31]_i_2/O[1]
                         net (fo=2, routed)           0.286    13.453    uport00_out[29]
    DSP48_X0Y60          DSP48E1                                      r  temp/temp/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    AL31                                              0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.115    13.182    clk_IBUF_BUFG
    DSP48_X0Y60                                                       r  temp/temp/CLK
                         clock pessimism              0.306    13.489    
                         clock uncertainty           -0.035    13.453    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.353    13.100    temp/temp
  -------------------------------------------------------------------
                         required time                         13.100    
                         arrival time                         -13.453    
  -------------------------------------------------------------------
                         slack                                 -0.353    

Slack (VIOLATED) :        -0.321ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.405ns  (logic 7.411ns (78.797%)  route 1.994ns (21.203%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns = ( 13.182 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.229     4.011    clk_IBUF_BUFG
    DSP48_X0Y62                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637 r  temp__0/temp/PCOUT[47]
                         net (fo=1, routed)           0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575 r  temp__1/temp/P[0]
                         net (fo=2, routed)           0.516     8.090    n_105_temp__1/temp
    SLICE_X10Y150                                                     r  uport2_i_23/I0
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.133 r  uport2_i_23/O
                         net (fo=1, routed)           0.000     8.133    n_0_uport2_i_23
    SLICE_X10Y150                                                     r  uport2_i_4__0/S[1]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.379 r  uport2_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     8.379    n_0_uport2_i_4__0
    SLICE_X10Y151                                                     r  uport2_i_3__0/CI
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.429 r  uport2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.429    n_0_uport2_i_3__0
    SLICE_X10Y152                                                     r  uport2_i_2__0/CI
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.479 r  uport2_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.479    n_0_uport2_i_2__0
    SLICE_X10Y153                                                     r  uport2_i_1__0/CI
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.631 r  uport2_i_1__0/O[1]
                         net (fo=2, routed)           0.281     8.912    temp__2[29]
    DSP48_X0Y61                                                       r  uport2/uport2/B[12]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.270 r  uport2/uport2/P[0]
                         net (fo=1, routed)           0.461    11.731    n_105_uport2/uport2
    SLICE_X8Y149                                                      r  uport[23]_i_14/I1
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.774 r  uport[23]_i_14/O
                         net (fo=1, routed)           0.000    11.774    n_0_uport[23]_i_14
    SLICE_X8Y149                                                      r  uport_reg[23]_i_10/S[1]
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.020 r  uport_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.001    12.020    n_0_uport_reg[23]_i_10
    SLICE_X8Y150                                                      r  uport_reg[27]_i_10/CI
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    12.167 f  uport_reg[27]_i_10/O[3]
                         net (fo=3, routed)           0.348    12.515    n_4_uport_reg[27]_i_10
    SLICE_X13Y151                                                     f  uport[27]_i_5/I0
    SLICE_X13Y151        LUT3 (Prop_lut3_I0_O)        0.120    12.635 r  uport[27]_i_5/O
                         net (fo=1, routed)           0.097    12.732    n_0_uport[27]_i_5
    SLICE_X12Y151                                                     r  uport_reg[27]_i_1/DI[0]
    SLICE_X12Y151        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276    13.008 r  uport_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.008    n_0_uport_reg[27]_i_1
    SLICE_X12Y152                                                     r  uport_reg[31]_i_2/CI
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116    13.124 r  uport_reg[31]_i_2/O[2]
                         net (fo=2, routed)           0.291    13.416    uport00_out[30]
    DSP48_X0Y60          DSP48E1                                      r  temp/temp/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    AL31                                              0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.115    13.182    clk_IBUF_BUFG
    DSP48_X0Y60                                                       r  temp/temp/CLK
                         clock pessimism              0.306    13.489    
                         clock uncertainty           -0.035    13.453    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.358    13.095    temp/temp
  -------------------------------------------------------------------
                         required time                         13.095    
                         arrival time                         -13.416    
  -------------------------------------------------------------------
                         slack                                 -0.321    

Slack (VIOLATED) :        -0.304ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.396ns  (logic 7.403ns (78.793%)  route 1.993ns (21.207%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns = ( 13.182 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.229     4.011    clk_IBUF_BUFG
    DSP48_X0Y62                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637 r  temp__0/temp/PCOUT[47]
                         net (fo=1, routed)           0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575 r  temp__1/temp/P[0]
                         net (fo=2, routed)           0.516     8.090    n_105_temp__1/temp
    SLICE_X10Y150                                                     r  uport2_i_23/I0
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.133 r  uport2_i_23/O
                         net (fo=1, routed)           0.000     8.133    n_0_uport2_i_23
    SLICE_X10Y150                                                     r  uport2_i_4__0/S[1]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.379 r  uport2_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     8.379    n_0_uport2_i_4__0
    SLICE_X10Y151                                                     r  uport2_i_3__0/CI
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.429 r  uport2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.429    n_0_uport2_i_3__0
    SLICE_X10Y152                                                     r  uport2_i_2__0/CI
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.479 r  uport2_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.479    n_0_uport2_i_2__0
    SLICE_X10Y153                                                     r  uport2_i_1__0/CI
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.631 r  uport2_i_1__0/O[1]
                         net (fo=2, routed)           0.281     8.912    temp__2[29]
    DSP48_X0Y61                                                       r  uport2/uport2/B[12]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.270 r  uport2/uport2/P[0]
                         net (fo=1, routed)           0.461    11.731    n_105_uport2/uport2
    SLICE_X8Y149                                                      r  uport[23]_i_14/I1
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.774 r  uport[23]_i_14/O
                         net (fo=1, routed)           0.000    11.774    n_0_uport[23]_i_14
    SLICE_X8Y149                                                      r  uport_reg[23]_i_10/S[1]
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.020 r  uport_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.001    12.020    n_0_uport_reg[23]_i_10
    SLICE_X8Y150                                                      r  uport_reg[27]_i_10/CI
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    12.167 f  uport_reg[27]_i_10/O[3]
                         net (fo=3, routed)           0.348    12.515    n_4_uport_reg[27]_i_10
    SLICE_X13Y151                                                     f  uport[27]_i_5/I0
    SLICE_X13Y151        LUT3 (Prop_lut3_I0_O)        0.120    12.635 r  uport[27]_i_5/O
                         net (fo=1, routed)           0.097    12.732    n_0_uport[27]_i_5
    SLICE_X12Y151                                                     r  uport_reg[27]_i_1/DI[0]
    SLICE_X12Y151        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276    13.008 r  uport_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.008    n_0_uport_reg[27]_i_1
    SLICE_X12Y152                                                     r  uport_reg[31]_i_2/CI
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    13.116 r  uport_reg[31]_i_2/O[0]
                         net (fo=2, routed)           0.290    13.406    uport00_out[28]
    DSP48_X0Y60          DSP48E1                                      r  temp/temp/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    AL31                                              0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.115    13.182    clk_IBUF_BUFG
    DSP48_X0Y60                                                       r  temp/temp/CLK
                         clock pessimism              0.306    13.489    
                         clock uncertainty           -0.035    13.453    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.351    13.102    temp/temp
  -------------------------------------------------------------------
                         required time                         13.102    
                         arrival time                         -13.406    
  -------------------------------------------------------------------
                         slack                                 -0.304    

Slack (VIOLATED) :        -0.287ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.378ns  (logic 7.352ns (78.399%)  route 2.026ns (21.601%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns = ( 13.182 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.229     4.011    clk_IBUF_BUFG
    DSP48_X0Y62                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637 r  temp__0/temp/PCOUT[47]
                         net (fo=1, routed)           0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575 r  temp__1/temp/P[0]
                         net (fo=2, routed)           0.516     8.090    n_105_temp__1/temp
    SLICE_X10Y150                                                     r  uport2_i_23/I0
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.133 r  uport2_i_23/O
                         net (fo=1, routed)           0.000     8.133    n_0_uport2_i_23
    SLICE_X10Y150                                                     r  uport2_i_4__0/S[1]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.379 r  uport2_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     8.379    n_0_uport2_i_4__0
    SLICE_X10Y151                                                     r  uport2_i_3__0/CI
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.429 r  uport2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.429    n_0_uport2_i_3__0
    SLICE_X10Y152                                                     r  uport2_i_2__0/CI
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.479 r  uport2_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.479    n_0_uport2_i_2__0
    SLICE_X10Y153                                                     r  uport2_i_1__0/CI
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.631 r  uport2_i_1__0/O[1]
                         net (fo=2, routed)           0.281     8.912    temp__2[29]
    DSP48_X0Y61                                                       r  uport2/uport2/B[12]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.270 r  uport2/uport2/P[0]
                         net (fo=1, routed)           0.461    11.731    n_105_uport2/uport2
    SLICE_X8Y149                                                      r  uport[23]_i_14/I1
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.774 r  uport[23]_i_14/O
                         net (fo=1, routed)           0.000    11.774    n_0_uport[23]_i_14
    SLICE_X8Y149                                                      r  uport_reg[23]_i_10/S[1]
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.296    12.070 f  uport_reg[23]_i_10/O[3]
                         net (fo=3, routed)           0.381    12.450    n_4_uport_reg[23]_i_10
    SLICE_X13Y150                                                     f  uport[23]_i_5/I0
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.120    12.570 r  uport[23]_i_5/O
                         net (fo=1, routed)           0.097    12.668    n_0_uport[23]_i_5
    SLICE_X12Y150                                                     r  uport_reg[23]_i_1/DI[0]
    SLICE_X12Y150        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276    12.944 r  uport_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.944    n_0_uport_reg[23]_i_1
    SLICE_X12Y151                                                     r  uport_reg[27]_i_1/CI
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154    13.098 r  uport_reg[27]_i_1/O[3]
                         net (fo=2, routed)           0.291    13.388    uport00_out[27]
    DSP48_X0Y60          DSP48E1                                      r  temp/temp/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    AL31                                              0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.115    13.182    clk_IBUF_BUFG
    DSP48_X0Y60                                                       r  temp/temp/CLK
                         clock pessimism              0.306    13.489    
                         clock uncertainty           -0.035    13.453    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.352    13.101    temp/temp
  -------------------------------------------------------------------
                         required time                         13.101    
                         arrival time                         -13.388    
  -------------------------------------------------------------------
                         slack                                 -0.287    

Slack (VIOLATED) :        -0.282ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.372ns  (logic 7.449ns (79.480%)  route 1.923ns (20.520%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns = ( 13.182 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.229     4.011    clk_IBUF_BUFG
    DSP48_X0Y62                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637 r  temp__0/temp/PCOUT[47]
                         net (fo=1, routed)           0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575 r  temp__1/temp/P[0]
                         net (fo=2, routed)           0.516     8.090    n_105_temp__1/temp
    SLICE_X10Y150                                                     r  uport2_i_23/I0
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.133 r  uport2_i_23/O
                         net (fo=1, routed)           0.000     8.133    n_0_uport2_i_23
    SLICE_X10Y150                                                     r  uport2_i_4__0/S[1]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.379 r  uport2_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     8.379    n_0_uport2_i_4__0
    SLICE_X10Y151                                                     r  uport2_i_3__0/CI
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.429 r  uport2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.429    n_0_uport2_i_3__0
    SLICE_X10Y152                                                     r  uport2_i_2__0/CI
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.479 r  uport2_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.479    n_0_uport2_i_2__0
    SLICE_X10Y153                                                     r  uport2_i_1__0/CI
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.631 r  uport2_i_1__0/O[1]
                         net (fo=2, routed)           0.281     8.912    temp__2[29]
    DSP48_X0Y61                                                       r  uport2/uport2/B[12]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.270 r  uport2/uport2/P[0]
                         net (fo=1, routed)           0.461    11.731    n_105_uport2/uport2
    SLICE_X8Y149                                                      r  uport[23]_i_14/I1
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.774 r  uport[23]_i_14/O
                         net (fo=1, routed)           0.000    11.774    n_0_uport[23]_i_14
    SLICE_X8Y149                                                      r  uport_reg[23]_i_10/S[1]
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.020 r  uport_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.001    12.020    n_0_uport_reg[23]_i_10
    SLICE_X8Y150                                                      r  uport_reg[27]_i_10/CI
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    12.167 f  uport_reg[27]_i_10/O[3]
                         net (fo=3, routed)           0.348    12.515    n_4_uport_reg[27]_i_10
    SLICE_X13Y151                                                     f  uport[27]_i_5/I0
    SLICE_X13Y151        LUT3 (Prop_lut3_I0_O)        0.120    12.635 r  uport[27]_i_5/O
                         net (fo=1, routed)           0.097    12.732    n_0_uport[27]_i_5
    SLICE_X12Y151                                                     r  uport_reg[27]_i_1/DI[0]
    SLICE_X12Y151        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276    13.008 r  uport_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.008    n_0_uport_reg[27]_i_1
    SLICE_X12Y152                                                     r  uport_reg[31]_i_2/CI
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154    13.162 r  uport_reg[31]_i_2/O[3]
                         net (fo=2, routed)           0.220    13.383    uport00_out[31]
    DSP48_X0Y60          DSP48E1                                      r  temp/temp/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    AL31                                              0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.115    13.182    clk_IBUF_BUFG
    DSP48_X0Y60                                                       r  temp/temp/CLK
                         clock pessimism              0.306    13.489    
                         clock uncertainty           -0.035    13.453    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.352    13.101    temp/temp
  -------------------------------------------------------------------
                         required time                         13.101    
                         arrival time                         -13.383    
  -------------------------------------------------------------------
                         slack                                 -0.282    

Slack (VIOLATED) :        -0.256ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.341ns  (logic 7.314ns (78.304%)  route 2.027ns (21.696%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns = ( 13.182 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.229     4.011    clk_IBUF_BUFG
    DSP48_X0Y62                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637 r  temp__0/temp/PCOUT[47]
                         net (fo=1, routed)           0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575 r  temp__1/temp/P[0]
                         net (fo=2, routed)           0.516     8.090    n_105_temp__1/temp
    SLICE_X10Y150                                                     r  uport2_i_23/I0
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.133 r  uport2_i_23/O
                         net (fo=1, routed)           0.000     8.133    n_0_uport2_i_23
    SLICE_X10Y150                                                     r  uport2_i_4__0/S[1]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.379 r  uport2_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     8.379    n_0_uport2_i_4__0
    SLICE_X10Y151                                                     r  uport2_i_3__0/CI
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.429 r  uport2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.429    n_0_uport2_i_3__0
    SLICE_X10Y152                                                     r  uport2_i_2__0/CI
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.479 r  uport2_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.479    n_0_uport2_i_2__0
    SLICE_X10Y153                                                     r  uport2_i_1__0/CI
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.631 r  uport2_i_1__0/O[1]
                         net (fo=2, routed)           0.281     8.912    temp__2[29]
    DSP48_X0Y61                                                       r  uport2/uport2/B[12]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.270 r  uport2/uport2/P[0]
                         net (fo=1, routed)           0.461    11.731    n_105_uport2/uport2
    SLICE_X8Y149                                                      r  uport[23]_i_14/I1
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.774 r  uport[23]_i_14/O
                         net (fo=1, routed)           0.000    11.774    n_0_uport[23]_i_14
    SLICE_X8Y149                                                      r  uport_reg[23]_i_10/S[1]
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.296    12.070 f  uport_reg[23]_i_10/O[3]
                         net (fo=3, routed)           0.381    12.450    n_4_uport_reg[23]_i_10
    SLICE_X13Y150                                                     f  uport[23]_i_5/I0
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.120    12.570 r  uport[23]_i_5/O
                         net (fo=1, routed)           0.097    12.668    n_0_uport[23]_i_5
    SLICE_X12Y150                                                     r  uport_reg[23]_i_1/DI[0]
    SLICE_X12Y150        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276    12.944 r  uport_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.944    n_0_uport_reg[23]_i_1
    SLICE_X12Y151                                                     r  uport_reg[27]_i_1/CI
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116    13.060 r  uport_reg[27]_i_1/O[2]
                         net (fo=2, routed)           0.291    13.351    uport00_out[26]
    DSP48_X0Y60          DSP48E1                                      r  temp/temp/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    AL31                                              0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.115    13.182    clk_IBUF_BUFG
    DSP48_X0Y60                                                       r  temp/temp/CLK
                         clock pessimism              0.306    13.489    
                         clock uncertainty           -0.035    13.453    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.358    13.095    temp/temp
  -------------------------------------------------------------------
                         required time                         13.095    
                         arrival time                         -13.351    
  -------------------------------------------------------------------
                         slack                                 -0.256    

Slack (VIOLATED) :        -0.255ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.347ns  (logic 7.306ns (78.165%)  route 2.041ns (21.835%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns = ( 13.182 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.229     4.011    clk_IBUF_BUFG
    DSP48_X0Y62                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637 r  temp__0/temp/PCOUT[47]
                         net (fo=1, routed)           0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575 r  temp__1/temp/P[0]
                         net (fo=2, routed)           0.516     8.090    n_105_temp__1/temp
    SLICE_X10Y150                                                     r  uport2_i_23/I0
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.133 r  uport2_i_23/O
                         net (fo=1, routed)           0.000     8.133    n_0_uport2_i_23
    SLICE_X10Y150                                                     r  uport2_i_4__0/S[1]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.379 r  uport2_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     8.379    n_0_uport2_i_4__0
    SLICE_X10Y151                                                     r  uport2_i_3__0/CI
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.429 r  uport2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.429    n_0_uport2_i_3__0
    SLICE_X10Y152                                                     r  uport2_i_2__0/CI
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.479 r  uport2_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.479    n_0_uport2_i_2__0
    SLICE_X10Y153                                                     r  uport2_i_1__0/CI
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.631 r  uport2_i_1__0/O[1]
                         net (fo=2, routed)           0.281     8.912    temp__2[29]
    DSP48_X0Y61                                                       r  uport2/uport2/B[12]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.270 r  uport2/uport2/P[0]
                         net (fo=1, routed)           0.461    11.731    n_105_uport2/uport2
    SLICE_X8Y149                                                      r  uport[23]_i_14/I1
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.774 r  uport[23]_i_14/O
                         net (fo=1, routed)           0.000    11.774    n_0_uport[23]_i_14
    SLICE_X8Y149                                                      r  uport_reg[23]_i_10/S[1]
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.296    12.070 f  uport_reg[23]_i_10/O[3]
                         net (fo=3, routed)           0.381    12.450    n_4_uport_reg[23]_i_10
    SLICE_X13Y150                                                     f  uport[23]_i_5/I0
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.120    12.570 r  uport[23]_i_5/O
                         net (fo=1, routed)           0.097    12.668    n_0_uport[23]_i_5
    SLICE_X12Y150                                                     r  uport_reg[23]_i_1/DI[0]
    SLICE_X12Y150        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276    12.944 r  uport_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.944    n_0_uport_reg[23]_i_1
    SLICE_X12Y151                                                     r  uport_reg[27]_i_1/CI
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    13.052 r  uport_reg[27]_i_1/O[0]
                         net (fo=2, routed)           0.306    13.358    uport00_out[24]
    DSP48_X0Y60          DSP48E1                                      r  temp/temp/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    AL31                                              0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.115    13.182    clk_IBUF_BUFG
    DSP48_X0Y60                                                       r  temp/temp/CLK
                         clock pessimism              0.306    13.489    
                         clock uncertainty           -0.035    13.453    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.351    13.102    temp/temp
  -------------------------------------------------------------------
                         required time                         13.102    
                         arrival time                         -13.358    
  -------------------------------------------------------------------
                         slack                                 -0.255    

Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.316ns  (logic 7.357ns (78.974%)  route 1.959ns (21.026%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns = ( 13.182 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.229     4.011    clk_IBUF_BUFG
    DSP48_X0Y62                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637 r  temp__0/temp/PCOUT[47]
                         net (fo=1, routed)           0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575 r  temp__1/temp/P[0]
                         net (fo=2, routed)           0.516     8.090    n_105_temp__1/temp
    SLICE_X10Y150                                                     r  uport2_i_23/I0
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.133 r  uport2_i_23/O
                         net (fo=1, routed)           0.000     8.133    n_0_uport2_i_23
    SLICE_X10Y150                                                     r  uport2_i_4__0/S[1]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.379 r  uport2_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     8.379    n_0_uport2_i_4__0
    SLICE_X10Y151                                                     r  uport2_i_3__0/CI
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.429 r  uport2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.429    n_0_uport2_i_3__0
    SLICE_X10Y152                                                     r  uport2_i_2__0/CI
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.479 r  uport2_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.479    n_0_uport2_i_2__0
    SLICE_X10Y153                                                     r  uport2_i_1__0/CI
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.631 r  uport2_i_1__0/O[1]
                         net (fo=2, routed)           0.281     8.912    temp__2[29]
    DSP48_X0Y61                                                       r  uport2/uport2/B[12]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.270 r  uport2/uport2/P[0]
                         net (fo=1, routed)           0.461    11.731    n_105_uport2/uport2
    SLICE_X8Y149                                                      r  uport[23]_i_14/I1
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.774 r  uport[23]_i_14/O
                         net (fo=1, routed)           0.000    11.774    n_0_uport[23]_i_14
    SLICE_X8Y149                                                      r  uport_reg[23]_i_10/S[1]
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.296    12.070 f  uport_reg[23]_i_10/O[3]
                         net (fo=3, routed)           0.381    12.450    n_4_uport_reg[23]_i_10
    SLICE_X13Y150                                                     f  uport[23]_i_5/I0
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.120    12.570 r  uport[23]_i_5/O
                         net (fo=1, routed)           0.097    12.668    n_0_uport[23]_i_5
    SLICE_X12Y150                                                     r  uport_reg[23]_i_1/DI[0]
    SLICE_X12Y150        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276    12.944 r  uport_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.944    n_0_uport_reg[23]_i_1
    SLICE_X12Y151                                                     r  uport_reg[27]_i_1/CI
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159    13.103 r  uport_reg[27]_i_1/O[1]
                         net (fo=2, routed)           0.224    13.326    uport00_out[25]
    DSP48_X0Y60          DSP48E1                                      r  temp/temp/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    AL31                                              0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.115    13.182    clk_IBUF_BUFG
    DSP48_X0Y60                                                       r  temp/temp/CLK
                         clock pessimism              0.306    13.489    
                         clock uncertainty           -0.035    13.453    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.353    13.100    temp/temp
  -------------------------------------------------------------------
                         required time                         13.100    
                         arrival time                         -13.326    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (VIOLATED) :        -0.178ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.269ns  (logic 7.243ns (78.145%)  route 2.026ns (21.855%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns = ( 13.182 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.229     4.011    clk_IBUF_BUFG
    DSP48_X0Y62                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637 r  temp__0/temp/PCOUT[47]
                         net (fo=1, routed)           0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575 r  temp__1/temp/P[0]
                         net (fo=2, routed)           0.516     8.090    n_105_temp__1/temp
    SLICE_X10Y150                                                     r  uport2_i_23/I0
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.133 r  uport2_i_23/O
                         net (fo=1, routed)           0.000     8.133    n_0_uport2_i_23
    SLICE_X10Y150                                                     r  uport2_i_4__0/S[1]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.379 r  uport2_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     8.379    n_0_uport2_i_4__0
    SLICE_X10Y151                                                     r  uport2_i_3__0/CI
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.429 r  uport2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.429    n_0_uport2_i_3__0
    SLICE_X10Y152                                                     r  uport2_i_2__0/CI
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.479 r  uport2_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.479    n_0_uport2_i_2__0
    SLICE_X10Y153                                                     r  uport2_i_1__0/CI
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.631 r  uport2_i_1__0/O[1]
                         net (fo=2, routed)           0.281     8.912    temp__2[29]
    DSP48_X0Y61                                                       r  uport2/uport2/B[12]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.270 r  uport2/uport2/P[0]
                         net (fo=1, routed)           0.461    11.731    n_105_uport2/uport2
    SLICE_X8Y149                                                      r  uport[23]_i_14/I1
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.774 r  uport[23]_i_14/O
                         net (fo=1, routed)           0.000    11.774    n_0_uport[23]_i_14
    SLICE_X8Y149                                                      r  uport_reg[23]_i_10/S[1]
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.296    12.070 f  uport_reg[23]_i_10/O[3]
                         net (fo=3, routed)           0.381    12.450    n_4_uport_reg[23]_i_10
    SLICE_X13Y150                                                     f  uport[23]_i_5/I0
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.120    12.570 r  uport[23]_i_5/O
                         net (fo=1, routed)           0.097    12.668    n_0_uport[23]_i_5
    SLICE_X12Y150                                                     r  uport_reg[23]_i_1/DI[0]
    SLICE_X12Y150        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.321    12.989 r  uport_reg[23]_i_1/O[3]
                         net (fo=2, routed)           0.291    13.279    uport00_out[23]
    DSP48_X0Y60          DSP48E1                                      r  temp/temp/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    AL31                                              0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.115    13.182    clk_IBUF_BUFG
    DSP48_X0Y60                                                       r  temp/temp/CLK
                         clock pessimism              0.306    13.489    
                         clock uncertainty           -0.035    13.453    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.352    13.101    temp/temp
  -------------------------------------------------------------------
                         required time                         13.101    
                         arrival time                         -13.279    
  -------------------------------------------------------------------
                         slack                                 -0.178    

Slack (VIOLATED) :        -0.175ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 7.207ns (77.832%)  route 2.053ns (22.168%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns = ( 13.182 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.229     4.011    clk_IBUF_BUFG
    DSP48_X0Y62                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637 r  temp__0/temp/PCOUT[47]
                         net (fo=1, routed)           0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575 r  temp__1/temp/P[0]
                         net (fo=2, routed)           0.516     8.090    n_105_temp__1/temp
    SLICE_X10Y150                                                     r  uport2_i_23/I0
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.133 r  uport2_i_23/O
                         net (fo=1, routed)           0.000     8.133    n_0_uport2_i_23
    SLICE_X10Y150                                                     r  uport2_i_4__0/S[1]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.379 r  uport2_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     8.379    n_0_uport2_i_4__0
    SLICE_X10Y151                                                     r  uport2_i_3__0/CI
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.429 r  uport2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.429    n_0_uport2_i_3__0
    SLICE_X10Y152                                                     r  uport2_i_2__0/CI
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.479 r  uport2_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.479    n_0_uport2_i_2__0
    SLICE_X10Y153                                                     r  uport2_i_1__0/CI
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.631 r  uport2_i_1__0/O[1]
                         net (fo=2, routed)           0.281     8.912    temp__2[29]
    DSP48_X0Y61                                                       r  uport2/uport2/B[12]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.270 r  uport2/uport2/P[0]
                         net (fo=1, routed)           0.461    11.731    n_105_uport2/uport2
    SLICE_X8Y149                                                      r  uport[23]_i_14/I1
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.774 r  uport[23]_i_14/O
                         net (fo=1, routed)           0.000    11.774    n_0_uport[23]_i_14
    SLICE_X8Y149                                                      r  uport_reg[23]_i_10/S[1]
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.296    12.070 f  uport_reg[23]_i_10/O[3]
                         net (fo=3, routed)           0.381    12.450    n_4_uport_reg[23]_i_10
    SLICE_X13Y150                                                     f  uport[23]_i_5/I0
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.120    12.570 r  uport[23]_i_5/O
                         net (fo=1, routed)           0.097    12.668    n_0_uport[23]_i_5
    SLICE_X12Y150                                                     r  uport_reg[23]_i_1/DI[0]
    SLICE_X12Y150        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.285    12.953 r  uport_reg[23]_i_1/O[2]
                         net (fo=2, routed)           0.318    13.270    uport00_out[22]
    DSP48_X0Y60          DSP48E1                                      r  temp/temp/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    AL31                                              0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.115    13.182    clk_IBUF_BUFG
    DSP48_X0Y60                                                       r  temp/temp/CLK
                         clock pessimism              0.306    13.489    
                         clock uncertainty           -0.035    13.453    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.358    13.095    temp/temp
  -------------------------------------------------------------------
                         required time                         13.095    
                         arrival time                         -13.270    
  -------------------------------------------------------------------
                         slack                                 -0.175    




