Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: M_Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "M_Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "M_Top"
Output Format                      : NGC
Target Device                      : xc7k325t-2-ffg900

---- Source Options
Top Module Name                    : M_Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../Debug"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\Debug\M_icon.v" into library work
Parsing module <M_icon>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\Debug\M_ila.v" into library work
Parsing module <M_ila>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_of_pre_fifo.v" into library work
Parsing module <mig_7series_v1_9_ddr_of_pre_fifo>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_if_post_fifo.v" into library work
Parsing module <mig_7series_v1_9_ddr_if_post_fifo>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_group_io.v" into library work
Parsing module <mig_7series_v1_9_ddr_byte_group_io>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_lane.v" into library work
Parsing module <mig_7series_v1_9_ddr_byte_lane>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_round_robin_arb.v" into library work
Parsing module <mig_7series_v1_9_round_robin_arb>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" into library work
Parsing module <mig_7series_v1_9_ddr_phy_4lanes>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_state.v" into library work
Parsing module <mig_7series_v1_9_bank_state>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_queue.v" into library work
Parsing module <mig_7series_v1_9_bank_queue>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_compare.v" into library work
Parsing module <mig_7series_v1_9_bank_compare>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_arb_select.v" into library work
Parsing module <mig_7series_v1_9_arb_select>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_arb_row_col.v" into library work
Parsing module <mig_7series_v1_9_arb_row_col>.
WARNING:HDLCompiler:248 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_arb_row_col.v" Line 252: Block identifier is required on this block
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_prbs_gen.v" into library work
Parsing module <mig_7series_v1_9_ddr_prbs_gen>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrlvl_off_delay.v" into library work
Parsing module <mig_7series_v1_9_ddr_phy_wrlvl_off_delay>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrlvl.v" into library work
Parsing module <mig_7series_v1_9_ddr_phy_wrlvl>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrcal.v" into library work
Parsing module <mig_7series_v1_9_ddr_phy_wrcal>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_tempmon.v" into library work
Parsing module <mig_7series_v1_9_ddr_phy_tempmon>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v" into library work
Parsing module <mig_7series_v1_9_ddr_phy_rdlvl>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" into library work
Parsing module <mig_7series_v1_9_ddr_phy_prbs_rdlvl>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" into library work
Parsing module <mig_7series_v1_9_ddr_phy_oclkdelay_cal>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" into library work
Parsing module <mig_7series_v1_9_ddr_phy_init>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_dqs_found_cal_hr.v" into library work
Parsing module <mig_7series_v1_9_ddr_phy_dqs_found_cal_hr>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_dqs_found_cal.v" into library work
Parsing module <mig_7series_v1_9_ddr_phy_dqs_found_cal>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay.v" into library work
Parsing module <mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy.v" into library work
Parsing module <mig_7series_v1_9_ddr_mc_phy>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_rank_common.v" into library work
Parsing module <mig_7series_v1_9_rank_common>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_rank_cntrl.v" into library work
Parsing module <mig_7series_v1_9_rank_cntrl>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_common.v" into library work
Parsing module <mig_7series_v1_9_bank_common>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_cntrl.v" into library work
Parsing module <mig_7series_v1_9_bank_cntrl>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_arb_mux.v" into library work
Parsing module <mig_7series_v1_9_arb_mux>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_vio_init_pattern_bram.v" into library work
Parsing module <mig_7series_v1_9_vio_init_pattern_bram>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_tg_prbs_gen.v" into library work
Parsing module <mig_7series_v1_9_tg_prbs_gen>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_data_prbs_gen.v" into library work
Parsing module <mig_7series_v1_9_data_prbs_gen>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" into library work
Parsing module <mig_7series_v1_9_ddr_mc_phy_wrapper>.
WARNING:HDLCompiler:248 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 878: Block identifier is required on this block
WARNING:HDLCompiler:248 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 882: Block identifier is required on this block
WARNING:HDLCompiler:248 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 915: Block identifier is required on this block
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_calib_top.v" into library work
Parsing module <mig_7series_v1_9_ddr_calib_top>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ecc\mig_7series_v1_9_ecc_merge_enc.v" into library work
Parsing module <mig_7series_v1_9_ecc_merge_enc>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ecc\mig_7series_v1_9_ecc_gen.v" into library work
Parsing module <mig_7series_v1_9_ecc_gen>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ecc\mig_7series_v1_9_ecc_dec_fix.v" into library work
Parsing module <mig_7series_v1_9_ecc_dec_fix>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ecc\mig_7series_v1_9_ecc_buf.v" into library work
Parsing module <mig_7series_v1_9_ecc_buf>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_rank_mach.v" into library work
Parsing module <mig_7series_v1_9_rank_mach>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_col_mach.v" into library work
Parsing module <mig_7series_v1_9_col_mach>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_mach.v" into library work
Parsing module <mig_7series_v1_9_bank_mach>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" into library work
Parsing module <mig_7series_v1_9_s7ven_data_gen>.
WARNING:HDLCompiler:248 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" Line 257: Block identifier is required on this block
WARNING:HDLCompiler:248 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" Line 293: Block identifier is required on this block
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_afifo.v" into library work
Parsing module <mig_7series_v1_9_afifo>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ui\mig_7series_v1_9_ui_wr_data.v" into library work
Parsing module <mig_7series_v1_9_ui_wr_data>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ui\mig_7series_v1_9_ui_rd_data.v" into library work
Parsing module <mig_7series_v1_9_ui_rd_data>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ui\mig_7series_v1_9_ui_cmd.v" into library work
Parsing module <mig_7series_v1_9_ui_cmd>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_mc.v" into library work
Parsing module <mig_7series_v1_9_mc>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_wr_data_gen.v" into library work
Parsing module <mig_7series_v1_9_wr_data_gen>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_read_posted_fifo.v" into library work
Parsing module <mig_7series_v1_9_read_posted_fifo>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_rd_data_gen.v" into library work
Parsing module <mig_7series_v1_9_rd_data_gen>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_cmd_prbs_gen.v" into library work
Parsing module <mig_7series_v1_9_cmd_prbs_gen>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ui\mig_7series_v1_9_ui_top.v" into library work
Parsing module <mig_7series_v1_9_ui_top>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ip_top\mig_7series_v1_9_mem_intfc.v" into library work
Parsing module <mig_7series_v1_9_mem_intfc>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_write_data_path.v" into library work
Parsing module <mig_7series_v1_9_write_data_path>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_tg_status.v" into library work
Parsing module <mig_7series_v1_9_tg_status>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_read_data_path.v" into library work
Parsing module <mig_7series_v1_9_read_data_path>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_memc_flow_vcontrol.v" into library work
Parsing module <mig_7series_v1_9_memc_flow_vcontrol>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_cmd_gen.v" into library work
Parsing module <mig_7series_v1_9_cmd_gen>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ip_top\mig_7series_v1_9_memc_ui_top_std.v" into library work
Parsing module <mig_7series_v1_9_memc_ui_top_std>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\clocking\mig_7series_v1_9_tempmon.v" into library work
Parsing module <mig_7series_v1_9_tempmon>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\clocking\mig_7series_v1_9_iodelay_ctrl.v" into library work
Parsing module <mig_7series_v1_9_iodelay_ctrl>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\clocking\mig_7series_v1_9_infrastructure.v" into library work
Parsing module <mig_7series_v1_9_infrastructure>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\clocking\mig_7series_v1_9_clk_ibuf.v" into library work
Parsing module <mig_7series_v1_9_clk_ibuf>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_memc_traffic_gen.v" into library work
Parsing module <mig_7series_v1_9_memc_traffic_gen>.
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_init_mem_pattern_ctr.v" into library work
Parsing module <mig_7series_v1_9_init_mem_pattern_ctr>.
INFO:HDLCompiler:693 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_init_mem_pattern_ctr.v" Line 341. parameter declaration becomes local in mig_7series_v1_9_init_mem_pattern_ctr with formal parameter declaration list
Analyzing Verilog file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_traffic_gen_top.v" into library work
Parsing module <mig_7series_v1_9_traffic_gen_top>.
Parsing VHDL file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_top.vhd" into library work
Parsing entity <mig_7series_v1_9_ddr_phy_top>.
Parsing architecture <arch_ddr_phy_top> of entity <mig_7series_v1_9_ddr_phy_top>.
Parsing VHDL file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" into library work
Parsing entity <M_DdrCtrl>.
Parsing architecture <arch_M_DdrCtrl> of entity <m_ddrctrl>.
Parsing VHDL file "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" into library work
Parsing entity <M_Top>.
Parsing architecture <arch_M_Top> of entity <m_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <M_Top> (architecture <arch_M_Top>) with generics from library <work>.
WARNING:HDLCompiler:871 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" Line 976: Using initial value "00000000000000000000000000000000" for all_zeros1 since it is never assigned
WARNING:HDLCompiler:871 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" Line 977: Using initial value "000000000000000000000000000000000000000" for all_zeros2 since it is never assigned
Going to verilog side to elaborate module M_icon

Elaborating module <M_icon>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module M_ila

Elaborating module <M_ila>.
Back to vhdl to continue elaboration

Elaborating entity <M_DdrCtrl> (architecture <arch_M_DdrCtrl>) with generics from library <work>.
WARNING:HDLCompiler:871 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" Line 1007: Using initial value "00000000" for all_zeros since it is never assigned
Going to verilog side to elaborate module mig_7series_v1_9_iodelay_ctrl

Elaborating module <mig_7series_v1_9_iodelay_ctrl(TCQ=100,IODELAY_GRP="IODELAY_MIG",REFCLK_TYPE="USE_SYSTEM_CLOCK",SYSCLK_TYPE="DIFFERENTIAL",SYS_RST_PORT="FALSE",RST_ACT_LOW=1,DIFF_TERM_REFCLK="TRUE")>.

Elaborating module <BUFG>.

Elaborating module <IDELAYCTRL>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module mig_7series_v1_9_clk_ibuf

Elaborating module <mig_7series_v1_9_clk_ibuf(SYSCLK_TYPE="DIFFERENTIAL",DIFF_TERM_SYSCLK="FALSE")>.

Elaborating module <IBUFGDS(DIFF_TERM="FALSE",IBUF_LOW_PWR="FALSE")>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module mig_7series_v1_9_tempmon

Elaborating module <mig_7series_v1_9_tempmon(TCQ=100,TEMP_MON_CONTROL="INTERNAL",XADC_CLK_PERIOD=5000,tTEMPSAMPLE=10000000)>.

Elaborating module <XADC(INIT_40=16'b1000000000000000,INIT_41=16'b011111100001111,INIT_42=16'b010000000000,INIT_48=16'b0100000000,INIT_49=16'b0,INIT_4A=16'b0,INIT_4B=16'b0,INIT_4C=16'b0,INIT_4D=16'b0,INIT_4E=16'b0,INIT_4F=16'b0,INIT_50=16'b1011010111101101,INIT_51=16'b0101011111100100,INIT_52=16'b1010000101000111,INIT_53=16'b1100101000110011,INIT_54=16'b1010100100111010,INIT_55=16'b0101001011000110,INIT_56=16'b1001010101010101,INIT_57=16'b1010111001001110,INIT_58=16'b0101100110011001,INIT_5C=16'b0101000100010001,SIM_DEVICE="7SERIES")>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module mig_7series_v1_9_infrastructure

Elaborating module <mig_7series_v1_9_infrastructure(SIMULATION="FALSE",TCQ=100,CLKIN_PERIOD=5000,nCK_PER_CLK=4,SYSCLK_TYPE="DIFFERENTIAL",UI_EXTRA_CLOCKS="FALSE",CLKFBOUT_MULT=4,DIVCLK_DIVIDE=1,CLKOUT0_PHASE=337.5,CLKOUT0_DIVIDE=2,CLKOUT1_DIVIDE=2,CLKOUT2_DIVIDE=32,CLKOUT3_DIVIDE=8,MMCM_CLKOUT0_EN="FALSE",MMCM_CLKOUT1_EN="FALSE",MMCM_CLKOUT2_EN="FALSE",MMCM_CLKOUT3_EN="FALSE",MMCM_CLKOUT4_EN="FALSE",MMCM_CLKOUT0_DIVIDE=1,MMCM_CLKOUT1_DIVIDE=1,MMCM_CLKOUT2_DIVIDE=1,MMCM_CLKOUT3_DIVIDE=1,MMCM_CLKOUT4_DIVIDE=1,RST_ACT_LOW=1)>.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\clocking\mig_7series_v1_9_infrastructure.v" Line 164: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <PLLE2_ADV(BANDWIDTH="OPTIMIZED",COMPENSATION="INTERNAL",STARTUP_WAIT="FALSE",CLKOUT0_DIVIDE=2,CLKOUT1_DIVIDE=2,CLKOUT2_DIVIDE=32,CLKOUT3_DIVIDE=8,CLKOUT4_DIVIDE=4,DIVCLK_DIVIDE=1,CLKFBOUT_MULT=4,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=5.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=337.5,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.0625,CLKOUT2_PHASE=9.84375,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=0.0,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=168.75,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,REF_JITTER1=0.01,REF_JITTER2=0.01)>.

Elaborating module <BUFH>.

Elaborating module <MMCME2_ADV(BANDWIDTH="HIGH",CLKOUT4_CASCADE="FALSE",COMPENSATION="BUF_IN",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=1,CLKFBOUT_MULT_F=8.0,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=8.0,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_USE_FINE_PS="FALSE",CLKIN1_PERIOD=10.0,REF_JITTER1=0.0)>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module mig_7series_v1_9_memc_ui_top_std

Elaborating module
<mig_7series_v1_9_memc_ui_top_std(TCQ=100,PAYLOAD_WIDTH=16,ADDR_CMD_MODE="1T",AL="0",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",BURST_TYPE="SEQ",CA_MIRROR="OFF",CK_WIDTH=1,CL=6,COL_WIDTH=10,CMD_PIPE_PLUS1="ON",CS_WIDTH=1,CKE_WIDTH=1,CWL=5,DATA_WIDTH=16,DATA_BUF_ADDR_WIDTH=5,DATA_BUF_OFFSET_WIDTH=1,DDR2_DQSN_ENABLE="YES",DM_WIDTH=2,DQ_CNT_WIDTH=4,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_TYPE="DDR3",DRAM_WIDTH=8,ECC="OFF",ECC_WIDTH=0,ECC_TEST="OFF",MC_ERR_ADDR_WIDTH=29,MASTER_PHY_CTL=1,nAL=0,nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,ORDERING="NORM",IBUF_LPWR_MODE="OFF",IODELAY_HP_MODE="ON",BANK_TYPE="HP_IO",DATA_IO_PRIM_TYPE="HP_LP",DATA_IO_IDLE_PWRDWN="ON",IODELAY_GRP="IODELAY_MIG",OUTPUT_DRV="HIGH",REG_CTRL="OFF",RTT_NOM="60",RTT_WR="OFF",STARVE_LIMIT=2,tCK=2500,tCKE=5000,tFAW=25000,tPRDI=1000000,tRAS=34000,tRCD=13910,tREFI=7800000,tRFC=300000,tRP=13910,tRRD=5000,tRTP=7500,tWTR=7500,tZQI=128000000,tZQCS=64,USER_REFRESH="OFF",TEMP_MON_EN="ON",WRLVL="ON",DEBUG_PORT="OFF",CAL_WIDTH="HALF",RANK_WIDTH=1,RANKS
=1,ODT_WIDTH=1,ROW_WIDTH=15,ADDR_WIDTH=29,APP_MASK_WIDTH=16,APP_DATA_WIDTH=128,BYTE_LANES_B0='b011,BYTE_LANES_B1='b01110,BYTE_LANES_B2='b0,BYTE_LANES_B3='b0,BYTE_LANES_B4='b0,DATA_CTL_B0='b011,DATA_CTL_B1='b0,DATA_CTL_B2='b0,DATA_CTL_B3='b0,DATA_CTL_B4='b0,PHY_0_BITLANES='b01111111110001011111111,PHY_1_BITLANES='b01111111111111111111111110000000000000000000000,PHY_2_BITLANES='b0,CK_BYTE_MAP='b010011,ADDR_MAP='b0100111001000100111000000100110111000100110110000100110101000100110100000100110011000100110010000100110001000100110000000100101001000100101000000100100111000100100110000100101011,BANK_MAP='b0100101010000100100101000100100100,CAS_MAP='b0100100010,CKE_ODT_BYTE_MAP='b0,CKE_MAP='b0100011011,ODT_MAP='b0100011010,CKE_ODT_AUX="FALSE",CS_MAP='b0100100000,PARITY_MAP='b0,RAS_MAP='b0100100011,WE_MAP='b0100100001,DQS_BYTE_MAP='b01,DATA0_MAP='b010001000000010010000000010011000000010100000000010110000000010111000000011000000000011001,DATA1_MAP='b010000000000100000000000110000000001000000000001010000000001100000000001
11,DATA2_MAP='b0,DATA3_MAP='b0,DATA4_MAP='b0,DATA5_MAP='b0,DATA6_MAP='b0,DATA7_MAP='b0,DATA8_MAP='b0,DATA9_MAP='b0,DATA10_MAP='b0,DATA11_MAP='b0,DATA12_MAP='b0,DATA13_MAP='b0,DATA14_MAP='b0,DATA15_MAP='b0,DATA16_MAP='b0,DATA17_MAP='b0,MASK0_MAP='b01001000000010101,MASK1_MAP='b0,SLOT_0_CONFIG='b01,SLOT_1_CONFIG='b0,MEM_ADDR_ORDER="TG_TEST",CALIB_ROW_ADD='b0,CALIB_COL_ADD='b0,CALIB_BA_ADD='b0,SIM_BYPASS_INIT_CAL="OFF",REFCLK_FREQ=200.0,USE_CS_PORT=1,USE_DM_PORT=1,USE_ODT_PORT=1)>.

Elaborating module
<mig_7series_v1_9_mem_intfc(TCQ=100,PAYLOAD_WIDTH=16,ADDR_CMD_MODE="1T",AL="0",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",BURST_TYPE="SEQ",CA_MIRROR="OFF",CK_WIDTH=1,COL_WIDTH=10,CMD_PIPE_PLUS1="ON",CS_WIDTH=1,nCS_PER_RANK=1,CKE_WIDTH=1,DATA_WIDTH=16,DATA_BUF_ADDR_WIDTH=5,MASTER_PHY_CTL=1,DATA_BUF_OFFSET_WIDTH=1,DDR2_DQSN_ENABLE="YES",DM_WIDTH=2,DQ_CNT_WIDTH=4,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_TYPE="DDR3",DRAM_WIDTH=8,ECC="OFF",ECC_WIDTH=0,MC_ERR_ADDR_WIDTH=29,REFCLK_FREQ=200.0,nAL=0,nBANK_MACHS=4,nCK_PER_CLK=4,ORDERING="NORM",OUTPUT_DRV="HIGH",IBUF_LPWR_MODE="OFF",IODELAY_HP_MODE="ON",BANK_TYPE="HP_IO",DATA_IO_PRIM_TYPE="HP_LP",DATA_IO_IDLE_PWRDWN="ON",IODELAY_GRP="IODELAY_MIG",REG_CTRL="OFF",RTT_NOM="60",RTT_WR="OFF",CL=6,CWL=5,tCK=2500,tCKE=5000,tFAW=25000,tPRDI=1000000,tRAS=34000,tRCD=13910,tREFI=7800000,tRFC=300000,tRP=13910,tRRD=5000,tRTP=7500,tWTR=7500,tZQI=128000000,tZQCS=64,USER_REFRESH="OFF",TEMP_MON_EN="ON",WRLVL="ON",DEBUG_PORT="OFF",CAL_WIDTH="HALF",RANK_WIDTH=1,RANKS=1,ODT_WIDTH=1,ROW
_WIDTH=15,SIM_BYPASS_INIT_CAL="OFF",BYTE_LANES_B0=4'b011,BYTE_LANES_B1=4'b1110,BYTE_LANES_B2=4'b0,BYTE_LANES_B3=4'b0,BYTE_LANES_B4=4'b0,DATA_CTL_B0=4'b011,DATA_CTL_B1=4'b0,DATA_CTL_B2=4'b0,DATA_CTL_B3=4'b0,DATA_CTL_B4=4'b0,PHY_0_BITLANES=48'b01111111110001011111111,PHY_1_BITLANES=48'b01111111111111111111111110000000000000000000000,PHY_2_BITLANES=48'b0,CK_BYTE_MAP=144'b010011,ADDR_MAP=192'b0100111001000100111000000100110111000100110110000100110101000100110100000100110011000100110010000100110001000100110000000100101001000100101000000100100111000100100110000100101011,BANK_MAP=36'b0100101010000100100101000100100100,CAS_MAP=12'b0100100010,CKE_ODT_BYTE_MAP=8'b0,CKE_MAP=96'b0100011011,ODT_MAP=96'b0100011010,CKE_ODT_AUX="FALSE",CS_MAP=120'b0100100000,PARITY_MAP=12'b0,RAS_MAP=12'b0100100011,WE_MAP=12'b0100100001,DQS_BYTE_MAP=144'b01,DATA0_MAP=96'b010001000000010010000000010011000000010100000000010110000000010111000000011000000000011001,DATA1_MAP=96'b010000000000100000000000110000000001000000000001010000000001100000000
00111,DATA2_MAP=96'b0,DATA3_MAP=96'b0,DATA4_MAP=96'b0,DATA5_MAP=96'b0,DATA6_MAP=96'b0,DATA7_MAP=96'b0,DATA8_MAP=96'b0,DATA9_MAP=96'b0,DATA10_MAP=96'b0,DATA11_MAP=96'b0,DATA12_MAP=96'b0,DATA13_MAP=96'b0,DATA14_MAP=96'b0,DATA15_MAP=96'b0,DATA16_MAP=96'b0,DATA17_MAP=96'b0,MASK0_MAP=108'b01001000000010101,MASK1_MAP=108'b0,SLOT_0_CONFIG=8'b01,SLOT_1_CONFIG=8'b0,CALIB_ROW_ADD=16'b0,CALIB_COL_ADD=12'b0,CALIB_BA_ADD=3'b0,STARVE_LIMIT=2,USE_CS_PORT=1,USE_DM_PORT=1,USE_ODT_PORT=1)>.
WARNING:HDLCompiler:1016 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_mc.v" Line 624: Port idle is not connected to this instance

Elaborating module <mig_7series_v1_9_mc(TCQ=100,PAYLOAD_WIDTH=16,MC_ERR_ADDR_WIDTH=29,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CMD_PIPE_PLUS1="ON",CS_WIDTH=1,DATA_WIDTH=16,DATA_BUF_ADDR_WIDTH=5,DATA_BUF_OFFSET_WIDTH=1,DRAM_TYPE="DDR3",CKE_ODT_AUX="FALSE",DQS_WIDTH=2,DQ_WIDTH=16,ECC="OFF",ECC_WIDTH=0,nBANK_MACHS=4,nCK_PER_CLK=4,nSLOTS=1,CL=6,nCS_PER_RANK=1,CWL=5,ORDERING="NORM",RANK_WIDTH=1,RANKS=1,REG_CTRL="OFF",ROW_WIDTH=15,RTT_NOM="60",RTT_WR="OFF",STARVE_LIMIT=2,SLOT_0_CONFIG=8'b01111,SLOT_1_CONFIG=8'b0,tCK=2500,tCKE=5000,tFAW=25000,tRAS=34000,tRCD=13910,tREFI=7800000,tRFC=300000,tRP=13910,tRRD=5000,tRTP=7500,tWTR=7500,tZQI=128000000,tZQCS=64,tPRDI=1000000,USER_REFRESH="OFF")>.

Elaborating module <mig_7series_v1_9_rank_mach(BURST_MODE="8",CL=6,CWL=5,CS_WIDTH=1,DQRD2DQWR_DLY=4,DRAM_TYPE="DDR3",MAINT_PRESCALER_DIV=32'sb010100,nBANK_MACHS=4,nCKESR=32'sb011,nCK_PER_CLK=4,nFAW=32'sb01010,nREFRESH_BANK=1,nRRD=4,nWTR=4,PERIODIC_RD_TIMER_DIV=32'sb0101,RANK_BM_BV_WIDTH=4,RANK_WIDTH=1,RANKS=1,REFRESH_TIMER_DIV=32'sb0100101,ZQ_TIMER_DIV=32'sb010011100010000000000)>.

Elaborating module <mig_7series_v1_9_rank_cntrl(BURST_MODE="8",ID=0,nBANK_MACHS=4,nCK_PER_CLK=4,CL=6,CWL=5,DQRD2DQWR_DLY=4,nFAW=32'sb01010,nREFRESH_BANK=1,nRRD=4,nWTR=4,PERIODIC_RD_TIMER_DIV=32'sb0101,RANK_BM_BV_WIDTH=4,RANK_WIDTH=1,RANKS=1,REFRESH_TIMER_DIV=32'sb0100101)>.

Elaborating module <SRLC32E(INIT=32'b0)>.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_rank_cntrl.v" Line 220: Net <add_rrd_inhbt> does not have a driver.

Elaborating module <mig_7series_v1_9_rank_common(DRAM_TYPE="DDR3",MAINT_PRESCALER_DIV=32'sb010100,nBANK_MACHS=4,nCKESR=32'sb011,nCK_PER_CLK=4,PERIODIC_RD_TIMER_DIV=32'sb0101,RANK_WIDTH=1,RANKS=1,REFRESH_TIMER_DIV=32'sb0100101,ZQ_TIMER_DIV=32'sb010011100010000000000)>.

Elaborating module <mig_7series_v1_9_round_robin_arb(WIDTH=3)>.

Elaborating module <mig_7series_v1_9_round_robin_arb(WIDTH=1)>.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_round_robin_arb.v" Line 153: Net <channel[0].inh_group[0]> does not have a driver.

Elaborating module <mig_7series_v1_9_bank_mach(TCQ=100,EVEN_CWL_2T_MODE="OFF",ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CS_WIDTH=1,CL=6,CWL=5,CKE_ODT_AUX="FALSE",DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",LOW_IDLE_CNT=0,nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,nOP_WAIT=0,nRAS=32'sb01110,nRCD=32'sb0110,nRFC=32'sb01111000,nRP=32'sb0110,nRTP=4,nSLOTS=1,nWR=32'sb0110,nXSDLL=512,ORDERING="NORM",RANK_BM_BV_WIDTH=4,RANK_WIDTH=1,RANKS=1,ROW_WIDTH=15,RTT_NOM="60",RTT_WR="OFF",SLOT_0_CONFIG=8'b01111,SLOT_1_CONFIG=8'b0,STARVE_LIMIT=2,tZQCS=64)>.

Elaborating module <mig_7series_v1_9_bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=0,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=32'sb0100,nRCD=32'sb0110,nRTP=4,nRP=32'sb0110,nWTP_CLKS=32'sb0101,ORDERING="NORM",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=32'sb010,ROW_WIDTH=15,STARVE_LIMIT=2)>.

Elaborating module <mig_7series_v1_9_bank_compare(BANK_WIDTH=3,TCQ=100,BURST_MODE="8",COL_WIDTH=10,DATA_BUF_ADDR_WIDTH=5,ECC="OFF",RANK_WIDTH=1,RANKS=1,ROW_WIDTH=15)>.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_compare.v" Line 168: Net <req_rank_r_lcl[0]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_compare.v" Line 169: Net <req_rank_ns[0]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_compare.v" Line 201: Net <req_col_r[14]> does not have a driver.

Elaborating module <mig_7series_v1_9_bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=0,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=32'sb0100,nRP=32'sb0110,nRTP=4,nRCD=32'sb0110,nWTP_CLKS=32'sb0101,ORDERING="NORM",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=32'sb010,STARVE_LIMIT=2)>.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_state.v" Line 264: Net <rcd_active_r> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_state.v" Line 302: Net <rmw_rd_done> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_state.v" Line 303: Net <rd_half_rmw_lcl> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_state.v" Line 306: Net <rmw_wait_r> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_state.v" Line 514: Net <rp_timer_r[0]> does not have a driver.

Elaborating module <mig_7series_v1_9_bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="NORM",ID=0)>.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_queue.v" Line 500: Net <rb_hit_busies_r_lcl[7]> does not have a driver.

Elaborating module <mig_7series_v1_9_bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=1,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=32'sb0100,nRCD=32'sb0110,nRTP=4,nRP=32'sb0110,nWTP_CLKS=32'sb0101,ORDERING="NORM",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=32'sb010,ROW_WIDTH=15,STARVE_LIMIT=2)>.

Elaborating module <mig_7series_v1_9_bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=1,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=32'sb0100,nRP=32'sb0110,nRTP=4,nRCD=32'sb0110,nWTP_CLKS=32'sb0101,ORDERING="NORM",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=32'sb010,STARVE_LIMIT=2)>.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_state.v" Line 264: Net <rcd_active_r> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_state.v" Line 302: Net <rmw_rd_done> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_state.v" Line 303: Net <rd_half_rmw_lcl> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_state.v" Line 306: Net <rmw_wait_r> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_state.v" Line 514: Net <rp_timer_r[0]> does not have a driver.

Elaborating module <mig_7series_v1_9_bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="NORM",ID=1)>.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_queue.v" Line 500: Net <rb_hit_busies_r_lcl[7]> does not have a driver.

Elaborating module <mig_7series_v1_9_bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=2,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=32'sb0100,nRCD=32'sb0110,nRTP=4,nRP=32'sb0110,nWTP_CLKS=32'sb0101,ORDERING="NORM",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=32'sb010,ROW_WIDTH=15,STARVE_LIMIT=2)>.

Elaborating module <mig_7series_v1_9_bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=2,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=32'sb0100,nRP=32'sb0110,nRTP=4,nRCD=32'sb0110,nWTP_CLKS=32'sb0101,ORDERING="NORM",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=32'sb010,STARVE_LIMIT=2)>.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_state.v" Line 264: Net <rcd_active_r> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_state.v" Line 302: Net <rmw_rd_done> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_state.v" Line 303: Net <rd_half_rmw_lcl> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_state.v" Line 306: Net <rmw_wait_r> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_state.v" Line 514: Net <rp_timer_r[0]> does not have a driver.

Elaborating module <mig_7series_v1_9_bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="NORM",ID=2)>.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_queue.v" Line 500: Net <rb_hit_busies_r_lcl[7]> does not have a driver.

Elaborating module <mig_7series_v1_9_bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=3,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=32'sb0100,nRCD=32'sb0110,nRTP=4,nRP=32'sb0110,nWTP_CLKS=32'sb0101,ORDERING="NORM",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=32'sb010,ROW_WIDTH=15,STARVE_LIMIT=2)>.

Elaborating module <mig_7series_v1_9_bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=3,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=32'sb0100,nRP=32'sb0110,nRTP=4,nRCD=32'sb0110,nWTP_CLKS=32'sb0101,ORDERING="NORM",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=32'sb010,STARVE_LIMIT=2)>.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_state.v" Line 264: Net <rcd_active_r> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_state.v" Line 302: Net <rmw_rd_done> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_state.v" Line 303: Net <rd_half_rmw_lcl> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_state.v" Line 306: Net <rmw_wait_r> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_state.v" Line 514: Net <rp_timer_r[0]> does not have a driver.

Elaborating module <mig_7series_v1_9_bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="NORM",ID=3)>.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_queue.v" Line 500: Net <rb_hit_busies_r_lcl[7]> does not have a driver.

Elaborating module <mig_7series_v1_9_bank_common(TCQ=100,BM_CNT_WIDTH=2,LOW_IDLE_CNT=0,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRFC=32'sb01111000,nXSDLL=512,RANK_WIDTH=1,RANKS=1,CWL=5,tZQCS=64)>.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_common.v" Line 438: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <mig_7series_v1_9_arb_mux(TCQ=100,EVEN_CWL_2T_MODE="OFF",ADDR_CMD_MODE="1T",BANK_VECT_INDX=11,BANK_WIDTH=3,BURST_MODE="8",CS_WIDTH=1,CL=6,CWL=5,DATA_BUF_ADDR_VECT_INDX=19,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,nRAS=32'sb01110,nRCD=32'sb0110,CKE_ODT_AUX="FALSE",nSLOTS=1,nWR=32'sb0110,RANKS=1,RANK_VECT_INDX=3,RANK_WIDTH=1,ROW_VECT_INDX=59,ROW_WIDTH=15,RTT_NOM="60",RTT_WR="OFF",SLOT_0_CONFIG=8'b01111,SLOT_1_CONFIG=8'b0)>.

Elaborating module <mig_7series_v1_9_arb_row_col(TCQ=100,ADDR_CMD_MODE="1T",CWL=5,EARLY_WR_DATA_ADDR="OFF",nBANK_MACHS=4,nCK_PER_CLK=4,nRAS=32'sb01110,nRCD=32'sb0110,nWR=32'sb0110)>.

Elaborating module <mig_7series_v1_9_round_robin_arb(WIDTH=4)>.

Elaborating module <mig_7series_v1_9_arb_select(TCQ=100,EVEN_CWL_2T_MODE="OFF",ADDR_CMD_MODE="1T",BANK_VECT_INDX=11,BANK_WIDTH=3,BURST_MODE="8",CS_WIDTH=1,CL=6,CWL=5,DATA_BUF_ADDR_VECT_INDX=19,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",CKE_ODT_AUX="FALSE",nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,nSLOTS=1,RANKS=1,RANK_VECT_INDX=3,RANK_WIDTH=1,ROW_VECT_INDX=59,ROW_WIDTH=15,RTT_NOM="60",RTT_WR="OFF",SLOT_0_CONFIG=8'b01111,SLOT_1_CONFIG=8'b0)>.
WARNING:HDLCompiler:872 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_arb_select.v" Line 360: Using initial value of pre_cmd_r since it is never assigned
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_arb_select.v" Line 288: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_arb_select.v" Line 296: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_arb_select.v" Line 304: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_arb_select.v" Line 202: Net <col_cmd_r[21]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_arb_select.v" Line 203: Net <row_cmd_r[21]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_arb_select.v" Line 390: Net <col_mux.col_row_r[14]> does not have a driver.

Elaborating module <mig_7series_v1_9_col_mach(TCQ=100,BANK_WIDTH=3,BURST_MODE="8",COL_WIDTH=10,CS_WIDTH=1,DATA_BUF_ADDR_WIDTH=5,DATA_BUF_OFFSET_WIDTH=1,DELAY_WR_DATA_CNTRL=1,DQS_WIDTH=2,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",MC_ERR_ADDR_WIDTH=29,nCK_PER_CLK=4,nPHY_WRLAT=2,RANK_WIDTH=1,ROW_WIDTH=15)>.

Elaborating module <RAM32M(INIT_A=64'b0,INIT_B=64'b0,INIT_C=64'b0,INIT_D=64'b0)>.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_col_mach.v" Line 148: Net <offset_r[1]> does not have a driver.
Going to vhdl side to elaborate module mig_7series_v1_9_ddr_phy_top

Elaborating entity <mig_7series_v1_9_ddr_phy_top> (architecture <arch_ddr_phy_top>) with generics from library <work>.
WARNING:HDLCompiler:321 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_top.vhd" Line 367: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_top.vhd" Line 369: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_top.vhd" Line 370: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_top.vhd" Line 379: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_top.vhd" Line 381: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_top.vhd" Line 383: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_top.vhd" Line 384: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_top.vhd" Line 393: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:871 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_top.vhd" Line 1317: Using initial value "000000000" for all_zeros since it is never assigned
WARNING:HDLCompiler:321 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_top.vhd" Line 1352: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_top.vhd" Line 1365: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_top.vhd" Line 1400: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_top.vhd" Line 1407: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_top.vhd" Line 1422: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_top.vhd" Line 1477: Comparison between arrays of unequal length always returns FALSE.
Going to verilog side to elaborate module mig_7series_v1_9_ddr_mc_phy_wrapper
WARNING:HDLCompiler:1016 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 1297: Port afull is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 1314: Port afull is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 1331: Port afull is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 1359: Port of_data_a_full is not connected to this instance

Elaborating module
<mig_7series_v1_9_ddr_mc_phy_wrapper(TCQ=100,tCK=2500,BANK_TYPE="HP_IO",DATA_IO_PRIM_TYPE="HP_LP",DATA_IO_IDLE_PWRDWN="ON",IODELAY_GRP="IODELAY_MIG",nCK_PER_CLK=4,nCS_PER_RANK=1,BANK_WIDTH=3,CKE_WIDTH=1,CS_WIDTH=1,CK_WIDTH=1,CWL=5,DDR2_DQSN_ENABLE="YES",DM_WIDTH=2,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_TYPE="DDR3",RANKS=1,ODT_WIDTH=1,REG_CTRL="OFF",ROW_WIDTH=15,USE_CS_PORT=1,USE_DM_PORT=1,USE_ODT_PORT=1,IBUF_LPWR_MODE="OFF",LP_DDR_CK_WIDTH=2,PHYCTL_CMD_FIFO="FALSE",DATA_CTL_B0='b011,DATA_CTL_B1='b0,DATA_CTL_B2='b0,DATA_CTL_B3='b0,DATA_CTL_B4='b0,BYTE_LANES_B0='b011,BYTE_LANES_B1='b01110,BYTE_LANES_B2='b0,BYTE_LANES_B3='b0,BYTE_LANES_B4='b0,PHY_0_BITLANES='b01111111110001011111111,PHY_1_BITLANES='b01111111111111111111111110000000000000000000000,PHY_2_BITLANES='b0,HIGHEST_BANK=2,HIGHEST_LANE=8,CK_BYTE_MAP='b010011,ADDR_MAP='b0100111001000100111000000100110111000100110110000100110101000100110100000100110011000100110010000100110001000100110000000100101001000100101000000100100111000100100110000100101011,BANK
_MAP='b0100101010000100100101000100100100,CAS_MAP='b0100100010,CKE_ODT_BYTE_MAP='b0,CKE_MAP='b0100011011,ODT_MAP='b0100011010,CKE_ODT_AUX="FALSE",CS_MAP='b0100100000,PARITY_MAP='b0,RAS_MAP='b0100100011,WE_MAP='b0100100001,DQS_BYTE_MAP='b01,DATA0_MAP='b010001000000010010000000010011000000010100000000010110000000010111000000011000000000011001,DATA1_MAP='b01000000000010000000000011000000000100000000000101000000000110000000000111,DATA2_MAP='b0,DATA3_MAP='b0,DATA4_MAP='b0,DATA5_MAP='b0,DATA6_MAP='b0,DATA7_MAP='b0,DATA8_MAP='b0,DATA9_MAP='b0,DATA10_MAP='b0,DATA11_MAP='b0,DATA12_MAP='b0,DATA13_MAP='b0,DATA14_MAP='b0,DATA15_MAP='b0,DATA16_MAP='b0,DATA17_MAP='b0,MASK0_MAP='b01001000000010101,MASK1_MAP='b0,SIM_CAL_OPTION="NONE",MASTER_PHY_CTL=1)>.

Elaborating module <OBUF>.

Elaborating module <OBUFT>.

Elaborating module <IOBUF_DCIEN(IBUF_LOW_PWR="FALSE")>.

Elaborating module <IOBUFDS_DCIEN(IBUF_LOW_PWR="FALSE",DQS_BIAS="TRUE")>.

Elaborating module <mig_7series_v1_9_ddr_of_pre_fifo(TCQ=25,DEPTH=8,WIDTH=32)>.

Elaborating module <mig_7series_v1_9_ddr_of_pre_fifo(TCQ=25,DEPTH=8,WIDTH=6)>.

Elaborating module
<mig_7series_v1_9_ddr_mc_phy(BYTE_LANES_B0=32'b011,BYTE_LANES_B1=32'b01110,BYTE_LANES_B2=32'b0,BYTE_LANES_B3=32'b0,BYTE_LANES_B4=32'b0,DATA_CTL_B0=32'b011,DATA_CTL_B1=32'b0,DATA_CTL_B2=32'b0,DATA_CTL_B3=32'b0,DATA_CTL_B4=32'b0,PHY_0_BITLANES=48'b01111111110001011111111,PHY_1_BITLANES=48'b01111111111111111111111110000000000000000000000,PHY_2_BITLANES=48'b0,PHY_0_BITLANES_OUTONLY=48'b0100000001000000000,PHY_1_BITLANES_OUTONLY=48'b0,PHY_2_BITLANES_OUTONLY=48'b0,RCLK_SELECT_BANK=1,RCLK_SELECT_LANE="B",GENERATE_DDR_CK_MAP=16'b011000101000100,BYTELANES_DDR_CK=72'b01000000000000000000000000000,NUM_DDR_CK=1,LP_DDR_CK_WIDTH=2,PO_CTL_COARSE_BYPASS="FALSE",PHYCTL_CMD_FIFO="FALSE",PHY_CLK_RATIO=4,MASTER_PHY_CTL=1,PHY_FOUR_WINDOW_CLOCKS=63,PHY_EVENTS_DELAY=18,PHY_COUNT_EN="FALSE",PHY_SYNC_MODE="FALSE",SYNTHESIS="TRUE",PHY_DISABLE_SEQ_MATCH="TRUE",PHY_0_GENERATE_IDELAYCTRL="FALSE",PHY_0_A_PI_FREQ_REF_DIV="NONE",PHY_0_CMD_OFFSET=8,PHY_0_RD_CMD_OFFSET_0=10,PHY_0_RD_CMD_OFFSET_1=10,PHY_0_RD_CMD_OFFSET_2=10,PHY_0_RD_CMD_OFFSET
_3=10,PHY_0_RD_DURATION_0=6,PHY_0_RD_DURATION_1=6,PHY_0_RD_DURATION_2=6,PHY_0_RD_DURATION_3=6,PHY_0_WR_CMD_OFFSET_0=8,PHY_0_WR_CMD_OFFSET_1=8,PHY_0_WR_CMD_OFFSET_2=8,PHY_0_WR_CMD_OFFSET_3=8,PHY_0_WR_DURATION_0=7,PHY_0_WR_DURATION_1=7,PHY_0_WR_DURATION_2=7,PHY_0_WR_DURATION_3=7,PHY_0_AO_TOGGLE=1,PHY_0_A_PO_OCLK_DELAY=34,PHY_0_B_PO_OCLK_DELAY=34,PHY_0_C_PO_OCLK_DELAY=34,PHY_0_D_PO_OCLK_DELAY=34,PHY_0_A_PO_OCLKDELAY_INV="TRUE",PHY_0_A_IDELAYE2_IDELAY_VALUE=0,PHY_0_B_IDELAYE2_IDELAY_VALUE=0,PHY_0_C_IDELAYE2_IDELAY_VALUE=0,PHY_0_D_IDELAYE2_IDELAY_VALUE=0,PHY_1_GENERATE_IDELAYCTRL="FALSE",PHY_1_A_PO_OCLK_DELAY=34,PHY_1_B_PO_OCLK_DELAY=34,PHY_1_C_PO_OCLK_DELAY=34,PHY_1_D_PO_OCLK_DELAY=34,PHY_1_A_IDELAYE2_IDELAY_VALUE=0,PHY_1_B_IDELAYE2_IDELAY_VALUE=0,PHY_1_C_IDELAYE2_IDELAY_VALUE=0,PHY_1_D_IDELAYE2_IDELAY_VALUE=0,PHY_2_GENERATE_IDELAYCTRL="FALSE",PHY_2_A_PO_OCLK_DELAY=34,PHY_2_B_PO_OCLK_DELAY=34,PHY_2_C_PO_OCLK_DELAY=34,PHY_2_D_PO_OCLK_DELAY=34,PHY_2_A_IDELAYE2_IDELAY_VALUE=0,PHY_2_B_IDELAYE2_IDELAY_VALUE=0,PHY_2_C_
IDELAYE2_IDELAY_VALUE=0,PHY_2_D_IDELAYE2_IDELAY_VALUE=0,TCK=2500,PHY_0_IODELAY_GRP="IODELAY_MIG",PHY_1_IODELAY_GRP="IODELAY_MIG",PHY_2_IODELAY_GRP="IODELAY_MIG",BANK_TYPE="HP_IO",CKE_ODT_AUX="FALSE")>.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy.v" Line 634: Result of 64-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy.v" Line 635: Result of 64-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy.v" Line 650: Result of 64-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy.v" Line 816: Result of 48-bit expression is truncated to fit in 2-bit target.

Elaborating module
<mig_7series_v1_9_ddr_phy_4lanes(BYTE_LANES=32'b011,DATA_CTL_N=32'b011,PO_CTL_COARSE_BYPASS="FALSE",PO_FINE_DELAY=60,BITLANES=48'b01111111110001011111111,BITLANES_OUTONLY=48'b0100000001000000000,BYTELANES_DDR_CK=72'b0,LAST_BANK="FALSE",LANE_REMAP=16'b011001000010000,OF_ALMOST_FULL_VALUE=1,IF_ALMOST_EMPTY_VALUE=1,GENERATE_IDELAYCTRL="FALSE",IODELAY_GRP="IODELAY_MIG",BANK_TYPE="HP_IO",NUM_DDR_CK=1,TCK=2500,RCLK_SELECT_LANE="B",USE_PRE_POST_FIFO="TRUE",SYNTHESIS="TRUE",PC_CLK_RATIO=4,PC_EVENTS_DELAY=18,PC_FOUR_WINDOW_CLOCKS=63,PC_BURST_MODE="TRUE",PC_SYNC_MODE="FALSE",PC_MULTI_REGION="TRUE",PC_PHY_COUNT_EN="FALSE",PC_DISABLE_SEQ_MATCH="TRUE",PC_CMD_OFFSET=8,PC_RD_CMD_OFFSET_0=10,PC_RD_CMD_OFFSET_1=10,PC_RD_CMD_OFFSET_2=10,PC_RD_CMD_OFFSET_3=10,PC_RD_DURATION_0=6,PC_RD_DURATION_1=6,PC_RD_DURATION_2=6,PC_RD_DURATION_3=6,PC_WR_CMD_OFFSET_0=8,PC_WR_CMD_OFFSET_1=8,PC_WR_CMD_OFFSET_2=8,PC_WR_CMD_OFFSET_3=8,PC_WR_DURATION_0=7,PC_WR_DURATION_1=7,PC_WR_DURATION_2=7,PC_WR_DURATION_3=7,PC_AO_WRLVL_EN=0,PC_AO_TOGGLE=1,PI_SE
L_CLK_OFFSET=6,A_PI_FINE_DELAY=33,B_PI_FINE_DELAY=33,C_PI_FINE_DELAY=33,D_PI_FINE_DELAY=33,A_PI_FREQ_REF_DIV="NONE",A_PI_BURST_MODE="TRUE",A_PI_OUTPUT_CLK_SRC="DELAYED_REF",B_PI_OUTPUT_CLK_SRC="DELAYED_REF",C_PI_OUTPUT_CLK_SRC="DELAYED_REF",D_PI_OUTPUT_CLK_SRC="DELAYED_REF",A_PO_OUTPUT_CLK_SRC="DELAYED_REF",A_PO_OCLK_DELAY=34,A_PO_OCLKDELAY_INV="TRUE",A_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",B_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",C_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",D_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",A_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",B_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",C_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",D_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",A_OS_DATA_RATE="UNDECLARED",A_OS_DATA_WIDTH="UNDECLARED",B_OS_DATA_RATE="UNDECLARED",B_OS_DATA_WIDTH="UNDECLARED",C_OS_DATA_RATE="UNDECLARED",C_OS_DATA_WIDTH="UNDECLARED",D_OS_DATA_RATE="UNDECLARED",D_OS_DATA_WIDTH="UNDECLARED",A_IDELAYE2_IDELAY_TYPE="VARIABLE",A_IDELAYE2_IDELAY_VALUE=0,CKE_ODT_AUX="FALSE")>.
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" Line 617: Assignment to if_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" Line 618: Assignment to of_empty ignored, since the identifier is never used

Elaborating module <BUFIO>.

Elaborating module <mig_7series_v1_9_ddr_byte_lane(ABCD="A",PO_DATA_CTL="TRUE",BITLANES=12'b01011111111,BITLANES_OUTONLY=12'b01000000000,OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",IODELAY_GRP="IODELAY_MIG",BANK_TYPE="HP_IO",BYTELANES_DDR_CK=72'b0,RCLK_SELECT_LANE="B",USE_PRE_POST_FIFO="TRUE",SYNTHESIS="TRUE",TCK=2500,PC_CLK_RATIO=4,PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="NONE",PI_FINE_DELAY=33,PI_OUTPUT_CLK_SRC="DELAYED_REF",PI_SYNC_IN_DIV_RST="TRUE",PI_SEL_CLK_OFFSET=6,PO_CLKOUT_DIV=2,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=34,PO_OCLKDELAY_INV="TRUE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,CKE_ODT_AUX="FALSE")>.

Elaborating module <mig_7series_v1_9_ddr_if_post_fifo(TCQ=25,DEPTH=4,WIDTH=80)>.

Elaborating module <mig_7series_v1_9_ddr_of_pre_fifo(TCQ=25,DEPTH=9,WIDTH=80)>.

Elaborating module <PHASER_IN_PHY(BURST_MODE="TRUE",CLKOUT_DIV=2,DQS_AUTO_RECAL=0,DQS_FIND_PATTERN="000",SEL_CLK_OFFSET=6,FINE_DELAY=33,FREQ_REF_DIV="NONE",OUTPUT_CLK_SRC="DELAYED_REF",SYNC_IN_DIV_RST="TRUE",REFCLK_PERIOD=2.5,MEMREFCLK_PERIOD=2.5,PHASEREFCLK_PERIOD=2.5)>.
WARNING:HDLCompiler:413 - "N:/P.20131013/rtf/devlib/verilog/src/iSE/unisim_comp.v" Line 28433: Result of 22-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1843 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_lane.v" Line 435: Possible conversion of parameter value of DQS_FIND_PATTERN to fit the type of formal

Elaborating module <PHASER_OUT_PHY(CLKOUT_DIV=2,DATA_CTL_N="TRUE",FINE_DELAY=60,COARSE_BYPASS="FALSE",COARSE_DELAY=0,OCLK_DELAY=34,OCLKDELAY_INV="TRUE",OUTPUT_CLK_SRC="DELAYED_REF",SYNC_IN_DIV_RST="TRUE",REFCLK_PERIOD=2.5,PHASEREFCLK_PERIOD=1,PO=3'b111,MEMREFCLK_PERIOD=2.5)>.

Elaborating module <IN_FIFO(ALMOST_EMPTY_VALUE=1,ALMOST_FULL_VALUE=1,ARRAY_MODE="ARRAY_MODE_4_X_8",SYNCHRONOUS_MODE="FALSE")>.

Elaborating module <OUT_FIFO(ALMOST_EMPTY_VALUE=1,ALMOST_FULL_VALUE=1,ARRAY_MODE="ARRAY_MODE_8_X_4",OUTPUT_DISABLE="FALSE",SYNCHRONOUS_MODE="FALSE")>.
WARNING:HDLCompiler:1016 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_group_io.v" Line 184: Port Q7 is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_group_io.v" Line 308: Port D7 is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_group_io.v" Line 356: Port TBYTEOUT is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_group_io.v" Line 398: Port TBYTEOUT is not connected to this instance

Elaborating module <mig_7series_v1_9_ddr_byte_group_io(PO_DATA_CTL="TRUE",BITLANES=12'b01011111111,BITLANES_OUTONLY=12'b01000000000,OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=4,IODELAY_GRP="IODELAY_MIG",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,SYNTHESIS="TRUE")>.

Elaborating module <ISERDESE2(DATA_RATE="DDR",DATA_WIDTH=4,DYN_CLKDIV_INV_EN="FALSE",DYN_CLK_INV_EN="FALSE",INIT_Q1=1'b0,INIT_Q2=1'b0,INIT_Q3=1'b0,INIT_Q4=1'b0,INTERFACE_TYPE="MEMORY_DDR3",NUM_CE=2,IOBDELAY="IFD",OFB_USED="FALSE",SERDES_MODE="MASTER",SRVAL_Q1=1'b0,SRVAL_Q2=1'b0,SRVAL_Q3=1'b0,SRVAL_Q4=1'b0)>.

Elaborating module <IDELAYE2(CINVCTRL_SEL="FALSE",DELAY_SRC="IDATAIN",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="VARIABLE",IDELAY_VALUE=0,PIPE_SEL="FALSE",REFCLK_FREQUENCY=200.0,SIGNAL_PATTERN="DATA")>.

Elaborating module <OSERDESE2(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,INIT_OQ=1'b1,INIT_TQ=1'b1,SERDES_MODE="MASTER",SRVAL_OQ=1'b1,SRVAL_TQ=1'b1,TRISTATE_WIDTH=4,TBYTE_CTL="TRUE",TBYTE_SRC="TRUE")>.

Elaborating module <OSERDESE2(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,INIT_OQ=1'b1,INIT_TQ=1'b1,SERDES_MODE="MASTER",SRVAL_OQ=1'b1,SRVAL_TQ=1'b1,TRISTATE_WIDTH=4,TBYTE_CTL="TRUE",TBYTE_SRC="FALSE")>.

Elaborating module <ODDR(DDR_CLK_EDGE="SAME_EDGE")>.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_group_io.v" Line 136: Net <oserdes_dq_buf[11]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_group_io.v" Line 137: Net <oserdes_dqts_buf[11]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_lane.v" Line 263: Net <dummy_i5[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_lane.v" Line 264: Net <dummy_i6[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_lane.v" Line 266: Net <of_dqbus[47]> does not have a driver.

Elaborating module <mig_7series_v1_9_ddr_byte_lane(ABCD="B",PO_DATA_CTL="TRUE",BITLANES=12'b01111111110,BITLANES_OUTONLY=12'b0100000,OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",IODELAY_GRP="IODELAY_MIG",BANK_TYPE="HP_IO",BYTELANES_DDR_CK=72'b0,RCLK_SELECT_LANE="B",USE_PRE_POST_FIFO="TRUE",SYNTHESIS="TRUE",TCK=2500,PC_CLK_RATIO=4,PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="NONE",PI_FINE_DELAY=33,PI_OUTPUT_CLK_SRC="DELAYED_REF",PI_SYNC_IN_DIV_RST="TRUE",PI_SEL_CLK_OFFSET=6,PO_CLKOUT_DIV=2,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=34,PO_OCLKDELAY_INV="TRUE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,CKE_ODT_AUX="FALSE")>.

Elaborating module <mig_7series_v1_9_ddr_byte_group_io(PO_DATA_CTL="TRUE",BITLANES=12'b01111111110,BITLANES_OUTONLY=12'b0100000,OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=4,IODELAY_GRP="IODELAY_MIG",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,SYNTHESIS="TRUE")>.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_group_io.v" Line 136: Net <oserdes_dq_buf[11]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_group_io.v" Line 137: Net <oserdes_dqts_buf[11]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_lane.v" Line 263: Net <dummy_i5[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_lane.v" Line 264: Net <dummy_i6[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_lane.v" Line 266: Net <of_dqbus[47]> does not have a driver.

Elaborating module <PHY_CONTROL(AO_WRLVL_EN=0,AO_TOGGLE=1,BURST_MODE="TRUE",CO_DURATION=1,CLK_RATIO=4,DATA_CTL_A_N="TRUE",DATA_CTL_B_N="TRUE",DATA_CTL_C_N="FALSE",DATA_CTL_D_N="FALSE",DI_DURATION=1,DO_DURATION=1,EVENTS_DELAY=18,FOUR_WINDOW_CLOCKS=63,MULTI_REGION="TRUE",PHY_COUNT_ENABLE="FALSE",DISABLE_SEQ_MATCH="TRUE",SYNC_MODE="FALSE",CMD_OFFSET=8,RD_CMD_OFFSET_0=10,RD_CMD_OFFSET_1=10,RD_CMD_OFFSET_2=10,RD_CMD_OFFSET_3=10,RD_DURATION_0=6,RD_DURATION_1=6,RD_DURATION_2=6,RD_DURATION_3=6,WR_CMD_OFFSET_0=8,WR_CMD_OFFSET_1=8,WR_CMD_OFFSET_2=8,WR_CMD_OFFSET_3=8,WR_DURATION_0=7,WR_DURATION_1=7,WR_DURATION_2=7,WR_DURATION_3=7)>.

Elaborating module <PHASER_REF>.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" Line 507: Net <C_pi_dqs_out_of_range> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" Line 508: Net <D_pi_dqs_out_of_range> does not have a driver.

Elaborating module
<mig_7series_v1_9_ddr_phy_4lanes(BYTE_LANES=32'b01110,DATA_CTL_N=32'b0,PO_CTL_COARSE_BYPASS="FALSE",PO_FINE_DELAY=60,BITLANES=48'b01111111111111111111111110000000000000000000000,BITLANES_OUTONLY=48'b0,BYTELANES_DDR_CK=72'b01000,LAST_BANK="FALSE",LANE_REMAP=16'b011001000010000,OF_ALMOST_FULL_VALUE=1,IF_ALMOST_EMPTY_VALUE=1,GENERATE_IDELAYCTRL="FALSE",IODELAY_GRP="IODELAY_MIG",BANK_TYPE="HP_IO",NUM_DDR_CK=1,TCK=2500,RCLK_SELECT_LANE="B",USE_PRE_POST_FIFO="TRUE",SYNTHESIS="TRUE",PC_CLK_RATIO=4,PC_EVENTS_DELAY=18,PC_FOUR_WINDOW_CLOCKS=63,PC_BURST_MODE="TRUE",PC_SYNC_MODE="FALSE",PC_MULTI_REGION="TRUE",PC_PHY_COUNT_EN="FALSE",PC_DISABLE_SEQ_MATCH="TRUE",PC_CMD_OFFSET=8,PC_RD_CMD_OFFSET_0=10,PC_RD_CMD_OFFSET_1=10,PC_RD_CMD_OFFSET_2=10,PC_RD_CMD_OFFSET_3=10,PC_RD_DURATION_0=6,PC_RD_DURATION_1=6,PC_RD_DURATION_2=6,PC_RD_DURATION_3=6,PC_WR_CMD_OFFSET_0=8,PC_WR_CMD_OFFSET_1=8,PC_WR_CMD_OFFSET_2=8,PC_WR_CMD_OFFSET_3=8,PC_WR_DURATION_0=7,PC_WR_DURATION_1=7,PC_WR_DURATION_2=7,PC_WR_DURATION_3=7,PC_AO_WRLVL_EN=0,PC_AO_TOGG
LE=1,PI_SEL_CLK_OFFSET=6,A_PI_FINE_DELAY=32'sb0101000,B_PI_FINE_DELAY=32'sb0101000,C_PI_FINE_DELAY=32'sb0101000,D_PI_FINE_DELAY=32'sb0101000,A_PI_FREQ_REF_DIV="NONE",A_PI_BURST_MODE="TRUE",A_PI_OUTPUT_CLK_SRC="DELAYED_REF",B_PI_OUTPUT_CLK_SRC="DELAYED_MEM_REF",C_PI_OUTPUT_CLK_SRC="DELAYED_REF",D_PI_OUTPUT_CLK_SRC="DELAYED_REF",A_PO_OUTPUT_CLK_SRC="DELAYED_REF",A_PO_OCLK_DELAY=34,A_PO_OCLKDELAY_INV="TRUE",A_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",B_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",C_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",D_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",A_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",B_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",C_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",D_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",A_OS_DATA_RATE="UNDECLARED",A_OS_DATA_WIDTH="UNDECLARED",B_OS_DATA_RATE="UNDECLARED",B_OS_DATA_WIDTH="UNDECLARED",C_OS_DATA_RATE="UNDECLARED",C_OS_DATA_WIDTH="UNDECLARED",D_OS_DATA_RATE="UNDECLARED",D_OS_DATA_WIDTH="UNDECLARED",A_IDELAYE2_IDELAY_TYPE="VARIABLE",A_IDELAYE2_IDELAY_VALUE=0,CKE_ODT_AUX="FALSE")>.
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" Line 617: Assignment to if_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" Line 618: Assignment to of_empty ignored, since the identifier is never used

Elaborating module <mig_7series_v1_9_ddr_byte_lane(ABCD="B",PO_DATA_CTL="FALSE",BITLANES=12'b110000000000,BITLANES_OUTONLY=12'b0,OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",IODELAY_GRP="IODELAY_MIG",BANK_TYPE="HP_IO",BYTELANES_DDR_CK=72'b01000,RCLK_SELECT_LANE="B",USE_PRE_POST_FIFO="TRUE",SYNTHESIS="TRUE",TCK=2500,PC_CLK_RATIO=4,PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="NONE",PI_FINE_DELAY=32'sb0101000,PI_OUTPUT_CLK_SRC="DELAYED_MEM_REF",PI_SYNC_IN_DIV_RST="TRUE",PI_SEL_CLK_OFFSET=6,PO_CLKOUT_DIV=4,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=34,PO_OCLKDELAY_INV="TRUE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,CKE_ODT_AUX="FALSE")>.

Elaborating module <PHASER_OUT_PHY(CLKOUT_DIV=4,DATA_CTL_N="FALSE",FINE_DELAY=60,COARSE_BYPASS="FALSE",COARSE_DELAY=0,OCLK_DELAY=34,OCLKDELAY_INV="TRUE",OUTPUT_CLK_SRC="DELAYED_REF",SYNC_IN_DIV_RST="TRUE",REFCLK_PERIOD=2.5,PHASEREFCLK_PERIOD=1,PO=3'b111,MEMREFCLK_PERIOD=2.5)>.

Elaborating module <OUT_FIFO(ALMOST_EMPTY_VALUE=1,ALMOST_FULL_VALUE=1,ARRAY_MODE="ARRAY_MODE_4_X_4",OUTPUT_DISABLE="FALSE",SYNCHRONOUS_MODE="FALSE")>.

Elaborating module <mig_7series_v1_9_ddr_byte_group_io(PO_DATA_CTL="FALSE",BITLANES=12'b110000000000,BITLANES_OUTONLY=12'b0,OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=4,IODELAY_GRP="IODELAY_MIG",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,SYNTHESIS="TRUE")>.

Elaborating module <OSERDESE2(DATA_RATE_OQ="SDR",DATA_RATE_TQ="SDR",DATA_WIDTH=4,INIT_OQ=1'b0,INIT_TQ=1'b1,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b1,TRISTATE_WIDTH=1)>.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_group_io.v" Line 136: Net <oserdes_dq_buf[9]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_group_io.v" Line 137: Net <oserdes_dqts_buf[11]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_group_io.v" Line 138: Net <oserdes_dqs_buf> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_group_io.v" Line 139: Net <oserdes_dqsts_buf> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_lane.v" Line 269: Net <iserdes_clk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_lane.v" Line 270: Net <iserdes_clkdiv> does not have a driver.

Elaborating module <mig_7series_v1_9_ddr_byte_lane(ABCD="C",PO_DATA_CTL="FALSE",BITLANES=12'b111111111111,BITLANES_OUTONLY=12'b0,OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",IODELAY_GRP="IODELAY_MIG",BANK_TYPE="HP_IO",BYTELANES_DDR_CK=72'b01000,RCLK_SELECT_LANE="B",USE_PRE_POST_FIFO="TRUE",SYNTHESIS="TRUE",TCK=2500,PC_CLK_RATIO=4,PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="NONE",PI_FINE_DELAY=32'sb0101000,PI_OUTPUT_CLK_SRC="DELAYED_REF",PI_SYNC_IN_DIV_RST="TRUE",PI_SEL_CLK_OFFSET=6,PO_CLKOUT_DIV=4,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=34,PO_OCLKDELAY_INV="TRUE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,CKE_ODT_AUX="FALSE")>.

Elaborating module <mig_7series_v1_9_ddr_byte_group_io(PO_DATA_CTL="FALSE",BITLANES=12'b111111111111,BITLANES_OUTONLY=12'b0,OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=4,IODELAY_GRP="IODELAY_MIG",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,SYNTHESIS="TRUE")>.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_group_io.v" Line 137: Net <oserdes_dqts_buf[11]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_group_io.v" Line 138: Net <oserdes_dqs_buf> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_group_io.v" Line 139: Net <oserdes_dqsts_buf> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_lane.v" Line 269: Net <iserdes_clk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_lane.v" Line 270: Net <iserdes_clkdiv> does not have a driver.

Elaborating module <mig_7series_v1_9_ddr_byte_lane(ABCD="D",PO_DATA_CTL="FALSE",BITLANES=12'b01111111111,BITLANES_OUTONLY=12'b0,OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",IODELAY_GRP="IODELAY_MIG",BANK_TYPE="HP_IO",BYTELANES_DDR_CK=72'b01000,RCLK_SELECT_LANE="B",USE_PRE_POST_FIFO="TRUE",SYNTHESIS="TRUE",TCK=2500,PC_CLK_RATIO=4,PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="NONE",PI_FINE_DELAY=32'sb0101000,PI_OUTPUT_CLK_SRC="DELAYED_REF",PI_SYNC_IN_DIV_RST="TRUE",PI_SEL_CLK_OFFSET=6,PO_CLKOUT_DIV=4,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=34,PO_OCLKDELAY_INV="TRUE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,CKE_ODT_AUX="FALSE")>.

Elaborating module <mig_7series_v1_9_ddr_byte_group_io(PO_DATA_CTL="FALSE",BITLANES=12'b01111111111,BITLANES_OUTONLY=12'b0,OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=4,IODELAY_GRP="IODELAY_MIG",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,SYNTHESIS="TRUE")>.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_group_io.v" Line 136: Net <oserdes_dq_buf[11]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_group_io.v" Line 137: Net <oserdes_dqts_buf[11]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_group_io.v" Line 138: Net <oserdes_dqs_buf> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_group_io.v" Line 139: Net <oserdes_dqsts_buf> does not have a driver.

Elaborating module <OBUFDS>.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_lane.v" Line 269: Net <iserdes_clk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_lane.v" Line 270: Net <iserdes_clkdiv> does not have a driver.

Elaborating module <PHY_CONTROL(AO_WRLVL_EN=0,AO_TOGGLE=1,BURST_MODE="TRUE",CO_DURATION=1,CLK_RATIO=4,DATA_CTL_A_N="FALSE",DATA_CTL_B_N="FALSE",DATA_CTL_C_N="FALSE",DATA_CTL_D_N="FALSE",DI_DURATION=1,DO_DURATION=1,EVENTS_DELAY=18,FOUR_WINDOW_CLOCKS=63,MULTI_REGION="TRUE",PHY_COUNT_ENABLE="FALSE",DISABLE_SEQ_MATCH="TRUE",SYNC_MODE="FALSE",CMD_OFFSET=8,RD_CMD_OFFSET_0=10,RD_CMD_OFFSET_1=10,RD_CMD_OFFSET_2=10,RD_CMD_OFFSET_3=10,RD_DURATION_0=6,RD_DURATION_1=6,RD_DURATION_2=6,RD_DURATION_3=6,WR_CMD_OFFSET_0=8,WR_CMD_OFFSET_1=8,WR_CMD_OFFSET_2=8,WR_CMD_OFFSET_3=8,WR_DURATION_0=7,WR_DURATION_1=7,WR_DURATION_2=7,WR_DURATION_3=7)>.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" Line 415: Net <A_pi_dqs_out_of_range> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy.v" Line 427: Net <pi_fine_overflow_w[2]> does not have a driver.
WARNING:HDLCompiler:189 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 1476: Size mismatch in connection of port <phyGo>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 1518: Size mismatch in connection of port <calib_zero_lanes>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 1543: Size mismatch in connection of port <pi_dqs_found_lanes>. Formal port size is 8-bit while actual signal size is 12-bit.
WARNING:HDLCompiler:189 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 1551: Size mismatch in connection of port <pi_phase_locked_lanes>. Formal port size is 8-bit while actual signal size is 12-bit.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 529: Net <mem_dqs_in[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 532: Net <mem_dq_in[79]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 550: Net <phy_dout[639]> does not have a driver.
WARNING:HDLCompiler:552 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 1452: Input port auxout_clk is not connected on this instance
Back to vhdl to continue elaboration
Going to verilog side to elaborate module mig_7series_v1_9_ddr_calib_top

Elaborating module <mig_7series_v1_9_ddr_calib_top(TCQ=100,nCK_PER_CLK=4,tCK=2500,CLK_PERIOD=10000,N_CTL_LANES=3,DRAM_TYPE="DDR3",PRBS_WIDTH=8,HIGHEST_LANE=8,HIGHEST_BANK=2,BANK_TYPE="HP_IO",DATA_CTL_B0='b011,DATA_CTL_B1='b0,DATA_CTL_B2='b0,DATA_CTL_B3='b0,DATA_CTL_B4='b0,BYTE_LANES_B0='b011,BYTE_LANES_B1='b01110,BYTE_LANES_B2='b0,BYTE_LANES_B3='b0,BYTE_LANES_B4='b0,DQS_BYTE_MAP='b01,CTL_BYTE_LANE='b011100100,CTL_BANK='b01,SLOT_1_CONFIG='b0,BANK_WIDTH=3,CA_MIRROR="OFF",COL_WIDTH=10,nCS_PER_RANK=1,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_WIDTH=8,ROW_WIDTH=15,RANKS=1,CS_WIDTH=1,CKE_WIDTH=1,DDR2_DQSN_ENABLE="YES",PER_BIT_DESKEW="OFF",NUM_DQSFOUND_CAL=1020,CALIB_ROW_ADD='b0,CALIB_COL_ADD='b0,CALIB_BA_ADD='b0,AL="0",TEST_AL="0",ADDR_CMD_MODE="1T",BURST_MODE="8",BURST_TYPE="SEQ",nCL=6,nCWL=5,tRFC=300000,OUTPUT_DRV="HIGH",REG_CTRL="OFF",RTT_NOM="60",RTT_WR="OFF",USE_ODT_PORT=1,WRLVL="ON",PRE_REV3ES="OFF",SIM_INIT_OPTION="NONE",SIM_CAL_OPTION="NONE",CKE_ODT_AUX="FALSE",DEBUG_PORT="OFF")>.
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_calib_top.v" Line 660: Assignment to tempmon_sel_pi_incdec_r ignored, since the identifier is never used

Elaborating module <mig_7series_v1_9_ddr_prbs_gen(TCQ=100,PRBS_WIDTH=64)>.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_prbs_gen.v" Line 144: Result of 8-bit expression is truncated to fit in 7-bit target.

Elaborating module <mig_7series_v1_9_ddr_phy_init(TCQ=100,nCK_PER_CLK=4,CLK_PERIOD=10000,DRAM_TYPE="DDR3",PRBS_WIDTH=8,BANK_WIDTH=3,CA_MIRROR="OFF",COL_WIDTH=10,nCS_PER_RANK=1,DQ_WIDTH=16,DQS_WIDTH=2,DQS_CNT_WIDTH=1,ROW_WIDTH=15,CS_WIDTH=1,RANKS=1,CKE_WIDTH=1,CALIB_ROW_ADD=32'b0,CALIB_COL_ADD=32'b0,CALIB_BA_ADD=32'b0,AL="0",BURST_MODE="8",BURST_TYPE="SEQ",nCL=6,nCWL=5,tRFC=300000,OUTPUT_DRV="HIGH",REG_CTRL="OFF",ADDR_CMD_MODE="1T",RTT_NOM="60",RTT_WR="OFF",WRLVL="ON",USE_ODT_PORT=1,DDR2_DQSN_ENABLE="YES",nSLOTS=1,SIM_INIT_OPTION="NONE",SIM_CAL_OPTION="NONE",CKE_ODT_AUX="FALSE",PRE_REV3ES="OFF",TEST_AL="0")>.
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 1097: Assignment to wrlvl_final_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 1130: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 1181: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 1291: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 1318: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 1355: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 1401: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 1410: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 1463: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 1478: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 1494: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 1515: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 1566: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 1579: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 1615: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1308 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 1660: Found full_case directive in module mig_7series_v1_9_ddr_phy_init. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 2237: Assignment to read_calib_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 2269: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 2668: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 2679: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 2690: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 2701: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 2724: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 2745: Assignment to rdlvl_wr_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 2830: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 3331: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 4429: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 4439: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v" Line 4449: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_calib_top.v" Line 1172: Assignment to tg_timer_done ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_calib_top.v" Line 1173: Assignment to no_rst_tg_mc ignored, since the identifier is never used

Elaborating module <mig_7series_v1_9_ddr_phy_wrcal(TCQ=100,nCK_PER_CLK=4,CLK_PERIOD=10000,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_WIDTH=8,SIM_CAL_OPTION="NONE")>.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrcal.v" Line 340: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrcal.v" Line 1053: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrcal.v" Line 1062: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrcal.v" Line 1239: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrcal.v" Line 1258: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrcal.v" Line 155: Net <i[1]> does not have a driver.

Elaborating module <mig_7series_v1_9_ddr_phy_wrlvl(TCQ=100,DQS_CNT_WIDTH=1,DQ_WIDTH=16,DQS_WIDTH=2,DRAM_WIDTH=8,RANKS=1,CLK_PERIOD=10000,nCK_PER_CLK=4,SIM_CAL_OPTION="NONE")>.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrlvl.v" Line 335: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrlvl.v" Line 345: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrlvl.v" Line 564: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrlvl.v" Line 569: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrlvl.v" Line 679: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrlvl.v" Line 749: Assignment to oclk_count_w ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrlvl.v" Line 757: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrlvl.v" Line 897: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrlvl.v" Line 930: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrlvl.v" Line 951: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrlvl.v" Line 960: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrlvl.v" Line 995: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrlvl.v" Line 1024: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrlvl.v" Line 1026: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrlvl.v" Line 1028: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrlvl.v" Line 1030: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrlvl.v" Line 1062: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrlvl.v" Line 769: Assignment to final_corse_dec ignored, since the identifier is never used

Elaborating module <mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay(TCQ=100,tCK=2500,DQS_CNT_WIDTH=1,N_CTL_LANES=3,SIM_CAL_OPTION="NONE")>.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay.v" Line 133: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay.v" Line 191: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay.v" Line 200: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay.v" Line 211: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <mig_7series_v1_9_ddr_phy_oclkdelay_cal(TCQ=100,tCK=2500,nCK_PER_CLK=4,DRAM_TYPE="DDR3",DRAM_WIDTH=8,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DQ_WIDTH=16,SIM_CAL_OPTION="NONE",OCAL_EN="ON")>.
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 344: Assignment to oclk_init_delay_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 351: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 383: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 426: Assignment to ocal_wrlvl_done_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 621: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 640: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 670: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 729: Assignment to stg3_tap_cnt_eq_0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 928: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 947: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 952: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 958: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 1011: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 1015: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 1018: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 1056: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 1102: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 1110: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 1112: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 1125: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 1127: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 1130: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 1172: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 1174: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 1234: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <mig_7series_v1_9_ddr_phy_dqs_found_cal(TCQ=100,nCK_PER_CLK=4,nCL=6,AL="0",nCWL=5,RANKS=1,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_WIDTH=8,REG_CTRL="OFF",SIM_CAL_OPTION="NONE",DRAM_TYPE="DDR3",NUM_DQSFOUND_CAL=1020,N_CTL_LANES=3,HIGHEST_LANE=8,HIGHEST_BANK=2,BYTE_LANES_B0=32'b011,BYTE_LANES_B1=32'b01110,BYTE_LANES_B2=32'b0,BYTE_LANES_B3=32'b0,BYTE_LANES_B4=32'b0,DATA_CTL_B0=32'b011,DATA_CTL_B1=32'b0,DATA_CTL_B2=32'b0,DATA_CTL_B3=32'b0,DATA_CTL_B4=32'b0)>.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 381: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 464: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 471: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 552: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 591: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 593: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 600: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 653: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 681: Assignment to dqsfound_retry_r1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 930: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 940: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 976: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 991: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 1122: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 1148: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 1165: Result of 32-bit expression is truncated to fit in 6-bit target.

Elaborating module <mig_7series_v1_9_ddr_phy_rdlvl(TCQ=100,nCK_PER_CLK=4,CLK_PERIOD=10000,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_WIDTH=8,RANKS=1,PER_BIT_DESKEW="OFF",SIM_CAL_OPTION="NONE",DEBUG_PORT="OFF",DRAM_TYPE="DDR3",OCAL_EN="ON")>.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v" Line 780: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v" Line 913: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v" Line 923: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v" Line 997: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v" Line 1019: Assignment to regl_dqs_cnt_timing ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v" Line 1053: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v" Line 1069: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v" Line 1200: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v" Line 1969: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v" Line 1980: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v" Line 2353: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v" Line 2377: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v" Line 2454: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v" Line 2584: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v" Line 2586: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v" Line 2639: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v" Line 2641: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v" Line 2818: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v" Line 2853: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v" Line 2869: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v" Line 2961: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v" Line 3069: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v" Line 3114: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v" Line 3145: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v" Line 3221: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v" Line 3230: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_calib_top.v" Line 1591: Assignment to rdlvl_stg1_err ignored, since the identifier is never used

Elaborating module <mig_7series_v1_9_ddr_phy_prbs_rdlvl(TCQ=100,nCK_PER_CLK=4,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_WIDTH=8,RANKS=1,SIM_CAL_OPTION="NONE",PRBS_WIDTH=8)>.
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 362: Assignment to rd_valid_r2 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 388: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 550: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 552: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 563: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 564: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 588: Assignment to prbs_final_dqs_tap_cnt_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 624: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 736: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 744: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 766: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 796: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 835: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 878: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 886: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <mig_7series_v1_9_ddr_phy_tempmon(TCQ=100)>.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_tempmon.v" Line 326: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_tempmon.v" Line 328: Result of 32-bit expression is truncated to fit in 3-bit target.
Back to vhdl to continue elaboration
Back to verilog to continue elaboration
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ip_top\mig_7series_v1_9_memc_ui_top_std.v" Line 566: Assignment to ecc_single ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ip_top\mig_7series_v1_9_memc_ui_top_std.v" Line 568: Assignment to ecc_err_addr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ip_top\mig_7series_v1_9_memc_ui_top_std.v" Line 579: Assignment to init_wrcal_complete ignored, since the identifier is never used

Elaborating module <mig_7series_v1_9_ui_top(TCQ=100,APP_DATA_WIDTH=128,APP_MASK_WIDTH=16,BANK_WIDTH=3,COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,ECC="OFF",ECC_TEST="OFF",nCK_PER_CLK=4,ORDERING="NORM",RANKS=1,RANK_WIDTH=1,ROW_WIDTH=15,MEM_ADDR_ORDER="TG_TEST")>.

Elaborating module <mig_7series_v1_9_ui_cmd(TCQ=100,ADDR_WIDTH=29,BANK_WIDTH=3,COL_WIDTH=10,DATA_BUF_ADDR_WIDTH=5,RANK_WIDTH=1,ROW_WIDTH=15,RANKS=1,MEM_ADDR_ORDER="TG_TEST")>.

Elaborating module <mig_7series_v1_9_ui_wr_data(TCQ=100,APP_DATA_WIDTH=128,APP_MASK_WIDTH=16,nCK_PER_CLK=4,ECC="OFF",ECC_TEST="OFF",CWL=6)>.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ui\mig_7series_v1_9_ui_wr_data.v" Line 235: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ui\mig_7series_v1_9_ui_wr_data.v" Line 264: Assignment to app_wdf_rdy_r_copy4 ignored, since the identifier is never used

Elaborating module <mig_7series_v1_9_ui_rd_data(TCQ=100,APP_DATA_WIDTH=128,DATA_BUF_ADDR_WIDTH=5,nCK_PER_CLK=4,ECC="OFF",ORDERING="NORM")>.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ui\mig_7series_v1_9_ui_rd_data.v" Line 184: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ui\mig_7series_v1_9_ui_rd_data.v" Line 421: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ui\mig_7series_v1_9_ui_rd_data.v" Line 202: Net <app_ecc_multiple_err_r[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ip_top\mig_7series_v1_9_memc_ui_top_std.v" Line 380: Net <error> does not have a driver.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" Line 929: Net <clk_ref_p> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" Line 930: Net <clk_ref_n> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" Line 933: Net <device_temp_i[11]> does not have a driver.
Going to verilog side to elaborate module mig_7series_v1_9_traffic_gen_top

Elaborating module <mig_7series_v1_9_traffic_gen_top(TCQ=100,SIMULATION="FALSE",FAMILY="VIRTEX7",MEM_TYPE="DDR3",TST_MEM_INSTR_MODE="R_W_INSTR_MODE",nCK_PER_CLK=4,NUM_DQ_PINS=16,MEM_BURST_LEN=8,MEM_COL_WIDTH=10,DATA_WIDTH=128,ADDR_WIDTH=28,DATA_MODE='b010,BEGIN_ADDRESS='b0,END_ADDRESS='b0111111111111111111111111,PRBS_EADDR_MASK_POS='b11111111000000000000000000000000,CMDS_GAP_DELAY=0,CMD_WDT='b01111111111,WR_WDT='b01111111111111,RD_WDT='b01111111111,EYE_TEST="FALSE",PORT_MODE="BI_MODE",DATA_PATTERN="DGEN_ALL",CMD_PATTERN="CGEN_ALL")>.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_traffic_gen_top.v" Line 285: Result of 32-bit expression is truncated to fit in 10-bit target.

Elaborating module <mig_7series_v1_9_init_mem_pattern_ctr(TCQ=100,DWIDTH=128,TST_MEM_INSTR_MODE="R_W_INSTR_MODE",nCK_PER_CLK=4,MEM_BURST_LEN=8,NUM_DQ_PINS=16,MEM_TYPE="DDR3",FAMILY="VIRTEX6",BL_WIDTH=10,ADDR_WIDTH=28,BEGIN_ADDRESS=32'b0,END_ADDRESS=32'b0111111111111111111111111,CMD_SEED_VALUE=32'b01010110010001010110011110000011,DATA_SEED_VALUE=32'b010010001101000101011001111000,DATA_MODE=32'b010,PORT_MODE="BI_MODE")>.
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_init_mem_pattern_ctr.v" Line 499: Assignment to mode_load_pulse ignored, since the identifier is never used
"D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_init_mem_pattern_ctr.v" Line 583. $display Data DQ bus Walking 1's test.
"D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_init_mem_pattern_ctr.v" Line 585. $display A single DQ bit is set to 1 and walk through entire DQ bus to test 
"D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_init_mem_pattern_ctr.v" Line 587. $display if each DQ bit can be set to 0 or 1 
"D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_init_mem_pattern_ctr.v" Line 601. $display Warning ! Fixed Burst Length in this mode is forced to equal to NUM_DQ_PINS
"D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_init_mem_pattern_ctr.v" Line 603. $display to ensure '1' always appear on DQ0 of each beginning User Burst
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_init_mem_pattern_ctr.v" Line 831: Assignment to Cout_b ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_init_mem_pattern_ctr.v" Line 994: Assignment to COuta ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_init_mem_pattern_ctr.v" Line 1341: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <mig_7series_v1_9_memc_traffic_gen(TCQ=100,MEM_BURST_LEN=8,MEM_COL_WIDTH=10,NUM_DQ_PINS=16,nCK_PER_CLK=4,PORT_MODE="BI_MODE",DWIDTH=128,FAMILY="VIRTEX6",MEM_TYPE="DDR3",SIMULATION="FALSE",DATA_PATTERN="DGEN_ALL",CMD_PATTERN="CGEN_ALL",ADDR_WIDTH=28,BL_WIDTH=10,SEL_VICTIM_LINE=16,PRBS_SADDR_MASK_POS=32'b0,PRBS_EADDR_MASK_POS=32'b11111111000000000000000000000000,PRBS_SADDR=32'b0,PRBS_EADDR=32'b0111111111111111111111111,EYE_TEST="FALSE")>.
"D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_memc_traffic_gen.v" Line 375. $display Error ! Command access beyond address range
"D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_memc_traffic_gen.v" Line 376. $display Assigned Address Space: Start_Address = 0x0 ; End_Addr = 0x0
"D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_memc_traffic_gen.v" Line 377. $display Attempted area = 0x0
WARNING:HDLCompiler:817 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_memc_traffic_gen.v" Line 379: System task stop ignored for synthesis
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_memc_traffic_gen.v" Line 424: Assignment to COutc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_memc_traffic_gen.v" Line 433: Assignment to COutd ignored, since the identifier is never used

Elaborating module <mig_7series_v1_9_cmd_gen(TCQ=100,FAMILY="VIRTEX6",MEM_TYPE="DDR3",BL_WIDTH=10,nCK_PER_CLK=4,MEM_BURST_LEN=8,PORT_MODE="BI_MODE",BANK_WIDTH=3,NUM_DQ_PINS=16,DATA_PATTERN="DGEN_ALL",CMD_PATTERN="CGEN_ALL",ADDR_WIDTH=28,DWIDTH=128,MEM_COL_WIDTH=10,PRBS_EADDR_MASK_POS=32'b11111111000000000000000000000000,PRBS_SADDR_MASK_POS=32'b0,PRBS_EADDR=32'b0111111111111111111111111,PRBS_SADDR=32'b0)>.
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_cmd_gen.v" Line 824: Assignment to COutA ignored, since the identifier is never used

Elaborating module <mig_7series_v1_9_cmd_prbs_gen(TCQ=100,FAMILY="VIRTEX6",ADDR_WIDTH=32,DWIDTH=128,MEM_BURST_LEN=8,PRBS_WIDTH=32,SEED_WIDTH=32,PRBS_EADDR_MASK_POS=32'b11111111000000000000000000000000,PRBS_SADDR_MASK_POS=32'b0,PRBS_EADDR=32'b0111111111111111111111111,PRBS_SADDR=32'b0)>.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_cmd_gen.v" Line 1095: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_cmd_gen.v" Line 1137: Result of 13-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_cmd_gen.v" Line 1210: Result of 33-bit expression is truncated to fit in 32-bit target.

Elaborating module <mig_7series_v1_9_cmd_prbs_gen(TCQ=100,PRBS_CMD="INSTR",DWIDTH=128,ADDR_WIDTH=32,SEED_WIDTH=15,PRBS_WIDTH=20)>.

Elaborating module <mig_7series_v1_9_cmd_prbs_gen(PRBS_CMD="INSTR",DWIDTH=128,SEED_WIDTH=15,PRBS_WIDTH=20)>.

Elaborating module <mig_7series_v1_9_cmd_prbs_gen(TCQ=100,FAMILY="VIRTEX6",PRBS_CMD="BLEN",ADDR_WIDTH=32,SEED_WIDTH=15,PRBS_WIDTH=20)>.

Elaborating module <mig_7series_v1_9_memc_flow_vcontrol(TCQ=100,nCK_PER_CLK=4,BL_WIDTH=10,MEM_BURST_LEN=8,NUM_DQ_PINS=16,FAMILY="VIRTEX6",MEM_TYPE="DDR3")>.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_memc_flow_vcontrol.v" Line 238: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_memc_flow_vcontrol.v" Line 255: Assignment to COuta ignored, since the identifier is never used

Elaborating module <mig_7series_v1_9_read_data_path(TCQ=100,FAMILY="VIRTEX6",MEM_TYPE="DDR3",BL_WIDTH=10,nCK_PER_CLK=4,MEM_BURST_LEN=8,START_ADDR=32'b0,CMP_DATA_PIPE_STAGES=0,ADDR_WIDTH=28,SEL_VICTIM_LINE=16,DATA_PATTERN="DGEN_ALL",DWIDTH=128,NUM_DQ_PINS=16,MEM_COL_WIDTH=10,SIMULATION="FALSE")>.

Elaborating module <mig_7series_v1_9_read_posted_fifo(TCQ=100,FAMILY="VIRTEX6",nCK_PER_CLK=4,MEM_BURST_LEN=8,ADDR_WIDTH=32,BL_WIDTH=10)>.
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_read_posted_fifo.v" Line 160: Assignment to dfifo_has_enough_room_d1 ignored, since the identifier is never used

Elaborating module <mig_7series_v1_9_afifo(TCQ=100,DSIZE=42,FIFO_DEPTH=16,ASIZE=4,SYNC=1)>.
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_afifo.v" Line 148: Assignment to COuta ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_afifo.v" Line 169: Assignment to COutb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_afifo.v" Line 189: Assignment to COutc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_afifo.v" Line 207: Assignment to COutd ignored, since the identifier is never used

Elaborating module <mig_7series_v1_9_rd_data_gen(TCQ=100,FAMILY="VIRTEX6",MEM_TYPE="DDR3",BL_WIDTH=10,nCK_PER_CLK=4,MEM_BURST_LEN=8,NUM_DQ_PINS=16,SEL_VICTIM_LINE=16,START_ADDR=32'b0,DATA_PATTERN="DGEN_ALL",DWIDTH=128,COLUMN_WIDTH=10)>.

Elaborating module <mig_7series_v1_9_s7ven_data_gen(TCQ=100,DMODE="READ",nCK_PER_CLK=4,FAMILY="VIRTEX6",MEM_TYPE="DDR3",ADDR_WIDTH=32,BL_WIDTH=10,MEM_BURST_LEN=8,DWIDTH=128,DATA_PATTERN="DGEN_ALL",NUM_DQ_PINS=16,SEL_VICTIM_LINE=16,START_ADDR=32'b0,COLUMN_WIDTH=10)>.

Elaborating module <mig_7series_v1_9_vio_init_pattern_bram(MEM_BURST_LEN=8,START_ADDR=32'b0,NUM_DQ_PINS=16,SEL_VICTIM_LINE=16)>.

Elaborating module <mig_7series_v1_9_data_prbs_gen(PRBS_WIDTH=32,SEED_WIDTH=32,EYE_TEST="FALSE")>.

Elaborating module <mig_7series_v1_9_tg_prbs_gen(nCK_PER_CLK=4,TCQ=100,PRBS_WIDTH=8)>.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_tg_prbs_gen.v" Line 132: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_tg_prbs_gen.v" Line 146: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <mig_7series_v1_9_afifo(TCQ=100,DSIZE=128,FIFO_DEPTH=32,ASIZE=4,SYNC=1)>.
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_afifo.v" Line 148: Assignment to COuta ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_afifo.v" Line 169: Assignment to COutb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_afifo.v" Line 189: Assignment to COutc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_afifo.v" Line 207: Assignment to COutd ignored, since the identifier is never used

Elaborating module <mig_7series_v1_9_write_data_path(TCQ=100,FAMILY="VIRTEX6",nCK_PER_CLK=4,MEM_TYPE="DDR3",START_ADDR=32'b0,BL_WIDTH=10,MEM_BURST_LEN=8,ADDR_WIDTH=28,DATA_PATTERN="DGEN_ALL",DWIDTH=128,NUM_DQ_PINS=16,SEL_VICTIM_LINE=16,MEM_COL_WIDTH=10,EYE_TEST="FALSE")>.

Elaborating module <mig_7series_v1_9_wr_data_gen(TCQ=100,FAMILY="VIRTEX6",MEM_TYPE="DDR3",NUM_DQ_PINS=16,MEM_BURST_LEN=8,BL_WIDTH=10,START_ADDR=32'b0,nCK_PER_CLK=4,SEL_VICTIM_LINE=16,DATA_PATTERN="DGEN_ALL",DWIDTH=128,COLUMN_WIDTH=10,EYE_TEST="FALSE")>.

Elaborating module <mig_7series_v1_9_s7ven_data_gen(TCQ=100,ADDR_WIDTH=32,FAMILY="VIRTEX6",MEM_TYPE="DDR3",BL_WIDTH=10,DWIDTH=128,MEM_BURST_LEN=8,nCK_PER_CLK=4,START_ADDR=32'b0,DATA_PATTERN="DGEN_ALL",NUM_DQ_PINS=16,SEL_VICTIM_LINE=16,COLUMN_WIDTH=10,EYE_TEST="FALSE")>.

Elaborating module <mig_7series_v1_9_tg_status(TCQ=100,DWIDTH=128)>.
WARNING:HDLCompiler:189 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_traffic_gen_top.v" Line 387: Size mismatch in connection of port <vio_percent_write>. Formal port size is 4-bit while actual signal size is 32-bit.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" Line 1339: Assignment to dbg_clear_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" Line 1344: Assignment to dbg_sel_pi_incdec ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" Line 1345: Assignment to dbg_sel_po_incdec ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" Line 1346: Assignment to dbg_pi_f_inc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" Line 1347: Assignment to dbg_pi_f_dec ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" Line 1348: Assignment to dbg_po_f_inc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" Line 1349: Assignment to dbg_po_f_dec ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" Line 1350: Assignment to dbg_po_f_stg23_sel ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" Line 953: Net <manual_clear_error> does not have a driver.
WARNING:Xst:2972 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1320. All outputs of instance <phy_ctl_pre_fifo_1> of block <mig_7series_v1_9_ddr_of_pre_fifo> are unconnected in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1337. All outputs of instance <phy_ctl_pre_fifo_2> of block <mig_7series_v1_9_ddr_of_pre_fifo> are unconnected in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_read_data_path.v" line 379. All outputs of instance <rd_mdata_fifo> of block <mig_7series_v1_9_afifo> are unconnected in block <mig_7series_v1_9_read_data_path>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <M_Top>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd".
        BL_WIDTH = 10
        PORT_MODE = "BI_MODE"
        DATA_MODE = "0010"
        ADDR_MODE = "0011"
        TST_MEM_INSTR_MODE = "R_W_INSTR_MODE"
        EYE_TEST = "FALSE"
        DATA_PATTERN = "DGEN_ALL"
        CMD_PATTERN = "CGEN_ALL"
        BEGIN_ADDRESS = "00000000000000000000000000000000"
        END_ADDRESS = "00000000111111111111111111111111"
        MEM_ADDR_ORDER = "TG_TEST"
        PRBS_EADDR_MASK_POS = "11111111000000000000000000000000"
        CMD_WDT = "00000000000000000000001111111111"
        WR_WDT = "00000000000000000001111111111111"
        RD_WDT = "00000000000000000000001111111111"
        SEL_VICTIM_LINE = 0
        BANK_WIDTH = 3
        CK_WIDTH = 1
        COL_WIDTH = 10
        CS_WIDTH = 1
        nCS_PER_RANK = 1
        CKE_WIDTH = 1
        DATA_BUF_ADDR_WIDTH = 5
        DQ_CNT_WIDTH = 4
        DQ_PER_DM = 8
        DM_WIDTH = 2
        DQ_WIDTH = 16
        DQS_WIDTH = 2
        DQS_CNT_WIDTH = 1
        DRAM_WIDTH = 8
        ECC = "OFF"
        nBANK_MACHS = 4
        RANKS = 1
        ODT_WIDTH = 1
        ROW_WIDTH = 15
        ADDR_WIDTH = 29
        USE_CS_PORT = 1
        USE_DM_PORT = 1
        USE_ODT_PORT = 1
        PHY_CONTROL_MASTER_BANK = 1
        MEM_DENSITY = "4Gb"
        MEM_SPEEDGRADE = "107E"
        MEM_DEVICE_WIDTH = 16
        AL = "0"
        nAL = 0
        BURST_MODE = "8"
        BURST_TYPE = "SEQ"
        CL = 6
        CWL = 5
        OUTPUT_DRV = "HIGH"
        RTT_NOM = "60"
        RTT_WR = "OFF"
        ADDR_CMD_MODE = "1T"
        REG_CTRL = "OFF"
        CA_MIRROR = "OFF"
        CLKIN_PERIOD = 5000
        CLKFBOUT_MULT = 4
        DIVCLK_DIVIDE = 1
        CLKOUT0_PHASE = 337.5
        CLKOUT0_DIVIDE = 2
        CLKOUT1_DIVIDE = 2
        CLKOUT2_DIVIDE = 32
        CLKOUT3_DIVIDE = 8
        tCKE = 5000
        tFAW = 25000
        tRAS = 34000
        tRCD = 13910
        tREFI = 7800000
        tRFC = 300000
        tRP = 13910
        tRRD = 5000
        tRTP = 7500
        tWTR = 7500
        tZQI = 128000000
        tZQCS = 64
        SIM_BYPASS_INIT_CAL = "OFF"
        SIMULATION = "FALSE"
        BYTE_LANES_B0 = "0011"
        BYTE_LANES_B1 = "1110"
        BYTE_LANES_B2 = "0000"
        BYTE_LANES_B3 = "0000"
        BYTE_LANES_B4 = "0000"
        DATA_CTL_B0 = "0011"
        DATA_CTL_B1 = "0000"
        DATA_CTL_B2 = "0000"
        DATA_CTL_B3 = "0000"
        DATA_CTL_B4 = "0000"
        PHY_0_BITLANES = "000000000000000000000000001111111110001011111111"
        PHY_1_BITLANES = "001111111111111111111111110000000000000000000000"
        PHY_2_BITLANES = "000000000000000000000000000000000000000000000000"
        CK_BYTE_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011"
        ADDR_MAP = "000000000000000100111001000100111000000100110111000100110110000100110101000100110100000100110011000100110010000100110001000100110000000100101001000100101000000100100111000100100110000100101011"
        BANK_MAP = "000100101010000100100101000100100100"
        CAS_MAP = "000100100010"
        CKE_ODT_BYTE_MAP = "00000000"
        CKE_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011011"
        ODT_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011010"
        CS_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000"
        PARITY_MAP = "000000000000"
        RAS_MAP = "000100100011"
        WE_MAP = "000100100001"
        DQS_BYTE_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001"
        DATA0_MAP = "000000010001000000010010000000010011000000010100000000010110000000010111000000011000000000011001"
        DATA1_MAP = "000000000000000000000001000000000010000000000011000000000100000000000101000000000110000000000111"
        DATA2_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA3_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA4_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA5_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA6_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA7_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA8_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA9_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA10_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA11_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA12_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA13_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA14_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA15_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA16_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA17_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        MASK0_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000000010101"
        MASK1_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        SLOT_0_CONFIG = "00000001"
        SLOT_1_CONFIG = "00000000"
        IODELAY_HP_MODE = "ON"
        IBUF_LPWR_MODE = "OFF"
        DATA_IO_IDLE_PWRDWN = "ON"
        BANK_TYPE = "HP_IO"
        DATA_IO_PRIM_TYPE = "HP_LP"
        CKE_ODT_AUX = "FALSE"
        USER_REFRESH = "OFF"
        WRLVL = "ON"
        ORDERING = "NORM"
        CALIB_ROW_ADD = "0000000000000000"
        CALIB_COL_ADD = "000000000000"
        CALIB_BA_ADD = "000"
        TCQ = 100
        IODELAY_GRP = "IODELAY_MIG"
        SYSCLK_TYPE = "DIFFERENTIAL"
        REFCLK_TYPE = "USE_SYSTEM_CLOCK"
        SYS_RST_PORT = "FALSE"
        DRAM_TYPE = "DDR3"
        CAL_WIDTH = "HALF"
        STARVE_LIMIT = 2
        REFCLK_FREQ = 200.0
        DIFF_TERM_REFCLK = "TRUE"
        tCK = 2500
        nCK_PER_CLK = 4
        DIFF_TERM_SYSCLK = "FALSE"
        DEBUG_PORT = "OFF"
        TEMP_MON_CONTROL = "INTERNAL"
        RST_ACT_LOW = 1
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" line 1027: Output port <app_rd_data_end> of the instance <u_M_DdrCtrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" line 1027: Output port <app_sr_active> of the instance <u_M_DdrCtrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" line 1027: Output port <app_ref_ack> of the instance <u_M_DdrCtrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" line 1027: Output port <app_zq_ack> of the instance <u_M_DdrCtrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" line 1240: Output port <memc_cmd_bl> of the instance <u_traffic_gen_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" line 1240: Output port <cmp_data> of the instance <u_traffic_gen_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" line 1240: Output port <wr_data_counts> of the instance <u_traffic_gen_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" line 1240: Output port <rd_data_counts> of the instance <u_traffic_gen_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" line 1240: Output port <dq_error_bytelane_cmp> of the instance <u_traffic_gen_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" line 1240: Output port <error_status> of the instance <u_traffic_gen_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" line 1240: Output port <cumlative_dq_lane_error> of the instance <u_traffic_gen_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" line 1240: Output port <memc_rd_en> of the instance <u_traffic_gen_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" line 1240: Output port <qdr_wr_cmd_o> of the instance <u_traffic_gen_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" line 1240: Output port <qdr_rd_cmd_o> of the instance <u_traffic_gen_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" line 1240: Output port <bram_rdy_o> of the instance <u_traffic_gen_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" line 1240: Output port <cmp_data_valid> of the instance <u_traffic_gen_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" line 1240: Output port <cmp_error> of the instance <u_traffic_gen_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" line 1240: Output port <cmd_wdt_err_o> of the instance <u_traffic_gen_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" line 1240: Output port <wr_wdt_err_o> of the instance <u_traffic_gen_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" line 1240: Output port <rd_wdt_err_o> of the instance <u_traffic_gen_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\M_Top.vhd" line 1240: Output port <mem_pattern_init_done> of the instance <u_traffic_gen_top> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <manual_clear_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <M_Top> synthesized.

Synthesizing Unit <M_DdrCtrl>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd".
        BANK_WIDTH = 3
        CK_WIDTH = 1
        COL_WIDTH = 10
        CS_WIDTH = 1
        nCS_PER_RANK = 1
        CKE_WIDTH = 1
        DATA_BUF_ADDR_WIDTH = 5
        DQ_CNT_WIDTH = 4
        DQ_PER_DM = 8
        DM_WIDTH = 2
        DQ_WIDTH = 16
        DQS_WIDTH = 2
        DQS_CNT_WIDTH = 1
        DRAM_WIDTH = 8
        ECC = "OFF"
        DATA_WIDTH = 16
        ECC_TEST = "OFF"
        PAYLOAD_WIDTH = 16
        ECC_WIDTH = 0
        MC_ERR_ADDR_WIDTH = 29
        MEM_ADDR_ORDER = "TG_TEST"
        nBANK_MACHS = 4
        RANKS = 1
        ODT_WIDTH = 1
        ROW_WIDTH = 15
        ADDR_WIDTH = 29
        USE_CS_PORT = 1
        USE_DM_PORT = 1
        USE_ODT_PORT = 1
        PHY_CONTROL_MASTER_BANK = 1
        MEM_DENSITY = "4Gb"
        MEM_SPEEDGRADE = "107E"
        MEM_DEVICE_WIDTH = 16
        AL = "0"
        nAL = 0
        BURST_MODE = "8"
        BURST_TYPE = "SEQ"
        CL = 6
        CWL = 5
        OUTPUT_DRV = "HIGH"
        RTT_NOM = "60"
        RTT_WR = "OFF"
        ADDR_CMD_MODE = "1T"
        REG_CTRL = "OFF"
        CA_MIRROR = "OFF"
        CLKIN_PERIOD = 5000
        CLKFBOUT_MULT = 4
        DIVCLK_DIVIDE = 1
        CLKOUT0_PHASE = 337.5
        CLKOUT0_DIVIDE = 2
        CLKOUT1_DIVIDE = 2
        CLKOUT2_DIVIDE = 32
        CLKOUT3_DIVIDE = 8
        tCKE = 5000
        tFAW = 25000
        tPRDI = 1000000
        tRAS = 34000
        tRCD = 13910
        tREFI = 7800000
        tRFC = 300000
        tRP = 13910
        tRRD = 5000
        tRTP = 7500
        tWTR = 7500
        tZQI = 128000000
        tZQCS = 64
        SIM_BYPASS_INIT_CAL = "OFF"
        SIMULATION = "FALSE"
        BYTE_LANES_B0 = "0011"
        BYTE_LANES_B1 = "1110"
        BYTE_LANES_B2 = "0000"
        BYTE_LANES_B3 = "0000"
        BYTE_LANES_B4 = "0000"
        DATA_CTL_B0 = "0011"
        DATA_CTL_B1 = "0000"
        DATA_CTL_B2 = "0000"
        DATA_CTL_B3 = "0000"
        DATA_CTL_B4 = "0000"
        PHY_0_BITLANES = "000000000000000000000000001111111110001011111111"
        PHY_1_BITLANES = "001111111111111111111111110000000000000000000000"
        PHY_2_BITLANES = "000000000000000000000000000000000000000000000000"
        CK_BYTE_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011"
        ADDR_MAP = "000000000000000100111001000100111000000100110111000100110110000100110101000100110100000100110011000100110010000100110001000100110000000100101001000100101000000100100111000100100110000100101011"
        BANK_MAP = "000100101010000100100101000100100100"
        CAS_MAP = "000100100010"
        CKE_ODT_BYTE_MAP = "00000000"
        CKE_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011011"
        ODT_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011010"
        CS_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000"
        PARITY_MAP = "000000000000"
        RAS_MAP = "000100100011"
        WE_MAP = "000100100001"
        DQS_BYTE_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001"
        DATA0_MAP = "000000010001000000010010000000010011000000010100000000010110000000010111000000011000000000011001"
        DATA1_MAP = "000000000000000000000001000000000010000000000011000000000100000000000101000000000110000000000111"
        DATA2_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA3_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA4_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA5_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA6_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA7_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA8_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA9_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA10_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA11_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA12_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA13_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA14_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA15_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA16_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA17_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        MASK0_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000000010101"
        MASK1_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        SLOT_0_CONFIG = "00000001"
        SLOT_1_CONFIG = "00000000"
        IODELAY_HP_MODE = "ON"
        IBUF_LPWR_MODE = "OFF"
        DATA_IO_IDLE_PWRDWN = "ON"
        BANK_TYPE = "HP_IO"
        DATA_IO_PRIM_TYPE = "HP_LP"
        CKE_ODT_AUX = "FALSE"
        USER_REFRESH = "OFF"
        WRLVL = "ON"
        ORDERING = "NORM"
        CALIB_ROW_ADD = "0000000000000000"
        CALIB_COL_ADD = "000000000000"
        CALIB_BA_ADD = "000"
        TCQ = 100
        IODELAY_GRP = "IODELAY_MIG"
        SYSCLK_TYPE = "DIFFERENTIAL"
        REFCLK_TYPE = "USE_SYSTEM_CLOCK"
        SYS_RST_PORT = "FALSE"
        CMD_PIPE_PLUS1 = "ON"
        DRAM_TYPE = "DDR3"
        CAL_WIDTH = "HALF"
        STARVE_LIMIT = 2
        REFCLK_FREQ = 200.0
        DIFF_TERM_REFCLK = "TRUE"
        tCK = 2500
        nCK_PER_CLK = 4
        DIFF_TERM_SYSCLK = "FALSE"
        DEBUG_PORT = "OFF"
        TEMP_MON_CONTROL = "INTERNAL"
        RST_ACT_LOW = 1
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1097: Output port <auxout_clk> of the instance <u_ddr3_infrastructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1097: Output port <ui_addn_clk_0> of the instance <u_ddr3_infrastructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1097: Output port <ui_addn_clk_1> of the instance <u_ddr3_infrastructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1097: Output port <ui_addn_clk_2> of the instance <u_ddr3_infrastructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1097: Output port <ui_addn_clk_3> of the instance <u_ddr3_infrastructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1097: Output port <ui_addn_clk_4> of the instance <u_ddr3_infrastructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1097: Output port <mmcm_locked> of the instance <u_ddr3_infrastructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <bank_mach_next> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <app_ecc_multiple_err> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_cpt_first_edge_cnt> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_cpt_second_edge_cnt> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_rd_data_edge_detect> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_rddata> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_rdlvl_done> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_rdlvl_err> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_rdlvl_start> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_tap_cnt_during_wrlvl> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_final_po_fine_tap_cnt> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_final_po_coarse_tap_cnt> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_cpt_tap_cnt> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_dq_idelay_tap_cnt> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_wrlvl_fine_tap_cnt> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_wrlvl_coarse_tap_cnt> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_rd_data_offset> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_calib_top> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_phy_wrlvl> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_phy_rdlvl> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_phy_wrcal> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_phy_init> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_prbs_rdlvl> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_dqs_found_cal> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_pi_counter_read_val> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_po_counter_read_val> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_pi_dqs_found_lanes_phy4lanes> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_pi_phase_locked_phy4lanes> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_calib_rd_data_offset_1> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_calib_rd_data_offset_2> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_data_offset> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_data_offset_1> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_data_offset_2> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_phy_oclkdelay_cal> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_oclkdelay_rd_data> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <ddr_parity> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_wl_edge_detect_valid> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_wrlvl_done> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_wrlvl_err> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_wrlvl_start> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_rddata_valid> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_pi_phaselock_start> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_pi_phaselocked_done> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_pi_phaselock_err> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_pi_dqsfound_start> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_pi_dqsfound_done> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_pi_dqsfound_err> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_wrcal_start> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_wrcal_done> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_wrcal_err> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_oclkdelay_calib_start> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 1138: Output port <dbg_oclkdelay_calib_done> of the instance <u_memc_ui_top_std> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <device_temp_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <clk_ref_p> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <clk_ref_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <M_DdrCtrl> synthesized.

Synthesizing Unit <mig_7series_v1_9_iodelay_ctrl>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\clocking\mig_7series_v1_9_iodelay_ctrl.v".
        TCQ = 100
        IODELAY_GRP = "IODELAY_MIG"
        REFCLK_TYPE = "USE_SYSTEM_CLOCK"
        SYSCLK_TYPE = "DIFFERENTIAL"
        SYS_RST_PORT = "FALSE"
        RST_ACT_LOW = 1
        DIFF_TERM_REFCLK = "TRUE"
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <u_idelayctrl>.
    Set property "syn_maxfan = 10" for signal <rst_ref_sync_r>.
    Set property "KEEP = TRUE" for signal <rst_ref_sync_r>.
    Set property "MAX_FANOUT = 10" for signal <rst_ref_sync_r>.
WARNING:Xst:647 - Input <clk_ref_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_ref_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 15-bit register for signal <rst_ref_sync_r>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <mig_7series_v1_9_iodelay_ctrl> synthesized.

Synthesizing Unit <mig_7series_v1_9_clk_ibuf>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\clocking\mig_7series_v1_9_clk_ibuf.v".
        SYSCLK_TYPE = "DIFFERENTIAL"
        DIFF_TERM_SYSCLK = "FALSE"
    Set property "KEEP = TRUE" for signal <sys_clk_ibufg>.
    Set property "syn_keep = 1" for signal <sys_clk_ibufg>.
WARNING:Xst:647 - Input <sys_clk_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mig_7series_v1_9_clk_ibuf> synthesized.

Synthesizing Unit <mig_7series_v1_9_tempmon>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\clocking\mig_7series_v1_9_tempmon.v".
        TCQ = 100
        TEMP_MON_CONTROL = "INTERNAL"
        XADC_CLK_PERIOD = 5000
        tTEMPSAMPLE = 10000000
    Set property "ASYNC_REG = TRUE" for signal <device_temp_sync_r1>.
    Set property "ASYNC_REG = TRUE" for signal <device_temp_sync_r2>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "ASYNC_REG = TRUE" for signal <device_temp_sync_r3>.
    Set property "ASYNC_REG = TRUE" for signal <device_temp_sync_r4>.
    Set property "ASYNC_REG = TRUE" for signal <device_temp_sync_r5>.
    Set property "ASYNC_REG = TRUE" for signal <device_temp_r>.
    Set property "ASYNC_REG = TRUE" for signal <xadc_supplied_temperature.rst_r1>.
    Set property "ASYNC_REG = TRUE" for signal <xadc_supplied_temperature.rst_r2>.
WARNING:Xst:647 - Input <device_temp_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <device_temp_sync_r2>.
    Found 12-bit register for signal <device_temp_sync_r3>.
    Found 12-bit register for signal <device_temp_sync_r4>.
    Found 12-bit register for signal <device_temp_sync_r5>.
    Found 1-bit register for signal <device_temp_sync_r4_neq_r3>.
    Found 4-bit register for signal <sync_cntr>.
    Found 12-bit register for signal <device_temp_r>.
    Found 1-bit register for signal <xadc_supplied_temperature.rst_r1>.
    Found 1-bit register for signal <xadc_supplied_temperature.rst_r2>.
    Found 11-bit register for signal <xadc_supplied_temperature.sample_timer>.
    Found 3-bit register for signal <xadc_supplied_temperature.tempmon_state>.
    Found 1-bit register for signal <xadc_supplied_temperature.sample_en>.
    Found 1-bit register for signal <xadc_supplied_temperature.sample_timer_clr>.
    Found 1-bit register for signal <xadc_supplied_temperature.sample_timer_en>.
    Found 1-bit register for signal <xadc_supplied_temperature.xadc_den>.
    Found 1-bit register for signal <xadc_supplied_temperature.xadc_drdy_r>.
    Found 12-bit register for signal <xadc_supplied_temperature.xadc_do_r<15:4>>.
    Found 12-bit register for signal <device_temp_lcl>.
    Found 12-bit register for signal <device_temp_sync_r1>.
    Found finite state machine <FSM_0> for signal <xadc_supplied_temperature.tempmon_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | xadc_clk (rising_edge)                         |
    | Reset              | xadc_supplied_temperature.rst_r2 (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <sync_cntr[3]_GND_15_o_add_9_OUT> created at line 165.
    Found 11-bit adder for signal <xadc_supplied_temperature.sample_timer[10]_GND_15_o_add_20_OUT> created at line 228.
    Found 12-bit comparator not equal for signal <n0000> created at line 157
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal device_temp_sync_r1 may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal device_temp_sync_r2 may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal device_temp_sync_r3 may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal device_temp_sync_r4 may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal rst may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal xadc_supplied_temperature.rst_r1 may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal xadc_supplied_temperature.rst_r2 may hinder XST clustering optimizations.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 119 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mig_7series_v1_9_tempmon> synthesized.

Synthesizing Unit <mig_7series_v1_9_infrastructure>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\clocking\mig_7series_v1_9_infrastructure.v".
        SIMULATION = "FALSE"
        TCQ = 100
        CLKIN_PERIOD = 5000
        nCK_PER_CLK = 4
        SYSCLK_TYPE = "DIFFERENTIAL"
        UI_EXTRA_CLOCKS = "FALSE"
        CLKFBOUT_MULT = 4
        DIVCLK_DIVIDE = 1
        CLKOUT0_PHASE = 337.500000
        CLKOUT0_DIVIDE = 2
        CLKOUT1_DIVIDE = 2
        CLKOUT2_DIVIDE = 32
        CLKOUT3_DIVIDE = 8
        MMCM_CLKOUT0_EN = "FALSE"
        MMCM_CLKOUT1_EN = "FALSE"
        MMCM_CLKOUT2_EN = "FALSE"
        MMCM_CLKOUT3_EN = "FALSE"
        MMCM_CLKOUT4_EN = "FALSE"
        MMCM_CLKOUT0_DIVIDE = 1
        MMCM_CLKOUT1_DIVIDE = 1
        MMCM_CLKOUT2_DIVIDE = 1
        MMCM_CLKOUT3_DIVIDE = 1
        MMCM_CLKOUT4_DIVIDE = 1
        RST_ACT_LOW = 1
    Set property "syn_maxfan = 10" for signal <rst_phaser_ref_sync_r>.
    Set property "KEEP = TRUE" for signal <rst_phaser_ref_sync_r>.
    Set property "MAX_FANOUT = 10" for signal <rst_phaser_ref_sync_r>.
    Set property "KEEP = TRUE" for signal <pll_locked_i>.
    Set property "MAX_FANOUT = 10" for signal <pll_locked_i>.
    Set property "syn_maxfan = 10" for signal <pll_locked_i>.
    Set property "syn_maxfan = 10" for signal <rstdiv0_sync_r1>.
    Set property "KEEP = TRUE" for signal <rstdiv0_sync_r1>.
    Set property "MAX_FANOUT = 10" for signal <rstdiv0_sync_r1>.
WARNING:Xst:653 - Signal <ui_addn_clk_0> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ui_addn_clk_1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ui_addn_clk_2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ui_addn_clk_3> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ui_addn_clk_4> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <rstdiv0_sync_r1>.
    Found 13-bit register for signal <rst_phaser_ref_sync_r>.
    Found 12-bit register for signal <rstdiv0_sync_r>.
    Summary:
	inferred  26 D-type flip-flop(s).
Unit <mig_7series_v1_9_infrastructure> synthesized.

Synthesizing Unit <mig_7series_v1_9_memc_ui_top_std>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ip_top\mig_7series_v1_9_memc_ui_top_std.v".
        TCQ = 100
        PAYLOAD_WIDTH = 16
        ADDR_CMD_MODE = "1T"
        AL = "0"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        BURST_TYPE = "SEQ"
        CA_MIRROR = "OFF"
        CK_WIDTH = 1
        CL = 6
        COL_WIDTH = 10
        CMD_PIPE_PLUS1 = "ON"
        CS_WIDTH = 1
        CKE_WIDTH = 1
        CWL = 5
        DATA_WIDTH = 16
        DATA_BUF_ADDR_WIDTH = 5
        DATA_BUF_OFFSET_WIDTH = 1
        DDR2_DQSN_ENABLE = "YES"
        DM_WIDTH = 2
        DQ_CNT_WIDTH = 4
        DQ_WIDTH = 16
        DQS_CNT_WIDTH = 1
        DQS_WIDTH = 2
        DRAM_TYPE = "DDR3"
        DRAM_WIDTH = 8
        ECC = "OFF"
        ECC_WIDTH = 0
        ECC_TEST = "OFF"
        MC_ERR_ADDR_WIDTH = 29
        MASTER_PHY_CTL = 1
        nAL = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nCS_PER_RANK = 1
        ORDERING = "NORM"
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        BANK_TYPE = "HP_IO"
        DATA_IO_PRIM_TYPE = "HP_LP"
        DATA_IO_IDLE_PWRDWN = "ON"
        IODELAY_GRP = "IODELAY_MIG"
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        RTT_NOM = "60"
        RTT_WR = "OFF"
        STARVE_LIMIT = 2
        tCK = 2500
        tCKE = 5000
        tFAW = 25000
        tPRDI = 1000000
        tRAS = 34000
        tRCD = 13910
        tREFI = 7800000
        tRFC = 300000
        tRP = 13910
        tRRD = 5000
        tRTP = 7500
        tWTR = 7500
        tZQI = 128000000
        tZQCS = 64
        USER_REFRESH = "OFF"
        TEMP_MON_EN = "ON"
        WRLVL = "ON"
        DEBUG_PORT = "OFF"
        CAL_WIDTH = "HALF"
        RANK_WIDTH = 1
        RANKS = 1
        ODT_WIDTH = 1
        ROW_WIDTH = 15
        ADDR_WIDTH = 29
        APP_MASK_WIDTH = 16
        APP_DATA_WIDTH = 128
        BYTE_LANES_B0 = 4'b0011
        BYTE_LANES_B1 = 4'b1110
        BYTE_LANES_B2 = 4'b0000
        BYTE_LANES_B3 = 4'b0000
        BYTE_LANES_B4 = 4'b0000
        DATA_CTL_B0 = 4'b0011
        DATA_CTL_B1 = 4'b0000
        DATA_CTL_B2 = 4'b0000
        DATA_CTL_B3 = 4'b0000
        DATA_CTL_B4 = 4'b0000
        PHY_0_BITLANES = 48'b000000000000000000000000001111111110001011111111
        PHY_1_BITLANES = 48'b001111111111111111111111110000000000000000000000
        PHY_2_BITLANES = 48'b000000000000000000000000000000000000000000000000
        CK_BYTE_MAP = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011
        ADDR_MAP = 192'b000000000000000100111001000100111000000100110111000100110110000100110101000100110100000100110011000100110010000100110001000100110000000100101001000100101000000100100111000100100110000100101011
        BANK_MAP = 36'b000100101010000100100101000100100100
        CAS_MAP = 12'b000100100010
        CKE_ODT_BYTE_MAP = 8'b00000000
        CKE_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011011
        ODT_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011010
        CKE_ODT_AUX = "FALSE"
        CS_MAP = 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000
        PARITY_MAP = 12'b000000000000
        RAS_MAP = 12'b000100100011
        WE_MAP = 12'b000100100001
        DQS_BYTE_MAP = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
        DATA0_MAP = 96'b000000010001000000010010000000010011000000010100000000010110000000010111000000011000000000011001
        DATA1_MAP = 96'b000000000000000000000001000000000010000000000011000000000100000000000101000000000110000000000111
        DATA2_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA3_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA4_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA5_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA6_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA7_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA8_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA9_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA10_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA11_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA12_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA13_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA14_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA15_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA16_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA17_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        MASK0_MAP = 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000000010101
        MASK1_MAP = 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SLOT_0_CONFIG = 8'b00000001
        SLOT_1_CONFIG = 8'b00000000
        MEM_ADDR_ORDER = "TG_TEST"
        CALIB_ROW_ADD = 16'b0000000000000000
        CALIB_COL_ADD = 12'b000000000000
        CALIB_BA_ADD = 3'b000
        SIM_BYPASS_INIT_CAL = "OFF"
        REFCLK_FREQ = 200.000000
        USE_CS_PORT = 1
        USE_DM_PORT = 1
        USE_ODT_PORT = 1
    Set property "syn_maxfan = 10" for signal <reset>.
    Set property "KEEP = TRUE" for signal <reset>.
    Set property "MAX_FANOUT = 10" for signal <reset>.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ip_top\mig_7series_v1_9_memc_ui_top_std.v" line 518: Output port <ecc_err_addr> of the instance <mem_intfc0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ip_top\mig_7series_v1_9_memc_ui_top_std.v" line 518: Output port <ecc_single> of the instance <mem_intfc0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ip_top\mig_7series_v1_9_memc_ui_top_std.v" line 518: Output port <init_wrcal_complete> of the instance <mem_intfc0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <reset>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mig_7series_v1_9_memc_ui_top_std> synthesized.

Synthesizing Unit <mig_7series_v1_9_mem_intfc>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ip_top\mig_7series_v1_9_mem_intfc.v".
        TCQ = 100
        PAYLOAD_WIDTH = 16
        ADDR_CMD_MODE = "1T"
        AL = "0"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        BURST_TYPE = "SEQ"
        CA_MIRROR = "OFF"
        CK_WIDTH = 1
        DATA_CTL_B0 = 4'b0011
        DATA_CTL_B1 = 4'b0000
        DATA_CTL_B2 = 4'b0000
        DATA_CTL_B3 = 4'b0000
        DATA_CTL_B4 = 4'b0000
        BYTE_LANES_B0 = 4'b0011
        BYTE_LANES_B1 = 4'b1110
        BYTE_LANES_B2 = 4'b0000
        BYTE_LANES_B3 = 4'b0000
        BYTE_LANES_B4 = 4'b0000
        PHY_0_BITLANES = 48'b000000000000000000000000001111111110001011111111
        PHY_1_BITLANES = 48'b001111111111111111111111110000000000000000000000
        PHY_2_BITLANES = 48'b000000000000000000000000000000000000000000000000
        CK_BYTE_MAP = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011
        ADDR_MAP = 192'b000000000000000100111001000100111000000100110111000100110110000100110101000100110100000100110011000100110010000100110001000100110000000100101001000100101000000100100111000100100110000100101011
        BANK_MAP = 36'b000100101010000100100101000100100100
        CAS_MAP = 12'b000100100010
        CKE_ODT_BYTE_MAP = 8'b00000000
        CKE_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011011
        ODT_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011010
        CKE_ODT_AUX = "FALSE"
        CS_MAP = 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000
        PARITY_MAP = 12'b000000000000
        RAS_MAP = 12'b000100100011
        WE_MAP = 12'b000100100001
        DQS_BYTE_MAP = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
        DATA0_MAP = 96'b000000010001000000010010000000010011000000010100000000010110000000010111000000011000000000011001
        DATA1_MAP = 96'b000000000000000000000001000000000010000000000011000000000100000000000101000000000110000000000111
        DATA2_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA3_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA4_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA5_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA6_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA7_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA8_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA9_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA10_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA11_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA12_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA13_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA14_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA15_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA16_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA17_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        MASK0_MAP = 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000000010101
        MASK1_MAP = 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        CALIB_ROW_ADD = 16'b0000000000000000
        CALIB_COL_ADD = 12'b000000000000
        CALIB_BA_ADD = 3'b000
        CL = 6
        COL_WIDTH = 10
        CMD_PIPE_PLUS1 = "ON"
        CS_WIDTH = 1
        CKE_WIDTH = 1
        CWL = 5
        DATA_WIDTH = 16
        DATA_BUF_ADDR_WIDTH = 5
        DATA_BUF_OFFSET_WIDTH = 1
        DDR2_DQSN_ENABLE = "YES"
        DM_WIDTH = 2
        DQ_CNT_WIDTH = 4
        DQ_WIDTH = 16
        DQS_CNT_WIDTH = 1
        DQS_WIDTH = 2
        DRAM_TYPE = "DDR3"
        DRAM_WIDTH = 8
        ECC = "OFF"
        ECC_WIDTH = 0
        MC_ERR_ADDR_WIDTH = 29
        nAL = 0
        nBANK_MACHS = 4
        PRE_REV3ES = "OFF"
        nCK_PER_CLK = 4
        nCS_PER_RANK = 1
        PHYCTL_CMD_FIFO = "FALSE"
        ORDERING = "NORM"
        PHASE_DETECT = "OFF"
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        BANK_TYPE = "HP_IO"
        DATA_IO_PRIM_TYPE = "HP_LP"
        DATA_IO_IDLE_PWRDWN = "ON"
        IODELAY_GRP = "IODELAY_MIG"
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        RTT_NOM = "60"
        RTT_WR = "OFF"
        STARVE_LIMIT = 2
        tCK = 2500
        tCKE = 5000
        tFAW = 25000
        tPRDI = 1000000
        tRAS = 34000
        tRCD = 13910
        tREFI = 7800000
        tRFC = 300000
        tRP = 13910
        tRRD = 5000
        tRTP = 7500
        tWTR = 7500
        tZQI = 128000000
        tZQCS = 64
        WRLVL = "ON"
        DEBUG_PORT = "OFF"
        CAL_WIDTH = "HALF"
        RANK_WIDTH = 1
        RANKS = 1
        ODT_WIDTH = 1
        ROW_WIDTH = 15
        SLOT_0_CONFIG = 8'b00000001
        SLOT_1_CONFIG = 8'b00000000
        SIM_BYPASS_INIT_CAL = "OFF"
        REFCLK_FREQ = 200.000000
        nDQS_COL0 = 2
        nDQS_COL1 = 0
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000
        DQS_LOC_COL1 = 0
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
        USE_CS_PORT = 1
        USE_DM_PORT = 1
        USE_ODT_PORT = 1
        MASTER_PHY_CTL = 1
        USER_REFRESH = "OFF"
        TEMP_MON_EN = "ON"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mig_7series_v1_9_mem_intfc> synthesized.

Synthesizing Unit <mig_7series_v1_9_mc>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_mc.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        CL = 6
        CMD_PIPE_PLUS1 = "ON"
        COL_WIDTH = 10
        CS_WIDTH = 1
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 5
        DATA_BUF_OFFSET_WIDTH = 1
        DATA_WIDTH = 16
        DQ_WIDTH = 16
        DQS_WIDTH = 2
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ECC_WIDTH = 0
        MAINT_PRESCALER_PERIOD = 200000
        MC_ERR_ADDR_WIDTH = 29
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nCS_PER_RANK = 1
        nREFRESH_BANK = 1
        nSLOTS = 1
        ORDERING = "NORM"
        PAYLOAD_WIDTH = 16
        RANK_WIDTH = 1
        RANKS = 1
        REG_CTRL = "OFF"
        ROW_WIDTH = 15
        RTT_NOM = "60"
        RTT_WR = "OFF"
        SLOT_0_CONFIG = 8'b00001111
        SLOT_1_CONFIG = 8'b00000000
        STARVE_LIMIT = 2
        tCK = 2500
        tCKE = 5000
        tFAW = 25000
        tRAS = 34000
        tRCD = 13910
        tREFI = 7800000
        CKE_ODT_AUX = "FALSE"
        tRFC = 300000
        tRP = 13910
        tRRD = 5000
        tRTP = 7500
        tWTR = 7500
        tZQCS = 64
        tZQI = 128000000
        tPRDI = 1000000
        USER_REFRESH = "OFF"
    Set property "syn_maxfan = 30" for signal <wr_data_addr>.
    Set property "KEEP = TRUE" for signal <wr_data_addr>.
    Set property "MAX_FANOUT = 30" for signal <wr_data_addr>.
    Set property "syn_maxfan = 30" for signal <wr_data_offset>.
    Set property "KEEP = TRUE" for signal <wr_data_offset>.
    Set property "MAX_FANOUT = 30" for signal <wr_data_offset>.
WARNING:Xst:647 - Input <raw_not_ecc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <correct_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_mc.v" line 667: Output port <sent_col_r> of the instance <bank_mach0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_mc.v" line 667: Output port <idle> of the instance <bank_mach0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_mc.v" line 771: Output port <ecc_status_valid> of the instance <col_mach0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_mc.v" line 771: Output port <wr_ecc_buf> of the instance <col_mach0> is unconnected or connected to loadless signal.
    Found 12-bit register for signal <mc_bank>.
    Found 4-bit register for signal <mc_cas_n>.
    Found 4-bit register for signal <mc_cs_n>.
    Found 2-bit register for signal <mc_odt>.
    Found 4-bit register for signal <mc_cke>.
    Found 4-bit register for signal <mc_aux_out0>.
    Found 4-bit register for signal <mc_aux_out1>.
    Found 3-bit register for signal <mc_cmd>.
    Found 4-bit register for signal <mc_ras_n>.
    Found 4-bit register for signal <mc_we_n>.
    Found 6-bit register for signal <mc_data_offset>.
    Found 6-bit register for signal <mc_data_offset_1>.
    Found 6-bit register for signal <mc_data_offset_2>.
    Found 2-bit register for signal <mc_cas_slot>.
    Found 1-bit register for signal <mc_wrdata_en>.
    Found 5-bit register for signal <wr_data_addr>.
    Found 1-bit register for signal <wr_data_en>.
    Found 1-bit register for signal <wr_data_offset>.
    Found 1-bit register for signal <mc_read_idle_r>.
    Found 1-bit register for signal <mc_ref_zq_wip_r>.
    Found 60-bit register for signal <mc_address>.
    Found 1-bit register for signal <mc_rank_cnt>.
    WARNING:Xst:2404 -  FFs/Latches <mc_rank_cnt<1:1>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_mc>.
    Summary:
	inferred 136 D-type flip-flop(s).
Unit <mig_7series_v1_9_mc> synthesized.

Synthesizing Unit <mig_7series_v1_9_rank_mach>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_rank_mach.v".
        BURST_MODE = "8"
        CS_WIDTH = 1
        DRAM_TYPE = "DDR3"
        MAINT_PRESCALER_DIV = 20
        nBANK_MACHS = 4
        nCKESR = 3
        nCK_PER_CLK = 4
        CL = 6
        CWL = 5
        DQRD2DQWR_DLY = 4
        nFAW = 10
        nREFRESH_BANK = 1
        nRRD = 4
        nWTR = 4
        PERIODIC_RD_TIMER_DIV = 5
        RANK_BM_BV_WIDTH = 4
        RANK_WIDTH = 1
        RANKS = 1
        REFRESH_TIMER_DIV = 37
        ZQ_TIMER_DIV = 640000
    Summary:
	no macro.
Unit <mig_7series_v1_9_rank_mach> synthesized.

Synthesizing Unit <mig_7series_v1_9_rank_cntrl>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_rank_cntrl.v".
        TCQ = 100
        BURST_MODE = "8"
        DQRD2DQWR_DLY = 4
        CL = 6
        CWL = 5
        ID = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nFAW = 10
        nREFRESH_BANK = 1
        nRRD = 4
        nWTR = 4
        PERIODIC_RD_TIMER_DIV = 5
        RANK_BM_BV_WIDTH = 4
        RANK_WIDTH = 1
        RANKS = 1
        REFRESH_TIMER_DIV = 37
WARNING:Xst:2935 - Signal 'add_rrd_inhbt', unconnected in block 'mig_7series_v1_9_rank_cntrl', is tied to its initial value (0).
    Found 1-bit register for signal <inhbt_act_faw_r>.
    Found 2-bit register for signal <wtr_timer.wtr_cnt_r>.
    Found 2-bit register for signal <rtw_timer.rtw_cnt_r>.
    Found 1-bit register for signal <refresh_generation.refresh_bank_r>.
    Found 1-bit register for signal <periodic_rd_generation.read_this_rank_r>.
    Found 1-bit register for signal <periodic_rd_generation.periodic_rd_cntr1_r>.
    Found 3-bit register for signal <periodic_rd_generation.periodic_rd_timer_r>.
    Found 1-bit register for signal <periodic_rd_generation.periodic_rd_request_r>.
    Found 3-bit register for signal <inhbt_act_faw.faw_cnt_r>.
    Found 3-bit subtractor for signal <inhbt_act_faw.faw_cnt_r[2]_GND_26_o_sub_5_OUT> created at line 295.
    Found 2-bit subtractor for signal <wtr_timer.wtr_cnt_r[1]_GND_26_o_sub_14_OUT> created at line 346.
    Found 2-bit subtractor for signal <rtw_timer.rtw_cnt_r[1]_GND_26_o_sub_24_OUT> created at line 393.
    Found 3-bit subtractor for signal <periodic_rd_generation.periodic_rd_timer_r[2]_GND_26_o_sub_44_OUT> created at line 516.
    Found 3-bit adder for signal <inhbt_act_faw.faw_cnt_r[2]_GND_26_o_add_2_OUT> created at line 294.
    Found 1-bit adder for signal <refresh_generation.refresh_bank_r[0]_GND_26_o_add_32_OUT<0>> created at line 438.
    Found 1-bit adder for signal <periodic_rd_generation.periodic_rd_cntr1_r_PWR_24_o_add_40_OUT<0>> created at line 497.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <mig_7series_v1_9_rank_cntrl> synthesized.

Synthesizing Unit <mig_7series_v1_9_rank_common>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_rank_common.v".
        TCQ = 100
        DRAM_TYPE = "DDR3"
        MAINT_PRESCALER_DIV = 20
        nBANK_MACHS = 4
        nCKESR = 3
        nCK_PER_CLK = 4
        PERIODIC_RD_TIMER_DIV = 5
        RANK_WIDTH = 1
        RANKS = 1
        REFRESH_TIMER_DIV = 37
        ZQ_TIMER_DIV = 640000
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_rank_common.v" line 294: Output port <grant_ns> of the instance <maintenance_request.maint_arb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_rank_common.v" line 447: Output port <grant_r> of the instance <periodic_read_request.periodic_rd_arb0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <maint_prescaler_tick_r_lcl>.
    Found 6-bit register for signal <refresh_timer.refresh_timer_r>.
    Found 20-bit register for signal <zq_cntrl.zq_timer.zq_timer_r>.
    Found 1-bit register for signal <zq_cntrl.zq_request_logic.zq_request_r>.
    Found 1-bit register for signal <sr_cntrl.sre_request_logic.sre_request_r>.
    Found 1-bit register for signal <sr_cntrl.ckesr_timer.ckesr_timer_r>.
    Found 1-bit register for signal <maintenance_request.upd_last_master_r>.
    Found 1-bit register for signal <maintenance_request.new_maint_rank_r>.
    Found 1-bit register for signal <maint_req_r_lcl>.
    Found 1-bit register for signal <maint_rank_r_lcl>.
    Found 1-bit register for signal <maint_zq_r_lcl>.
    Found 1-bit register for signal <maint_sre_r_lcl>.
    Found 1-bit register for signal <maint_srx_r_lcl>.
    Found 1-bit register for signal <app_sr_active_r>.
    Found 1-bit register for signal <app_ref_r>.
    Found 1-bit register for signal <app_ref_ack_r>.
    Found 1-bit register for signal <app_zq_r>.
    Found 1-bit register for signal <app_zq_ack_r>.
    Found 1-bit register for signal <periodic_read_request.upd_last_master_r>.
    Found 1-bit register for signal <periodic_rd_r_lcl>.
    Found 1-bit register for signal <periodic_read_request.periodic_rd_r_cnt>.
    Found 1-bit register for signal <periodic_read_request.periodic_rd_grant_r>.
    Found 1-bit register for signal <periodic_rd_rank_r_lcl>.
    Found 1-bit register for signal <maint_ref_zq_wip_r>.
    Found 5-bit register for signal <maint_prescaler.maint_prescaler_r>.
    Found 5-bit subtractor for signal <maint_prescaler.maint_prescaler_r[4]_GND_28_o_sub_3_OUT> created at line 125.
    Found 6-bit subtractor for signal <refresh_timer.refresh_timer_r[5]_GND_28_o_sub_10_OUT> created at line 150.
    Found 20-bit subtractor for signal <zq_cntrl.zq_timer.zq_timer_r[19]_GND_28_o_sub_17_OUT> created at line 178.
    Found 1-bit adder for signal <sr_cntrl.ckesr_timer.ckesr_timer_r[0]_GND_28_o_add_24_OUT<0>> created at line 242.
    Found 1-bit adder for signal <n0206> created at line 334.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_28_o_add_33_OUT<0>> created at line 337.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_28_o_add_34_OUT<0>> created at line 337.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_28_o_add_35_OUT<0>> created at line 337.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_28_o_add_36_OUT<0>> created at line 337.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_28_o_add_37_OUT<0>> created at line 337.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_28_o_add_38_OUT<0>> created at line 337.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_28_o_add_39_OUT<0>> created at line 337.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_28_o_add_40_OUT<0>> created at line 337.
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred  53 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
Unit <mig_7series_v1_9_rank_common> synthesized.

Synthesizing Unit <mig_7series_v1_9_round_robin_arb_1>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_round_robin_arb.v".
        TCQ = 100
        WIDTH = 3
    Found 3-bit register for signal <last_master_r>.
    Found 3-bit register for signal <grant_r>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <mig_7series_v1_9_round_robin_arb_1> synthesized.

Synthesizing Unit <mig_7series_v1_9_round_robin_arb_2>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_round_robin_arb.v".
        TCQ = 100
        WIDTH = 1
WARNING:Xst:647 - Input <current_master> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <upd_last_master> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <channel[0].inh_group> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <grant_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mig_7series_v1_9_round_robin_arb_2> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_mach>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_mach.v".
        TCQ = 100
        EVEN_CWL_2T_MODE = "OFF"
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        COL_WIDTH = 10
        CS_WIDTH = 1
        CL = 6
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 5
        DRAM_TYPE = "DDR3"
        EARLY_WR_DATA_ADDR = "OFF"
        ECC = "OFF"
        LOW_IDLE_CNT = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nCS_PER_RANK = 1
        nOP_WAIT = 0
        nRAS = 14
        nRCD = 6
        nRFC = 120
        nRTP = 4
        CKE_ODT_AUX = "FALSE"
        nRP = 6
        nSLOTS = 1
        nWR = 6
        nXSDLL = 512
        ORDERING = "NORM"
        RANK_BM_BV_WIDTH = 4
        RANK_WIDTH = 1
        RANKS = 1
        ROW_WIDTH = 15
        RTT_NOM = "60"
        RTT_WR = "OFF"
        STARVE_LIMIT = 2
        SLOT_0_CONFIG = 8'b00001111
        SLOT_1_CONFIG = 8'b00000000
        tZQCS = 64
    Summary:
	no macro.
Unit <mig_7series_v1_9_bank_mach> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_cntrl_1>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_cntrl.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        COL_WIDTH = 10
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 5
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nOP_WAIT = 0
        nRAS_CLKS = 4
        nRCD = 6
        nRTP = 4
        nRP = 6
        nWTP_CLKS = 5
        ORDERING = "NORM"
        RANK_WIDTH = 1
        RANKS = 1
        RAS_TIMER_WIDTH = 2
        ROW_WIDTH = 15
        STARVE_LIMIT = 2
    Summary:
	no macro.
Unit <mig_7series_v1_9_bank_cntrl_1> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_compare>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_compare.v".
        BANK_WIDTH = 3
        TCQ = 100
        BURST_MODE = "8"
        COL_WIDTH = 10
        DATA_BUF_ADDR_WIDTH = 5
        ECC = "OFF"
        RANK_WIDTH = 1
        RANKS = 1
        ROW_WIDTH = 15
WARNING:Xst:647 - Input <size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'req_rank_r_lcl', unconnected in block 'mig_7series_v1_9_bank_compare', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'req_rank_ns', unconnected in block 'mig_7series_v1_9_bank_compare', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'req_col_r<14>', unconnected in block 'mig_7series_v1_9_bank_compare', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'req_col_r<11:10>', unconnected in block 'mig_7series_v1_9_bank_compare', is tied to its initial value (00).
    Found 1-bit register for signal <req_periodic_rd_r_lcl>.
    Found 3-bit register for signal <req_cmd_r>.
    Found 1-bit register for signal <rd_wr_r_lcl>.
    Found 3-bit register for signal <req_bank_r_lcl>.
    Found 15-bit register for signal <req_row_r_lcl>.
    Found 1-bit register for signal <req_col_r<9>>.
    Found 1-bit register for signal <req_col_r<8>>.
    Found 1-bit register for signal <req_col_r<7>>.
    Found 1-bit register for signal <req_col_r<6>>.
    Found 1-bit register for signal <req_col_r<5>>.
    Found 1-bit register for signal <req_col_r<4>>.
    Found 1-bit register for signal <req_col_r<3>>.
    Found 1-bit register for signal <req_col_r<2>>.
    Found 1-bit register for signal <req_col_r<1>>.
    Found 1-bit register for signal <req_col_r<0>>.
    Found 1-bit register for signal <req_wr_r_lcl>.
    Found 1-bit register for signal <req_priority_r>.
    Found 1-bit register for signal <rb_hit_busy_r>.
    Found 1-bit register for signal <row_hit_r>.
    Found 1-bit register for signal <rank_busy_r>.
    Found 5-bit register for signal <req_data_buf_addr_r>.
    Found 1-bit shifter logical left for signal <PWR_36_o_req_rank_ns[0]_shift_left_30_OUT<0>> created at line 281
    Found 3-bit comparator equal for signal <bank_hit> created at line 221
    Found 15-bit comparator equal for signal <row_hit_ns> created at line 230
    Summary:
	inferred  43 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <mig_7series_v1_9_bank_compare> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_state_1>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_state.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 5
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nOP_WAIT = 0
        nRAS_CLKS = 4
        nRP = 6
        nRTP = 4
        nRCD = 6
        nWTP_CLKS = 5
        ORDERING = "NORM"
        RANKS = 1
        RANK_WIDTH = 1
        RAS_TIMER_WIDTH = 2
        STARVE_LIMIT = 2
WARNING:Xst:647 - Input <rd_data_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rp_timer_r', unconnected in block 'mig_7series_v1_9_bank_state_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rcd_active_r', unconnected in block 'mig_7series_v1_9_bank_state_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'mig_7series_v1_9_bank_state_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'mig_7series_v1_9_bank_state_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'mig_7series_v1_9_bank_state_1', is tied to its initial value (0).
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <col_wait_r>.
    Found 2-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r>.
    Found 2-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <phy_mc_ctl_full_r>.
    Found 1-bit register for signal <phy_mc_cmd_full_r>.
    Found 1-bit register for signal <ofs_rdy_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 2-bit subtractor for signal <ras_timer_r[1]_GND_35_o_sub_11_OUT> created at line 372.
    Found 2-bit subtractor for signal <rtp_timer_r[1]_GND_35_o_sub_21_OUT> created at line 407.
    Found 2-bit adder for signal <act_starve_limit_cntr_r[1]_GND_35_o_add_31_OUT> created at line 602.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_35_o_add_44_OUT> created at line 708.
    Found 1-bit comparator equal for signal <rnk_config[0]_req_rank_r[0]_equal_54_o> created at line 800
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <mig_7series_v1_9_bank_state_1> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_queue_1>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_queue.v".
        TCQ = 100
        BM_CNT_WIDTH = 2
        nBANK_MACHS = 4
        ORDERING = "NORM"
        ID = 0
WARNING:Xst:647 - Input <bm_end_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7:4>', unconnected in block 'mig_7series_v1_9_bank_queue_1', is tied to its initial value (0000).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<0>', unconnected in block 'mig_7series_v1_9_bank_queue_1', is tied to its initial value (0).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 2-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<3>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<2>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<1>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 2-bit register for signal <q_entry_r>.
    Found 2-bit subtractor for signal <temp[1]_GND_36_o_sub_5_OUT> created at line 278.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_36_o_sub_6_OUT> created at line 282.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_36_o_sub_18_OUT> created at line 306.
    Found 2-bit subtractor for signal <q_entry_r[1]_GND_36_o_sub_20_OUT> created at line 309.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_36_o_sub_23_OUT> created at line 311.
    Found 2-bit subtractor for signal <order_cnt[1]_GND_36_o_sub_36_OUT> created at line 484.
    Found 2-bit subtractor for signal <order_q_r[1]_GND_36_o_sub_40_OUT> created at line 486.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
Unit <mig_7series_v1_9_bank_queue_1> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_cntrl_2>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_cntrl.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        COL_WIDTH = 10
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 5
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 1
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nOP_WAIT = 0
        nRAS_CLKS = 4
        nRCD = 6
        nRTP = 4
        nRP = 6
        nWTP_CLKS = 5
        ORDERING = "NORM"
        RANK_WIDTH = 1
        RANKS = 1
        RAS_TIMER_WIDTH = 2
        ROW_WIDTH = 15
        STARVE_LIMIT = 2
    Summary:
	no macro.
Unit <mig_7series_v1_9_bank_cntrl_2> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_state_2>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_state.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 5
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 1
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nOP_WAIT = 0
        nRAS_CLKS = 4
        nRP = 6
        nRTP = 4
        nRCD = 6
        nWTP_CLKS = 5
        ORDERING = "NORM"
        RANKS = 1
        RANK_WIDTH = 1
        RAS_TIMER_WIDTH = 2
        STARVE_LIMIT = 2
WARNING:Xst:647 - Input <rd_data_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<15:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rp_timer_r', unconnected in block 'mig_7series_v1_9_bank_state_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rcd_active_r', unconnected in block 'mig_7series_v1_9_bank_state_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'mig_7series_v1_9_bank_state_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'mig_7series_v1_9_bank_state_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'mig_7series_v1_9_bank_state_2', is tied to its initial value (0).
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <col_wait_r>.
    Found 2-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r>.
    Found 2-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <phy_mc_ctl_full_r>.
    Found 1-bit register for signal <phy_mc_cmd_full_r>.
    Found 1-bit register for signal <ofs_rdy_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 2-bit subtractor for signal <ras_timer_r[1]_GND_38_o_sub_11_OUT> created at line 372.
    Found 2-bit subtractor for signal <rtp_timer_r[1]_GND_38_o_sub_21_OUT> created at line 407.
    Found 2-bit adder for signal <act_starve_limit_cntr_r[1]_GND_38_o_add_31_OUT> created at line 602.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_38_o_add_44_OUT> created at line 708.
    Found 1-bit comparator equal for signal <rnk_config[0]_req_rank_r[0]_equal_54_o> created at line 800
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <mig_7series_v1_9_bank_state_2> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_queue_2>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_queue.v".
        TCQ = 100
        BM_CNT_WIDTH = 2
        nBANK_MACHS = 4
        ORDERING = "NORM"
        ID = 1
WARNING:Xst:647 - Input <bm_end_in<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7:5>', unconnected in block 'mig_7series_v1_9_bank_queue_2', is tied to its initial value (000).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<1:0>', unconnected in block 'mig_7series_v1_9_bank_queue_2', is tied to its initial value (00).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 2-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<4>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<3>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<2>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 2-bit register for signal <q_entry_r>.
    Found 2-bit subtractor for signal <temp[1]_GND_39_o_sub_5_OUT> created at line 278.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_39_o_sub_6_OUT> created at line 282.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_39_o_sub_18_OUT> created at line 306.
    Found 2-bit subtractor for signal <q_entry_r[1]_GND_39_o_sub_20_OUT> created at line 309.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_39_o_sub_23_OUT> created at line 311.
    Found 2-bit subtractor for signal <order_cnt[1]_GND_39_o_sub_36_OUT> created at line 484.
    Found 2-bit subtractor for signal <order_q_r[1]_GND_39_o_sub_40_OUT> created at line 486.
    Found 2-bit adder for signal <temp> created at line 274.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <mig_7series_v1_9_bank_queue_2> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_cntrl_3>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_cntrl.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        COL_WIDTH = 10
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 5
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 2
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nOP_WAIT = 0
        nRAS_CLKS = 4
        nRCD = 6
        nRTP = 4
        nRP = 6
        nWTP_CLKS = 5
        ORDERING = "NORM"
        RANK_WIDTH = 1
        RANKS = 1
        RAS_TIMER_WIDTH = 2
        ROW_WIDTH = 15
        STARVE_LIMIT = 2
    Summary:
	no macro.
Unit <mig_7series_v1_9_bank_cntrl_3> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_state_3>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_state.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 5
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 2
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nOP_WAIT = 0
        nRAS_CLKS = 4
        nRP = 6
        nRTP = 4
        nRCD = 6
        nWTP_CLKS = 5
        ORDERING = "NORM"
        RANKS = 1
        RANK_WIDTH = 1
        RAS_TIMER_WIDTH = 2
        STARVE_LIMIT = 2
WARNING:Xst:647 - Input <rd_data_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<15:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rp_timer_r', unconnected in block 'mig_7series_v1_9_bank_state_3', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rcd_active_r', unconnected in block 'mig_7series_v1_9_bank_state_3', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'mig_7series_v1_9_bank_state_3', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'mig_7series_v1_9_bank_state_3', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'mig_7series_v1_9_bank_state_3', is tied to its initial value (0).
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <col_wait_r>.
    Found 2-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r>.
    Found 2-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <phy_mc_ctl_full_r>.
    Found 1-bit register for signal <phy_mc_cmd_full_r>.
    Found 1-bit register for signal <ofs_rdy_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 2-bit subtractor for signal <ras_timer_r[1]_GND_41_o_sub_11_OUT> created at line 372.
    Found 2-bit subtractor for signal <rtp_timer_r[1]_GND_41_o_sub_21_OUT> created at line 407.
    Found 2-bit adder for signal <act_starve_limit_cntr_r[1]_GND_41_o_add_31_OUT> created at line 602.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_41_o_add_44_OUT> created at line 708.
    Found 1-bit comparator equal for signal <rnk_config[0]_req_rank_r[0]_equal_54_o> created at line 800
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <mig_7series_v1_9_bank_state_3> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_queue_3>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_queue.v".
        TCQ = 100
        BM_CNT_WIDTH = 2
        nBANK_MACHS = 4
        ORDERING = "NORM"
        ID = 2
WARNING:Xst:647 - Input <bm_end_in<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7:6>', unconnected in block 'mig_7series_v1_9_bank_queue_3', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<2:0>', unconnected in block 'mig_7series_v1_9_bank_queue_3', is tied to its initial value (000).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 2-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<5>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<4>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<3>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 2-bit register for signal <q_entry_r>.
    Found 2-bit subtractor for signal <temp[1]_GND_42_o_sub_5_OUT> created at line 278.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_42_o_sub_6_OUT> created at line 282.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_42_o_sub_18_OUT> created at line 306.
    Found 2-bit subtractor for signal <q_entry_r[1]_GND_42_o_sub_20_OUT> created at line 309.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_42_o_sub_23_OUT> created at line 311.
    Found 2-bit subtractor for signal <order_cnt[1]_GND_42_o_sub_36_OUT> created at line 484.
    Found 2-bit subtractor for signal <order_q_r[1]_GND_42_o_sub_40_OUT> created at line 486.
    Found 2-bit adder for signal <n0210> created at line 229.
    Found 2-bit adder for signal <temp> created at line 274.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <mig_7series_v1_9_bank_queue_3> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_cntrl_4>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_cntrl.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        COL_WIDTH = 10
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 5
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 3
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nOP_WAIT = 0
        nRAS_CLKS = 4
        nRCD = 6
        nRTP = 4
        nRP = 6
        nWTP_CLKS = 5
        ORDERING = "NORM"
        RANK_WIDTH = 1
        RANKS = 1
        RAS_TIMER_WIDTH = 2
        ROW_WIDTH = 15
        STARVE_LIMIT = 2
    Summary:
	no macro.
Unit <mig_7series_v1_9_bank_cntrl_4> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_state_4>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_state.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 5
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 3
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nOP_WAIT = 0
        nRAS_CLKS = 4
        nRP = 6
        nRTP = 4
        nRCD = 6
        nWTP_CLKS = 5
        ORDERING = "NORM"
        RANKS = 1
        RANK_WIDTH = 1
        RAS_TIMER_WIDTH = 2
        STARVE_LIMIT = 2
WARNING:Xst:647 - Input <rd_data_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<15:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rp_timer_r', unconnected in block 'mig_7series_v1_9_bank_state_4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rcd_active_r', unconnected in block 'mig_7series_v1_9_bank_state_4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'mig_7series_v1_9_bank_state_4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'mig_7series_v1_9_bank_state_4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'mig_7series_v1_9_bank_state_4', is tied to its initial value (0).
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <col_wait_r>.
    Found 2-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r>.
    Found 2-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <phy_mc_ctl_full_r>.
    Found 1-bit register for signal <phy_mc_cmd_full_r>.
    Found 1-bit register for signal <ofs_rdy_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 2-bit subtractor for signal <ras_timer_r[1]_GND_44_o_sub_11_OUT> created at line 372.
    Found 2-bit subtractor for signal <rtp_timer_r[1]_GND_44_o_sub_21_OUT> created at line 407.
    Found 2-bit adder for signal <act_starve_limit_cntr_r[1]_GND_44_o_add_31_OUT> created at line 602.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_44_o_add_44_OUT> created at line 708.
    Found 1-bit comparator equal for signal <rnk_config[0]_req_rank_r[0]_equal_54_o> created at line 800
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <mig_7series_v1_9_bank_state_4> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_queue_4>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_queue.v".
        TCQ = 100
        BM_CNT_WIDTH = 2
        nBANK_MACHS = 4
        ORDERING = "NORM"
        ID = 3
WARNING:Xst:647 - Input <bm_end_in<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7>', unconnected in block 'mig_7series_v1_9_bank_queue_4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<3:0>', unconnected in block 'mig_7series_v1_9_bank_queue_4', is tied to its initial value (0000).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 2-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<6>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<5>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<4>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 2-bit register for signal <q_entry_r>.
    Found 2-bit subtractor for signal <temp[1]_GND_45_o_sub_6_OUT> created at line 278.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_45_o_sub_7_OUT> created at line 282.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_45_o_sub_19_OUT> created at line 306.
    Found 2-bit subtractor for signal <q_entry_r[1]_GND_45_o_sub_21_OUT> created at line 309.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_45_o_sub_24_OUT> created at line 311.
    Found 2-bit subtractor for signal <order_cnt[1]_GND_45_o_sub_37_OUT> created at line 484.
    Found 2-bit subtractor for signal <order_q_r[1]_GND_45_o_sub_41_OUT> created at line 486.
    Found 2-bit adder for signal <n0211> created at line 229.
    Found 2-bit adder for signal <idlers_below> created at line 229.
    Found 2-bit adder for signal <temp> created at line 274.
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <mig_7series_v1_9_bank_queue_4> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_common>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_bank_common.v".
        TCQ = 100
        BM_CNT_WIDTH = 2
        LOW_IDLE_CNT = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nOP_WAIT = 0
        nRFC = 120
        nXSDLL = 512
        RANK_WIDTH = 1
        RANKS = 1
        CWL = 5
        tZQCS = 64
WARNING:Xst:647 - Input <end_rtp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_req> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_pre_wait> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmd<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'low_idle_cnt_r', unconnected in block 'mig_7series_v1_9_bank_common', is tied to its initial value (0).
    Found 1-bit register for signal <accept_r>.
    Found 1-bit register for signal <periodic_rd_cntr_r>.
    Found 1-bit register for signal <periodic_rd_ack_r_lcl>.
    Found 1-bit register for signal <was_wr>.
    Found 1-bit register for signal <was_priority>.
    Found 1-bit register for signal <maint_wip_r_lcl>.
    Found 4-bit register for signal <maint_controller.maint_hit_busies_r>.
    Found 1-bit register for signal <maint_controller.maint_rdy_r1>.
    Found 1-bit register for signal <maint_controller.maint_srx_r1>.
    Found 2-bit register for signal <generate_maint_cmds.send_cnt_r>.
    Found 1-bit register for signal <insert_maint_r_lcl>.
    Found 8-bit register for signal <rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r>.
    Found 1-bit register for signal <accept_internal_r>.
    Found 2-bit subtractor for signal <generate_maint_cmds.send_cnt_r[1]_GND_46_o_sub_70_OUT> created at line 387.
    Found 8-bit subtractor for signal <rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_GND_46_o_sub_81_OUT> created at line 446.
    Found 2-bit adder for signal <GND_46_o_GND_46_o_add_6_OUT> created at line 179.
    Found 2-bit adder for signal <GND_46_o_GND_46_o_add_8_OUT> created at line 179.
    Found 2-bit adder for signal <GND_46_o_GND_46_o_add_10_OUT> created at line 179.
    Found 2-bit adder for signal <GND_46_o_GND_46_o_add_14_OUT> created at line 188.
    Found 2-bit adder for signal <GND_46_o_GND_46_o_add_16_OUT> created at line 188.
    Found 2-bit adder for signal <GND_46_o_GND_46_o_add_18_OUT> created at line 188.
    Found 2-bit adder for signal <GND_46_o_GND_46_o_add_23_OUT> created at line 201.
    Found 2-bit adder for signal <GND_46_o_GND_46_o_add_25_OUT> created at line 201.
    Found 2-bit adder for signal <GND_46_o_GND_46_o_add_27_OUT> created at line 201.
    Found 2-bit adder for signal <n0230> created at line 372.
    Found 2-bit adder for signal <n0233> created at line 372.
    Found 2-bit adder for signal <n0236> created at line 372.
    Found 2-bit adder for signal <n0239> created at line 372.
    Found 2-bit adder for signal <n0242> created at line 372.
    Found 2-bit adder for signal <n0245> created at line 372.
    Found 2-bit adder for signal <generate_maint_cmds.present_count> created at line 372.
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <mig_7series_v1_9_bank_common> synthesized.

Synthesizing Unit <mig_7series_v1_9_arb_mux>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_arb_mux.v".
        TCQ = 100
        EVEN_CWL_2T_MODE = "OFF"
        ADDR_CMD_MODE = "1T"
        BANK_VECT_INDX = 11
        BANK_WIDTH = 3
        BURST_MODE = "8"
        CS_WIDTH = 1
        CL = 6
        CWL = 5
        DATA_BUF_ADDR_VECT_INDX = 19
        DATA_BUF_ADDR_WIDTH = 5
        DRAM_TYPE = "DDR3"
        CKE_ODT_AUX = "FALSE"
        EARLY_WR_DATA_ADDR = "OFF"
        ECC = "OFF"
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nCS_PER_RANK = 1
        nRAS = 14
        nRCD = 6
        nSLOTS = 1
        nWR = 6
        RANKS = 1
        RANK_VECT_INDX = 3
        RANK_WIDTH = 1
        ROW_VECT_INDX = 59
        ROW_WIDTH = 15
        RTT_NOM = "60"
        RTT_WR = "OFF"
        SLOT_0_CONFIG = 8'b00001111
        SLOT_1_CONFIG = 8'b00000000
    Summary:
	no macro.
Unit <mig_7series_v1_9_arb_mux> synthesized.

Synthesizing Unit <mig_7series_v1_9_arb_row_col>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_arb_row_col.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        CWL = 5
        EARLY_WR_DATA_ADDR = "OFF"
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nRAS = 14
        nRCD = 6
        nWR = 6
WARNING:Xst:647 - Input <col_rdy_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_arb_row_col.v" line 171: Output port <grant_ns> of the instance <row_arb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_arb_row_col.v" line 205: Output port <grant_ns> of the instance <pre_4_1_1T_arb.pre_arb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_arb_row_col.v" line 232: Output port <grant_ns> of the instance <config_arb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_arb_row_col.v" line 279: Output port <grant_ns> of the instance <col_arb0> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'send_cmd0_col', unconnected in block 'mig_7series_v1_9_arb_row_col', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'send_cmd1_row', unconnected in block 'mig_7series_v1_9_arb_row_col', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'send_cmd2_row', unconnected in block 'mig_7series_v1_9_arb_row_col', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'send_cmd2_col', unconnected in block 'mig_7series_v1_9_arb_row_col', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'send_cmd3_col', unconnected in block 'mig_7series_v1_9_arb_row_col', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'cs_en3', unconnected in block 'mig_7series_v1_9_arb_row_col', is tied to its initial value (0).
    Found 1-bit register for signal <pre_4_1_1T_arb.granted_pre_r>.
    Found 1-bit register for signal <rnk_config_strobe_r<0>>.
    Found 1-bit register for signal <rnk_config_strobe_r<1>>.
    Found 1-bit register for signal <rnk_config_strobe_r<2>>.
    Found 1-bit register for signal <rnk_config_valid_r_lcl>.
    Found 1-bit register for signal <sent_col_lcl>.
    Found 1-bit register for signal <sent_col_lcl_r>.
    Found 1-bit register for signal <insert_maint_r1_lcl>.
    Found 1-bit register for signal <sent_row_lcl>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <mig_7series_v1_9_arb_row_col> synthesized.

Synthesizing Unit <mig_7series_v1_9_round_robin_arb_3>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_round_robin_arb.v".
        TCQ = 100
        WIDTH = 4
    Found 4-bit register for signal <last_master_r>.
    Found 4-bit register for signal <grant_r>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <mig_7series_v1_9_round_robin_arb_3> synthesized.

Synthesizing Unit <mig_7series_v1_9_arb_select>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_arb_select.v".
        TCQ = 100
        EVEN_CWL_2T_MODE = "OFF"
        ADDR_CMD_MODE = "1T"
        BANK_VECT_INDX = 11
        BANK_WIDTH = 3
        BURST_MODE = "8"
        CS_WIDTH = 1
        CL = 6
        CWL = 5
        DATA_BUF_ADDR_VECT_INDX = 19
        DATA_BUF_ADDR_WIDTH = 5
        DRAM_TYPE = "DDR3"
        EARLY_WR_DATA_ADDR = "OFF"
        ECC = "OFF"
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nCS_PER_RANK = 1
        CKE_ODT_AUX = "FALSE"
        nSLOTS = 1
        RANKS = 1
        RANK_VECT_INDX = 3
        RANK_WIDTH = 1
        ROW_VECT_INDX = 59
        ROW_WIDTH = 15
        RTT_NOM = "60"
        RTT_WR = "OFF"
        SLOT_0_CONFIG = 8'b00001111
        SLOT_1_CONFIG = 8'b00000000
WARNING:Xst:647 - Input <grant_col_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slot_1_present> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <init_calib_complete> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'col_cmd_r', unconnected in block 'mig_7series_v1_9_arb_select', is tied to its initial value (0000000000000000000000).
WARNING:Xst:2935 - Signal 'row_cmd_r', unconnected in block 'mig_7series_v1_9_arb_select', is tied to its initial value (0000000000000000000000).
WARNING:Xst:653 - Signal <col_mux.col_row_r> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <col_mux.col_periodic_rd_r>.
    Found 1-bit register for signal <col_mux.col_rmw_r>.
    Found 1-bit register for signal <col_mux.col_size_r>.
    Found 5-bit register for signal <col_mux.col_data_buf_addr_r>.
    Found 1-bit register for signal <col_rd_wr_r>.
    Found 1-bit register for signal <rnk_config_r>.
    Found 1-bit register for signal <cke_r>.
    Found 1-bit register for signal <mc_aux_out_r<0>>.
    Found 7-bit adder for signal <n0289[6:0]> created at line 291.
    Found 7-bit adder for signal <n0291[6:0]> created at line 295.
    Found 7-bit adder for signal <n0294[6:0]> created at line 299.
    Found 7-bit adder for signal <n0297[6:0]> created at line 307.
    Found 1-bit shifter logical left for signal <cs_one_hot[0]_ra0[0]_shift_left_70_OUT<0>> created at line 579
    Found 1-bit shifter logical left for signal <cs_one_hot[0]_ra1[0]_shift_left_71_OUT<0>> created at line 581
    Found 1-bit shifter logical left for signal <cs_one_hot[0]_ra2[0]_shift_left_72_OUT<0>> created at line 587
    Found 1-bit shifter logical left for signal <cs_one_hot[0]_ra3[0]_shift_left_73_OUT<0>> created at line 590
    Found 1-bit shifter logical left for signal <col_ra_one_hot> created at line 615
    WARNING:Xst:2404 -  FFs/Latches <mc_aux_out_r<1:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_arb_select>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred  63 Multiplexer(s).
	inferred   5 Combinational logic shifter(s).
Unit <mig_7series_v1_9_arb_select> synthesized.

Synthesizing Unit <mig_7series_v1_9_col_mach>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\controller\mig_7series_v1_9_col_mach.v".
        TCQ = 100
        BANK_WIDTH = 3
        BURST_MODE = "8"
        COL_WIDTH = 10
        CS_WIDTH = 1
        DATA_BUF_ADDR_WIDTH = 5
        DATA_BUF_OFFSET_WIDTH = 1
        DELAY_WR_DATA_CNTRL = 1
        DQS_WIDTH = 2
        DRAM_TYPE = "DDR3"
        EARLY_WR_DATA_ADDR = "OFF"
        ECC = "OFF"
        MC_ERR_ADDR_WIDTH = 29
        nCK_PER_CLK = 4
        nPHY_WRLAT = 2
        RANK_WIDTH = 1
        ROW_WIDTH = 15
    Set property "syn_maxfan = 10" for signal <rd_data_en>.
    Set property "KEEP = TRUE" for signal <rd_data_en>.
    Set property "MAX_FANOUT = 10" for signal <rd_data_en>.
WARNING:Xst:647 - Input <col_ra> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_ba> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_row> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_a> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'offset_r', unconnected in block 'mig_7series_v1_9_col_mach', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'dq_busy_data', unconnected in block 'mig_7series_v1_9_col_mach', is tied to its initial value (0).
    Found 1-bit register for signal <col_rd_wr_r1>.
    Found 1-bit register for signal <col_rd_wr_r2>.
    Found 1-bit register for signal <sent_col_r1>.
    Found 1-bit register for signal <sent_col_r2>.
    Found 5-bit register for signal <delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r>.
    Found 5-bit register for signal <read_fifo.head_r>.
    Found 5-bit register for signal <read_fifo.tail_r>.
    Found 8-bit register for signal <read_fifo.fifo_out_data_r<7:0>>.
    Found 5-bit adder for signal <read_fifo.head_r[4]_GND_51_o_add_15_OUT> created at line 357.
    Found 5-bit adder for signal <read_fifo.tail_r[4]_GND_51_o_add_20_OUT> created at line 364.
    Found 5-bit comparator equal for signal <col_read_fifo_empty> created at line 368
    WARNING:Xst:2404 -  FFs/Latches <offset_r1<0><0:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_col_mach>.
    WARNING:Xst:2404 -  FFs/Latches <offset_r2<0><0:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_col_mach>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <mig_7series_v1_9_col_mach> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_phy_top>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_top.vhd".
        TCQ = 100
        AL = "0"
        BANK_WIDTH = 3
        BURST_MODE = "8"
        BURST_TYPE = "SEQ"
        CA_MIRROR = "OFF"
        CK_WIDTH = 1
        CL = 6
        COL_WIDTH = 10
        CS_WIDTH = 1
        CKE_WIDTH = 1
        CWL = 5
        DM_WIDTH = 2
        DQ_WIDTH = 16
        DQS_CNT_WIDTH = 1
        DQS_WIDTH = 2
        DRAM_TYPE = "DDR3"
        DRAM_WIDTH = 8
        MASTER_PHY_CTL = 1
        LP_DDR_CK_WIDTH = 2
        DATA_IO_IDLE_PWRDWN = "ON"
        PHYCTL_CMD_FIFO = "FALSE"
        DATA_CTL_B0 = "0011"
        DATA_CTL_B1 = "0000"
        DATA_CTL_B2 = "0000"
        DATA_CTL_B3 = "0000"
        DATA_CTL_B4 = "0000"
        BYTE_LANES_B0 = "0011"
        BYTE_LANES_B1 = "1110"
        BYTE_LANES_B2 = "0000"
        BYTE_LANES_B3 = "0000"
        BYTE_LANES_B4 = "0000"
        PHY_0_BITLANES = "000000000000000000000000001111111110001011111111"
        PHY_1_BITLANES = "001111111111111111111111110000000000000000000000"
        PHY_2_BITLANES = "000000000000000000000000000000000000000000000000"
        CK_BYTE_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011"
        ADDR_MAP = "000000000000000100111001000100111000000100110111000100110110000100110101000100110100000100110011000100110010000100110001000100110000000100101001000100101000000100100111000100100110000100101011"
        BANK_MAP = "000100101010000100100101000100100100"
        CAS_MAP = "000100100010"
        CKE_ODT_BYTE_MAP = "00000000"
        CKE_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011011"
        ODT_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011010"
        CKE_ODT_AUX = "FALSE"
        CS_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000"
        PARITY_MAP = "000000000000"
        RAS_MAP = "000100100011"
        WE_MAP = "000100100001"
        DQS_BYTE_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001"
        DATA0_MAP = "000000010001000000010010000000010011000000010100000000010110000000010111000000011000000000011001"
        DATA1_MAP = "000000000000000000000001000000000010000000000011000000000100000000000101000000000110000000000111"
        DATA2_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA3_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA4_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA5_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA6_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA7_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA8_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA9_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA10_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA11_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA12_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA13_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA14_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA15_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA16_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        DATA17_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        MASK0_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000000010101"
        MASK1_MAP = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        PRE_REV3ES = "OFF"
        nCK_PER_CLK = 4
        nCS_PER_RANK = 1
        ADDR_CMD_MODE = "1T"
        IODELAY_HP_MODE = "ON"
        BANK_TYPE = "HP_IO"
        DATA_IO_PRIM_TYPE = "HP_LP"
        IODELAY_GRP = "IODELAY_MIG"
        IBUF_LPWR_MODE = "OFF"
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        RTT_NOM = "60"
        RTT_WR = "OFF"
        tCK = 2500
        tRFC = 300000
        DDR2_DQSN_ENABLE = "YES"
        WRLVL = "ON"
        DEBUG_PORT = "OFF"
        RANKS = 1
        ODT_WIDTH = 1
        ROW_WIDTH = 15
        SLOT_1_CONFIG = "00000000"
        CALIB_ROW_ADD = "0000000000000000"
        CALIB_COL_ADD = "000000000000"
        CALIB_BA_ADD = "000"
        SIM_BYPASS_INIT_CAL = "OFF"
        REFCLK_FREQ = 200.0
        USE_CS_PORT = 1
        USE_DM_PORT = 1
        USE_ODT_PORT = 1
        RD_PATH_REG = 0
WARNING:Xst:647 - Input <mc_aux_out0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mc_aux_out1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mc_rank_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_top.vhd" line 1533: Output port <phy_data_full> of the instance <u_ddr_mc_phy_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_top.vhd" line 1533: Output port <pi_dqs_out_of_range> of the instance <u_ddr_mc_phy_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_top.vhd" line 1723: Output port <calib_aux_out> of the instance <u_ddr_calib_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_top.vhd" line 1723: Output port <calib_rank_cnt> of the instance <u_ddr_calib_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_top.vhd" line 1723: Output port <dlyval_dq> of the instance <u_ddr_calib_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_top.vhd" line 1723: Output port <calib_writes> of the instance <u_ddr_calib_top> is unconnected or connected to loadless signal.
    WARNING:Xst:2404 -  FFs/Latches <parity<3:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_phy_top>.
    Summary:
	inferred  19 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_phy_top> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_mc_phy_wrapper>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v".
        TCQ = 100
        tCK = 2500
        BANK_TYPE = "HP_IO"
        DATA_IO_PRIM_TYPE = "HP_LP"
        DATA_IO_IDLE_PWRDWN = "ON"
        IODELAY_GRP = "IODELAY_MIG"
        nCK_PER_CLK = 4
        nCS_PER_RANK = 1
        BANK_WIDTH = 3
        CKE_WIDTH = 1
        CS_WIDTH = 1
        CK_WIDTH = 1
        CWL = 5
        DDR2_DQSN_ENABLE = "YES"
        DM_WIDTH = 2
        DQ_WIDTH = 16
        DQS_CNT_WIDTH = 1
        DQS_WIDTH = 2
        DRAM_TYPE = "DDR3"
        RANKS = 1
        ODT_WIDTH = 1
        REG_CTRL = "OFF"
        ROW_WIDTH = 15
        USE_CS_PORT = 1
        USE_DM_PORT = 1
        USE_ODT_PORT = 1
        IBUF_LPWR_MODE = "OFF"
        LP_DDR_CK_WIDTH = 2
        PHYCTL_CMD_FIFO = "FALSE"
        DATA_CTL_B0 = 32'b00000000000000000000000000000011
        DATA_CTL_B1 = 32'b00000000000000000000000000000000
        DATA_CTL_B2 = 32'b00000000000000000000000000000000
        DATA_CTL_B3 = 32'b00000000000000000000000000000000
        DATA_CTL_B4 = 32'b00000000000000000000000000000000
        BYTE_LANES_B0 = 32'b00000000000000000000000000000011
        BYTE_LANES_B1 = 32'b00000000000000000000000000001110
        BYTE_LANES_B2 = 32'b00000000000000000000000000000000
        BYTE_LANES_B3 = 32'b00000000000000000000000000000000
        BYTE_LANES_B4 = 32'b00000000000000000000000000000000
        PHY_0_BITLANES = 48'b000000000000000000000000001111111110001011111111
        PHY_1_BITLANES = 48'b001111111111111111111111110000000000000000000000
        PHY_2_BITLANES = 48'b000000000000000000000000000000000000000000000000
        HIGHEST_BANK = 2
        HIGHEST_LANE = 8
        CK_BYTE_MAP = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011
        ADDR_MAP = 192'b000000000000000100111001000100111000000100110111000100110110000100110101000100110100000100110011000100110010000100110001000100110000000100101001000100101000000100100111000100100110000100101011
        BANK_MAP = 36'b000100101010000100100101000100100100
        CAS_MAP = 32'b00000000000000000000000100100010
        CKE_ODT_BYTE_MAP = 32'b00000000000000000000000000000000
        CKE_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011011
        ODT_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011010
        CKE_ODT_AUX = "FALSE"
        CS_MAP = 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000
        PARITY_MAP = 32'b00000000000000000000000000000000
        RAS_MAP = 32'b00000000000000000000000100100011
        WE_MAP = 32'b00000000000000000000000100100001
        DQS_BYTE_MAP = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
        DATA0_MAP = 96'b000000010001000000010010000000010011000000010100000000010110000000010111000000011000000000011001
        DATA1_MAP = 96'b000000000000000000000001000000000010000000000011000000000100000000000101000000000110000000000111
        DATA2_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA3_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA4_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA5_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA6_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA7_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA8_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA9_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA10_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA11_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA12_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA13_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA14_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA15_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA16_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA17_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        MASK0_MAP = 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000000010101
        MASK1_MAP = 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SIM_CAL_OPTION = "NONE"
        MASTER_PHY_CTL = 1
    Set property "KEEP = TRUE" for signal <phy_ctl_wr_of>.
    Set property "MAX_FANOUT = 3" for signal <phy_ctl_wr_of>.
    Set property "syn_maxfan = 1" for signal <phy_ctl_wr_of>.
WARNING:Xst:2898 - Port 'auxout_clk', unconnected in block instance 'u_ddr_mc_phy', is tied to GND.
WARNING:Xst:2898 - Port 'idelayctrl_refclk', unconnected in block instance 'u_ddr_mc_phy', is tied to GND.
WARNING:Xst:2898 - Port 'cke_in', unconnected in block instance 'u_ddr_mc_phy', is tied to GND.
WARNING:Xst:2898 - Port 'input_sink', unconnected in block instance 'u_ddr_mc_phy', is tied to GND.
WARNING:Xst:647 - Input <mux_odt<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <parity_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelayctrl_refclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_init_data_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_phaser_ref> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1303: Output port <d_out> of the instance <phy_ctl_pre_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1303: Output port <wr_en_out> of the instance <phy_ctl_pre_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1303: Output port <afull> of the instance <phy_ctl_pre_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1320: Output port <d_out> of the instance <phy_ctl_pre_fifo_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1320: Output port <wr_en_out> of the instance <phy_ctl_pre_fifo_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1320: Output port <afull> of the instance <phy_ctl_pre_fifo_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1337: Output port <d_out> of the instance <phy_ctl_pre_fifo_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1337: Output port <wr_en_out> of the instance <phy_ctl_pre_fifo_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1337: Output port <afull> of the instance <phy_ctl_pre_fifo_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <aux_out> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <if_a_empty> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <if_empty_or> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <if_empty_and> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <of_ctl_a_full> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <of_data_a_full> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <of_data_full> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <phy_ctl_a_full> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <phy_ctl_ready> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <rst_out> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <po_coarse_overflow> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <po_fine_overflow> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <pi_fine_overflow> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <pi_dqs_found> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <mem_dqs_in<7:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_dq_in<79:20>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_dq_in<15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_dq_in<10:8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<639:636>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<631:628>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<623:620>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<615:612>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<607:604>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<599:596>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<591:588>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<583:580>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<575:572>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<567:564>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<559:556>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<551:548>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<543:540>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<519:516>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<511:508>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<503:500>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<495:492>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<487:484>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<479:456>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<451:448>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<443:160>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<87:80>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<71:64>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_data_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <phy_ctl_wr_i1>.
    Found 32-bit register for signal <phy_ctl_wd_i2>.
    Found 1-bit register for signal <phy_ctl_wr_i2>.
    Found 6-bit register for signal <data_offset_1_i1>.
    Found 6-bit register for signal <data_offset_1_i2>.
    Found 6-bit register for signal <data_offset_2_i1>.
    Found 6-bit register for signal <data_offset_2_i2>.
    Found 32-bit register for signal <phy_ctl_wd_i1>.
    Summary:
	inferred  90 D-type flip-flop(s).
Unit <mig_7series_v1_9_ddr_mc_phy_wrapper> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_of_pre_fifo_1>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_of_pre_fifo.v".
        TCQ = 25
        DEPTH = 8
        WIDTH = 32
    Set property "syn_maxfan = 3" for signal <my_empty<8>>.
    Set property "KEEP = TRUE" for signal <my_empty<8>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<8>>.
    Set property "syn_maxfan = 3" for signal <my_empty<7>>.
    Set property "KEEP = TRUE" for signal <my_empty<7>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<7>>.
    Set property "syn_maxfan = 3" for signal <my_empty<6>>.
    Set property "KEEP = TRUE" for signal <my_empty<6>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<6>>.
    Set property "syn_maxfan = 3" for signal <my_empty<5>>.
    Set property "KEEP = TRUE" for signal <my_empty<5>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<5>>.
    Set property "syn_maxfan = 3" for signal <my_empty<4>>.
    Set property "KEEP = TRUE" for signal <my_empty<4>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<4>>.
    Set property "syn_maxfan = 3" for signal <my_empty<3>>.
    Set property "KEEP = TRUE" for signal <my_empty<3>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<3>>.
    Set property "syn_maxfan = 3" for signal <my_empty<2>>.
    Set property "KEEP = TRUE" for signal <my_empty<2>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<2>>.
    Set property "syn_maxfan = 3" for signal <my_empty<1>>.
    Set property "KEEP = TRUE" for signal <my_empty<1>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<1>>.
    Set property "syn_maxfan = 3" for signal <my_empty<0>>.
    Set property "KEEP = TRUE" for signal <my_empty<0>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<0>>.
    Set property "syn_maxfan = 3" for signal <my_full>.
    Set property "KEEP = TRUE" for signal <my_full>.
    Set property "MAX_FANOUT = 3" for signal <my_full>.
    Set property "syn_maxfan = 10" for signal <rd_ptr>.
    Set property "KEEP = TRUE" for signal <rd_ptr>.
    Set property "MAX_FANOUT = 10" for signal <rd_ptr>.
    Set property "syn_maxfan = 10" for signal <wr_ptr>.
    Set property "KEEP = TRUE" for signal <wr_ptr>.
    Set property "MAX_FANOUT = 10" for signal <wr_ptr>.
    Set property "syn_maxfan = 10" for signal <rd_ptr_timing>.
    Set property "KEEP = TRUE" for signal <rd_ptr_timing>.
    Set property "MAX_FANOUT = 10" for signal <rd_ptr_timing>.
    Set property "syn_maxfan = 10" for signal <wr_ptr_timing>.
    Set property "KEEP = TRUE" for signal <wr_ptr_timing>.
    Set property "MAX_FANOUT = 10" for signal <wr_ptr_timing>.
    Found 8x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 3-bit register for signal <rd_ptr_timing>.
    Found 1-bit register for signal <my_empty<8>>.
    Found 1-bit register for signal <my_empty<7>>.
    Found 1-bit register for signal <my_empty<6>>.
    Found 1-bit register for signal <my_empty<5>>.
    Found 1-bit register for signal <my_empty<4>>.
    Found 1-bit register for signal <my_empty<3>>.
    Found 1-bit register for signal <my_empty<2>>.
    Found 1-bit register for signal <my_empty<1>>.
    Found 1-bit register for signal <my_empty<0>>.
    Found 3-bit register for signal <wr_ptr>.
    Found 3-bit register for signal <wr_ptr_timing>.
    Found 6-bit register for signal <my_full>.
    Found 4-bit register for signal <entry_cnt>.
    Found 3-bit register for signal <rd_ptr>.
    Found 4-bit subtractor for signal <entry_cnt[3]_GND_59_o_sub_45_OUT> created at line 205.
    Found 3-bit adder for signal <nxt_rd_ptr> created at line 129.
    Found 3-bit adder for signal <nxt_wr_ptr> created at line 168.
    Found 4-bit adder for signal <entry_cnt[3]_GND_59_o_add_43_OUT> created at line 203.
    Found 3-bit comparator equal for signal <nxt_rd_ptr[2]_wr_ptr_timing[2]_equal_22_o> created at line 163
    Found 3-bit comparator equal for signal <nxt_wr_ptr[2]_rd_ptr_timing[2]_equal_38_o> created at line 194
    Found 4-bit comparator lessequal for signal <n0106> created at line 208
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_of_pre_fifo_1> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_mc_phy>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy.v".
        BYTE_LANES_B0 = 32'b00000000000000000000000000000011
        BYTE_LANES_B1 = 32'b00000000000000000000000000001110
        BYTE_LANES_B2 = 32'b00000000000000000000000000000000
        BYTE_LANES_B3 = 32'b00000000000000000000000000000000
        BYTE_LANES_B4 = 32'b00000000000000000000000000000000
        DATA_CTL_B0 = 32'b00000000000000000000000000000011
        DATA_CTL_B1 = 32'b00000000000000000000000000000000
        DATA_CTL_B2 = 32'b00000000000000000000000000000000
        DATA_CTL_B3 = 32'b00000000000000000000000000000000
        DATA_CTL_B4 = 32'b00000000000000000000000000000000
        RCLK_SELECT_BANK = 1
        RCLK_SELECT_LANE = "B"
        RCLK_SELECT_EDGE = 4'b1111
        GENERATE_DDR_CK_MAP = 16'b0011000101000100
        BYTELANES_DDR_CK = 72'b000000000000000000000000000000000000000000001000000000000000000000000000
        USE_PRE_POST_FIFO = "TRUE"
        SYNTHESIS = "TRUE"
        PO_CTL_COARSE_BYPASS = "FALSE"
        PI_SEL_CLK_OFFSET = 6
        PHYCTL_CMD_FIFO = "FALSE"
        PHY_CLK_RATIO = 4
        PHY_FOUR_WINDOW_CLOCKS = 63
        PHY_EVENTS_DELAY = 18
        PHY_COUNT_EN = "FALSE"
        PHY_SYNC_MODE = "FALSE"
        PHY_DISABLE_SEQ_MATCH = "TRUE"
        MASTER_PHY_CTL = 1
        PHY_0_BITLANES = 48'b000000000000000000000000001111111110001011111111
        PHY_0_BITLANES_OUTONLY = 48'b000000000000000000000000000000100000001000000000
        PHY_0_LANE_REMAP = 16'b0011001000010000
        PHY_0_GENERATE_IDELAYCTRL = "FALSE"
        PHY_0_IODELAY_GRP = "IODELAY_MIG"
        BANK_TYPE = "HP_IO"
        NUM_DDR_CK = 1
        PHY_0_DATA_CTL = 32'b00000000000000000000000000000011
        PHY_0_CMD_OFFSET = 8
        PHY_0_RD_CMD_OFFSET_0 = 10
        PHY_0_RD_CMD_OFFSET_1 = 10
        PHY_0_RD_CMD_OFFSET_2 = 10
        PHY_0_RD_CMD_OFFSET_3 = 10
        PHY_0_RD_DURATION_0 = 6
        PHY_0_RD_DURATION_1 = 6
        PHY_0_RD_DURATION_2 = 6
        PHY_0_RD_DURATION_3 = 6
        PHY_0_WR_CMD_OFFSET_0 = 8
        PHY_0_WR_CMD_OFFSET_1 = 8
        PHY_0_WR_CMD_OFFSET_2 = 8
        PHY_0_WR_CMD_OFFSET_3 = 8
        PHY_0_WR_DURATION_0 = 7
        PHY_0_WR_DURATION_1 = 7
        PHY_0_WR_DURATION_2 = 7
        PHY_0_WR_DURATION_3 = 7
        PHY_0_AO_WRLVL_EN = 0
        PHY_0_AO_TOGGLE = 1
        PHY_0_OF_ALMOST_FULL_VALUE = 1
        PHY_0_IF_ALMOST_EMPTY_VALUE = 1
        PHY_0_A_PI_FREQ_REF_DIV = "NONE"
        PHY_0_A_PI_CLKOUT_DIV = 2
        PHY_0_A_PO_CLKOUT_DIV = 2
        PHY_0_A_BURST_MODE = "TRUE"
        PHY_0_A_PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        PHY_0_A_PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        PHY_0_A_PO_OCLK_DELAY = 34
        PHY_0_B_PO_OCLK_DELAY = 34
        PHY_0_C_PO_OCLK_DELAY = 34
        PHY_0_D_PO_OCLK_DELAY = 34
        PHY_0_A_PO_OCLKDELAY_INV = "TRUE"
        PHY_0_A_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_0_B_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_0_C_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_0_D_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_0_A_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_0_B_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_0_C_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_0_D_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_0_A_OSERDES_DATA_RATE = "UNDECLARED"
        PHY_0_A_OSERDES_DATA_WIDTH = "UNDECLARED"
        PHY_0_B_OSERDES_DATA_RATE = "UNDECLARED"
        PHY_0_B_OSERDES_DATA_WIDTH = "UNDECLARED"
        PHY_0_C_OSERDES_DATA_RATE = "UNDECLARED"
        PHY_0_C_OSERDES_DATA_WIDTH = "UNDECLARED"
        PHY_0_D_OSERDES_DATA_RATE = "UNDECLARED"
        PHY_0_D_OSERDES_DATA_WIDTH = "UNDECLARED"
        PHY_0_A_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        PHY_0_A_IDELAYE2_IDELAY_VALUE = 0
        PHY_0_B_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        PHY_0_B_IDELAYE2_IDELAY_VALUE = 0
        PHY_0_C_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        PHY_0_C_IDELAYE2_IDELAY_VALUE = 0
        PHY_0_D_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        PHY_0_D_IDELAYE2_IDELAY_VALUE = 0
        PHY_1_BITLANES = 48'b001111111111111111111111110000000000000000000000
        PHY_1_BITLANES_OUTONLY = 48'b000000000000000000000000000000000000000000000000
        PHY_1_LANE_REMAP = 16'b0011001000010000
        PHY_1_GENERATE_IDELAYCTRL = "FALSE"
        PHY_1_IODELAY_GRP = "IODELAY_MIG"
        PHY_1_DATA_CTL = 32'b00000000000000000000000000000000
        PHY_1_CMD_OFFSET = 8
        PHY_1_RD_CMD_OFFSET_0 = 10
        PHY_1_RD_CMD_OFFSET_1 = 10
        PHY_1_RD_CMD_OFFSET_2 = 10
        PHY_1_RD_CMD_OFFSET_3 = 10
        PHY_1_RD_DURATION_0 = 6
        PHY_1_RD_DURATION_1 = 6
        PHY_1_RD_DURATION_2 = 6
        PHY_1_RD_DURATION_3 = 6
        PHY_1_WR_CMD_OFFSET_0 = 8
        PHY_1_WR_CMD_OFFSET_1 = 8
        PHY_1_WR_CMD_OFFSET_2 = 8
        PHY_1_WR_CMD_OFFSET_3 = 8
        PHY_1_WR_DURATION_0 = 7
        PHY_1_WR_DURATION_1 = 7
        PHY_1_WR_DURATION_2 = 7
        PHY_1_WR_DURATION_3 = 7
        PHY_1_AO_WRLVL_EN = 0
        PHY_1_AO_TOGGLE = 1
        PHY_1_OF_ALMOST_FULL_VALUE = 1
        PHY_1_IF_ALMOST_EMPTY_VALUE = 1
        PHY_1_A_PI_FREQ_REF_DIV = "NONE"
        PHY_1_A_PI_CLKOUT_DIV = 2
        PHY_1_A_PO_CLKOUT_DIV = 2
        PHY_1_A_BURST_MODE = "TRUE"
        PHY_1_A_PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        PHY_1_A_PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        PHY_1_A_PO_OCLK_DELAY = 34
        PHY_1_B_PO_OCLK_DELAY = 34
        PHY_1_C_PO_OCLK_DELAY = 34
        PHY_1_D_PO_OCLK_DELAY = 34
        PHY_1_A_PO_OCLKDELAY_INV = "TRUE"
        PHY_1_A_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        PHY_1_A_IDELAYE2_IDELAY_VALUE = 0
        PHY_1_B_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        PHY_1_B_IDELAYE2_IDELAY_VALUE = 0
        PHY_1_C_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        PHY_1_C_IDELAYE2_IDELAY_VALUE = 0
        PHY_1_D_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        PHY_1_D_IDELAYE2_IDELAY_VALUE = 0
        PHY_1_A_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_1_B_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_1_C_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_1_D_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_1_A_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_1_B_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_1_C_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_1_D_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_1_A_OSERDES_DATA_RATE = "UNDECLARED"
        PHY_1_A_OSERDES_DATA_WIDTH = "UNDECLARED"
        PHY_1_B_OSERDES_DATA_RATE = "UNDECLARED"
        PHY_1_B_OSERDES_DATA_WIDTH = "UNDECLARED"
        PHY_1_C_OSERDES_DATA_RATE = "UNDECLARED"
        PHY_1_C_OSERDES_DATA_WIDTH = "UNDECLARED"
        PHY_1_D_OSERDES_DATA_RATE = "UNDECLARED"
        PHY_1_D_OSERDES_DATA_WIDTH = "UNDECLARED"
        PHY_2_BITLANES = 48'b000000000000000000000000000000000000000000000000
        PHY_2_BITLANES_OUTONLY = 48'b000000000000000000000000000000000000000000000000
        PHY_2_LANE_REMAP = 16'b0011001000010000
        PHY_2_GENERATE_IDELAYCTRL = "FALSE"
        PHY_2_IODELAY_GRP = "IODELAY_MIG"
        PHY_2_DATA_CTL = 32'b00000000000000000000000000000000
        PHY_2_CMD_OFFSET = 8
        PHY_2_RD_CMD_OFFSET_0 = 10
        PHY_2_RD_CMD_OFFSET_1 = 10
        PHY_2_RD_CMD_OFFSET_2 = 10
        PHY_2_RD_CMD_OFFSET_3 = 10
        PHY_2_RD_DURATION_0 = 6
        PHY_2_RD_DURATION_1 = 6
        PHY_2_RD_DURATION_2 = 6
        PHY_2_RD_DURATION_3 = 6
        PHY_2_WR_CMD_OFFSET_0 = 8
        PHY_2_WR_CMD_OFFSET_1 = 8
        PHY_2_WR_CMD_OFFSET_2 = 8
        PHY_2_WR_CMD_OFFSET_3 = 8
        PHY_2_WR_DURATION_0 = 7
        PHY_2_WR_DURATION_1 = 7
        PHY_2_WR_DURATION_2 = 7
        PHY_2_WR_DURATION_3 = 7
        PHY_2_AO_WRLVL_EN = 0
        PHY_2_AO_TOGGLE = 1
        PHY_2_OF_ALMOST_FULL_VALUE = 1
        PHY_2_IF_ALMOST_EMPTY_VALUE = 1
        PHY_2_A_PI_FREQ_REF_DIV = "NONE"
        PHY_2_A_PI_CLKOUT_DIV = 2
        PHY_2_A_PO_CLKOUT_DIV = 2
        PHY_2_A_BURST_MODE = "TRUE"
        PHY_2_A_PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        PHY_2_A_PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        PHY_2_A_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_2_B_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_2_C_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_2_D_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_2_A_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_2_B_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_2_C_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_2_D_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_2_A_PO_OCLK_DELAY = 34
        PHY_2_B_PO_OCLK_DELAY = 34
        PHY_2_C_PO_OCLK_DELAY = 34
        PHY_2_D_PO_OCLK_DELAY = 34
        PHY_2_A_PO_OCLKDELAY_INV = "TRUE"
        PHY_2_A_OSERDES_DATA_RATE = "UNDECLARED"
        PHY_2_A_OSERDES_DATA_WIDTH = "UNDECLARED"
        PHY_2_B_OSERDES_DATA_RATE = "UNDECLARED"
        PHY_2_B_OSERDES_DATA_WIDTH = "UNDECLARED"
        PHY_2_C_OSERDES_DATA_RATE = "UNDECLARED"
        PHY_2_C_OSERDES_DATA_WIDTH = "UNDECLARED"
        PHY_2_D_OSERDES_DATA_RATE = "UNDECLARED"
        PHY_2_D_OSERDES_DATA_WIDTH = "UNDECLARED"
        PHY_2_A_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        PHY_2_A_IDELAYE2_IDELAY_VALUE = 0
        PHY_2_B_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        PHY_2_B_IDELAYE2_IDELAY_VALUE = 0
        PHY_2_C_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        PHY_2_C_IDELAYE2_IDELAY_VALUE = 0
        PHY_2_D_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        PHY_2_D_IDELAYE2_IDELAY_VALUE = 0
        PHY_0_IS_LAST_BANK = "FALSE"
        PHY_1_IS_LAST_BANK = "FALSE"
        PHY_2_IS_LAST_BANK = "FALSE"
        TCK = 2500
        N_LANES = 32'b00000000000000000000000000000101
        HIGHEST_BANK = 2
        HIGHEST_LANE_B0 = 4
        HIGHEST_LANE_B1 = 4
        HIGHEST_LANE_B2 = 0
        HIGHEST_LANE_B3 = 0
        HIGHEST_LANE_B4 = 0
        HIGHEST_LANE = 8
        LP_DDR_CK_WIDTH = 2
        GENERATE_SIGNAL_SPLIT = "FALSE"
        CKE_ODT_AUX = "FALSE"
    Set property "KEEP = TRUE" for signal <phy_ctl_full<3:1>>.
    Set property "MAX_FANOUT = 3" for signal <phy_ctl_full<3:1>>.
    Set property "KEEP = TRUE" for signal <phy_ctl_full<0>>.
    Set property "MAX_FANOUT = 3" for signal <phy_ctl_full<0>>.
    Set property "IOB = FORCE" for signal <aux_out<7>>.
    Set property "IOB = FORCE" for signal <aux_out<6>>.
    Set property "IOB = FORCE" for signal <aux_out<5>>.
    Set property "IOB = FORCE" for signal <aux_out<4>>.
    Set property "IOB = FORCE" for signal <aux_out<3>>.
    Set property "IOB = FORCE" for signal <aux_out<2>>.
    Set property "IOB = FORCE" for signal <aux_out<1>>.
    Set property "IOB = FORCE" for signal <aux_out<0>>.
    Set property "syn_maxfan = 3" for signal <if_empty>.
    Set property "KEEP = TRUE" for signal <if_empty>.
    Set property "MAX_FANOUT = 3" for signal <if_empty>.
WARNING:Xst:647 - Input <aux_in_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aux_in_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data_offset_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calib_sel<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <po_fine_enable<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <po_coarse_enable<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <po_fine_inc<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <po_coarse_inc<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <po_sel_fine_oclk_delay<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cke_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy.v" line 1025: Output port <ddr_clk> of the instance <ddr_phy_4lanes_0.u_ddr_phy_4lanes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy.v" line 1025: Output port <rclk> of the instance <ddr_phy_4lanes_0.u_ddr_phy_4lanes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy.v" line 1025: Output port <phy_ctl_empty> of the instance <ddr_phy_4lanes_0.u_ddr_phy_4lanes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy.v" line 1025: Output port <rst_out> of the instance <ddr_phy_4lanes_0.u_ddr_phy_4lanes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy.v" line 1025: Output port <pi_dqs_found_all> of the instance <ddr_phy_4lanes_0.u_ddr_phy_4lanes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy.v" line 1025: Output port <pi_dqs_found_any> of the instance <ddr_phy_4lanes_0.u_ddr_phy_4lanes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy.v" line 1275: Output port <rclk> of the instance <ddr_phy_4lanes_1.u_ddr_phy_4lanes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy.v" line 1275: Output port <pi_dqs_found_all> of the instance <ddr_phy_4lanes_1.u_ddr_phy_4lanes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_mc_phy.v" line 1275: Output port <pi_dqs_found_any> of the instance <ddr_phy_4lanes_1.u_ddr_phy_4lanes> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <pi_fine_overflow_w<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <rst_auxout_rr>.
    Found 1-bit register for signal <rst_auxout>.
    Found 1-bit register for signal <rst_auxout_r>.
    Found 16-bit register for signal <mcGo_r>.
    Found 1-bit register for signal <aux_out<2>>.
    Found 1-bit register for signal <aux_out<0>>.
    Found 1-bit register for signal <aux_out<3>>.
    Found 1-bit register for signal <aux_out<1>>.
    Found 1-bit register for signal <aux_out<6>>.
    Found 1-bit register for signal <aux_out<4>>.
    Found 1-bit register for signal <aux_out<7>>.
    Found 1-bit register for signal <aux_out<5>>.
    Found 1-bit 4-to-1 multiplexer for signal <_n0205> created at line 407.
    Found 1-bit 3-to-1 multiplexer for signal <_n0212> created at line 391.
    Found 1-bit 3-to-1 multiplexer for signal <_n0219> created at line 392.
    Found 1-bit 4-to-1 multiplexer for signal <_n0226> created at line 402.
    Found 1-bit 3-to-1 multiplexer for signal <_n0233> created at line 412.
    Found 1-bit 4-to-1 multiplexer for signal <_n0240> created at line 405.
    Found 9-bit 3-to-1 multiplexer for signal <_n0247> created at line 393.
    Found 6-bit 3-to-1 multiplexer for signal <_n0254> created at line 403.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred  20 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_mc_phy> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_phy_4lanes_1>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v".
        GENERATE_IDELAYCTRL = "FALSE"
        IODELAY_GRP = "IODELAY_MIG"
        BANK_TYPE = "HP_IO"
        BYTELANES_DDR_CK = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        NUM_DDR_CK = 1
        BYTE_LANES = 32'b00000000000000000000000000000011
        DATA_CTL_N = 32'b00000000000000000000000000000011
        BITLANES = 48'b000000000000000000000000001111111110001011111111
        BITLANES_OUTONLY = 48'b000000000000000000000000000000100000001000000000
        LANE_REMAP = 16'b0011001000010000
        LAST_BANK = "FALSE"
        USE_PRE_POST_FIFO = "TRUE"
        RCLK_SELECT_LANE = "B"
        TCK = 2500
        SYNTHESIS = "TRUE"
        PO_CTL_COARSE_BYPASS = "FALSE"
        PO_FINE_DELAY = 60
        PI_SEL_CLK_OFFSET = 6
        PC_CLK_RATIO = 4
        A_PI_FREQ_REF_DIV = "NONE"
        A_PI_CLKOUT_DIV = 2
        A_PI_BURST_MODE = "TRUE"
        A_PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        A_PI_FINE_DELAY = 33
        A_PI_SYNC_IN_DIV_RST = "TRUE"
        B_PI_FREQ_REF_DIV = "NONE"
        B_PI_CLKOUT_DIV = 2
        B_PI_BURST_MODE = "TRUE"
        B_PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        B_PI_FINE_DELAY = 33
        B_PI_SYNC_IN_DIV_RST = "TRUE"
        C_PI_FREQ_REF_DIV = "NONE"
        C_PI_CLKOUT_DIV = 2
        C_PI_BURST_MODE = "TRUE"
        C_PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        C_PI_FINE_DELAY = 33
        C_PI_SYNC_IN_DIV_RST = "TRUE"
        D_PI_FREQ_REF_DIV = "NONE"
        D_PI_CLKOUT_DIV = 2
        D_PI_BURST_MODE = "TRUE"
        D_PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        D_PI_FINE_DELAY = 33
        D_PI_SYNC_IN_DIV_RST = "TRUE"
        A_PO_CLKOUT_DIV = 2
        A_PO_FINE_DELAY = 60
        A_PO_COARSE_DELAY = 0
        A_PO_OCLK_DELAY = 34
        A_PO_OCLKDELAY_INV = "TRUE"
        A_PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        A_PO_SYNC_IN_DIV_RST = "TRUE"
        B_PO_CLKOUT_DIV = 2
        B_PO_FINE_DELAY = 60
        B_PO_COARSE_DELAY = 0
        B_PO_OCLK_DELAY = 34
        B_PO_OCLKDELAY_INV = "TRUE"
        B_PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        B_PO_SYNC_IN_DIV_RST = "TRUE"
        C_PO_CLKOUT_DIV = 4
        C_PO_FINE_DELAY = 60
        C_PO_COARSE_DELAY = 0
        C_PO_OCLK_DELAY = 34
        C_PO_OCLKDELAY_INV = "TRUE"
        C_PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        C_PO_SYNC_IN_DIV_RST = "TRUE"
        D_PO_CLKOUT_DIV = 4
        D_PO_FINE_DELAY = 60
        D_PO_COARSE_DELAY = 0
        D_PO_OCLK_DELAY = 34
        D_PO_OCLKDELAY_INV = "TRUE"
        D_PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        D_PO_SYNC_IN_DIV_RST = "TRUE"
        A_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        A_IDELAYE2_IDELAY_VALUE = 0
        B_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        B_IDELAYE2_IDELAY_VALUE = 0
        C_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        C_IDELAYE2_IDELAY_VALUE = 0
        D_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        D_IDELAYE2_IDELAY_VALUE = 0
        PC_BURST_MODE = "TRUE"
        PC_DATA_CTL_N = 32'b00000000000000000000000000000011
        PC_CMD_OFFSET = 8
        PC_RD_CMD_OFFSET_0 = 10
        PC_RD_CMD_OFFSET_1 = 10
        PC_RD_CMD_OFFSET_2 = 10
        PC_RD_CMD_OFFSET_3 = 10
        PC_CO_DURATION = 1
        PC_DI_DURATION = 1
        PC_DO_DURATION = 1
        PC_RD_DURATION_0 = 6
        PC_RD_DURATION_1 = 6
        PC_RD_DURATION_2 = 6
        PC_RD_DURATION_3 = 6
        PC_WR_CMD_OFFSET_0 = 8
        PC_WR_CMD_OFFSET_1 = 8
        PC_WR_CMD_OFFSET_2 = 8
        PC_WR_CMD_OFFSET_3 = 8
        PC_WR_DURATION_0 = 7
        PC_WR_DURATION_1 = 7
        PC_WR_DURATION_2 = 7
        PC_WR_DURATION_3 = 7
        PC_AO_WRLVL_EN = 0
        PC_AO_TOGGLE = 1
        PC_FOUR_WINDOW_CLOCKS = 63
        PC_EVENTS_DELAY = 18
        PC_PHY_COUNT_EN = "FALSE"
        PC_SYNC_MODE = "FALSE"
        PC_DISABLE_SEQ_MATCH = "TRUE"
        PC_MULTI_REGION = "TRUE"
        A_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        B_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        C_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        D_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        OF_ALMOST_EMPTY_VALUE = 1
        OF_ALMOST_FULL_VALUE = 1
        OF_OUTPUT_DISABLE = "TRUE"
        OF_SYNCHRONOUS_MODE = "FALSE"
        A_OS_DATA_RATE = "UNDECLARED"
        A_OS_DATA_WIDTH = "UNDECLARED"
        B_OS_DATA_RATE = "UNDECLARED"
        B_OS_DATA_WIDTH = "UNDECLARED"
        C_OS_DATA_RATE = "UNDECLARED"
        C_OS_DATA_WIDTH = "UNDECLARED"
        D_OS_DATA_RATE = "UNDECLARED"
        D_OS_DATA_WIDTH = "UNDECLARED"
        A_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        B_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        C_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        D_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        IF_ALMOST_EMPTY_VALUE = 1
        IF_ALMOST_FULL_VALUE = 1
        IF_SYNCHRONOUS_MODE = "FALSE"
        HIGHEST_LANE = 4
        N_CTL_LANES = 32'b00000000000000000000000000000000
        N_BYTE_LANES = 32'b00000000000000000000000000000010
        N_DATA_LANES = 32'b00000000000000000000000000000010
        AUXOUT_WIDTH = 4
        LP_DDR_CK_WIDTH = 2
        CKE_ODT_AUX = "FALSE"
    Set property "syn_maxfan = 3" for signal <A_po_fine_inc>.
    Set property "KEEP = TRUE" for signal <A_po_fine_inc>.
    Set property "MAX_FANOUT = 3" for signal <A_po_fine_inc>.
    Set property "syn_maxfan = 3" for signal <B_po_fine_inc>.
    Set property "KEEP = TRUE" for signal <B_po_fine_inc>.
    Set property "MAX_FANOUT = 3" for signal <B_po_fine_inc>.
    Set property "syn_maxfan = 3" for signal <C_po_fine_inc>.
    Set property "KEEP = TRUE" for signal <C_po_fine_inc>.
    Set property "MAX_FANOUT = 3" for signal <C_po_fine_inc>.
    Set property "syn_maxfan = 3" for signal <D_po_fine_inc>.
    Set property "KEEP = TRUE" for signal <D_po_fine_inc>.
    Set property "MAX_FANOUT = 3" for signal <D_po_fine_inc>.
WARNING:Xst:647 - Input <phy_dout<319:160>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_ctl_wd<22:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_dq_in<39:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_dqs_in<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_refclk_div4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <input_sink> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 938: Output port <rclk> of the instance <ddr_byte_lane_A.ddr_byte_lane_A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 938: Output port <if_a_full> of the instance <ddr_byte_lane_A.ddr_byte_lane_A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 938: Output port <if_full> of the instance <ddr_byte_lane_A.ddr_byte_lane_A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 938: Output port <of_a_empty> of the instance <ddr_byte_lane_A.ddr_byte_lane_A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 938: Output port <of_empty> of the instance <ddr_byte_lane_A.ddr_byte_lane_A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 938: Output port <pi_iserdes_rst> of the instance <ddr_byte_lane_A.ddr_byte_lane_A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <if_a_full> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <if_full> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <of_a_empty> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <of_empty> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <pi_iserdes_rst> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <mem_dq_out<47:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_dq_ts<47:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_dqs_out<3:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_dqs_ts<3:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <C_pi_dqs_out_of_range> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <D_pi_dqs_out_of_range> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <B_rst_primitives> equivalent to <A_rst_primitives> has been removed
    Found 1-bit register for signal <rst_out>.
    Found 1-bit register for signal <rst_primitives>.
    Found 1-bit register for signal <A_rst_primitives>.
    Found 31-bit register for signal <rclk_delay<30:0>>.
    Found 1-bit register for signal <mcGo>.
    Found 1-bit register for signal <po_coarse_overflow>.
    Found 1-bit register for signal <po_fine_overflow>.
    Found 9-bit register for signal <po_counter_read_val>.
    Found 1-bit register for signal <pi_fine_overflow>.
    Found 6-bit register for signal <pi_counter_read_val>.
    Found 1-bit register for signal <pi_phase_locked>.
    Found 1-bit register for signal <pi_dqs_found>.
    Found 1-bit register for signal <pi_dqs_out_of_range>.
    Found 1-bit 3-to-1 multiplexer for signal <calib_sel[1]_D_po_coarse_overflow_Mux_27_o> created at line 1493.
    Found 1-bit 3-to-1 multiplexer for signal <calib_sel[1]_D_po_fine_overflow_Mux_28_o> created at line 1493.
    Found 9-bit 3-to-1 multiplexer for signal <calib_sel[1]_D_po_counter_read_val[8]_wide_mux_29_OUT> created at line 1493.
    Found 1-bit 3-to-1 multiplexer for signal <calib_sel[1]_D_pi_fine_overflow_Mux_30_o> created at line 1493.
    Found 6-bit 3-to-1 multiplexer for signal <calib_sel[1]_D_pi_counter_read_val[5]_wide_mux_31_OUT> created at line 1493.
    Found 1-bit 3-to-1 multiplexer for signal <calib_sel[1]_D_pi_phase_locked_Mux_32_o> created at line 1493.
    Found 1-bit 3-to-1 multiplexer for signal <calib_sel[1]_D_pi_dqs_found_Mux_33_o> created at line 1493.
    Found 1-bit 3-to-1 multiplexer for signal <calib_sel[1]_D_pi_dqs_out_of_range_Mux_34_o> created at line 1493.
    Summary:
	inferred  56 D-type flip-flop(s).
	inferred 129 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_phy_4lanes_1> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_lane_1>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_lane.v".
        ABCD = "A"
        PO_DATA_CTL = "TRUE"
        BITLANES = 12'b001011111111
        BITLANES_OUTONLY = 12'b001000000000
        BYTELANES_DDR_CK = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        RCLK_SELECT_LANE = "B"
        PC_CLK_RATIO = 4
        USE_PRE_POST_FIFO = "TRUE"
        OF_ALMOST_EMPTY_VALUE = 1
        OF_ALMOST_FULL_VALUE = 1
        OF_ARRAY_MODE = "UNDECLARED"
        OF_OUTPUT_DISABLE = "FALSE"
        OF_SYNCHRONOUS_MODE = "FALSE"
        IF_ALMOST_EMPTY_VALUE = 1
        IF_ALMOST_FULL_VALUE = 1
        IF_ARRAY_MODE = "UNDECLARED"
        IF_SYNCHRONOUS_MODE = "FALSE"
        PI_BURST_MODE = "TRUE"
        PI_CLKOUT_DIV = 2
        PI_FREQ_REF_DIV = "NONE"
        PI_FINE_DELAY = 33
        PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        PI_SEL_CLK_OFFSET = 6
        PI_SYNC_IN_DIV_RST = "TRUE"
        PO_CLKOUT_DIV = 2
        PO_FINE_DELAY = 60
        PO_COARSE_BYPASS = "FALSE"
        PO_COARSE_DELAY = 0
        PO_OCLK_DELAY = 34
        PO_OCLKDELAY_INV = "TRUE"
        PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        PO_SYNC_IN_DIV_RST = "TRUE"
        OSERDES_DATA_RATE = "UNDECLARED"
        OSERDES_DATA_WIDTH = "UNDECLARED"
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "IODELAY_MIG"
        BANK_TYPE = "HP_IO"
        TCK = 2500
        SYNTHESIS = "TRUE"
        BUS_WIDTH = 12
        MSB_BURST_PEND_PO = 3
        MSB_BURST_PEND_PI = 7
        MSB_RANK_SEL_I = 15
        PHASER_CTL_BUS_WIDTH = 16
        CKE_ODT_AUX = "FALSE"
    Set property "syn_maxfan = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <if_empty_r>.
    Set property "MAX_FANOUT = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <ififo_rd_en_in>.
    Set property "MAX_FANOUT = 10" for signal <ififo_rd_en_in>.
    Set property "syn_maxfan = 10" for signal <ififo_rd_en_in>.
WARNING:Xst:647 - Input <phaser_ctl_bus<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phaser_ctl_bus<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_cmd_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dummy_i5> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dummy_i6> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <of_dqbus<47:40>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ofifo_rst>.
    Found 80-bit register for signal <rd_data_r>.
    Found 4-bit register for signal <if_empty_r>.
    Found 1-bit register for signal <ififo_rst>.
    Summary:
	inferred  86 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_byte_lane_1> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_if_post_fifo>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_if_post_fifo.v".
        TCQ = 25
        DEPTH = 4
        WIDTH = 80
    Set property "syn_maxfan = 3" for signal <my_empty>.
    Set property "KEEP = TRUE" for signal <my_empty>.
    Set property "MAX_FANOUT = 3" for signal <my_empty>.
    Set property "syn_maxfan = 3" for signal <my_full>.
    Set property "KEEP = TRUE" for signal <my_full>.
    Set property "MAX_FANOUT = 3" for signal <my_full>.
    Set property "syn_maxfan = 10" for signal <rd_ptr>.
    Set property "KEEP = TRUE" for signal <rd_ptr>.
    Set property "MAX_FANOUT = 10" for signal <rd_ptr>.
    Set property "syn_maxfan = 10" for signal <wr_ptr>.
    Set property "KEEP = TRUE" for signal <wr_ptr>.
    Set property "MAX_FANOUT = 10" for signal <wr_ptr>.
    Set property "KEEP = TRUE" for signal <wr_en>.
    Set property "MAX_FANOUT = 10" for signal <wr_en>.
    Set property "syn_maxfan = 10" for signal <wr_en>.
    Found 4x80-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 2-bit register for signal <my_full>.
    Found 2-bit register for signal <rd_ptr>.
    Found 2-bit register for signal <wr_ptr>.
    Found 5-bit register for signal <my_empty>.
    Found 2-bit adder for signal <rd_ptr[1]_GND_65_o_add_2_OUT> created at line 106.
    Found 2-bit adder for signal <wr_ptr[1]_GND_65_o_add_3_OUT> created at line 107.
    Found 2-bit comparator equal for signal <wr_ptr[1]_rd_ptr[1]_equal_6_o> created at line 114
    Found 2-bit comparator equal for signal <rd_ptr[1]_wr_ptr[1]_equal_11_o> created at line 130
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_if_post_fifo> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_of_pre_fifo_3>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_of_pre_fifo.v".
        TCQ = 25
        DEPTH = 9
        WIDTH = 80
    Set property "syn_maxfan = 3" for signal <my_empty<8>>.
    Set property "KEEP = TRUE" for signal <my_empty<8>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<8>>.
    Set property "syn_maxfan = 3" for signal <my_empty<7>>.
    Set property "KEEP = TRUE" for signal <my_empty<7>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<7>>.
    Set property "syn_maxfan = 3" for signal <my_empty<6>>.
    Set property "KEEP = TRUE" for signal <my_empty<6>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<6>>.
    Set property "syn_maxfan = 3" for signal <my_empty<5>>.
    Set property "KEEP = TRUE" for signal <my_empty<5>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<5>>.
    Set property "syn_maxfan = 3" for signal <my_empty<4>>.
    Set property "KEEP = TRUE" for signal <my_empty<4>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<4>>.
    Set property "syn_maxfan = 3" for signal <my_empty<3>>.
    Set property "KEEP = TRUE" for signal <my_empty<3>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<3>>.
    Set property "syn_maxfan = 3" for signal <my_empty<2>>.
    Set property "KEEP = TRUE" for signal <my_empty<2>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<2>>.
    Set property "syn_maxfan = 3" for signal <my_empty<1>>.
    Set property "KEEP = TRUE" for signal <my_empty<1>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<1>>.
    Set property "syn_maxfan = 3" for signal <my_empty<0>>.
    Set property "KEEP = TRUE" for signal <my_empty<0>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<0>>.
    Set property "syn_maxfan = 3" for signal <my_full>.
    Set property "KEEP = TRUE" for signal <my_full>.
    Set property "MAX_FANOUT = 3" for signal <my_full>.
    Set property "syn_maxfan = 10" for signal <rd_ptr>.
    Set property "KEEP = TRUE" for signal <rd_ptr>.
    Set property "MAX_FANOUT = 10" for signal <rd_ptr>.
    Set property "syn_maxfan = 10" for signal <wr_ptr>.
    Set property "KEEP = TRUE" for signal <wr_ptr>.
    Set property "MAX_FANOUT = 10" for signal <wr_ptr>.
    Set property "syn_maxfan = 10" for signal <rd_ptr_timing>.
    Set property "KEEP = TRUE" for signal <rd_ptr_timing>.
    Set property "MAX_FANOUT = 10" for signal <rd_ptr_timing>.
    Set property "syn_maxfan = 10" for signal <wr_ptr_timing>.
    Set property "KEEP = TRUE" for signal <wr_ptr_timing>.
    Set property "MAX_FANOUT = 10" for signal <wr_ptr_timing>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 9x80-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 4-bit register for signal <rd_ptr_timing>.
    Found 1-bit register for signal <my_empty<8>>.
    Found 1-bit register for signal <my_empty<7>>.
    Found 1-bit register for signal <my_empty<6>>.
    Found 1-bit register for signal <my_empty<5>>.
    Found 1-bit register for signal <my_empty<4>>.
    Found 1-bit register for signal <my_empty<3>>.
    Found 1-bit register for signal <my_empty<2>>.
    Found 1-bit register for signal <my_empty<1>>.
    Found 1-bit register for signal <my_empty<0>>.
    Found 4-bit register for signal <wr_ptr>.
    Found 4-bit register for signal <wr_ptr_timing>.
    Found 6-bit register for signal <my_full>.
    Found 5-bit register for signal <entry_cnt>.
    Found 4-bit register for signal <rd_ptr>.
    Found 5-bit subtractor for signal <entry_cnt[4]_GND_66_o_sub_47_OUT> created at line 205.
    Found 5-bit adder for signal <n0139> created at line 129.
    Found 5-bit adder for signal <n0141> created at line 168.
    Found 5-bit adder for signal <entry_cnt[4]_GND_66_o_add_45_OUT> created at line 203.
    Found 4-bit comparator equal for signal <nxt_rd_ptr[3]_wr_ptr_timing[3]_equal_23_o> created at line 163
    Found 4-bit comparator equal for signal <nxt_wr_ptr[3]_rd_ptr_timing[3]_equal_40_o> created at line 194
    Found 5-bit comparator lessequal for signal <n0106> created at line 208
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_of_pre_fifo_3> synthesized.

Synthesizing Unit <mod_5u_4u>.
    Related source file is "".
    Found 9-bit adder for signal <n0133> created at line 0.
    Found 9-bit adder for signal <GND_67_o_b[3]_add_1_OUT> created at line 0.
    Found 8-bit adder for signal <n0137> created at line 0.
    Found 8-bit adder for signal <GND_67_o_b[3]_add_3_OUT> created at line 0.
    Found 7-bit adder for signal <n0141> created at line 0.
    Found 7-bit adder for signal <GND_67_o_b[3]_add_5_OUT> created at line 0.
    Found 6-bit adder for signal <n0145> created at line 0.
    Found 6-bit adder for signal <GND_67_o_b[3]_add_7_OUT> created at line 0.
    Found 5-bit adder for signal <n0149> created at line 0.
    Found 5-bit adder for signal <a[4]_b[3]_add_9_OUT> created at line 0.
    Found 5-bit adder for signal <n0153> created at line 0.
    Found 5-bit adder for signal <a[4]_GND_67_o_add_11_OUT> created at line 0.
    Found 9-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 5-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 5-bit comparator lessequal for signal <BUS_0006> created at line 0
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred  26 Multiplexer(s).
Unit <mod_5u_4u> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_group_io_1>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_group_io.v".
        BITLANES = 12'b001011111111
        BITLANES_OUTONLY = 12'b001000000000
        PO_DATA_CTL = "TRUE"
        OSERDES_DATA_RATE = "DDR"
        OSERDES_DATA_WIDTH = 4
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "IODELAY_MIG"
        BUS_WIDTH = 12
        SYNTHESIS = "TRUE"
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <input_[0].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <input_[1].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <input_[2].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <input_[3].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <input_[4].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <input_[5].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <input_[6].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <input_[7].iserdes_dq_.idelaye2>.
WARNING:Xst:647 - Input <oserdes_dqsts<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dq<35:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dq<47:40>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clkb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelayctrl_refclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <oserdes_dq_buf<11:10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dq_buf<8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqts_buf<11:10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqts_buf<8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <rst_r2>.
    Found 1-bit register for signal <rst_r3>.
    Found 1-bit register for signal <rst_r4>.
    Found 1-bit register for signal <idelay_ld_rst>.
    Found 1-bit register for signal <rst_r1>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <mig_7series_v1_9_ddr_byte_group_io_1> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_lane_2>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_lane.v".
        ABCD = "B"
        PO_DATA_CTL = "TRUE"
        BITLANES = 12'b001111111110
        BITLANES_OUTONLY = 12'b000000100000
        BYTELANES_DDR_CK = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        RCLK_SELECT_LANE = "B"
        PC_CLK_RATIO = 4
        USE_PRE_POST_FIFO = "TRUE"
        OF_ALMOST_EMPTY_VALUE = 1
        OF_ALMOST_FULL_VALUE = 1
        OF_ARRAY_MODE = "UNDECLARED"
        OF_OUTPUT_DISABLE = "FALSE"
        OF_SYNCHRONOUS_MODE = "FALSE"
        IF_ALMOST_EMPTY_VALUE = 1
        IF_ALMOST_FULL_VALUE = 1
        IF_ARRAY_MODE = "UNDECLARED"
        IF_SYNCHRONOUS_MODE = "FALSE"
        PI_BURST_MODE = "TRUE"
        PI_CLKOUT_DIV = 2
        PI_FREQ_REF_DIV = "NONE"
        PI_FINE_DELAY = 33
        PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        PI_SEL_CLK_OFFSET = 6
        PI_SYNC_IN_DIV_RST = "TRUE"
        PO_CLKOUT_DIV = 2
        PO_FINE_DELAY = 60
        PO_COARSE_BYPASS = "FALSE"
        PO_COARSE_DELAY = 0
        PO_OCLK_DELAY = 34
        PO_OCLKDELAY_INV = "TRUE"
        PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        PO_SYNC_IN_DIV_RST = "TRUE"
        OSERDES_DATA_RATE = "UNDECLARED"
        OSERDES_DATA_WIDTH = "UNDECLARED"
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "IODELAY_MIG"
        BANK_TYPE = "HP_IO"
        TCK = 2500
        SYNTHESIS = "TRUE"
        BUS_WIDTH = 12
        MSB_BURST_PEND_PO = 3
        MSB_BURST_PEND_PI = 7
        MSB_RANK_SEL_I = 15
        PHASER_CTL_BUS_WIDTH = 16
        CKE_ODT_AUX = "FALSE"
    Set property "syn_maxfan = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <if_empty_r>.
    Set property "MAX_FANOUT = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <ififo_rd_en_in>.
    Set property "MAX_FANOUT = 10" for signal <ififo_rd_en_in>.
    Set property "syn_maxfan = 10" for signal <ififo_rd_en_in>.
WARNING:Xst:647 - Input <phaser_ctl_bus<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phaser_ctl_bus<4:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phaser_ctl_bus<9:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_cmd_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dummy_i5> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dummy_i6> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <of_dqbus<47:40>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ofifo_rst>.
    Found 80-bit register for signal <rd_data_r>.
    Found 4-bit register for signal <if_empty_r>.
    Found 1-bit register for signal <ififo_rst>.
    Summary:
	inferred  86 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_byte_lane_2> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_group_io_2>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_group_io.v".
        BITLANES = 12'b001111111110
        BITLANES_OUTONLY = 12'b000000100000
        PO_DATA_CTL = "TRUE"
        OSERDES_DATA_RATE = "DDR"
        OSERDES_DATA_WIDTH = 4
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "IODELAY_MIG"
        BUS_WIDTH = 12
        SYNTHESIS = "TRUE"
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <input_[1].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <input_[2].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <input_[3].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <input_[4].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <input_[6].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <input_[7].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <input_[8].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <input_[9].iserdes_dq_.idelaye2>.
WARNING:Xst:647 - Input <oserdes_dqsts<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dq<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dq<47:40>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clkb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelayctrl_refclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <oserdes_dq_buf<11:10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dq_buf<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqts_buf<11:10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqts_buf<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <rst_r2>.
    Found 1-bit register for signal <rst_r3>.
    Found 1-bit register for signal <rst_r4>.
    Found 1-bit register for signal <idelay_ld_rst>.
    Found 1-bit register for signal <rst_r1>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <mig_7series_v1_9_ddr_byte_group_io_2> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_phy_4lanes_2>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v".
        GENERATE_IDELAYCTRL = "FALSE"
        IODELAY_GRP = "IODELAY_MIG"
        BANK_TYPE = "HP_IO"
        BYTELANES_DDR_CK = 72'b000000000000000000000000000000000000000000000000000000000000000000001000
        NUM_DDR_CK = 1
        BYTE_LANES = 32'b00000000000000000000000000001110
        DATA_CTL_N = 32'b00000000000000000000000000000000
        BITLANES = 48'b001111111111111111111111110000000000000000000000
        BITLANES_OUTONLY = 48'b000000000000000000000000000000000000000000000000
        LANE_REMAP = 16'b0011001000010000
        LAST_BANK = "FALSE"
        USE_PRE_POST_FIFO = "TRUE"
        RCLK_SELECT_LANE = "B"
        TCK = 2500
        SYNTHESIS = "TRUE"
        PO_CTL_COARSE_BYPASS = "FALSE"
        PO_FINE_DELAY = 60
        PI_SEL_CLK_OFFSET = 6
        PC_CLK_RATIO = 4
        A_PI_FREQ_REF_DIV = "NONE"
        A_PI_CLKOUT_DIV = 2
        A_PI_BURST_MODE = "TRUE"
        A_PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        A_PI_FINE_DELAY = 40
        A_PI_SYNC_IN_DIV_RST = "TRUE"
        B_PI_FREQ_REF_DIV = "NONE"
        B_PI_CLKOUT_DIV = 2
        B_PI_BURST_MODE = "TRUE"
        B_PI_OUTPUT_CLK_SRC = "DELAYED_MEM_REF"
        B_PI_FINE_DELAY = 40
        B_PI_SYNC_IN_DIV_RST = "TRUE"
        C_PI_FREQ_REF_DIV = "NONE"
        C_PI_CLKOUT_DIV = 2
        C_PI_BURST_MODE = "TRUE"
        C_PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        C_PI_FINE_DELAY = 40
        C_PI_SYNC_IN_DIV_RST = "TRUE"
        D_PI_FREQ_REF_DIV = "NONE"
        D_PI_CLKOUT_DIV = 2
        D_PI_BURST_MODE = "TRUE"
        D_PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        D_PI_FINE_DELAY = 40
        D_PI_SYNC_IN_DIV_RST = "TRUE"
        A_PO_CLKOUT_DIV = 4
        A_PO_FINE_DELAY = 60
        A_PO_COARSE_DELAY = 0
        A_PO_OCLK_DELAY = 34
        A_PO_OCLKDELAY_INV = "TRUE"
        A_PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        A_PO_SYNC_IN_DIV_RST = "TRUE"
        B_PO_CLKOUT_DIV = 4
        B_PO_FINE_DELAY = 60
        B_PO_COARSE_DELAY = 0
        B_PO_OCLK_DELAY = 34
        B_PO_OCLKDELAY_INV = "TRUE"
        B_PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        B_PO_SYNC_IN_DIV_RST = "TRUE"
        C_PO_CLKOUT_DIV = 4
        C_PO_FINE_DELAY = 60
        C_PO_COARSE_DELAY = 0
        C_PO_OCLK_DELAY = 34
        C_PO_OCLKDELAY_INV = "TRUE"
        C_PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        C_PO_SYNC_IN_DIV_RST = "TRUE"
        D_PO_CLKOUT_DIV = 4
        D_PO_FINE_DELAY = 60
        D_PO_COARSE_DELAY = 0
        D_PO_OCLK_DELAY = 34
        D_PO_OCLKDELAY_INV = "TRUE"
        D_PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        D_PO_SYNC_IN_DIV_RST = "TRUE"
        A_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        A_IDELAYE2_IDELAY_VALUE = 0
        B_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        B_IDELAYE2_IDELAY_VALUE = 0
        C_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        C_IDELAYE2_IDELAY_VALUE = 0
        D_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        D_IDELAYE2_IDELAY_VALUE = 0
        PC_BURST_MODE = "TRUE"
        PC_DATA_CTL_N = 32'b00000000000000000000000000000000
        PC_CMD_OFFSET = 8
        PC_RD_CMD_OFFSET_0 = 10
        PC_RD_CMD_OFFSET_1 = 10
        PC_RD_CMD_OFFSET_2 = 10
        PC_RD_CMD_OFFSET_3 = 10
        PC_CO_DURATION = 1
        PC_DI_DURATION = 1
        PC_DO_DURATION = 1
        PC_RD_DURATION_0 = 6
        PC_RD_DURATION_1 = 6
        PC_RD_DURATION_2 = 6
        PC_RD_DURATION_3 = 6
        PC_WR_CMD_OFFSET_0 = 8
        PC_WR_CMD_OFFSET_1 = 8
        PC_WR_CMD_OFFSET_2 = 8
        PC_WR_CMD_OFFSET_3 = 8
        PC_WR_DURATION_0 = 7
        PC_WR_DURATION_1 = 7
        PC_WR_DURATION_2 = 7
        PC_WR_DURATION_3 = 7
        PC_AO_WRLVL_EN = 0
        PC_AO_TOGGLE = 1
        PC_FOUR_WINDOW_CLOCKS = 63
        PC_EVENTS_DELAY = 18
        PC_PHY_COUNT_EN = "FALSE"
        PC_SYNC_MODE = "FALSE"
        PC_DISABLE_SEQ_MATCH = "TRUE"
        PC_MULTI_REGION = "TRUE"
        A_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        B_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        C_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        D_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        OF_ALMOST_EMPTY_VALUE = 1
        OF_ALMOST_FULL_VALUE = 1
        OF_OUTPUT_DISABLE = "TRUE"
        OF_SYNCHRONOUS_MODE = "FALSE"
        A_OS_DATA_RATE = "UNDECLARED"
        A_OS_DATA_WIDTH = "UNDECLARED"
        B_OS_DATA_RATE = "UNDECLARED"
        B_OS_DATA_WIDTH = "UNDECLARED"
        C_OS_DATA_RATE = "UNDECLARED"
        C_OS_DATA_WIDTH = "UNDECLARED"
        D_OS_DATA_RATE = "UNDECLARED"
        D_OS_DATA_WIDTH = "UNDECLARED"
        A_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        B_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        C_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        D_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        IF_ALMOST_EMPTY_VALUE = 1
        IF_ALMOST_FULL_VALUE = 1
        IF_SYNCHRONOUS_MODE = "FALSE"
        HIGHEST_LANE = 4
        N_CTL_LANES = 32'b00000000000000000000000000000011
        N_BYTE_LANES = 32'b00000000000000000000000000000011
        N_DATA_LANES = 32'b00000000000000000000000000000000
        AUXOUT_WIDTH = 4
        LP_DDR_CK_WIDTH = 2
        CKE_ODT_AUX = "FALSE"
    Set property "syn_maxfan = 3" for signal <A_po_fine_inc>.
    Set property "KEEP = TRUE" for signal <A_po_fine_inc>.
    Set property "MAX_FANOUT = 3" for signal <A_po_fine_inc>.
    Set property "syn_maxfan = 3" for signal <B_po_fine_inc>.
    Set property "KEEP = TRUE" for signal <B_po_fine_inc>.
    Set property "MAX_FANOUT = 3" for signal <B_po_fine_inc>.
    Set property "syn_maxfan = 3" for signal <C_po_fine_inc>.
    Set property "KEEP = TRUE" for signal <C_po_fine_inc>.
    Set property "MAX_FANOUT = 3" for signal <C_po_fine_inc>.
    Set property "syn_maxfan = 3" for signal <D_po_fine_inc>.
    Set property "KEEP = TRUE" for signal <D_po_fine_inc>.
    Set property "MAX_FANOUT = 3" for signal <D_po_fine_inc>.
WARNING:Xst:647 - Input <phy_dout<79:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_ctl_wd<22:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_dq_in<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_dqs_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_refclk_div4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <input_sink> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <phy_din> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <if_a_full> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <if_full> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <of_a_empty> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <of_empty> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <pre_fifo_a_full> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <pi_iserdes_rst> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <phy_din> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <rclk> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <if_a_full> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <if_full> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <of_a_empty> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <of_empty> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <pre_fifo_a_full> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <pi_iserdes_rst> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <phy_din> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <rclk> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <if_a_full> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <if_full> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <of_a_empty> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <of_empty> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <pre_fifo_a_full> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <pi_iserdes_rst> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <mem_dq_out<11:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_dq_ts<11:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_dqs_out<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_dqs_ts<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <A_pi_dqs_out_of_range> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <D_rst_primitives> equivalent to <B_rst_primitives> has been removed
    Register <C_rst_primitives> equivalent to <B_rst_primitives> has been removed
    Found 1-bit register for signal <rst_out>.
    Found 1-bit register for signal <rst_primitives>.
    Found 1-bit register for signal <B_rst_primitives>.
    Found 31-bit register for signal <rclk_delay<30:0>>.
    Found 1-bit register for signal <mcGo>.
    Found 1-bit register for signal <po_coarse_overflow>.
    Found 1-bit register for signal <po_fine_overflow>.
    Found 9-bit register for signal <po_counter_read_val>.
    Found 1-bit register for signal <pi_fine_overflow>.
    Found 6-bit register for signal <pi_counter_read_val>.
    Found 1-bit register for signal <pi_phase_locked>.
    Found 1-bit register for signal <pi_dqs_found>.
    Found 1-bit register for signal <pi_dqs_out_of_range>.
    Found 1-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_po_coarse_overflow_Mux_24_o> created at line 1493.
    Found 1-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_po_fine_overflow_Mux_25_o> created at line 1493.
    Found 9-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_po_counter_read_val[8]_wide_mux_26_OUT> created at line 1493.
    Found 1-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_pi_fine_overflow_Mux_27_o> created at line 1493.
    Found 6-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_pi_counter_read_val[5]_wide_mux_28_OUT> created at line 1493.
    Found 1-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_pi_phase_locked_Mux_29_o> created at line 1493.
    Found 1-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_pi_dqs_found_Mux_30_o> created at line 1493.
    Found 1-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_pi_dqs_out_of_range_Mux_31_o> created at line 1493.
    Summary:
	inferred  56 D-type flip-flop(s).
	inferred 179 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_phy_4lanes_2> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_lane_3>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_lane.v".
        ABCD = "B"
        PO_DATA_CTL = "FALSE"
        BITLANES = 12'b110000000000
        BITLANES_OUTONLY = 12'b000000000000
        BYTELANES_DDR_CK = 72'b000000000000000000000000000000000000000000000000000000000000000000001000
        RCLK_SELECT_LANE = "B"
        PC_CLK_RATIO = 4
        USE_PRE_POST_FIFO = "TRUE"
        OF_ALMOST_EMPTY_VALUE = 1
        OF_ALMOST_FULL_VALUE = 1
        OF_ARRAY_MODE = "UNDECLARED"
        OF_OUTPUT_DISABLE = "FALSE"
        OF_SYNCHRONOUS_MODE = "FALSE"
        IF_ALMOST_EMPTY_VALUE = 1
        IF_ALMOST_FULL_VALUE = 1
        IF_ARRAY_MODE = "UNDECLARED"
        IF_SYNCHRONOUS_MODE = "FALSE"
        PI_BURST_MODE = "TRUE"
        PI_CLKOUT_DIV = 2
        PI_FREQ_REF_DIV = "NONE"
        PI_FINE_DELAY = 40
        PI_OUTPUT_CLK_SRC = "DELAYED_MEM_REF"
        PI_SEL_CLK_OFFSET = 6
        PI_SYNC_IN_DIV_RST = "TRUE"
        PO_CLKOUT_DIV = 4
        PO_FINE_DELAY = 60
        PO_COARSE_BYPASS = "FALSE"
        PO_COARSE_DELAY = 0
        PO_OCLK_DELAY = 34
        PO_OCLKDELAY_INV = "TRUE"
        PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        PO_SYNC_IN_DIV_RST = "TRUE"
        OSERDES_DATA_RATE = "UNDECLARED"
        OSERDES_DATA_WIDTH = "UNDECLARED"
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "IODELAY_MIG"
        BANK_TYPE = "HP_IO"
        TCK = 2500
        SYNTHESIS = "TRUE"
        BUS_WIDTH = 12
        MSB_BURST_PEND_PO = 3
        MSB_BURST_PEND_PI = 7
        MSB_RANK_SEL_I = 15
        PHASER_CTL_BUS_WIDTH = 16
        CKE_ODT_AUX = "FALSE"
    Set property "syn_maxfan = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <if_empty_r>.
    Set property "MAX_FANOUT = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <ififo_rd_en_in>.
    Set property "MAX_FANOUT = 10" for signal <ififo_rd_en_in>.
    Set property "syn_maxfan = 10" for signal <ififo_rd_en_in>.
WARNING:Xst:647 - Input <phaser_ctl_bus<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phaser_ctl_bus<15:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <byte_rd_en_oth_lanes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <byte_rd_en_oth_banks> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_en_calib> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_counter_load_val> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <if_empty_def> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_data_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <if_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_rst_dqs_find> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_fine_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_fine_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_counter_load_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_counter_read_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_lane.v" line 629: Output port <iserdes_dout> of the instance <ddr_byte_group_io> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_lane.v" line 629: Output port <dqs_to_phaser> of the instance <ddr_byte_group_io> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <pi_counter_read_val> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pi_iserdes_rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pi_fine_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dqs_out_of_range> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <iserdes_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <iserdes_clkdiv> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ofifo_rst>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mig_7series_v1_9_ddr_byte_lane_3> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_group_io_3>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_group_io.v".
        BITLANES = 12'b110000000000
        BITLANES_OUTONLY = 12'b000000000000
        PO_DATA_CTL = "FALSE"
        OSERDES_DATA_RATE = "SDR"
        OSERDES_DATA_WIDTH = 4
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "IODELAY_MIG"
        BUS_WIDTH = 12
        SYNTHESIS = "TRUE"
WARNING:Xst:647 - Input <mem_dq_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dqsts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dq<39:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dqts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clkb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clkdiv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_clk_delayed> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelay_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelay_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelay_ld> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelayctrl_refclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <iserdes_dout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dq_buf<9:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqts_buf> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqs_buf> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqsts_buf> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mig_7series_v1_9_ddr_byte_group_io_3> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_lane_4>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_lane.v".
        ABCD = "C"
        PO_DATA_CTL = "FALSE"
        BITLANES = 12'b111111111111
        BITLANES_OUTONLY = 12'b000000000000
        BYTELANES_DDR_CK = 72'b000000000000000000000000000000000000000000000000000000000000000000001000
        RCLK_SELECT_LANE = "B"
        PC_CLK_RATIO = 4
        USE_PRE_POST_FIFO = "TRUE"
        OF_ALMOST_EMPTY_VALUE = 1
        OF_ALMOST_FULL_VALUE = 1
        OF_ARRAY_MODE = "UNDECLARED"
        OF_OUTPUT_DISABLE = "FALSE"
        OF_SYNCHRONOUS_MODE = "FALSE"
        IF_ALMOST_EMPTY_VALUE = 1
        IF_ALMOST_FULL_VALUE = 1
        IF_ARRAY_MODE = "UNDECLARED"
        IF_SYNCHRONOUS_MODE = "FALSE"
        PI_BURST_MODE = "TRUE"
        PI_CLKOUT_DIV = 2
        PI_FREQ_REF_DIV = "NONE"
        PI_FINE_DELAY = 40
        PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        PI_SEL_CLK_OFFSET = 6
        PI_SYNC_IN_DIV_RST = "TRUE"
        PO_CLKOUT_DIV = 4
        PO_FINE_DELAY = 60
        PO_COARSE_BYPASS = "FALSE"
        PO_COARSE_DELAY = 0
        PO_OCLK_DELAY = 34
        PO_OCLKDELAY_INV = "TRUE"
        PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        PO_SYNC_IN_DIV_RST = "TRUE"
        OSERDES_DATA_RATE = "UNDECLARED"
        OSERDES_DATA_WIDTH = "UNDECLARED"
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "IODELAY_MIG"
        BANK_TYPE = "HP_IO"
        TCK = 2500
        SYNTHESIS = "TRUE"
        BUS_WIDTH = 12
        MSB_BURST_PEND_PO = 3
        MSB_BURST_PEND_PI = 7
        MSB_RANK_SEL_I = 15
        PHASER_CTL_BUS_WIDTH = 16
        CKE_ODT_AUX = "FALSE"
    Set property "syn_maxfan = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <if_empty_r>.
    Set property "MAX_FANOUT = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <ififo_rd_en_in>.
    Set property "MAX_FANOUT = 10" for signal <ififo_rd_en_in>.
    Set property "syn_maxfan = 10" for signal <ififo_rd_en_in>.
WARNING:Xst:647 - Input <phaser_ctl_bus<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phaser_ctl_bus<15:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <byte_rd_en_oth_lanes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <byte_rd_en_oth_banks> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_en_calib> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_counter_load_val> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <if_empty_def> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_data_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <if_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_rst_dqs_find> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_fine_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_fine_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_counter_load_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_counter_read_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_lane.v" line 629: Output port <iserdes_dout> of the instance <ddr_byte_group_io> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_lane.v" line 629: Output port <dqs_to_phaser> of the instance <ddr_byte_group_io> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <pi_counter_read_val> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pi_iserdes_rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pi_fine_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dqs_out_of_range> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <iserdes_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <iserdes_clkdiv> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ofifo_rst>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mig_7series_v1_9_ddr_byte_lane_4> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_group_io_4>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_group_io.v".
        BITLANES = 12'b111111111111
        BITLANES_OUTONLY = 12'b000000000000
        PO_DATA_CTL = "FALSE"
        OSERDES_DATA_RATE = "SDR"
        OSERDES_DATA_WIDTH = 4
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "IODELAY_MIG"
        BUS_WIDTH = 12
        SYNTHESIS = "TRUE"
WARNING:Xst:647 - Input <mem_dq_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dqsts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dqts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clkb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clkdiv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_clk_delayed> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelay_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelay_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelay_ld> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelayctrl_refclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <iserdes_dout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqts_buf> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqs_buf> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqsts_buf> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mig_7series_v1_9_ddr_byte_group_io_4> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_lane_5>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_lane.v".
        ABCD = "D"
        PO_DATA_CTL = "FALSE"
        BITLANES = 12'b001111111111
        BITLANES_OUTONLY = 12'b000000000000
        BYTELANES_DDR_CK = 72'b000000000000000000000000000000000000000000000000000000000000000000001000
        RCLK_SELECT_LANE = "B"
        PC_CLK_RATIO = 4
        USE_PRE_POST_FIFO = "TRUE"
        OF_ALMOST_EMPTY_VALUE = 1
        OF_ALMOST_FULL_VALUE = 1
        OF_ARRAY_MODE = "UNDECLARED"
        OF_OUTPUT_DISABLE = "FALSE"
        OF_SYNCHRONOUS_MODE = "FALSE"
        IF_ALMOST_EMPTY_VALUE = 1
        IF_ALMOST_FULL_VALUE = 1
        IF_ARRAY_MODE = "UNDECLARED"
        IF_SYNCHRONOUS_MODE = "FALSE"
        PI_BURST_MODE = "TRUE"
        PI_CLKOUT_DIV = 2
        PI_FREQ_REF_DIV = "NONE"
        PI_FINE_DELAY = 40
        PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        PI_SEL_CLK_OFFSET = 6
        PI_SYNC_IN_DIV_RST = "TRUE"
        PO_CLKOUT_DIV = 4
        PO_FINE_DELAY = 60
        PO_COARSE_BYPASS = "FALSE"
        PO_COARSE_DELAY = 0
        PO_OCLK_DELAY = 34
        PO_OCLKDELAY_INV = "TRUE"
        PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        PO_SYNC_IN_DIV_RST = "TRUE"
        OSERDES_DATA_RATE = "UNDECLARED"
        OSERDES_DATA_WIDTH = "UNDECLARED"
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "IODELAY_MIG"
        BANK_TYPE = "HP_IO"
        TCK = 2500
        SYNTHESIS = "TRUE"
        BUS_WIDTH = 12
        MSB_BURST_PEND_PO = 3
        MSB_BURST_PEND_PI = 7
        MSB_RANK_SEL_I = 15
        PHASER_CTL_BUS_WIDTH = 16
        CKE_ODT_AUX = "FALSE"
    Set property "syn_maxfan = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <if_empty_r>.
    Set property "MAX_FANOUT = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <ififo_rd_en_in>.
    Set property "MAX_FANOUT = 10" for signal <ififo_rd_en_in>.
    Set property "syn_maxfan = 10" for signal <ififo_rd_en_in>.
WARNING:Xst:647 - Input <phaser_ctl_bus<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phaser_ctl_bus<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <byte_rd_en_oth_lanes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <byte_rd_en_oth_banks> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_en_calib> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_counter_load_val> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <if_empty_def> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_data_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <if_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_rst_dqs_find> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_fine_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_fine_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_counter_load_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_counter_read_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_lane.v" line 629: Output port <iserdes_dout> of the instance <ddr_byte_group_io> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_lane.v" line 629: Output port <dqs_to_phaser> of the instance <ddr_byte_group_io> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <pi_counter_read_val> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pi_iserdes_rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pi_fine_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dqs_out_of_range> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <iserdes_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <iserdes_clkdiv> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ofifo_rst>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mig_7series_v1_9_ddr_byte_lane_5> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_group_io_5>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_byte_group_io.v".
        BITLANES = 12'b001111111111
        BITLANES_OUTONLY = 12'b000000000000
        PO_DATA_CTL = "FALSE"
        OSERDES_DATA_RATE = "SDR"
        OSERDES_DATA_WIDTH = 4
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "IODELAY_MIG"
        BUS_WIDTH = 12
        SYNTHESIS = "TRUE"
WARNING:Xst:647 - Input <mem_dq_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dqsts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dq<47:40>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dqts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clkb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clkdiv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_clk_delayed> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelay_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelay_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelay_ld> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelayctrl_refclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <iserdes_dout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dq_buf<11:10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqts_buf> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqs_buf> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqsts_buf> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mig_7series_v1_9_ddr_byte_group_io_5> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_calib_top>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_calib_top.v".
        TCQ = 100
        nCK_PER_CLK = 4
        tCK = 2500
        CLK_PERIOD = 10000
        N_CTL_LANES = 3
        DRAM_TYPE = "DDR3"
        PRBS_WIDTH = 8
        HIGHEST_LANE = 8
        HIGHEST_BANK = 2
        BANK_TYPE = "HP_IO"
        DATA_CTL_B0 = 32'b00000000000000000000000000000011
        DATA_CTL_B1 = 32'b00000000000000000000000000000000
        DATA_CTL_B2 = 32'b00000000000000000000000000000000
        DATA_CTL_B3 = 32'b00000000000000000000000000000000
        DATA_CTL_B4 = 32'b00000000000000000000000000000000
        BYTE_LANES_B0 = 32'b00000000000000000000000000000011
        BYTE_LANES_B1 = 32'b00000000000000000000000000001110
        BYTE_LANES_B2 = 32'b00000000000000000000000000000000
        BYTE_LANES_B3 = 32'b00000000000000000000000000000000
        BYTE_LANES_B4 = 32'b00000000000000000000000000000000
        DQS_BYTE_MAP = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
        CTL_BYTE_LANE = 32'b00000000000000000000000011100100
        CTL_BANK = 32'b00000000000000000000000000000001
        SLOT_1_CONFIG = 8'b00000000
        BANK_WIDTH = 3
        CA_MIRROR = "OFF"
        COL_WIDTH = 10
        nCS_PER_RANK = 1
        DQ_WIDTH = 16
        DQS_CNT_WIDTH = 1
        DQS_WIDTH = 2
        DRAM_WIDTH = 8
        ROW_WIDTH = 15
        RANKS = 1
        CS_WIDTH = 1
        CKE_WIDTH = 1
        DDR2_DQSN_ENABLE = "YES"
        PER_BIT_DESKEW = "OFF"
        NUM_DQSFOUND_CAL = 1020
        CALIB_ROW_ADD = 32'b00000000000000000000000000000000
        CALIB_COL_ADD = 32'b00000000000000000000000000000000
        CALIB_BA_ADD = 32'b00000000000000000000000000000000
        AL = "0"
        TEST_AL = "0"
        ADDR_CMD_MODE = "1T"
        BURST_MODE = "8"
        BURST_TYPE = "SEQ"
        nCL = 6
        nCWL = 5
        tRFC = 300000
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        RTT_NOM = "60"
        RTT_WR = "OFF"
        USE_ODT_PORT = 1
        WRLVL = "ON"
        PRE_REV3ES = "OFF"
        SIM_INIT_OPTION = "NONE"
        SIM_CAL_OPTION = "NONE"
        CKE_ODT_AUX = "FALSE"
        DEBUG_PORT = "OFF"
    Set property "syn_maxfan = 10" for signal <calib_sel>.
    Set property "KEEP = TRUE" for signal <calib_sel>.
    Set property "MAX_FANOUT = 10" for signal <calib_sel>.
    Set property "syn_maxfan = 10" for signal <calib_zero_inputs>.
    Set property "KEEP = TRUE" for signal <calib_zero_inputs>.
    Set property "MAX_FANOUT = 10" for signal <calib_zero_inputs>.
    Set property "syn_maxfan = 3" for signal <po_sel_stg2stg3<2>>.
    Set property "KEEP = TRUE" for signal <po_sel_stg2stg3<2>>.
    Set property "MAX_FANOUT = 3" for signal <po_sel_stg2stg3<2>>.
    Set property "syn_maxfan = 3" for signal <po_sel_stg2stg3<1>>.
    Set property "KEEP = TRUE" for signal <po_sel_stg2stg3<1>>.
    Set property "MAX_FANOUT = 3" for signal <po_sel_stg2stg3<1>>.
    Set property "syn_maxfan = 3" for signal <po_sel_stg2stg3<0>>.
    Set property "KEEP = TRUE" for signal <po_sel_stg2stg3<0>>.
    Set property "MAX_FANOUT = 3" for signal <po_sel_stg2stg3<0>>.
    Set property "syn_maxfan = 3" for signal <po_stg2_c_incdec<2>>.
    Set property "KEEP = TRUE" for signal <po_stg2_c_incdec<2>>.
    Set property "MAX_FANOUT = 3" for signal <po_stg2_c_incdec<2>>.
    Set property "syn_maxfan = 3" for signal <po_stg2_c_incdec<1>>.
    Set property "KEEP = TRUE" for signal <po_stg2_c_incdec<1>>.
    Set property "MAX_FANOUT = 3" for signal <po_stg2_c_incdec<1>>.
    Set property "syn_maxfan = 3" for signal <po_stg2_c_incdec<0>>.
    Set property "KEEP = TRUE" for signal <po_stg2_c_incdec<0>>.
    Set property "MAX_FANOUT = 3" for signal <po_stg2_c_incdec<0>>.
    Set property "syn_maxfan = 3" for signal <po_en_stg2_c<2>>.
    Set property "KEEP = TRUE" for signal <po_en_stg2_c<2>>.
    Set property "MAX_FANOUT = 3" for signal <po_en_stg2_c<2>>.
    Set property "syn_maxfan = 3" for signal <po_en_stg2_c<1>>.
    Set property "KEEP = TRUE" for signal <po_en_stg2_c<1>>.
    Set property "MAX_FANOUT = 3" for signal <po_en_stg2_c<1>>.
    Set property "syn_maxfan = 3" for signal <po_en_stg2_c<0>>.
    Set property "KEEP = TRUE" for signal <po_en_stg2_c<0>>.
    Set property "MAX_FANOUT = 3" for signal <po_en_stg2_c<0>>.
    Set property "syn_maxfan = 3" for signal <po_stg2_f_incdec<2>>.
    Set property "KEEP = TRUE" for signal <po_stg2_f_incdec<2>>.
    Set property "MAX_FANOUT = 3" for signal <po_stg2_f_incdec<2>>.
    Set property "syn_maxfan = 3" for signal <po_stg2_f_incdec<1>>.
    Set property "KEEP = TRUE" for signal <po_stg2_f_incdec<1>>.
    Set property "MAX_FANOUT = 3" for signal <po_stg2_f_incdec<1>>.
    Set property "syn_maxfan = 3" for signal <po_stg2_f_incdec<0>>.
    Set property "KEEP = TRUE" for signal <po_stg2_f_incdec<0>>.
    Set property "MAX_FANOUT = 3" for signal <po_stg2_f_incdec<0>>.
    Set property "syn_maxfan = 3" for signal <po_en_stg2_f<2>>.
    Set property "KEEP = TRUE" for signal <po_en_stg2_f<2>>.
    Set property "MAX_FANOUT = 3" for signal <po_en_stg2_f<2>>.
    Set property "syn_maxfan = 3" for signal <po_en_stg2_f<1>>.
    Set property "KEEP = TRUE" for signal <po_en_stg2_f<1>>.
    Set property "MAX_FANOUT = 3" for signal <po_en_stg2_f<1>>.
    Set property "syn_maxfan = 3" for signal <po_en_stg2_f<0>>.
    Set property "KEEP = TRUE" for signal <po_en_stg2_f<0>>.
    Set property "MAX_FANOUT = 3" for signal <po_en_stg2_f<0>>.
    Set property "syn_maxfan = 10" for signal <calib_in_common>.
    Set property "KEEP = TRUE" for signal <calib_in_common>.
    Set property "MAX_FANOUT = 10" for signal <calib_in_common>.
    Set property "syn_maxfan = 10" for signal <init_calib_complete>.
    Set property "KEEP = TRUE" for signal <init_calib_complete>.
    Set property "MAX_FANOUT = 10" for signal <init_calib_complete>.
    Set property "syn_maxfan = 30" for signal <idelay_inc_r2>.
    Set property "KEEP = TRUE" for signal <idelay_inc_r2>.
    Set property "MAX_FANOUT = 30" for signal <idelay_inc_r2>.
WARNING:Xst:647 - Input <pi_phaselocked> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_found_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_dqs_found_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tg_err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_calib_top.v" line 1090: Output port <tg_timer_done> of the instance <u_ddr_phy_init> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_calib_top.v" line 1090: Output port <no_rst_tg_mc> of the instance <u_ddr_phy_init> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_calib_top.v" line 1262: Output port <dbg_dqs_count> of the instance <mb_wrlvl_inst.u_ddr_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_calib_top.v" line 1262: Output port <dbg_wl_state> of the instance <mb_wrlvl_inst.u_ddr_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_calib_top.v" line 1262: Output port <phy_ctl_rdy_dly> of the instance <mb_wrlvl_inst.u_ddr_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_calib_top.v" line 1462: Output port <dqsfound_retry_done> of the instance <dqsfind_calib_right.u_ddr_phy_dqs_found_cal> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_calib_top.v" line 1580: Output port <rdlvl_stg1_err> of the instance <u_ddr_phy_rdlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_calib_top.v" line 1580: Output port <rdlvl_assrt_common> of the instance <u_ddr_phy_rdlvl> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <phy_if_reset>.
    Found 1-bit register for signal <dbg_pi_f_inc_r>.
    Found 1-bit register for signal <dbg_pi_f_en_r>.
    Found 1-bit register for signal <dbg_sel_pi_incdec_r>.
    Found 1-bit register for signal <dbg_po_f_inc_r>.
    Found 1-bit register for signal <dbg_po_f_stg23_sel_r>.
    Found 1-bit register for signal <dbg_po_f_en_r>.
    Found 1-bit register for signal <dbg_sel_po_incdec_r>.
    Found 1-bit register for signal <tempmon_pi_f_inc_r>.
    Found 1-bit register for signal <tempmon_pi_f_en_r>.
    Found 1-bit register for signal <ck_addr_cmd_delay_done_r1>.
    Found 1-bit register for signal <ck_addr_cmd_delay_done_r2>.
    Found 1-bit register for signal <ck_addr_cmd_delay_done_r3>.
    Found 1-bit register for signal <ck_addr_cmd_delay_done_r4>.
    Found 1-bit register for signal <ck_addr_cmd_delay_done_r5>.
    Found 1-bit register for signal <ck_addr_cmd_delay_done_r6>.
    Found 2-bit register for signal <byte_sel_cnt>.
    Found 3-bit register for signal <ctl_lane_sel>.
    Found 1-bit register for signal <calib_in_common>.
    Found 6-bit register for signal <calib_sel>.
    Found 2-bit register for signal <calib_zero_inputs>.
    Found 1-bit register for signal <rdlvl_stg1_done_r1>.
    Found 1-bit register for signal <prbs_rdlvl_done_r1>.
    Found 1-bit register for signal <reset_if_r1>.
    Found 1-bit register for signal <reset_if_r2>.
    Found 1-bit register for signal <reset_if_r3>.
    Found 1-bit register for signal <reset_if_r4>.
    Found 1-bit register for signal <reset_if_r5>.
    Found 1-bit register for signal <reset_if_r6>.
    Found 1-bit register for signal <reset_if_r7>.
    Found 1-bit register for signal <reset_if_r8>.
    Found 1-bit register for signal <reset_if_r9>.
    Found 1-bit register for signal <reset_if>.
    Found 1-bit register for signal <idelay_ce_r1>.
    Found 1-bit register for signal <idelay_ce_r2>.
    Found 1-bit register for signal <idelay_inc_r1>.
    Found 1-bit register for signal <idelay_inc_r2>.
    Found 1-bit register for signal <init_calib_complete>.
    Found 6-bit adder for signal <n0352> created at line 927.
    Found 62-bit shifter logical right for signal <n0329> created at line 880
    Found 286-bit shifter logical right for signal <n0331> created at line 926
    Found 285-bit shifter logical right for signal <n0333> created at line 927
    Found 3-bit comparator lessequal for signal <n0158> created at line 931
    WARNING:Xst:2404 -  FFs/Latches <calib_zero_ctrl<1:2>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_ddr_calib_top>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  33 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <mig_7series_v1_9_ddr_calib_top> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_prbs_gen>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_prbs_gen.v".
        TCQ = 100
        PRBS_WIDTH = 64
    Found 7-bit register for signal <sample_cnt_r>.
    Found 1-bit register for signal <reseed_prbs_r>.
    Found 64-bit register for signal <lfsr_q>.
    Found 1-bit register for signal <phy_if_empty_r>.
    Found 7-bit adder for signal <sample_cnt_r[6]_GND_113_o_add_2_OUT> created at line 144.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  73 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_prbs_gen> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_phy_init>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_init.v".
        TCQ = 100
        nCK_PER_CLK = 4
        CLK_PERIOD = 10000
        USE_ODT_PORT = 1
        PRBS_WIDTH = 8
        BANK_WIDTH = 3
        CA_MIRROR = "OFF"
        COL_WIDTH = 10
        nCS_PER_RANK = 1
        DQ_WIDTH = 16
        DQS_WIDTH = 2
        DQS_CNT_WIDTH = 1
        ROW_WIDTH = 15
        CS_WIDTH = 1
        RANKS = 1
        CKE_WIDTH = 1
        DRAM_TYPE = "DDR3"
        REG_CTRL = "OFF"
        ADDR_CMD_MODE = "1T"
        CALIB_ROW_ADD = 32'b00000000000000000000000000000000
        CALIB_COL_ADD = 32'b00000000000000000000000000000000
        CALIB_BA_ADD = 32'b00000000000000000000000000000000
        AL = "0"
        BURST_MODE = "8"
        BURST_TYPE = "SEQ"
        nCL = 6
        nCWL = 5
        tRFC = 300000
        OUTPUT_DRV = "HIGH"
        RTT_NOM = "60"
        RTT_WR = "OFF"
        WRLVL = "ON"
        DDR2_DQSN_ENABLE = "YES"
        nSLOTS = 1
        SIM_INIT_OPTION = "NONE"
        SIM_CAL_OPTION = "NONE"
        CKE_ODT_AUX = "FALSE"
        PRE_REV3ES = "OFF"
        TEST_AL = "0"
    Set property "ASYNC_REG = TRUE" for signal <pi_phase_locked_all_r1>.
    Set property "ASYNC_REG = TRUE" for signal <pi_phase_locked_all_r2>.
    Set property "ASYNC_REG = TRUE" for signal <pi_phase_locked_all_r3>.
    Set property "ASYNC_REG = TRUE" for signal <pi_phase_locked_all_r4>.
    Set property "KEEP = TRUE" for signal <init_complete_r_timing>.
    Set property "KEEP = TRUE" for signal <init_complete_r1_timing>.
WARNING:Xst:647 - Input <slot_0_present> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slot_1_present> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrlvl_byte_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <calib_aux_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dbg_phy_init<255:6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <phy_address<59>> equivalent to <phy_address<14>> has been removed
    Register <phy_address<44>> equivalent to <phy_address<14>> has been removed
    Register <phy_address<29>> equivalent to <phy_address<14>> has been removed
    Register <phy_address<58>> equivalent to <phy_address<13>> has been removed
    Register <phy_address<43>> equivalent to <phy_address<13>> has been removed
    Register <phy_address<28>> equivalent to <phy_address<13>> has been removed
    Register <phy_address<57>> equivalent to <phy_address<12>> has been removed
    Register <phy_address<42>> equivalent to <phy_address<12>> has been removed
    Register <phy_address<27>> equivalent to <phy_address<12>> has been removed
    Register <phy_address<56>> equivalent to <phy_address<11>> has been removed
    Register <phy_address<41>> equivalent to <phy_address<11>> has been removed
    Register <phy_address<26>> equivalent to <phy_address<11>> has been removed
    Register <phy_address<54>> equivalent to <phy_address<9>> has been removed
    Register <phy_address<39>> equivalent to <phy_address<9>> has been removed
    Register <phy_address<24>> equivalent to <phy_address<9>> has been removed
    Register <calib_cmd_wren> equivalent to <calib_ctl_wren> has been removed
    Register <phy_bank<11>> equivalent to <phy_bank<2>> has been removed
    Register <phy_bank<8>> equivalent to <phy_bank<2>> has been removed
    Register <phy_bank<5>> equivalent to <phy_bank<2>> has been removed
    Register <phy_bank<10>> equivalent to <phy_bank<1>> has been removed
    Register <phy_bank<7>> equivalent to <phy_bank<1>> has been removed
    Register <phy_bank<4>> equivalent to <phy_bank<1>> has been removed
    Register <phy_bank<9>> equivalent to <phy_bank<0>> has been removed
    Register <phy_bank<6>> equivalent to <phy_bank<0>> has been removed
    Register <phy_bank<3>> equivalent to <phy_bank<0>> has been removed
    Register <phy_address<46>> equivalent to <phy_address<1>> has been removed
    Register <phy_address<31>> equivalent to <phy_address<1>> has been removed
    Register <phy_address<16>> equivalent to <phy_address<1>> has been removed
    Register <phy_address<45>> equivalent to <phy_address<0>> has been removed
    Register <phy_address<30>> equivalent to <phy_address<0>> has been removed
    Register <phy_address<15>> equivalent to <phy_address<0>> has been removed
    Register <phy_address<53>> equivalent to <phy_address<8>> has been removed
    Register <phy_address<38>> equivalent to <phy_address<8>> has been removed
    Register <phy_address<23>> equivalent to <phy_address<8>> has been removed
    Register <phy_address<52>> equivalent to <phy_address<7>> has been removed
    Register <phy_address<37>> equivalent to <phy_address<7>> has been removed
    Register <phy_address<22>> equivalent to <phy_address<7>> has been removed
    Register <phy_address<51>> equivalent to <phy_address<6>> has been removed
    Register <phy_address<36>> equivalent to <phy_address<6>> has been removed
    Register <phy_address<21>> equivalent to <phy_address<6>> has been removed
    Register <phy_address<50>> equivalent to <phy_address<5>> has been removed
    Register <phy_address<35>> equivalent to <phy_address<5>> has been removed
    Register <phy_address<20>> equivalent to <phy_address<5>> has been removed
    Register <phy_address<49>> equivalent to <phy_address<4>> has been removed
    Register <phy_address<34>> equivalent to <phy_address<4>> has been removed
    Register <phy_address<19>> equivalent to <phy_address<4>> has been removed
    Register <phy_address<48>> equivalent to <phy_address<3>> has been removed
    Register <phy_address<33>> equivalent to <phy_address<3>> has been removed
    Register <phy_address<18>> equivalent to <phy_address<3>> has been removed
    Register <phy_address<47>> equivalent to <phy_address<2>> has been removed
    Register <phy_address<32>> equivalent to <phy_address<2>> has been removed
    Register <phy_address<17>> equivalent to <phy_address<2>> has been removed
    Register <phy_address<55>> equivalent to <phy_address<10>> has been removed
    Register <phy_address<40>> equivalent to <phy_address<10>> has been removed
    Register <phy_address<25>> equivalent to <phy_address<10>> has been removed
    Found 1-bit register for signal <phy_reset_n>.
    Found 1-bit register for signal <rdlvl_stg1_done_r1>.
    Found 1-bit register for signal <prbs_rdlvl_done_r1>.
    Found 1-bit register for signal <wrcal_resume_r>.
    Found 1-bit register for signal <wrcal_sanity_chk>.
    Found 1-bit register for signal <mpr_end_if_reset>.
    Found 1-bit register for signal <calib_writes>.
    Found 1-bit register for signal <wrcal_rd_wait>.
    Found 1-bit register for signal <init_complete_r>.
    Found 1-bit register for signal <init_complete_r_timing>.
    Found 1-bit register for signal <init_complete_r1>.
    Found 1-bit register for signal <init_complete_r1_timing>.
    Found 1-bit register for signal <init_complete_r2>.
    Found 1-bit register for signal <init_calib_complete>.
    Found 1-bit register for signal <pi_phaselock_start>.
    Found 1-bit register for signal <rdlvl_last_byte_done_r>.
    Found 1-bit register for signal <prbs_last_byte_done_r>.
    Found 15-bit register for signal <rdlvl_start_dly0_r<14:0>>.
    Found 15-bit register for signal <wrcal_start_dly_r>.
    Found 15-bit register for signal <oclkdelay_start_dly_r>.
    Found 16-bit register for signal <prech_done_dly_r>.
    Found 1-bit register for signal <prech_done>.
    Found 1-bit register for signal <mpr_rdlvl_start>.
    Found 1-bit register for signal <phy_if_empty_r>.
    Found 1-bit register for signal <prbs_gen_clk_en>.
    Found 1-bit register for signal <rdlvl_stg1_start>.
    Found 1-bit register for signal <rdlvl_stg1_start_int>.
    Found 1-bit register for signal <rdlvl_start_pre>.
    Found 1-bit register for signal <prbs_rdlvl_start>.
    Found 1-bit register for signal <pi_dqs_found_start>.
    Found 1-bit register for signal <wrcal_start>.
    Found 1-bit register for signal <oclkdelay_calib_start>.
    Found 1-bit register for signal <pi_dqs_found_done_r1>.
    Found 1-bit register for signal <wrlvl_final_if_rst>.
    Found 1-bit register for signal <wrlvl_odt_ctl>.
    Found 5-bit register for signal <enable_wrlvl_cnt>.
    Found 1-bit register for signal <wrlvl_odt>.
    Found 1-bit register for signal <wrlvl_active>.
    Found 1-bit register for signal <wr_level_dqs_asrt>.
    Found 2-bit register for signal <dqs_asrt_cnt>.
    Found 1-bit register for signal <wr_lvl_start>.
    Found 1-bit register for signal <wl_sm_start>.
    Found 1-bit register for signal <wrlvl_active_r1>.
    Found 1-bit register for signal <wr_level_dqs_asrt_r1>.
    Found 1-bit register for signal <wrlvl_done_r>.
    Found 1-bit register for signal <wrlvl_done_r1>.
    Found 1-bit register for signal <wrlvl_rank_done_r1>.
    Found 1-bit register for signal <wrlvl_rank_done_r2>.
    Found 1-bit register for signal <wrlvl_rank_done_r3>.
    Found 1-bit register for signal <wrlvl_rank_done_r4>.
    Found 1-bit register for signal <wrlvl_rank_done_r5>.
    Found 1-bit register for signal <wrlvl_rank_done_r6>.
    Found 1-bit register for signal <wrlvl_rank_done_r7>.
    Found 1-bit register for signal <prech_req_r>.
    Found 1-bit register for signal <prech_req_posedge_r>.
    Found 1-bit register for signal <prech_pending_r>.
    Found 7-bit register for signal <cnt_cmd_r>.
    Found 1-bit register for signal <cnt_cmd_done_r>.
    Found 4-bit register for signal <cnt_wait>.
    Found 1-bit register for signal <cnt_wrcal_rd>.
    Found 1-bit register for signal <temp_lmr_done>.
    Found 1-bit register for signal <temp_wrcal_done_r>.
    Found 14-bit register for signal <tg_timer>.
    Found 1-bit register for signal <tg_timer_done>.
    Found 1-bit register for signal <no_rst_tg_mc>.
    Found 1-bit register for signal <detect_pi_found_dqs>.
    Found 10-bit register for signal <cnt_pwron_ce_r>.
    Found 1-bit register for signal <pwron_ce_r>.
    Found 9-bit register for signal <cnt_pwron_r>.
    Found 1-bit register for signal <cnt_pwron_reset_done_r>.
    Found 1-bit register for signal <cnt_pwron_cke_done_r>.
    Found 8-bit register for signal <cnt_txpr_r>.
    Found 1-bit register for signal <cnt_txpr_done_r>.
    Found 8-bit register for signal <cnt_dllk_zqinit_r>.
    Found 1-bit register for signal <cnt_dllk_zqinit_done_r>.
    Found 2-bit register for signal <cnt_init_mr_r>.
    Found 1-bit register for signal <cnt_init_mr_done_r>.
    Found 1-bit register for signal <ddr2_pre_flag_r>.
    Found 1-bit register for signal <ddr2_refresh_flag_r>.
    Found 2-bit register for signal <cnt_init_af_r>.
    Found 1-bit register for signal <cnt_init_af_done_r>.
    Found 3-bit register for signal <reg_ctrl_cnt_r>.
    Found 1-bit register for signal <stg1_wr_done>.
    Found 4-bit register for signal <num_refresh>.
    Found 6-bit register for signal <init_state_r>.
    Found 6-bit register for signal <init_state_r1>.
    Found 1-bit register for signal <mem_init_done_r>.
    Found 1-bit register for signal <write_calib>.
    Found 1-bit register for signal <read_calib>.
    Found 1-bit register for signal <pi_calib_done_r>.
    Found 1-bit register for signal <pi_calib_rank_done_r>.
    Found 14-bit register for signal <pi_phaselock_timer>.
    Found 1-bit register for signal <ddr3_lm_done_r>.
    Found 1-bit register for signal <pi_phase_locked_all_r1>.
    Found 1-bit register for signal <pi_phase_locked_all_r2>.
    Found 1-bit register for signal <pi_phase_locked_all_r3>.
    Found 1-bit register for signal <pi_phase_locked_all_r4>.
    Found 1-bit register for signal <pi_calib_done_r1>.
    Found 4-bit register for signal <phy_int_cs_n>.
    Found 1-bit register for signal <burst_addr_r>.
    Found 9-bit register for signal <stg1_wr_rd_cnt>.
    Found 4-bit register for signal <oclk_wr_cnt>.
    Found 4-bit register for signal <wrcal_wr_cnt>.
    Found 3-bit register for signal <num_reads>.
    Found 8-bit register for signal <wrcal_reads>.
    Found 1-bit register for signal <calib_wrdata_en>.
    Found 1-bit register for signal <extend_cal_pat>.
    Found 1-bit register for signal <first_rdlvl_pat_r>.
    Found 1-bit register for signal <first_wrcal_pat_r>.
    Found 128-bit register for signal <phy_wrdata>.
    Found 1-bit register for signal <phy_ras_n<1>>.
    Found 1-bit register for signal <phy_cas_n<1>>.
    Found 1-bit register for signal <phy_we_n<1>>.
    Found 3-bit register for signal <calib_cmd>.
    Found 6-bit register for signal <calib_data_offset_0>.
    Found 6-bit register for signal <calib_data_offset_1>.
    Found 6-bit register for signal <calib_data_offset_2>.
    Found 1-bit register for signal <calib_ctl_wren>.
    Found 2-bit register for signal <calib_seq>.
    Found 1-bit register for signal <mr2_r<0><1>>.
    Found 1-bit register for signal <mr2_r<0><0>>.
    Found 1-bit register for signal <mr1_r<0><2>>.
    Found 1-bit register for signal <mr1_r<0><1>>.
    Found 1-bit register for signal <mr1_r<0><0>>.
    Found 8-bit register for signal <n1051>.
    Found 12-bit register for signal <n1052>.
    Found 4-bit register for signal <phy_tmp_odt_r>.
    Found 4-bit register for signal <calib_cke>.
    Found 2-bit register for signal <calib_odt>.
    Found 1-bit register for signal <phy_address<14>>.
    Found 1-bit register for signal <phy_address<13>>.
    Found 1-bit register for signal <phy_address<12>>.
    Found 1-bit register for signal <phy_address<11>>.
    Found 1-bit register for signal <phy_address<10>>.
    Found 1-bit register for signal <phy_address<9>>.
    Found 1-bit register for signal <phy_address<8>>.
    Found 1-bit register for signal <phy_address<7>>.
    Found 1-bit register for signal <phy_address<6>>.
    Found 1-bit register for signal <phy_address<5>>.
    Found 1-bit register for signal <phy_address<4>>.
    Found 1-bit register for signal <phy_address<3>>.
    Found 1-bit register for signal <phy_address<2>>.
    Found 1-bit register for signal <phy_address<1>>.
    Found 1-bit register for signal <phy_address<0>>.
    Found 1-bit register for signal <phy_bank<2>>.
    Found 1-bit register for signal <phy_bank<1>>.
    Found 1-bit register for signal <phy_bank<0>>.
    Found 1-bit register for signal <wrcal_final_chk>.
INFO:Xst:1799 - State 011000 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 011100 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 011011 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 011110 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 010111 is never reached in FSM <init_state_r>.
    Found finite state machine <FSM_1> for signal <init_state_r>.
    -----------------------------------------------------------------------
    | States             | 50                                             |
    | Transitions        | 213                                            |
    | Inputs             | 61                                             |
    | Outputs            | 49                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <dqs_asrt_cnt[1]_GND_114_o_add_88_OUT> created at line 1181.
    Found 7-bit adder for signal <cnt_cmd_r[6]_cnt_cmd_r[6]_mux_102_OUT> created at line 1291.
    Found 4-bit adder for signal <cnt_wait[3]_cnt_wait[3]_mux_133_OUT> created at line 1318.
    Found 10-bit adder for signal <cnt_pwron_ce_r[9]_GND_114_o_add_160_OUT> created at line 1401.
    Found 9-bit adder for signal <cnt_pwron_r[8]_GND_114_o_add_165_OUT> created at line 1410.
    Found 8-bit adder for signal <cnt_txpr_r[7]_GND_114_o_add_174_OUT> created at line 1463.
    Found 8-bit adder for signal <cnt_dllk_zqinit_r[7]_cnt_dllk_zqinit_r[7]_mux_187_OUT> created at line 1494.
    Found 2-bit adder for signal <cnt_init_mr_r[1]_GND_114_o_add_194_OUT> created at line 1515.
    Found 2-bit adder for signal <cnt_init_af_r[1]_GND_114_o_add_210_OUT> created at line 1566.
    Found 3-bit adder for signal <reg_ctrl_cnt_r[2]_GND_114_o_add_218_OUT> created at line 1579.
    Found 4-bit adder for signal <num_refresh[3]_GND_114_o_add_232_OUT> created at line 1615.
    Found 14-bit adder for signal <pi_phaselock_timer[13]_GND_114_o_add_346_OUT> created at line 2269.
    Found 2-bit adder for signal <calib_seq[1]_GND_114_o_add_535_OUT> created at line 3331.
    Found 10-bit adder for signal <phy_address[9]_GND_114_o_add_627_OUT> created at line 4449.
    Found 5-bit subtractor for signal <GND_114_o_GND_114_o_sub_75_OUT<4:0>> created at line 1130.
    Found 9-bit subtractor for signal <GND_114_o_GND_114_o_sub_402_OUT<8:0>> created at line 2668.
    Found 4-bit subtractor for signal <GND_114_o_GND_114_o_sub_411_OUT<3:0>> created at line 2679.
    Found 4-bit subtractor for signal <GND_114_o_GND_114_o_sub_419_OUT<3:0>> created at line 2690.
    Found 3-bit subtractor for signal <GND_114_o_GND_114_o_sub_426_OUT<2:0>> created at line 2701.
    Found 8-bit subtractor for signal <GND_114_o_GND_114_o_sub_435_OUT<7:0>> created at line 2724.
    Found 3x2-bit multiplier for signal <n1206> created at line 3301.
    Found 6-bit shifter logical right for signal <rd_data_offset_ranks_0[5]_PWR_103_o_shift_right_506_OUT> created at line 3301
    Found 6-bit shifter logical right for signal <rd_data_offset_ranks_1[5]_PWR_103_o_shift_right_508_OUT> created at line 3302
    Found 6-bit shifter logical right for signal <rd_data_offset_ranks_2[5]_PWR_103_o_shift_right_510_OUT> created at line 3303
    Found 4x3-bit Read Only RAM for signal <cnt_init_mr_r[1]_GND_114_o_wide_mux_604_OUT>
    Found 15-bit 4-to-1 multiplexer for signal <cnt_init_mr_r[1]_load_mr0[14]_wide_mux_605_OUT> created at line 4331.
    Found 2-bit comparator greater for signal <n0404> created at line 1763
    WARNING:Xst:2404 -  FFs/Latches <tg_timer_go<0:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <chip_cnt_r<14:13>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <new_burst_r<0:0>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_ras_n<3><0:0>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_ras_n<2><3:3>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_cas_n<3><2:2>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_cas_n<2><3:3>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_we_n<3><2:2>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_we_n<2><3:3>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_ras_n<0><2:2>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_cas_n<0><0:0>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_we_n<0><0:0>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <calib_cas_slot<1:1>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <calib_cas_slot<1:1>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_data_full_r<0:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplier(s).
	inferred  20 Adder/Subtractor(s).
	inferred 483 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 117 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <mig_7series_v1_9_ddr_phy_init> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_phy_wrcal>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrcal.v".
        TCQ = 100
        nCK_PER_CLK = 4
        CLK_PERIOD = 10000
        DQ_WIDTH = 16
        DQS_CNT_WIDTH = 1
        DQS_WIDTH = 2
        DRAM_WIDTH = 8
        PRE_REV3ES = "OFF"
        SIM_CAL_OPTION = "NONE"
    Set property "syn_maxfan = 10" for signal <wrcal_dqs_cnt_r>.
    Set property "KEEP = TRUE" for signal <wrcal_dqs_cnt_r>.
    Set property "MAX_FANOUT = 10" for signal <wrcal_dqs_cnt_r>.
WARNING:Xst:647 - Input <dqsfound_retry_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dbg_phy_wrcal<99:73>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dbg_phy_wrcal<16:14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dbg_phy_wrcal<12:9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <i<1:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <early2_match_fall3_r<0>> equivalent to <pat_match_fall3_r<0>> has been removed
    Register <early2_match_fall2_r<6>> equivalent to <pat_match_fall2_r<6>> has been removed
    Register <early1_match_fall2_r<1>> equivalent to <pat_match_fall2_r<1>> has been removed
    Register <early2_match_rise2_r<4>> equivalent to <pat_match_rise2_r<4>> has been removed
    Register <early1_match_rise2_r<4>> equivalent to <pat_match_rise2_r<4>> has been removed
    Register <early2_match_rise1_r<5>> equivalent to <early1_match_rise1_r<5>> has been removed
    Register <early2_match_rise2_r<3>> equivalent to <early1_match_rise2_r<3>> has been removed
    Register <early2_match_rise2_r<7>> equivalent to <early1_match_rise2_r<7>> has been removed
    Register <early2_match_rise1_r<1>> equivalent to <early1_match_rise1_r<1>> has been removed
    Register <early1_match_rise3_r<6>> equivalent to <pat_match_rise3_r<6>> has been removed
    Register <early2_match_fall0_r<0>> equivalent to <pat_match_fall0_r<0>> has been removed
    Register <early1_match_rise3_r<2>> equivalent to <pat_match_rise3_r<2>> has been removed
    Register <early2_match_fall3_r<3>> equivalent to <pat_match_fall3_r<3>> has been removed
    Register <early1_match_fall3_r<3>> equivalent to <pat_match_fall3_r<3>> has been removed
    Register <early2_match_rise2_r<6>> equivalent to <early1_match_rise2_r<6>> has been removed
    Register <early2_match_fall1_r<4>> equivalent to <early1_match_fall1_r<4>> has been removed
    Register <early2_match_fall1_r<7>> equivalent to <pat_match_fall1_r<7>> has been removed
    Register <early2_match_fall3_r<2>> equivalent to <pat_match_fall3_r<2>> has been removed
    Register <early1_match_rise3_r<4>> equivalent to <pat_match_rise3_r<4>> has been removed
    Register <early2_match_rise3_r<5>> equivalent to <early1_match_rise3_r<5>> has been removed
    Register <early1_match_fall0_r<3>> equivalent to <pat_match_fall0_r<3>> has been removed
    Register <early2_match_rise0_r<0>> equivalent to <pat_match_rise0_r<0>> has been removed
    Register <early2_match_rise3_r<7>> equivalent to <pat_match_rise3_r<7>> has been removed
    Register <early1_match_rise3_r<7>> equivalent to <pat_match_rise3_r<7>> has been removed
    Register <early1_match_fall2_r<0>> equivalent to <pat_match_fall2_r<0>> has been removed
    Register <early2_match_rise0_r<2>> equivalent to <pat_match_rise0_r<2>> has been removed
    Register <early1_match_rise0_r<3>> equivalent to <pat_match_rise0_r<3>> has been removed
    Register <early1_match_rise0_r<1>> equivalent to <pat_match_rise0_r<1>> has been removed
    Register <early2_match_rise1_r<6>> equivalent to <pat_match_rise1_r<6>> has been removed
    Register <early2_match_fall0_r<6>> equivalent to <pat_match_fall0_r<6>> has been removed
    Register <early2_match_rise2_r<0>> equivalent to <pat_match_rise2_r<0>> has been removed
    Register <early1_match_rise2_r<0>> equivalent to <pat_match_rise2_r<0>> has been removed
    Register <early2_match_rise0_r<6>> equivalent to <pat_match_rise0_r<6>> has been removed
    Register <early1_match_fall0_r<7>> equivalent to <pat_match_fall0_r<7>> has been removed
    Register <early2_match_rise0_r<4>> equivalent to <pat_match_rise0_r<4>> has been removed
    Register <early2_match_fall3_r<7>> equivalent to <pat_match_fall3_r<7>> has been removed
    Register <early1_match_fall3_r<7>> equivalent to <pat_match_fall3_r<7>> has been removed
    Register <early1_match_rise0_r<5>> equivalent to <pat_match_rise0_r<5>> has been removed
    Register <early2_match_fall1_r<1>> equivalent to <early1_match_fall1_r<1>> has been removed
    Register <early2_match_fall1_r<2>> equivalent to <pat_match_fall1_r<2>> has been removed
    Register <early1_match_rise0_r<7>> equivalent to <pat_match_rise0_r<7>> has been removed
    Register <early2_match_rise1_r<2>> equivalent to <pat_match_rise1_r<2>> has been removed
    Register <early2_match_fall1_r<5>> equivalent to <early1_match_fall1_r<5>> has been removed
    Register <early2_match_fall3_r<4>> equivalent to <pat_match_fall3_r<4>> has been removed
    Register <early2_match_fall1_r<6>> equivalent to <pat_match_fall1_r<6>> has been removed
    Register <early1_match_rise3_r<0>> equivalent to <pat_match_rise3_r<0>> has been removed
    Register <early2_match_rise3_r<3>> equivalent to <pat_match_rise3_r<3>> has been removed
    Register <early1_match_rise3_r<3>> equivalent to <pat_match_rise3_r<3>> has been removed
    Register <early2_match_rise3_r<1>> equivalent to <early1_match_rise3_r<1>> has been removed
    Register <po_stg2_wrcal_cnt> equivalent to <rd_mux_sel_r> has been removed
    Register <early1_match_rise2_r<5>> equivalent to <pat_match_rise2_r<5>> has been removed
    Register <early2_match_fall1_r<3>> equivalent to <pat_match_fall1_r<3>> has been removed
    Register <early2_match_fall3_r<5>> equivalent to <early1_match_fall3_r<5>> has been removed
    Register <early1_match_fall2_r<4>> equivalent to <pat_match_fall2_r<4>> has been removed
    Register <early2_match_rise1_r<0>> equivalent to <early1_match_rise1_r<0>> has been removed
    Register <early2_match_fall1_r<0>> equivalent to <early1_match_fall1_r<0>> has been removed
    Register <early2_match_fall2_r<3>> equivalent to <early1_match_fall2_r<3>> has been removed
    Register <early2_match_rise1_r<3>> equivalent to <pat_match_rise1_r<3>> has been removed
    Register <early2_match_rise1_r<4>> equivalent to <early1_match_rise1_r<4>> has been removed
    Register <early1_match_rise2_r<1>> equivalent to <pat_match_rise2_r<1>> has been removed
    Register <early1_match_fall0_r<1>> equivalent to <pat_match_fall0_r<1>> has been removed
    Register <early1_match_fall2_r<5>> equivalent to <pat_match_fall2_r<5>> has been removed
    Register <early2_match_fall0_r<2>> equivalent to <pat_match_fall0_r<2>> has been removed
    Register <early2_match_rise1_r<7>> equivalent to <pat_match_rise1_r<7>> has been removed
    Register <early2_match_fall0_r<4>> equivalent to <pat_match_fall0_r<4>> has been removed
    Register <early2_match_rise2_r<2>> equivalent to <early1_match_rise2_r<2>> has been removed
    Register <early2_match_fall2_r<2>> equivalent to <pat_match_fall2_r<2>> has been removed
    Register <early2_match_fall2_r<7>> equivalent to <early1_match_fall2_r<7>> has been removed
    Register <early2_match_fall3_r<6>> equivalent to <pat_match_fall3_r<6>> has been removed
    Register <early2_match_fall3_r<1>> equivalent to <early1_match_fall3_r<1>> has been removed
    Register <early1_match_fall0_r<5>> equivalent to <pat_match_fall0_r<5>> has been removed
    Found 1-bit register for signal <wrlvl_byte_done_r>.
    Found 1-bit register for signal <wrcal_sanity_chk_r>.
    Found 6-bit register for signal <n0800[5:0]>.
    Found 12-bit register for signal <n0802[11:0]>.
    Found 2-bit register for signal <rd_mux_sel_r>.
    Found 1-bit register for signal <mux_rd_rise0_r<0>>.
    Found 1-bit register for signal <mux_rd_fall0_r<0>>.
    Found 1-bit register for signal <mux_rd_rise1_r<0>>.
    Found 1-bit register for signal <mux_rd_fall1_r<0>>.
    Found 1-bit register for signal <mux_rd_rise2_r<0>>.
    Found 1-bit register for signal <mux_rd_fall2_r<0>>.
    Found 1-bit register for signal <mux_rd_rise3_r<0>>.
    Found 1-bit register for signal <mux_rd_fall3_r<0>>.
    Found 1-bit register for signal <mux_rd_rise0_r<1>>.
    Found 1-bit register for signal <mux_rd_fall0_r<1>>.
    Found 1-bit register for signal <mux_rd_rise1_r<1>>.
    Found 1-bit register for signal <mux_rd_fall1_r<1>>.
    Found 1-bit register for signal <mux_rd_rise2_r<1>>.
    Found 1-bit register for signal <mux_rd_fall2_r<1>>.
    Found 1-bit register for signal <mux_rd_rise3_r<1>>.
    Found 1-bit register for signal <mux_rd_fall3_r<1>>.
    Found 1-bit register for signal <mux_rd_rise0_r<2>>.
    Found 1-bit register for signal <mux_rd_fall0_r<2>>.
    Found 1-bit register for signal <mux_rd_rise1_r<2>>.
    Found 1-bit register for signal <mux_rd_fall1_r<2>>.
    Found 1-bit register for signal <mux_rd_rise2_r<2>>.
    Found 1-bit register for signal <mux_rd_fall2_r<2>>.
    Found 1-bit register for signal <mux_rd_rise3_r<2>>.
    Found 1-bit register for signal <mux_rd_fall3_r<2>>.
    Found 1-bit register for signal <mux_rd_rise0_r<3>>.
    Found 1-bit register for signal <mux_rd_fall0_r<3>>.
    Found 1-bit register for signal <mux_rd_rise1_r<3>>.
    Found 1-bit register for signal <mux_rd_fall1_r<3>>.
    Found 1-bit register for signal <mux_rd_rise2_r<3>>.
    Found 1-bit register for signal <mux_rd_fall2_r<3>>.
    Found 1-bit register for signal <mux_rd_rise3_r<3>>.
    Found 1-bit register for signal <mux_rd_fall3_r<3>>.
    Found 1-bit register for signal <mux_rd_rise0_r<4>>.
    Found 1-bit register for signal <mux_rd_fall0_r<4>>.
    Found 1-bit register for signal <mux_rd_rise1_r<4>>.
    Found 1-bit register for signal <mux_rd_fall1_r<4>>.
    Found 1-bit register for signal <mux_rd_rise2_r<4>>.
    Found 1-bit register for signal <mux_rd_fall2_r<4>>.
    Found 1-bit register for signal <mux_rd_rise3_r<4>>.
    Found 1-bit register for signal <mux_rd_fall3_r<4>>.
    Found 1-bit register for signal <mux_rd_rise0_r<5>>.
    Found 1-bit register for signal <mux_rd_fall0_r<5>>.
    Found 1-bit register for signal <mux_rd_rise1_r<5>>.
    Found 1-bit register for signal <mux_rd_fall1_r<5>>.
    Found 1-bit register for signal <mux_rd_rise2_r<5>>.
    Found 1-bit register for signal <mux_rd_fall2_r<5>>.
    Found 1-bit register for signal <mux_rd_rise3_r<5>>.
    Found 1-bit register for signal <mux_rd_fall3_r<5>>.
    Found 1-bit register for signal <mux_rd_rise0_r<6>>.
    Found 1-bit register for signal <mux_rd_fall0_r<6>>.
    Found 1-bit register for signal <mux_rd_rise1_r<6>>.
    Found 1-bit register for signal <mux_rd_fall1_r<6>>.
    Found 1-bit register for signal <mux_rd_rise2_r<6>>.
    Found 1-bit register for signal <mux_rd_fall2_r<6>>.
    Found 1-bit register for signal <mux_rd_rise3_r<6>>.
    Found 1-bit register for signal <mux_rd_fall3_r<6>>.
    Found 1-bit register for signal <mux_rd_rise0_r<7>>.
    Found 1-bit register for signal <mux_rd_fall0_r<7>>.
    Found 1-bit register for signal <mux_rd_rise1_r<7>>.
    Found 1-bit register for signal <mux_rd_fall1_r<7>>.
    Found 1-bit register for signal <mux_rd_rise2_r<7>>.
    Found 1-bit register for signal <mux_rd_fall2_r<7>>.
    Found 1-bit register for signal <mux_rd_rise3_r<7>>.
    Found 1-bit register for signal <mux_rd_fall3_r<7>>.
    Found 1-bit register for signal <wrcal_prech_req>.
    Found 1-bit register for signal <sr_rise0_r<0>>.
    Found 1-bit register for signal <sr_fall0_r<0>>.
    Found 1-bit register for signal <sr_rise1_r<0>>.
    Found 1-bit register for signal <sr_fall1_r<0>>.
    Found 1-bit register for signal <sr_rise2_r<0>>.
    Found 1-bit register for signal <sr_fall2_r<0>>.
    Found 1-bit register for signal <sr_rise3_r<0>>.
    Found 1-bit register for signal <sr_fall3_r<0>>.
    Found 1-bit register for signal <sr_rise0_r<1>>.
    Found 1-bit register for signal <sr_fall0_r<1>>.
    Found 1-bit register for signal <sr_rise1_r<1>>.
    Found 1-bit register for signal <sr_fall1_r<1>>.
    Found 1-bit register for signal <sr_rise2_r<1>>.
    Found 1-bit register for signal <sr_fall2_r<1>>.
    Found 1-bit register for signal <sr_rise3_r<1>>.
    Found 1-bit register for signal <sr_fall3_r<1>>.
    Found 1-bit register for signal <sr_rise0_r<2>>.
    Found 1-bit register for signal <sr_fall0_r<2>>.
    Found 1-bit register for signal <sr_rise1_r<2>>.
    Found 1-bit register for signal <sr_fall1_r<2>>.
    Found 1-bit register for signal <sr_rise2_r<2>>.
    Found 1-bit register for signal <sr_fall2_r<2>>.
    Found 1-bit register for signal <sr_rise3_r<2>>.
    Found 1-bit register for signal <sr_fall3_r<2>>.
    Found 1-bit register for signal <sr_rise0_r<3>>.
    Found 1-bit register for signal <sr_fall0_r<3>>.
    Found 1-bit register for signal <sr_rise1_r<3>>.
    Found 1-bit register for signal <sr_fall1_r<3>>.
    Found 1-bit register for signal <sr_rise2_r<3>>.
    Found 1-bit register for signal <sr_fall2_r<3>>.
    Found 1-bit register for signal <sr_rise3_r<3>>.
    Found 1-bit register for signal <sr_fall3_r<3>>.
    Found 1-bit register for signal <sr_rise0_r<4>>.
    Found 1-bit register for signal <sr_fall0_r<4>>.
    Found 1-bit register for signal <sr_rise1_r<4>>.
    Found 1-bit register for signal <sr_fall1_r<4>>.
    Found 1-bit register for signal <sr_rise2_r<4>>.
    Found 1-bit register for signal <sr_fall2_r<4>>.
    Found 1-bit register for signal <sr_rise3_r<4>>.
    Found 1-bit register for signal <sr_fall3_r<4>>.
    Found 1-bit register for signal <sr_rise0_r<5>>.
    Found 1-bit register for signal <sr_fall0_r<5>>.
    Found 1-bit register for signal <sr_rise1_r<5>>.
    Found 1-bit register for signal <sr_fall1_r<5>>.
    Found 1-bit register for signal <sr_rise2_r<5>>.
    Found 1-bit register for signal <sr_fall2_r<5>>.
    Found 1-bit register for signal <sr_rise3_r<5>>.
    Found 1-bit register for signal <sr_fall3_r<5>>.
    Found 1-bit register for signal <sr_rise0_r<6>>.
    Found 1-bit register for signal <sr_fall0_r<6>>.
    Found 1-bit register for signal <sr_rise1_r<6>>.
    Found 1-bit register for signal <sr_fall1_r<6>>.
    Found 1-bit register for signal <sr_rise2_r<6>>.
    Found 1-bit register for signal <sr_fall2_r<6>>.
    Found 1-bit register for signal <sr_rise3_r<6>>.
    Found 1-bit register for signal <sr_fall3_r<6>>.
    Found 1-bit register for signal <sr_rise0_r<7>>.
    Found 1-bit register for signal <sr_fall0_r<7>>.
    Found 1-bit register for signal <sr_rise1_r<7>>.
    Found 1-bit register for signal <sr_fall1_r<7>>.
    Found 1-bit register for signal <sr_rise2_r<7>>.
    Found 1-bit register for signal <sr_fall2_r<7>>.
    Found 1-bit register for signal <sr_rise3_r<7>>.
    Found 1-bit register for signal <sr_fall3_r<7>>.
    Found 1-bit register for signal <rd_active_r>.
    Found 1-bit register for signal <rd_active_r1>.
    Found 1-bit register for signal <rd_active_r2>.
    Found 1-bit register for signal <rd_active_r3>.
    Found 1-bit register for signal <pat_match_rise0_r<0>>.
    Found 1-bit register for signal <pat_match_fall0_r<0>>.
    Found 1-bit register for signal <pat_match_rise1_r<0>>.
    Found 1-bit register for signal <pat_match_fall1_r<0>>.
    Found 1-bit register for signal <pat_match_rise2_r<0>>.
    Found 1-bit register for signal <pat_match_fall2_r<0>>.
    Found 1-bit register for signal <pat_match_rise3_r<0>>.
    Found 1-bit register for signal <pat_match_fall3_r<0>>.
    Found 1-bit register for signal <early1_match_rise0_r<0>>.
    Found 1-bit register for signal <early1_match_fall0_r<0>>.
    Found 1-bit register for signal <early1_match_rise1_r<0>>.
    Found 1-bit register for signal <early1_match_fall1_r<0>>.
    Found 1-bit register for signal <early1_match_fall3_r<0>>.
    Found 1-bit register for signal <early2_match_fall2_r<0>>.
    Found 1-bit register for signal <early2_match_rise3_r<0>>.
    Found 1-bit register for signal <pat_match_rise0_r<1>>.
    Found 1-bit register for signal <pat_match_fall0_r<1>>.
    Found 1-bit register for signal <pat_match_rise1_r<1>>.
    Found 1-bit register for signal <pat_match_fall1_r<1>>.
    Found 1-bit register for signal <pat_match_rise2_r<1>>.
    Found 1-bit register for signal <pat_match_fall2_r<1>>.
    Found 1-bit register for signal <pat_match_rise3_r<1>>.
    Found 1-bit register for signal <pat_match_fall3_r<1>>.
    Found 1-bit register for signal <early1_match_rise1_r<1>>.
    Found 1-bit register for signal <early1_match_fall1_r<1>>.
    Found 1-bit register for signal <early1_match_rise3_r<1>>.
    Found 1-bit register for signal <early1_match_fall3_r<1>>.
    Found 1-bit register for signal <early2_match_rise0_r<1>>.
    Found 1-bit register for signal <early2_match_fall0_r<1>>.
    Found 1-bit register for signal <early2_match_rise2_r<1>>.
    Found 1-bit register for signal <early2_match_fall2_r<1>>.
    Found 1-bit register for signal <pat_match_rise0_r<2>>.
    Found 1-bit register for signal <pat_match_fall0_r<2>>.
    Found 1-bit register for signal <pat_match_rise1_r<2>>.
    Found 1-bit register for signal <pat_match_fall1_r<2>>.
    Found 1-bit register for signal <pat_match_rise2_r<2>>.
    Found 1-bit register for signal <pat_match_fall2_r<2>>.
    Found 1-bit register for signal <pat_match_rise3_r<2>>.
    Found 1-bit register for signal <pat_match_fall3_r<2>>.
    Found 1-bit register for signal <early1_match_rise0_r<2>>.
    Found 1-bit register for signal <early1_match_fall0_r<2>>.
    Found 1-bit register for signal <early1_match_rise1_r<2>>.
    Found 1-bit register for signal <early1_match_fall1_r<2>>.
    Found 1-bit register for signal <early1_match_rise2_r<2>>.
    Found 1-bit register for signal <early1_match_fall2_r<2>>.
    Found 1-bit register for signal <early1_match_fall3_r<2>>.
    Found 1-bit register for signal <early2_match_rise3_r<2>>.
    Found 1-bit register for signal <pat_match_rise0_r<3>>.
    Found 1-bit register for signal <pat_match_fall0_r<3>>.
    Found 1-bit register for signal <pat_match_rise1_r<3>>.
    Found 1-bit register for signal <pat_match_fall1_r<3>>.
    Found 1-bit register for signal <pat_match_rise2_r<3>>.
    Found 1-bit register for signal <pat_match_fall2_r<3>>.
    Found 1-bit register for signal <pat_match_rise3_r<3>>.
    Found 1-bit register for signal <pat_match_fall3_r<3>>.
    Found 1-bit register for signal <early1_match_rise1_r<3>>.
    Found 1-bit register for signal <early1_match_fall1_r<3>>.
    Found 1-bit register for signal <early1_match_rise2_r<3>>.
    Found 1-bit register for signal <early1_match_fall2_r<3>>.
    Found 1-bit register for signal <early2_match_rise0_r<3>>.
    Found 1-bit register for signal <early2_match_fall0_r<3>>.
    Found 1-bit register for signal <pat_match_rise0_r<4>>.
    Found 1-bit register for signal <pat_match_fall0_r<4>>.
    Found 1-bit register for signal <pat_match_rise1_r<4>>.
    Found 1-bit register for signal <pat_match_fall1_r<4>>.
    Found 1-bit register for signal <pat_match_rise2_r<4>>.
    Found 1-bit register for signal <pat_match_fall2_r<4>>.
    Found 1-bit register for signal <pat_match_rise3_r<4>>.
    Found 1-bit register for signal <pat_match_fall3_r<4>>.
    Found 1-bit register for signal <early1_match_rise0_r<4>>.
    Found 1-bit register for signal <early1_match_fall0_r<4>>.
    Found 1-bit register for signal <early1_match_rise1_r<4>>.
    Found 1-bit register for signal <early1_match_fall1_r<4>>.
    Found 1-bit register for signal <early1_match_fall3_r<4>>.
    Found 1-bit register for signal <early2_match_fall2_r<4>>.
    Found 1-bit register for signal <early2_match_rise3_r<4>>.
    Found 1-bit register for signal <pat_match_rise0_r<5>>.
    Found 1-bit register for signal <pat_match_fall0_r<5>>.
    Found 1-bit register for signal <pat_match_rise1_r<5>>.
    Found 1-bit register for signal <pat_match_fall1_r<5>>.
    Found 1-bit register for signal <pat_match_rise2_r<5>>.
    Found 1-bit register for signal <pat_match_fall2_r<5>>.
    Found 1-bit register for signal <pat_match_rise3_r<5>>.
    Found 1-bit register for signal <pat_match_fall3_r<5>>.
    Found 1-bit register for signal <early1_match_rise1_r<5>>.
    Found 1-bit register for signal <early1_match_fall1_r<5>>.
    Found 1-bit register for signal <early1_match_rise3_r<5>>.
    Found 1-bit register for signal <early1_match_fall3_r<5>>.
    Found 1-bit register for signal <early2_match_rise0_r<5>>.
    Found 1-bit register for signal <early2_match_fall0_r<5>>.
    Found 1-bit register for signal <early2_match_rise2_r<5>>.
    Found 1-bit register for signal <early2_match_fall2_r<5>>.
    Found 1-bit register for signal <pat_match_rise0_r<6>>.
    Found 1-bit register for signal <pat_match_fall0_r<6>>.
    Found 1-bit register for signal <pat_match_rise1_r<6>>.
    Found 1-bit register for signal <pat_match_fall1_r<6>>.
    Found 1-bit register for signal <pat_match_rise2_r<6>>.
    Found 1-bit register for signal <pat_match_fall2_r<6>>.
    Found 1-bit register for signal <pat_match_rise3_r<6>>.
    Found 1-bit register for signal <pat_match_fall3_r<6>>.
    Found 1-bit register for signal <early1_match_rise0_r<6>>.
    Found 1-bit register for signal <early1_match_fall0_r<6>>.
    Found 1-bit register for signal <early1_match_rise1_r<6>>.
    Found 1-bit register for signal <early1_match_fall1_r<6>>.
    Found 1-bit register for signal <early1_match_rise2_r<6>>.
    Found 1-bit register for signal <early1_match_fall2_r<6>>.
    Found 1-bit register for signal <early1_match_fall3_r<6>>.
    Found 1-bit register for signal <early2_match_rise3_r<6>>.
    Found 1-bit register for signal <pat_match_rise0_r<7>>.
    Found 1-bit register for signal <pat_match_fall0_r<7>>.
    Found 1-bit register for signal <pat_match_rise1_r<7>>.
    Found 1-bit register for signal <pat_match_fall1_r<7>>.
    Found 1-bit register for signal <pat_match_rise2_r<7>>.
    Found 1-bit register for signal <pat_match_fall2_r<7>>.
    Found 1-bit register for signal <pat_match_rise3_r<7>>.
    Found 1-bit register for signal <pat_match_fall3_r<7>>.
    Found 1-bit register for signal <early1_match_rise1_r<7>>.
    Found 1-bit register for signal <early1_match_fall1_r<7>>.
    Found 1-bit register for signal <early1_match_rise2_r<7>>.
    Found 1-bit register for signal <early1_match_fall2_r<7>>.
    Found 1-bit register for signal <early2_match_rise0_r<7>>.
    Found 1-bit register for signal <early2_match_fall0_r<7>>.
    Found 1-bit register for signal <pat_match_rise0_and_r>.
    Found 1-bit register for signal <pat_match_fall0_and_r>.
    Found 1-bit register for signal <pat_match_rise1_and_r>.
    Found 1-bit register for signal <pat_match_fall1_and_r>.
    Found 1-bit register for signal <pat_match_rise2_and_r>.
    Found 1-bit register for signal <pat_match_fall2_and_r>.
    Found 1-bit register for signal <pat_match_rise3_and_r>.
    Found 1-bit register for signal <pat_match_fall3_and_r>.
    Found 1-bit register for signal <pat_data_match_r>.
    Found 1-bit register for signal <pat_data_match_valid_r>.
    Found 1-bit register for signal <early1_match_rise0_and_r>.
    Found 1-bit register for signal <early1_match_fall0_and_r>.
    Found 1-bit register for signal <early1_match_rise1_and_r>.
    Found 1-bit register for signal <early1_match_fall1_and_r>.
    Found 1-bit register for signal <early1_match_rise2_and_r>.
    Found 1-bit register for signal <early1_match_fall2_and_r>.
    Found 1-bit register for signal <early1_match_rise3_and_r>.
    Found 1-bit register for signal <early1_match_fall3_and_r>.
    Found 1-bit register for signal <early1_data_match_r>.
    Found 1-bit register for signal <early2_match_rise0_and_r>.
    Found 1-bit register for signal <early2_match_fall0_and_r>.
    Found 1-bit register for signal <early2_match_rise1_and_r>.
    Found 1-bit register for signal <early2_match_fall1_and_r>.
    Found 1-bit register for signal <early2_match_rise2_and_r>.
    Found 1-bit register for signal <early2_match_fall2_and_r>.
    Found 1-bit register for signal <early2_match_rise3_and_r>.
    Found 1-bit register for signal <early2_match_fall3_and_r>.
    Found 1-bit register for signal <early2_data_match_r>.
    Found 1-bit register for signal <wrcal_pat_resume_r1>.
    Found 1-bit register for signal <wrcal_pat_resume_r2>.
    Found 1-bit register for signal <wrcal_pat_resume>.
    Found 4-bit register for signal <tap_inc_wait_cnt>.
    Found 5-bit register for signal <not_empty_wait_cnt>.
    Found 3-bit register for signal <cal2_state_r1<2:0>>.
    Found 2-bit register for signal <wrcal_dqs_cnt_r>.
    Found 1-bit register for signal <cal2_done_r>.
    Found 1-bit register for signal <cal2_prech_req_r>.
    Found 4-bit register for signal <cal2_state_r>.
    Found 1-bit register for signal <wrcal_pat_err>.
    Found 1-bit register for signal <wrcal_pat_resume_r>.
    Found 1-bit register for signal <wrcal_act_req>.
    Found 1-bit register for signal <cal2_if_reset>.
    Found 1-bit register for signal <temp_wrcal_done>.
    Found 1-bit register for signal <wrlvl_byte_redo>.
    Found 1-bit register for signal <early1_data>.
    Found 1-bit register for signal <early2_data>.
    Found 1-bit register for signal <idelay_ld>.
    Found 1-bit register for signal <idelay_ld_done>.
    Found 1-bit register for signal <wrcal_sanity_chk_done>.
    Found 1-bit register for signal <wrcal_sanity_chk_err>.
    Found 1-bit register for signal <cal2_done_r1>.
    Found 1-bit register for signal <wrcal_done>.
    Found finite state machine <FSM_2> for signal <cal2_state_r>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 32                                             |
    | Inputs             | 16                                             |
    | Outputs            | 14                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <n0826> created at line 430.
    Found 5-bit adder for signal <n0827> created at line 430.
    Found 5-bit adder for signal <n0828> created at line 430.
    Found 5-bit adder for signal <n0829> created at line 430.
    Found 5-bit adder for signal <n0830> created at line 430.
    Found 5-bit adder for signal <n0831> created at line 430.
    Found 5-bit adder for signal <n0832> created at line 430.
    Found 4-bit adder for signal <tap_inc_wait_cnt[3]_GND_116_o_add_425_OUT> created at line 1053.
    Found 5-bit adder for signal <not_empty_wait_cnt[4]_GND_116_o_add_431_OUT> created at line 1062.
    Found 2-bit adder for signal <wrcal_dqs_cnt_r[1]_GND_116_o_add_456_OUT> created at line 1239.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_rise0[15]_Mux_40_o> created at line 430.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_fall0[15]_Mux_41_o> created at line 431.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_rise1[15]_Mux_42_o> created at line 432.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_fall1[15]_Mux_43_o> created at line 433.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_rise2[15]_Mux_44_o> created at line 434.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_fall2[15]_Mux_45_o> created at line 435.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_rise3[15]_Mux_46_o> created at line 436.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_fall3[15]_Mux_47_o> created at line 437.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[15]_Mux_50_o> created at line 430.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[15]_Mux_52_o> created at line 431.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[15]_Mux_54_o> created at line 432.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[15]_Mux_56_o> created at line 433.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise2[15]_Mux_58_o> created at line 434.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall2[15]_Mux_60_o> created at line 435.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise3[15]_Mux_62_o> created at line 436.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall3[15]_Mux_64_o> created at line 437.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[15]_Mux_67_o> created at line 430.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[15]_Mux_69_o> created at line 431.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[15]_Mux_71_o> created at line 432.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[15]_Mux_73_o> created at line 433.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise2[15]_Mux_75_o> created at line 434.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall2[15]_Mux_77_o> created at line 435.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise3[15]_Mux_79_o> created at line 436.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall3[15]_Mux_81_o> created at line 437.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[15]_Mux_84_o> created at line 430.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[15]_Mux_86_o> created at line 431.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[15]_Mux_88_o> created at line 432.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[15]_Mux_90_o> created at line 433.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise2[15]_Mux_92_o> created at line 434.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall2[15]_Mux_94_o> created at line 435.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise3[15]_Mux_96_o> created at line 436.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall3[15]_Mux_98_o> created at line 437.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[15]_Mux_101_o> created at line 430.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[15]_Mux_103_o> created at line 431.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[15]_Mux_105_o> created at line 432.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[15]_Mux_107_o> created at line 433.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise2[15]_Mux_109_o> created at line 434.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall2[15]_Mux_111_o> created at line 435.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise3[15]_Mux_113_o> created at line 436.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall3[15]_Mux_115_o> created at line 437.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[15]_Mux_118_o> created at line 430.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[15]_Mux_120_o> created at line 431.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[15]_Mux_122_o> created at line 432.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[15]_Mux_124_o> created at line 433.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise2[15]_Mux_126_o> created at line 434.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall2[15]_Mux_128_o> created at line 435.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise3[15]_Mux_130_o> created at line 436.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall3[15]_Mux_132_o> created at line 437.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[15]_Mux_135_o> created at line 430.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[15]_Mux_137_o> created at line 431.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[15]_Mux_139_o> created at line 432.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[15]_Mux_141_o> created at line 433.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise2[15]_Mux_143_o> created at line 434.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall2[15]_Mux_145_o> created at line 435.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise3[15]_Mux_147_o> created at line 436.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall3[15]_Mux_149_o> created at line 437.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[15]_Mux_152_o> created at line 430.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[15]_Mux_154_o> created at line 431.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[15]_Mux_156_o> created at line 432.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[15]_Mux_158_o> created at line 433.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise2[15]_Mux_160_o> created at line 434.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall2[15]_Mux_162_o> created at line 435.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise3[15]_Mux_164_o> created at line 436.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall3[15]_Mux_166_o> created at line 437.
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred 338 D-type flip-flop(s).
	inferred  68 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mig_7series_v1_9_ddr_phy_wrcal> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_phy_wrlvl>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_wrlvl.v".
        TCQ = 100
        DQS_CNT_WIDTH = 1
        DQ_WIDTH = 16
        DQS_WIDTH = 2
        DRAM_WIDTH = 8
        RANKS = 1
        nCK_PER_CLK = 4
        CLK_PERIOD = 10000
        SIM_CAL_OPTION = "NONE"
    Set property "syn_maxfan = 2" for signal <dqs_po_dec_done>.
    Set property "KEEP = TRUE" for signal <dqs_po_dec_done>.
    Set property "MAX_FANOUT = 2" for signal <dqs_po_dec_done>.
    Set property "syn_maxfan = 2" for signal <wr_level_done>.
    Set property "KEEP = TRUE" for signal <wr_level_done>.
    Set property "MAX_FANOUT = 2" for signal <wr_level_done>.
WARNING:Xst:647 - Input <oclkdelay_calib_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dbg_phy_wrlvl<255:157>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <dqs_wl_po_en_stg2_c> equivalent to <dqs_wl_po_stg2_c_incdec> has been removed
    Found 1-bit register for signal <phy_ctl_ready_r2>.
    Found 1-bit register for signal <phy_ctl_ready_r3>.
    Found 1-bit register for signal <phy_ctl_ready_r4>.
    Found 1-bit register for signal <phy_ctl_ready_r5>.
    Found 1-bit register for signal <phy_ctl_ready_r6>.
    Found 1-bit register for signal <wrlvl_byte_redo_r>.
    Found 1-bit register for signal <wrlvl_final_r>.
    Found 1-bit register for signal <wr_level_done>.
    Found 1-bit register for signal <wrlvl_tap_done_r>.
    Found 4-bit register for signal <wait_cnt>.
    Found 9-bit register for signal <po_rdval_cnt>.
    Found 1-bit register for signal <po_cnt_dec>.
    Found 1-bit register for signal <po_dec_done>.
    Found 1-bit register for signal <dqs_po_dec_done>.
    Found 1-bit register for signal <wr_level_done_r1>.
    Found 1-bit register for signal <wr_level_done_r2>.
    Found 1-bit register for signal <wr_level_done_r3>.
    Found 1-bit register for signal <wr_level_done_r4>.
    Found 1-bit register for signal <wr_level_done_r5>.
    Found 6-bit register for signal <wl_po_coarse_cnt>.
    Found 12-bit register for signal <wl_po_fine_cnt>.
    Found 1-bit register for signal <done_dqs_dec>.
    Found 1-bit register for signal <wrlvl_byte_done>.
    Found 6-bit register for signal <n0647[5:0]>.
    Found 12-bit register for signal <n0651[11:0]>.
    Found 6-bit register for signal <n0648[5:0]>.
    Found 12-bit register for signal <n0652[11:0]>.
    Found 12-bit register for signal <n0653[11:0]>.
    Found 1-bit register for signal <final_val<0><5>>.
    Found 1-bit register for signal <final_val<0><4>>.
    Found 1-bit register for signal <final_val<0><3>>.
    Found 1-bit register for signal <final_val<0><2>>.
    Found 1-bit register for signal <final_val<0><1>>.
    Found 1-bit register for signal <final_val<0><0>>.
    Found 1-bit register for signal <final_val<1><5>>.
    Found 1-bit register for signal <final_val<1><4>>.
    Found 1-bit register for signal <final_val<1><3>>.
    Found 1-bit register for signal <final_val<1><2>>.
    Found 1-bit register for signal <final_val<1><1>>.
    Found 1-bit register for signal <final_val<1><0>>.
    Found 1-bit register for signal <dqs_po_stg2_f_incdec>.
    Found 1-bit register for signal <dqs_po_en_stg2_f>.
    Found 1-bit register for signal <dqs_wl_po_stg2_c_incdec>.
    Found 1-bit register for signal <rd_data_rise_wl_r<0>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<1>>.
    Found 2-bit register for signal <rd_data_previous_r>.
    Found 4-bit register for signal <stable_cnt>.
    Found 1-bit register for signal <flag_ck_negedge>.
    Found 1-bit register for signal <flag_init>.
    Found 2-bit register for signal <rd_data_edge_detect_r>.
    Found 1-bit register for signal <wr_level_start_r>.
    Found 4-bit register for signal <incdec_wait_cnt>.
    Found 1-bit register for signal <wrlvl_err>.
    Found 1-bit register for signal <wr_level_done_r>.
    Found 1-bit register for signal <wrlvl_rank_done_r>.
    Found 2-bit register for signal <dqs_count_r>.
    Found 1-bit register for signal <dq_cnt_inc>.
    Found 2-bit register for signal <rank_cnt_r>.
    Found 5-bit register for signal <wl_state_r>.
    Found 5-bit register for signal <wl_state_r1>.
    Found 1-bit register for signal <inhibit_edge_detect_r>.
    Found 1-bit register for signal <wl_edge_detect_valid_r>.
    Found 6-bit register for signal <wl_tap_count_r>.
    Found 6-bit register for signal <fine_dec_cnt>.
    Found 12-bit register for signal <n0641[11:0]>.
    Found 6-bit register for signal <n0642[5:0]>.
    Found 6-bit register for signal <n0643[5:0]>.
    Found 6-bit register for signal <n0645[5:0]>.
    Found 1-bit register for signal <dual_rnk_dec>.
    Found 3-bit register for signal <wrlvl_redo_corse_inc>.
    Found 1-bit register for signal <phy_ctl_ready_r1>.
    Found finite state machine <FSM_3> for signal <wl_state_r>.
    -----------------------------------------------------------------------
    | States             | 27                                             |
    | Transitions        | 74                                             |
    | Inputs             | 30                                             |
    | Outputs            | 25                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <n0690> created at line 565.
    Found 8-bit subtractor for signal <n0692> created at line 570.
    Found 8-bit subtractor for signal <n0696> created at line 565.
    Found 8-bit subtractor for signal <n0698> created at line 570.
    Found 7-bit subtractor for signal <GND_117_o_GND_117_o_sub_310_OUT> created at line 930.
    Found 4-bit subtractor for signal <GND_117_o_GND_117_o_sub_347_OUT> created at line 995.
    Found 4-bit subtractor for signal <GND_117_o_GND_117_o_sub_381_OUT> created at line 1030.
    Found 31-bit adder for signal <n0691> created at line 564.
    Found 31-bit adder for signal <n0693> created at line 569.
    Found 31-bit adder for signal <n0697> created at line 564.
    Found 31-bit adder for signal <n0699> created at line 569.
    Found 4-bit adder for signal <stable_cnt[3]_GND_117_o_add_201_OUT> created at line 679.
    Found 4-bit adder for signal <incdec_wait_cnt[3]_GND_117_o_add_246_OUT> created at line 757.
    Found 6-bit adder for signal <wl_tap_count_r[5]_GND_117_o_add_315_OUT> created at line 933.
    Found 2-bit adder for signal <dqs_count_r[1]_GND_117_o_add_322_OUT> created at line 951.
    Found 4-bit adder for signal <n0923> created at line 981.
    Found 4-bit adder for signal <n0934> created at line 1024.
    Found 2-bit adder for signal <rank_cnt_r[1]_GND_117_o_add_444_OUT> created at line 1186.
    Found 4-bit subtractor for signal <GND_117_o_GND_117_o_sub_25_OUT<3:0>> created at line 335.
    Found 9-bit subtractor for signal <GND_117_o_GND_117_o_sub_31_OUT<8:0>> created at line 345.
    Found 6-bit subtractor for signal <GND_117_o_GND_117_o_sub_329_OUT<5:0>> created at line 960.
    Found 3-bit subtractor for signal <GND_117_o_GND_117_o_sub_370_OUT<2:0>> created at line 1026.
    Found 4-bit comparator greater for signal <GND_117_o_wait_cnt[3]_LessThan_24_o> created at line 334
    Found 9-bit comparator greater for signal <GND_117_o_po_rdval_cnt[8]_LessThan_30_o> created at line 343
    Found 2-bit comparator lessequal for signal <n0101> created at line 431
    Found 2-bit comparator lessequal for signal <n0109> created at line 431
    Found 6-bit comparator greater for signal <smallest[0][5]_largest[0][5]_LessThan_124_o> created at line 562
    Found 6-bit comparator greater for signal <largest[0][5]_smallest[0][5]_LessThan_132_o> created at line 567
    Found 6-bit comparator not equal for signal <smallest[0][5]_largest[0][5]_equal_140_o> created at line 572
    Found 6-bit comparator greater for signal <smallest[1][5]_largest[1][5]_LessThan_146_o> created at line 562
    Found 6-bit comparator greater for signal <largest[1][5]_smallest[1][5]_LessThan_154_o> created at line 567
    Found 6-bit comparator not equal for signal <smallest[1][5]_largest[1][5]_equal_162_o> created at line 572
    Found 1-bit comparator equal for signal <n0297> created at line 671
    Found 6-bit comparator greater for signal <GND_117_o_wl_tap_count_r[5]_LessThan_196_o> created at line 674
    Found 4-bit comparator greater for signal <stable_cnt[3]_PWR_107_o_LessThan_201_o> created at line 678
    Found 4-bit comparator greater for signal <GND_117_o_stable_cnt[3]_LessThan_211_o> created at line 702
    Found 6-bit comparator greater for signal <wl_tap_count_r[5]_GND_117_o_LessThan_222_o> created at line 722
    Found 2-bit comparator lessequal for signal <n0368> created at line 805
    Found 3-bit comparator greater for signal <wrcal_cnt[0]_PWR_107_o_LessThan_259_o> created at line 808
    Found 3-bit comparator greater for signal <wrcal_cnt[0]_GND_117_o_LessThan_263_o> created at line 811
    Found 4-bit comparator lessequal for signal <n0425> created at line 930
    Found 6-bit comparator greater for signal <GND_117_o_fine_dec_cnt[5]_LessThan_333_o> created at line 971
    Found 4-bit comparator greater for signal <n0452> created at line 981
    Found 6-bit comparator greater for signal <PWR_107_o_wl_tap_count_r[5]_LessThan_418_o> created at line 1100
    Found 6-bit comparator greater for signal <wl_tap_count_r[5]_PWR_107_o_LessThan_423_o> created at line 1109
    Found 3-bit comparator greater for signal <dqs_count_r[0]_PWR_107_o_LessThan_425_o> created at line 1111
    WARNING:Xst:2404 -  FFs/Latches <add_smallest<1><1:12>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_phy_wrlvl>.
    WARNING:Xst:2404 -  FFs/Latches <add_largest<1><11:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_phy_wrlvl>.
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred 192 D-type flip-flop(s).
	inferred  24 Comparator(s).
	inferred 109 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mig_7series_v1_9_ddr_phy_wrlvl> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay.v".
        TCQ = 100
        tCK = 2500
        DQS_CNT_WIDTH = 1
        N_CTL_LANES = 3
        SIM_CAL_OPTION = "NONE"
    Set property "syn_maxfan = 10" for signal <delay_done_r4>.
    Set property "KEEP = TRUE" for signal <delay_done_r4>.
    Set property "MAX_FANOUT = 10" for signal <delay_done_r4>.
    Register <po_en_stg2_c> equivalent to <po_stg2_c_incdec> has been removed
    Found 1-bit register for signal <po_cnt_inc>.
    Found 1-bit register for signal <po_cnt_dec>.
    Found 1-bit register for signal <po_en_stg2_f>.
    Found 1-bit register for signal <po_stg2_c_incdec>.
    Found 6-bit register for signal <delay_cnt_r>.
    Found 6-bit register for signal <delaydec_cnt_r>.
    Found 3-bit register for signal <ctl_lane_cnt>.
    Found 1-bit register for signal <delay_dec_done>.
    Found 1-bit register for signal <delay_done_r1>.
    Found 1-bit register for signal <delay_done_r2>.
    Found 1-bit register for signal <delay_done_r3>.
    Found 1-bit register for signal <delay_done_r4>.
    Found 4-bit register for signal <wait_cnt_r>.
    Found 3-bit adder for signal <ctl_lane_cnt[2]_GND_118_o_add_41_OUT> created at line 211.
    Found 4-bit subtractor for signal <GND_118_o_GND_118_o_sub_3_OUT<3:0>> created at line 133.
    Found 6-bit subtractor for signal <GND_118_o_GND_118_o_sub_22_OUT<5:0>> created at line 191.
    Found 6-bit subtractor for signal <GND_118_o_GND_118_o_sub_32_OUT<5:0>> created at line 200.
    Found 4-bit comparator greater for signal <GND_118_o_wait_cnt_r[3]_LessThan_2_o> created at line 132
    Found 6-bit comparator greater for signal <GND_118_o_delaydec_cnt_r[5]_LessThan_8_o> created at line 137
    Found 6-bit comparator greater for signal <GND_118_o_delay_cnt_r[5]_LessThan_10_o> created at line 139
    WARNING:Xst:2404 -  FFs/Latches <po_stg2_f_incdec<0:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_phy_oclkdelay_cal>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_oclkdelay_cal.v".
        TCQ = 100
        tCK = 2500
        nCK_PER_CLK = 4
        DRAM_TYPE = "DDR3"
        DRAM_WIDTH = 8
        DQS_CNT_WIDTH = 1
        DQS_WIDTH = 2
        DQ_WIDTH = 16
        SIM_CAL_OPTION = "NONE"
        OCAL_EN = "ON"
    Set property "syn_maxfan = 10" for signal <ocal_done_r>.
    Set property "KEEP = TRUE" for signal <ocal_done_r>.
    Set property "MAX_FANOUT = 10" for signal <ocal_done_r>.
WARNING:Xst:653 - Signal <dbg_phy_oclkdelay_cal<255:254>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dbg_phy_oclkdelay_cal<53:12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <pat_data_match_valid_r> equivalent to <rd_active_r3> has been removed
    Found 4-bit register for signal <count>.
    Found 1-bit register for signal <po_stg3_dec>.
    Found 1-bit register for signal <po_en_stg3>.
    Found 6-bit register for signal <delay_cnt_r>.
    Found 1-bit register for signal <delay_done>.
    Found 1-bit register for signal <delay_done_r1>.
    Found 1-bit register for signal <delay_done_r2>.
    Found 1-bit register for signal <delay_done_r3>.
    Found 1-bit register for signal <delay_done_r4>.
    Found 2-bit register for signal <mux_sel_r>.
    Found 1-bit register for signal <oclkdelay_calib_start_r>.
    Found 1-bit register for signal <rd_active_r>.
    Found 1-bit register for signal <rd_active_r1>.
    Found 1-bit register for signal <rd_active_r2>.
    Found 1-bit register for signal <rd_active_r3>.
    Found 1-bit register for signal <rd_active_r4>.
    Found 1-bit register for signal <stg3_dec_r>.
    Found 5-bit register for signal <ocal_state_r1>.
    Found 1-bit register for signal <sel_rd_rise0_r<0>>.
    Found 1-bit register for signal <sel_rd_fall0_r<0>>.
    Found 1-bit register for signal <sel_rd_rise1_r<0>>.
    Found 1-bit register for signal <sel_rd_fall1_r<0>>.
    Found 1-bit register for signal <sel_rd_rise2_r<0>>.
    Found 1-bit register for signal <sel_rd_fall2_r<0>>.
    Found 1-bit register for signal <sel_rd_rise3_r<0>>.
    Found 1-bit register for signal <sel_rd_fall3_r<0>>.
    Found 1-bit register for signal <sel_rd_rise0_r<1>>.
    Found 1-bit register for signal <sel_rd_fall0_r<1>>.
    Found 1-bit register for signal <sel_rd_rise1_r<1>>.
    Found 1-bit register for signal <sel_rd_fall1_r<1>>.
    Found 1-bit register for signal <sel_rd_rise2_r<1>>.
    Found 1-bit register for signal <sel_rd_fall2_r<1>>.
    Found 1-bit register for signal <sel_rd_rise3_r<1>>.
    Found 1-bit register for signal <sel_rd_fall3_r<1>>.
    Found 1-bit register for signal <sel_rd_rise0_r<2>>.
    Found 1-bit register for signal <sel_rd_fall0_r<2>>.
    Found 1-bit register for signal <sel_rd_rise1_r<2>>.
    Found 1-bit register for signal <sel_rd_fall1_r<2>>.
    Found 1-bit register for signal <sel_rd_rise2_r<2>>.
    Found 1-bit register for signal <sel_rd_fall2_r<2>>.
    Found 1-bit register for signal <sel_rd_rise3_r<2>>.
    Found 1-bit register for signal <sel_rd_fall3_r<2>>.
    Found 1-bit register for signal <sel_rd_rise0_r<3>>.
    Found 1-bit register for signal <sel_rd_fall0_r<3>>.
    Found 1-bit register for signal <sel_rd_rise1_r<3>>.
    Found 1-bit register for signal <sel_rd_fall1_r<3>>.
    Found 1-bit register for signal <sel_rd_rise2_r<3>>.
    Found 1-bit register for signal <sel_rd_fall2_r<3>>.
    Found 1-bit register for signal <sel_rd_rise3_r<3>>.
    Found 1-bit register for signal <sel_rd_fall3_r<3>>.
    Found 1-bit register for signal <sel_rd_rise0_r<4>>.
    Found 1-bit register for signal <sel_rd_fall0_r<4>>.
    Found 1-bit register for signal <sel_rd_rise1_r<4>>.
    Found 1-bit register for signal <sel_rd_fall1_r<4>>.
    Found 1-bit register for signal <sel_rd_rise2_r<4>>.
    Found 1-bit register for signal <sel_rd_fall2_r<4>>.
    Found 1-bit register for signal <sel_rd_rise3_r<4>>.
    Found 1-bit register for signal <sel_rd_fall3_r<4>>.
    Found 1-bit register for signal <sel_rd_rise0_r<5>>.
    Found 1-bit register for signal <sel_rd_fall0_r<5>>.
    Found 1-bit register for signal <sel_rd_rise1_r<5>>.
    Found 1-bit register for signal <sel_rd_fall1_r<5>>.
    Found 1-bit register for signal <sel_rd_rise2_r<5>>.
    Found 1-bit register for signal <sel_rd_fall2_r<5>>.
    Found 1-bit register for signal <sel_rd_rise3_r<5>>.
    Found 1-bit register for signal <sel_rd_fall3_r<5>>.
    Found 1-bit register for signal <sel_rd_rise0_r<6>>.
    Found 1-bit register for signal <sel_rd_fall0_r<6>>.
    Found 1-bit register for signal <sel_rd_rise1_r<6>>.
    Found 1-bit register for signal <sel_rd_fall1_r<6>>.
    Found 1-bit register for signal <sel_rd_rise2_r<6>>.
    Found 1-bit register for signal <sel_rd_fall2_r<6>>.
    Found 1-bit register for signal <sel_rd_rise3_r<6>>.
    Found 1-bit register for signal <sel_rd_fall3_r<6>>.
    Found 1-bit register for signal <sel_rd_rise0_r<7>>.
    Found 1-bit register for signal <sel_rd_fall0_r<7>>.
    Found 1-bit register for signal <sel_rd_rise1_r<7>>.
    Found 1-bit register for signal <sel_rd_fall1_r<7>>.
    Found 1-bit register for signal <sel_rd_rise2_r<7>>.
    Found 1-bit register for signal <sel_rd_fall2_r<7>>.
    Found 1-bit register for signal <sel_rd_rise3_r<7>>.
    Found 1-bit register for signal <sel_rd_fall3_r<7>>.
    Found 8-bit register for signal <prev_rd_rise0_r>.
    Found 8-bit register for signal <prev_rd_fall0_r>.
    Found 8-bit register for signal <prev_rd_rise1_r>.
    Found 8-bit register for signal <prev_rd_fall1_r>.
    Found 8-bit register for signal <prev_rd_rise2_r>.
    Found 8-bit register for signal <prev_rd_fall2_r>.
    Found 8-bit register for signal <prev_rd_rise3_r>.
    Found 8-bit register for signal <prev_rd_fall3_r>.
    Found 1-bit register for signal <rise_win>.
    Found 1-bit register for signal <fall_win>.
    Found 1-bit register for signal <pat_match_rise1_r<0>>.
    Found 1-bit register for signal <pat_match_fall1_r<0>>.
    Found 1-bit register for signal <pat_match_rise2_r<0>>.
    Found 1-bit register for signal <pat_match_fall2_r<0>>.
    Found 1-bit register for signal <pat_match_rise3_r<0>>.
    Found 1-bit register for signal <pat_match_fall3_r<0>>.
    Found 1-bit register for signal <pat_match_rise1_r<1>>.
    Found 1-bit register for signal <pat_match_fall1_r<1>>.
    Found 1-bit register for signal <pat_match_rise2_r<1>>.
    Found 1-bit register for signal <pat_match_fall2_r<1>>.
    Found 1-bit register for signal <pat_match_rise3_r<1>>.
    Found 1-bit register for signal <pat_match_fall3_r<1>>.
    Found 1-bit register for signal <pat_match_rise1_r<2>>.
    Found 1-bit register for signal <pat_match_fall1_r<2>>.
    Found 1-bit register for signal <pat_match_rise2_r<2>>.
    Found 1-bit register for signal <pat_match_fall2_r<2>>.
    Found 1-bit register for signal <pat_match_rise3_r<2>>.
    Found 1-bit register for signal <pat_match_fall3_r<2>>.
    Found 1-bit register for signal <pat_match_rise1_r<3>>.
    Found 1-bit register for signal <pat_match_fall1_r<3>>.
    Found 1-bit register for signal <pat_match_rise2_r<3>>.
    Found 1-bit register for signal <pat_match_fall2_r<3>>.
    Found 1-bit register for signal <pat_match_rise3_r<3>>.
    Found 1-bit register for signal <pat_match_fall3_r<3>>.
    Found 1-bit register for signal <pat_match_rise1_r<4>>.
    Found 1-bit register for signal <pat_match_fall1_r<4>>.
    Found 1-bit register for signal <pat_match_rise2_r<4>>.
    Found 1-bit register for signal <pat_match_fall2_r<4>>.
    Found 1-bit register for signal <pat_match_rise3_r<4>>.
    Found 1-bit register for signal <pat_match_fall3_r<4>>.
    Found 1-bit register for signal <pat_match_rise1_r<5>>.
    Found 1-bit register for signal <pat_match_fall1_r<5>>.
    Found 1-bit register for signal <pat_match_rise2_r<5>>.
    Found 1-bit register for signal <pat_match_fall2_r<5>>.
    Found 1-bit register for signal <pat_match_rise3_r<5>>.
    Found 1-bit register for signal <pat_match_fall3_r<5>>.
    Found 1-bit register for signal <pat_match_rise1_r<6>>.
    Found 1-bit register for signal <pat_match_fall1_r<6>>.
    Found 1-bit register for signal <pat_match_rise2_r<6>>.
    Found 1-bit register for signal <pat_match_fall2_r<6>>.
    Found 1-bit register for signal <pat_match_rise3_r<6>>.
    Found 1-bit register for signal <pat_match_fall3_r<6>>.
    Found 1-bit register for signal <pat_match_rise1_r<7>>.
    Found 1-bit register for signal <pat_match_fall1_r<7>>.
    Found 1-bit register for signal <pat_match_rise2_r<7>>.
    Found 1-bit register for signal <pat_match_fall2_r<7>>.
    Found 1-bit register for signal <pat_match_rise3_r<7>>.
    Found 1-bit register for signal <pat_match_fall3_r<7>>.
    Found 1-bit register for signal <pat_match_rise1_and_r>.
    Found 1-bit register for signal <pat_match_fall1_and_r>.
    Found 1-bit register for signal <pat_match_rise2_and_r>.
    Found 1-bit register for signal <pat_match_fall2_and_r>.
    Found 1-bit register for signal <pat_match_rise3_and_r>.
    Found 1-bit register for signal <pat_match_fall3_and_r>.
    Found 1-bit register for signal <pat_data_match_r>.
    Found 4-bit register for signal <stable_rise_stg3_cnt>.
    Found 1-bit register for signal <stable_rise_eye_r>.
    Found 4-bit register for signal <stable_fall_stg3_cnt>.
    Found 1-bit register for signal <stable_fall_eye_r>.
    Found 1-bit register for signal <wait_cnt_en_r>.
    Found 4-bit register for signal <wait_cnt_r>.
    Found 1-bit register for signal <cnt_next_state>.
    Found 12-bit register for signal <n1014[11:0]>.
    Found 1-bit register for signal <prech_done_r>.
    Found 1-bit register for signal <stg3_tap_cnt_eq_oclkdelay_init_val>.
    Found 1-bit register for signal <stg3_tap_cnt_eq_63>.
    Found 1-bit register for signal <stg3_tap_cnt_less_oclkdelay_init_val>.
    Found 1-bit register for signal <stg3_limit>.
    Found 6-bit register for signal <ocal_final_cnt_r_mux_a>.
    Found 6-bit register for signal <ocal_final_cnt_r_mux_b>.
    Found 6-bit register for signal <ocal_final_cnt_r_mux_c>.
    Found 6-bit register for signal <ocal_final_cnt_r_mux_d>.
    Found 6-bit register for signal <ocal_final_cnt_r>.
    Found 5-bit register for signal <ocal_state_r>.
    Found 2-bit register for signal <cnt_dqs_r>.
    Found 6-bit register for signal <stg3_tap_cnt>.
    Found 6-bit register for signal <stg3_incdec_limit>.
    Found 1-bit register for signal <stg3_dec2inc>.
    Found 6-bit register for signal <stg2_tap_cnt>.
    Found 2-bit register for signal <stg2_inc2_cnt>.
    Found 2-bit register for signal <stg2_dec2_cnt>.
    Found 6-bit register for signal <stg2_dec_cnt>.
    Found 1-bit register for signal <stg3_dec>.
    Found 1-bit register for signal <wrlvl_final>.
    Found 1-bit register for signal <oclk_calib_resume>.
    Found 1-bit register for signal <oclk_prech_req>.
    Found 6-bit register for signal <ocal_inc_cnt>.
    Found 6-bit register for signal <ocal_dec_cnt>.
    Found 1-bit register for signal <ocal_stg3_inc_en>.
    Found 1-bit register for signal <ocal_rise_edge1_found>.
    Found 1-bit register for signal <ocal_rise_edge2_found>.
    Found 1-bit register for signal <ocal_rise_edge1_found_timing>.
    Found 1-bit register for signal <ocal_rise_edge2_found_timing>.
    Found 6-bit register for signal <ocal_rise_right_edge>.
    Found 6-bit register for signal <ocal_rise_edge1_taps>.
    Found 6-bit register for signal <ocal_rise_edge2_taps>.
    Found 1-bit register for signal <ocal_fall_edge1_found>.
    Found 1-bit register for signal <ocal_fall_edge2_found>.
    Found 6-bit register for signal <ocal_fall_edge1_taps>.
    Found 6-bit register for signal <ocal_fall_edge2_taps>.
    Found 1-bit register for signal <ocal_byte_done>.
    Found 1-bit register for signal <ocal_done_r>.
    Found 1-bit register for signal <po_stg23_sel>.
    Found 1-bit register for signal <po_en_stg23>.
    Found 1-bit register for signal <po_stg23_incdec>.
    Found 1-bit register for signal <ocal_final_cnt_r_calc>.
    Found finite state machine <FSM_4> for signal <ocal_state_r>.
    -----------------------------------------------------------------------
    | States             | 21                                             |
    | Transitions        | 67                                             |
    | Inputs             | 31                                             |
    | Outputs            | 37                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit subtractor for signal <GND_119_o_GND_119_o_sub_374_OUT> created at line 712.
    Found 7-bit subtractor for signal <GND_119_o_GND_119_o_sub_391_OUT> created at line 758.
    Found 6-bit subtractor for signal <stg3_tap_cnt[5]_ocal_rise_right_edge[5]_sub_426_OUT> created at line 818.
    Found 6-bit subtractor for signal <n1075> created at line 840.
    Found 6-bit subtractor for signal <oclkdelay_init_val[5]_stg3_tap_cnt[5]_sub_505_OUT> created at line 988.
    Found 6-bit subtractor for signal <stg2_tap_cnt[5]_cnt_dqs_r[0]_sub_540_OUT> created at line 1088.
    Found 5-bit adder for signal <n1023> created at line 448.
    Found 5-bit adder for signal <n1024> created at line 448.
    Found 5-bit adder for signal <n1025> created at line 448.
    Found 5-bit adder for signal <n1026> created at line 448.
    Found 5-bit adder for signal <n1027> created at line 448.
    Found 5-bit adder for signal <n1028> created at line 448.
    Found 5-bit adder for signal <n1029> created at line 448.
    Found 4-bit adder for signal <stable_rise_stg3_cnt[3]_GND_119_o_add_319_OUT> created at line 621.
    Found 4-bit adder for signal <stable_fall_stg3_cnt[3]_GND_119_o_add_331_OUT> created at line 640.
    Found 4-bit adder for signal <wait_cnt_r[3]_GND_119_o_add_350_OUT> created at line 670.
    Found 7-bit adder for signal <_n1407> created at line 710.
    Found 6-bit adder for signal <n1331> created at line 840.
    Found 6-bit adder for signal <GND_119_o_ocal_final_cnt_r_mux_d[5]_add_444_OUT> created at line 840.
    Found 6-bit adder for signal <stg3_incdec_limit[5]_GND_119_o_add_542_OUT> created at line 1102.
    Found 6-bit adder for signal <stg2_tap_cnt[5]_GND_119_o_add_556_OUT> created at line 1110.
    Found 6-bit adder for signal <stg3_tap_cnt[5]_GND_119_o_add_582_OUT> created at line 1172.
    Found 2-bit adder for signal <cnt_dqs_r[1]_GND_119_o_add_594_OUT> created at line 1234.
    Found 4-bit subtractor for signal <GND_119_o_GND_119_o_sub_50_OUT<3:0>> created at line 351.
    Found 6-bit subtractor for signal <GND_119_o_GND_119_o_sub_60_OUT<5:0>> created at line 383.
    Found 6-bit subtractor for signal <GND_119_o_GND_119_o_sub_515_OUT<5:0>> created at line 1011.
    Found 6-bit subtractor for signal <GND_119_o_GND_119_o_sub_519_OUT<5:0>> created at line 1018.
    Found 2-bit subtractor for signal <GND_119_o_GND_119_o_sub_559_OUT<1:0>> created at line 1112.
    Found 6-bit subtractor for signal <GND_119_o_GND_119_o_sub_564_OUT<5:0>> created at line 1125.
    Found 6-bit subtractor for signal <GND_119_o_GND_119_o_sub_566_OUT<5:0>> created at line 1127.
    Found 2-bit subtractor for signal <GND_119_o_GND_119_o_sub_568_OUT<1:0>> created at line 1130.
    Found 6-bit subtractor for signal <GND_119_o_GND_119_o_sub_585_OUT<5:0>> created at line 1174.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[0]_rd_data_rise0[15]_Mux_79_o> created at line 448.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[0]_rd_data_fall0[15]_Mux_80_o> created at line 449.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[0]_rd_data_rise1[15]_Mux_81_o> created at line 450.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[0]_rd_data_fall1[15]_Mux_82_o> created at line 451.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[0]_rd_data_rise2[15]_Mux_83_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[0]_rd_data_fall2[15]_Mux_84_o> created at line 453.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[0]_rd_data_rise3[15]_Mux_85_o> created at line 454.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[0]_rd_data_fall3[15]_Mux_86_o> created at line 455.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise0[15]_Mux_89_o> created at line 448.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall0[15]_Mux_91_o> created at line 449.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise1[15]_Mux_93_o> created at line 450.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall1[15]_Mux_95_o> created at line 451.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise2[15]_Mux_97_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall2[15]_Mux_99_o> created at line 453.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise3[15]_Mux_101_o> created at line 454.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall3[15]_Mux_103_o> created at line 455.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise0[15]_Mux_106_o> created at line 448.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall0[15]_Mux_108_o> created at line 449.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise1[15]_Mux_110_o> created at line 450.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall1[15]_Mux_112_o> created at line 451.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise2[15]_Mux_114_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall2[15]_Mux_116_o> created at line 453.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise3[15]_Mux_118_o> created at line 454.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall3[15]_Mux_120_o> created at line 455.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise0[15]_Mux_123_o> created at line 448.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall0[15]_Mux_125_o> created at line 449.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise1[15]_Mux_127_o> created at line 450.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall1[15]_Mux_129_o> created at line 451.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise2[15]_Mux_131_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall2[15]_Mux_133_o> created at line 453.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise3[15]_Mux_135_o> created at line 454.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall3[15]_Mux_137_o> created at line 455.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise0[15]_Mux_140_o> created at line 448.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall0[15]_Mux_142_o> created at line 449.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise1[15]_Mux_144_o> created at line 450.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall1[15]_Mux_146_o> created at line 451.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise2[15]_Mux_148_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall2[15]_Mux_150_o> created at line 453.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise3[15]_Mux_152_o> created at line 454.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall3[15]_Mux_154_o> created at line 455.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise0[15]_Mux_157_o> created at line 448.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall0[15]_Mux_159_o> created at line 449.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise1[15]_Mux_161_o> created at line 450.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall1[15]_Mux_163_o> created at line 451.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise2[15]_Mux_165_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall2[15]_Mux_167_o> created at line 453.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise3[15]_Mux_169_o> created at line 454.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall3[15]_Mux_171_o> created at line 455.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise0[15]_Mux_174_o> created at line 448.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall0[15]_Mux_176_o> created at line 449.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise1[15]_Mux_178_o> created at line 450.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall1[15]_Mux_180_o> created at line 451.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise2[15]_Mux_182_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall2[15]_Mux_184_o> created at line 453.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise3[15]_Mux_186_o> created at line 454.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall3[15]_Mux_188_o> created at line 455.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise0[15]_Mux_191_o> created at line 448.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall0[15]_Mux_193_o> created at line 449.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise1[15]_Mux_195_o> created at line 450.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall1[15]_Mux_197_o> created at line 451.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise2[15]_Mux_199_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall2[15]_Mux_201_o> created at line 453.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_rise3[15]_Mux_203_o> created at line 454.
    Found 1-bit 16-to-1 multiplexer for signal <mux_sel_r[1]_rd_data_fall3[15]_Mux_205_o> created at line 455.
    Found 4-bit comparator greater for signal <GND_119_o_count[3]_LessThan_49_o> created at line 350
    Found 6-bit comparator greater for signal <GND_119_o_delay_cnt_r[5]_LessThan_59_o> created at line 382
    Found 1-bit comparator equal for signal <sel_rd_rise1_r[0]_prev_rd_rise1_r[0]_equal_236_o> created at line 502
    Found 1-bit comparator equal for signal <sel_rd_fall1_r[0]_prev_rd_fall1_r[0]_equal_237_o> created at line 507
    Found 1-bit comparator equal for signal <sel_rd_rise2_r[0]_prev_rd_rise2_r[0]_equal_238_o> created at line 512
    Found 1-bit comparator equal for signal <sel_rd_fall2_r[0]_prev_rd_fall2_r[0]_equal_239_o> created at line 517
    Found 1-bit comparator equal for signal <sel_rd_rise3_r[0]_prev_rd_rise3_r[0]_equal_240_o> created at line 522
    Found 1-bit comparator equal for signal <sel_rd_fall3_r[0]_prev_rd_fall3_r[0]_equal_241_o> created at line 527
    Found 1-bit comparator equal for signal <sel_rd_rise1_r[1]_prev_rd_rise1_r[1]_equal_245_o> created at line 502
    Found 1-bit comparator equal for signal <sel_rd_fall1_r[1]_prev_rd_fall1_r[1]_equal_246_o> created at line 507
    Found 1-bit comparator equal for signal <sel_rd_rise2_r[1]_prev_rd_rise2_r[1]_equal_247_o> created at line 512
    Found 1-bit comparator equal for signal <sel_rd_fall2_r[1]_prev_rd_fall2_r[1]_equal_248_o> created at line 517
    Found 1-bit comparator equal for signal <sel_rd_rise3_r[1]_prev_rd_rise3_r[1]_equal_249_o> created at line 522
    Found 1-bit comparator equal for signal <sel_rd_fall3_r[1]_prev_rd_fall3_r[1]_equal_250_o> created at line 527
    Found 1-bit comparator equal for signal <sel_rd_rise1_r[2]_prev_rd_rise1_r[2]_equal_254_o> created at line 502
    Found 1-bit comparator equal for signal <sel_rd_fall1_r[2]_prev_rd_fall1_r[2]_equal_255_o> created at line 507
    Found 1-bit comparator equal for signal <sel_rd_rise2_r[2]_prev_rd_rise2_r[2]_equal_256_o> created at line 512
    Found 1-bit comparator equal for signal <sel_rd_fall2_r[2]_prev_rd_fall2_r[2]_equal_257_o> created at line 517
    Found 1-bit comparator equal for signal <sel_rd_rise3_r[2]_prev_rd_rise3_r[2]_equal_258_o> created at line 522
    Found 1-bit comparator equal for signal <sel_rd_fall3_r[2]_prev_rd_fall3_r[2]_equal_259_o> created at line 527
    Found 1-bit comparator equal for signal <sel_rd_rise1_r[3]_prev_rd_rise1_r[3]_equal_263_o> created at line 502
    Found 1-bit comparator equal for signal <sel_rd_fall1_r[3]_prev_rd_fall1_r[3]_equal_264_o> created at line 507
    Found 1-bit comparator equal for signal <sel_rd_rise2_r[3]_prev_rd_rise2_r[3]_equal_265_o> created at line 512
    Found 1-bit comparator equal for signal <sel_rd_fall2_r[3]_prev_rd_fall2_r[3]_equal_266_o> created at line 517
    Found 1-bit comparator equal for signal <sel_rd_rise3_r[3]_prev_rd_rise3_r[3]_equal_267_o> created at line 522
    Found 1-bit comparator equal for signal <sel_rd_fall3_r[3]_prev_rd_fall3_r[3]_equal_268_o> created at line 527
    Found 1-bit comparator equal for signal <sel_rd_rise1_r[4]_prev_rd_rise1_r[4]_equal_272_o> created at line 502
    Found 1-bit comparator equal for signal <sel_rd_fall1_r[4]_prev_rd_fall1_r[4]_equal_273_o> created at line 507
    Found 1-bit comparator equal for signal <sel_rd_rise2_r[4]_prev_rd_rise2_r[4]_equal_274_o> created at line 512
    Found 1-bit comparator equal for signal <sel_rd_fall2_r[4]_prev_rd_fall2_r[4]_equal_275_o> created at line 517
    Found 1-bit comparator equal for signal <sel_rd_rise3_r[4]_prev_rd_rise3_r[4]_equal_276_o> created at line 522
    Found 1-bit comparator equal for signal <sel_rd_fall3_r[4]_prev_rd_fall3_r[4]_equal_277_o> created at line 527
    Found 1-bit comparator equal for signal <sel_rd_rise1_r[5]_prev_rd_rise1_r[5]_equal_281_o> created at line 502
    Found 1-bit comparator equal for signal <sel_rd_fall1_r[5]_prev_rd_fall1_r[5]_equal_282_o> created at line 507
    Found 1-bit comparator equal for signal <sel_rd_rise2_r[5]_prev_rd_rise2_r[5]_equal_283_o> created at line 512
    Found 1-bit comparator equal for signal <sel_rd_fall2_r[5]_prev_rd_fall2_r[5]_equal_284_o> created at line 517
    Found 1-bit comparator equal for signal <sel_rd_rise3_r[5]_prev_rd_rise3_r[5]_equal_285_o> created at line 522
    Found 1-bit comparator equal for signal <sel_rd_fall3_r[5]_prev_rd_fall3_r[5]_equal_286_o> created at line 527
    Found 1-bit comparator equal for signal <sel_rd_rise1_r[6]_prev_rd_rise1_r[6]_equal_290_o> created at line 502
    Found 1-bit comparator equal for signal <sel_rd_fall1_r[6]_prev_rd_fall1_r[6]_equal_291_o> created at line 507
    Found 1-bit comparator equal for signal <sel_rd_rise2_r[6]_prev_rd_rise2_r[6]_equal_292_o> created at line 512
    Found 1-bit comparator equal for signal <sel_rd_fall2_r[6]_prev_rd_fall2_r[6]_equal_293_o> created at line 517
    Found 1-bit comparator equal for signal <sel_rd_rise3_r[6]_prev_rd_rise3_r[6]_equal_294_o> created at line 522
    Found 1-bit comparator equal for signal <sel_rd_fall3_r[6]_prev_rd_fall3_r[6]_equal_295_o> created at line 527
    Found 1-bit comparator equal for signal <sel_rd_rise1_r[7]_prev_rd_rise1_r[7]_equal_299_o> created at line 502
    Found 1-bit comparator equal for signal <sel_rd_fall1_r[7]_prev_rd_fall1_r[7]_equal_300_o> created at line 507
    Found 1-bit comparator equal for signal <sel_rd_rise2_r[7]_prev_rd_rise2_r[7]_equal_301_o> created at line 512
    Found 1-bit comparator equal for signal <sel_rd_fall2_r[7]_prev_rd_fall2_r[7]_equal_302_o> created at line 517
    Found 1-bit comparator equal for signal <sel_rd_rise3_r[7]_prev_rd_rise3_r[7]_equal_303_o> created at line 522
    Found 1-bit comparator equal for signal <sel_rd_fall3_r[7]_prev_rd_fall3_r[7]_equal_304_o> created at line 527
    Found 4-bit comparator greater for signal <stable_rise_stg3_cnt[3]_PWR_110_o_LessThan_319_o> created at line 620
    Found 4-bit comparator greater for signal <stable_fall_stg3_cnt[3]_PWR_110_o_LessThan_331_o> created at line 639
    Found 2-bit comparator lessequal for signal <n0509> created at line 686
    Found 32-bit comparator equal for signal <GND_119_o_GND_119_o_equal_375_o> created at line 712
    Found 6-bit comparator lessequal for signal <n0540> created at line 744
    Found 6-bit comparator lessequal for signal <n0546> created at line 756
    Found 32-bit comparator lessequal for signal <n0549> created at line 758
    Found 6-bit comparator greater for signal <stg2_tap_cnt[5]_PWR_110_o_LessThan_541_o> created at line 1089
    Found 6-bit comparator greater for signal <GND_119_o_stg2_tap_cnt[5]_LessThan_542_o> created at line 1094
    Found 6-bit comparator greater for signal <GND_119_o_ocal_inc_cnt[5]_LessThan_589_o> created at line 1185
    Found 7-bit comparator equal for signal <GND_119_o_GND_119_o_equal_372_o> created at line 710
    WARNING:Xst:2404 -  FFs/Latches <po_stg3_incdec<0:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_phy_oclkdelay_cal>.
    Summary:
	inferred  29 Adder/Subtractor(s).
	inferred 369 D-type flip-flop(s).
	inferred  61 Comparator(s).
	inferred 114 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mig_7series_v1_9_ddr_phy_oclkdelay_cal> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_phy_dqs_found_cal>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_dqs_found_cal.v".
        TCQ = 100
        nCK_PER_CLK = 4
        nCL = 6
        AL = "0"
        nCWL = 5
        DRAM_TYPE = "DDR3"
        RANKS = 1
        DQS_CNT_WIDTH = 1
        DQS_WIDTH = 2
        DRAM_WIDTH = 8
        REG_CTRL = "OFF"
        SIM_CAL_OPTION = "NONE"
        NUM_DQSFOUND_CAL = 1020
        N_CTL_LANES = 3
        HIGHEST_LANE = 8
        HIGHEST_BANK = 2
        BYTE_LANES_B0 = 32'b00000000000000000000000000000011
        BYTE_LANES_B1 = 32'b00000000000000000000000000001110
        BYTE_LANES_B2 = 32'b00000000000000000000000000000000
        BYTE_LANES_B3 = 32'b00000000000000000000000000000000
        BYTE_LANES_B4 = 32'b00000000000000000000000000000000
        DATA_CTL_B0 = 32'b00000000000000000000000000000011
        DATA_CTL_B1 = 32'b00000000000000000000000000000000
        DATA_CTL_B2 = 32'b00000000000000000000000000000000
        DATA_CTL_B3 = 32'b00000000000000000000000000000000
        DATA_CTL_B4 = 32'b00000000000000000000000000000000
    Set property "ASYNC_REG = TRUE" for signal <pi_dqs_found_lanes_r1>.
    Set property "ASYNC_REG = TRUE" for signal <pi_dqs_found_lanes_r2>.
    Set property "ASYNC_REG = TRUE" for signal <pi_dqs_found_lanes_r3>.
WARNING:Xst:647 - Input <po_counter_read_val> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dqsfound_retry> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dbg_dqs_found_cal<255:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dqsfound_retry_done> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 6-bit register for signal <final_do_max<0>>.
    Found 2-bit register for signal <pi_dqs_found_any_bank>.
    Found 2-bit register for signal <pi_dqs_found_all_bank_r>.
    Found 2-bit register for signal <pi_dqs_found_any_bank_r>.
    Found 4-bit register for signal <detect_rd_cnt>.
    Found 1-bit register for signal <rst_dqs_find_r1>.
    Found 1-bit register for signal <rst_dqs_find_r2>.
    Found 1-bit register for signal <fine_adjust>.
    Found 3-bit register for signal <ctl_lane_cnt>.
    Found 4-bit register for signal <fine_adj_state_r>.
    Found 1-bit register for signal <fine_adjust_done_r>.
    Found 1-bit register for signal <ck_po_stg2_f_indec>.
    Found 1-bit register for signal <ck_po_stg2_f_en>.
    Found 1-bit register for signal <rst_dqs_find>.
    Found 6-bit register for signal <init_dec_cnt>.
    Found 6-bit register for signal <dec_cnt>.
    Found 6-bit register for signal <inc_cnt>.
    Found 1-bit register for signal <init_dec_done>.
    Found 1-bit register for signal <final_dec_done>.
    Found 1-bit register for signal <first_fail_detect>.
    Found 1-bit register for signal <second_fail_detect>.
    Found 6-bit register for signal <first_fail_taps>.
    Found 6-bit register for signal <second_fail_taps>.
    Found 6-bit register for signal <stable_pass_cnt>.
    Found 1-bit register for signal <dqs_found_prech_req>.
    Found 1-bit register for signal <dqs_found_start_r>.
    Found 2-bit register for signal <rnk_cnt_r>.
    Found 1-bit register for signal <init_dqsfound_done_r>.
    Found 1-bit register for signal <rank_done_r>.
    Found 8-bit register for signal <pi_dqs_found_lanes_r1>.
    Found 8-bit register for signal <pi_dqs_found_lanes_r2>.
    Found 8-bit register for signal <pi_dqs_found_lanes_r3>.
    Found 1-bit register for signal <init_dqsfound_done_r1>.
    Found 1-bit register for signal <init_dqsfound_done_r2>.
    Found 1-bit register for signal <init_dqsfound_done_r3>.
    Found 1-bit register for signal <init_dqsfound_done_r4>.
    Found 1-bit register for signal <init_dqsfound_done_r5>.
    Found 1-bit register for signal <rank_done_r1>.
    Found 1-bit register for signal <dqs_found_done_r>.
    Found 1-bit register for signal <pi_rst_stg1_cal_r<0>>.
    Found 1-bit register for signal <pi_rst_stg1_cal_r<1>>.
    Found 1-bit register for signal <pi_rst_stg1_cal_r1<0>>.
    Found 1-bit register for signal <pi_rst_stg1_cal_r1<1>>.
    Found 1-bit register for signal <retry_cnt<9>>.
    Found 1-bit register for signal <retry_cnt<8>>.
    Found 1-bit register for signal <retry_cnt<7>>.
    Found 1-bit register for signal <retry_cnt<6>>.
    Found 1-bit register for signal <retry_cnt<5>>.
    Found 1-bit register for signal <retry_cnt<4>>.
    Found 1-bit register for signal <retry_cnt<3>>.
    Found 1-bit register for signal <retry_cnt<2>>.
    Found 1-bit register for signal <retry_cnt<1>>.
    Found 1-bit register for signal <retry_cnt<0>>.
    Found 1-bit register for signal <retry_cnt<19>>.
    Found 1-bit register for signal <retry_cnt<18>>.
    Found 1-bit register for signal <retry_cnt<17>>.
    Found 1-bit register for signal <retry_cnt<16>>.
    Found 1-bit register for signal <retry_cnt<15>>.
    Found 1-bit register for signal <retry_cnt<14>>.
    Found 1-bit register for signal <retry_cnt<13>>.
    Found 1-bit register for signal <retry_cnt<12>>.
    Found 1-bit register for signal <retry_cnt<11>>.
    Found 1-bit register for signal <retry_cnt<10>>.
    Found 1-bit register for signal <pi_dqs_found_err_r<0>>.
    Found 1-bit register for signal <pi_dqs_found_err_r<1>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><5>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><4>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><3>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><2>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><1>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><0>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><11>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><10>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><9>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><8>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><7>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><6>>.
    Found 2-bit register for signal <pi_rst_stg1_cal>.
    Found 3-bit register for signal <final_do_index<0>>.
    Found 1-bit register for signal <final_data_offset<0><5>>.
    Found 1-bit register for signal <final_data_offset<0><4>>.
    Found 1-bit register for signal <final_data_offset<0><3>>.
    Found 1-bit register for signal <final_data_offset<0><2>>.
    Found 1-bit register for signal <final_data_offset<0><1>>.
    Found 1-bit register for signal <final_data_offset<0><0>>.
    Found 1-bit register for signal <final_data_offset_mc<0><5>>.
    Found 1-bit register for signal <final_data_offset_mc<0><4>>.
    Found 1-bit register for signal <final_data_offset_mc<0><3>>.
    Found 1-bit register for signal <final_data_offset_mc<0><2>>.
    Found 1-bit register for signal <final_data_offset_mc<0><1>>.
    Found 1-bit register for signal <final_data_offset_mc<0><0>>.
    Found 1-bit register for signal <final_data_offset<0><11>>.
    Found 1-bit register for signal <final_data_offset<0><10>>.
    Found 1-bit register for signal <final_data_offset<0><9>>.
    Found 1-bit register for signal <final_data_offset<0><8>>.
    Found 1-bit register for signal <final_data_offset<0><7>>.
    Found 1-bit register for signal <final_data_offset<0><6>>.
    Found 1-bit register for signal <final_data_offset_mc<0><11>>.
    Found 1-bit register for signal <final_data_offset_mc<0><10>>.
    Found 1-bit register for signal <final_data_offset_mc<0><9>>.
    Found 1-bit register for signal <final_data_offset_mc<0><8>>.
    Found 1-bit register for signal <final_data_offset_mc<0><7>>.
    Found 1-bit register for signal <final_data_offset_mc<0><6>>.
    Found 1-bit register for signal <pi_dqs_found_err>.
    Found 2-bit register for signal <pi_dqs_found_all_bank>.
    Found finite state machine <FSM_5> for signal <fine_adj_state_r>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 44                                             |
    | Inputs             | 22                                             |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <n0657> created at line 572.
    Found 7-bit subtractor for signal <GND_120_o_GND_120_o_sub_232_OUT> created at line 977.
    Found 7-bit subtractor for signal <GND_120_o_GND_120_o_sub_244_OUT> created at line 992.
    Found 6-bit adder for signal <inc_cnt[5]_GND_120_o_add_43_OUT> created at line 464.
    Found 6-bit adder for signal <n0737> created at line 506.
    Found 6-bit adder for signal <stable_pass_cnt[5]_GND_120_o_add_97_OUT> created at line 552.
    Found 3-bit adder for signal <ctl_lane_cnt[2]_GND_120_o_add_130_OUT> created at line 600.
    Found 2-bit adder for signal <rnk_cnt_r[1]_GND_120_o_add_178_OUT> created at line 653.
    Found 10-bit adder for signal <retry_cnt[9]_GND_120_o_add_210_OUT> created at line 930.
    Found 10-bit adder for signal <retry_cnt[19]_GND_120_o_add_214_OUT> created at line 940.
    Found 3-bit adder for signal <final_do_index[0][2]_GND_120_o_add_266_OUT> created at line 1148.
    Found 4-bit subtractor for signal <GND_120_o_GND_120_o_sub_31_OUT<3:0>> created at line 381.
    Found 6-bit subtractor for signal <GND_120_o_GND_120_o_sub_123_OUT<5:0>> created at line 591.
    Found 6-bit subtractor for signal <GND_120_o_GND_120_o_sub_126_OUT<5:0>> created at line 593.
    Found 6-bit subtractor for signal <GND_120_o_GND_120_o_sub_258_OUT<5:0>> created at line 1122.
    Found 6-bit subtractor for signal <GND_120_o_GND_120_o_sub_271_OUT<5:0>> created at line 1165.
    Found 6-bit 3-to-1 multiplexer for signal <_n1037> created at line 1081.
    Found 4-bit comparator greater for signal <GND_120_o_detect_rd_cnt[3]_LessThan_30_o> created at line 380
    Found 6-bit comparator greater for signal <GND_120_o_inc_cnt[5]_LessThan_57_o> created at line 500
    Found 6-bit comparator greater for signal <GND_120_o_stable_pass_cnt[5]_LessThan_58_o> created at line 500
    Found 6-bit comparator greater for signal <n0071> created at line 507
    Found 6-bit comparator greater for signal <inc_cnt[5]_PWR_111_o_LessThan_104_o> created at line 518
    Found 6-bit comparator greater for signal <stable_pass_cnt[5]_GND_120_o_LessThan_67_o> created at line 518
    Found 6-bit comparator greater for signal <PWR_111_o_first_fail_taps[5]_LessThan_105_o> created at line 562
    Found 6-bit comparator greater for signal <GND_120_o_dec_cnt[5]_LessThan_133_o> created at line 604
    Found 6-bit comparator greater for signal <GND_120_o_init_dec_cnt[5]_LessThan_134_o> created at line 604
    Found 6-bit comparator greater for signal <rnk_cnt_r[0]_GND_120_o_LessThan_202_o> created at line 889
    Found 6-bit comparator greater for signal <rnk_cnt_r[0]_GND_120_o_LessThan_205_o> created at line 899
    Found 2-bit comparator lessequal for signal <n0411> created at line 976
    Found 6-bit comparator lessequal for signal <final_do_max[0][5]_rank_final_loop[0].final_do_cand[0][5]_LessThan_257_o> created at line 1120
    Summary:
	inferred  15 Adder/Subtractor(s).
	inferred 173 D-type flip-flop(s).
	inferred  13 Comparator(s).
	inferred  31 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mig_7series_v1_9_ddr_phy_dqs_found_cal> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_phy_rdlvl>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_rdlvl.v".
        TCQ = 100
        nCK_PER_CLK = 4
        CLK_PERIOD = 10000
        DQ_WIDTH = 16
        DQS_CNT_WIDTH = 1
        DQS_WIDTH = 2
        DRAM_WIDTH = 8
        RANKS = 1
        PER_BIT_DESKEW = "OFF"
        SIM_CAL_OPTION = "NONE"
        DEBUG_PORT = "OFF"
        DRAM_TYPE = "DDR3"
        OCAL_EN = "ON"
    Set property "use_dsp48 = no".
    Set property "syn_maxfan = 30" for signal <rdlvl_stg1_done>.
    Set property "KEEP = TRUE" for signal <rdlvl_stg1_done>.
    Set property "MAX_FANOUT = 30" for signal <rdlvl_stg1_done>.
WARNING:Xst:647 - Input <dbg_sel_idel_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dbg_phy_rdlvl<255:234>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dbg_phy_rdlvl<169:89>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <pat0_match_rise1_r<7>> equivalent to <idel_pat0_match_rise1_r<7>> has been removed
    Register <pat0_match_rise1_r<3>> equivalent to <idel_pat0_match_rise1_r<3>> has been removed
    Register <pat1_match_rise1_r<4>> equivalent to <idel_pat1_match_rise1_r<4>> has been removed
    Register <pat0_match_fall1_r<5>> equivalent to <idel_pat0_match_fall1_r<5>> has been removed
    Register <pat1_match_rise1_r<5>> equivalent to <idel_pat0_match_rise1_r<5>> has been removed
    Register <idel_pat1_match_rise1_r<5>> equivalent to <idel_pat0_match_rise1_r<5>> has been removed
    Register <pat1_match_rise1_r<0>> equivalent to <idel_pat1_match_rise1_r<0>> has been removed
    Register <pat0_match_rise2_r<1>> equivalent to <idel_pat1_match_rise2_r<1>> has been removed
    Register <pat1_match_rise2_r<5>> equivalent to <idel_pat0_match_rise2_r<5>> has been removed
    Register <pat1_match_fall0_r<2>> equivalent to <idel_pat1_match_fall0_r<2>> has been removed
    Register <pat1_match_rise1_r<1>> equivalent to <idel_pat0_match_rise1_r<1>> has been removed
    Register <idel_pat1_match_rise1_r<1>> equivalent to <idel_pat0_match_rise1_r<1>> has been removed
    Register <pat1_match_fall2_r<2>> equivalent to <idel_pat0_match_fall2_r<2>> has been removed
    Register <pat1_match_rise1_r<2>> equivalent to <idel_pat0_match_rise1_r<2>> has been removed
    Register <pat0_match_rise1_r<2>> equivalent to <idel_pat0_match_rise1_r<2>> has been removed
    Register <pat1_match_fall3_r<7>> equivalent to <idel_pat1_match_fall3_r<7>> has been removed
    Register <pat0_match_fall3_r<7>> equivalent to <idel_pat1_match_fall3_r<7>> has been removed
    Register <pat0_match_fall3_r<2>> equivalent to <idel_pat0_match_fall3_r<2>> has been removed
    Register <idel_pat1_match_fall3_r<2>> equivalent to <idel_pat0_match_fall3_r<2>> has been removed
    Register <pat1_match_fall3_r<1>> equivalent to <pat0_match_fall3_r<1>> has been removed
    Register <pat1_match_rise0_r<6>> equivalent to <idel_pat0_match_rise0_r<6>> has been removed
    Register <idel_pat1_match_fall3_r<1>> equivalent to <idel_pat0_match_fall3_r<1>> has been removed
    Register <pat1_match_rise1_r<7>> equivalent to <idel_pat1_match_rise1_r<7>> has been removed
    Register <pat1_match_fall0_r<6>> equivalent to <idel_pat1_match_fall0_r<6>> has been removed
    Register <pat0_match_rise2_r<5>> equivalent to <idel_pat1_match_rise2_r<5>> has been removed
    Register <pat1_match_rise2_r<6>> equivalent to <idel_pat1_match_rise2_r<6>> has been removed
    Register <pat0_match_fall3_r<0>> equivalent to <idel_pat0_match_fall3_r<0>> has been removed
    Register <pat1_match_rise2_r<7>> equivalent to <idel_pat0_match_rise2_r<7>> has been removed
    Register <idel_pat1_match_rise2_r<7>> equivalent to <idel_pat0_match_rise2_r<7>> has been removed
    Register <pat1_match_rise2_r<2>> equivalent to <idel_pat1_match_rise2_r<2>> has been removed
    Register <pat1_match_rise0_r<1>> equivalent to <idel_pat0_match_rise0_r<1>> has been removed
    Register <idel_pat1_match_rise0_r<1>> equivalent to <idel_pat0_match_rise0_r<1>> has been removed
    Register <pat1_match_rise2_r<3>> equivalent to <idel_pat0_match_rise2_r<3>> has been removed
    Register <idel_pat1_match_rise2_r<3>> equivalent to <idel_pat0_match_rise2_r<3>> has been removed
    Register <pat1_match_fall2_r<1>> equivalent to <idel_pat1_match_fall2_r<1>> has been removed
    Register <pat0_match_fall2_r<1>> equivalent to <idel_pat1_match_fall2_r<1>> has been removed
    Register <pat0_match_rise0_r<3>> equivalent to <idel_pat0_match_rise0_r<3>> has been removed
    Register <idel_pat1_match_rise0_r<3>> equivalent to <idel_pat0_match_rise0_r<3>> has been removed
    Register <dlyce_dq_r<0>> equivalent to <dlyce_dq_r<3>> has been removed
    Register <dlyce_dq_r<1>> equivalent to <dlyce_dq_r<3>> has been removed
    Register <dlyce_dq_r<2>> equivalent to <dlyce_dq_r<3>> has been removed
    Register <pat0_match_rise1_r<0>> equivalent to <idel_pat0_match_rise1_r<0>> has been removed
    Register <pat0_match_fall2_r<4>> equivalent to <idel_pat0_match_fall2_r<4>> has been removed
    Register <idel_pat1_match_fall2_r<4>> equivalent to <idel_pat0_match_fall2_r<4>> has been removed
    Register <pat0_match_fall3_r<4>> equivalent to <idel_pat0_match_fall3_r<4>> has been removed
    Register <idel_pat1_match_fall3_r<5>> equivalent to <idel_pat0_match_fall3_r<5>> has been removed
    Register <pat0_match_fall1_r<1>> equivalent to <idel_pat0_match_fall1_r<1>> has been removed
    Register <cal1_cnt_cpt_timing_r> equivalent to <rd_mux_sel_r> has been removed
    Register <pat1_match_fall0_r<7>> equivalent to <idel_pat0_match_fall0_r<7>> has been removed
    Register <pat0_match_fall2_r<0>> equivalent to <idel_pat0_match_fall2_r<0>> has been removed
    Register <idel_pat1_match_fall2_r<0>> equivalent to <idel_pat0_match_fall2_r<0>> has been removed
    Register <pat1_match_rise3_r<1>> equivalent to <pat0_match_rise3_r<1>> has been removed
    Register <pat0_match_rise1_r<4>> equivalent to <idel_pat0_match_rise1_r<4>> has been removed
    Register <pat1_match_rise0_r<5>> equivalent to <idel_pat0_match_rise0_r<5>> has been removed
    Register <idel_pat1_match_rise0_r<5>> equivalent to <idel_pat0_match_rise0_r<5>> has been removed
    Register <pat0_match_rise3_r<3>> equivalent to <idel_pat1_match_rise3_r<3>> has been removed
    Register <pat1_match_rise3_r<7>> equivalent to <idel_pat0_match_rise3_r<7>> has been removed
    Register <pat0_match_rise3_r<0>> equivalent to <idel_pat1_match_rise3_r<0>> has been removed
    Register <pat1_match_fall0_r<3>> equivalent to <idel_pat0_match_fall0_r<3>> has been removed
    Register <pat1_match_rise0_r<4>> equivalent to <idel_pat0_match_rise0_r<4>> has been removed
    Register <pat0_match_rise0_r<4>> equivalent to <idel_pat0_match_rise0_r<4>> has been removed
    Register <pat0_match_rise0_r<6>> equivalent to <idel_pat1_match_rise0_r<6>> has been removed
    Register <pat1_match_rise3_r<6>> equivalent to <idel_pat1_match_rise3_r<6>> has been removed
    Register <pat0_match_rise3_r<6>> equivalent to <idel_pat1_match_rise3_r<6>> has been removed
    Register <pat0_match_rise0_r<2>> equivalent to <idel_pat1_match_rise0_r<2>> has been removed
    Register <pat0_match_rise3_r<7>> equivalent to <idel_pat1_match_rise3_r<7>> has been removed
    Register <pat1_match_rise0_r<0>> equivalent to <idel_pat0_match_rise0_r<0>> has been removed
    Register <pat0_match_rise0_r<0>> equivalent to <idel_pat0_match_rise0_r<0>> has been removed
    Register <pat1_match_fall3_r<5>> equivalent to <pat0_match_fall3_r<5>> has been removed
    Register <pat0_match_rise3_r<4>> equivalent to <idel_pat1_match_rise3_r<4>> has been removed
    Register <pat1_match_rise3_r<5>> equivalent to <pat0_match_rise3_r<5>> has been removed
    Register <pat0_match_rise2_r<2>> equivalent to <idel_pat0_match_rise2_r<2>> has been removed
    Register <pat0_match_fall2_r<3>> equivalent to <idel_pat0_match_fall2_r<3>> has been removed
    Register <pat1_match_fall1_r<6>> equivalent to <idel_pat0_match_fall1_r<6>> has been removed
    Register <idel_pat1_match_fall1_r<6>> equivalent to <idel_pat0_match_fall1_r<6>> has been removed
    Register <pat1_match_fall1_r<7>> equivalent to <idel_pat0_match_fall1_r<7>> has been removed
    Register <pat0_match_fall1_r<7>> equivalent to <idel_pat0_match_fall1_r<7>> has been removed
    Register <pat0_match_fall2_r<7>> equivalent to <idel_pat0_match_fall2_r<7>> has been removed
    Register <pat1_match_fall1_r<3>> equivalent to <idel_pat0_match_fall1_r<3>> has been removed
    Register <pat0_match_fall1_r<3>> equivalent to <idel_pat0_match_fall1_r<3>> has been removed
    Register <pat0_match_fall1_r<4>> equivalent to <idel_pat1_match_fall1_r<4>> has been removed
    Register <pat1_match_rise2_r<0>> equivalent to <idel_pat1_match_rise2_r<0>> has been removed
    Register <pat0_match_rise2_r<0>> equivalent to <idel_pat1_match_rise2_r<0>> has been removed
    Register <pat1_match_fall1_r<5>> equivalent to <idel_pat1_match_fall1_r<5>> has been removed
    Register <pat0_match_fall1_r<0>> equivalent to <idel_pat1_match_fall1_r<0>> has been removed
    Register <pat1_match_fall1_r<1>> equivalent to <idel_pat1_match_fall1_r<1>> has been removed
    Register <pat1_match_rise3_r<3>> equivalent to <idel_pat0_match_rise3_r<3>> has been removed
    Register <pat1_match_fall1_r<2>> equivalent to <idel_pat0_match_fall1_r<2>> has been removed
    Register <idel_pat1_match_fall1_r<2>> equivalent to <idel_pat0_match_fall1_r<2>> has been removed
    Register <pat1_match_fall1_r<0>> equivalent to <idel_pat0_match_fall1_r<0>> has been removed
    Register <pat1_match_fall3_r<4>> equivalent to <idel_pat1_match_fall3_r<4>> has been removed
    Register <pat0_match_rise2_r<6>> equivalent to <idel_pat0_match_rise2_r<6>> has been removed
    Register <pat0_match_rise0_r<7>> equivalent to <idel_pat0_match_rise0_r<7>> has been removed
    Register <idel_pat1_match_rise0_r<7>> equivalent to <idel_pat0_match_rise0_r<7>> has been removed
    Register <pat1_match_fall3_r<3>> equivalent to <idel_pat1_match_fall3_r<3>> has been removed
    Register <pat0_match_fall3_r<3>> equivalent to <idel_pat1_match_fall3_r<3>> has been removed
    Register <pat1_match_fall1_r<4>> equivalent to <idel_pat0_match_fall1_r<4>> has been removed
    Register <pat1_match_rise0_r<2>> equivalent to <idel_pat0_match_rise0_r<2>> has been removed
    Register <pat0_match_fall0_r<7>> equivalent to <idel_pat1_match_fall0_r<7>> has been removed
    Register <pat1_match_fall0_r<4>> equivalent to <idel_pat0_match_fall0_r<4>> has been removed
    Register <idel_pat1_match_fall0_r<4>> equivalent to <idel_pat0_match_fall0_r<4>> has been removed
    Register <pat1_match_fall0_r<5>> equivalent to <idel_pat0_match_fall0_r<5>> has been removed
    Register <pat0_match_fall0_r<5>> equivalent to <idel_pat0_match_fall0_r<5>> has been removed
    Register <pat0_match_fall0_r<6>> equivalent to <idel_pat0_match_fall0_r<6>> has been removed
    Register <pat1_match_fall0_r<1>> equivalent to <idel_pat0_match_fall0_r<1>> has been removed
    Register <pat0_match_fall0_r<1>> equivalent to <idel_pat0_match_fall0_r<1>> has been removed
    Register <pat1_match_rise1_r<3>> equivalent to <idel_pat1_match_rise1_r<3>> has been removed
    Register <pat0_match_fall2_r<6>> equivalent to <idel_pat1_match_fall2_r<6>> has been removed
    Register <pat1_match_rise2_r<1>> equivalent to <idel_pat0_match_rise2_r<1>> has been removed
    Register <pat1_match_fall2_r<7>> equivalent to <idel_pat1_match_fall2_r<7>> has been removed
    Register <pat0_match_fall0_r<2>> equivalent to <idel_pat0_match_fall0_r<2>> has been removed
    Register <pat0_match_fall0_r<3>> equivalent to <idel_pat1_match_fall0_r<3>> has been removed
    Register <pat0_match_fall2_r<2>> equivalent to <idel_pat1_match_fall2_r<2>> has been removed
    Register <idel_pat1_match_rise3_r<5>> equivalent to <idel_pat0_match_rise3_r<5>> has been removed
    Register <pat1_match_fall2_r<3>> equivalent to <idel_pat1_match_fall2_r<3>> has been removed
    Register <pat1_match_fall0_r<0>> equivalent to <idel_pat0_match_fall0_r<0>> has been removed
    Register <idel_pat1_match_fall0_r<0>> equivalent to <idel_pat0_match_fall0_r<0>> has been removed
    Register <pat1_match_fall2_r<5>> equivalent to <idel_pat1_match_fall2_r<5>> has been removed
    Register <pat0_match_fall2_r<5>> equivalent to <idel_pat1_match_fall2_r<5>> has been removed
    Register <pat0_match_fall3_r<6>> equivalent to <idel_pat0_match_fall3_r<6>> has been removed
    Register <idel_pat1_match_fall3_r<6>> equivalent to <idel_pat0_match_fall3_r<6>> has been removed
    Register <idel_pat1_match_rise3_r<1>> equivalent to <idel_pat0_match_rise3_r<1>> has been removed
    Register <pat1_match_rise2_r<4>> equivalent to <idel_pat1_match_rise2_r<4>> has been removed
    Register <pat0_match_rise2_r<4>> equivalent to <idel_pat1_match_rise2_r<4>> has been removed
    Register <pat1_match_fall2_r<6>> equivalent to <idel_pat0_match_fall2_r<6>> has been removed
    Register <pat1_match_fall3_r<0>> equivalent to <idel_pat1_match_fall3_r<0>> has been removed
    Register <pat1_match_rise3_r<2>> equivalent to <idel_pat1_match_rise3_r<2>> has been removed
    Register <pat0_match_rise3_r<2>> equivalent to <idel_pat1_match_rise3_r<2>> has been removed
    Register <pat1_match_rise3_r<0>> equivalent to <idel_pat0_match_rise3_r<0>> has been removed
    Register <pat1_match_rise3_r<4>> equivalent to <idel_pat0_match_rise3_r<4>> has been removed
    Register <pat1_match_rise1_r<6>> equivalent to <idel_pat0_match_rise1_r<6>> has been removed
    Register <pat0_match_rise1_r<6>> equivalent to <idel_pat0_match_rise1_r<6>> has been removed
    Found 12-bit register for signal <dbg_cpt_second_edge_taps>.
    Found 1-bit register for signal <rdlvl_assrt_common>.
    Found 2-bit register for signal <rd_mux_sel_r>.
    Found 1-bit register for signal <mux_rd_rise0_r<0>>.
    Found 1-bit register for signal <mux_rd_fall0_r<0>>.
    Found 1-bit register for signal <mux_rd_rise1_r<0>>.
    Found 1-bit register for signal <mux_rd_fall1_r<0>>.
    Found 1-bit register for signal <mux_rd_rise2_r<0>>.
    Found 1-bit register for signal <mux_rd_fall2_r<0>>.
    Found 1-bit register for signal <mux_rd_rise3_r<0>>.
    Found 1-bit register for signal <mux_rd_fall3_r<0>>.
    Found 1-bit register for signal <mux_rd_rise0_r<1>>.
    Found 1-bit register for signal <mux_rd_fall0_r<1>>.
    Found 1-bit register for signal <mux_rd_rise1_r<1>>.
    Found 1-bit register for signal <mux_rd_fall1_r<1>>.
    Found 1-bit register for signal <mux_rd_rise2_r<1>>.
    Found 1-bit register for signal <mux_rd_fall2_r<1>>.
    Found 1-bit register for signal <mux_rd_rise3_r<1>>.
    Found 1-bit register for signal <mux_rd_fall3_r<1>>.
    Found 1-bit register for signal <mux_rd_rise0_r<2>>.
    Found 1-bit register for signal <mux_rd_fall0_r<2>>.
    Found 1-bit register for signal <mux_rd_rise1_r<2>>.
    Found 1-bit register for signal <mux_rd_fall1_r<2>>.
    Found 1-bit register for signal <mux_rd_rise2_r<2>>.
    Found 1-bit register for signal <mux_rd_fall2_r<2>>.
    Found 1-bit register for signal <mux_rd_rise3_r<2>>.
    Found 1-bit register for signal <mux_rd_fall3_r<2>>.
    Found 1-bit register for signal <mux_rd_rise0_r<3>>.
    Found 1-bit register for signal <mux_rd_fall0_r<3>>.
    Found 1-bit register for signal <mux_rd_rise1_r<3>>.
    Found 1-bit register for signal <mux_rd_fall1_r<3>>.
    Found 1-bit register for signal <mux_rd_rise2_r<3>>.
    Found 1-bit register for signal <mux_rd_fall2_r<3>>.
    Found 1-bit register for signal <mux_rd_rise3_r<3>>.
    Found 1-bit register for signal <mux_rd_fall3_r<3>>.
    Found 1-bit register for signal <mux_rd_rise0_r<4>>.
    Found 1-bit register for signal <mux_rd_fall0_r<4>>.
    Found 1-bit register for signal <mux_rd_rise1_r<4>>.
    Found 1-bit register for signal <mux_rd_fall1_r<4>>.
    Found 1-bit register for signal <mux_rd_rise2_r<4>>.
    Found 1-bit register for signal <mux_rd_fall2_r<4>>.
    Found 1-bit register for signal <mux_rd_rise3_r<4>>.
    Found 1-bit register for signal <mux_rd_fall3_r<4>>.
    Found 1-bit register for signal <mux_rd_rise0_r<5>>.
    Found 1-bit register for signal <mux_rd_fall0_r<5>>.
    Found 1-bit register for signal <mux_rd_rise1_r<5>>.
    Found 1-bit register for signal <mux_rd_fall1_r<5>>.
    Found 1-bit register for signal <mux_rd_rise2_r<5>>.
    Found 1-bit register for signal <mux_rd_fall2_r<5>>.
    Found 1-bit register for signal <mux_rd_rise3_r<5>>.
    Found 1-bit register for signal <mux_rd_fall3_r<5>>.
    Found 1-bit register for signal <mux_rd_rise0_r<6>>.
    Found 1-bit register for signal <mux_rd_fall0_r<6>>.
    Found 1-bit register for signal <mux_rd_rise1_r<6>>.
    Found 1-bit register for signal <mux_rd_fall1_r<6>>.
    Found 1-bit register for signal <mux_rd_rise2_r<6>>.
    Found 1-bit register for signal <mux_rd_fall2_r<6>>.
    Found 1-bit register for signal <mux_rd_rise3_r<6>>.
    Found 1-bit register for signal <mux_rd_fall3_r<6>>.
    Found 1-bit register for signal <mux_rd_rise0_r<7>>.
    Found 1-bit register for signal <mux_rd_fall0_r<7>>.
    Found 1-bit register for signal <mux_rd_rise1_r<7>>.
    Found 1-bit register for signal <mux_rd_fall1_r<7>>.
    Found 1-bit register for signal <mux_rd_rise2_r<7>>.
    Found 1-bit register for signal <mux_rd_fall2_r<7>>.
    Found 1-bit register for signal <mux_rd_rise3_r<7>>.
    Found 1-bit register for signal <mux_rd_fall3_r<7>>.
    Found 1-bit register for signal <mpr_rd_rise0_prev_r>.
    Found 1-bit register for signal <mpr_rd_fall0_prev_r>.
    Found 1-bit register for signal <mpr_rd_rise1_prev_r>.
    Found 1-bit register for signal <mpr_rd_fall1_prev_r>.
    Found 1-bit register for signal <mpr_rd_rise2_prev_r>.
    Found 1-bit register for signal <mpr_rd_fall2_prev_r>.
    Found 1-bit register for signal <mpr_rd_rise3_prev_r>.
    Found 1-bit register for signal <mpr_rd_fall3_prev_r>.
    Found 3-bit register for signal <stable_idel_cnt>.
    Found 1-bit register for signal <inhibit_edge_detect_r>.
    Found 1-bit register for signal <idel_mpr_pat_detect_r>.
    Found 1-bit register for signal <mux_rd_valid_r>.
    Found 1-bit register for signal <dqs_po_dec_done_r1>.
    Found 1-bit register for signal <dqs_po_dec_done_r2>.
    Found 1-bit register for signal <fine_dly_dec_done_r2>.
    Found 1-bit register for signal <pi_fine_dly_dec_done>.
    Found 4-bit register for signal <wait_cnt_r>.
    Found 6-bit register for signal <pi_rdval_cnt>.
    Found 1-bit register for signal <pi_cnt_dec>.
    Found 1-bit register for signal <fine_dly_dec_done_r1>.
    Found 1-bit register for signal <pi_en_stg2_f_timing>.
    Found 1-bit register for signal <pi_stg2_f_incdec_timing>.
    Found 1-bit register for signal <pi_en_stg2_f>.
    Found 1-bit register for signal <pi_stg2_f_incdec>.
    Found 4-bit register for signal <done_cnt>.
    Found 1-bit register for signal <pi_stg2_load_timing>.
    Found 6-bit register for signal <pi_stg2_reg_l_timing>.
    Found 1-bit register for signal <pi_stg2_load>.
    Found 6-bit register for signal <pi_stg2_reg_l>.
    Found 2-bit register for signal <regl_rank_cnt>.
    Found 2-bit register for signal <regl_dqs_cnt>.
    Found 2-bit register for signal <regl_dqs_cnt_r>.
    Found 1-bit register for signal <dlyce_dq_r<3>>.
    Found 1-bit register for signal <dlyinc_dq_r>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><0><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><0><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><0><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><0><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><0><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><1><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><1><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><1><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><1><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><1><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><2><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><2><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><2><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><2><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><2><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><3><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><3><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><3><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><3><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><3><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><4><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><4><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><4><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><4><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><4><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><5><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><5><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><5><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><5><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><5><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><6><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><6><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><6><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><6><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><6><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><7><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><7><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><7><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><7><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><7><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><8><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><8><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><8><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><8><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><8><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><9><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><9><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><9><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><9><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><9><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><10><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><10><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><10><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><10><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><10><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><11><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><11><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><11><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><11><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><11><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><12><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><12><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><12><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><12><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><12><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><13><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><13><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><13><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><13><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><13><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><14><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><14><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><14><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><14><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><14><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><15><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><15><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><15><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><15><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><15><0>>.
    Found 80-bit register for signal <dlyval_dq>.
    Found 1-bit register for signal <cal1_wait_cnt_en_r>.
    Found 5-bit register for signal <cal1_wait_cnt_r>.
    Found 1-bit register for signal <cal1_wait_r>.
    Found 1-bit register for signal <rdlvl_prech_req>.
    Found 1-bit register for signal <sr_rise0_r<0>>.
    Found 1-bit register for signal <sr_fall0_r<0>>.
    Found 1-bit register for signal <sr_rise1_r<0>>.
    Found 1-bit register for signal <sr_fall1_r<0>>.
    Found 1-bit register for signal <sr_rise2_r<0>>.
    Found 1-bit register for signal <sr_fall2_r<0>>.
    Found 1-bit register for signal <sr_rise3_r<0>>.
    Found 1-bit register for signal <sr_fall3_r<0>>.
    Found 1-bit register for signal <sr_rise0_r<1>>.
    Found 1-bit register for signal <sr_fall0_r<1>>.
    Found 1-bit register for signal <sr_rise1_r<1>>.
    Found 1-bit register for signal <sr_fall1_r<1>>.
    Found 1-bit register for signal <sr_rise2_r<1>>.
    Found 1-bit register for signal <sr_fall2_r<1>>.
    Found 1-bit register for signal <sr_rise3_r<1>>.
    Found 1-bit register for signal <sr_fall3_r<1>>.
    Found 1-bit register for signal <sr_rise0_r<2>>.
    Found 1-bit register for signal <sr_fall0_r<2>>.
    Found 1-bit register for signal <sr_rise1_r<2>>.
    Found 1-bit register for signal <sr_fall1_r<2>>.
    Found 1-bit register for signal <sr_rise2_r<2>>.
    Found 1-bit register for signal <sr_fall2_r<2>>.
    Found 1-bit register for signal <sr_rise3_r<2>>.
    Found 1-bit register for signal <sr_fall3_r<2>>.
    Found 1-bit register for signal <sr_rise0_r<3>>.
    Found 1-bit register for signal <sr_fall0_r<3>>.
    Found 1-bit register for signal <sr_rise1_r<3>>.
    Found 1-bit register for signal <sr_fall1_r<3>>.
    Found 1-bit register for signal <sr_rise2_r<3>>.
    Found 1-bit register for signal <sr_fall2_r<3>>.
    Found 1-bit register for signal <sr_rise3_r<3>>.
    Found 1-bit register for signal <sr_fall3_r<3>>.
    Found 1-bit register for signal <sr_rise0_r<4>>.
    Found 1-bit register for signal <sr_fall0_r<4>>.
    Found 1-bit register for signal <sr_rise1_r<4>>.
    Found 1-bit register for signal <sr_fall1_r<4>>.
    Found 1-bit register for signal <sr_rise2_r<4>>.
    Found 1-bit register for signal <sr_fall2_r<4>>.
    Found 1-bit register for signal <sr_rise3_r<4>>.
    Found 1-bit register for signal <sr_fall3_r<4>>.
    Found 1-bit register for signal <sr_rise0_r<5>>.
    Found 1-bit register for signal <sr_fall0_r<5>>.
    Found 1-bit register for signal <sr_rise1_r<5>>.
    Found 1-bit register for signal <sr_fall1_r<5>>.
    Found 1-bit register for signal <sr_rise2_r<5>>.
    Found 1-bit register for signal <sr_fall2_r<5>>.
    Found 1-bit register for signal <sr_rise3_r<5>>.
    Found 1-bit register for signal <sr_fall3_r<5>>.
    Found 1-bit register for signal <sr_rise0_r<6>>.
    Found 1-bit register for signal <sr_fall0_r<6>>.
    Found 1-bit register for signal <sr_rise1_r<6>>.
    Found 1-bit register for signal <sr_fall1_r<6>>.
    Found 1-bit register for signal <sr_rise2_r<6>>.
    Found 1-bit register for signal <sr_fall2_r<6>>.
    Found 1-bit register for signal <sr_rise3_r<6>>.
    Found 1-bit register for signal <sr_fall3_r<6>>.
    Found 1-bit register for signal <sr_rise0_r<7>>.
    Found 1-bit register for signal <sr_fall0_r<7>>.
    Found 1-bit register for signal <sr_rise1_r<7>>.
    Found 1-bit register for signal <sr_fall1_r<7>>.
    Found 1-bit register for signal <sr_rise2_r<7>>.
    Found 1-bit register for signal <sr_fall2_r<7>>.
    Found 1-bit register for signal <sr_rise3_r<7>>.
    Found 1-bit register for signal <sr_fall3_r<7>>.
    Found 1-bit register for signal <idel_pat0_match_rise0_r<0>>.
    Found 1-bit register for signal <idel_pat0_match_fall0_r<0>>.
    Found 1-bit register for signal <idel_pat0_match_rise1_r<0>>.
    Found 1-bit register for signal <idel_pat0_match_fall1_r<0>>.
    Found 1-bit register for signal <idel_pat0_match_rise2_r<0>>.
    Found 1-bit register for signal <idel_pat0_match_fall2_r<0>>.
    Found 1-bit register for signal <idel_pat0_match_rise3_r<0>>.
    Found 1-bit register for signal <idel_pat0_match_fall3_r<0>>.
    Found 1-bit register for signal <idel_pat1_match_rise0_r<0>>.
    Found 1-bit register for signal <idel_pat1_match_rise1_r<0>>.
    Found 1-bit register for signal <idel_pat1_match_fall1_r<0>>.
    Found 1-bit register for signal <idel_pat1_match_rise2_r<0>>.
    Found 1-bit register for signal <idel_pat1_match_rise3_r<0>>.
    Found 1-bit register for signal <idel_pat1_match_fall3_r<0>>.
    Found 1-bit register for signal <pat0_match_fall0_r<0>>.
    Found 1-bit register for signal <pat1_match_fall2_r<0>>.
    Found 1-bit register for signal <idel_pat0_match_rise0_r<1>>.
    Found 1-bit register for signal <idel_pat0_match_fall0_r<1>>.
    Found 1-bit register for signal <idel_pat0_match_rise1_r<1>>.
    Found 1-bit register for signal <idel_pat0_match_fall1_r<1>>.
    Found 1-bit register for signal <idel_pat0_match_rise2_r<1>>.
    Found 1-bit register for signal <idel_pat0_match_fall2_r<1>>.
    Found 1-bit register for signal <idel_pat0_match_rise3_r<1>>.
    Found 1-bit register for signal <idel_pat0_match_fall3_r<1>>.
    Found 1-bit register for signal <idel_pat1_match_fall0_r<1>>.
    Found 1-bit register for signal <idel_pat1_match_fall1_r<1>>.
    Found 1-bit register for signal <idel_pat1_match_rise2_r<1>>.
    Found 1-bit register for signal <idel_pat1_match_fall2_r<1>>.
    Found 1-bit register for signal <pat0_match_rise0_r<1>>.
    Found 1-bit register for signal <pat0_match_rise1_r<1>>.
    Found 1-bit register for signal <pat0_match_rise3_r<1>>.
    Found 1-bit register for signal <pat0_match_fall3_r<1>>.
    Found 1-bit register for signal <idel_pat0_match_rise0_r<2>>.
    Found 1-bit register for signal <idel_pat0_match_fall0_r<2>>.
    Found 1-bit register for signal <idel_pat0_match_rise1_r<2>>.
    Found 1-bit register for signal <idel_pat0_match_fall1_r<2>>.
    Found 1-bit register for signal <idel_pat0_match_rise2_r<2>>.
    Found 1-bit register for signal <idel_pat0_match_fall2_r<2>>.
    Found 1-bit register for signal <idel_pat0_match_rise3_r<2>>.
    Found 1-bit register for signal <idel_pat0_match_fall3_r<2>>.
    Found 1-bit register for signal <idel_pat1_match_rise0_r<2>>.
    Found 1-bit register for signal <idel_pat1_match_fall0_r<2>>.
    Found 1-bit register for signal <idel_pat1_match_rise1_r<2>>.
    Found 1-bit register for signal <idel_pat1_match_rise2_r<2>>.
    Found 1-bit register for signal <idel_pat1_match_fall2_r<2>>.
    Found 1-bit register for signal <idel_pat1_match_rise3_r<2>>.
    Found 1-bit register for signal <pat0_match_fall1_r<2>>.
    Found 1-bit register for signal <pat1_match_fall3_r<2>>.
    Found 1-bit register for signal <idel_pat0_match_rise0_r<3>>.
    Found 1-bit register for signal <idel_pat0_match_fall0_r<3>>.
    Found 1-bit register for signal <idel_pat0_match_rise1_r<3>>.
    Found 1-bit register for signal <idel_pat0_match_fall1_r<3>>.
    Found 1-bit register for signal <idel_pat0_match_rise2_r<3>>.
    Found 1-bit register for signal <idel_pat0_match_fall2_r<3>>.
    Found 1-bit register for signal <idel_pat0_match_rise3_r<3>>.
    Found 1-bit register for signal <idel_pat0_match_fall3_r<3>>.
    Found 1-bit register for signal <idel_pat1_match_fall0_r<3>>.
    Found 1-bit register for signal <idel_pat1_match_rise1_r<3>>.
    Found 1-bit register for signal <idel_pat1_match_fall1_r<3>>.
    Found 1-bit register for signal <idel_pat1_match_fall2_r<3>>.
    Found 1-bit register for signal <idel_pat1_match_rise3_r<3>>.
    Found 1-bit register for signal <idel_pat1_match_fall3_r<3>>.
    Found 1-bit register for signal <pat0_match_rise2_r<3>>.
    Found 1-bit register for signal <pat1_match_rise0_r<3>>.
    Found 1-bit register for signal <idel_pat0_match_rise0_r<4>>.
    Found 1-bit register for signal <idel_pat0_match_fall0_r<4>>.
    Found 1-bit register for signal <idel_pat0_match_rise1_r<4>>.
    Found 1-bit register for signal <idel_pat0_match_fall1_r<4>>.
    Found 1-bit register for signal <idel_pat0_match_rise2_r<4>>.
    Found 1-bit register for signal <idel_pat0_match_fall2_r<4>>.
    Found 1-bit register for signal <idel_pat0_match_rise3_r<4>>.
    Found 1-bit register for signal <idel_pat0_match_fall3_r<4>>.
    Found 1-bit register for signal <idel_pat1_match_rise0_r<4>>.
    Found 1-bit register for signal <idel_pat1_match_rise1_r<4>>.
    Found 1-bit register for signal <idel_pat1_match_fall1_r<4>>.
    Found 1-bit register for signal <idel_pat1_match_rise2_r<4>>.
    Found 1-bit register for signal <idel_pat1_match_rise3_r<4>>.
    Found 1-bit register for signal <idel_pat1_match_fall3_r<4>>.
    Found 1-bit register for signal <pat0_match_fall0_r<4>>.
    Found 1-bit register for signal <pat1_match_fall2_r<4>>.
    Found 1-bit register for signal <idel_pat0_match_rise0_r<5>>.
    Found 1-bit register for signal <idel_pat0_match_fall0_r<5>>.
    Found 1-bit register for signal <idel_pat0_match_rise1_r<5>>.
    Found 1-bit register for signal <idel_pat0_match_fall1_r<5>>.
    Found 1-bit register for signal <idel_pat0_match_rise2_r<5>>.
    Found 1-bit register for signal <idel_pat0_match_fall2_r<5>>.
    Found 1-bit register for signal <idel_pat0_match_rise3_r<5>>.
    Found 1-bit register for signal <idel_pat0_match_fall3_r<5>>.
    Found 1-bit register for signal <idel_pat1_match_fall0_r<5>>.
    Found 1-bit register for signal <idel_pat1_match_fall1_r<5>>.
    Found 1-bit register for signal <idel_pat1_match_rise2_r<5>>.
    Found 1-bit register for signal <idel_pat1_match_fall2_r<5>>.
    Found 1-bit register for signal <pat0_match_rise0_r<5>>.
    Found 1-bit register for signal <pat0_match_rise1_r<5>>.
    Found 1-bit register for signal <pat0_match_rise3_r<5>>.
    Found 1-bit register for signal <pat0_match_fall3_r<5>>.
    Found 1-bit register for signal <idel_pat0_match_rise0_r<6>>.
    Found 1-bit register for signal <idel_pat0_match_fall0_r<6>>.
    Found 1-bit register for signal <idel_pat0_match_rise1_r<6>>.
    Found 1-bit register for signal <idel_pat0_match_fall1_r<6>>.
    Found 1-bit register for signal <idel_pat0_match_rise2_r<6>>.
    Found 1-bit register for signal <idel_pat0_match_fall2_r<6>>.
    Found 1-bit register for signal <idel_pat0_match_rise3_r<6>>.
    Found 1-bit register for signal <idel_pat0_match_fall3_r<6>>.
    Found 1-bit register for signal <idel_pat1_match_rise0_r<6>>.
    Found 1-bit register for signal <idel_pat1_match_fall0_r<6>>.
    Found 1-bit register for signal <idel_pat1_match_rise1_r<6>>.
    Found 1-bit register for signal <idel_pat1_match_rise2_r<6>>.
    Found 1-bit register for signal <idel_pat1_match_fall2_r<6>>.
    Found 1-bit register for signal <idel_pat1_match_rise3_r<6>>.
    Found 1-bit register for signal <pat0_match_fall1_r<6>>.
    Found 1-bit register for signal <pat1_match_fall3_r<6>>.
    Found 1-bit register for signal <idel_pat0_match_rise0_r<7>>.
    Found 1-bit register for signal <idel_pat0_match_fall0_r<7>>.
    Found 1-bit register for signal <idel_pat0_match_rise1_r<7>>.
    Found 1-bit register for signal <idel_pat0_match_fall1_r<7>>.
    Found 1-bit register for signal <idel_pat0_match_rise2_r<7>>.
    Found 1-bit register for signal <idel_pat0_match_fall2_r<7>>.
    Found 1-bit register for signal <idel_pat0_match_rise3_r<7>>.
    Found 1-bit register for signal <idel_pat0_match_fall3_r<7>>.
    Found 1-bit register for signal <idel_pat1_match_fall0_r<7>>.
    Found 1-bit register for signal <idel_pat1_match_rise1_r<7>>.
    Found 1-bit register for signal <idel_pat1_match_fall1_r<7>>.
    Found 1-bit register for signal <idel_pat1_match_fall2_r<7>>.
    Found 1-bit register for signal <idel_pat1_match_rise3_r<7>>.
    Found 1-bit register for signal <idel_pat1_match_fall3_r<7>>.
    Found 1-bit register for signal <pat0_match_rise2_r<7>>.
    Found 1-bit register for signal <pat1_match_rise0_r<7>>.
    Found 1-bit register for signal <idel_pat0_match_rise0_and_r>.
    Found 1-bit register for signal <idel_pat0_match_fall0_and_r>.
    Found 1-bit register for signal <idel_pat0_match_rise1_and_r>.
    Found 1-bit register for signal <idel_pat0_match_fall1_and_r>.
    Found 1-bit register for signal <idel_pat0_match_rise2_and_r>.
    Found 1-bit register for signal <idel_pat0_match_fall2_and_r>.
    Found 1-bit register for signal <idel_pat0_match_rise3_and_r>.
    Found 1-bit register for signal <idel_pat0_match_fall3_and_r>.
    Found 1-bit register for signal <idel_pat0_data_match_r>.
    Found 1-bit register for signal <idel_pat1_match_rise0_and_r>.
    Found 1-bit register for signal <idel_pat1_match_fall0_and_r>.
    Found 1-bit register for signal <idel_pat1_match_rise1_and_r>.
    Found 1-bit register for signal <idel_pat1_match_fall1_and_r>.
    Found 1-bit register for signal <idel_pat1_match_rise2_and_r>.
    Found 1-bit register for signal <idel_pat1_match_fall2_and_r>.
    Found 1-bit register for signal <idel_pat1_match_rise3_and_r>.
    Found 1-bit register for signal <idel_pat1_match_fall3_and_r>.
    Found 1-bit register for signal <idel_pat1_data_match_r>.
    Found 1-bit register for signal <idel_pat_data_match_r>.
    Found 1-bit register for signal <pat0_match_rise0_and_r>.
    Found 1-bit register for signal <pat0_match_fall0_and_r>.
    Found 1-bit register for signal <pat0_match_rise1_and_r>.
    Found 1-bit register for signal <pat0_match_fall1_and_r>.
    Found 1-bit register for signal <pat0_match_rise2_and_r>.
    Found 1-bit register for signal <pat0_match_fall2_and_r>.
    Found 1-bit register for signal <pat0_match_rise3_and_r>.
    Found 1-bit register for signal <pat0_match_fall3_and_r>.
    Found 1-bit register for signal <pat0_data_match_r>.
    Found 1-bit register for signal <pat1_match_rise0_and_r>.
    Found 1-bit register for signal <pat1_match_fall0_and_r>.
    Found 1-bit register for signal <pat1_match_rise1_and_r>.
    Found 1-bit register for signal <pat1_match_fall1_and_r>.
    Found 1-bit register for signal <pat1_match_rise2_and_r>.
    Found 1-bit register for signal <pat1_match_fall2_and_r>.
    Found 1-bit register for signal <pat1_match_rise3_and_r>.
    Found 1-bit register for signal <pat1_match_fall3_and_r>.
    Found 1-bit register for signal <pat1_data_match_r>.
    Found 1-bit register for signal <rdlvl_stg1_start_r>.
    Found 1-bit register for signal <mpr_rdlvl_done_r1>.
    Found 1-bit register for signal <mpr_rdlvl_done_r2>.
    Found 1-bit register for signal <mpr_rdlvl_start_r>.
    Found 4-bit register for signal <cnt_shift_r>.
    Found 1-bit register for signal <sr_valid_r>.
    Found 1-bit register for signal <mpr_valid_r>.
    Found 1-bit register for signal <store_sr_r>.
    Found 1-bit register for signal <prev_sr_rise0_r<0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<0>>.
    Found 1-bit register for signal <prev_sr_rise2_r<0>>.
    Found 1-bit register for signal <prev_sr_fall2_r<0>>.
    Found 1-bit register for signal <prev_sr_rise3_r<0>>.
    Found 1-bit register for signal <prev_sr_fall3_r<0>>.
    Found 1-bit register for signal <old_sr_rise0_r<0>>.
    Found 1-bit register for signal <old_sr_fall0_r<0>>.
    Found 1-bit register for signal <old_sr_rise1_r<0>>.
    Found 1-bit register for signal <old_sr_fall1_r<0>>.
    Found 1-bit register for signal <old_sr_rise2_r<0>>.
    Found 1-bit register for signal <old_sr_fall2_r<0>>.
    Found 1-bit register for signal <old_sr_rise3_r<0>>.
    Found 1-bit register for signal <old_sr_fall3_r<0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<1>>.
    Found 1-bit register for signal <prev_sr_rise2_r<1>>.
    Found 1-bit register for signal <prev_sr_fall2_r<1>>.
    Found 1-bit register for signal <prev_sr_rise3_r<1>>.
    Found 1-bit register for signal <prev_sr_fall3_r<1>>.
    Found 1-bit register for signal <old_sr_rise0_r<1>>.
    Found 1-bit register for signal <old_sr_fall0_r<1>>.
    Found 1-bit register for signal <old_sr_rise1_r<1>>.
    Found 1-bit register for signal <old_sr_fall1_r<1>>.
    Found 1-bit register for signal <old_sr_rise2_r<1>>.
    Found 1-bit register for signal <old_sr_fall2_r<1>>.
    Found 1-bit register for signal <old_sr_rise3_r<1>>.
    Found 1-bit register for signal <old_sr_fall3_r<1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<2>>.
    Found 1-bit register for signal <prev_sr_fall0_r<2>>.
    Found 1-bit register for signal <prev_sr_rise1_r<2>>.
    Found 1-bit register for signal <prev_sr_fall1_r<2>>.
    Found 1-bit register for signal <prev_sr_rise2_r<2>>.
    Found 1-bit register for signal <prev_sr_fall2_r<2>>.
    Found 1-bit register for signal <prev_sr_rise3_r<2>>.
    Found 1-bit register for signal <prev_sr_fall3_r<2>>.
    Found 1-bit register for signal <old_sr_rise0_r<2>>.
    Found 1-bit register for signal <old_sr_fall0_r<2>>.
    Found 1-bit register for signal <old_sr_rise1_r<2>>.
    Found 1-bit register for signal <old_sr_fall1_r<2>>.
    Found 1-bit register for signal <old_sr_rise2_r<2>>.
    Found 1-bit register for signal <old_sr_fall2_r<2>>.
    Found 1-bit register for signal <old_sr_rise3_r<2>>.
    Found 1-bit register for signal <old_sr_fall3_r<2>>.
    Found 1-bit register for signal <prev_sr_rise0_r<3>>.
    Found 1-bit register for signal <prev_sr_fall0_r<3>>.
    Found 1-bit register for signal <prev_sr_rise1_r<3>>.
    Found 1-bit register for signal <prev_sr_fall1_r<3>>.
    Found 1-bit register for signal <prev_sr_rise2_r<3>>.
    Found 1-bit register for signal <prev_sr_fall2_r<3>>.
    Found 1-bit register for signal <prev_sr_rise3_r<3>>.
    Found 1-bit register for signal <prev_sr_fall3_r<3>>.
    Found 1-bit register for signal <old_sr_rise0_r<3>>.
    Found 1-bit register for signal <old_sr_fall0_r<3>>.
    Found 1-bit register for signal <old_sr_rise1_r<3>>.
    Found 1-bit register for signal <old_sr_fall1_r<3>>.
    Found 1-bit register for signal <old_sr_rise2_r<3>>.
    Found 1-bit register for signal <old_sr_fall2_r<3>>.
    Found 1-bit register for signal <old_sr_rise3_r<3>>.
    Found 1-bit register for signal <old_sr_fall3_r<3>>.
    Found 1-bit register for signal <prev_sr_rise0_r<4>>.
    Found 1-bit register for signal <prev_sr_fall0_r<4>>.
    Found 1-bit register for signal <prev_sr_rise1_r<4>>.
    Found 1-bit register for signal <prev_sr_fall1_r<4>>.
    Found 1-bit register for signal <prev_sr_rise2_r<4>>.
    Found 1-bit register for signal <prev_sr_fall2_r<4>>.
    Found 1-bit register for signal <prev_sr_rise3_r<4>>.
    Found 1-bit register for signal <prev_sr_fall3_r<4>>.
    Found 1-bit register for signal <old_sr_rise0_r<4>>.
    Found 1-bit register for signal <old_sr_fall0_r<4>>.
    Found 1-bit register for signal <old_sr_rise1_r<4>>.
    Found 1-bit register for signal <old_sr_fall1_r<4>>.
    Found 1-bit register for signal <old_sr_rise2_r<4>>.
    Found 1-bit register for signal <old_sr_fall2_r<4>>.
    Found 1-bit register for signal <old_sr_rise3_r<4>>.
    Found 1-bit register for signal <old_sr_fall3_r<4>>.
    Found 1-bit register for signal <prev_sr_rise0_r<5>>.
    Found 1-bit register for signal <prev_sr_fall0_r<5>>.
    Found 1-bit register for signal <prev_sr_rise1_r<5>>.
    Found 1-bit register for signal <prev_sr_fall1_r<5>>.
    Found 1-bit register for signal <prev_sr_rise2_r<5>>.
    Found 1-bit register for signal <prev_sr_fall2_r<5>>.
    Found 1-bit register for signal <prev_sr_rise3_r<5>>.
    Found 1-bit register for signal <prev_sr_fall3_r<5>>.
    Found 1-bit register for signal <old_sr_rise0_r<5>>.
    Found 1-bit register for signal <old_sr_fall0_r<5>>.
    Found 1-bit register for signal <old_sr_rise1_r<5>>.
    Found 1-bit register for signal <old_sr_fall1_r<5>>.
    Found 1-bit register for signal <old_sr_rise2_r<5>>.
    Found 1-bit register for signal <old_sr_fall2_r<5>>.
    Found 1-bit register for signal <old_sr_rise3_r<5>>.
    Found 1-bit register for signal <old_sr_fall3_r<5>>.
    Found 1-bit register for signal <prev_sr_rise0_r<6>>.
    Found 1-bit register for signal <prev_sr_fall0_r<6>>.
    Found 1-bit register for signal <prev_sr_rise1_r<6>>.
    Found 1-bit register for signal <prev_sr_fall1_r<6>>.
    Found 1-bit register for signal <prev_sr_rise2_r<6>>.
    Found 1-bit register for signal <prev_sr_fall2_r<6>>.
    Found 1-bit register for signal <prev_sr_rise3_r<6>>.
    Found 1-bit register for signal <prev_sr_fall3_r<6>>.
    Found 1-bit register for signal <old_sr_rise0_r<6>>.
    Found 1-bit register for signal <old_sr_fall0_r<6>>.
    Found 1-bit register for signal <old_sr_rise1_r<6>>.
    Found 1-bit register for signal <old_sr_fall1_r<6>>.
    Found 1-bit register for signal <old_sr_rise2_r<6>>.
    Found 1-bit register for signal <old_sr_fall2_r<6>>.
    Found 1-bit register for signal <old_sr_rise3_r<6>>.
    Found 1-bit register for signal <old_sr_fall3_r<6>>.
    Found 1-bit register for signal <prev_sr_rise0_r<7>>.
    Found 1-bit register for signal <prev_sr_fall0_r<7>>.
    Found 1-bit register for signal <prev_sr_rise1_r<7>>.
    Found 1-bit register for signal <prev_sr_fall1_r<7>>.
    Found 1-bit register for signal <prev_sr_rise2_r<7>>.
    Found 1-bit register for signal <prev_sr_fall2_r<7>>.
    Found 1-bit register for signal <prev_sr_rise3_r<7>>.
    Found 1-bit register for signal <prev_sr_fall3_r<7>>.
    Found 1-bit register for signal <old_sr_rise0_r<7>>.
    Found 1-bit register for signal <old_sr_fall0_r<7>>.
    Found 1-bit register for signal <old_sr_rise1_r<7>>.
    Found 1-bit register for signal <old_sr_fall1_r<7>>.
    Found 1-bit register for signal <old_sr_rise2_r<7>>.
    Found 1-bit register for signal <old_sr_fall2_r<7>>.
    Found 1-bit register for signal <old_sr_rise3_r<7>>.
    Found 1-bit register for signal <old_sr_fall3_r<7>>.
    Found 1-bit register for signal <sr_valid_r1>.
    Found 1-bit register for signal <sr_valid_r2>.
    Found 1-bit register for signal <mpr_valid_r1>.
    Found 1-bit register for signal <mpr_valid_r2>.
    Found 1-bit register for signal <old_sr_match_rise0_r<0>>.
    Found 1-bit register for signal <old_sr_match_fall0_r<0>>.
    Found 1-bit register for signal <old_sr_match_rise1_r<0>>.
    Found 1-bit register for signal <old_sr_match_fall1_r<0>>.
    Found 1-bit register for signal <old_sr_match_rise2_r<0>>.
    Found 1-bit register for signal <old_sr_match_fall2_r<0>>.
    Found 1-bit register for signal <old_sr_match_rise3_r<0>>.
    Found 1-bit register for signal <old_sr_match_fall3_r<0>>.
    Found 1-bit register for signal <prev_sr_match_rise0_r<0>>.
    Found 1-bit register for signal <prev_sr_match_fall0_r<0>>.
    Found 1-bit register for signal <prev_sr_match_rise1_r<0>>.
    Found 1-bit register for signal <prev_sr_match_fall1_r<0>>.
    Found 1-bit register for signal <prev_sr_match_rise2_r<0>>.
    Found 1-bit register for signal <prev_sr_match_fall2_r<0>>.
    Found 1-bit register for signal <prev_sr_match_rise3_r<0>>.
    Found 1-bit register for signal <prev_sr_match_fall3_r<0>>.
    Found 1-bit register for signal <old_sr_match_cyc2_r<0>>.
    Found 1-bit register for signal <prev_sr_match_cyc2_r<0>>.
    Found 1-bit register for signal <old_sr_diff_r<0>>.
    Found 1-bit register for signal <prev_sr_diff_r<0>>.
    Found 1-bit register for signal <old_sr_match_rise0_r<1>>.
    Found 1-bit register for signal <old_sr_match_fall0_r<1>>.
    Found 1-bit register for signal <old_sr_match_rise1_r<1>>.
    Found 1-bit register for signal <old_sr_match_fall1_r<1>>.
    Found 1-bit register for signal <old_sr_match_rise2_r<1>>.
    Found 1-bit register for signal <old_sr_match_fall2_r<1>>.
    Found 1-bit register for signal <old_sr_match_rise3_r<1>>.
    Found 1-bit register for signal <old_sr_match_fall3_r<1>>.
    Found 1-bit register for signal <prev_sr_match_rise0_r<1>>.
    Found 1-bit register for signal <prev_sr_match_fall0_r<1>>.
    Found 1-bit register for signal <prev_sr_match_rise1_r<1>>.
    Found 1-bit register for signal <prev_sr_match_fall1_r<1>>.
    Found 1-bit register for signal <prev_sr_match_rise2_r<1>>.
    Found 1-bit register for signal <prev_sr_match_fall2_r<1>>.
    Found 1-bit register for signal <prev_sr_match_rise3_r<1>>.
    Found 1-bit register for signal <prev_sr_match_fall3_r<1>>.
    Found 1-bit register for signal <old_sr_match_cyc2_r<1>>.
    Found 1-bit register for signal <prev_sr_match_cyc2_r<1>>.
    Found 1-bit register for signal <old_sr_diff_r<1>>.
    Found 1-bit register for signal <prev_sr_diff_r<1>>.
    Found 1-bit register for signal <old_sr_match_rise0_r<2>>.
    Found 1-bit register for signal <old_sr_match_fall0_r<2>>.
    Found 1-bit register for signal <old_sr_match_rise1_r<2>>.
    Found 1-bit register for signal <old_sr_match_fall1_r<2>>.
    Found 1-bit register for signal <old_sr_match_rise2_r<2>>.
    Found 1-bit register for signal <old_sr_match_fall2_r<2>>.
    Found 1-bit register for signal <old_sr_match_rise3_r<2>>.
    Found 1-bit register for signal <old_sr_match_fall3_r<2>>.
    Found 1-bit register for signal <prev_sr_match_rise0_r<2>>.
    Found 1-bit register for signal <prev_sr_match_fall0_r<2>>.
    Found 1-bit register for signal <prev_sr_match_rise1_r<2>>.
    Found 1-bit register for signal <prev_sr_match_fall1_r<2>>.
    Found 1-bit register for signal <prev_sr_match_rise2_r<2>>.
    Found 1-bit register for signal <prev_sr_match_fall2_r<2>>.
    Found 1-bit register for signal <prev_sr_match_rise3_r<2>>.
    Found 1-bit register for signal <prev_sr_match_fall3_r<2>>.
    Found 1-bit register for signal <old_sr_match_cyc2_r<2>>.
    Found 1-bit register for signal <prev_sr_match_cyc2_r<2>>.
    Found 1-bit register for signal <old_sr_diff_r<2>>.
    Found 1-bit register for signal <prev_sr_diff_r<2>>.
    Found 1-bit register for signal <old_sr_match_rise0_r<3>>.
    Found 1-bit register for signal <old_sr_match_fall0_r<3>>.
    Found 1-bit register for signal <old_sr_match_rise1_r<3>>.
    Found 1-bit register for signal <old_sr_match_fall1_r<3>>.
    Found 1-bit register for signal <old_sr_match_rise2_r<3>>.
    Found 1-bit register for signal <old_sr_match_fall2_r<3>>.
    Found 1-bit register for signal <old_sr_match_rise3_r<3>>.
    Found 1-bit register for signal <old_sr_match_fall3_r<3>>.
    Found 1-bit register for signal <prev_sr_match_rise0_r<3>>.
    Found 1-bit register for signal <prev_sr_match_fall0_r<3>>.
    Found 1-bit register for signal <prev_sr_match_rise1_r<3>>.
    Found 1-bit register for signal <prev_sr_match_fall1_r<3>>.
    Found 1-bit register for signal <prev_sr_match_rise2_r<3>>.
    Found 1-bit register for signal <prev_sr_match_fall2_r<3>>.
    Found 1-bit register for signal <prev_sr_match_rise3_r<3>>.
    Found 1-bit register for signal <prev_sr_match_fall3_r<3>>.
    Found 1-bit register for signal <old_sr_match_cyc2_r<3>>.
    Found 1-bit register for signal <prev_sr_match_cyc2_r<3>>.
    Found 1-bit register for signal <old_sr_diff_r<3>>.
    Found 1-bit register for signal <prev_sr_diff_r<3>>.
    Found 1-bit register for signal <old_sr_match_rise0_r<4>>.
    Found 1-bit register for signal <old_sr_match_fall0_r<4>>.
    Found 1-bit register for signal <old_sr_match_rise1_r<4>>.
    Found 1-bit register for signal <old_sr_match_fall1_r<4>>.
    Found 1-bit register for signal <old_sr_match_rise2_r<4>>.
    Found 1-bit register for signal <old_sr_match_fall2_r<4>>.
    Found 1-bit register for signal <old_sr_match_rise3_r<4>>.
    Found 1-bit register for signal <old_sr_match_fall3_r<4>>.
    Found 1-bit register for signal <prev_sr_match_rise0_r<4>>.
    Found 1-bit register for signal <prev_sr_match_fall0_r<4>>.
    Found 1-bit register for signal <prev_sr_match_rise1_r<4>>.
    Found 1-bit register for signal <prev_sr_match_fall1_r<4>>.
    Found 1-bit register for signal <prev_sr_match_rise2_r<4>>.
    Found 1-bit register for signal <prev_sr_match_fall2_r<4>>.
    Found 1-bit register for signal <prev_sr_match_rise3_r<4>>.
    Found 1-bit register for signal <prev_sr_match_fall3_r<4>>.
    Found 1-bit register for signal <old_sr_match_cyc2_r<4>>.
    Found 1-bit register for signal <prev_sr_match_cyc2_r<4>>.
    Found 1-bit register for signal <old_sr_diff_r<4>>.
    Found 1-bit register for signal <prev_sr_diff_r<4>>.
    Found 1-bit register for signal <old_sr_match_rise0_r<5>>.
    Found 1-bit register for signal <old_sr_match_fall0_r<5>>.
    Found 1-bit register for signal <old_sr_match_rise1_r<5>>.
    Found 1-bit register for signal <old_sr_match_fall1_r<5>>.
    Found 1-bit register for signal <old_sr_match_rise2_r<5>>.
    Found 1-bit register for signal <old_sr_match_fall2_r<5>>.
    Found 1-bit register for signal <old_sr_match_rise3_r<5>>.
    Found 1-bit register for signal <old_sr_match_fall3_r<5>>.
    Found 1-bit register for signal <prev_sr_match_rise0_r<5>>.
    Found 1-bit register for signal <prev_sr_match_fall0_r<5>>.
    Found 1-bit register for signal <prev_sr_match_rise1_r<5>>.
    Found 1-bit register for signal <prev_sr_match_fall1_r<5>>.
    Found 1-bit register for signal <prev_sr_match_rise2_r<5>>.
    Found 1-bit register for signal <prev_sr_match_fall2_r<5>>.
    Found 1-bit register for signal <prev_sr_match_rise3_r<5>>.
    Found 1-bit register for signal <prev_sr_match_fall3_r<5>>.
    Found 1-bit register for signal <old_sr_match_cyc2_r<5>>.
    Found 1-bit register for signal <prev_sr_match_cyc2_r<5>>.
    Found 1-bit register for signal <old_sr_diff_r<5>>.
    Found 1-bit register for signal <prev_sr_diff_r<5>>.
    Found 1-bit register for signal <old_sr_match_rise0_r<6>>.
    Found 1-bit register for signal <old_sr_match_fall0_r<6>>.
    Found 1-bit register for signal <old_sr_match_rise1_r<6>>.
    Found 1-bit register for signal <old_sr_match_fall1_r<6>>.
    Found 1-bit register for signal <old_sr_match_rise2_r<6>>.
    Found 1-bit register for signal <old_sr_match_fall2_r<6>>.
    Found 1-bit register for signal <old_sr_match_rise3_r<6>>.
    Found 1-bit register for signal <old_sr_match_fall3_r<6>>.
    Found 1-bit register for signal <prev_sr_match_rise0_r<6>>.
    Found 1-bit register for signal <prev_sr_match_fall0_r<6>>.
    Found 1-bit register for signal <prev_sr_match_rise1_r<6>>.
    Found 1-bit register for signal <prev_sr_match_fall1_r<6>>.
    Found 1-bit register for signal <prev_sr_match_rise2_r<6>>.
    Found 1-bit register for signal <prev_sr_match_fall2_r<6>>.
    Found 1-bit register for signal <prev_sr_match_rise3_r<6>>.
    Found 1-bit register for signal <prev_sr_match_fall3_r<6>>.
    Found 1-bit register for signal <old_sr_match_cyc2_r<6>>.
    Found 1-bit register for signal <prev_sr_match_cyc2_r<6>>.
    Found 1-bit register for signal <old_sr_diff_r<6>>.
    Found 1-bit register for signal <prev_sr_diff_r<6>>.
    Found 1-bit register for signal <old_sr_match_rise0_r<7>>.
    Found 1-bit register for signal <old_sr_match_fall0_r<7>>.
    Found 1-bit register for signal <old_sr_match_rise1_r<7>>.
    Found 1-bit register for signal <old_sr_match_fall1_r<7>>.
    Found 1-bit register for signal <old_sr_match_rise2_r<7>>.
    Found 1-bit register for signal <old_sr_match_fall2_r<7>>.
    Found 1-bit register for signal <old_sr_match_rise3_r<7>>.
    Found 1-bit register for signal <old_sr_match_fall3_r<7>>.
    Found 1-bit register for signal <prev_sr_match_rise0_r<7>>.
    Found 1-bit register for signal <prev_sr_match_fall0_r<7>>.
    Found 1-bit register for signal <prev_sr_match_rise1_r<7>>.
    Found 1-bit register for signal <prev_sr_match_fall1_r<7>>.
    Found 1-bit register for signal <prev_sr_match_rise2_r<7>>.
    Found 1-bit register for signal <prev_sr_match_fall2_r<7>>.
    Found 1-bit register for signal <prev_sr_match_rise3_r<7>>.
    Found 1-bit register for signal <prev_sr_match_fall3_r<7>>.
    Found 1-bit register for signal <old_sr_match_cyc2_r<7>>.
    Found 1-bit register for signal <prev_sr_match_cyc2_r<7>>.
    Found 1-bit register for signal <old_sr_diff_r<7>>.
    Found 1-bit register for signal <prev_sr_diff_r<7>>.
    Found 1-bit register for signal <samp_edge_cnt0_en_r>.
    Found 12-bit register for signal <samp_edge_cnt0_r>.
    Found 1-bit register for signal <samp_edge_cnt1_en_r>.
    Found 12-bit register for signal <samp_edge_cnt1_r>.
    Found 1-bit register for signal <samp_cnt_done_r>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<0><4>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<0><3>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<0><2>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<0><1>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<0><0>>.
    Found 1-bit register for signal <pb_detect_edge_done_r<0>>.
    Found 1-bit register for signal <pb_found_stable_eye_r<0>>.
    Found 1-bit register for signal <pb_last_tap_jitter_r<0>>.
    Found 1-bit register for signal <pb_found_edge_last_r<0>>.
    Found 1-bit register for signal <pb_found_edge_r<0>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<1><4>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<1><3>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<1><2>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<1><1>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<1><0>>.
    Found 1-bit register for signal <pb_detect_edge_done_r<1>>.
    Found 1-bit register for signal <pb_found_stable_eye_r<1>>.
    Found 1-bit register for signal <pb_last_tap_jitter_r<1>>.
    Found 1-bit register for signal <pb_found_edge_last_r<1>>.
    Found 1-bit register for signal <pb_found_edge_r<1>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<2><4>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<2><3>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<2><2>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<2><1>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<2><0>>.
    Found 1-bit register for signal <pb_detect_edge_done_r<2>>.
    Found 1-bit register for signal <pb_found_stable_eye_r<2>>.
    Found 1-bit register for signal <pb_last_tap_jitter_r<2>>.
    Found 1-bit register for signal <pb_found_edge_last_r<2>>.
    Found 1-bit register for signal <pb_found_edge_r<2>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<3><4>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<3><3>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<3><2>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<3><1>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<3><0>>.
    Found 1-bit register for signal <pb_detect_edge_done_r<3>>.
    Found 1-bit register for signal <pb_found_stable_eye_r<3>>.
    Found 1-bit register for signal <pb_last_tap_jitter_r<3>>.
    Found 1-bit register for signal <pb_found_edge_last_r<3>>.
    Found 1-bit register for signal <pb_found_edge_r<3>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<4><4>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<4><3>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<4><2>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<4><1>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<4><0>>.
    Found 1-bit register for signal <pb_detect_edge_done_r<4>>.
    Found 1-bit register for signal <pb_found_stable_eye_r<4>>.
    Found 1-bit register for signal <pb_last_tap_jitter_r<4>>.
    Found 1-bit register for signal <pb_found_edge_last_r<4>>.
    Found 1-bit register for signal <pb_found_edge_r<4>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<5><4>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<5><3>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<5><2>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<5><1>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<5><0>>.
    Found 1-bit register for signal <pb_detect_edge_done_r<5>>.
    Found 1-bit register for signal <pb_found_stable_eye_r<5>>.
    Found 1-bit register for signal <pb_last_tap_jitter_r<5>>.
    Found 1-bit register for signal <pb_found_edge_last_r<5>>.
    Found 1-bit register for signal <pb_found_edge_r<5>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<6><4>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<6><3>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<6><2>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<6><1>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<6><0>>.
    Found 1-bit register for signal <pb_detect_edge_done_r<6>>.
    Found 1-bit register for signal <pb_found_stable_eye_r<6>>.
    Found 1-bit register for signal <pb_last_tap_jitter_r<6>>.
    Found 1-bit register for signal <pb_found_edge_last_r<6>>.
    Found 1-bit register for signal <pb_found_edge_r<6>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<7><4>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<7><3>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<7><2>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<7><1>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<7><0>>.
    Found 1-bit register for signal <pb_detect_edge_done_r<7>>.
    Found 1-bit register for signal <pb_found_stable_eye_r<7>>.
    Found 1-bit register for signal <pb_last_tap_jitter_r<7>>.
    Found 1-bit register for signal <pb_found_edge_last_r<7>>.
    Found 1-bit register for signal <pb_found_edge_r<7>>.
    Found 1-bit register for signal <detect_edge_done_r>.
    Found 1-bit register for signal <found_edge_r>.
    Found 1-bit register for signal <found_edge_all_r>.
    Found 1-bit register for signal <found_stable_eye_r>.
    Found 1-bit register for signal <found_stable_eye_last_r>.
    Found 5-bit register for signal <idelay_tap_cnt_slice_r>.
    Found 10-bit register for signal <n3600[9:0]>.
    Found 1-bit register for signal <idelay_tap_limit_r>.
    Found 6-bit register for signal <tap_cnt_cpt_r>.
    Found 1-bit register for signal <tap_limit_cpt_r>.
    Found 12-bit register for signal <n3613[11:0]>.
    Found 5-bit register for signal <idel_tap_cnt_dq_pb_r>.
    Found 1-bit register for signal <idel_tap_limit_dq_pb_r>.
    Found 6-bit register for signal <cal1_state_r1>.
    Found 2-bit register for signal <cal1_cnt_cpt_r>.
    Found 1-bit register for signal <cal1_dlyce_cpt_r>.
    Found 1-bit register for signal <cal1_dlyinc_cpt_r>.
    Found 1-bit register for signal <cal1_dq_idel_ce>.
    Found 1-bit register for signal <cal1_dq_idel_inc>.
    Found 1-bit register for signal <cal1_prech_req_r>.
    Found 6-bit register for signal <cal1_state_r>.
    Found 6-bit register for signal <cnt_idel_dec_cpt_r>.
    Found 1-bit register for signal <found_first_edge_r>.
    Found 1-bit register for signal <found_second_edge_r>.
    Found 6-bit register for signal <right_edge_taps_r>.
    Found 6-bit register for signal <first_edge_taps_r>.
    Found 1-bit register for signal <new_cnt_cpt_r>.
    Found 1-bit register for signal <rdlvl_stg1_done>.
    Found 1-bit register for signal <rdlvl_stg1_err>.
    Found 6-bit register for signal <second_edge_taps_r>.
    Found 1-bit register for signal <store_sr_req_pulsed_r>.
    Found 1-bit register for signal <store_sr_req_r>.
    Found 2-bit register for signal <rnk_cnt_r>.
    Found 1-bit register for signal <rdlvl_rank_done_r>.
    Found 5-bit register for signal <idel_dec_cnt>.
    Found 1-bit register for signal <rdlvl_last_byte_done>.
    Found 1-bit register for signal <idel_pat_detect_valid_r>.
    Found 1-bit register for signal <mpr_rank_done_r>.
    Found 1-bit register for signal <mpr_last_byte_done>.
    Found 1-bit register for signal <mpr_rdlvl_done_r>.
    Found 1-bit register for signal <mpr_dec_cpt_r>.
    Found 1-bit register for signal <cal1_dlyce_dq_r>.
    Found 12-bit register for signal <dbg_cpt_first_edge_taps>.
INFO:Xst:1799 - State 010001 is never reached in FSM <cal1_state_r>.
INFO:Xst:1799 - State 011001 is never reached in FSM <cal1_state_r>.
INFO:Xst:1799 - State 010010 is never reached in FSM <cal1_state_r>.
INFO:Xst:1799 - State 010100 is never reached in FSM <cal1_state_r>.
INFO:Xst:1799 - State 010011 is never reached in FSM <cal1_state_r>.
INFO:Xst:1799 - State 010101 is never reached in FSM <cal1_state_r>.
INFO:Xst:1799 - State 010110 is never reached in FSM <cal1_state_r>.
INFO:Xst:1799 - State 010111 is never reached in FSM <cal1_state_r>.
INFO:Xst:1799 - State 011000 is never reached in FSM <cal1_state_r>.
INFO:Xst:1799 - State 011010 is never reached in FSM <cal1_state_r>.
    Found finite state machine <FSM_6> for signal <cal1_state_r>.
    -----------------------------------------------------------------------
    | States             | 32                                             |
    | Transitions        | 65                                             |
    | Inputs             | 31                                             |
    | Outputs            | 25                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <cal1_cnt_cpt_r[1]_GND_121_o_sub_376_OUT> created at line 1152.
    Found 5-bit subtractor for signal <idelay_tap_cnt_slice_r[4]_GND_121_o_sub_1016_OUT> created at line 2563.
    Found 7-bit subtractor for signal <n3834> created at line 3115.
    Found 6-bit subtractor for signal <tap_cnt_cpt_r[5]_GND_121_o_sub_1159_OUT> created at line 3122.
    Found 6-bit subtractor for signal <n3837> created at line 3126.
    Found 7-bit adder for signal <n4038> created at line 643.
    Found 7-bit adder for signal <n3639> created at line 643.
    Found 5-bit adder for signal <n3657> created at line 712.
    Found 5-bit adder for signal <n3658> created at line 712.
    Found 5-bit adder for signal <n3659> created at line 712.
    Found 5-bit adder for signal <n3660> created at line 712.
    Found 5-bit adder for signal <n3661> created at line 712.
    Found 5-bit adder for signal <n3662> created at line 712.
    Found 5-bit adder for signal <n3663> created at line 712.
    Found 3-bit adder for signal <stable_idel_cnt[2]_GND_121_o_add_235_OUT> created at line 780.
    Found 2-bit adder for signal <regl_rank_cnt[1]_GND_121_o_add_322_OUT> created at line 1053.
    Found 2-bit adder for signal <regl_dqs_cnt[1]_GND_121_o_add_337_OUT> created at line 1069.
    Found 5-bit adder for signal <cal1_cnt_cpt_r[1]_GND_121_o_add_356_OUT> created at line 1149.
    Found 5-bit adder for signal <cal1_wait_cnt_r[4]_GND_121_o_add_411_OUT> created at line 1200.
    Found 4-bit adder for signal <cnt_shift_r[3]_GND_121_o_add_784_OUT> created at line 1969.
    Found 12-bit adder for signal <samp_edge_cnt0_r[11]_GND_121_o_add_945_OUT> created at line 2353.
    Found 12-bit adder for signal <samp_edge_cnt1_r[11]_GND_121_o_add_953_OUT> created at line 2377.
    Found 5-bit adder for signal <pb_cnt_eye_size_r[0][4]_GND_121_o_add_969_OUT> created at line 2454.
    Found 5-bit adder for signal <pb_cnt_eye_size_r[1][4]_GND_121_o_add_972_OUT> created at line 2454.
    Found 5-bit adder for signal <pb_cnt_eye_size_r[2][4]_GND_121_o_add_975_OUT> created at line 2454.
    Found 5-bit adder for signal <pb_cnt_eye_size_r[3][4]_GND_121_o_add_978_OUT> created at line 2454.
    Found 5-bit adder for signal <pb_cnt_eye_size_r[4][4]_GND_121_o_add_981_OUT> created at line 2454.
    Found 5-bit adder for signal <pb_cnt_eye_size_r[5][4]_GND_121_o_add_984_OUT> created at line 2454.
    Found 5-bit adder for signal <pb_cnt_eye_size_r[6][4]_GND_121_o_add_987_OUT> created at line 2454.
    Found 5-bit adder for signal <pb_cnt_eye_size_r[7][4]_GND_121_o_add_990_OUT> created at line 2454.
    Found 5-bit adder for signal <idelay_tap_cnt_slice_r[4]_GND_121_o_add_1006_OUT> created at line 2561.
    Found 6-bit adder for signal <tap_cnt_cpt_r[5]_GND_121_o_add_1039_OUT> created at line 2584.
    Found 5-bit adder for signal <GND_121_o_idel_tap_cnt_dq_pb_r[4]_mux_1070_OUT> created at line 2639.
    Found 31-bit adder for signal <n3835> created at line 3115.
    Found 2-bit adder for signal <rnk_cnt_r[1]_GND_121_o_add_1182_OUT> created at line 3221.
    Found 2-bit adder for signal <cal1_cnt_cpt_r[1]_GND_121_o_add_1189_OUT> created at line 3230.
    Found 4-bit subtractor for signal <GND_121_o_GND_121_o_sub_264_OUT<3:0>> created at line 913.
    Found 6-bit subtractor for signal <GND_121_o_GND_121_o_sub_270_OUT<5:0>> created at line 923.
    Found 4-bit subtractor for signal <GND_121_o_GND_121_o_sub_293_OUT<3:0>> created at line 997.
    Found 6-bit subtractor for signal <GND_121_o_GND_121_o_sub_1042_OUT<5:0>> created at line 2586.
    Found 6-bit subtractor for signal <GND_121_o_GND_121_o_sub_1109_OUT<5:0>> created at line 2869.
    Found 5-bit subtractor for signal <GND_121_o_GND_121_o_sub_1129_OUT<4:0>> created at line 2961.
    Found 3x3-bit multiplier for signal <rnk_cnt_r[1]_PWR_112_o_MuLt_46_OUT> created at line 644.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_rise0[15]_Mux_81_o> created at line 712.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_fall0[15]_Mux_82_o> created at line 714.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_rise1[15]_Mux_83_o> created at line 716.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_fall1[15]_Mux_84_o> created at line 718.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_rise2[15]_Mux_85_o> created at line 720.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_fall2[15]_Mux_86_o> created at line 722.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_rise3[15]_Mux_87_o> created at line 724.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_fall3[15]_Mux_88_o> created at line 726.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[15]_Mux_91_o> created at line 712.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[15]_Mux_93_o> created at line 714.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[15]_Mux_95_o> created at line 716.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[15]_Mux_97_o> created at line 718.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise2[15]_Mux_99_o> created at line 720.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall2[15]_Mux_101_o> created at line 722.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise3[15]_Mux_103_o> created at line 724.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall3[15]_Mux_105_o> created at line 726.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[15]_Mux_108_o> created at line 712.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[15]_Mux_110_o> created at line 714.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[15]_Mux_112_o> created at line 716.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[15]_Mux_114_o> created at line 718.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise2[15]_Mux_116_o> created at line 720.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall2[15]_Mux_118_o> created at line 722.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise3[15]_Mux_120_o> created at line 724.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall3[15]_Mux_122_o> created at line 726.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[15]_Mux_125_o> created at line 712.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[15]_Mux_127_o> created at line 714.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[15]_Mux_129_o> created at line 716.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[15]_Mux_131_o> created at line 718.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise2[15]_Mux_133_o> created at line 720.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall2[15]_Mux_135_o> created at line 722.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise3[15]_Mux_137_o> created at line 724.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall3[15]_Mux_139_o> created at line 726.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[15]_Mux_142_o> created at line 712.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[15]_Mux_144_o> created at line 714.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[15]_Mux_146_o> created at line 716.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[15]_Mux_148_o> created at line 718.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise2[15]_Mux_150_o> created at line 720.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall2[15]_Mux_152_o> created at line 722.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise3[15]_Mux_154_o> created at line 724.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall3[15]_Mux_156_o> created at line 726.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[15]_Mux_159_o> created at line 712.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[15]_Mux_161_o> created at line 714.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[15]_Mux_163_o> created at line 716.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[15]_Mux_165_o> created at line 718.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise2[15]_Mux_167_o> created at line 720.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall2[15]_Mux_169_o> created at line 722.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise3[15]_Mux_171_o> created at line 724.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall3[15]_Mux_173_o> created at line 726.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[15]_Mux_176_o> created at line 712.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[15]_Mux_178_o> created at line 714.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[15]_Mux_180_o> created at line 716.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[15]_Mux_182_o> created at line 718.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise2[15]_Mux_184_o> created at line 720.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall2[15]_Mux_186_o> created at line 722.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise3[15]_Mux_188_o> created at line 724.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall3[15]_Mux_190_o> created at line 726.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[15]_Mux_193_o> created at line 712.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[15]_Mux_195_o> created at line 714.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[15]_Mux_197_o> created at line 716.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[15]_Mux_199_o> created at line 718.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise2[15]_Mux_201_o> created at line 720.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall2[15]_Mux_203_o> created at line 722.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise3[15]_Mux_205_o> created at line 724.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall3[15]_Mux_207_o> created at line 726.
    Found 5-bit 4-to-1 multiplexer for signal <n4061> created at line 1152.
    Found 1-bit comparator equal for signal <n0257> created at line 759
    Found 1-bit comparator equal for signal <n0260> created at line 760
    Found 1-bit comparator equal for signal <n0263> created at line 761
    Found 1-bit comparator equal for signal <n0266> created at line 762
    Found 1-bit comparator equal for signal <n0269> created at line 763
    Found 1-bit comparator equal for signal <n0272> created at line 764
    Found 1-bit comparator equal for signal <n0275> created at line 765
    Found 1-bit comparator equal for signal <n0278> created at line 766
    Found 3-bit comparator greater for signal <stable_idel_cnt[2]_GND_121_o_LessThan_235_o> created at line 779
    Found 5-bit comparator greater for signal <GND_121_o_cal1_cnt_cpt_timing[0]_LessThan_246_o> created at line 794
    Found 4-bit comparator greater for signal <GND_121_o_wait_cnt_r[3]_LessThan_263_o> created at line 912
    Found 6-bit comparator greater for signal <GND_121_o_pi_rdval_cnt[5]_LessThan_269_o> created at line 921
    Found 2-bit comparator lessequal for signal <n0416> created at line 1028
    Found 2-bit comparator lessequal for signal <n0482> created at line 1151
    Found 1-bit comparator equal for signal <sr_rise0_r[0][0]_old_sr_rise0_r[0][0]_equal_805_o> created at line 2086
    Found 1-bit comparator equal for signal <sr_fall0_r[0][0]_old_sr_fall0_r[0][0]_equal_806_o> created at line 2093
    Found 1-bit comparator equal for signal <sr_rise1_r[0][0]_old_sr_rise1_r[0][0]_equal_807_o> created at line 2100
    Found 1-bit comparator equal for signal <sr_fall1_r[0][0]_old_sr_fall1_r[0][0]_equal_808_o> created at line 2107
    Found 1-bit comparator equal for signal <sr_rise2_r[0][0]_old_sr_rise2_r[0][0]_equal_809_o> created at line 2114
    Found 1-bit comparator equal for signal <sr_fall2_r[0][0]_old_sr_fall2_r[0][0]_equal_810_o> created at line 2121
    Found 1-bit comparator equal for signal <sr_rise3_r[0][0]_old_sr_rise3_r[0][0]_equal_811_o> created at line 2128
    Found 1-bit comparator equal for signal <sr_fall3_r[0][0]_old_sr_fall3_r[0][0]_equal_812_o> created at line 2135
    Found 1-bit comparator equal for signal <sr_rise0_r[0][0]_prev_sr_rise0_r[0][0]_equal_813_o> created at line 2142
    Found 1-bit comparator equal for signal <sr_fall0_r[0][0]_prev_sr_fall0_r[0][0]_equal_814_o> created at line 2149
    Found 1-bit comparator equal for signal <sr_rise1_r[0][0]_prev_sr_rise1_r[0][0]_equal_815_o> created at line 2156
    Found 1-bit comparator equal for signal <sr_fall1_r[0][0]_prev_sr_fall1_r[0][0]_equal_816_o> created at line 2163
    Found 1-bit comparator equal for signal <sr_rise2_r[0][0]_prev_sr_rise2_r[0][0]_equal_817_o> created at line 2170
    Found 1-bit comparator equal for signal <sr_fall2_r[0][0]_prev_sr_fall2_r[0][0]_equal_818_o> created at line 2177
    Found 1-bit comparator equal for signal <sr_rise3_r[0][0]_prev_sr_rise3_r[0][0]_equal_819_o> created at line 2184
    Found 1-bit comparator equal for signal <sr_fall3_r[0][0]_prev_sr_fall3_r[0][0]_equal_820_o> created at line 2191
    Found 1-bit comparator equal for signal <sr_rise0_r[1][0]_old_sr_rise0_r[1][0]_equal_822_o> created at line 2086
    Found 1-bit comparator equal for signal <sr_fall0_r[1][0]_old_sr_fall0_r[1][0]_equal_823_o> created at line 2093
    Found 1-bit comparator equal for signal <sr_rise1_r[1][0]_old_sr_rise1_r[1][0]_equal_824_o> created at line 2100
    Found 1-bit comparator equal for signal <sr_fall1_r[1][0]_old_sr_fall1_r[1][0]_equal_825_o> created at line 2107
    Found 1-bit comparator equal for signal <sr_rise2_r[1][0]_old_sr_rise2_r[1][0]_equal_826_o> created at line 2114
    Found 1-bit comparator equal for signal <sr_fall2_r[1][0]_old_sr_fall2_r[1][0]_equal_827_o> created at line 2121
    Found 1-bit comparator equal for signal <sr_rise3_r[1][0]_old_sr_rise3_r[1][0]_equal_828_o> created at line 2128
    Found 1-bit comparator equal for signal <sr_fall3_r[1][0]_old_sr_fall3_r[1][0]_equal_829_o> created at line 2135
    Found 1-bit comparator equal for signal <sr_rise0_r[1][0]_prev_sr_rise0_r[1][0]_equal_830_o> created at line 2142
    Found 1-bit comparator equal for signal <sr_fall0_r[1][0]_prev_sr_fall0_r[1][0]_equal_831_o> created at line 2149
    Found 1-bit comparator equal for signal <sr_rise1_r[1][0]_prev_sr_rise1_r[1][0]_equal_832_o> created at line 2156
    Found 1-bit comparator equal for signal <sr_fall1_r[1][0]_prev_sr_fall1_r[1][0]_equal_833_o> created at line 2163
    Found 1-bit comparator equal for signal <sr_rise2_r[1][0]_prev_sr_rise2_r[1][0]_equal_834_o> created at line 2170
    Found 1-bit comparator equal for signal <sr_fall2_r[1][0]_prev_sr_fall2_r[1][0]_equal_835_o> created at line 2177
    Found 1-bit comparator equal for signal <sr_rise3_r[1][0]_prev_sr_rise3_r[1][0]_equal_836_o> created at line 2184
    Found 1-bit comparator equal for signal <sr_fall3_r[1][0]_prev_sr_fall3_r[1][0]_equal_837_o> created at line 2191
    Found 1-bit comparator equal for signal <sr_rise0_r[2][0]_old_sr_rise0_r[2][0]_equal_839_o> created at line 2086
    Found 1-bit comparator equal for signal <sr_fall0_r[2][0]_old_sr_fall0_r[2][0]_equal_840_o> created at line 2093
    Found 1-bit comparator equal for signal <sr_rise1_r[2][0]_old_sr_rise1_r[2][0]_equal_841_o> created at line 2100
    Found 1-bit comparator equal for signal <sr_fall1_r[2][0]_old_sr_fall1_r[2][0]_equal_842_o> created at line 2107
    Found 1-bit comparator equal for signal <sr_rise2_r[2][0]_old_sr_rise2_r[2][0]_equal_843_o> created at line 2114
    Found 1-bit comparator equal for signal <sr_fall2_r[2][0]_old_sr_fall2_r[2][0]_equal_844_o> created at line 2121
    Found 1-bit comparator equal for signal <sr_rise3_r[2][0]_old_sr_rise3_r[2][0]_equal_845_o> created at line 2128
    Found 1-bit comparator equal for signal <sr_fall3_r[2][0]_old_sr_fall3_r[2][0]_equal_846_o> created at line 2135
    Found 1-bit comparator equal for signal <sr_rise0_r[2][0]_prev_sr_rise0_r[2][0]_equal_847_o> created at line 2142
    Found 1-bit comparator equal for signal <sr_fall0_r[2][0]_prev_sr_fall0_r[2][0]_equal_848_o> created at line 2149
    Found 1-bit comparator equal for signal <sr_rise1_r[2][0]_prev_sr_rise1_r[2][0]_equal_849_o> created at line 2156
    Found 1-bit comparator equal for signal <sr_fall1_r[2][0]_prev_sr_fall1_r[2][0]_equal_850_o> created at line 2163
    Found 1-bit comparator equal for signal <sr_rise2_r[2][0]_prev_sr_rise2_r[2][0]_equal_851_o> created at line 2170
    Found 1-bit comparator equal for signal <sr_fall2_r[2][0]_prev_sr_fall2_r[2][0]_equal_852_o> created at line 2177
    Found 1-bit comparator equal for signal <sr_rise3_r[2][0]_prev_sr_rise3_r[2][0]_equal_853_o> created at line 2184
    Found 1-bit comparator equal for signal <sr_fall3_r[2][0]_prev_sr_fall3_r[2][0]_equal_854_o> created at line 2191
    Found 1-bit comparator equal for signal <sr_rise0_r[3][0]_old_sr_rise0_r[3][0]_equal_856_o> created at line 2086
    Found 1-bit comparator equal for signal <sr_fall0_r[3][0]_old_sr_fall0_r[3][0]_equal_857_o> created at line 2093
    Found 1-bit comparator equal for signal <sr_rise1_r[3][0]_old_sr_rise1_r[3][0]_equal_858_o> created at line 2100
    Found 1-bit comparator equal for signal <sr_fall1_r[3][0]_old_sr_fall1_r[3][0]_equal_859_o> created at line 2107
    Found 1-bit comparator equal for signal <sr_rise2_r[3][0]_old_sr_rise2_r[3][0]_equal_860_o> created at line 2114
    Found 1-bit comparator equal for signal <sr_fall2_r[3][0]_old_sr_fall2_r[3][0]_equal_861_o> created at line 2121
    Found 1-bit comparator equal for signal <sr_rise3_r[3][0]_old_sr_rise3_r[3][0]_equal_862_o> created at line 2128
    Found 1-bit comparator equal for signal <sr_fall3_r[3][0]_old_sr_fall3_r[3][0]_equal_863_o> created at line 2135
    Found 1-bit comparator equal for signal <sr_rise0_r[3][0]_prev_sr_rise0_r[3][0]_equal_864_o> created at line 2142
    Found 1-bit comparator equal for signal <sr_fall0_r[3][0]_prev_sr_fall0_r[3][0]_equal_865_o> created at line 2149
    Found 1-bit comparator equal for signal <sr_rise1_r[3][0]_prev_sr_rise1_r[3][0]_equal_866_o> created at line 2156
    Found 1-bit comparator equal for signal <sr_fall1_r[3][0]_prev_sr_fall1_r[3][0]_equal_867_o> created at line 2163
    Found 1-bit comparator equal for signal <sr_rise2_r[3][0]_prev_sr_rise2_r[3][0]_equal_868_o> created at line 2170
    Found 1-bit comparator equal for signal <sr_fall2_r[3][0]_prev_sr_fall2_r[3][0]_equal_869_o> created at line 2177
    Found 1-bit comparator equal for signal <sr_rise3_r[3][0]_prev_sr_rise3_r[3][0]_equal_870_o> created at line 2184
    Found 1-bit comparator equal for signal <sr_fall3_r[3][0]_prev_sr_fall3_r[3][0]_equal_871_o> created at line 2191
    Found 1-bit comparator equal for signal <sr_rise0_r[4][0]_old_sr_rise0_r[4][0]_equal_873_o> created at line 2086
    Found 1-bit comparator equal for signal <sr_fall0_r[4][0]_old_sr_fall0_r[4][0]_equal_874_o> created at line 2093
    Found 1-bit comparator equal for signal <sr_rise1_r[4][0]_old_sr_rise1_r[4][0]_equal_875_o> created at line 2100
    Found 1-bit comparator equal for signal <sr_fall1_r[4][0]_old_sr_fall1_r[4][0]_equal_876_o> created at line 2107
    Found 1-bit comparator equal for signal <sr_rise2_r[4][0]_old_sr_rise2_r[4][0]_equal_877_o> created at line 2114
    Found 1-bit comparator equal for signal <sr_fall2_r[4][0]_old_sr_fall2_r[4][0]_equal_878_o> created at line 2121
    Found 1-bit comparator equal for signal <sr_rise3_r[4][0]_old_sr_rise3_r[4][0]_equal_879_o> created at line 2128
    Found 1-bit comparator equal for signal <sr_fall3_r[4][0]_old_sr_fall3_r[4][0]_equal_880_o> created at line 2135
    Found 1-bit comparator equal for signal <sr_rise0_r[4][0]_prev_sr_rise0_r[4][0]_equal_881_o> created at line 2142
    Found 1-bit comparator equal for signal <sr_fall0_r[4][0]_prev_sr_fall0_r[4][0]_equal_882_o> created at line 2149
    Found 1-bit comparator equal for signal <sr_rise1_r[4][0]_prev_sr_rise1_r[4][0]_equal_883_o> created at line 2156
    Found 1-bit comparator equal for signal <sr_fall1_r[4][0]_prev_sr_fall1_r[4][0]_equal_884_o> created at line 2163
    Found 1-bit comparator equal for signal <sr_rise2_r[4][0]_prev_sr_rise2_r[4][0]_equal_885_o> created at line 2170
    Found 1-bit comparator equal for signal <sr_fall2_r[4][0]_prev_sr_fall2_r[4][0]_equal_886_o> created at line 2177
    Found 1-bit comparator equal for signal <sr_rise3_r[4][0]_prev_sr_rise3_r[4][0]_equal_887_o> created at line 2184
    Found 1-bit comparator equal for signal <sr_fall3_r[4][0]_prev_sr_fall3_r[4][0]_equal_888_o> created at line 2191
    Found 1-bit comparator equal for signal <sr_rise0_r[5][0]_old_sr_rise0_r[5][0]_equal_890_o> created at line 2086
    Found 1-bit comparator equal for signal <sr_fall0_r[5][0]_old_sr_fall0_r[5][0]_equal_891_o> created at line 2093
    Found 1-bit comparator equal for signal <sr_rise1_r[5][0]_old_sr_rise1_r[5][0]_equal_892_o> created at line 2100
    Found 1-bit comparator equal for signal <sr_fall1_r[5][0]_old_sr_fall1_r[5][0]_equal_893_o> created at line 2107
    Found 1-bit comparator equal for signal <sr_rise2_r[5][0]_old_sr_rise2_r[5][0]_equal_894_o> created at line 2114
    Found 1-bit comparator equal for signal <sr_fall2_r[5][0]_old_sr_fall2_r[5][0]_equal_895_o> created at line 2121
    Found 1-bit comparator equal for signal <sr_rise3_r[5][0]_old_sr_rise3_r[5][0]_equal_896_o> created at line 2128
    Found 1-bit comparator equal for signal <sr_fall3_r[5][0]_old_sr_fall3_r[5][0]_equal_897_o> created at line 2135
    Found 1-bit comparator equal for signal <sr_rise0_r[5][0]_prev_sr_rise0_r[5][0]_equal_898_o> created at line 2142
    Found 1-bit comparator equal for signal <sr_fall0_r[5][0]_prev_sr_fall0_r[5][0]_equal_899_o> created at line 2149
    Found 1-bit comparator equal for signal <sr_rise1_r[5][0]_prev_sr_rise1_r[5][0]_equal_900_o> created at line 2156
    Found 1-bit comparator equal for signal <sr_fall1_r[5][0]_prev_sr_fall1_r[5][0]_equal_901_o> created at line 2163
    Found 1-bit comparator equal for signal <sr_rise2_r[5][0]_prev_sr_rise2_r[5][0]_equal_902_o> created at line 2170
    Found 1-bit comparator equal for signal <sr_fall2_r[5][0]_prev_sr_fall2_r[5][0]_equal_903_o> created at line 2177
    Found 1-bit comparator equal for signal <sr_rise3_r[5][0]_prev_sr_rise3_r[5][0]_equal_904_o> created at line 2184
    Found 1-bit comparator equal for signal <sr_fall3_r[5][0]_prev_sr_fall3_r[5][0]_equal_905_o> created at line 2191
    Found 1-bit comparator equal for signal <sr_rise0_r[6][0]_old_sr_rise0_r[6][0]_equal_907_o> created at line 2086
    Found 1-bit comparator equal for signal <sr_fall0_r[6][0]_old_sr_fall0_r[6][0]_equal_908_o> created at line 2093
    Found 1-bit comparator equal for signal <sr_rise1_r[6][0]_old_sr_rise1_r[6][0]_equal_909_o> created at line 2100
    Found 1-bit comparator equal for signal <sr_fall1_r[6][0]_old_sr_fall1_r[6][0]_equal_910_o> created at line 2107
    Found 1-bit comparator equal for signal <sr_rise2_r[6][0]_old_sr_rise2_r[6][0]_equal_911_o> created at line 2114
    Found 1-bit comparator equal for signal <sr_fall2_r[6][0]_old_sr_fall2_r[6][0]_equal_912_o> created at line 2121
    Found 1-bit comparator equal for signal <sr_rise3_r[6][0]_old_sr_rise3_r[6][0]_equal_913_o> created at line 2128
    Found 1-bit comparator equal for signal <sr_fall3_r[6][0]_old_sr_fall3_r[6][0]_equal_914_o> created at line 2135
    Found 1-bit comparator equal for signal <sr_rise0_r[6][0]_prev_sr_rise0_r[6][0]_equal_915_o> created at line 2142
    Found 1-bit comparator equal for signal <sr_fall0_r[6][0]_prev_sr_fall0_r[6][0]_equal_916_o> created at line 2149
    Found 1-bit comparator equal for signal <sr_rise1_r[6][0]_prev_sr_rise1_r[6][0]_equal_917_o> created at line 2156
    Found 1-bit comparator equal for signal <sr_fall1_r[6][0]_prev_sr_fall1_r[6][0]_equal_918_o> created at line 2163
    Found 1-bit comparator equal for signal <sr_rise2_r[6][0]_prev_sr_rise2_r[6][0]_equal_919_o> created at line 2170
    Found 1-bit comparator equal for signal <sr_fall2_r[6][0]_prev_sr_fall2_r[6][0]_equal_920_o> created at line 2177
    Found 1-bit comparator equal for signal <sr_rise3_r[6][0]_prev_sr_rise3_r[6][0]_equal_921_o> created at line 2184
    Found 1-bit comparator equal for signal <sr_fall3_r[6][0]_prev_sr_fall3_r[6][0]_equal_922_o> created at line 2191
    Found 1-bit comparator equal for signal <sr_rise0_r[7][0]_old_sr_rise0_r[7][0]_equal_924_o> created at line 2086
    Found 1-bit comparator equal for signal <sr_fall0_r[7][0]_old_sr_fall0_r[7][0]_equal_925_o> created at line 2093
    Found 1-bit comparator equal for signal <sr_rise1_r[7][0]_old_sr_rise1_r[7][0]_equal_926_o> created at line 2100
    Found 1-bit comparator equal for signal <sr_fall1_r[7][0]_old_sr_fall1_r[7][0]_equal_927_o> created at line 2107
    Found 1-bit comparator equal for signal <sr_rise2_r[7][0]_old_sr_rise2_r[7][0]_equal_928_o> created at line 2114
    Found 1-bit comparator equal for signal <sr_fall2_r[7][0]_old_sr_fall2_r[7][0]_equal_929_o> created at line 2121
    Found 1-bit comparator equal for signal <sr_rise3_r[7][0]_old_sr_rise3_r[7][0]_equal_930_o> created at line 2128
    Found 1-bit comparator equal for signal <sr_fall3_r[7][0]_old_sr_fall3_r[7][0]_equal_931_o> created at line 2135
    Found 1-bit comparator equal for signal <sr_rise0_r[7][0]_prev_sr_rise0_r[7][0]_equal_932_o> created at line 2142
    Found 1-bit comparator equal for signal <sr_fall0_r[7][0]_prev_sr_fall0_r[7][0]_equal_933_o> created at line 2149
    Found 1-bit comparator equal for signal <sr_rise1_r[7][0]_prev_sr_rise1_r[7][0]_equal_934_o> created at line 2156
    Found 1-bit comparator equal for signal <sr_fall1_r[7][0]_prev_sr_fall1_r[7][0]_equal_935_o> created at line 2163
    Found 1-bit comparator equal for signal <sr_rise2_r[7][0]_prev_sr_rise2_r[7][0]_equal_936_o> created at line 2170
    Found 1-bit comparator equal for signal <sr_fall2_r[7][0]_prev_sr_fall2_r[7][0]_equal_937_o> created at line 2177
    Found 1-bit comparator equal for signal <sr_rise3_r[7][0]_prev_sr_rise3_r[7][0]_equal_938_o> created at line 2184
    Found 1-bit comparator equal for signal <sr_fall3_r[7][0]_prev_sr_fall3_r[7][0]_equal_939_o> created at line 2191
    Found 4-bit comparator lessequal for signal <n3233> created at line 2563
    Found 2-bit comparator lessequal for signal <n3245> created at line 2565
    Found 2-bit comparator lessequal for signal <n3281> created at line 2622
    Found 5-bit comparator greater for signal <GND_121_o_idel_dec_cnt[4]_LessThan_1131_o> created at line 2970
    Found 2-bit comparator greater for signal <n3418> created at line 3181
    Summary:
	inferred   1 Multiplier(s).
	inferred  42 Adder/Subtractor(s).
	inferred 1061 D-type flip-flop(s).
	inferred 147 Comparator(s).
	inferred 333 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mig_7series_v1_9_ddr_phy_rdlvl> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_phy_prbs_rdlvl>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_prbs_rdlvl.v".
        TCQ = 100
        nCK_PER_CLK = 4
        DQ_WIDTH = 16
        DQS_CNT_WIDTH = 1
        DQS_WIDTH = 2
        DRAM_WIDTH = 8
        RANKS = 1
        SIM_CAL_OPTION = "NONE"
        PRBS_WIDTH = 8
WARNING:Xst:653 - Signal <pi_stg2_prbs_rdlvl_cnt> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <prbs_dqs_cnt_timing_r> equivalent to <rd_mux_sel_r> has been removed
    Found 1-bit register for signal <mux_rd_rise0_r1<0>>.
    Found 1-bit register for signal <mux_rd_fall0_r1<0>>.
    Found 1-bit register for signal <mux_rd_rise1_r1<0>>.
    Found 1-bit register for signal <mux_rd_fall1_r1<0>>.
    Found 1-bit register for signal <mux_rd_rise2_r1<0>>.
    Found 1-bit register for signal <mux_rd_fall2_r1<0>>.
    Found 1-bit register for signal <mux_rd_rise3_r1<0>>.
    Found 1-bit register for signal <mux_rd_fall3_r1<0>>.
    Found 1-bit register for signal <mux_rd_rise0_r1<1>>.
    Found 1-bit register for signal <mux_rd_fall0_r1<1>>.
    Found 1-bit register for signal <mux_rd_rise1_r1<1>>.
    Found 1-bit register for signal <mux_rd_fall1_r1<1>>.
    Found 1-bit register for signal <mux_rd_rise2_r1<1>>.
    Found 1-bit register for signal <mux_rd_fall2_r1<1>>.
    Found 1-bit register for signal <mux_rd_rise3_r1<1>>.
    Found 1-bit register for signal <mux_rd_fall3_r1<1>>.
    Found 1-bit register for signal <mux_rd_rise0_r1<2>>.
    Found 1-bit register for signal <mux_rd_fall0_r1<2>>.
    Found 1-bit register for signal <mux_rd_rise1_r1<2>>.
    Found 1-bit register for signal <mux_rd_fall1_r1<2>>.
    Found 1-bit register for signal <mux_rd_rise2_r1<2>>.
    Found 1-bit register for signal <mux_rd_fall2_r1<2>>.
    Found 1-bit register for signal <mux_rd_rise3_r1<2>>.
    Found 1-bit register for signal <mux_rd_fall3_r1<2>>.
    Found 1-bit register for signal <mux_rd_rise0_r1<3>>.
    Found 1-bit register for signal <mux_rd_fall0_r1<3>>.
    Found 1-bit register for signal <mux_rd_rise1_r1<3>>.
    Found 1-bit register for signal <mux_rd_fall1_r1<3>>.
    Found 1-bit register for signal <mux_rd_rise2_r1<3>>.
    Found 1-bit register for signal <mux_rd_fall2_r1<3>>.
    Found 1-bit register for signal <mux_rd_rise3_r1<3>>.
    Found 1-bit register for signal <mux_rd_fall3_r1<3>>.
    Found 1-bit register for signal <mux_rd_rise0_r1<4>>.
    Found 1-bit register for signal <mux_rd_fall0_r1<4>>.
    Found 1-bit register for signal <mux_rd_rise1_r1<4>>.
    Found 1-bit register for signal <mux_rd_fall1_r1<4>>.
    Found 1-bit register for signal <mux_rd_rise2_r1<4>>.
    Found 1-bit register for signal <mux_rd_fall2_r1<4>>.
    Found 1-bit register for signal <mux_rd_rise3_r1<4>>.
    Found 1-bit register for signal <mux_rd_fall3_r1<4>>.
    Found 1-bit register for signal <mux_rd_rise0_r1<5>>.
    Found 1-bit register for signal <mux_rd_fall0_r1<5>>.
    Found 1-bit register for signal <mux_rd_rise1_r1<5>>.
    Found 1-bit register for signal <mux_rd_fall1_r1<5>>.
    Found 1-bit register for signal <mux_rd_rise2_r1<5>>.
    Found 1-bit register for signal <mux_rd_fall2_r1<5>>.
    Found 1-bit register for signal <mux_rd_rise3_r1<5>>.
    Found 1-bit register for signal <mux_rd_fall3_r1<5>>.
    Found 1-bit register for signal <mux_rd_rise0_r1<6>>.
    Found 1-bit register for signal <mux_rd_fall0_r1<6>>.
    Found 1-bit register for signal <mux_rd_rise1_r1<6>>.
    Found 1-bit register for signal <mux_rd_fall1_r1<6>>.
    Found 1-bit register for signal <mux_rd_rise2_r1<6>>.
    Found 1-bit register for signal <mux_rd_fall2_r1<6>>.
    Found 1-bit register for signal <mux_rd_rise3_r1<6>>.
    Found 1-bit register for signal <mux_rd_fall3_r1<6>>.
    Found 1-bit register for signal <mux_rd_rise0_r1<7>>.
    Found 1-bit register for signal <mux_rd_fall0_r1<7>>.
    Found 1-bit register for signal <mux_rd_rise1_r1<7>>.
    Found 1-bit register for signal <mux_rd_fall1_r1<7>>.
    Found 1-bit register for signal <mux_rd_rise2_r1<7>>.
    Found 1-bit register for signal <mux_rd_fall2_r1<7>>.
    Found 1-bit register for signal <mux_rd_rise3_r1<7>>.
    Found 1-bit register for signal <mux_rd_fall3_r1<7>>.
    Found 1-bit register for signal <mux_rd_rise0_r2<0>>.
    Found 1-bit register for signal <mux_rd_fall0_r2<0>>.
    Found 1-bit register for signal <mux_rd_rise1_r2<0>>.
    Found 1-bit register for signal <mux_rd_fall1_r2<0>>.
    Found 1-bit register for signal <mux_rd_rise2_r2<0>>.
    Found 1-bit register for signal <mux_rd_fall2_r2<0>>.
    Found 1-bit register for signal <mux_rd_rise3_r2<0>>.
    Found 1-bit register for signal <mux_rd_fall3_r2<0>>.
    Found 1-bit register for signal <mux_rd_rise0_r2<1>>.
    Found 1-bit register for signal <mux_rd_fall0_r2<1>>.
    Found 1-bit register for signal <mux_rd_rise1_r2<1>>.
    Found 1-bit register for signal <mux_rd_fall1_r2<1>>.
    Found 1-bit register for signal <mux_rd_rise2_r2<1>>.
    Found 1-bit register for signal <mux_rd_fall2_r2<1>>.
    Found 1-bit register for signal <mux_rd_rise3_r2<1>>.
    Found 1-bit register for signal <mux_rd_fall3_r2<1>>.
    Found 1-bit register for signal <mux_rd_rise0_r2<2>>.
    Found 1-bit register for signal <mux_rd_fall0_r2<2>>.
    Found 1-bit register for signal <mux_rd_rise1_r2<2>>.
    Found 1-bit register for signal <mux_rd_fall1_r2<2>>.
    Found 1-bit register for signal <mux_rd_rise2_r2<2>>.
    Found 1-bit register for signal <mux_rd_fall2_r2<2>>.
    Found 1-bit register for signal <mux_rd_rise3_r2<2>>.
    Found 1-bit register for signal <mux_rd_fall3_r2<2>>.
    Found 1-bit register for signal <mux_rd_rise0_r2<3>>.
    Found 1-bit register for signal <mux_rd_fall0_r2<3>>.
    Found 1-bit register for signal <mux_rd_rise1_r2<3>>.
    Found 1-bit register for signal <mux_rd_fall1_r2<3>>.
    Found 1-bit register for signal <mux_rd_rise2_r2<3>>.
    Found 1-bit register for signal <mux_rd_fall2_r2<3>>.
    Found 1-bit register for signal <mux_rd_rise3_r2<3>>.
    Found 1-bit register for signal <mux_rd_fall3_r2<3>>.
    Found 1-bit register for signal <mux_rd_rise0_r2<4>>.
    Found 1-bit register for signal <mux_rd_fall0_r2<4>>.
    Found 1-bit register for signal <mux_rd_rise1_r2<4>>.
    Found 1-bit register for signal <mux_rd_fall1_r2<4>>.
    Found 1-bit register for signal <mux_rd_rise2_r2<4>>.
    Found 1-bit register for signal <mux_rd_fall2_r2<4>>.
    Found 1-bit register for signal <mux_rd_rise3_r2<4>>.
    Found 1-bit register for signal <mux_rd_fall3_r2<4>>.
    Found 1-bit register for signal <mux_rd_rise0_r2<5>>.
    Found 1-bit register for signal <mux_rd_fall0_r2<5>>.
    Found 1-bit register for signal <mux_rd_rise1_r2<5>>.
    Found 1-bit register for signal <mux_rd_fall1_r2<5>>.
    Found 1-bit register for signal <mux_rd_rise2_r2<5>>.
    Found 1-bit register for signal <mux_rd_fall2_r2<5>>.
    Found 1-bit register for signal <mux_rd_rise3_r2<5>>.
    Found 1-bit register for signal <mux_rd_fall3_r2<5>>.
    Found 1-bit register for signal <mux_rd_rise0_r2<6>>.
    Found 1-bit register for signal <mux_rd_fall0_r2<6>>.
    Found 1-bit register for signal <mux_rd_rise1_r2<6>>.
    Found 1-bit register for signal <mux_rd_fall1_r2<6>>.
    Found 1-bit register for signal <mux_rd_rise2_r2<6>>.
    Found 1-bit register for signal <mux_rd_fall2_r2<6>>.
    Found 1-bit register for signal <mux_rd_rise3_r2<6>>.
    Found 1-bit register for signal <mux_rd_fall3_r2<6>>.
    Found 1-bit register for signal <mux_rd_rise0_r2<7>>.
    Found 1-bit register for signal <mux_rd_fall0_r2<7>>.
    Found 1-bit register for signal <mux_rd_rise1_r2<7>>.
    Found 1-bit register for signal <mux_rd_fall1_r2<7>>.
    Found 1-bit register for signal <mux_rd_rise2_r2<7>>.
    Found 1-bit register for signal <mux_rd_fall2_r2<7>>.
    Found 1-bit register for signal <mux_rd_rise3_r2<7>>.
    Found 1-bit register for signal <mux_rd_fall3_r2<7>>.
    Found 1-bit register for signal <mux_rd_valid_r>.
    Found 1-bit register for signal <rd_valid_r1>.
    Found 12-bit register for signal <samples_cnt_r>.
    Found 1-bit register for signal <samples_cnt1_en_r>.
    Found 1-bit register for signal <samples_cnt2_en_r>.
    Found 1-bit register for signal <num_samples_done_r>.
    Found 1-bit register for signal <compare_err>.
    Found 1-bit register for signal <compare_err_r0>.
    Found 1-bit register for signal <compare_err_f0>.
    Found 1-bit register for signal <compare_err_r1>.
    Found 1-bit register for signal <compare_err_f1>.
    Found 1-bit register for signal <compare_err_r2>.
    Found 1-bit register for signal <compare_err_f2>.
    Found 1-bit register for signal <compare_err_r3>.
    Found 1-bit register for signal <compare_err_f3>.
    Found 1-bit register for signal <pi_en_stg2_f_timing>.
    Found 1-bit register for signal <pi_stg2_f_incdec_timing>.
    Found 1-bit register for signal <pi_en_stg2_f>.
    Found 1-bit register for signal <pi_stg2_f_incdec>.
    Found 1-bit register for signal <prbs_rdlvl_prech_req>.
    Found 6-bit register for signal <prbs_dqs_tap_cnt_r>.
    Found 6-bit register for signal <rdlvl_cpt_tap_cnt>.
    Found 6-bit register for signal <prbs_dec_tap_calc_plus_3>.
    Found 6-bit register for signal <prbs_dec_tap_calc_minus_3>.
    Found 1-bit register for signal <prbs_dqs_tap_limit_r>.
    Found 1-bit register for signal <prbs_rdlvl_start_r>.
    Found 1-bit register for signal <wait_state_cnt_en_r>.
    Found 4-bit register for signal <wait_state_cnt_r>.
    Found 1-bit register for signal <cnt_wait_state>.
    Found 2-bit register for signal <prbs_dqs_cnt_r>.
    Found 1-bit register for signal <prbs_tap_en_r>.
    Found 1-bit register for signal <prbs_tap_inc_r>.
    Found 1-bit register for signal <prbs_prech_req_r>.
    Found 6-bit register for signal <prbs_state_r>.
    Found 1-bit register for signal <prbs_found_1st_edge_r>.
    Found 1-bit register for signal <prbs_found_2nd_edge_r>.
    Found 6-bit register for signal <prbs_1st_edge_taps_r>.
    Found 6-bit register for signal <prbs_inc_tap_cnt>.
    Found 6-bit register for signal <prbs_dec_tap_cnt>.
    Found 1-bit register for signal <new_cnt_dqs_r>.
    Found 1-bit register for signal <prbs_rdlvl_done>.
    Found 6-bit register for signal <prbs_2nd_edge_taps_r>.
    Found 1-bit register for signal <prbs_last_byte_done>.
    Found 2-bit register for signal <rnk_cnt_r>.
    Found 2-bit register for signal <prbs_tap_mod>.
    Found 2-bit register for signal <rd_mux_sel_r>.
    Found finite state machine <FSM_7> for signal <prbs_state_r>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 40                                             |
    | Inputs             | 14                                             |
    | Outputs            | 17                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit subtractor for signal <GND_123_o_GND_123_o_sub_237_OUT> created at line 563.
    Found 6-bit subtractor for signal <rdlvl_cpt_tap_cnt[5]_prbs_dqs_tap_cnt_r[5]_sub_293_OUT> created at line 748.
    Found 7-bit subtractor for signal <n0732> created at line 797.
    Found 6-bit subtractor for signal <n0734> created at line 802.
    Found 5-bit adder for signal <n0677> created at line 317.
    Found 5-bit adder for signal <n0678> created at line 317.
    Found 5-bit adder for signal <n0679> created at line 317.
    Found 5-bit adder for signal <n0680> created at line 317.
    Found 5-bit adder for signal <n0681> created at line 317.
    Found 5-bit adder for signal <n0682> created at line 317.
    Found 5-bit adder for signal <n0683> created at line 317.
    Found 12-bit adder for signal <samples_cnt_r[11]_GND_123_o_add_189_OUT> created at line 388.
    Found 6-bit adder for signal <prbs_dqs_tap_cnt_r[5]_GND_123_o_add_223_OUT> created at line 550.
    Found 32-bit adder for signal <n0698> created at line 563.
    Found 4-bit adder for signal <wait_state_cnt_r[3]_GND_123_o_add_281_OUT> created at line 624.
    Found 31-bit adder for signal <n0733> created at line 797.
    Found 2-bit adder for signal <rnk_cnt_r[1]_GND_123_o_add_342_OUT> created at line 878.
    Found 2-bit adder for signal <prbs_dqs_cnt_r[1]_GND_123_o_add_346_OUT> created at line 886.
    Found 6-bit subtractor for signal <GND_123_o_GND_123_o_sub_226_OUT<5:0>> created at line 552.
    Found 6-bit subtractor for signal <GND_123_o_GND_123_o_sub_240_OUT<5:0>> created at line 564.
    Found 6-bit subtractor for signal <GND_123_o_GND_123_o_sub_312_OUT<5:0>> created at line 766.
    Found 6-bit subtractor for signal <GND_123_o_GND_123_o_sub_333_OUT<5:0>> created at line 835.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_rise0[15]_Mux_43_o> created at line 317.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_fall0[15]_Mux_44_o> created at line 318.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_rise1[15]_Mux_45_o> created at line 319.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_fall1[15]_Mux_46_o> created at line 320.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_rise2[15]_Mux_47_o> created at line 321.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_fall2[15]_Mux_48_o> created at line 322.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_rise3[15]_Mux_49_o> created at line 323.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_fall3[15]_Mux_50_o> created at line 324.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[15]_Mux_53_o> created at line 317.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[15]_Mux_55_o> created at line 318.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[15]_Mux_57_o> created at line 319.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[15]_Mux_59_o> created at line 320.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise2[15]_Mux_61_o> created at line 321.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall2[15]_Mux_63_o> created at line 322.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise3[15]_Mux_65_o> created at line 323.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall3[15]_Mux_67_o> created at line 324.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[15]_Mux_70_o> created at line 317.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[15]_Mux_72_o> created at line 318.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[15]_Mux_74_o> created at line 319.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[15]_Mux_76_o> created at line 320.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise2[15]_Mux_78_o> created at line 321.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall2[15]_Mux_80_o> created at line 322.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise3[15]_Mux_82_o> created at line 323.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall3[15]_Mux_84_o> created at line 324.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[15]_Mux_87_o> created at line 317.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[15]_Mux_89_o> created at line 318.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[15]_Mux_91_o> created at line 319.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[15]_Mux_93_o> created at line 320.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise2[15]_Mux_95_o> created at line 321.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall2[15]_Mux_97_o> created at line 322.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise3[15]_Mux_99_o> created at line 323.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall3[15]_Mux_101_o> created at line 324.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[15]_Mux_104_o> created at line 317.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[15]_Mux_106_o> created at line 318.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[15]_Mux_108_o> created at line 319.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[15]_Mux_110_o> created at line 320.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise2[15]_Mux_112_o> created at line 321.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall2[15]_Mux_114_o> created at line 322.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise3[15]_Mux_116_o> created at line 323.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall3[15]_Mux_118_o> created at line 324.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[15]_Mux_121_o> created at line 317.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[15]_Mux_123_o> created at line 318.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[15]_Mux_125_o> created at line 319.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[15]_Mux_127_o> created at line 320.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise2[15]_Mux_129_o> created at line 321.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall2[15]_Mux_131_o> created at line 322.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise3[15]_Mux_133_o> created at line 323.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall3[15]_Mux_135_o> created at line 324.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[15]_Mux_138_o> created at line 317.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[15]_Mux_140_o> created at line 318.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[15]_Mux_142_o> created at line 319.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[15]_Mux_144_o> created at line 320.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise2[15]_Mux_146_o> created at line 321.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall2[15]_Mux_148_o> created at line 322.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise3[15]_Mux_150_o> created at line 323.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall3[15]_Mux_152_o> created at line 324.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[15]_Mux_155_o> created at line 317.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[15]_Mux_157_o> created at line 318.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[15]_Mux_159_o> created at line 319.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[15]_Mux_161_o> created at line 320.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise2[15]_Mux_163_o> created at line 321.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall2[15]_Mux_165_o> created at line 322.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise3[15]_Mux_167_o> created at line 323.
    Found 1-bit 16-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall3[15]_Mux_169_o> created at line 324.
    Found 12-bit comparator greater for signal <samples_cnt_r[11]_PWR_115_o_LessThan_187_o> created at line 385
    Found 8-bit comparator not equal for signal <n0358> created at line 456
    Found 8-bit comparator not equal for signal <n0360> created at line 457
    Found 8-bit comparator not equal for signal <n0362> created at line 458
    Found 8-bit comparator not equal for signal <n0364> created at line 459
    Found 8-bit comparator not equal for signal <n0366> created at line 460
    Found 8-bit comparator not equal for signal <n0368> created at line 461
    Found 8-bit comparator not equal for signal <n0370> created at line 462
    Found 8-bit comparator not equal for signal <n0372> created at line 463
    Found 4-bit comparator greater for signal <wait_state_cnt_r[3]_PWR_115_o_LessThan_281_o> created at line 623
    Found 6-bit comparator greater for signal <prbs_dec_tap_cnt[5]_prbs_dec_tap_calc_minus_3[5]_LessThan_322_o> created at line 814
    Found 6-bit comparator lessequal for signal <prbs_dec_tap_calc_plus_3[5]_prbs_dec_tap_cnt[5]_LessThan_325_o> created at line 817
    Found 4-bit comparator lessequal for signal <n0510> created at line 818
    Found 2-bit comparator greater for signal <n0528> created at line 864
    WARNING:Xst:2404 -  FFs/Latches <prbs_dqs_cnt_timing_r<3:2>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_phy_prbs_rdlvl>.
    Summary:
	inferred  21 Adder/Subtractor(s).
	inferred 231 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  92 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mig_7series_v1_9_ddr_phy_prbs_rdlvl> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_phy_tempmon>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\phy\mig_7series_v1_9_ddr_phy_tempmon.v".
        TCQ = 100
        BAND1_TEMP_MIN = 0
        BAND2_TEMP_MIN = 12
        BAND3_TEMP_MIN = 46
        BAND4_TEMP_MIN = 82
        TEMP_HYST = 5
    Found 12-bit register for signal <previous_temp>.
    Found 1-bit register for signal <device_temp_lt_previous_temp>.
    Found 1-bit register for signal <device_temp_gt_previous_temp>.
    Found 1-bit register for signal <device_temp_lt_band1>.
    Found 1-bit register for signal <device_temp_lt_band2>.
    Found 1-bit register for signal <device_temp_lt_band3>.
    Found 1-bit register for signal <device_temp_lt_band4>.
    Found 1-bit register for signal <device_temp_lt_band0_dec>.
    Found 1-bit register for signal <device_temp_lt_band1_dec>.
    Found 1-bit register for signal <device_temp_lt_band2_dec>.
    Found 1-bit register for signal <device_temp_lt_band3_dec>.
    Found 1-bit register for signal <device_temp_gt_band1_inc>.
    Found 1-bit register for signal <device_temp_gt_band2_inc>.
    Found 1-bit register for signal <device_temp_gt_band3_inc>.
    Found 1-bit register for signal <device_temp_gt_band4_inc>.
    Found 1-bit register for signal <target_band_gt_1>.
    Found 1-bit register for signal <target_band_gt_2>.
    Found 1-bit register for signal <target_band_gt_3>.
    Found 1-bit register for signal <target_band_lt_1>.
    Found 1-bit register for signal <target_band_lt_2>.
    Found 1-bit register for signal <target_band_lt_3>.
    Found 3-bit register for signal <target_band>.
    Found 1-bit register for signal <current_band_lt_target_band>.
    Found 1-bit register for signal <current_band_gt_target_band>.
    Found 3-bit register for signal <current_band>.
    Found 1-bit register for signal <pi_f_inc>.
    Found 1-bit register for signal <pi_f_dec>.
    Found 1-bit register for signal <sel_pi_incdec>.
    Found 3-bit register for signal <tempmon_state>.
    Found finite state machine <FSM_8> for signal <tempmon_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <current_band[2]_GND_124_o_add_66_OUT> created at line 326.
    Found 3-bit subtractor for signal <GND_124_o_GND_124_o_sub_68_OUT<2:0>> created at line 328.
    Found 12-bit comparator greater for signal <device_temp[11]_previous_temp[11]_LessThan_19_o> created at line 219
    Found 12-bit comparator greater for signal <previous_temp[11]_device_temp[11]_LessThan_20_o> created at line 220
    Found 12-bit comparator greater for signal <device_temp[11]_PWR_117_o_LessThan_21_o> created at line 222
    Found 12-bit comparator greater for signal <device_temp[11]_PWR_117_o_LessThan_22_o> created at line 223
    Found 12-bit comparator greater for signal <device_temp[11]_PWR_117_o_LessThan_23_o> created at line 224
    Found 12-bit comparator greater for signal <device_temp[11]_PWR_117_o_LessThan_24_o> created at line 225
    Found 12-bit comparator greater for signal <device_temp[11]_PWR_117_o_LessThan_25_o> created at line 227
    Found 12-bit comparator greater for signal <device_temp[11]_PWR_117_o_LessThan_26_o> created at line 228
    Found 12-bit comparator greater for signal <device_temp[11]_PWR_117_o_LessThan_27_o> created at line 229
    Found 12-bit comparator greater for signal <device_temp[11]_PWR_117_o_LessThan_28_o> created at line 230
    Found 12-bit comparator greater for signal <PWR_117_o_device_temp[11]_LessThan_29_o> created at line 232
    Found 12-bit comparator greater for signal <PWR_117_o_device_temp[11]_LessThan_30_o> created at line 233
    Found 12-bit comparator greater for signal <PWR_117_o_device_temp[11]_LessThan_31_o> created at line 234
    Found 12-bit comparator greater for signal <PWR_117_o_device_temp[11]_LessThan_32_o> created at line 235
    Found 3-bit comparator greater for signal <GND_124_o_target_band[2]_LessThan_33_o> created at line 237
    Found 3-bit comparator greater for signal <GND_124_o_target_band[2]_LessThan_34_o> created at line 238
    Found 3-bit comparator greater for signal <GND_124_o_target_band[2]_LessThan_35_o> created at line 239
    Found 3-bit comparator greater for signal <target_band[2]_GND_124_o_LessThan_36_o> created at line 241
    Found 3-bit comparator greater for signal <target_band[2]_GND_124_o_LessThan_37_o> created at line 242
    Found 3-bit comparator greater for signal <target_band[2]_GND_124_o_LessThan_38_o> created at line 243
    Found 3-bit comparator greater for signal <current_band[2]_target_band[2]_LessThan_59_o> created at line 305
    Found 3-bit comparator greater for signal <target_band[2]_current_band[2]_LessThan_60_o> created at line 306
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred  22 Comparator(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mig_7series_v1_9_ddr_phy_tempmon> synthesized.

Synthesizing Unit <mig_7series_v1_9_ui_top>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ui\mig_7series_v1_9_ui_top.v".
        TCQ = 100
        APP_DATA_WIDTH = 128
        APP_MASK_WIDTH = 16
        BANK_WIDTH = 3
        COL_WIDTH = 10
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 5
        ECC = "OFF"
        ECC_TEST = "OFF"
        ORDERING = "NORM"
        nCK_PER_CLK = 4
        RANKS = 1
        REG_CTRL = "ON"
        RANK_WIDTH = 1
        ROW_WIDTH = 15
        MEM_ADDR_ORDER = "TG_TEST"
WARNING:Xst:647 - Input <wr_data_addr<4:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ecc_multiple<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <accept> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mig_7series_v1_9_ui_top> synthesized.

Synthesizing Unit <mig_7series_v1_9_ui_cmd>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ui\mig_7series_v1_9_ui_cmd.v".
        TCQ = 100
        ADDR_WIDTH = 29
        BANK_WIDTH = 3
        COL_WIDTH = 10
        DATA_BUF_ADDR_WIDTH = 5
        RANK_WIDTH = 1
        ROW_WIDTH = 15
        RANKS = 1
        MEM_ADDR_ORDER = "TG_TEST"
    Set property "syn_maxfan = 10" for signal <app_rdy_r>.
    Set property "KEEP = TRUE" for signal <app_rdy_r>.
    Set property "MAX_FANOUT = 10" for signal <app_rdy_r>.
    Found 29-bit register for signal <app_addr_r1>.
    Found 29-bit register for signal <app_addr_r2>.
    Found 3-bit register for signal <app_cmd_r1>.
    Found 3-bit register for signal <app_cmd_r2>.
    Found 1-bit register for signal <app_sz_r2>.
    Found 1-bit register for signal <app_hi_pri_r1>.
    Found 1-bit register for signal <app_hi_pri_r2>.
    Found 1-bit register for signal <app_en_r1>.
    Found 1-bit register for signal <app_en_r2>.
    Found 1-bit register for signal <app_rdy_r>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal app_rdy_r may hinder XST clustering optimizations.
    Summary:
	inferred  70 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <mig_7series_v1_9_ui_cmd> synthesized.

Synthesizing Unit <mig_7series_v1_9_ui_wr_data>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ui\mig_7series_v1_9_ui_wr_data.v".
        TCQ = 100
        APP_DATA_WIDTH = 128
        APP_MASK_WIDTH = 16
        ECC = "OFF"
        nCK_PER_CLK = 4
        ECC_TEST = "OFF"
        CWL = 6
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy1>.
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy2>.
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy3>.
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy4>.
WARNING:Xst:647 - Input <app_raw_not_ecc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <app_wdf_mask_r1>.
    Found 1-bit register for signal <app_wdf_wren_r1>.
    Found 1-bit register for signal <app_wdf_end_r1>.
    Found 4-bit register for signal <rd_data_indx_r>.
    Found 1-bit register for signal <rd_data_upd_indx_r>.
    Found 4-bit register for signal <data_buf_addr_cnt_r>.
    Found 1-bit register for signal <app_wdf_rdy_r_copy1>.
    Found 1-bit register for signal <app_wdf_rdy_r_copy2>.
    Found 1-bit register for signal <app_wdf_rdy_r_copy3>.
    Found 4-bit register for signal <wr_data_indx_r>.
    Found 4-bit register for signal <write_data_control.wb_wr_data_addr_r>.
    Found 1-bit register for signal <write_data_control.wb_wr_data_addr0_r>.
    Found 16-bit register for signal <occupied_counter.occ_cnt>.
    Found 1-bit register for signal <app_wdf_rdy_r>.
    Found 5-bit register for signal <wr_req_counter.wr_req_cnt_r>.
    Found 144-bit register for signal <wr_buf_out_data>.
    Found 128-bit register for signal <app_wdf_data_r1>.
    Found 5-bit subtractor for signal <wr_req_counter.wr_req_cnt_r[4]_GND_130_o_sub_39_OUT> created at line 381.
    Found 4-bit adder for signal <rd_data_indx_r[3]_GND_130_o_add_6_OUT> created at line 235.
    Found 4-bit adder for signal <data_buf_addr_cnt_r[3]_GND_130_o_add_12_OUT> created at line 255.
    Found 4-bit adder for signal <wr_data_indx_r[3]_GND_130_o_add_18_OUT> created at line 287.
    Found 5-bit adder for signal <wr_req_counter.wr_req_cnt_r[4]_GND_130_o_add_39_OUT> created at line 382.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 333 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <mig_7series_v1_9_ui_wr_data> synthesized.

Synthesizing Unit <mig_7series_v1_9_ui_rd_data>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\user_design\rtl\ui\mig_7series_v1_9_ui_rd_data.v".
        TCQ = 100
        APP_DATA_WIDTH = 128
        DATA_BUF_ADDR_WIDTH = 5
        ECC = "OFF"
        nCK_PER_CLK = 4
        ORDERING = "NORM"
    Set property "syn_keep = 1" for signal <not_strict_mode.rd_buf.rd_buf_indx_copy_r>.
    Set property "KEEP = TRUE" for signal <not_strict_mode.rd_buf.rd_buf_indx_copy_r>.
    Set property "syn_maxfan = 10" for signal <ram_init_done_r_lcl>.
    Set property "KEEP = TRUE" for signal <ram_init_done_r_lcl>.
    Set property "MAX_FANOUT = 10" for signal <ram_init_done_r_lcl>.
    Set property "syn_maxfan = 10" for signal <app_rd_data_valid>.
    Set property "KEEP = TRUE" for signal <app_rd_data_valid>.
    Set property "MAX_FANOUT = 10" for signal <app_rd_data_valid>.
    Set property "KEEP = TRUE" for signal <not_strict_mode.rd_buf_we>.
    Set property "MAX_FANOUT = 10" for signal <not_strict_mode.rd_buf_we>.
    Set property "syn_maxfan = 10" for signal <not_strict_mode.rd_buf_we>.
    Set property "KEEP = TRUE" for signal <not_strict_mode.bypass>.
    Set property "MAX_FANOUT = 10" for signal <not_strict_mode.bypass>.
    Set property "syn_maxfan = 10" for signal <not_strict_mode.bypass>.
    Set property "equivalent_register_removal = no" for signal <not_strict_mode.app_rd_data_valid_copy>.
WARNING:Xst:647 - Input <ecc_multiple> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'app_ecc_multiple_err_r', unconnected in block 'mig_7series_v1_9_ui_rd_data', is tied to its initial value (00000000).
    Found 6-bit register for signal <rd_buf_indx_r>.
    Found 5-bit register for signal <not_strict_mode.status_ram.status_ram_wr_addr_r>.
    Found 1-bit register for signal <not_strict_mode.status_ram.wr_status_r1>.
    Found 2-bit register for signal <not_strict_mode.status_ram.status_ram_wr_data_r>.
    Found 1-bit register for signal <not_strict_mode.status_ram.rd_buf_we_r1>.
    Found 5-bit register for signal <not_strict_mode.rd_buf.rd_buf_indx_copy_r>.
    Found 1-bit register for signal <app_rd_data_valid>.
    Found 1-bit register for signal <app_rd_data_end>.
    Found 128-bit register for signal <app_rd_data>.
    Found 1-bit register for signal <not_strict_mode.app_rd_data_valid_copy>.
    Found 6-bit register for signal <not_strict_mode.occ_cnt_r>.
    Found 5-bit register for signal <not_strict_mode.rd_data_buf_addr_r_lcl>.
    Found 1-bit register for signal <ram_init_done_r_lcl>.
    Found 6-bit adder for signal <rd_buf_indx_r[5]_GND_131_o_add_2_OUT> created at line 186.
    Found 6-bit adder for signal <not_strict_mode.occ_plus_one> created at line 386.
    Found 5-bit adder for signal <not_strict_mode.rd_data_buf_addr_r_lcl[4]_GND_131_o_add_39_OUT> created at line 422.
    Found 6-bit subtractor for signal <not_strict_mode.occ_minus_one> created at line 385.
    Found 1-bit comparator equal for signal <not_strict_mode.rd_data_rdy> created at line 350
    Found 5-bit comparator equal for signal <not_strict_mode.rd_buf_wr_addr[4]_rd_buf_indx_r[4]_equal_23_o> created at line 351
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal not_strict_mode.rd_buf_we may hinder XST clustering optimizations.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 163 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <mig_7series_v1_9_ui_rd_data> synthesized.

Synthesizing Unit <mig_7series_v1_9_traffic_gen_top>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_traffic_gen_top.v".
        TCQ = 100
        SIMULATION = "FALSE"
        FAMILY = "VIRTEX7"
        MEM_TYPE = "DDR3"
        TST_MEM_INSTR_MODE = "R_W_INSTR_MODE"
        nCK_PER_CLK = 4
        NUM_DQ_PINS = 16
        MEM_BURST_LEN = 8
        MEM_COL_WIDTH = 10
        DATA_WIDTH = 128
        ADDR_WIDTH = 28
        MASK_SIZE = 16
        DATA_MODE = 32'b00000000000000000000000000000010
        BEGIN_ADDRESS = 32'b00000000000000000000000000000000
        END_ADDRESS = 32'b00000000111111111111111111111111
        PRBS_EADDR_MASK_POS = 32'b11111111000000000000000000000000
        CMDS_GAP_DELAY = 0
        SEL_VICTIM_LINE = 16
        CMD_WDT = 32'b00000000000000000000001111111111
        WR_WDT = 32'b00000000000000000001111111111111
        RD_WDT = 32'b00000000000000000000001111111111
        EYE_TEST = "FALSE"
        PORT_MODE = "BI_MODE"
        DATA_PATTERN = "DGEN_ALL"
        CMD_PATTERN = "CGEN_ALL"
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_traffic_gen_top.v" line 379: Output port <mem_rd_data> of the instance <u_memc_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_traffic_gen_top.v" line 379: Output port <cumlative_dq_r0_bit_error> of the instance <u_memc_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_traffic_gen_top.v" line 379: Output port <cumlative_dq_f0_bit_error> of the instance <u_memc_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_traffic_gen_top.v" line 379: Output port <cumlative_dq_r1_bit_error> of the instance <u_memc_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_traffic_gen_top.v" line 379: Output port <cumlative_dq_f1_bit_error> of the instance <u_memc_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_traffic_gen_top.v" line 379: Output port <dq_r0_bit_error_r> of the instance <u_memc_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_traffic_gen_top.v" line 379: Output port <dq_f0_bit_error_r> of the instance <u_memc_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_traffic_gen_top.v" line 379: Output port <dq_r1_bit_error_r> of the instance <u_memc_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_traffic_gen_top.v" line 379: Output port <dq_f1_bit_error_r> of the instance <u_memc_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_traffic_gen_top.v" line 379: Output port <dq_r0_read_bit> of the instance <u_memc_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_traffic_gen_top.v" line 379: Output port <dq_f0_read_bit> of the instance <u_memc_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_traffic_gen_top.v" line 379: Output port <dq_r1_read_bit> of the instance <u_memc_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_traffic_gen_top.v" line 379: Output port <dq_f1_read_bit> of the instance <u_memc_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_traffic_gen_top.v" line 379: Output port <dq_r0_expect_bit> of the instance <u_memc_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_traffic_gen_top.v" line 379: Output port <dq_f0_expect_bit> of the instance <u_memc_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_traffic_gen_top.v" line 379: Output port <dq_r1_expect_bit> of the instance <u_memc_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_traffic_gen_top.v" line 379: Output port <dq_f1_expect_bit> of the instance <u_memc_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_traffic_gen_top.v" line 379: Output port <error_addr> of the instance <u_memc_traffic_gen> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <tg_rst>.
    Found 9-bit register for signal <rst_cntr>.
    Found 9-bit register for signal <wr_cmd_cnt>.
    Found 9-bit register for signal <dat_cmd_cnt>.
    Found 3-bit register for signal <app_cmd1>.
    Found 3-bit register for signal <app_cmd2>.
    Found 3-bit register for signal <app_cmd3>.
    Found 3-bit register for signal <app_cmd4>.
    Found 10-bit register for signal <cmd_wdt>.
    Found 10-bit register for signal <rd_wdt>.
    Found 13-bit register for signal <wr_wdt>.
    Found 1-bit register for signal <cmd_wdt_err_o>.
    Found 1-bit register for signal <rd_wdt_err_o>.
    Found 1-bit register for signal <wr_wdt_err_o>.
    Found 1-bit register for signal <rst_remem>.
    Found 9-bit adder for signal <rst_cntr[8]_GND_144_o_add_18_OUT> created at line 510.
    Found 9-bit adder for signal <wr_cmd_cnt[8]_GND_144_o_add_25_OUT> created at line 517.
    Found 9-bit adder for signal <dat_cmd_cnt[8]_GND_144_o_add_30_OUT> created at line 525.
    Found 10-bit adder for signal <cmd_wdt[9]_GND_144_o_add_49_OUT> created at line 547.
    Found 10-bit adder for signal <rd_wdt[9]_GND_144_o_add_56_OUT> created at line 561.
    Found 13-bit adder for signal <wr_wdt[12]_GND_144_o_add_63_OUT> created at line 573.
    Found 9-bit comparator equal for signal <wr_cmd_cnt[8]_dat_cmd_cnt[8]_equal_15_o> created at line 507
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  77 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <mig_7series_v1_9_traffic_gen_top> synthesized.

Synthesizing Unit <mig_7series_v1_9_init_mem_pattern_ctr>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_init_mem_pattern_ctr.v".
        SIMULATION = "FALSE"
        TCQ = 100
        FAMILY = "VIRTEX6"
        MEM_TYPE = "DDR3"
        TST_MEM_INSTR_MODE = "R_W_INSTR_MODE"
        MEM_BURST_LEN = 8
        nCK_PER_CLK = 4
        BL_WIDTH = 10
        NUM_DQ_PINS = 16
        CMD_PATTERN = "CGEN_ALL"
        BEGIN_ADDRESS = 32'b00000000000000000000000000000000
        END_ADDRESS = 32'b00000000111111111111111111111111
        ADDR_WIDTH = 28
        DWIDTH = 128
        CMD_SEED_VALUE = 32'b01010110010001010110011110000011
        DATA_SEED_VALUE = 32'b00010010001101000101011001111000
        DATA_MODE = 32'b00000000000000000000000000000010
        PORT_MODE = "BI_MODE"
        EYE_TEST = "FALSE"
WARNING:Xst:647 - Input <vio_data_mask_gen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmp_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <fix_bl_value>.
    Found 32-bit register for signal <current_address>.
    Found 1-bit register for signal <AC3_G_E3>.
    Found 1-bit register for signal <AC2_G_E2>.
    Found 1-bit register for signal <AC1_G_E1>.
    Found 1-bit register for signal <upper_end_matched>.
    Found 32-bit register for signal <end_boundary_addr>.
    Found 1-bit register for signal <lower_end_matched>.
    Found 1-bit register for signal <end_addr_reached>.
    Found 1-bit register for signal <memc_wr_en_r>.
    Found 1-bit register for signal <memc_init_done_reg>.
    Found 1-bit register for signal <run_traffic_o>.
    Found 8-bit register for signal <current_state>.
    Found 1-bit register for signal <mem_pattern_init_done_o>.
    Found 4-bit register for signal <syn1_vio_data_mode_value>.
    Found 3-bit register for signal <syn1_vio_addr_mode_value>.
    Found 4-bit register for signal <data_mode_sel>.
    Found 2-bit register for signal <bl_mode_sel>.
    Found 4-bit register for signal <data_mode_o>.
    Found 3-bit register for signal <addr_mode_o>.
    Found 1-bit register for signal <bram_mode_enable>.
    Found 9-bit register for signal <write_read_counter>.
    Found 1-bit register for signal <toggle_start_stop_write_read>.
    Found 1-bit register for signal <single_write_r1>.
    Found 1-bit register for signal <single_write_r2>.
    Found 1-bit register for signal <single_read_r1>.
    Found 1-bit register for signal <single_read_r2>.
    Found 1-bit register for signal <single_instr_run_trarric>.
    Found 1-bit register for signal <run_traffic>.
INFO:Xst:1799 - State 10000000 is never reached in FSM <current_state>.
INFO:Xst:1799 - State 00000100 is never reached in FSM <current_state>.
INFO:Xst:1799 - State 01000000 is never reached in FSM <current_state>.
    Found finite state machine <FSM_9> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 23                                             |
    | Inputs             | 12                                             |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000001                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 25-bit subtractor for signal <GND_145_o_GND_145_o_sub_39_OUT> created at line 998.
    Found 32-bit adder for signal <current_address[31]_GND_145_o_add_28_OUT> created at line 844.
    Found 33-bit adder for signal <n0239> created at line 998.
    Found 9-bit adder for signal <write_read_counter[8]_GND_145_o_add_89_OUT> created at line 1341.
    Found 4x4-bit Read Only RAM for signal <test_mem_instr_mode>
    Found 6-bit comparator greater for signal <n0024> created at line 866
    Found 8-bit comparator greater for signal <n0028> created at line 880
    Found 8-bit comparator greater for signal <n0032> created at line 895
    Found 8-bit comparator lessequal for signal <n0047> created at line 1020
    Found 32-bit comparator greater for signal <n0061> created at line 1173
    WARNING:Xst:2404 -  FFs/Latches <INC_COUNTS<1:7>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>.
    WARNING:Xst:2404 -  FFs/Latches <INC_COUNTS<7:7>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_init_mem_pattern_ctr>.
    WARNING:Xst:2404 -  FFs/Latches <INC_COUNTS<7:9>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>.
    WARNING:Xst:2404 -  FFs/Latches <slow_write_read_button_r1<0:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>.
    WARNING:Xst:2404 -  FFs/Latches <slow_write_read_button_r2<0:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>.
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred 121 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mig_7series_v1_9_init_mem_pattern_ctr> synthesized.

Synthesizing Unit <mig_7series_v1_9_memc_traffic_gen>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_memc_traffic_gen.v".
        TCQ = 100
        FAMILY = "VIRTEX6"
        MEM_TYPE = "DDR3"
        SIMULATION = "FALSE"
        tCK = 2500
        nCK_PER_CLK = 4
        BL_WIDTH = 10
        MEM_BURST_LEN = 8
        PORT_MODE = "BI_MODE"
        DATA_PATTERN = "DGEN_ALL"
        CMD_PATTERN = "CGEN_ALL"
        ADDR_WIDTH = 28
        BANK_WIDTH = 3
        CMP_DATA_PIPE_STAGES = 0
        MEM_COL_WIDTH = 10
        NUM_DQ_PINS = 16
        SEL_VICTIM_LINE = 16
        DWIDTH = 128
        PRBS_EADDR_MASK_POS = 32'b11111111000000000000000000000000
        PRBS_SADDR_MASK_POS = 32'b00000000000000000000000000000000
        PRBS_EADDR = 32'b00000000111111111111111111111111
        PRBS_SADDR = 32'b00000000000000000000000000000000
        EYE_TEST = "FALSE"
    Set property "syn_maxfan = 10" for signal <rst_ra>.
    Set property "KEEP = TRUE" for signal <rst_ra>.
    Set property "MAX_FANOUT = 10" for signal <rst_ra>.
    Set property "syn_maxfan = 10" for signal <rst_rb>.
    Set property "KEEP = TRUE" for signal <rst_rb>.
    Set property "MAX_FANOUT = 10" for signal <rst_rb>.
    Register <data_mode_r_a> equivalent to <data_mode_r_b> has been removed
    Register <data_mode_r_c> equivalent to <data_mode_r_b> has been removed
    Found 4-bit register for signal <data_mode_r_b>.
    Found 1-bit register for signal <run_traffic_reg>.
    Found 48-bit register for signal <wr_data_counts>.
    Found 48-bit register for signal <rd_data_counts>.
    Found 32-bit register for signal <end_addr_r>.
    Found 1-bit register for signal <memc_wr_en_r>.
    Found 48-bit adder for signal <wr_data_counts[47]_GND_146_o_add_20_OUT> created at line 429.
    Found 48-bit adder for signal <rd_data_counts[47]_GND_146_o_add_25_OUT> created at line 438.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 134 D-type flip-flop(s).
Unit <mig_7series_v1_9_memc_traffic_gen> synthesized.

Synthesizing Unit <mig_7series_v1_9_cmd_gen>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_cmd_gen.v".
        TCQ = 100
        FAMILY = "VIRTEX6"
        MEM_TYPE = "DDR3"
        BL_WIDTH = 10
        MEM_BURST_LEN = 8
        nCK_PER_CLK = 4
        PORT_MODE = "BI_MODE"
        NUM_DQ_PINS = 16
        DATA_PATTERN = "DGEN_ALL"
        CMD_PATTERN = "CGEN_ALL"
        ADDR_WIDTH = 28
        BANK_WIDTH = 3
        DWIDTH = 128
        PIPE_STAGES = 0
        MEM_COL_WIDTH = 10
        PRBS_EADDR_MASK_POS = 32'b11111111000000000000000000000000
        PRBS_SADDR_MASK_POS = 32'b00000000000000000000000000000000
        PRBS_EADDR = 32'b00000000111111111111111111111111
        PRBS_SADDR = 32'b00000000000000000000000000000000
    Set property "use_dsp48 = no".
WARNING:Xst:37 - Detected unknown constraint/property "syn_dspstyle". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_dspstyle". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_dspstyle". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst_i<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_i<9:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reading_rd_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <cmd_vld> equivalent to <instr_vld> has been removed
    Found 1-bit register for signal <run_traffic_r>.
    Found 1-bit register for signal <instr_vld>.
    Found 1-bit register for signal <first_load_pulse>.
    Found 1-bit register for signal <bl_64>.
    Found 1-bit register for signal <pipe_data_in<31>>.
    Found 1-bit register for signal <pipe_data_in<30>>.
    Found 1-bit register for signal <pipe_data_in<29>>.
    Found 1-bit register for signal <pipe_data_in<28>>.
    Found 1-bit register for signal <pipe_data_in<27>>.
    Found 1-bit register for signal <pipe_data_in<26>>.
    Found 1-bit register for signal <pipe_data_in<25>>.
    Found 1-bit register for signal <pipe_data_in<24>>.
    Found 1-bit register for signal <pipe_data_in<23>>.
    Found 1-bit register for signal <pipe_data_in<22>>.
    Found 1-bit register for signal <pipe_data_in<21>>.
    Found 1-bit register for signal <pipe_data_in<20>>.
    Found 1-bit register for signal <pipe_data_in<19>>.
    Found 1-bit register for signal <pipe_data_in<18>>.
    Found 1-bit register for signal <pipe_data_in<17>>.
    Found 1-bit register for signal <pipe_data_in<16>>.
    Found 1-bit register for signal <pipe_data_in<15>>.
    Found 1-bit register for signal <pipe_data_in<14>>.
    Found 1-bit register for signal <pipe_data_in<13>>.
    Found 1-bit register for signal <pipe_data_in<12>>.
    Found 1-bit register for signal <pipe_data_in<11>>.
    Found 1-bit register for signal <pipe_data_in<10>>.
    Found 1-bit register for signal <pipe_data_in<9>>.
    Found 1-bit register for signal <pipe_data_in<8>>.
    Found 1-bit register for signal <pipe_data_in<7>>.
    Found 1-bit register for signal <pipe_data_in<6>>.
    Found 1-bit register for signal <pipe_data_in<5>>.
    Found 1-bit register for signal <pipe_data_in<4>>.
    Found 1-bit register for signal <pipe_data_in<3>>.
    Found 1-bit register for signal <pipe_data_in<2>>.
    Found 1-bit register for signal <pipe_data_in<1>>.
    Found 1-bit register for signal <pipe_data_in<0>>.
    Found 4-bit register for signal <instr_mode_reg>.
    Found 1-bit register for signal <pipe_data_in<44>>.
    Found 1-bit register for signal <pipe_data_in<43>>.
    Found 1-bit register for signal <pipe_data_in<42>>.
    Found 1-bit register for signal <pipe_data_in<41>>.
    Found 1-bit register for signal <pipe_data_in<40>>.
    Found 1-bit register for signal <pipe_data_in<39>>.
    Found 1-bit register for signal <pipe_data_in<38>>.
    Found 1-bit register for signal <pipe_data_in<37>>.
    Found 1-bit register for signal <pipe_data_in<36>>.
    Found 1-bit register for signal <pipe_data_in<35>>.
    Found 1-bit register for signal <pipe_data_in<34>>.
    Found 1-bit register for signal <pipe_data_in<33>>.
    Found 1-bit register for signal <pipe_data_in<32>>.
    Found 1-bit register for signal <pipe_data_in<45>>.
    Found 3-bit register for signal <addr_mode_reg>.
    Found 2-bit register for signal <bl_mode_reg>.
    Found 1-bit register for signal <mode_load_d1>.
    Found 1-bit register for signal <mode_load_d2>.
    Found 1-bit register for signal <bram_rdy_o>.
    Found 32-bit register for signal <addr_out>.
    Found 1-bit register for signal <gen_addr_larger>.
    Found 1-bit register for signal <gen_bl_larger>.
    Found 13-bit register for signal <INC_COUNTS>.
    Found 1-bit register for signal <first_mode_load_pulse_set>.
    Found 1-bit register for signal <mode_load_pulse_r1>.
    Found 1-bit register for signal <first_mode_load_pulse_r1>.
    Found 1-bit register for signal <mem_init_done_r>.
    Found 32-bit register for signal <addr_counts_next_r>.
    Found 1-bit register for signal <cmd_clk_en_r>.
    Found 32-bit register for signal <addr_counts>.
    Found 1-bit register for signal <mem_init_done>.
    Found 10-bit register for signal <force_rd_counts>.
    Found 1-bit register for signal <force_rd>.
    Found 4-bit register for signal <write_percent_cnt>.
    Found 1-bit register for signal <toggle_rw>.
    Found 3-bit register for signal <instr_out>.
    Found 26-bit register for signal <cal_blout>.
    Found 10-bit register for signal <bl_out>.
    Found 1-bit register for signal <mem_init_done_o>.
    Found 24-bit adder for signal <calc_end_addr> created at line 1095.
    Found 32-bit adder for signal <seq_addr_gen.addr_counts_added<31:0>> created at line 1206.
    Found 10-bit adder for signal <force_rd_counts[9]_GND_147_o_add_92_OUT> created at line 1354.
    Found 4-bit adder for signal <write_percent_cnt[3]_GND_147_o_add_106_OUT> created at line 1430.
    Found 32-bit adder for signal <addr_out[31]_GND_147_o_add_127_OUT> created at line 1605.
    Found 32-bit 7-to-1 multiplexer for signal <addr_mode_reg[2]_GND_147_o_wide_mux_59_OUT> created at line 980.
    Found 10-bit 4-to-1 multiplexer for signal <bl_mode_reg[1]_GND_147_o_wide_mux_139_OUT> created at line 1652.
    Found 3-bit 7-to-1 multiplexer for signal <_n0675> created at line 1445.
    Found 24-bit comparator lessequal for signal <n0390> created at line 1084
    Found 24-bit comparator lessequal for signal <n0394> created at line 1101
    Found 32-bit comparator lessequal for signal <n0415> created at line 1230
    Found 4-bit comparator lessequal for signal <n0443> created at line 1437
    Found 32-bit comparator lessequal for signal <n0463> created at line 1605
    WARNING:Xst:2404 -  FFs/Latches <refresh_prbs<0:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_cmd_gen>.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 235 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred 195 Multiplexer(s).
Unit <mig_7series_v1_9_cmd_gen> synthesized.

Synthesizing Unit <mig_7series_v1_9_cmd_prbs_gen_1>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_cmd_prbs_gen.v".
        TCQ = 100
        FAMILY = "VIRTEX6"
        MEM_BURST_LEN = 8
        ADDR_WIDTH = 32
        DWIDTH = 128
        PRBS_CMD = "ADDRESS"
        PRBS_WIDTH = 32
        SEED_WIDTH = 32
        PRBS_EADDR_MASK_POS = 32'b11111111000000000000000000000000
        PRBS_SADDR_MASK_POS = 32'b00000000000000000000000000000000
        PRBS_EADDR = 32'b00000000111111111111111111111111
        PRBS_SADDR = 32'b00000000000000000000000000000000
    Found 32-bit register for signal <lfsr_q>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mig_7series_v1_9_cmd_prbs_gen_1> synthesized.

Synthesizing Unit <mig_7series_v1_9_cmd_prbs_gen_2>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_cmd_prbs_gen.v".
        TCQ = 100
        FAMILY = "SPARTAN6"
        MEM_BURST_LEN = 8
        ADDR_WIDTH = 32
        DWIDTH = 128
        PRBS_CMD = "INSTR"
        PRBS_WIDTH = 20
        SEED_WIDTH = 15
        PRBS_EADDR_MASK_POS = 32'b11111111111111111101000000000000
        PRBS_SADDR_MASK_POS = 32'b00000000000000000010000000000000
        PRBS_EADDR = 32'b00000000000000000010000000000000
        PRBS_SADDR = 32'b00000000000000000010000000000000
    Found 20-bit register for signal <lfsr_q>.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mig_7series_v1_9_cmd_prbs_gen_2> synthesized.

Synthesizing Unit <mig_7series_v1_9_cmd_prbs_gen_3>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_cmd_prbs_gen.v".
        TCQ = 100
        FAMILY = "SPARTAN6"
        MEM_BURST_LEN = 8
        ADDR_WIDTH = 29
        DWIDTH = 128
        PRBS_CMD = "INSTR"
        PRBS_WIDTH = 20
        SEED_WIDTH = 15
        PRBS_EADDR_MASK_POS = 32'b11111111111111111101000000000000
        PRBS_SADDR_MASK_POS = 32'b00000000000000000010000000000000
        PRBS_EADDR = 32'b00000000000000000010000000000000
        PRBS_SADDR = 32'b00000000000000000010000000000000
    Found 20-bit register for signal <lfsr_q>.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mig_7series_v1_9_cmd_prbs_gen_3> synthesized.

Synthesizing Unit <mig_7series_v1_9_cmd_prbs_gen_4>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_cmd_prbs_gen.v".
        TCQ = 100
        FAMILY = "VIRTEX6"
        MEM_BURST_LEN = 8
        ADDR_WIDTH = 32
        DWIDTH = 32
        PRBS_CMD = "BLEN"
        PRBS_WIDTH = 20
        SEED_WIDTH = 15
        PRBS_EADDR_MASK_POS = 32'b11111111111111111101000000000000
        PRBS_SADDR_MASK_POS = 32'b00000000000000000010000000000000
        PRBS_EADDR = 32'b00000000000000000010000000000000
        PRBS_SADDR = 32'b00000000000000000010000000000000
    Found 20-bit register for signal <lfsr_q>.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mig_7series_v1_9_cmd_prbs_gen_4> synthesized.

Synthesizing Unit <mig_7series_v1_9_memc_flow_vcontrol>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_memc_flow_vcontrol.v".
        TCQ = 100
        nCK_PER_CLK = 4
        NUM_DQ_PINS = 16
        BL_WIDTH = 10
        MEM_BURST_LEN = 8
        FAMILY = "VIRTEX6"
        MEM_TYPE = "DDR3"
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <wdp_valid>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <wdp_validB>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <wdp_validC>.
WARNING:Xst:647 - Input <mcb_wr_en_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <push_cmd_r> equivalent to <cmd_rdy_o> has been removed
    Register <wdp_validB_o> equivalent to <wdp_valid_o> has been removed
    Register <wdp_validC_o> equivalent to <wdp_valid_o> has been removed
    Found 1-bit register for signal <cmd_rdy_o>.
    Found 1-bit register for signal <cmd_en_r1>.
    Found 1-bit register for signal <qdr_rd_cmd_o>.
    Found 1-bit register for signal <cmd_fifo_rdy>.
    Found 3-bit register for signal <cmd_o>.
    Found 10-bit register for signal <bl_o>.
    Found 32-bit register for signal <addr_reg>.
    Found 32-bit register for signal <addr_r>.
    Found 1-bit register for signal <wdp_valid_o>.
    Found 1-bit register for signal <rdp_valid_o>.
    Found 3-bit register for signal <cmd_reg>.
    Found 10-bit register for signal <bl_reg>.
    Found 11-bit register for signal <cmd_counts>.
    Found 1-bit register for signal <cmd_wr_pending_r1>.
    Found 1-bit register for signal <wr_in_progress>.
    Found 1-bit register for signal <wrcmd_in_progress>.
    Found 1-bit register for signal <rdcmd_in_progress>.
    Found 4-bit register for signal <current_state>.
    Found 4-bit register for signal <addr_INC>.
    Found finite state machine <FSM_10> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 36                                             |
    | Inputs             | 16                                             |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i<0> (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit subtractor for signal <bl_i[9]_GND_152_o_sub_55_OUT> created at line 291.
    Found 11-bit subtractor for signal <cmd_counts[10]_GND_152_o_sub_64_OUT> created at line 323.
    Found 32-bit adder for signal <addr_o[31]_GND_152_o_add_40_OUT> created at line 265.
    Found 11-bit comparator greater for signal <n0124> created at line 368
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 115 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mig_7series_v1_9_memc_flow_vcontrol> synthesized.

Synthesizing Unit <mig_7series_v1_9_read_data_path>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_read_data_path.v".
        TCQ = 100
        START_ADDR = 32'b00000000000000000000000000000000
        nCK_PER_CLK = 4
        MEM_TYPE = "DDR3"
        FAMILY = "VIRTEX6"
        BL_WIDTH = 10
        MEM_BURST_LEN = 8
        ADDR_WIDTH = 28
        CMP_DATA_PIPE_STAGES = 0
        DATA_PATTERN = "DGEN_ALL"
        NUM_DQ_PINS = 16
        DWIDTH = 128
        SEL_VICTIM_LINE = 16
        MEM_COL_WIDTH = 10
        SIMULATION = "FALSE"
WARNING:Xst:647 - Input <rst_i<9:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_read_data_path.v" line 336: Output port <cmd_rdy_o> of the instance <rd_datagen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_read_data_path.v" line 336: Output port <user_bl_cnt_is_1_o> of the instance <rd_datagen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_read_data_path.v" line 379: Output port <rd_data> of the instance <rd_mdata_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_read_data_path.v" line 379: Output port <full> of the instance <rd_mdata_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_read_data_path.v" line 379: Output port <empty> of the instance <rd_mdata_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_read_data_path.v" line 379: Output port <almost_full> of the instance <rd_mdata_fifo> is unconnected or connected to loadless signal.
    Found 128-bit register for signal <rd_data_r1>.
    Found 128-bit register for signal <rd_data_r2>.
    Found 128-bit register for signal <cmp_data_r1>.
    Found 128-bit register for signal <cmp_data_r2>.
    Found 1-bit register for signal <error_byte<0>>.
    Found 1-bit register for signal <error_byte<1>>.
    Found 1-bit register for signal <error_byte<2>>.
    Found 1-bit register for signal <error_byte<3>>.
    Found 1-bit register for signal <error_byte<4>>.
    Found 1-bit register for signal <error_byte<5>>.
    Found 1-bit register for signal <error_byte<6>>.
    Found 1-bit register for signal <error_byte<7>>.
    Found 1-bit register for signal <error_byte<8>>.
    Found 1-bit register for signal <error_byte<9>>.
    Found 1-bit register for signal <error_byte<10>>.
    Found 1-bit register for signal <error_byte<11>>.
    Found 1-bit register for signal <error_byte<12>>.
    Found 1-bit register for signal <error_byte<13>>.
    Found 1-bit register for signal <error_byte<14>>.
    Found 1-bit register for signal <error_byte<15>>.
    Found 1-bit register for signal <error_bit<0>>.
    Found 1-bit register for signal <error_bit<1>>.
    Found 1-bit register for signal <error_bit<2>>.
    Found 1-bit register for signal <error_bit<3>>.
    Found 1-bit register for signal <error_bit<4>>.
    Found 1-bit register for signal <error_bit<5>>.
    Found 1-bit register for signal <error_bit<6>>.
    Found 1-bit register for signal <error_bit<7>>.
    Found 1-bit register for signal <error_bit<8>>.
    Found 1-bit register for signal <error_bit<9>>.
    Found 1-bit register for signal <error_bit<10>>.
    Found 1-bit register for signal <error_bit<11>>.
    Found 1-bit register for signal <error_bit<12>>.
    Found 1-bit register for signal <error_bit<13>>.
    Found 1-bit register for signal <error_bit<14>>.
    Found 1-bit register for signal <error_bit<15>>.
    Found 1-bit register for signal <error_bit<16>>.
    Found 1-bit register for signal <error_bit<17>>.
    Found 1-bit register for signal <error_bit<18>>.
    Found 1-bit register for signal <error_bit<19>>.
    Found 1-bit register for signal <error_bit<20>>.
    Found 1-bit register for signal <error_bit<21>>.
    Found 1-bit register for signal <error_bit<22>>.
    Found 1-bit register for signal <error_bit<23>>.
    Found 1-bit register for signal <error_bit<24>>.
    Found 1-bit register for signal <error_bit<25>>.
    Found 1-bit register for signal <error_bit<26>>.
    Found 1-bit register for signal <error_bit<27>>.
    Found 1-bit register for signal <error_bit<28>>.
    Found 1-bit register for signal <error_bit<29>>.
    Found 1-bit register for signal <error_bit<30>>.
    Found 1-bit register for signal <error_bit<31>>.
    Found 1-bit register for signal <error_bit<32>>.
    Found 1-bit register for signal <error_bit<33>>.
    Found 1-bit register for signal <error_bit<34>>.
    Found 1-bit register for signal <error_bit<35>>.
    Found 1-bit register for signal <error_bit<36>>.
    Found 1-bit register for signal <error_bit<37>>.
    Found 1-bit register for signal <error_bit<38>>.
    Found 1-bit register for signal <error_bit<39>>.
    Found 1-bit register for signal <error_bit<40>>.
    Found 1-bit register for signal <error_bit<41>>.
    Found 1-bit register for signal <error_bit<42>>.
    Found 1-bit register for signal <error_bit<43>>.
    Found 1-bit register for signal <error_bit<44>>.
    Found 1-bit register for signal <error_bit<45>>.
    Found 1-bit register for signal <error_bit<46>>.
    Found 1-bit register for signal <error_bit<47>>.
    Found 1-bit register for signal <error_bit<48>>.
    Found 1-bit register for signal <error_bit<49>>.
    Found 1-bit register for signal <error_bit<50>>.
    Found 1-bit register for signal <error_bit<51>>.
    Found 1-bit register for signal <error_bit<52>>.
    Found 1-bit register for signal <error_bit<53>>.
    Found 1-bit register for signal <error_bit<54>>.
    Found 1-bit register for signal <error_bit<55>>.
    Found 1-bit register for signal <error_bit<56>>.
    Found 1-bit register for signal <error_bit<57>>.
    Found 1-bit register for signal <error_bit<58>>.
    Found 1-bit register for signal <error_bit<59>>.
    Found 1-bit register for signal <error_bit<60>>.
    Found 1-bit register for signal <error_bit<61>>.
    Found 1-bit register for signal <error_bit<62>>.
    Found 1-bit register for signal <error_bit<63>>.
    Found 1-bit register for signal <error_bit<64>>.
    Found 1-bit register for signal <error_bit<65>>.
    Found 1-bit register for signal <error_bit<66>>.
    Found 1-bit register for signal <error_bit<67>>.
    Found 1-bit register for signal <error_bit<68>>.
    Found 1-bit register for signal <error_bit<69>>.
    Found 1-bit register for signal <error_bit<70>>.
    Found 1-bit register for signal <error_bit<71>>.
    Found 1-bit register for signal <error_bit<72>>.
    Found 1-bit register for signal <error_bit<73>>.
    Found 1-bit register for signal <error_bit<74>>.
    Found 1-bit register for signal <error_bit<75>>.
    Found 1-bit register for signal <error_bit<76>>.
    Found 1-bit register for signal <error_bit<77>>.
    Found 1-bit register for signal <error_bit<78>>.
    Found 1-bit register for signal <error_bit<79>>.
    Found 1-bit register for signal <error_bit<80>>.
    Found 1-bit register for signal <error_bit<81>>.
    Found 1-bit register for signal <error_bit<82>>.
    Found 1-bit register for signal <error_bit<83>>.
    Found 1-bit register for signal <error_bit<84>>.
    Found 1-bit register for signal <error_bit<85>>.
    Found 1-bit register for signal <error_bit<86>>.
    Found 1-bit register for signal <error_bit<87>>.
    Found 1-bit register for signal <error_bit<88>>.
    Found 1-bit register for signal <error_bit<89>>.
    Found 1-bit register for signal <error_bit<90>>.
    Found 1-bit register for signal <error_bit<91>>.
    Found 1-bit register for signal <error_bit<92>>.
    Found 1-bit register for signal <error_bit<93>>.
    Found 1-bit register for signal <error_bit<94>>.
    Found 1-bit register for signal <error_bit<95>>.
    Found 1-bit register for signal <error_bit<96>>.
    Found 1-bit register for signal <error_bit<97>>.
    Found 1-bit register for signal <error_bit<98>>.
    Found 1-bit register for signal <error_bit<99>>.
    Found 1-bit register for signal <error_bit<100>>.
    Found 1-bit register for signal <error_bit<101>>.
    Found 1-bit register for signal <error_bit<102>>.
    Found 1-bit register for signal <error_bit<103>>.
    Found 1-bit register for signal <error_bit<104>>.
    Found 1-bit register for signal <error_bit<105>>.
    Found 1-bit register for signal <error_bit<106>>.
    Found 1-bit register for signal <error_bit<107>>.
    Found 1-bit register for signal <error_bit<108>>.
    Found 1-bit register for signal <error_bit<109>>.
    Found 1-bit register for signal <error_bit<110>>.
    Found 1-bit register for signal <error_bit<111>>.
    Found 1-bit register for signal <error_bit<112>>.
    Found 1-bit register for signal <error_bit<113>>.
    Found 1-bit register for signal <error_bit<114>>.
    Found 1-bit register for signal <error_bit<115>>.
    Found 1-bit register for signal <error_bit<116>>.
    Found 1-bit register for signal <error_bit<117>>.
    Found 1-bit register for signal <error_bit<118>>.
    Found 1-bit register for signal <error_bit<119>>.
    Found 1-bit register for signal <error_bit<120>>.
    Found 1-bit register for signal <error_bit<121>>.
    Found 1-bit register for signal <error_bit<122>>.
    Found 1-bit register for signal <error_bit<123>>.
    Found 1-bit register for signal <error_bit<124>>.
    Found 1-bit register for signal <error_bit<125>>.
    Found 1-bit register for signal <error_bit<126>>.
    Found 1-bit register for signal <error_bit<127>>.
    Found 16-bit register for signal <dq_r0_read_bit_rdlay1>.
    Found 16-bit register for signal <dq_f0_read_bit_rdlay1>.
    Found 16-bit register for signal <dq_r1_read_bit_rdlay1>.
    Found 16-bit register for signal <dq_f1_read_bit_rdlay1>.
    Found 16-bit register for signal <dq_r0_expect_bit_rdlay1>.
    Found 16-bit register for signal <dq_f0_expect_bit_rdlay1>.
    Found 16-bit register for signal <dq_r1_expect_bit_rdlay1>.
    Found 16-bit register for signal <dq_f1_expect_bit_rdlay1>.
    Found 16-bit register for signal <dq_r0_read_bit_r>.
    Found 16-bit register for signal <dq_f0_read_bit_r>.
    Found 16-bit register for signal <dq_r1_read_bit_r>.
    Found 16-bit register for signal <dq_f1_read_bit_r>.
    Found 16-bit register for signal <dq_r0_expect_bit_r>.
    Found 16-bit register for signal <dq_f0_expect_bit_r>.
    Found 16-bit register for signal <dq_r1_expect_bit_r>.
    Found 16-bit register for signal <dq_f1_expect_bit_r>.
    Found 16-bit register for signal <error_byte_r1>.
    Found 64-bit register for signal <error_bit_r1<63:0>>.
    Found 1-bit register for signal <data_error>.
    Found 2-bit register for signal <dq_lane_error_r1>.
    Found 1-bit register for signal <data_valid_r1>.
    Found 1-bit register for signal <data_valid_r2>.
    Found 16-bit register for signal <dq_r0_bit_error_r>.
    Found 16-bit register for signal <dq_f0_bit_error_r>.
    Found 16-bit register for signal <dq_r1_bit_error_r>.
    Found 16-bit register for signal <dq_f1_bit_error_r>.
    Found 2-bit register for signal <cumlative_dq_lane_error_reg>.
    Found 16-bit register for signal <cumlative_dq_r0_bit_error_r>.
    Found 16-bit register for signal <cumlative_dq_f0_bit_error_r>.
    Found 16-bit register for signal <cumlative_dq_r1_bit_error_r>.
    Found 16-bit register for signal <cumlative_dq_f1_bit_error_r>.
    Found 32-bit register for signal <error_addr_r1>.
    Found 32-bit register for signal <error_addr_r2>.
    Found 32-bit register for signal <error_addr_r3>.
    Found 32-bit adder for signal <error_addr_r1[31]_GND_153_o_add_344_OUT> created at line 737.
    Found 8-bit comparator not equal for signal <n0014> created at line 529
    Found 8-bit comparator not equal for signal <n0018> created at line 529
    Found 8-bit comparator not equal for signal <n0022> created at line 529
    Found 8-bit comparator not equal for signal <n0026> created at line 529
    Found 8-bit comparator not equal for signal <n0030> created at line 529
    Found 8-bit comparator not equal for signal <n0034> created at line 529
    Found 8-bit comparator not equal for signal <n0038> created at line 529
    Found 8-bit comparator not equal for signal <n0042> created at line 529
    Found 8-bit comparator not equal for signal <n0046> created at line 529
    Found 8-bit comparator not equal for signal <n0050> created at line 529
    Found 8-bit comparator not equal for signal <n0054> created at line 529
    Found 8-bit comparator not equal for signal <n0058> created at line 529
    Found 8-bit comparator not equal for signal <n0062> created at line 529
    Found 8-bit comparator not equal for signal <n0066> created at line 529
    Found 8-bit comparator not equal for signal <n0070> created at line 529
    Found 8-bit comparator not equal for signal <n0074> created at line 529
    Found 1-bit comparator not equal for signal <n0078> created at line 543
    Found 1-bit comparator not equal for signal <n0082> created at line 543
    Found 1-bit comparator not equal for signal <n0086> created at line 543
    Found 1-bit comparator not equal for signal <n0090> created at line 543
    Found 1-bit comparator not equal for signal <n0094> created at line 543
    Found 1-bit comparator not equal for signal <n0098> created at line 543
    Found 1-bit comparator not equal for signal <n0102> created at line 543
    Found 1-bit comparator not equal for signal <n0106> created at line 543
    Found 1-bit comparator not equal for signal <n0110> created at line 543
    Found 1-bit comparator not equal for signal <n0114> created at line 543
    Found 1-bit comparator not equal for signal <n0118> created at line 543
    Found 1-bit comparator not equal for signal <n0122> created at line 543
    Found 1-bit comparator not equal for signal <n0126> created at line 543
    Found 1-bit comparator not equal for signal <n0130> created at line 543
    Found 1-bit comparator not equal for signal <n0134> created at line 543
    Found 1-bit comparator not equal for signal <n0138> created at line 543
    Found 1-bit comparator not equal for signal <n0142> created at line 543
    Found 1-bit comparator not equal for signal <n0146> created at line 543
    Found 1-bit comparator not equal for signal <n0150> created at line 543
    Found 1-bit comparator not equal for signal <n0154> created at line 543
    Found 1-bit comparator not equal for signal <n0158> created at line 543
    Found 1-bit comparator not equal for signal <n0162> created at line 543
    Found 1-bit comparator not equal for signal <n0166> created at line 543
    Found 1-bit comparator not equal for signal <n0170> created at line 543
    Found 1-bit comparator not equal for signal <n0174> created at line 543
    Found 1-bit comparator not equal for signal <n0178> created at line 543
    Found 1-bit comparator not equal for signal <n0182> created at line 543
    Found 1-bit comparator not equal for signal <n0186> created at line 543
    Found 1-bit comparator not equal for signal <n0190> created at line 543
    Found 1-bit comparator not equal for signal <n0194> created at line 543
    Found 1-bit comparator not equal for signal <n0198> created at line 543
    Found 1-bit comparator not equal for signal <n0202> created at line 543
    Found 1-bit comparator not equal for signal <n0206> created at line 543
    Found 1-bit comparator not equal for signal <n0210> created at line 543
    Found 1-bit comparator not equal for signal <n0214> created at line 543
    Found 1-bit comparator not equal for signal <n0218> created at line 543
    Found 1-bit comparator not equal for signal <n0222> created at line 543
    Found 1-bit comparator not equal for signal <n0226> created at line 543
    Found 1-bit comparator not equal for signal <n0230> created at line 543
    Found 1-bit comparator not equal for signal <n0234> created at line 543
    Found 1-bit comparator not equal for signal <n0238> created at line 543
    Found 1-bit comparator not equal for signal <n0242> created at line 543
    Found 1-bit comparator not equal for signal <n0246> created at line 543
    Found 1-bit comparator not equal for signal <n0250> created at line 543
    Found 1-bit comparator not equal for signal <n0254> created at line 543
    Found 1-bit comparator not equal for signal <n0258> created at line 543
    Found 1-bit comparator not equal for signal <n0262> created at line 543
    Found 1-bit comparator not equal for signal <n0266> created at line 543
    Found 1-bit comparator not equal for signal <n0270> created at line 543
    Found 1-bit comparator not equal for signal <n0274> created at line 543
    Found 1-bit comparator not equal for signal <n0278> created at line 543
    Found 1-bit comparator not equal for signal <n0282> created at line 543
    Found 1-bit comparator not equal for signal <n0286> created at line 543
    Found 1-bit comparator not equal for signal <n0290> created at line 543
    Found 1-bit comparator not equal for signal <n0294> created at line 543
    Found 1-bit comparator not equal for signal <n0298> created at line 543
    Found 1-bit comparator not equal for signal <n0302> created at line 543
    Found 1-bit comparator not equal for signal <n0306> created at line 543
    Found 1-bit comparator not equal for signal <n0310> created at line 543
    Found 1-bit comparator not equal for signal <n0314> created at line 543
    Found 1-bit comparator not equal for signal <n0318> created at line 543
    Found 1-bit comparator not equal for signal <n0322> created at line 543
    Found 1-bit comparator not equal for signal <n0326> created at line 543
    Found 1-bit comparator not equal for signal <n0330> created at line 543
    Found 1-bit comparator not equal for signal <n0334> created at line 543
    Found 1-bit comparator not equal for signal <n0338> created at line 543
    Found 1-bit comparator not equal for signal <n0342> created at line 543
    Found 1-bit comparator not equal for signal <n0346> created at line 543
    Found 1-bit comparator not equal for signal <n0350> created at line 543
    Found 1-bit comparator not equal for signal <n0354> created at line 543
    Found 1-bit comparator not equal for signal <n0358> created at line 543
    Found 1-bit comparator not equal for signal <n0362> created at line 543
    Found 1-bit comparator not equal for signal <n0366> created at line 543
    Found 1-bit comparator not equal for signal <n0370> created at line 543
    Found 1-bit comparator not equal for signal <n0374> created at line 543
    Found 1-bit comparator not equal for signal <n0378> created at line 543
    Found 1-bit comparator not equal for signal <n0382> created at line 543
    Found 1-bit comparator not equal for signal <n0386> created at line 543
    Found 1-bit comparator not equal for signal <n0390> created at line 543
    Found 1-bit comparator not equal for signal <n0394> created at line 543
    Found 1-bit comparator not equal for signal <n0398> created at line 543
    Found 1-bit comparator not equal for signal <n0402> created at line 543
    Found 1-bit comparator not equal for signal <n0406> created at line 543
    Found 1-bit comparator not equal for signal <n0410> created at line 543
    Found 1-bit comparator not equal for signal <n0414> created at line 543
    Found 1-bit comparator not equal for signal <n0418> created at line 543
    Found 1-bit comparator not equal for signal <n0422> created at line 543
    Found 1-bit comparator not equal for signal <n0426> created at line 543
    Found 1-bit comparator not equal for signal <n0430> created at line 543
    Found 1-bit comparator not equal for signal <n0434> created at line 543
    Found 1-bit comparator not equal for signal <n0438> created at line 543
    Found 1-bit comparator not equal for signal <n0442> created at line 543
    Found 1-bit comparator not equal for signal <n0446> created at line 543
    Found 1-bit comparator not equal for signal <n0450> created at line 543
    Found 1-bit comparator not equal for signal <n0454> created at line 543
    Found 1-bit comparator not equal for signal <n0458> created at line 543
    Found 1-bit comparator not equal for signal <n0462> created at line 543
    Found 1-bit comparator not equal for signal <n0466> created at line 543
    Found 1-bit comparator not equal for signal <n0470> created at line 543
    Found 1-bit comparator not equal for signal <n0474> created at line 543
    Found 1-bit comparator not equal for signal <n0478> created at line 543
    Found 1-bit comparator not equal for signal <n0482> created at line 543
    Found 1-bit comparator not equal for signal <n0486> created at line 543
    Found 1-bit comparator not equal for signal <n0490> created at line 543
    Found 1-bit comparator not equal for signal <n0494> created at line 543
    Found 1-bit comparator not equal for signal <n0498> created at line 543
    Found 1-bit comparator not equal for signal <n0502> created at line 543
    Found 1-bit comparator not equal for signal <n0506> created at line 543
    Found 1-bit comparator not equal for signal <n0510> created at line 543
    Found 1-bit comparator not equal for signal <n0514> created at line 543
    Found 1-bit comparator not equal for signal <n0518> created at line 543
    Found 1-bit comparator not equal for signal <n0522> created at line 543
    Found 1-bit comparator not equal for signal <n0526> created at line 543
    Found 1-bit comparator not equal for signal <n0530> created at line 543
    Found 1-bit comparator not equal for signal <n0534> created at line 543
    Found 1-bit comparator not equal for signal <n0538> created at line 543
    Found 1-bit comparator not equal for signal <n0542> created at line 543
    Found 1-bit comparator not equal for signal <n0546> created at line 543
    Found 1-bit comparator not equal for signal <n0550> created at line 543
    Found 1-bit comparator not equal for signal <n0554> created at line 543
    Found 1-bit comparator not equal for signal <n0558> created at line 543
    Found 1-bit comparator not equal for signal <n0562> created at line 543
    Found 1-bit comparator not equal for signal <n0566> created at line 543
    Found 1-bit comparator not equal for signal <n0570> created at line 543
    Found 1-bit comparator not equal for signal <n0574> created at line 543
    Found 1-bit comparator not equal for signal <n0578> created at line 543
    Found 1-bit comparator not equal for signal <n0582> created at line 543
    Found 1-bit comparator not equal for signal <n0586> created at line 543
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 1223 D-type flip-flop(s).
	inferred 144 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <mig_7series_v1_9_read_data_path> synthesized.

Synthesizing Unit <mig_7series_v1_9_read_posted_fifo>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_read_posted_fifo.v".
        TCQ = 100
        FAMILY = "VIRTEX6"
        nCK_PER_CLK = 4
        MEM_BURST_LEN = 8
        ADDR_WIDTH = 32
        BL_WIDTH = 10
WARNING:Xst:647 - Input <cmd_sent<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bl_sent> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_read_posted_fifo.v" line 232: Output port <almost_full> of the instance <rd_fifo> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <wait_cnt>.
    Found 1-bit register for signal <wait_done>.
    Found 1-bit register for signal <dfifo_has_enough_room>.
    Found 7-bit register for signal <rd_data_counts_asked>.
    Found 7-bit register for signal <rd_data_received_counts>.
    Found 7-bit register for signal <buf_avail_r>.
    Found 1-bit register for signal <rd_en_r>.
    Found 1-bit register for signal <cmd_rdy_o>.
    Found 2-bit subtractor for signal <wait_cnt[1]_GND_154_o_sub_4_OUT> created at line 142.
    Found 7-bit subtractor for signal <n0071> created at line 212.
    Found 7-bit adder for signal <rd_data_counts_asked[6]_GND_154_o_add_14_OUT> created at line 187.
    Found 7-bit adder for signal <rd_data_received_counts[6]_GND_154_o_add_19_OUT> created at line 202.
    Found 7-bit adder for signal <GND_154_o_PWR_135_o_add_26_OUT> created at line 209.
    Found 7-bit comparator lessequal for signal <n0016> created at line 162
    Found 1-bit comparator equal for signal <rd_data_received_counts[6]_rd_data_counts_asked[6]_equal_25_o> created at line 208
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <mig_7series_v1_9_read_posted_fifo> synthesized.

Synthesizing Unit <mig_7series_v1_9_afifo_1>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_afifo.v".
        TCQ = 100
        DSIZE = 42
        FIFO_DEPTH = 16
        ASIZE = 4
        SYNC = 1
    Found 16x42-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 5-bit register for signal <rd_ptr_cp>.
    Found 1-bit register for signal <empty>.
    Found 5-bit register for signal <wr_ptr>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <almost_full>.
    Found 5-bit register for signal <rd_ptr>.
    Found 6-bit subtractor for signal <n0082> created at line 207.
    Found 5-bit adder for signal <rd_ptr[4]_GND_155_o_add_8_OUT> created at line 158.
    Found 5-bit adder for signal <rd_ptr_cp[4]_GND_155_o_add_9_OUT> created at line 159.
    Found 5-bit adder for signal <wr_ptr[4]_GND_155_o_add_21_OUT> created at line 197.
    Found 6-bit adder for signal <n0047> created at line 207.
    Found 5-bit subtractor for signal <_n0086> created at line 175.
    Summary:
	inferred   1 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <mig_7series_v1_9_afifo_1> synthesized.

Synthesizing Unit <mig_7series_v1_9_rd_data_gen>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_rd_data_gen.v".
        TCQ = 100
        FAMILY = "VIRTEX6"
        MEM_TYPE = "DDR3"
        nCK_PER_CLK = 4
        MEM_BURST_LEN = 8
        START_ADDR = 32'b00000000000000000000000000000000
        ADDR_WIDTH = 32
        BL_WIDTH = 10
        DWIDTH = 128
        DATA_PATTERN = "DGEN_ALL"
        NUM_DQ_PINS = 16
        SEL_VICTIM_LINE = 16
        COLUMN_WIDTH = 10
WARNING:Xst:647 - Input <rst_i<4:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_rd_data_gen.v" line 336: Output port <data_mask_o> of the instance <s7ven_data_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_rd_data_gen.v" line 336: Output port <bram_rd_valid_o> of the instance <s7ven_data_gen> is unconnected or connected to loadless signal.
    Found 11-bit register for signal <user_burst_cnt>.
    Found 1-bit register for signal <prefetch>.
    Found 1-bit register for signal <cmd_rdy>.
    Found 1-bit register for signal <user_bl_cnt_is_1>.
    Found 11-bit subtractor for signal <user_burst_cnt[10]_GND_156_o_sub_9_OUT> created at line 199.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <mig_7series_v1_9_rd_data_gen> synthesized.

Synthesizing Unit <mig_7series_v1_9_s7ven_data_gen_1>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v".
        DMODE = "READ"
        nCK_PER_CLK = 4
        MEM_TYPE = "DDR3"
        TCQ = 100
        BL_WIDTH = 10
        FAMILY = "VIRTEX6"
        EYE_TEST = "FALSE"
        ADDR_WIDTH = 32
        MEM_BURST_LEN = 8
        START_ADDR = 32'b00000000000000000000000000000000
        DWIDTH = 128
        DATA_PATTERN = "DGEN_ALL"
        NUM_DQ_PINS = 16
        COLUMN_WIDTH = 10
        SEL_VICTIM_LINE = 16
    Set property "syn_maxfan = 10" for signal <data_clk_en>.
    Set property "KEEP = TRUE" for signal <data_clk_en>.
    Set property "MAX_FANOUT = 10" for signal <data_clk_en>.
    Set property "syn_maxfan = 10" for signal <data_clk_en2>.
    Set property "KEEP = TRUE" for signal <data_clk_en2>.
    Set property "MAX_FANOUT = 10" for signal <data_clk_en2>.
WARNING:Xst:647 - Input <prbs_fseed_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[1].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[2].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[3].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[4].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[5].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[6].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[7].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[8].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[9].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[10].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[11].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[12].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[13].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[14].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[15].u_data_prbs_gen> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <data_mode_rr_a>.
    Found 3-bit register for signal <data_mode_rr_c<2:0>>.
    Found 1-bit register for signal <next_calib_data>.
    Found 128-bit register for signal <calib_data>.
    Found 1-bit register for signal <sel_w1gen_logic>.
    Found 128-bit register for signal <w1data>.
    Found 36-bit register for signal <acounts>.
    Found 32-bit register for signal <tg_st_addr_o>.
    Found 1-bit register for signal <user_burst_cnt_larger_bram>.
    Found 1-bit register for signal <user_burst_cnt_larger_1_r>.
    Found 36-bit adder for signal <acounts[35]_GND_157_o_add_72_OUT> created at line 806.
    Found 11-bit comparator greater for signal <GND_157_o_user_burst_cnt[10]_LessThan_82_o> created at line 835
    Found 11-bit comparator lessequal for signal <n0073> created at line 854
    WARNING:Xst:2404 -  FFs/Latches <hdata<1:16>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>.
    WARNING:Xst:2404 -  FFs/Latches <hdata<16:31>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 335 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <mig_7series_v1_9_s7ven_data_gen_1> synthesized.

Synthesizing Unit <mig_7series_v1_9_vio_init_pattern_bram>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_vio_init_pattern_bram.v".
        TCQ = 100
        START_ADDR = 32'b00000000000000000000000000000000
        MEM_BURST_LEN = 8
        ADDR_WIDTH = 4
        DEPTH = 16
        NUM_DQ_PINS = 16
        SEL_VICTIM_LINE = 16
    Set property "syn_maxfan = 8" for signal <wr_addr>.
    Set property "KEEP = TRUE" for signal <wr_addr>.
    Set property "MAX_FANOUT = 8" for signal <wr_addr>.
    Set property "syn_maxfan = 8" for signal <rd_addr>.
    Set property "KEEP = TRUE" for signal <rd_addr>.
    Set property "MAX_FANOUT = 8" for signal <rd_addr>.
WARNING:Xst:647 - Input <cmd_addr<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmd_addr<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x8-bit dual-port RAM <Mram_mem_0> for signal <mem_0>.
    Found 16x8-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x8-bit dual-port RAM <Mram_mem_2> for signal <mem_2>.
    Found 16x8-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
    Found 1-bit register for signal <mode_load_r2>.
    Found 1-bit register for signal <init_write>.
    Found 4-bit register for signal <wr_addr>.
    Found 32-bit register for signal <data_in>.
    Found 1-bit register for signal <cmd_addr_r9>.
    Found 1-bit register for signal <bram_rd_valid_o>.
    Found 4-bit register for signal <rd_addr>.
    Found 1-bit register for signal <mode_load_r1>.
    Found 4-bit adder for signal <wr_addr[3]_GND_158_o_add_12_OUT> created at line 181.
    Found 4-bit adder for signal <rd_addr[3]_GND_158_o_add_67_OUT> created at line 381.
    Found 32-bit 12-to-1 multiplexer for signal <wr_addr[3]_data_in15[31]_wide_mux_24_OUT> created at line 284.
    WARNING:Xst:2404 -  FFs/Latches <hdata<1:16>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_vio_init_pattern_bram>.
    WARNING:Xst:2404 -  FFs/Latches <hdata<16:31>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_vio_init_pattern_bram>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal wr_addr may hinder XST clustering optimizations.
    Summary:
	inferred   4 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <mig_7series_v1_9_vio_init_pattern_bram> synthesized.

Synthesizing Unit <mig_7series_v1_9_data_prbs_gen>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_data_prbs_gen.v".
        TCQ = 100
        EYE_TEST = "FALSE"
        PRBS_WIDTH = 32
        SEED_WIDTH = 32
    Found 32-bit register for signal <lfsr_q>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mig_7series_v1_9_data_prbs_gen> synthesized.

Synthesizing Unit <mig_7series_v1_9_tg_prbs_gen>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_tg_prbs_gen.v".
        TCQ = 100
        PRBS_WIDTH = 8
        nCK_PER_CLK = 4
    Found 5-bit register for signal <sample_cnt_r>.
    Found 1-bit register for signal <reseed_prbs_r>.
    Found 8-bit register for signal <lfsr_reg_r>.
    Found 8-bit register for signal <reseed_cnt_r>.
    Found 8-bit adder for signal <reseed_cnt_r[7]_GND_160_o_add_3_OUT> created at line 132.
    Found 5-bit adder for signal <sample_cnt_r[4]_GND_160_o_add_9_OUT> created at line 146.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <mig_7series_v1_9_tg_prbs_gen> synthesized.

Synthesizing Unit <mig_7series_v1_9_write_data_path>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_write_data_path.v".
        TCQ = 100
        FAMILY = "VIRTEX6"
        MEM_TYPE = "DDR3"
        ADDR_WIDTH = 28
        START_ADDR = 32'b00000000000000000000000000000000
        BL_WIDTH = 10
        nCK_PER_CLK = 4
        MEM_BURST_LEN = 8
        DWIDTH = 128
        DATA_PATTERN = "DGEN_ALL"
        NUM_DQ_PINS = 16
        SEL_VICTIM_LINE = 16
        MEM_COL_WIDTH = 10
        EYE_TEST = "FALSE"
WARNING:Xst:647 - Input <rst_i<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mig_7series_v1_9_write_data_path> synthesized.

Synthesizing Unit <mig_7series_v1_9_wr_data_gen>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_wr_data_gen.v".
        TCQ = 100
        FAMILY = "VIRTEX6"
        MEM_BURST_LEN = 8
        START_ADDR = 32'b00000000000000000000000000000000
        nCK_PER_CLK = 4
        MEM_TYPE = "DDR3"
        MODE = "WR"
        ADDR_WIDTH = 32
        BL_WIDTH = 10
        DWIDTH = 128
        DATA_PATTERN = "DGEN_ALL"
        NUM_DQ_PINS = 16
        SEL_VICTIM_LINE = 16
        COLUMN_WIDTH = 10
        EYE_TEST = "FALSE"
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <cmd_rdy>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <cmd_rdyB>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <cmd_rdyC>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <cmd_rdyD>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <cmd_rdyE>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <cmd_rdyF>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <cmd_start>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <cmd_startB>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <cmd_startC>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <cmd_startD>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <cmd_startE>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <cmd_startF>.
WARNING:Xst:647 - Input <rst_i<4:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <memc_cmd_full_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_wr_data_gen.v" line 397: Output port <tg_st_addr_o> of the instance <s7ven_data_gen> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <cmd_start>.
    Found 1-bit register for signal <cmd_startB>.
    Found 1-bit register for signal <cmd_startC>.
    Found 1-bit register for signal <cmd_startD>.
    Found 1-bit register for signal <cmd_startE>.
    Found 11-bit register for signal <user_burst_cnt>.
    Found 1-bit register for signal <u_bcount_2>.
    Found 1-bit register for signal <cmd_rdy>.
    Found 1-bit register for signal <cmd_rdyB>.
    Found 1-bit register for signal <cmd_rdyC>.
    Found 1-bit register for signal <cmd_rdyD>.
    Found 1-bit register for signal <cmd_rdyE>.
    Found 1-bit register for signal <data_valid>.
    Found 11-bit subtractor for signal <user_burst_cnt[10]_GND_163_o_sub_8_OUT> created at line 235.
    Found 11-bit comparator lessequal for signal <n0064> created at line 374
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <mig_7series_v1_9_wr_data_gen> synthesized.

Synthesizing Unit <mig_7series_v1_9_s7ven_data_gen_2>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v".
        DMODE = "WRITE"
        nCK_PER_CLK = 4
        MEM_TYPE = "DDR3"
        TCQ = 100
        BL_WIDTH = 10
        FAMILY = "VIRTEX6"
        EYE_TEST = "FALSE"
        ADDR_WIDTH = 32
        MEM_BURST_LEN = 8
        START_ADDR = 32'b00000000000000000000000000000000
        DWIDTH = 128
        DATA_PATTERN = "DGEN_ALL"
        NUM_DQ_PINS = 16
        COLUMN_WIDTH = 10
        SEL_VICTIM_LINE = 16
    Set property "syn_maxfan = 10" for signal <data_clk_en>.
    Set property "KEEP = TRUE" for signal <data_clk_en>.
    Set property "MAX_FANOUT = 10" for signal <data_clk_en>.
    Set property "syn_maxfan = 10" for signal <data_clk_en2>.
    Set property "KEEP = TRUE" for signal <data_clk_en2>.
    Set property "MAX_FANOUT = 10" for signal <data_clk_en2>.
WARNING:Xst:647 - Input <prbs_fseed_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[1].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[2].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[3].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[4].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[5].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[6].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[7].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[8].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[9].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[10].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[11].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[12].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[13].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[14].u_data_prbs_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_s7ven_data_gen.v" line 995: Output port <ReSeedcounter_o> of the instance <gen_prbs_modules[15].u_data_prbs_gen> is unconnected or connected to loadless signal.
    Register <user_burst_cnt_larger_1_r> equivalent to <user_burst_cnt_larger_bram> has been removed
    Found 4-bit register for signal <data_mode_rr_a>.
    Found 3-bit register for signal <data_mode_rr_c<2:0>>.
    Found 1-bit register for signal <next_calib_data>.
    Found 128-bit register for signal <calib_data>.
    Found 1-bit register for signal <sel_w1gen_logic>.
    Found 128-bit register for signal <w1data>.
    Found 36-bit register for signal <acounts>.
    Found 32-bit register for signal <tg_st_addr_o>.
    Found 1-bit register for signal <user_burst_cnt_larger_bram>.
    Found 16-bit register for signal <wdatamask_ripplecnt>.
    Found 36-bit adder for signal <acounts[35]_GND_164_o_add_72_OUT> created at line 806.
    Found 11-bit comparator greater for signal <GND_164_o_user_burst_cnt[10]_LessThan_82_o> created at line 835
    WARNING:Xst:2404 -  FFs/Latches <hdata<1:16>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>.
    WARNING:Xst:2404 -  FFs/Latches <hdata<16:31>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 350 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <mig_7series_v1_9_s7ven_data_gen_2> synthesized.

Synthesizing Unit <mig_7series_v1_9_tg_status>.
    Related source file is "D:\Project_MySelf\1_LcdDis\Data_16bit_1\M_Top\IP\M_DdrCtrl\example_design\rtl\traffic_gen\mig_7series_v1_9_tg_status.v".
        TCQ = 100
        DWIDTH = 128
    Found 1-bit register for signal <error_status<319>>.
    Found 1-bit register for signal <error_status<318>>.
    Found 1-bit register for signal <error_status<317>>.
    Found 1-bit register for signal <error_status<316>>.
    Found 1-bit register for signal <error_status<315>>.
    Found 1-bit register for signal <error_status<314>>.
    Found 1-bit register for signal <error_status<313>>.
    Found 1-bit register for signal <error_status<312>>.
    Found 1-bit register for signal <error_status<311>>.
    Found 1-bit register for signal <error_status<310>>.
    Found 1-bit register for signal <error_status<309>>.
    Found 1-bit register for signal <error_status<308>>.
    Found 1-bit register for signal <error_status<307>>.
    Found 1-bit register for signal <error_status<306>>.
    Found 1-bit register for signal <error_status<305>>.
    Found 1-bit register for signal <error_status<304>>.
    Found 1-bit register for signal <error_status<303>>.
    Found 1-bit register for signal <error_status<302>>.
    Found 1-bit register for signal <error_status<301>>.
    Found 1-bit register for signal <error_status<300>>.
    Found 1-bit register for signal <error_status<299>>.
    Found 1-bit register for signal <error_status<298>>.
    Found 1-bit register for signal <error_status<297>>.
    Found 1-bit register for signal <error_status<296>>.
    Found 1-bit register for signal <error_status<295>>.
    Found 1-bit register for signal <error_status<294>>.
    Found 1-bit register for signal <error_status<293>>.
    Found 1-bit register for signal <error_status<292>>.
    Found 1-bit register for signal <error_status<291>>.
    Found 1-bit register for signal <error_status<290>>.
    Found 1-bit register for signal <error_status<289>>.
    Found 1-bit register for signal <error_status<288>>.
    Found 1-bit register for signal <error_status<287>>.
    Found 1-bit register for signal <error_status<286>>.
    Found 1-bit register for signal <error_status<285>>.
    Found 1-bit register for signal <error_status<284>>.
    Found 1-bit register for signal <error_status<283>>.
    Found 1-bit register for signal <error_status<282>>.
    Found 1-bit register for signal <error_status<281>>.
    Found 1-bit register for signal <error_status<280>>.
    Found 1-bit register for signal <error_status<279>>.
    Found 1-bit register for signal <error_status<278>>.
    Found 1-bit register for signal <error_status<277>>.
    Found 1-bit register for signal <error_status<276>>.
    Found 1-bit register for signal <error_status<275>>.
    Found 1-bit register for signal <error_status<274>>.
    Found 1-bit register for signal <error_status<273>>.
    Found 1-bit register for signal <error_status<272>>.
    Found 1-bit register for signal <error_status<271>>.
    Found 1-bit register for signal <error_status<270>>.
    Found 1-bit register for signal <error_status<269>>.
    Found 1-bit register for signal <error_status<268>>.
    Found 1-bit register for signal <error_status<267>>.
    Found 1-bit register for signal <error_status<266>>.
    Found 1-bit register for signal <error_status<265>>.
    Found 1-bit register for signal <error_status<264>>.
    Found 1-bit register for signal <error_status<263>>.
    Found 1-bit register for signal <error_status<262>>.
    Found 1-bit register for signal <error_status<261>>.
    Found 1-bit register for signal <error_status<260>>.
    Found 1-bit register for signal <error_status<259>>.
    Found 1-bit register for signal <error_status<258>>.
    Found 1-bit register for signal <error_status<257>>.
    Found 1-bit register for signal <error_status<256>>.
    Found 1-bit register for signal <error_status<255>>.
    Found 1-bit register for signal <error_status<254>>.
    Found 1-bit register for signal <error_status<253>>.
    Found 1-bit register for signal <error_status<252>>.
    Found 1-bit register for signal <error_status<251>>.
    Found 1-bit register for signal <error_status<250>>.
    Found 1-bit register for signal <error_status<249>>.
    Found 1-bit register for signal <error_status<248>>.
    Found 1-bit register for signal <error_status<247>>.
    Found 1-bit register for signal <error_status<246>>.
    Found 1-bit register for signal <error_status<245>>.
    Found 1-bit register for signal <error_status<244>>.
    Found 1-bit register for signal <error_status<243>>.
    Found 1-bit register for signal <error_status<242>>.
    Found 1-bit register for signal <error_status<241>>.
    Found 1-bit register for signal <error_status<240>>.
    Found 1-bit register for signal <error_status<239>>.
    Found 1-bit register for signal <error_status<238>>.
    Found 1-bit register for signal <error_status<237>>.
    Found 1-bit register for signal <error_status<236>>.
    Found 1-bit register for signal <error_status<235>>.
    Found 1-bit register for signal <error_status<234>>.
    Found 1-bit register for signal <error_status<233>>.
    Found 1-bit register for signal <error_status<232>>.
    Found 1-bit register for signal <error_status<231>>.
    Found 1-bit register for signal <error_status<230>>.
    Found 1-bit register for signal <error_status<229>>.
    Found 1-bit register for signal <error_status<228>>.
    Found 1-bit register for signal <error_status<227>>.
    Found 1-bit register for signal <error_status<226>>.
    Found 1-bit register for signal <error_status<225>>.
    Found 1-bit register for signal <error_status<224>>.
    Found 1-bit register for signal <error_status<223>>.
    Found 1-bit register for signal <error_status<222>>.
    Found 1-bit register for signal <error_status<221>>.
    Found 1-bit register for signal <error_status<220>>.
    Found 1-bit register for signal <error_status<219>>.
    Found 1-bit register for signal <error_status<218>>.
    Found 1-bit register for signal <error_status<217>>.
    Found 1-bit register for signal <error_status<216>>.
    Found 1-bit register for signal <error_status<215>>.
    Found 1-bit register for signal <error_status<214>>.
    Found 1-bit register for signal <error_status<213>>.
    Found 1-bit register for signal <error_status<212>>.
    Found 1-bit register for signal <error_status<211>>.
    Found 1-bit register for signal <error_status<210>>.
    Found 1-bit register for signal <error_status<209>>.
    Found 1-bit register for signal <error_status<208>>.
    Found 1-bit register for signal <error_status<207>>.
    Found 1-bit register for signal <error_status<206>>.
    Found 1-bit register for signal <error_status<205>>.
    Found 1-bit register for signal <error_status<204>>.
    Found 1-bit register for signal <error_status<203>>.
    Found 1-bit register for signal <error_status<202>>.
    Found 1-bit register for signal <error_status<201>>.
    Found 1-bit register for signal <error_status<200>>.
    Found 1-bit register for signal <error_status<199>>.
    Found 1-bit register for signal <error_status<198>>.
    Found 1-bit register for signal <error_status<197>>.
    Found 1-bit register for signal <error_status<196>>.
    Found 1-bit register for signal <error_status<195>>.
    Found 1-bit register for signal <error_status<194>>.
    Found 1-bit register for signal <error_status<193>>.
    Found 1-bit register for signal <error_status<192>>.
    Found 1-bit register for signal <error_status<191>>.
    Found 1-bit register for signal <error_status<190>>.
    Found 1-bit register for signal <error_status<189>>.
    Found 1-bit register for signal <error_status<188>>.
    Found 1-bit register for signal <error_status<187>>.
    Found 1-bit register for signal <error_status<186>>.
    Found 1-bit register for signal <error_status<185>>.
    Found 1-bit register for signal <error_status<184>>.
    Found 1-bit register for signal <error_status<183>>.
    Found 1-bit register for signal <error_status<182>>.
    Found 1-bit register for signal <error_status<181>>.
    Found 1-bit register for signal <error_status<180>>.
    Found 1-bit register for signal <error_status<179>>.
    Found 1-bit register for signal <error_status<178>>.
    Found 1-bit register for signal <error_status<177>>.
    Found 1-bit register for signal <error_status<176>>.
    Found 1-bit register for signal <error_status<175>>.
    Found 1-bit register for signal <error_status<174>>.
    Found 1-bit register for signal <error_status<173>>.
    Found 1-bit register for signal <error_status<172>>.
    Found 1-bit register for signal <error_status<171>>.
    Found 1-bit register for signal <error_status<170>>.
    Found 1-bit register for signal <error_status<169>>.
    Found 1-bit register for signal <error_status<168>>.
    Found 1-bit register for signal <error_status<167>>.
    Found 1-bit register for signal <error_status<166>>.
    Found 1-bit register for signal <error_status<165>>.
    Found 1-bit register for signal <error_status<164>>.
    Found 1-bit register for signal <error_status<163>>.
    Found 1-bit register for signal <error_status<162>>.
    Found 1-bit register for signal <error_status<161>>.
    Found 1-bit register for signal <error_status<160>>.
    Found 1-bit register for signal <error_status<159>>.
    Found 1-bit register for signal <error_status<158>>.
    Found 1-bit register for signal <error_status<157>>.
    Found 1-bit register for signal <error_status<156>>.
    Found 1-bit register for signal <error_status<155>>.
    Found 1-bit register for signal <error_status<154>>.
    Found 1-bit register for signal <error_status<153>>.
    Found 1-bit register for signal <error_status<152>>.
    Found 1-bit register for signal <error_status<151>>.
    Found 1-bit register for signal <error_status<150>>.
    Found 1-bit register for signal <error_status<149>>.
    Found 1-bit register for signal <error_status<148>>.
    Found 1-bit register for signal <error_status<147>>.
    Found 1-bit register for signal <error_status<146>>.
    Found 1-bit register for signal <error_status<145>>.
    Found 1-bit register for signal <error_status<144>>.
    Found 1-bit register for signal <error_status<143>>.
    Found 1-bit register for signal <error_status<142>>.
    Found 1-bit register for signal <error_status<141>>.
    Found 1-bit register for signal <error_status<140>>.
    Found 1-bit register for signal <error_status<139>>.
    Found 1-bit register for signal <error_status<138>>.
    Found 1-bit register for signal <error_status<137>>.
    Found 1-bit register for signal <error_status<136>>.
    Found 1-bit register for signal <error_status<135>>.
    Found 1-bit register for signal <error_status<134>>.
    Found 1-bit register for signal <error_status<133>>.
    Found 1-bit register for signal <error_status<132>>.
    Found 1-bit register for signal <error_status<131>>.
    Found 1-bit register for signal <error_status<130>>.
    Found 1-bit register for signal <error_status<129>>.
    Found 1-bit register for signal <error_status<128>>.
    Found 1-bit register for signal <error_status<127>>.
    Found 1-bit register for signal <error_status<126>>.
    Found 1-bit register for signal <error_status<125>>.
    Found 1-bit register for signal <error_status<124>>.
    Found 1-bit register for signal <error_status<123>>.
    Found 1-bit register for signal <error_status<122>>.
    Found 1-bit register for signal <error_status<121>>.
    Found 1-bit register for signal <error_status<120>>.
    Found 1-bit register for signal <error_status<119>>.
    Found 1-bit register for signal <error_status<118>>.
    Found 1-bit register for signal <error_status<117>>.
    Found 1-bit register for signal <error_status<116>>.
    Found 1-bit register for signal <error_status<115>>.
    Found 1-bit register for signal <error_status<114>>.
    Found 1-bit register for signal <error_status<113>>.
    Found 1-bit register for signal <error_status<112>>.
    Found 1-bit register for signal <error_status<111>>.
    Found 1-bit register for signal <error_status<110>>.
    Found 1-bit register for signal <error_status<109>>.
    Found 1-bit register for signal <error_status<108>>.
    Found 1-bit register for signal <error_status<107>>.
    Found 1-bit register for signal <error_status<106>>.
    Found 1-bit register for signal <error_status<105>>.
    Found 1-bit register for signal <error_status<104>>.
    Found 1-bit register for signal <error_status<103>>.
    Found 1-bit register for signal <error_status<102>>.
    Found 1-bit register for signal <error_status<101>>.
    Found 1-bit register for signal <error_status<100>>.
    Found 1-bit register for signal <error_status<99>>.
    Found 1-bit register for signal <error_status<98>>.
    Found 1-bit register for signal <error_status<97>>.
    Found 1-bit register for signal <error_status<96>>.
    Found 1-bit register for signal <error_status<95>>.
    Found 1-bit register for signal <error_status<94>>.
    Found 1-bit register for signal <error_status<93>>.
    Found 1-bit register for signal <error_status<92>>.
    Found 1-bit register for signal <error_status<91>>.
    Found 1-bit register for signal <error_status<90>>.
    Found 1-bit register for signal <error_status<89>>.
    Found 1-bit register for signal <error_status<88>>.
    Found 1-bit register for signal <error_status<87>>.
    Found 1-bit register for signal <error_status<86>>.
    Found 1-bit register for signal <error_status<85>>.
    Found 1-bit register for signal <error_status<84>>.
    Found 1-bit register for signal <error_status<83>>.
    Found 1-bit register for signal <error_status<82>>.
    Found 1-bit register for signal <error_status<81>>.
    Found 1-bit register for signal <error_status<80>>.
    Found 1-bit register for signal <error_status<79>>.
    Found 1-bit register for signal <error_status<78>>.
    Found 1-bit register for signal <error_status<77>>.
    Found 1-bit register for signal <error_status<76>>.
    Found 1-bit register for signal <error_status<75>>.
    Found 1-bit register for signal <error_status<74>>.
    Found 1-bit register for signal <error_status<73>>.
    Found 1-bit register for signal <error_status<72>>.
    Found 1-bit register for signal <error_status<71>>.
    Found 1-bit register for signal <error_status<70>>.
    Found 1-bit register for signal <error_status<69>>.
    Found 1-bit register for signal <error_status<68>>.
    Found 1-bit register for signal <error_status<67>>.
    Found 1-bit register for signal <error_status<66>>.
    Found 1-bit register for signal <error_status<65>>.
    Found 1-bit register for signal <error_status<64>>.
    Found 1-bit register for signal <error_status<42>>.
    Found 1-bit register for signal <error_status<41>>.
    Found 1-bit register for signal <error_status<40>>.
    Found 1-bit register for signal <error_status<37>>.
    Found 1-bit register for signal <error_status<36>>.
    Found 1-bit register for signal <error_status<35>>.
    Found 1-bit register for signal <error_status<34>>.
    Found 1-bit register for signal <error_status<33>>.
    Found 1-bit register for signal <error_status<32>>.
    Found 1-bit register for signal <error_status<31>>.
    Found 1-bit register for signal <error_status<30>>.
    Found 1-bit register for signal <error_status<29>>.
    Found 1-bit register for signal <error_status<28>>.
    Found 1-bit register for signal <error_status<27>>.
    Found 1-bit register for signal <error_status<26>>.
    Found 1-bit register for signal <error_status<25>>.
    Found 1-bit register for signal <error_status<24>>.
    Found 1-bit register for signal <error_status<23>>.
    Found 1-bit register for signal <error_status<22>>.
    Found 1-bit register for signal <error_status<21>>.
    Found 1-bit register for signal <error_status<20>>.
    Found 1-bit register for signal <error_status<19>>.
    Found 1-bit register for signal <error_status<18>>.
    Found 1-bit register for signal <error_status<17>>.
    Found 1-bit register for signal <error_status<16>>.
    Found 1-bit register for signal <error_status<15>>.
    Found 1-bit register for signal <error_status<14>>.
    Found 1-bit register for signal <error_status<13>>.
    Found 1-bit register for signal <error_status<12>>.
    Found 1-bit register for signal <error_status<11>>.
    Found 1-bit register for signal <error_status<10>>.
    Found 1-bit register for signal <error_status<9>>.
    Found 1-bit register for signal <error_status<8>>.
    Found 1-bit register for signal <error_status<7>>.
    Found 1-bit register for signal <error_status<6>>.
    Found 1-bit register for signal <error_status<5>>.
    Found 1-bit register for signal <error_status<4>>.
    Found 1-bit register for signal <error_status<3>>.
    Found 1-bit register for signal <error_status<2>>.
    Found 1-bit register for signal <error_status<1>>.
    Found 1-bit register for signal <error_status<0>>.
    Found 1-bit register for signal <error_set>.
    Found 1-bit register for signal <data_error_r>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<63><0:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<62><63:63>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<61><62:62>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<60><61:61>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<59><60:60>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<58><59:59>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<57><58:58>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<56><57:57>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<55><56:56>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<54><55:55>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<53><54:54>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<52><53:53>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<51><52:52>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<50><51:51>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<49><50:50>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<48><49:49>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<47><48:48>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<46><47:47>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<45><46:46>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<44><45:45>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<43><44:44>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<39><43:43>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<38><39:39>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_tg_status>.
    Summary:
	inferred 299 D-type flip-flop(s).
Unit <mig_7series_v1_9_tg_status> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 19
 16x42-bit dual-port RAM                               : 1
 16x8-bit dual-port RAM                                : 8
 4x3-bit single-port Read Only RAM                     : 1
 4x4-bit single-port Read Only RAM                     : 1
 4x80-bit dual-port RAM                                : 2
 8x32-bit dual-port RAM                                : 1
 9x80-bit dual-port RAM                                : 5
# Multipliers                                          : 2
 3x2-bit multiplier                                    : 1
 3x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 512
 1-bit adder                                           : 12
 10-bit adder                                          : 7
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 11-bit subtractor                                     : 3
 12-bit adder                                          : 3
 13-bit adder                                          : 1
 14-bit adder                                          : 1
 2-bit adder                                           : 45
 2-bit subtractor                                      : 37
 20-bit subtractor                                     : 1
 24-bit adder                                          : 1
 25-bit subtractor                                     : 1
 3-bit adder                                           : 12
 3-bit addsub                                          : 1
 3-bit subtractor                                      : 4
 31-bit adder                                          : 6
 32-bit adder                                          : 6
 33-bit adder                                          : 1
 36-bit adder                                          : 2
 4-bit adder                                           : 21
 4-bit addsub                                          : 1
 4-bit subtractor                                      : 10
 48-bit adder                                          : 2
 5-bit adder                                           : 130
 5-bit addsub                                          : 5
 5-bit subtractor                                      : 7
 6-bit adder                                           : 32
 6-bit addsub                                          : 3
 6-bit subtractor                                      : 27
 7-bit adder                                           : 32
 7-bit subtractor                                      : 9
 8-bit adder                                           : 54
 8-bit subtractor                                      : 6
 9-bit adder                                           : 25
 9-bit subtractor                                      : 2
# Registers                                            : 2803
 1-bit register                                        : 2181
 10-bit register                                       : 11
 11-bit register                                       : 4
 12-bit register                                       : 25
 128-bit register                                      : 12
 13-bit register                                       : 3
 14-bit register                                       : 2
 144-bit register                                      : 1
 15-bit register                                       : 8
 16-bit register                                       : 31
 2-bit register                                        : 71
 20-bit register                                       : 4
 26-bit register                                       : 1
 29-bit register                                       : 2
 3-bit register                                        : 52
 31-bit register                                       : 2
 32-bit register                                       : 20
 36-bit register                                       : 2
 4-bit register                                        : 78
 48-bit register                                       : 2
 5-bit register                                        : 68
 6-bit register                                        : 79
 60-bit register                                       : 1
 64-bit register                                       : 2
 7-bit register                                        : 5
 8-bit register                                        : 124
 80-bit register                                       : 3
 9-bit register                                        : 9
# Comparators                                          : 546
 1-bit comparator equal                                : 191
 1-bit comparator not equal                            : 128
 11-bit comparator greater                             : 3
 11-bit comparator lessequal                           : 2
 12-bit comparator greater                             : 15
 12-bit comparator not equal                           : 1
 15-bit comparator equal                               : 4
 2-bit comparator equal                                : 4
 2-bit comparator greater                              : 3
 2-bit comparator lessequal                            : 9
 24-bit comparator lessequal                           : 2
 3-bit comparator equal                                : 6
 3-bit comparator greater                              : 12
 3-bit comparator lessequal                            : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 3
 4-bit comparator equal                                : 10
 4-bit comparator greater                              : 11
 4-bit comparator lessequal                            : 5
 5-bit comparator equal                                : 2
 5-bit comparator greater                              : 2
 5-bit comparator lessequal                            : 25
 6-bit comparator greater                              : 28
 6-bit comparator lessequal                            : 14
 6-bit comparator not equal                            : 2
 7-bit comparator equal                                : 1
 7-bit comparator lessequal                            : 11
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 11
 8-bit comparator not equal                            : 24
 9-bit comparator equal                                : 1
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 10
# Multiplexers                                         : 2197
 1-bit 16-to-1 multiplexer                             : 256
 1-bit 2-to-1 multiplexer                              : 1156
 1-bit 3-to-1 multiplexer                              : 9
 1-bit 4-to-1 multiplexer                              : 9
 10-bit 2-to-1 multiplexer                             : 20
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 8
 12-bit 2-to-1 multiplexer                             : 11
 128-bit 2-to-1 multiplexer                            : 36
 13-bit 2-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 15
 15-bit 4-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 5
 2-bit 2-to-1 multiplexer                              : 128
 20-bit 2-to-1 multiplexer                             : 3
 22-bit 2-to-1 multiplexer                             : 22
 3-bit 2-to-1 multiplexer                              : 58
 3-bit 7-to-1 multiplexer                              : 1
 32-bit 12-to-1 multiplexer                            : 2
 32-bit 2-to-1 multiplexer                             : 29
 32-bit 7-to-1 multiplexer                             : 1
 36-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 69
 5-bit 2-to-1 multiplexer                              : 43
 5-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 190
 6-bit 3-to-1 multiplexer                              : 3
 6-bit 4-to-1 multiplexer                              : 1
 60-bit 2-to-1 multiplexer                             : 1
 64-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 98
 80-bit 2-to-1 multiplexer                             : 7
 9-bit 2-to-1 multiplexer                              : 4
 9-bit 3-to-1 multiplexer                              : 2
 9-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 15
 1-bit shifter logical left                            : 9
 285-bit shifter logical right                         : 1
 286-bit shifter logical right                         : 1
 6-bit shifter logical right                           : 3
 62-bit shifter logical right                          : 1
# FSMs                                                 : 11
# Xors                                                 : 272
 1-bit xor2                                            : 15
 1-bit xor4                                            : 257

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_stg2_c_incdec<2> and po_stg2_c_incdec<2>1 po_stg2_c_incdec<2>1 signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_stg2_c_incdec<1> and po_stg2_c_incdec<1>1 po_stg2_c_incdec<1>1 signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_stg2_c_incdec<0> and po_stg2_c_incdec<0>1 po_stg2_c_incdec<0>1 signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_en_stg2_c<2> and po_en_stg2_c<2>1 po_en_stg2_c<2>1 signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_en_stg2_c<1> and po_en_stg2_c<1>1 po_en_stg2_c<1>1 signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_en_stg2_c<0> and po_en_stg2_c<0>1 po_en_stg2_c<0>1 signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_stg2_f_incdec<2> and po_stg2_f_incdec<2>1 po_stg2_f_incdec<2>1 signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_stg2_f_incdec<1> and po_stg2_f_incdec<1>1 po_stg2_f_incdec<1>1 signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_stg2_f_incdec<0> and po_stg2_f_incdec<0>1 po_stg2_f_incdec<0>1 signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_sel_stg2stg3<2> and po_sel_stg2stg3<2>1 po_sel_stg2stg3<2>1 signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_sel_stg2stg3<1> and po_sel_stg2stg3<1>1 po_sel_stg2stg3<1>1 signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_sel_stg2stg3<0> and po_sel_stg2stg3<0>1 po_sel_stg2stg3<0>1 signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_en_stg2_f<2> and po_en_stg2_f<2>1 po_en_stg2_f<2>1 signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_en_stg2_f<1> and po_en_stg2_f<1>1 po_en_stg2_f<1>1 signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_en_stg2_f<0> and po_en_stg2_f<0>1 po_en_stg2_f<0>1 signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_mc_phy Conflict on KEEP property on signal input_sink and phy_ctl_full<3> phy_ctl_full<3> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_mc_phy Conflict on KEEP property on signal input_sink and phy_ctl_full<2> phy_ctl_full<2> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_mc_phy Conflict on KEEP property on signal input_sink and phy_ctl_full<1> phy_ctl_full<1> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_mc_phy Conflict on KEEP property on signal phy_ctl_full<0> and phy_ctl_full<0>1 phy_ctl_full<0>1 signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_memc_traffic_gen Conflict on KEEP property on signal rst_ra<9> and rst_ra<8> rst_ra<8> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_memc_traffic_gen Conflict on KEEP property on signal rst_ra<9> and rst_rb<9> rst_rb<9> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_memc_traffic_gen Conflict on KEEP property on signal rst_ra<9> and rst_rb<8> rst_rb<8> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_memc_traffic_gen Conflict on KEEP property on signal rst_ra<7> and rst_rb<7> rst_rb<7> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_memc_traffic_gen Conflict on KEEP property on signal rst_ra<6> and rst_rb<6> rst_rb<6> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_memc_traffic_gen Conflict on KEEP property on signal rst_ra<9> and rst_ra<7> rst_ra<7> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_memc_traffic_gen Conflict on KEEP property on signal rst_ra<5> and rst_rb<5> rst_rb<5> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_memc_traffic_gen Conflict on KEEP property on signal rst_ra<4> and rst_rb<4> rst_rb<4> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_memc_traffic_gen Conflict on KEEP property on signal rst_ra<3> and rst_rb<3> rst_rb<3> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_memc_traffic_gen Conflict on KEEP property on signal rst_ra<2> and rst_rb<2> rst_rb<2> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_memc_traffic_gen Conflict on KEEP property on signal rst_ra<1> and rst_rb<1> rst_rb<1> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_memc_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_rb<0> rst_rb<0> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_memc_traffic_gen Conflict on KEEP property on signal rst_ra<9> and rst_ra<6> rst_ra<6> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_memc_traffic_gen Conflict on KEEP property on signal rst_ra<9> and rst_ra<5> rst_ra<5> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_memc_traffic_gen Conflict on KEEP property on signal rst_ra<9> and rst_ra<4> rst_ra<4> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_memc_traffic_gen Conflict on KEEP property on signal rst_ra<9> and rst_ra<3> rst_ra<3> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_memc_traffic_gen Conflict on KEEP property on signal rst_ra<9> and rst_ra<2> rst_ra<2> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_memc_traffic_gen Conflict on KEEP property on signal rst_ra<9> and rst_ra<1> rst_ra<1> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_memc_traffic_gen Conflict on KEEP property on signal rst_ra<9> and rst_ra<0> rst_ra<0> signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../Debug/M_ila.ngc>.
Reading core <../Debug/M_icon.ngc>.
Loading core <M_ila> for timing and area information for instance <U_M_ila_0>.
Loading core <M_icon> for timing and area information for instance <U_M_icon_0>.
INFO:Xst:2261 - The FF/Latch <ocal_final_cnt_r_mux_d_0> in Unit <oclk_calib.u_ddr_phy_oclkdelay_cal> is equivalent to the following 4 FFs/Latches, which will be removed : <ocal_final_cnt_r_mux_d_1> <ocal_final_cnt_r_mux_d_2> <ocal_final_cnt_r_mux_d_3> <ocal_final_cnt_r_mux_d_4> 
INFO:Xst:2261 - The FF/Latch <calib_cke_0> in Unit <u_ddr_phy_init> is equivalent to the following 3 FFs/Latches, which will be removed : <calib_cke_1> <calib_cke_2> <calib_cke_3> 
INFO:Xst:2261 - The FF/Latch <phy_int_cs_n_0> in Unit <u_ddr_phy_init> is equivalent to the following 2 FFs/Latches, which will be removed : <phy_int_cs_n_2> <phy_int_cs_n_3> 
INFO:Xst:2261 - The FF/Latch <dbg_pi_f_en_r> in Unit <u_ddr_calib_top> is equivalent to the following FF/Latch, which will be removed : <dbg_po_f_en_r> 
INFO:Xst:2261 - The FF/Latch <cal_blout_0> in Unit <u_c_gen> is equivalent to the following 15 FFs/Latches, which will be removed : <cal_blout_1> <cal_blout_2> <cal_blout_3> <cal_blout_14> <cal_blout_15> <cal_blout_16> <cal_blout_17> <cal_blout_18> <cal_blout_19> <cal_blout_20> <cal_blout_21> <cal_blout_22> <cal_blout_23> <cal_blout_24> <cal_blout_25> 
INFO:Xst:2261 - The FF/Latch <data_mode_rr_a_0> in Unit <s7ven_data_gen> is equivalent to the following FF/Latch, which will be removed : <data_mode_rr_c_0> 
INFO:Xst:2261 - The FF/Latch <data_mode_rr_a_1> in Unit <s7ven_data_gen> is equivalent to the following FF/Latch, which will be removed : <data_mode_rr_c_1> 
INFO:Xst:2261 - The FF/Latch <data_mode_rr_a_2> in Unit <s7ven_data_gen> is equivalent to the following FF/Latch, which will be removed : <data_mode_rr_c_2> 
INFO:Xst:2261 - The FF/Latch <data_mode_rr_a_0> in Unit <s7ven_data_gen> is equivalent to the following FF/Latch, which will be removed : <data_mode_rr_c_0> 
INFO:Xst:2261 - The FF/Latch <data_mode_rr_a_1> in Unit <s7ven_data_gen> is equivalent to the following FF/Latch, which will be removed : <data_mode_rr_c_1> 
INFO:Xst:2261 - The FF/Latch <data_mode_rr_a_2> in Unit <s7ven_data_gen> is equivalent to the following FF/Latch, which will be removed : <data_mode_rr_c_2> 
INFO:Xst:2261 - The FF/Latch <addr_INC_0> in Unit <memc_control> is equivalent to the following 2 FFs/Latches, which will be removed : <addr_INC_1> <addr_INC_2> 
INFO:Xst:2261 - The FF/Latch <syn1_vio_data_mode_value_2> in Unit <u_init_mem_pattern_ctr> is equivalent to the following FF/Latch, which will be removed : <syn1_vio_data_mode_value_3> 
WARNING:Xst:1710 - FF/Latch <end_addr_r_16> (without init value) has a constant value of 1 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_15> (without init value) has a constant value of 1 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_14> (without init value) has a constant value of 1 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_13> (without init value) has a constant value of 1 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_12> (without init value) has a constant value of 1 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_11> (without init value) has a constant value of 1 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_10> (without init value) has a constant value of 1 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_9> (without init value) has a constant value of 1 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_8> (without init value) has a constant value of 1 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_7> (without init value) has a constant value of 1 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_6> (without init value) has a constant value of 1 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_5> (without init value) has a constant value of 1 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_4> (without init value) has a constant value of 1 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_3> (without init value) has a constant value of 1 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_2> (without init value) has a constant value of 1 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_1> (without init value) has a constant value of 1 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_0> (without init value) has a constant value of 1 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_INC_0> (without init value) has a constant value of 0 in block <memc_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cal_blout_0> (without init value) has a constant value of 0 in block <u_c_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pipe_data_in_0> (without init value) has a constant value of 0 in block <u_c_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pipe_data_in_1> (without init value) has a constant value of 0 in block <u_c_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rst_remem> (without init value) has a constant value of 0 in block <u_traffic_gen_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_mode_o_2> (without init value) has a constant value of 0 in block <u_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <single_instr_run_trarric> (without init value) has a constant value of 0 in block <u_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <syn1_vio_data_mode_value_2> (without init value) has a constant value of 0 in block <u_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <syn1_vio_data_mode_value_1> (without init value) has a constant value of 1 in block <u_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <toggle_start_stop_write_read> (without init value) has a constant value of 0 in block <u_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bram_mode_enable> (without init value) has a constant value of 0 in block <u_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_31> (without init value) has a constant value of 0 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_30> (without init value) has a constant value of 0 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_29> (without init value) has a constant value of 0 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_28> (without init value) has a constant value of 0 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_27> (without init value) has a constant value of 0 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_26> (without init value) has a constant value of 0 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_25> (without init value) has a constant value of 0 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_24> (without init value) has a constant value of 0 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_23> (without init value) has a constant value of 1 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_22> (without init value) has a constant value of 1 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_21> (without init value) has a constant value of 1 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_20> (without init value) has a constant value of 1 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_19> (without init value) has a constant value of 1 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_18> (without init value) has a constant value of 1 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_17> (without init value) has a constant value of 1 in block <u_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phy_ctl_wd_i1_9> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phy_ctl_wd_i1_8> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phy_ctl_wd_i1_7> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phy_ctl_wd_i1_6> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phy_ctl_wd_i1_5> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phy_ctl_wd_i1_4> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phy_ctl_wd_i1_3> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dbg_po_f_stg23_sel_r> (without init value) has a constant value of 0 in block <u_ddr_calib_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dbg_sel_po_incdec_r> (without init value) has a constant value of 0 in block <u_ddr_calib_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dbg_po_f_inc_r> (without init value) has a constant value of 0 in block <u_ddr_calib_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dbg_sel_pi_incdec_r> (without init value) has a constant value of 0 in block <u_ddr_calib_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dbg_pi_f_inc_r> (without init value) has a constant value of 0 in block <u_ddr_calib_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dbg_pi_f_en_r> (without init value) has a constant value of 0 in block <u_ddr_calib_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_ctrl_cnt_r_2> (without init value) has a constant value of 0 in block <u_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_ctrl_cnt_r_1> (without init value) has a constant value of 0 in block <u_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_ctrl_cnt_r_0> (without init value) has a constant value of 0 in block <u_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <temp_lmr_done> (without init value) has a constant value of 0 in block <u_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phy_tmp_odt_r_1> (without init value) has a constant value of 0 in block <u_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phy_int_cs_n_0> (without init value) has a constant value of 1 in block <u_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <extend_cal_pat> (without init value) has a constant value of 0 in block <u_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <temp_wrcal_done> (without init value) has a constant value of 0 in block <u_ddr_phy_wrcal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wrcal_act_req> (without init value) has a constant value of 0 in block <u_ddr_phy_wrcal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ocal_final_cnt_r_mux_d_0> (without init value) has a constant value of 0 in block <oclk_calib.u_ddr_phy_oclkdelay_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pi_dqs_found_any_bank_1> (without init value) has a constant value of 0 in block <dqsfind_calib_right.u_ddr_phy_dqs_found_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mc_cas_slot_1> (without init value) has a constant value of 0 in block <mc0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mc_cas_slot_0> (without init value) has a constant value of 1 in block <mc0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mc_odt_1> (without init value) has a constant value of 0 in block <mc0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mc_cs_n_3> (without init value) has a constant value of 1 in block <mc0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <periodic_rd_rank_r_lcl_0> (without init value) has a constant value of 0 in block <rank_common0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_hi_pri_r1> (without init value) has a constant value of 0 in block <ui_cmd0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phy_ctl_wd_i1_31> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phy_ctl_wd_i1_30> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phy_ctl_wd_i1_29> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phy_ctl_wd_i1_28> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phy_ctl_wd_i1_27> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phy_ctl_wd_i1_16> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phy_ctl_wd_i1_15> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phy_ctl_wd_i1_14> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phy_ctl_wd_i1_13> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phy_ctl_wd_i1_12> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phy_ctl_wd_i1_11> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phy_ctl_wd_i1_10> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_10> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pi_dqs_found_any_bank_r_1> (without init value) has a constant value of 0 in block <dqsfind_calib_right.u_ddr_phy_dqs_found_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_9> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_8> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <single_write_r1> (without init value) has a constant value of 0 in block <u_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <single_read_r1> (without init value) has a constant value of 0 in block <u_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_7> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_6> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_5> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_4> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_3> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_11> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_12> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_13> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_14> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_15> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_16> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_27> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_28> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_29> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_30> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_31> (without init value) has a constant value of 0 in block <u_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <single_write_r2> (without init value) has a constant value of 0 in block <u_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <single_read_r2> (without init value) has a constant value of 0 in block <u_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <app_addr_r1_28> of sequential type is unconnected in block <ui_cmd0>.
WARNING:Xst:2677 - Node <app_addr_r2_28> of sequential type is unconnected in block <ui_cmd0>.
WARNING:Xst:2677 - Node <pb_found_edge_last_r_1> of sequential type is unconnected in block <u_ddr_phy_rdlvl>.
WARNING:Xst:2677 - Node <pb_found_edge_last_r_2> of sequential type is unconnected in block <u_ddr_phy_rdlvl>.
WARNING:Xst:2677 - Node <pb_found_edge_last_r_3> of sequential type is unconnected in block <u_ddr_phy_rdlvl>.
WARNING:Xst:2677 - Node <pb_found_edge_last_r_4> of sequential type is unconnected in block <u_ddr_phy_rdlvl>.
WARNING:Xst:2677 - Node <pb_found_edge_last_r_5> of sequential type is unconnected in block <u_ddr_phy_rdlvl>.
WARNING:Xst:2677 - Node <pb_found_edge_last_r_6> of sequential type is unconnected in block <u_ddr_phy_rdlvl>.
WARNING:Xst:2677 - Node <pb_found_edge_last_r_7> of sequential type is unconnected in block <u_ddr_phy_rdlvl>.
WARNING:Xst:2677 - Node <wrcal_start_dly_r_6> of sequential type is unconnected in block <u_ddr_phy_init>.
WARNING:Xst:2677 - Node <wrcal_start_dly_r_7> of sequential type is unconnected in block <u_ddr_phy_init>.
WARNING:Xst:2677 - Node <wrcal_start_dly_r_8> of sequential type is unconnected in block <u_ddr_phy_init>.
WARNING:Xst:2677 - Node <wrcal_start_dly_r_9> of sequential type is unconnected in block <u_ddr_phy_init>.
WARNING:Xst:2677 - Node <wrcal_start_dly_r_10> of sequential type is unconnected in block <u_ddr_phy_init>.
WARNING:Xst:2677 - Node <wrcal_start_dly_r_11> of sequential type is unconnected in block <u_ddr_phy_init>.
WARNING:Xst:2677 - Node <wrcal_start_dly_r_12> of sequential type is unconnected in block <u_ddr_phy_init>.
WARNING:Xst:2677 - Node <wrcal_start_dly_r_13> of sequential type is unconnected in block <u_ddr_phy_init>.
WARNING:Xst:2677 - Node <wrcal_start_dly_r_14> of sequential type is unconnected in block <u_ddr_phy_init>.
WARNING:Xst:2677 - Node <phy_tmp_odt_r_2> of sequential type is unconnected in block <u_ddr_phy_init>.
WARNING:Xst:2677 - Node <phy_tmp_odt_r_3> of sequential type is unconnected in block <u_ddr_phy_init>.
WARNING:Xst:2677 - Node <oclkdelay_start_dly_r_6> of sequential type is unconnected in block <u_ddr_phy_init>.
WARNING:Xst:2677 - Node <oclkdelay_start_dly_r_7> of sequential type is unconnected in block <u_ddr_phy_init>.
WARNING:Xst:2677 - Node <oclkdelay_start_dly_r_8> of sequential type is unconnected in block <u_ddr_phy_init>.
WARNING:Xst:2677 - Node <oclkdelay_start_dly_r_9> of sequential type is unconnected in block <u_ddr_phy_init>.
WARNING:Xst:2677 - Node <oclkdelay_start_dly_r_10> of sequential type is unconnected in block <u_ddr_phy_init>.
WARNING:Xst:2677 - Node <oclkdelay_start_dly_r_11> of sequential type is unconnected in block <u_ddr_phy_init>.
WARNING:Xst:2677 - Node <oclkdelay_start_dly_r_12> of sequential type is unconnected in block <u_ddr_phy_init>.
WARNING:Xst:2677 - Node <oclkdelay_start_dly_r_13> of sequential type is unconnected in block <u_ddr_phy_init>.
WARNING:Xst:2677 - Node <oclkdelay_start_dly_r_14> of sequential type is unconnected in block <u_ddr_phy_init>.
WARNING:Xst:2677 - Node <rclk_delay_12> of sequential type is unconnected in block <ddr_phy_4lanes_0.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_13> of sequential type is unconnected in block <ddr_phy_4lanes_0.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_14> of sequential type is unconnected in block <ddr_phy_4lanes_0.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_15> of sequential type is unconnected in block <ddr_phy_4lanes_0.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_16> of sequential type is unconnected in block <ddr_phy_4lanes_0.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_17> of sequential type is unconnected in block <ddr_phy_4lanes_0.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_18> of sequential type is unconnected in block <ddr_phy_4lanes_0.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_19> of sequential type is unconnected in block <ddr_phy_4lanes_0.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_20> of sequential type is unconnected in block <ddr_phy_4lanes_0.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_21> of sequential type is unconnected in block <ddr_phy_4lanes_0.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_22> of sequential type is unconnected in block <ddr_phy_4lanes_0.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_23> of sequential type is unconnected in block <ddr_phy_4lanes_0.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_24> of sequential type is unconnected in block <ddr_phy_4lanes_0.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_25> of sequential type is unconnected in block <ddr_phy_4lanes_0.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_26> of sequential type is unconnected in block <ddr_phy_4lanes_0.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_27> of sequential type is unconnected in block <ddr_phy_4lanes_0.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_28> of sequential type is unconnected in block <ddr_phy_4lanes_0.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_29> of sequential type is unconnected in block <ddr_phy_4lanes_0.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_30> of sequential type is unconnected in block <ddr_phy_4lanes_0.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_12> of sequential type is unconnected in block <ddr_phy_4lanes_1.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_13> of sequential type is unconnected in block <ddr_phy_4lanes_1.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_14> of sequential type is unconnected in block <ddr_phy_4lanes_1.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_15> of sequential type is unconnected in block <ddr_phy_4lanes_1.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_16> of sequential type is unconnected in block <ddr_phy_4lanes_1.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_17> of sequential type is unconnected in block <ddr_phy_4lanes_1.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_18> of sequential type is unconnected in block <ddr_phy_4lanes_1.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_19> of sequential type is unconnected in block <ddr_phy_4lanes_1.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_20> of sequential type is unconnected in block <ddr_phy_4lanes_1.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_21> of sequential type is unconnected in block <ddr_phy_4lanes_1.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_22> of sequential type is unconnected in block <ddr_phy_4lanes_1.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_23> of sequential type is unconnected in block <ddr_phy_4lanes_1.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_24> of sequential type is unconnected in block <ddr_phy_4lanes_1.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_25> of sequential type is unconnected in block <ddr_phy_4lanes_1.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_26> of sequential type is unconnected in block <ddr_phy_4lanes_1.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_27> of sequential type is unconnected in block <ddr_phy_4lanes_1.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_28> of sequential type is unconnected in block <ddr_phy_4lanes_1.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_29> of sequential type is unconnected in block <ddr_phy_4lanes_1.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <rclk_delay_30> of sequential type is unconnected in block <ddr_phy_4lanes_1.u_ddr_phy_4lanes>.
WARNING:Xst:2677 - Node <cmd_reg_1> of sequential type is unconnected in block <memc_control>.
WARNING:Xst:2677 - Node <cmd_reg_2> of sequential type is unconnected in block <memc_control>.
WARNING:Xst:638 - in unit u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top Conflict on KEEP property on signal po_stg2_f_incdec<0> and po_stg2_f_incdec<1> po_stg2_f_incdec<1> signal will be lost.
WARNING:Xst:638 - in unit u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top Conflict on KEEP property on signal po_stg2_f_incdec<0> and po_stg2_f_incdec<2> po_stg2_f_incdec<2> signal will be lost.
WARNING:Xst:638 - in unit u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top Conflict on KEEP property on signal po_sel_stg2stg3<0> and po_sel_stg2stg3<1> po_sel_stg2stg3<1> signal will be lost.
WARNING:Xst:638 - in unit u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top Conflict on KEEP property on signal po_sel_stg2stg3<0> and po_sel_stg2stg3<2> po_sel_stg2stg3<2> signal will be lost.
WARNING:Xst:638 - in unit u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top Conflict on KEEP property on signal po_en_stg2_f<0> and po_en_stg2_f<1> po_en_stg2_f<1> signal will be lost.
WARNING:Xst:638 - in unit u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top Conflict on KEEP property on signal po_en_stg2_f<0> and po_en_stg2_f<2> po_en_stg2_f<2> signal will be lost.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <app_cmd1_2> is unconnected in block <u_traffic_gen_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <app_cmd2_2> is unconnected in block <u_traffic_gen_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <app_cmd3_2> is unconnected in block <u_traffic_gen_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <app_cmd4_2> is unconnected in block <u_traffic_gen_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <app_cmd1_1> is unconnected in block <u_traffic_gen_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <app_cmd2_1> is unconnected in block <u_traffic_gen_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <app_cmd3_1> is unconnected in block <u_traffic_gen_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <app_cmd4_1> is unconnected in block <u_traffic_gen_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <app_cmd1_0> is unconnected in block <u_traffic_gen_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <app_cmd2_0> is unconnected in block <u_traffic_gen_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <app_cmd3_0> is unconnected in block <u_traffic_gen_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <app_cmd4_0> is unconnected in block <u_traffic_gen_top>.
WARNING:Xst:2404 -  FFs/Latches <pi_dqs_found_any_bank<1:1>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_phy_dqs_found_cal>.
WARNING:Xst:2404 -  FFs/Latches <phy_tmp_odt_r<3:1>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2404 -  FFs/Latches <cal_blout<25:14>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_cmd_gen>.
WARNING:Xst:2404 -  FFs/Latches <addr_mode_o<2:2>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>.
WARNING:Xst:2404 -  FFs/Latches <syn1_vio_data_mode_value<3:2>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>.
WARNING:Xst:2404 -  FFs/Latches <syn1_vio_addr_mode_value<2:2>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>.
WARNING:Xst:2404 -  FFs/Latches <pi_dqs_found_any_bank_r<1:1>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_phy_dqs_found_cal>.

Synthesizing (advanced) Unit <mig_7series_v1_9_afifo_1>.
The following registers are absorbed into counter <wr_ptr>: 1 register on signal <wr_ptr>.
The following registers are absorbed into counter <rd_ptr_cp>: 1 register on signal <rd_ptr_cp>.
The following registers are absorbed into counter <rd_ptr>: 1 register on signal <rd_ptr>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 42-bit                    |          |
    |     clkA           | connected to signal <wr_clk>        | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wr_ptr<3:0>>   |          |
    |     diA            | connected to signal <wr_data>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 42-bit                    |          |
    |     addrB          | connected to signal <rd_ptr_cp>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mig_7series_v1_9_afifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_bank_common>.
The following registers are absorbed into counter <rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r>: 1 register on signal <rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r>.
	The following adders/subtractors are grouped into adder tree <Madd_generate_maint_cmds.present_count_Madd1> :
 	<Madd_n0230> in block <mig_7series_v1_9_bank_common>, 	<Madd_n0236_Madd> in block <mig_7series_v1_9_bank_common>, 	<Madd_n0242_Madd> in block <mig_7series_v1_9_bank_common>, 	<Madd_generate_maint_cmds.present_count_Madd> in block <mig_7series_v1_9_bank_common>.
Unit <mig_7series_v1_9_bank_common> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_bank_state_1>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
Unit <mig_7series_v1_9_bank_state_1> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_bank_state_2>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
Unit <mig_7series_v1_9_bank_state_2> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_bank_state_3>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
Unit <mig_7series_v1_9_bank_state_3> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_bank_state_4>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
Unit <mig_7series_v1_9_bank_state_4> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_cmd_gen>.
The following registers are absorbed into counter <force_rd_counts>: 1 register on signal <force_rd_counts>.
The following registers are absorbed into counter <write_percent_cnt>: 1 register on signal <write_percent_cnt>.
Unit <mig_7series_v1_9_cmd_gen> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_col_mach>.
The following registers are absorbed into counter <read_fifo.head_r>: 1 register on signal <read_fifo.head_r>.
Unit <mig_7series_v1_9_col_mach> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_if_post_fifo>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 80-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <d_in>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 80-bit                     |          |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mig_7series_v1_9_ddr_if_post_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_mc_phy>.
Unit <mig_7series_v1_9_ddr_mc_phy> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_of_pre_fifo_1>.
The following registers are absorbed into counter <entry_cnt>: 1 register on signal <entry_cnt>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <d_in>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mig_7series_v1_9_ddr_of_pre_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_of_pre_fifo_3>.
The following registers are absorbed into counter <entry_cnt>: 1 register on signal <entry_cnt>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 9-word x 80-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <d_in>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 9-word x 80-bit                     |          |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mig_7series_v1_9_ddr_of_pre_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay>.
The following registers are absorbed into counter <delaydec_cnt_r>: 1 register on signal <delaydec_cnt_r>.
The following registers are absorbed into counter <wait_cnt_r>: 1 register on signal <wait_cnt_r>.
The following registers are absorbed into counter <delay_cnt_r>: 1 register on signal <delay_cnt_r>.
The following registers are absorbed into counter <ctl_lane_cnt>: 1 register on signal <ctl_lane_cnt>.
Unit <mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_phy_dqs_found_cal>.
The following registers are absorbed into counter <final_do_index_0>: 1 register on signal <final_do_index_0>.
The following registers are absorbed into counter <detect_rd_cnt>: 1 register on signal <detect_rd_cnt>.
The following registers are absorbed into counter <init_dec_cnt>: 1 register on signal <init_dec_cnt>.
The following registers are absorbed into counter <ctl_lane_cnt>: 1 register on signal <ctl_lane_cnt>.
The following registers are absorbed into counter <inc_cnt>: 1 register on signal <inc_cnt>.
The following registers are absorbed into counter <stable_pass_cnt>: 1 register on signal <stable_pass_cnt>.
The following registers are absorbed into counter <rnk_cnt_r>: 1 register on signal <rnk_cnt_r>.
The following registers are absorbed into counter <retry_cnt<9:0>>: 1 register on signal <retry_cnt<9:0>>.
The following registers are absorbed into counter <retry_cnt<10>_retry_cnt<11>_retry_cnt<12>_retry_cnt<13>_retry_cnt<14>_retry_cnt<15>_retry_cnt<16>_retry_cnt<17>_retry_cnt<18>_retry_cnt<19>>: 1 register on signal <retry_cnt<10>_retry_cnt<11>_retry_cnt<12>_retry_cnt<13>_retry_cnt<14>_retry_cnt<15>_retry_cnt<16>_retry_cnt<17>_retry_cnt<18>_retry_cnt<19>>.
Unit <mig_7series_v1_9_ddr_phy_dqs_found_cal> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_phy_init>.
The following registers are absorbed into counter <cnt_wait>: 1 register on signal <cnt_wait>.
The following registers are absorbed into counter <cnt_cmd_r>: 1 register on signal <cnt_cmd_r>.
The following registers are absorbed into counter <cnt_pwron_ce_r>: 1 register on signal <cnt_pwron_ce_r>.
The following registers are absorbed into counter <cnt_txpr_r>: 1 register on signal <cnt_txpr_r>.
The following registers are absorbed into counter <cnt_dllk_zqinit_r>: 1 register on signal <cnt_dllk_zqinit_r>.
The following registers are absorbed into counter <oclk_wr_cnt>: 1 register on signal <oclk_wr_cnt>.
The following registers are absorbed into counter <wrcal_wr_cnt>: 1 register on signal <wrcal_wr_cnt>.
The following registers are absorbed into counter <enable_wrlvl_cnt>: 1 register on signal <enable_wrlvl_cnt>.
The following registers are absorbed into counter <dqs_asrt_cnt>: 1 register on signal <dqs_asrt_cnt>.
The following registers are absorbed into counter <cnt_pwron_r>: 1 register on signal <cnt_pwron_r>.
The following registers are absorbed into counter <cnt_init_mr_r>: 1 register on signal <cnt_init_mr_r>.
The following registers are absorbed into counter <cnt_init_af_r>: 1 register on signal <cnt_init_af_r>.
The following registers are absorbed into counter <num_refresh>: 1 register on signal <num_refresh>.
The following registers are absorbed into counter <reg_ctrl_cnt_r>: 1 register on signal <reg_ctrl_cnt_r>.
The following registers are absorbed into counter <pi_phaselock_timer>: 1 register on signal <pi_phaselock_timer>.
The following registers are absorbed into counter <num_reads>: 1 register on signal <num_reads>.
The following registers are absorbed into counter <calib_seq>: 1 register on signal <calib_seq>.
The following registers are absorbed into counter <wrcal_reads>: 1 register on signal <wrcal_reads>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cnt_init_mr_r[1]_GND_114_o_wide_mux_604_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt_init_mr_r> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mig_7series_v1_9_ddr_phy_init> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_phy_oclkdelay_cal>.
The following registers are absorbed into counter <wait_cnt_r>: 1 register on signal <wait_cnt_r>.
The following registers are absorbed into counter <delay_cnt_r>: 1 register on signal <delay_cnt_r>.
The following registers are absorbed into counter <stable_rise_stg3_cnt>: 1 register on signal <stable_rise_stg3_cnt>.
The following registers are absorbed into counter <stable_fall_stg3_cnt>: 1 register on signal <stable_fall_stg3_cnt>.
The following registers are absorbed into counter <cnt_dqs_r>: 1 register on signal <cnt_dqs_r>.
The following registers are absorbed into counter <stg2_inc2_cnt>: 1 register on signal <stg2_inc2_cnt>.
The following registers are absorbed into counter <stg2_dec2_cnt>: 1 register on signal <stg2_dec2_cnt>.
The following registers are absorbed into counter <ocal_dec_cnt>: 1 register on signal <ocal_dec_cnt>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <mig_7series_v1_9_ddr_phy_oclkdelay_cal> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_phy_prbs_rdlvl>.
The following registers are absorbed into counter <wait_state_cnt_r>: 1 register on signal <wait_state_cnt_r>.
The following registers are absorbed into counter <samples_cnt_r>: 1 register on signal <samples_cnt_r>.
The following registers are absorbed into counter <prbs_dqs_cnt_r>: 1 register on signal <prbs_dqs_cnt_r>.
The following registers are absorbed into counter <rnk_cnt_r>: 1 register on signal <rnk_cnt_r>.
Unit <mig_7series_v1_9_ddr_phy_prbs_rdlvl> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_phy_rdlvl>.
The following registers are absorbed into counter <tap_cnt_cpt_r>: 1 register on signal <tap_cnt_cpt_r>.
The following registers are absorbed into counter <pi_rdval_cnt>: 1 register on signal <pi_rdval_cnt>.
The following registers are absorbed into counter <cal1_wait_cnt_r>: 1 register on signal <cal1_wait_cnt_r>.
The following registers are absorbed into counter <wait_cnt_r>: 1 register on signal <wait_cnt_r>.
The following registers are absorbed into counter <stable_idel_cnt>: 1 register on signal <stable_idel_cnt>.
The following registers are absorbed into counter <done_cnt>: 1 register on signal <done_cnt>.
The following registers are absorbed into counter <regl_rank_cnt>: 1 register on signal <regl_rank_cnt>.
The following registers are absorbed into counter <regl_dqs_cnt>: 1 register on signal <regl_dqs_cnt>.
The following registers are absorbed into counter <cnt_shift_r>: 1 register on signal <cnt_shift_r>.
The following registers are absorbed into counter <samp_edge_cnt0_r>: 1 register on signal <samp_edge_cnt0_r>.
The following registers are absorbed into counter <samp_edge_cnt1_r>: 1 register on signal <samp_edge_cnt1_r>.
The following registers are absorbed into counter <idel_tap_cnt_dq_pb_r>: 1 register on signal <idel_tap_cnt_dq_pb_r>.
	Multiplier <Mmult_rnk_cnt_r[1]_PWR_112_o_MuLt_46_OUT> in block <mig_7series_v1_9_ddr_phy_rdlvl> and adder/subtractor <Madd_n3639_Madd> in block <mig_7series_v1_9_ddr_phy_rdlvl> are combined into a MAC<Maddsub_rnk_cnt_r[1]_PWR_112_o_MuLt_46_OUT>.
Unit <mig_7series_v1_9_ddr_phy_rdlvl> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_phy_tempmon>.
The following registers are absorbed into counter <current_band>: 1 register on signal <current_band>.
Unit <mig_7series_v1_9_ddr_phy_tempmon> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_phy_wrcal>.
The following registers are absorbed into counter <tap_inc_wait_cnt>: 1 register on signal <tap_inc_wait_cnt>.
The following registers are absorbed into counter <not_empty_wait_cnt>: 1 register on signal <not_empty_wait_cnt>.
Unit <mig_7series_v1_9_ddr_phy_wrcal> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_phy_wrlvl>.
The following registers are absorbed into counter <po_rdval_cnt>: 1 register on signal <po_rdval_cnt>.
The following registers are absorbed into counter <incdec_wait_cnt>: 1 register on signal <incdec_wait_cnt>.
The following registers are absorbed into counter <wait_cnt>: 1 register on signal <wait_cnt>.
The following registers are absorbed into counter <stable_cnt>: 1 register on signal <stable_cnt>.
The following registers are absorbed into counter <rank_cnt_r>: 1 register on signal <rank_cnt_r>.
The following registers are absorbed into counter <wrlvl_redo_corse_inc>: 1 register on signal <wrlvl_redo_corse_inc>.
Unit <mig_7series_v1_9_ddr_phy_wrlvl> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_prbs_gen>.
The following registers are absorbed into counter <sample_cnt_r>: 1 register on signal <sample_cnt_r>.
Unit <mig_7series_v1_9_ddr_prbs_gen> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_init_mem_pattern_ctr>.
The following registers are absorbed into counter <write_read_counter>: 1 register on signal <write_read_counter>.
The following registers are absorbed into accumulator <current_address>: 1 register on signal <current_address>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_test_mem_instr_mode> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vio_instr_mode_value<3:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <test_mem_instr_mode> |          |
    -----------------------------------------------------------------------
Unit <mig_7series_v1_9_init_mem_pattern_ctr> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_memc_flow_vcontrol>.
The following registers are absorbed into counter <cmd_counts>: 1 register on signal <cmd_counts>.
Unit <mig_7series_v1_9_memc_flow_vcontrol> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_memc_traffic_gen>.
The following registers are absorbed into accumulator <wr_data_counts>: 1 register on signal <wr_data_counts>.
The following registers are absorbed into accumulator <rd_data_counts>: 1 register on signal <rd_data_counts>.
Unit <mig_7series_v1_9_memc_traffic_gen> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_rank_cntrl>.
The following registers are absorbed into counter <refresh_generation.refresh_bank_r_0>: 1 register on signal <refresh_generation.refresh_bank_r_0>.
The following registers are absorbed into counter <periodic_rd_generation.periodic_rd_cntr1_r>: 1 register on signal <periodic_rd_generation.periodic_rd_cntr1_r>.
The following registers are absorbed into counter <periodic_rd_generation.periodic_rd_timer_r>: 1 register on signal <periodic_rd_generation.periodic_rd_timer_r>.
Unit <mig_7series_v1_9_rank_cntrl> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_rank_common>.
The following registers are absorbed into counter <sr_cntrl.ckesr_timer.ckesr_timer_r_0>: 1 register on signal <sr_cntrl.ckesr_timer.ckesr_timer_r_0>.
The following registers are absorbed into counter <refresh_timer.refresh_timer_r>: 1 register on signal <refresh_timer.refresh_timer_r>.
The following registers are absorbed into counter <maint_prescaler.maint_prescaler_r>: 1 register on signal <maint_prescaler.maint_prescaler_r>.
The following registers are absorbed into counter <zq_cntrl.zq_timer.zq_timer_r>: 1 register on signal <zq_cntrl.zq_timer.zq_timer_r>.
Unit <mig_7series_v1_9_rank_common> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_read_posted_fifo>.
The following registers are absorbed into counter <rd_data_counts_asked>: 1 register on signal <rd_data_counts_asked>.
The following registers are absorbed into counter <rd_data_received_counts>: 1 register on signal <rd_data_received_counts>.
Unit <mig_7series_v1_9_read_posted_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_tempmon>.
The following registers are absorbed into counter <sync_cntr>: 1 register on signal <sync_cntr>.
The following registers are absorbed into counter <xadc_supplied_temperature.sample_timer>: 1 register on signal <xadc_supplied_temperature.sample_timer>.
Unit <mig_7series_v1_9_tempmon> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_tg_prbs_gen>.
The following registers are absorbed into counter <sample_cnt_r>: 1 register on signal <sample_cnt_r>.
The following registers are absorbed into counter <reseed_cnt_r>: 1 register on signal <reseed_cnt_r>.
Unit <mig_7series_v1_9_tg_prbs_gen> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_traffic_gen_top>.
The following registers are absorbed into counter <wr_cmd_cnt>: 1 register on signal <wr_cmd_cnt>.
The following registers are absorbed into counter <dat_cmd_cnt>: 1 register on signal <dat_cmd_cnt>.
The following registers are absorbed into counter <cmd_wdt>: 1 register on signal <cmd_wdt>.
The following registers are absorbed into counter <rd_wdt>: 1 register on signal <rd_wdt>.
The following registers are absorbed into counter <wr_wdt>: 1 register on signal <wr_wdt>.
The following registers are absorbed into counter <rst_cntr>: 1 register on signal <rst_cntr>.
Unit <mig_7series_v1_9_traffic_gen_top> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ui_rd_data>.
The following registers are absorbed into counter <not_strict_mode.rd_data_buf_addr_r_lcl>: 1 register on signal <not_strict_mode.rd_data_buf_addr_r_lcl>.
Unit <mig_7series_v1_9_ui_rd_data> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ui_wr_data>.
The following registers are absorbed into counter <wr_data_indx_r>: 1 register on signal <wr_data_indx_r>.
The following registers are absorbed into counter <rd_data_indx_r>: 1 register on signal <rd_data_indx_r>.
The following registers are absorbed into counter <data_buf_addr_cnt_r>: 1 register on signal <data_buf_addr_cnt_r>.
Unit <mig_7series_v1_9_ui_wr_data> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_vio_init_pattern_bram>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem_0> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <wr_addr>       |          |
    |     diA            | connected to signal <data_in<7:0>>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <rd_addr>       |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <wr_addr>       |          |
    |     diA            | connected to signal <data_in<15:8>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <rd_addr>       |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <wr_addr>       |          |
    |     diA            | connected to signal <data_in<23:16>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <rd_addr>       |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <wr_addr>       |          |
    |     diA            | connected to signal <data_in<31:24>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <rd_addr>       |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mig_7series_v1_9_vio_init_pattern_bram> synthesized (advanced).
WARNING:Xst:2677 - Node <app_addr_r1_28> of sequential type is unconnected in block <mig_7series_v1_9_ui_cmd>.
WARNING:Xst:2677 - Node <app_addr_r2_28> of sequential type is unconnected in block <mig_7series_v1_9_ui_cmd>.
WARNING:Xst:2677 - Node <pb_found_edge_last_r_1> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_rdlvl>.
WARNING:Xst:2677 - Node <pb_found_edge_last_r_2> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_rdlvl>.
WARNING:Xst:2677 - Node <pb_found_edge_last_r_3> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_rdlvl>.
WARNING:Xst:2677 - Node <pb_found_edge_last_r_4> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_rdlvl>.
WARNING:Xst:2677 - Node <pb_found_edge_last_r_5> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_rdlvl>.
WARNING:Xst:2677 - Node <pb_found_edge_last_r_6> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_rdlvl>.
WARNING:Xst:2677 - Node <pb_found_edge_last_r_7> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_rdlvl>.
WARNING:Xst:2677 - Node <mux_sel_r_1> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_oclkdelay_cal>.
WARNING:Xst:2677 - Node <wrcal_start_dly_r_6> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <wrcal_start_dly_r_7> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <wrcal_start_dly_r_8> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <wrcal_start_dly_r_9> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <wrcal_start_dly_r_10> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <wrcal_start_dly_r_11> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <wrcal_start_dly_r_12> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <wrcal_start_dly_r_13> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <wrcal_start_dly_r_14> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <oclkdelay_start_dly_r_6> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <oclkdelay_start_dly_r_7> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <oclkdelay_start_dly_r_8> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <oclkdelay_start_dly_r_9> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <oclkdelay_start_dly_r_10> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <oclkdelay_start_dly_r_11> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <oclkdelay_start_dly_r_12> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <oclkdelay_start_dly_r_13> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <oclkdelay_start_dly_r_14> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <rclk_delay_12> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_13> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_14> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_15> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_16> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_17> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_18> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_19> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_20> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_21> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_22> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_23> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_24> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_25> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_26> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_27> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_28> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_29> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_30> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_12> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_13> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_14> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_15> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_16> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_17> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_18> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_19> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_20> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_21> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_22> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_23> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_24> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_25> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_26> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_27> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_28> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_29> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_30> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <cmd_reg_1> of sequential type is unconnected in block <mig_7series_v1_9_memc_flow_vcontrol>.
WARNING:Xst:2677 - Node <cmd_reg_2> of sequential type is unconnected in block <mig_7series_v1_9_memc_flow_vcontrol>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 19
 16x42-bit dual-port distributed RAM                   : 1
 16x8-bit dual-port distributed RAM                    : 8
 4x3-bit single-port distributed Read Only RAM         : 1
 4x4-bit single-port distributed Read Only RAM         : 1
 4x80-bit dual-port distributed RAM                    : 2
 8x32-bit dual-port distributed RAM                    : 1
 9x80-bit dual-port distributed RAM                    : 5
# MACs                                                 : 1
 3x3-to-5-bit MAC                                      : 1
# Multipliers                                          : 1
 3x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 263
 1-bit adder                                           : 9
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 2
 2-bit adder                                           : 22
 2-bit adder carry in                                  : 1
 2-bit subtractor                                      : 31
 24-bit adder                                          : 1
 25-bit subtractor                                     : 1
 3-bit adder                                           : 3
 3-bit subtractor                                      : 1
 32-bit adder                                          : 5
 36-bit adder                                          : 2
 4-bit adder                                           : 34
 4-bit adder carry in                                  : 10
 4-bit subtractor                                      : 2
 5-bit adder                                           : 24
 5-bit adder carry in                                  : 50
 5-bit subtractor                                      : 6
 6-bit adder                                           : 16
 6-bit addsub                                          : 2
 6-bit subtractor                                      : 22
 7-bit adder                                           : 6
 7-bit subtractor                                      : 10
 9-bit subtractor                                      : 1
# Adder Trees                                          : 1
 2-bit / 5-inputs adder tree                           : 1
# Counters                                             : 178
 1-bit up counter                                      : 3
 10-bit up counter                                     : 6
 11-bit down counter                                   : 1
 11-bit up counter                                     : 1
 12-bit up counter                                     : 3
 13-bit up counter                                     : 1
 14-bit up counter                                     : 1
 2-bit down counter                                    : 6
 2-bit up counter                                      : 15
 20-bit down counter                                   : 1
 3-bit down counter                                    : 3
 3-bit up counter                                      : 9
 3-bit updown counter                                  : 1
 4-bit down counter                                    : 8
 4-bit up counter                                      : 15
 4-bit updown counter                                  : 1
 5-bit down counter                                    : 2
 5-bit up counter                                      : 40
 5-bit updown counter                                  : 5
 6-bit down counter                                    : 7
 6-bit up counter                                      : 2
 6-bit updown counter                                  : 1
 7-bit up counter                                      : 4
 8-bit down counter                                    : 2
 8-bit up counter                                      : 34
 9-bit down counter                                    : 1
 9-bit up counter                                      : 5
# Accumulators                                         : 3
 32-bit up accumulator                                 : 1
 48-bit up accumulator                                 : 2
# Registers                                            : 7765
 Flip-Flops                                            : 7765
# Comparators                                          : 546
 1-bit comparator equal                                : 191
 1-bit comparator not equal                            : 128
 11-bit comparator greater                             : 3
 11-bit comparator lessequal                           : 2
 12-bit comparator greater                             : 15
 12-bit comparator not equal                           : 1
 15-bit comparator equal                               : 4
 2-bit comparator equal                                : 4
 2-bit comparator greater                              : 3
 2-bit comparator lessequal                            : 9
 24-bit comparator lessequal                           : 2
 3-bit comparator equal                                : 6
 3-bit comparator greater                              : 12
 3-bit comparator lessequal                            : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 3
 4-bit comparator equal                                : 10
 4-bit comparator greater                              : 11
 4-bit comparator lessequal                            : 5
 5-bit comparator equal                                : 2
 5-bit comparator greater                              : 2
 5-bit comparator lessequal                            : 25
 6-bit comparator greater                              : 28
 6-bit comparator lessequal                            : 14
 6-bit comparator not equal                            : 2
 7-bit comparator equal                                : 1
 7-bit comparator lessequal                            : 11
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 11
 8-bit comparator not equal                            : 24
 9-bit comparator equal                                : 1
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 10
# Multiplexers                                         : 2315
 1-bit 16-to-1 multiplexer                             : 256
 1-bit 2-to-1 multiplexer                              : 1390
 1-bit 3-to-1 multiplexer                              : 9
 1-bit 4-to-1 multiplexer                              : 9
 10-bit 2-to-1 multiplexer                             : 17
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 7
 12-bit 2-to-1 multiplexer                             : 7
 128-bit 2-to-1 multiplexer                            : 36
 13-bit 2-to-1 multiplexer                             : 1
 15-bit 2-to-1 multiplexer                             : 14
 15-bit 4-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 5
 2-bit 2-to-1 multiplexer                              : 119
 20-bit 2-to-1 multiplexer                             : 3
 22-bit 2-to-1 multiplexer                             : 22
 3-bit 2-to-1 multiplexer                              : 48
 3-bit 7-to-1 multiplexer                              : 1
 32-bit 12-to-1 multiplexer                            : 2
 32-bit 2-to-1 multiplexer                             : 28
 32-bit 7-to-1 multiplexer                             : 1
 36-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 55
 5-bit 2-to-1 multiplexer                              : 38
 5-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 157
 6-bit 3-to-1 multiplexer                              : 3
 6-bit 4-to-1 multiplexer                              : 1
 60-bit 2-to-1 multiplexer                             : 1
 64-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 65
 80-bit 2-to-1 multiplexer                             : 7
 9-bit 2-to-1 multiplexer                              : 3
 9-bit 3-to-1 multiplexer                              : 2
 9-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 15
 1-bit shifter logical left                            : 9
 285-bit shifter logical right                         : 1
 286-bit shifter logical right                         : 1
 6-bit shifter logical right                           : 3
 62-bit shifter logical right                          : 1
# FSMs                                                 : 11
# Xors                                                 : 272
 1-bit xor2                                            : 15
 1-bit xor4                                            : 257

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <app_hi_pri_r1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ui_cmd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <periodic_rd_rank_r_lcl_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_rank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlyval_dq_reg_r<0><10>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><10>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><10>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><10>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><10>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><11>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><11>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><11>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><11>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><11>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><12>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><12>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><12>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><12>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><12>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><13>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><13>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><13>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><13>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><13>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><14>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><14>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><14>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><14>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><14>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><15>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><15>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><15>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><15>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><15>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><4>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><4>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><4>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><4>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><4>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><5>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><5>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><5>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><5>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><5>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><6>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><6>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><6>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><6>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><6>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><9>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><9>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><9>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><9>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><9>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><8>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><8>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><8>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><8>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><8>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><7>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><7>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><7>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><7>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><7>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_64> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_63> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_62> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_61> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_60> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_59> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_58> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_57> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_56> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_55> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_54> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_53> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_52> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_51> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_50> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_65> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_66> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_67> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_68> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_69> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_70> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_71> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_72> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_73> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_74> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_75> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_76> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_77> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_78> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_79> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_20> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_21> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_22> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_23> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_24> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_25> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_26> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_27> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_28> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_29> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_30> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_31> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_32> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_33> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_34> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_35> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_36> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_37> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_38> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_39> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_40> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_41> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_42> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_43> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_44> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_45> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_46> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_47> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_48> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_49> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ocal_final_cnt_r_mux_d_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_oclkdelay_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ocal_final_cnt_r_mux_d_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_oclkdelay_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ocal_final_cnt_r_mux_d_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_oclkdelay_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ocal_final_cnt_r_mux_d_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_oclkdelay_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ocal_final_cnt_r_mux_d_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_oclkdelay_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wrcal_act_req> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_wrcal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp_wrcal_done> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_wrcal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phy_int_cs_n_3> (without init value) has a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_int_cs_n_2> (without init value) has a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_int_cs_n_0> (without init value) has a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <extend_cal_pat> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_done> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_13> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_12> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_11> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_10> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_9> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_8> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_7> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_6> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_5> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <temp_wrcal_done_r> is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:1710 - FF/Latch <rst_auxout_r> (without init value) has a constant value of 1 in block <mig_7series_v1_9_ddr_mc_phy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rst_auxout_rr> (without init value) has a constant value of 1 in block <mig_7series_v1_9_ddr_mc_phy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rst_auxout> (without init value) has a constant value of 1 in block <mig_7series_v1_9_ddr_mc_phy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aux_out_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aux_out_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aux_out_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aux_out_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aux_out_6> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aux_out_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aux_out_7> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aux_out_5> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cal_blout_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_cmd_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cal_blout_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_cmd_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cal_blout_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_cmd_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cal_blout_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_cmd_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_INC_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_memc_flow_vcontrol>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_INC_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_memc_flow_vcontrol>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_INC_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_memc_flow_vcontrol>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <toggle_start_stop_write_read> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <single_instr_run_trarric> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <syn1_vio_data_mode_value_1> (without init value) has a constant value of 1 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <syn1_vio_addr_mode_value_0> (without init value) has a constant value of 1 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <syn1_vio_addr_mode_value_1> (without init value) has a constant value of 1 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <single_write_r1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <single_read_r1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <single_write_r2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <single_read_r2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <po_fine_tap_cnt_1_5> in Unit <mig_7series_v1_9_ddr_phy_wrcal> is equivalent to the following FF/Latch, which will be removed : <po_fine_tap_cnt_1_11> 
INFO:Xst:2261 - The FF/Latch <po_fine_tap_cnt_1_0> in Unit <mig_7series_v1_9_ddr_phy_wrcal> is equivalent to the following FF/Latch, which will be removed : <po_fine_tap_cnt_1_6> 
INFO:Xst:2261 - The FF/Latch <po_fine_tap_cnt_1_1> in Unit <mig_7series_v1_9_ddr_phy_wrcal> is equivalent to the following FF/Latch, which will be removed : <po_fine_tap_cnt_1_7> 
INFO:Xst:2261 - The FF/Latch <po_fine_tap_cnt_1_2> in Unit <mig_7series_v1_9_ddr_phy_wrcal> is equivalent to the following FF/Latch, which will be removed : <po_fine_tap_cnt_1_8> 
INFO:Xst:2261 - The FF/Latch <po_coarse_tap_cnt_1_0> in Unit <mig_7series_v1_9_ddr_phy_wrcal> is equivalent to the following FF/Latch, which will be removed : <po_coarse_tap_cnt_1_3> 
INFO:Xst:2261 - The FF/Latch <po_fine_tap_cnt_1_3> in Unit <mig_7series_v1_9_ddr_phy_wrcal> is equivalent to the following FF/Latch, which will be removed : <po_fine_tap_cnt_1_9> 
INFO:Xst:2261 - The FF/Latch <po_coarse_tap_cnt_1_1> in Unit <mig_7series_v1_9_ddr_phy_wrcal> is equivalent to the following FF/Latch, which will be removed : <po_coarse_tap_cnt_1_4> 
INFO:Xst:2261 - The FF/Latch <po_fine_tap_cnt_1_4> in Unit <mig_7series_v1_9_ddr_phy_wrcal> is equivalent to the following FF/Latch, which will be removed : <po_fine_tap_cnt_1_10> 
INFO:Xst:2261 - The FF/Latch <po_coarse_tap_cnt_1_2> in Unit <mig_7series_v1_9_ddr_phy_wrcal> is equivalent to the following FF/Latch, which will be removed : <po_coarse_tap_cnt_1_5> 
INFO:Xst:2261 - The FF/Latch <calib_cke_0> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 3 FFs/Latches, which will be removed : <calib_cke_1> <calib_cke_2> <calib_cke_3> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_38> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_rdlay1_6> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_43> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_rdlay1_11> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_39> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_rdlay1_7> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_44> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_rdlay1_12> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_45> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_rdlay1_13> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_50> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_rdlay1_2> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_46> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_rdlay1_14> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_51> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_rdlay1_3> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_47> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_rdlay1_15> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_52> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_rdlay1_4> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_48> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_rdlay1_0> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_53> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_rdlay1_5> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_49> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_rdlay1_1> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_54> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_rdlay1_6> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_10> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_rdlay1_10> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_55> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_rdlay1_7> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_60> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_rdlay1_12> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_11> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_rdlay1_11> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_56> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_rdlay1_8> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_61> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_rdlay1_13> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_0> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_rdlay1_0> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_12> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_rdlay1_12> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_57> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_rdlay1_9> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_62> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_rdlay1_14> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_1> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_rdlay1_1> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_13> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_rdlay1_13> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_58> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_rdlay1_10> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_63> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_rdlay1_15> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_2> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_rdlay1_2> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_14> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_rdlay1_14> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_59> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_rdlay1_11> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_3> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_rdlay1_3> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_15> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_rdlay1_15> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_20> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_rdlay1_4> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_4> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_rdlay1_4> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_16> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_rdlay1_0> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_21> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_rdlay1_5> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_5> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_rdlay1_5> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_17> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_rdlay1_1> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_22> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_rdlay1_6> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_6> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_rdlay1_6> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_18> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_rdlay1_2> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_23> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_rdlay1_7> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_7> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_rdlay1_7> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_19> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_rdlay1_3> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_24> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_rdlay1_8> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_8> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_rdlay1_8> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_25> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_rdlay1_9> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_30> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_rdlay1_14> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_9> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_rdlay1_9> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_0> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_rdlay1_0> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_31> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_rdlay1_15> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_26> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_rdlay1_10> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_1> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_rdlay1_1> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_32> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_rdlay1_0> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_27> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_rdlay1_11> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_2> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_rdlay1_2> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_33> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_rdlay1_1> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_28> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_rdlay1_12> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_3> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_rdlay1_3> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_34> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_rdlay1_2> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_29> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_rdlay1_13> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_10> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_rdlay1_10> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_4> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_rdlay1_4> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_40> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_rdlay1_8> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_35> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_rdlay1_3> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_11> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_rdlay1_11> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_5> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_rdlay1_5> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_41> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_rdlay1_9> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_36> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_rdlay1_4> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_12> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_rdlay1_12> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_6> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_rdlay1_6> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_42> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_rdlay1_10> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_37> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_rdlay1_5> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_13> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_rdlay1_13> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_7> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_rdlay1_7> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_43> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_rdlay1_11> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_38> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_rdlay1_6> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_14> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_rdlay1_14> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_8> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_rdlay1_8> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_44> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_rdlay1_12> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_39> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_rdlay1_7> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_15> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_rdlay1_15> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_20> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_rdlay1_4> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_9> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_rdlay1_9> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_50> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_rdlay1_2> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_45> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_rdlay1_13> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_16> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_rdlay1_0> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_21> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_rdlay1_5> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_46> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_rdlay1_14> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_51> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_rdlay1_3> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_17> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_rdlay1_1> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_22> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_rdlay1_6> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_47> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_rdlay1_15> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_52> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_rdlay1_4> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_18> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_rdlay1_2> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_23> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_rdlay1_7> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_48> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_rdlay1_0> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_53> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_rdlay1_5> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_19> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_rdlay1_3> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_24> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_rdlay1_8> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_49> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_rdlay1_1> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_54> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_rdlay1_6> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_25> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_rdlay1_9> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_30> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_rdlay1_14> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_55> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_rdlay1_7> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_60> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_rdlay1_12> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_26> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_rdlay1_10> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_31> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_rdlay1_15> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_56> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_rdlay1_8> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_61> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_rdlay1_13> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_27> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_rdlay1_11> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_32> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_rdlay1_0> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_57> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_rdlay1_9> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_62> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_rdlay1_14> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_28> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_rdlay1_12> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_33> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_rdlay1_1> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_58> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_rdlay1_10> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_63> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_rdlay1_15> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_29> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_rdlay1_13> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_34> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_rdlay1_2> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r1_59> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_rdlay1_11> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_35> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_rdlay1_3> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_40> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_rdlay1_8> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_36> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_rdlay1_4> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_41> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_rdlay1_9> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_37> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_rdlay1_5> 
INFO:Xst:2261 - The FF/Latch <rd_data_r1_42> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_rdlay1_10> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_1> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_r_1> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_14> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_r_14> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_61> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_r_13> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_2> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_r_2> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_20> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_r_4> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_15> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_r_15> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_62> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_r_14> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_3> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_r_3> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_21> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_r_5> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_16> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_r_0> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_63> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_r_15> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_16> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_r_0> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_4> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_r_4> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_22> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_r_6> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_17> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_r_1> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_17> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_r_1> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_5> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_r_5> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_23> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_r_7> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_18> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_r_2> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_18> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_r_2> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_6> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_r_6> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_24> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_r_8> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_19> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_r_3> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_19> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_r_3> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_7> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_r_7> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_30> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_r_14> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_25> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_r_9> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_20> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_r_4> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_8> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_r_8> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_31> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_r_15> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_26> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_r_10> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_21> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_r_5> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_9> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_r_9> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_32> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_r_0> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_27> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_r_11> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_22> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_r_6> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_28> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_r_12> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_33> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_r_1> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_23> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_r_7> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_29> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_expect_bit_r_13> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_34> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_r_2> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_24> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_r_8> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_26> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_r_10> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_35> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_r_3> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_40> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_r_8> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_25> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_r_9> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_27> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_r_11> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_36> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_r_4> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_41> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_r_9> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_28> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_r_12> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_37> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_r_5> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_42> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_r_10> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_29> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_r_13> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_38> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_r_6> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_43> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_r_11> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_30> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_r_14> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_39> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_r_7> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_44> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_r_12> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_31> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f0_read_bit_r_15> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_45> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_r_13> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_50> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_r_2> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_46> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_r_14> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_51> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_r_3> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_47> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_expect_bit_r_15> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_52> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_r_4> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_48> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_r_0> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_53> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_r_5> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_49> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_r_1> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_54> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_r_6> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_55> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_r_7> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_60> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_r_12> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_56> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_r_8> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_61> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_r_13> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_0> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_r_0> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_32> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_r_0> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_57> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_r_9> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_62> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_r_14> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_1> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_r_1> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_33> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_r_1> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_58> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_r_10> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_63> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_r_15> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_2> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_r_2> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_34> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_r_2> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_59> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_expect_bit_r_11> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_3> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_r_3> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_35> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_r_3> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_48> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_r_0> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_4> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_r_4> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_36> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_r_4> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_49> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_r_1> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_5> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_r_5> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_10> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_r_10> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_37> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_r_5> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_50> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_r_2> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_6> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_r_6> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_11> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_r_11> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_38> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_r_6> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_51> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_r_3> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_7> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_r_7> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_12> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_r_12> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_39> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_r_7> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_52> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_r_4> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_8> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_r_8> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_13> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_r_13> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_40> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_r_8> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_42> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_r_10> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_53> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_r_5> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_9> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_r_9> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_14> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_r_14> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_41> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_r_9> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_43> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_r_11> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_54> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_r_6> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_15> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_r_15> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_44> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_r_12> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_55> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_r_7> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_45> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_r_13> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_56> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_r_8> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_10> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_r_10> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_46> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_r_14> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_57> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_r_9> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_58> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_r_10> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_11> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_r_11> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_47> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r1_read_bit_r_15> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_59> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_r_11> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_12> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_r_12> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_0> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_read_bit_r_0> 
INFO:Xst:2261 - The FF/Latch <cmp_data_r2_13> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_r0_expect_bit_r_13> 
INFO:Xst:2261 - The FF/Latch <rd_data_r2_60> in Unit <mig_7series_v1_9_read_data_path> is equivalent to the following FF/Latch, which will be removed : <dq_f1_read_bit_r_12> 
INFO:Xst:2261 - The FF/Latch <data_mode_rr_a_0> in Unit <mig_7series_v1_9_s7ven_data_gen_1> is equivalent to the following FF/Latch, which will be removed : <data_mode_rr_c_0> 
INFO:Xst:2261 - The FF/Latch <data_mode_rr_a_1> in Unit <mig_7series_v1_9_s7ven_data_gen_1> is equivalent to the following FF/Latch, which will be removed : <data_mode_rr_c_1> 
INFO:Xst:2261 - The FF/Latch <data_mode_rr_a_2> in Unit <mig_7series_v1_9_s7ven_data_gen_1> is equivalent to the following FF/Latch, which will be removed : <data_mode_rr_c_2> 
INFO:Xst:2261 - The FF/Latch <data_mode_rr_a_0> in Unit <mig_7series_v1_9_s7ven_data_gen_2> is equivalent to the following FF/Latch, which will be removed : <data_mode_rr_c_0> 
INFO:Xst:2261 - The FF/Latch <data_mode_rr_a_1> in Unit <mig_7series_v1_9_s7ven_data_gen_2> is equivalent to the following FF/Latch, which will be removed : <data_mode_rr_c_1> 
INFO:Xst:2261 - The FF/Latch <data_mode_rr_a_2> in Unit <mig_7series_v1_9_s7ven_data_gen_2> is equivalent to the following FF/Latch, which will be removed : <data_mode_rr_c_2> 
INFO:Xst:2261 - The FF/Latch <dbg_pi_f_inc_r> in Unit <mig_7series_v1_9_ddr_calib_top> is equivalent to the following 4 FFs/Latches, which will be removed : <dbg_sel_pi_incdec_r> <dbg_po_f_inc_r> <dbg_po_f_stg23_sel_r> <dbg_sel_po_incdec_r> 
INFO:Xst:2261 - The FF/Latch <phy_ctl_wd_i1_3> in Unit <mig_7series_v1_9_ddr_mc_phy_wrapper> is equivalent to the following 18 FFs/Latches, which will be removed : <phy_ctl_wd_i1_4> <phy_ctl_wd_i1_5> <phy_ctl_wd_i1_6> <phy_ctl_wd_i1_7> <phy_ctl_wd_i1_8> <phy_ctl_wd_i1_9> <phy_ctl_wd_i1_10> <phy_ctl_wd_i1_11> <phy_ctl_wd_i1_12> <phy_ctl_wd_i1_13> <phy_ctl_wd_i1_14> <phy_ctl_wd_i1_15> <phy_ctl_wd_i1_16> <phy_ctl_wd_i1_27> <phy_ctl_wd_i1_28> <phy_ctl_wd_i1_29> <phy_ctl_wd_i1_30> <phy_ctl_wd_i1_31> 
INFO:Xst:2261 - The FF/Latch <ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst> in Unit <mig_7series_v1_9_ddr_phy_4lanes_2> is equivalent to the following 2 FFs/Latches, which will be removed : <ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst> <ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst> 
INFO:Xst:2261 - The FF/Latch <tg_st_addr_o_9> in Unit <mig_7series_v1_9_s7ven_data_gen_1> is equivalent to the following FF/Latch, which will be removed : <vio_init_pattern_bram/cmd_addr_r9> 
WARNING:Xst:2677 - Node <periodic_read_request.periodic_rd_arb0/grant_r_0> of sequential type is unconnected in block <mig_7series_v1_9_rank_common>.
WARNING:Xst:1293 - FF/Latch <app_ref_r> has a constant value of 0 in block <mig_7series_v1_9_rank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <app_ref_ack_r> has a constant value of 0 in block <mig_7series_v1_9_rank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <app_zq_r> has a constant value of 0 in block <mig_7series_v1_9_rank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <app_zq_ack_r> has a constant value of 0 in block <mig_7series_v1_9_rank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sr_cntrl.sre_request_logic.sre_request_r> (without init value) has a constant value of 0 in block <mig_7series_v1_9_rank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dbg_pi_f_inc_r> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_calib_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_pi_f_en_r> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_calib_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_po_f_en_r> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_calib_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_stg2_f_incdec<0> and po_stg2_f_incdec<1> po_stg2_f_incdec<1> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_stg2_f_incdec<0> and po_stg2_f_incdec<2> po_stg2_f_incdec<2> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_sel_stg2stg3<0> and po_sel_stg2stg3<1> po_sel_stg2stg3<1> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_sel_stg2stg3<0> and po_sel_stg2stg3<2> po_sel_stg2stg3<2> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_en_stg2_f<0> and po_en_stg2_f<1> po_en_stg2_f<1> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_en_stg2_f<0> and po_en_stg2_f<2> po_en_stg2_f<2> signal will be lost.
WARNING:Xst:1710 - FF/Latch <phy_ctl_wd_i1_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_31> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_30> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_29> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_28> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_27> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_16> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_15> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_14> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_13> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_12> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_11> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_10> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_9> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_8> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_7> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_6> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_5> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rst_remem> (without init value) has a constant value of 0 in block <mig_7series_v1_9_traffic_gen_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <app_cmd1_2> is unconnected in block <mig_7series_v1_9_traffic_gen_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <app_cmd2_2> is unconnected in block <mig_7series_v1_9_traffic_gen_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <app_cmd3_2> is unconnected in block <mig_7series_v1_9_traffic_gen_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <app_cmd4_2> is unconnected in block <mig_7series_v1_9_traffic_gen_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <app_cmd1_1> is unconnected in block <mig_7series_v1_9_traffic_gen_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <app_cmd2_1> is unconnected in block <mig_7series_v1_9_traffic_gen_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <app_cmd3_1> is unconnected in block <mig_7series_v1_9_traffic_gen_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <app_cmd4_1> is unconnected in block <mig_7series_v1_9_traffic_gen_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <app_cmd1_0> is unconnected in block <mig_7series_v1_9_traffic_gen_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <app_cmd2_0> is unconnected in block <mig_7series_v1_9_traffic_gen_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <app_cmd3_0> is unconnected in block <mig_7series_v1_9_traffic_gen_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <app_cmd4_0> is unconnected in block <mig_7series_v1_9_traffic_gen_top>.
WARNING:Xst:1710 - FF/Latch <bram_mode_enable> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_5> on signal <fine_adj_state_r[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0011  | 0011
 0010  | 0010
 0100  | 0100
 0001  | 0001
 1111  | 1111
 1101  | 1101
 0101  | 0101
 0110  | 0110
 1000  | 1000
 0111  | 0111
 1001  | 1001
 1011  | 1011
 1010  | 1010
 1100  | 1100
 1110  | 1110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/FSM_6> on signal <cal1_state_r[1:22]> with one-hot encoding.
----------------------------------
 State  | Encoding
----------------------------------
 000000 | 0000000000000000000001
 000001 | 0000000000000000000010
 011101 | 0000000000000000000100
 000010 | 0000000000000000001000
 001100 | 0000000000000000010000
 000011 | 0000000000000000100000
 011100 | 0000000000000001000000
 000100 | 0000000000000010000000
 001000 | 0000000000000100000000
 000101 | 0000000000001000000000
 011111 | 0000000000010000000000
 000111 | 0000000000100000000000
 000110 | 0000000001000000000000
 001001 | 0000000010000000000000
 001011 | 0000000100000000000000
 001010 | 0000001000000000000000
 001101 | 0000010000000000000000
 001110 | 0000100000000000000000
 100000 | 0001000000000000000000
 011011 | 0010000000000000000000
 001111 | 0100000000000000000000
 010001 | unreached
 011001 | unreached
 010010 | unreached
 010100 | unreached
 010011 | unreached
 010101 | unreached
 010110 | unreached
 010111 | unreached
 011000 | unreached
 011010 | unreached
 011110 | 1000000000000000000000
----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/FSM_7> on signal <prbs_state_r[1:12]> with one-hot encoding.
------------------------
 State  | Encoding
------------------------
 000000 | 000000000001
 000001 | 000000000010
 000010 | 000000000100
 000011 | 000000001000
 000101 | 000000010000
 000111 | 000000100000
 000100 | 000001000000
 001001 | 000010000000
 000110 | 000100000000
 001000 | 001000000000
 001010 | 010000000000
 001011 | 100000000000
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_3> on signal <wl_state_r[1:27]> with one-hot encoding.
--------------------------------------
 State | Encoding
--------------------------------------
 00000 | 000000000000000000000000001
 00001 | 000000000000000000000000010
 00010 | 000000000000000000000000100
 10000 | 000000000000000000000001000
 01110 | 000000000000000000000010000
 00011 | 000000000000000000000100000
 00100 | 000000000000000000001000000
 00101 | 000000000000000000010000000
 01000 | 000000000000000000100000000
 11001 | 000000000000000001000000000
 10111 | 000000000000000010000000000
 01001 | 000000000000000100000000000
 00111 | 000000000000001000000000000
 01011 | 000000000000010000000000000
 01010 | 000000000000100000000000000
 11010 | 000000000001000000000000000
 01101 | 000000000010000000000000000
 10100 | 000000000100000000000000000
 11011 | 000000001000000000000000000
 11000 | 000000010000000000000000000
 10010 | 000000100000000000000000000
 10011 | 000001000000000000000000000
 10101 | 000010000000000000000000000
 10110 | 000100000000000000000000000
 00110 | 001000000000000000000000000
 01111 | 010000000000000000000000000
 10001 | 100000000000000000000000000
--------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/FSM_4> on signal <ocal_state_r[1:21]> with one-hot encoding.
--------------------------------
 State | Encoding
--------------------------------
 00000 | 000000000000000000001
 00001 | 000000000000000000010
 00111 | 000000000000000000100
 00010 | 000000000000000001000
 00011 | 000000000000000010000
 00100 | 000000000000000100000
 00101 | 000000000000001000000
 01000 | 000000000000010000000
 00110 | 000000000000100000000
 10011 | 000000000001000000000
 10010 | 000000000010000000000
 01010 | 000000000100000000000
 01001 | 000000001000000000000
 10001 | 000000010000000000000
 01011 | 000000100000000000000
 01101 | 000001000000000000000
 01100 | 000010000000000000000
 01111 | 000100000000000000000
 01110 | 001000000000000000000
 10000 | 010000000000000000000
 10100 | 100000000000000000000
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/FSM_2> on signal <cal2_state_r[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 1000  | 1000
 0101  | 0101
 0011  | 0011
 0010  | 0010
 0111  | 0111
 0110  | 0110
 0100  | 0100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/FSM_8> on signal <tempmon_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
 011   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_1> on signal <init_state_r[1:45]> with one-hot encoding.
---------------------------------------------------------
 State  | Encoding
---------------------------------------------------------
 000000 | 000000000000000000000000000000000000000000001
 000001 | 000000000000000000000000000000000000000000010
 000010 | 000000000000000000000000000000000000000000100
 000011 | 000000000000000000000000000000000000000001000
 000100 | 000000000000000000000000000000000000000010000
 010011 | 000000000000000000000000000000000000000100000
 010100 | 000000000000000000000000000000000000001000000
 000101 | 000000000000000000000000000000000000010000000
 001100 | 000000000000000000000000000000000000100000000
 000111 | 000000000000000000000000000000000001000000000
 001000 | 000000000000000000000000000000000010000000000
 001001 | 000000000000000000000000000000000100000000000
 001010 | 000000000000000000000000000000001000000000000
 001011 | 000000000000000000000000000000010000000000000
 000110 | 000000000000000000000000000000100000000000000
 001101 | 000000000000000000000000000001000000000000000
 010000 | 000000000000000000000000000010000000000000000
 001110 | 000000000000000000000000000100000000000000000
 100000 | 000000000000000000000000001000000000000000000
 010001 | 000000000000000000000000010000000000000000000
 100110 | 000000000000000000000000100000000000000000000
 001111 | 000000000000000000000001000000000000000000000
 010010 | 000000000000000000000010000000000000000000000
 010101 | 000000000000000000000100000000000000000000000
 011001 | 000000000000000000001000000000000000000000000
 100100 | 000000000000000000010000000000000000000000000
 011111 | 000000000000000000100000000000000000000000000
 010110 | 000000000000000001000000000000000000000000000
 011000 | unreached
 011010 | 000000000000000010000000000000000000000000000
 101101 | 000000000000000100000000000000000000000000000
 100111 | 000000000000001000000000000000000000000000000
 011100 | unreached
 011011 | unreached
 011110 | unreached
 010111 | unreached
 100001 | 000000000000010000000000000000000000000000000
 100010 | 000000000000100000000000000000000000000000000
 100011 | 000000000001000000000000000000000000000000000
 100101 | 000000000010000000000000000000000000000000000
 101000 | 000000000100000000000000000000000000000000000
 101001 | 000000001000000000000000000000000000000000000
 101010 | 000000010000000000000000000000000000000000000
 101011 | 000000100000000000000000000000000000000000000
 101100 | 000001000000000000000000000000000000000000000
 101110 | 000010000000000000000000000000000000000000000
 101111 | 000100000000000000000000000000000000000000000
 110000 | 001000000000000000000000000000000000000000000
 110001 | 010000000000000000000000000000000000000000000
 110010 | 100000000000000000000000000000000000000000000
---------------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_M_DdrCtrl/temp_mon_enabled.u_tempmon/FSM_0> on signal <xadc_supplied_temperature.tempmon_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | 10
-------------------
INFO:Xst:2146 - In block <mig_7series_v1_9_s7ven_data_gen_1>, Counter <gen_prbs_modules[15].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[14].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[13].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[12].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[11].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[10].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[9].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[8].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[7].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[6].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[5].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[4].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[3].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[2].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[1].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[0].u_data_prbs_gen/sample_cnt_r> are equivalent, XST will keep only <gen_prbs_modules[15].u_data_prbs_gen/sample_cnt_r>.
INFO:Xst:2146 - In block <mig_7series_v1_9_afifo_1>, Counter <rd_ptr_cp> <rd_ptr> are equivalent, XST will keep only <rd_ptr_cp>.
INFO:Xst:2146 - In block <mig_7series_v1_9_s7ven_data_gen_2>, Counter <gen_prbs_modules[15].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[14].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[13].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[12].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[11].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[10].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[9].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[8].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[7].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[6].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[5].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[4].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[3].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[2].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[1].u_data_prbs_gen/sample_cnt_r> <gen_prbs_modules[0].u_data_prbs_gen/sample_cnt_r> are equivalent, XST will keep only <gen_prbs_modules[15].u_data_prbs_gen/sample_cnt_r>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_traffic_gen_top/u_memc_traffic_gen/memc_control/FSM_10> on signal <current_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_traffic_gen_top/u_init_mem_pattern_ctr/FSM_9> on signal <current_state[1:3]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 00000001 | 000
 10000000 | unreached
 00010000 | 001
 00100000 | 011
 00000010 | 010
 00000100 | unreached
 00001000 | 110
 01000000 | unreached
----------------------
WARNING:Xst:1710 - FF/Latch <cal1_dlyce_dq_r> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <pb_found_edge_last_r_0> is unconnected in block <mig_7series_v1_9_ddr_phy_rdlvl>.
WARNING:Xst:2677 - Node <found_edge_all_r> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_rdlvl>.
WARNING:Xst:2677 - Node <idel_tap_limit_dq_pb_r> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_rdlvl>.
WARNING:Xst:1710 - FF/Latch <calib_odt_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ddr2_pre_flag_r> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <ddr2_refresh_flag_r> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:1710 - FF/Latch <app_sz_r2> (without init value) has a constant value of 1 in block <mig_7series_v1_9_ui_cmd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <app_hi_pri_r2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ui_cmd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_cmd_r_2> of sequential type is unconnected in block <mig_7series_v1_9_mc>.
WARNING:Xst:2677 - Node <bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_cmd_r_2> of sequential type is unconnected in block <mig_7series_v1_9_mc>.
WARNING:Xst:2677 - Node <bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_cmd_r_2> of sequential type is unconnected in block <mig_7series_v1_9_mc>.
WARNING:Xst:2677 - Node <bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_cmd_r_2> of sequential type is unconnected in block <mig_7series_v1_9_mc>.
WARNING:Xst:1710 - FF/Latch <maint_rank_r_lcl_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_rank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlyce_dq_r_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_43> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_33> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_23> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_13> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_03> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_42> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_32> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_22> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_12> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_02> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_41> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_31> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_21> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_11> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_01> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_10> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_11> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_12> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_13> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_14> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_15> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_16> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_17> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_18> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_19> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_9> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_8> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_7> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_6> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_5> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <dlyinc_dq_r> is unconnected in block <mig_7series_v1_9_ddr_phy_rdlvl>.
WARNING:Xst:1710 - FF/Latch <tmp_mr2_r_3_6> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmp_mr2_r_3_7> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmp_mr1_r_3_9> (without init value) has a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmp_mr1_r_3_10> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmp_mr1_r_3_11> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_bank_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_address_14> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_address_13> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_address_11> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mr2_r<0>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mr2_r<0>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mr1_r<0>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mr1_r<0>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <tmp_mr2_r_3_0> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr2_r_3_1> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr2_r_3_2> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr2_r_3_3> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr2_r_3_4> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr2_r_3_5> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr1_r_3_0> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr1_r_3_1> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr1_r_3_2> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr1_r_3_3> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr1_r_3_4> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr1_r_3_5> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr1_r_3_6> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr1_r_3_7> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr1_r_3_8> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:1710 - FF/Latch <pi_fine_overflow> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_4lanes_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pi_counter_read_val_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_4lanes_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pi_counter_read_val_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_4lanes_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pi_counter_read_val_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_4lanes_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pi_counter_read_val_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_4lanes_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pi_counter_read_val_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_4lanes_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pi_counter_read_val_5> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_4lanes_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pi_phase_locked> (without init value) has a constant value of 1 in block <mig_7series_v1_9_ddr_phy_4lanes_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pi_dqs_out_of_range> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_4lanes_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_data_counts_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_counts_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_counts_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_counts_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_data_counts_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_data_counts_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_data_counts_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_data_counts_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_memc_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INC_COUNTS_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_cmd_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INC_COUNTS_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_cmd_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INC_COUNTS_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_cmd_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <write_percent_cnt_0> of sequential type is unconnected in block <mig_7series_v1_9_cmd_gen>.
WARNING:Xst:2677 - Node <write_percent_cnt_1> of sequential type is unconnected in block <mig_7series_v1_9_cmd_gen>.
WARNING:Xst:2677 - Node <write_percent_cnt_2> of sequential type is unconnected in block <mig_7series_v1_9_cmd_gen>.
WARNING:Xst:2677 - Node <write_percent_cnt_3> of sequential type is unconnected in block <mig_7series_v1_9_cmd_gen>.
WARNING:Xst:2677 - Node <force_rd_counts_4> of sequential type is unconnected in block <mig_7series_v1_9_cmd_gen>.
WARNING:Xst:2677 - Node <force_rd_counts_5> of sequential type is unconnected in block <mig_7series_v1_9_cmd_gen>.
WARNING:Xst:2677 - Node <force_rd_counts_6> of sequential type is unconnected in block <mig_7series_v1_9_cmd_gen>.
WARNING:Xst:2677 - Node <force_rd_counts_7> of sequential type is unconnected in block <mig_7series_v1_9_cmd_gen>.
WARNING:Xst:2677 - Node <force_rd_counts_8> of sequential type is unconnected in block <mig_7series_v1_9_cmd_gen>.
WARNING:Xst:2677 - Node <force_rd_counts_9> of sequential type is unconnected in block <mig_7series_v1_9_cmd_gen>.
WARNING:Xst:2677 - Node <error_bit_64> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_65> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_66> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_67> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_68> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_69> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_70> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_71> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_72> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_73> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_74> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_75> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_76> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_77> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_78> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_79> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_80> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_81> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_82> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_83> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_84> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_85> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_86> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_87> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_88> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_89> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_90> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_91> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_92> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_93> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_94> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_95> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_96> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_97> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_98> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_99> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_100> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_101> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_102> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_103> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_104> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_105> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_106> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_107> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_108> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_109> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_110> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_111> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_112> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_113> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_114> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_115> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_116> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_117> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_118> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_119> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_120> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_121> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_122> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_123> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_124> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_125> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_126> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:2677 - Node <error_bit_127> of sequential type is unconnected in block <mig_7series_v1_9_read_data_path>.
WARNING:Xst:1710 - FF/Latch <calib_data_66> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_67> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_70> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_71> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_74> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_75> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_78> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_79> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_82> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_83> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_86> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_87> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_90> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_91> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_94> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_95> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_98> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_99> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_102> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_103> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_106> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_107> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_110> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_111> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_114> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_115> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_118> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_119> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_122> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_123> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_126> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_127> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_0> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_2> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_4> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_6> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_8> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_10> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_12> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_14> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_16> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_18> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_20> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_22> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_24> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_26> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_28> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_30> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_32> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_34> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_36> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_38> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_40> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_42> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_44> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_46> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_48> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_50> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_52> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_54> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_56> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_58> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_60> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_62> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <acounts_32> of sequential type is unconnected in block <mig_7series_v1_9_s7ven_data_gen_1>.
WARNING:Xst:2677 - Node <acounts_33> of sequential type is unconnected in block <mig_7series_v1_9_s7ven_data_gen_1>.
WARNING:Xst:2677 - Node <acounts_34> of sequential type is unconnected in block <mig_7series_v1_9_s7ven_data_gen_1>.
WARNING:Xst:2677 - Node <acounts_35> of sequential type is unconnected in block <mig_7series_v1_9_s7ven_data_gen_1>.
WARNING:Xst:2677 - Node <buf_avail_r_0> of sequential type is unconnected in block <mig_7series_v1_9_read_posted_fifo>.
WARNING:Xst:2677 - Node <buf_avail_r_1> of sequential type is unconnected in block <mig_7series_v1_9_read_posted_fifo>.
WARNING:Xst:2677 - Node <buf_avail_r_2> of sequential type is unconnected in block <mig_7series_v1_9_read_posted_fifo>.
WARNING:Xst:2677 - Node <buf_avail_r_3> of sequential type is unconnected in block <mig_7series_v1_9_read_posted_fifo>.
WARNING:Xst:2677 - Node <buf_avail_r_4> of sequential type is unconnected in block <mig_7series_v1_9_read_posted_fifo>.
WARNING:Xst:1710 - FF/Latch <calib_data_66> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_67> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_70> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_71> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_74> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_75> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_78> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_79> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_82> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_83> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_86> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_87> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_90> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_91> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_94> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_95> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_98> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_99> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_102> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_103> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_106> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_107> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_110> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_111> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_114> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_115> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_118> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_119> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_122> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_123> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_126> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_127> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_0> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_2> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_4> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_6> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_8> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_10> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_12> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_14> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_16> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_18> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_20> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_22> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_24> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_26> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_28> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_30> (without init value) has a constant value of 1 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_32> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_34> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_36> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_38> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_40> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_42> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_44> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_46> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_48> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_50> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_52> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_54> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_56> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_58> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_60> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_data_62> (without init value) has a constant value of 0 in block <mig_7series_v1_9_s7ven_data_gen_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <acounts_32> of sequential type is unconnected in block <mig_7series_v1_9_s7ven_data_gen_2>.
WARNING:Xst:2677 - Node <acounts_33> of sequential type is unconnected in block <mig_7series_v1_9_s7ven_data_gen_2>.
WARNING:Xst:2677 - Node <acounts_34> of sequential type is unconnected in block <mig_7series_v1_9_s7ven_data_gen_2>.
WARNING:Xst:2677 - Node <acounts_35> of sequential type is unconnected in block <mig_7series_v1_9_s7ven_data_gen_2>.
WARNING:Xst:1710 - FF/Latch <end_boundary_addr_11> (without init value) has a constant value of 1 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_12> (without init value) has a constant value of 1 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_13> (without init value) has a constant value of 1 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_14> (without init value) has a constant value of 1 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_15> (without init value) has a constant value of 1 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_16> (without init value) has a constant value of 1 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_17> (without init value) has a constant value of 1 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_18> (without init value) has a constant value of 1 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_19> (without init value) has a constant value of 1 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_20> (without init value) has a constant value of 1 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_21> (without init value) has a constant value of 1 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_22> (without init value) has a constant value of 1 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_23> (without init value) has a constant value of 1 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_24> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_25> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_26> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_27> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_28> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_29> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_30> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_31> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <current_state_FSM_FFd3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <current_address_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <current_address_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <current_address_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fix_bl_value_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fix_bl_value_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fix_bl_value_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fix_bl_value_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fix_bl_value_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fix_bl_value_5> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fix_bl_value_6> (without init value) has a constant value of 1 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fix_bl_value_7> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fix_bl_value_8> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fix_bl_value_9> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_mode_o_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_mode_o_1> (without init value) has a constant value of 1 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_mode_o_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_mode_o_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_5> (without init value) has a constant value of 0 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_6> (without init value) has a constant value of 1 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_7> (without init value) has a constant value of 1 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_8> (without init value) has a constant value of 1 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_9> (without init value) has a constant value of 1 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_boundary_addr_10> (without init value) has a constant value of 1 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <syn1_vio_data_mode_value_0> of sequential type is unconnected in block <mig_7series_v1_9_init_mem_pattern_ctr>.
WARNING:Xst:2677 - Node <data_mode_sel_0> of sequential type is unconnected in block <mig_7series_v1_9_init_mem_pattern_ctr>.
WARNING:Xst:2677 - Node <data_mode_sel_1> of sequential type is unconnected in block <mig_7series_v1_9_init_mem_pattern_ctr>.
WARNING:Xst:2677 - Node <data_mode_sel_2> of sequential type is unconnected in block <mig_7series_v1_9_init_mem_pattern_ctr>.
WARNING:Xst:2677 - Node <data_mode_sel_3> of sequential type is unconnected in block <mig_7series_v1_9_init_mem_pattern_ctr>.
INFO:Xst:1901 - Instance u_bufh_auxout_clk in unit mig_7series_v1_9_infrastructure of type BUFH has been replaced by BUFHCE
INFO:Xst:2261 - The FF/Latch <ocal_rise_edge1_found> in Unit <mig_7series_v1_9_ddr_phy_oclkdelay_cal> is equivalent to the following FF/Latch, which will be removed : <ocal_rise_edge1_found_timing> 
INFO:Xst:2261 - The FF/Latch <ocal_rise_edge2_found> in Unit <mig_7series_v1_9_ddr_phy_oclkdelay_cal> is equivalent to the following FF/Latch, which will be removed : <ocal_rise_edge2_found_timing> 
INFO:Xst:2261 - The FF/Latch <lfsr_q_1> in Unit <mig_7series_v1_9_ddr_prbs_gen> is equivalent to the following FF/Latch, which will be removed : <lfsr_q_33> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_37> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_45> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_38> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_46> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_39> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_47> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_50> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_58> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_51> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_59> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_7> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_15> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_52> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_60> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_48> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_56> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_53> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_61> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_1> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_9> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_49> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_57> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_54> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_62> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_55> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_63> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_102> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_110> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_103> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_111> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_112> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_120> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_100> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_108> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_113> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_121> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_64> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_72> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_101> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_109> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_114> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_122> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_65> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_73> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_115> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_123> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_116> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_124> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_117> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_125> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_118> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_126> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_66> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_74> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_119> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_127> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_67> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_75> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_80> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_88> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_81> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_89> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_68> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_76> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_69> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_77> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_82> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_90> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_70> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_78> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_83> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_91> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_2> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_10> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_71> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_79> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_84> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_92> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_3> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_11> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_85> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_93> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_4> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_12> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_86> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_94> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_5> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_13> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_87> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_95> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_6> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_14> 
INFO:Xst:2261 - The FF/Latch <phy_tmp_odt_r> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <mr1_r<0>_0> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_20> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_28> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_21> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_29> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_16> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_24> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_17> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_25> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_22> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_30> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_96> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_104> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_18> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_26> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_23> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_31> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_97> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_105> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_19> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_27> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_98> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_106> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_99> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_107> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_32> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_40> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_33> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_41> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_34> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_42> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_0> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_8> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_35> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_43> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_36> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_44> 
INFO:Xst:2261 - The FF/Latch <gen_prbs_modules[15].u_data_prbs_gen/reseed_prbs_r> in Unit <mig_7series_v1_9_s7ven_data_gen_1> is equivalent to the following 15 FFs/Latches, which will be removed : <gen_prbs_modules[14].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[13].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[12].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[11].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[10].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[9].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[8].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[7].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[6].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[5].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[4].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[3].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[2].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[1].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r> 
INFO:Xst:2261 - The FF/Latch <calib_data_33> in Unit <mig_7series_v1_9_s7ven_data_gen_1> is equivalent to the following 31 FFs/Latches, which will be removed : <calib_data_35> <calib_data_37> <calib_data_39> <calib_data_41> <calib_data_43> <calib_data_45> <calib_data_47> <calib_data_49> <calib_data_51> <calib_data_53> <calib_data_55> <calib_data_57> <calib_data_59> <calib_data_61> <calib_data_63> <calib_data_64> <calib_data_68> <calib_data_72> <calib_data_76> <calib_data_80> <calib_data_84> <calib_data_88> <calib_data_92> <calib_data_97> <calib_data_101> <calib_data_105> <calib_data_109> <calib_data_113> <calib_data_117> <calib_data_121> <calib_data_125> 
INFO:Xst:2261 - The FF/Latch <vio_init_pattern_bram/data_in_15> in Unit <mig_7series_v1_9_s7ven_data_gen_1> is equivalent to the following 15 FFs/Latches, which will be removed : <vio_init_pattern_bram/data_in_14> <vio_init_pattern_bram/data_in_13> <vio_init_pattern_bram/data_in_12> <vio_init_pattern_bram/data_in_11> <vio_init_pattern_bram/data_in_10> <vio_init_pattern_bram/data_in_9> <vio_init_pattern_bram/data_in_8> <vio_init_pattern_bram/data_in_7> <vio_init_pattern_bram/data_in_6> <vio_init_pattern_bram/data_in_5> <vio_init_pattern_bram/data_in_4> <vio_init_pattern_bram/data_in_3> <vio_init_pattern_bram/data_in_2> <vio_init_pattern_bram/data_in_1> <vio_init_pattern_bram/data_in_0> 
INFO:Xst:2261 - The FF/Latch <vio_init_pattern_bram/data_in_31> in Unit <mig_7series_v1_9_s7ven_data_gen_1> is equivalent to the following 15 FFs/Latches, which will be removed : <vio_init_pattern_bram/data_in_30> <vio_init_pattern_bram/data_in_29> <vio_init_pattern_bram/data_in_28> <vio_init_pattern_bram/data_in_27> <vio_init_pattern_bram/data_in_26> <vio_init_pattern_bram/data_in_25> <vio_init_pattern_bram/data_in_24> <vio_init_pattern_bram/data_in_23> <vio_init_pattern_bram/data_in_22> <vio_init_pattern_bram/data_in_21> <vio_init_pattern_bram/data_in_20> <vio_init_pattern_bram/data_in_19> <vio_init_pattern_bram/data_in_18> <vio_init_pattern_bram/data_in_17> <vio_init_pattern_bram/data_in_16> 
INFO:Xst:2261 - The FF/Latch <calib_data_1> in Unit <mig_7series_v1_9_s7ven_data_gen_1> is equivalent to the following 31 FFs/Latches, which will be removed : <calib_data_3> <calib_data_5> <calib_data_7> <calib_data_9> <calib_data_11> <calib_data_13> <calib_data_15> <calib_data_17> <calib_data_19> <calib_data_21> <calib_data_23> <calib_data_25> <calib_data_27> <calib_data_29> <calib_data_31> <calib_data_65> <calib_data_69> <calib_data_73> <calib_data_77> <calib_data_81> <calib_data_85> <calib_data_89> <calib_data_93> <calib_data_96> <calib_data_100> <calib_data_104> <calib_data_108> <calib_data_112> <calib_data_116> <calib_data_120> <calib_data_124> 
INFO:Xst:2261 - The FF/Latch <gen_prbs_modules[15].u_data_prbs_gen/reseed_prbs_r> in Unit <mig_7series_v1_9_s7ven_data_gen_2> is equivalent to the following 15 FFs/Latches, which will be removed : <gen_prbs_modules[14].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[13].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[12].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[11].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[10].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[9].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[8].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[7].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[6].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[5].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[4].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[3].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[2].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[1].u_data_prbs_gen/reseed_prbs_r> <gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r> 
INFO:Xst:2261 - The FF/Latch <vio_init_pattern_bram/data_in_15> in Unit <mig_7series_v1_9_s7ven_data_gen_2> is equivalent to the following 15 FFs/Latches, which will be removed : <vio_init_pattern_bram/data_in_14> <vio_init_pattern_bram/data_in_13> <vio_init_pattern_bram/data_in_12> <vio_init_pattern_bram/data_in_11> <vio_init_pattern_bram/data_in_10> <vio_init_pattern_bram/data_in_9> <vio_init_pattern_bram/data_in_8> <vio_init_pattern_bram/data_in_7> <vio_init_pattern_bram/data_in_6> <vio_init_pattern_bram/data_in_5> <vio_init_pattern_bram/data_in_4> <vio_init_pattern_bram/data_in_3> <vio_init_pattern_bram/data_in_2> <vio_init_pattern_bram/data_in_1> <vio_init_pattern_bram/data_in_0> 
INFO:Xst:2261 - The FF/Latch <calib_data_1> in Unit <mig_7series_v1_9_s7ven_data_gen_2> is equivalent to the following 31 FFs/Latches, which will be removed : <calib_data_3> <calib_data_5> <calib_data_7> <calib_data_9> <calib_data_11> <calib_data_13> <calib_data_15> <calib_data_17> <calib_data_19> <calib_data_21> <calib_data_23> <calib_data_25> <calib_data_27> <calib_data_29> <calib_data_31> <calib_data_65> <calib_data_69> <calib_data_73> <calib_data_77> <calib_data_81> <calib_data_85> <calib_data_89> <calib_data_93> <calib_data_96> <calib_data_100> <calib_data_104> <calib_data_108> <calib_data_112> <calib_data_116> <calib_data_120> <calib_data_124> 
INFO:Xst:2261 - The FF/Latch <vio_init_pattern_bram/data_in_31> in Unit <mig_7series_v1_9_s7ven_data_gen_2> is equivalent to the following 15 FFs/Latches, which will be removed : <vio_init_pattern_bram/data_in_30> <vio_init_pattern_bram/data_in_29> <vio_init_pattern_bram/data_in_28> <vio_init_pattern_bram/data_in_27> <vio_init_pattern_bram/data_in_26> <vio_init_pattern_bram/data_in_25> <vio_init_pattern_bram/data_in_24> <vio_init_pattern_bram/data_in_23> <vio_init_pattern_bram/data_in_22> <vio_init_pattern_bram/data_in_21> <vio_init_pattern_bram/data_in_20> <vio_init_pattern_bram/data_in_19> <vio_init_pattern_bram/data_in_18> <vio_init_pattern_bram/data_in_17> <vio_init_pattern_bram/data_in_16> 
INFO:Xst:2261 - The FF/Latch <calib_data_33> in Unit <mig_7series_v1_9_s7ven_data_gen_2> is equivalent to the following 31 FFs/Latches, which will be removed : <calib_data_35> <calib_data_37> <calib_data_39> <calib_data_41> <calib_data_43> <calib_data_45> <calib_data_47> <calib_data_49> <calib_data_51> <calib_data_53> <calib_data_55> <calib_data_57> <calib_data_59> <calib_data_61> <calib_data_63> <calib_data_64> <calib_data_68> <calib_data_72> <calib_data_76> <calib_data_80> <calib_data_84> <calib_data_88> <calib_data_92> <calib_data_97> <calib_data_101> <calib_data_105> <calib_data_109> <calib_data_113> <calib_data_117> <calib_data_121> <calib_data_125> 
INFO:Xst:2261 - The FF/Latch <addr_mode_o_0> in Unit <mig_7series_v1_9_init_mem_pattern_ctr> is equivalent to the following FF/Latch, which will be removed : <addr_mode_o_1> 

Optimizing unit <mig_7series_v1_9_ddr_byte_group_io_4> ...

Optimizing unit <mig_7series_v1_9_ddr_byte_group_io_5> ...

Optimizing unit <M_Top> ...

Optimizing unit <mig_7series_v1_9_ui_rd_data> ...

Optimizing unit <mig_7series_v1_9_ui_wr_data> ...

Optimizing unit <mig_7series_v1_9_ui_cmd> ...

Optimizing unit <mig_7series_v1_9_mc> ...

Optimizing unit <mig_7series_v1_9_rank_cntrl> ...

Optimizing unit <mig_7series_v1_9_rank_common> ...

Optimizing unit <mig_7series_v1_9_round_robin_arb_1> ...

Optimizing unit <mig_7series_v1_9_bank_state_1> ...

Optimizing unit <mig_7series_v1_9_bank_queue_1> ...

Optimizing unit <mig_7series_v1_9_bank_state_2> ...

Optimizing unit <mig_7series_v1_9_bank_queue_2> ...

Optimizing unit <mig_7series_v1_9_bank_state_3> ...

Optimizing unit <mig_7series_v1_9_bank_queue_3> ...

Optimizing unit <mig_7series_v1_9_bank_state_4> ...

Optimizing unit <mig_7series_v1_9_bank_queue_4> ...

Optimizing unit <mig_7series_v1_9_arb_select> ...
WARNING:Xst:1710 - FF/Latch <rnk_config_r_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_arb_select>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <mig_7series_v1_9_arb_row_col> ...

Optimizing unit <mig_7series_v1_9_round_robin_arb_3> ...

Optimizing unit <mig_7series_v1_9_bank_common> ...
WARNING:Xst:1710 - FF/Latch <generate_maint_cmds.send_cnt_r_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_bank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <generate_maint_cmds.send_cnt_r_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_bank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <generate_maint_cmds.send_cnt_r_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_bank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <generate_maint_cmds.send_cnt_r_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_bank_common>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <mig_7series_v1_9_col_mach> ...

Optimizing unit <mig_7series_v1_9_ddr_phy_top> ...

Optimizing unit <mig_7series_v1_9_ddr_calib_top> ...

Optimizing unit <mig_7series_v1_9_ddr_phy_dqs_found_cal> ...
WARNING:Xst:1710 - FF/Latch <rd_byte_data_offset<0>_5> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_dqs_found_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_byte_data_offset<0>_11> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_dqs_found_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <detect_rd_cnt_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_dqs_found_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <final_data_offset_5> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_dqs_found_cal>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <mig_7series_v1_9_ddr_phy_rdlvl> ...

Optimizing unit <mig_7series_v1_9_ddr_phy_prbs_rdlvl> ...
WARNING:Xst:1710 - FF/Latch <prbs_dqs_cnt_r_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_prbs_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_mux_sel_r_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_prbs_rdlvl>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <mig_7series_v1_9_ddr_phy_wrlvl> ...

Optimizing unit <mig_7series_v1_9_ddr_phy_oclkdelay_cal> ...

Optimizing unit <mig_7series_v1_9_ddr_phy_wrcal> ...

Optimizing unit <mig_7series_v1_9_ddr_phy_tempmon> ...

Optimizing unit <mig_7series_v1_9_ddr_prbs_gen> ...
INFO:Xst:2261 - The FF/Latch <lfsr_q_2> in Unit <mig_7series_v1_9_ddr_prbs_gen> is equivalent to the following FF/Latch, which will be removed : <lfsr_q_34> 
INFO:Xst:2261 - The FF/Latch <lfsr_q_2> in Unit <mig_7series_v1_9_ddr_prbs_gen> is equivalent to the following FF/Latch, which will be removed : <lfsr_q_34> 

Optimizing unit <mig_7series_v1_9_ddr_phy_init> ...
WARNING:Xst:1710 - FF/Latch <phy_address_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <num_reads_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay> ...

Optimizing unit <mig_7series_v1_9_ddr_mc_phy_wrapper> ...

Optimizing unit <mig_7series_v1_9_ddr_of_pre_fifo_1> ...

Optimizing unit <mig_7series_v1_9_ddr_mc_phy> ...

Optimizing unit <mig_7series_v1_9_ddr_phy_4lanes_1> ...

Optimizing unit <mig_7series_v1_9_ddr_byte_lane_1> ...

Optimizing unit <mig_7series_v1_9_ddr_byte_group_io_1> ...

Optimizing unit <mig_7series_v1_9_ddr_byte_lane_2> ...

Optimizing unit <mig_7series_v1_9_ddr_byte_group_io_2> ...

Optimizing unit <mig_7series_v1_9_ddr_phy_4lanes_2> ...

Optimizing unit <mig_7series_v1_9_iodelay_ctrl> ...

Optimizing unit <mig_7series_v1_9_infrastructure> ...

Optimizing unit <mig_7series_v1_9_tempmon> ...

Optimizing unit <mig_7series_v1_9_traffic_gen_top> ...

Optimizing unit <mig_7series_v1_9_memc_traffic_gen> ...

Optimizing unit <mig_7series_v1_9_cmd_gen> ...

Optimizing unit <mig_7series_v1_9_cmd_prbs_gen_1> ...

Optimizing unit <mig_7series_v1_9_cmd_prbs_gen_2> ...

Optimizing unit <mig_7series_v1_9_read_data_path> ...

Optimizing unit <mig_7series_v1_9_rd_data_gen> ...

Optimizing unit <mig_7series_v1_9_s7ven_data_gen_1> ...

Optimizing unit <mig_7series_v1_9_read_posted_fifo> ...

Optimizing unit <mig_7series_v1_9_afifo_1> ...

Optimizing unit <mig_7series_v1_9_wr_data_gen> ...

Optimizing unit <mig_7series_v1_9_s7ven_data_gen_2> ...

Optimizing unit <mig_7series_v1_9_memc_flow_vcontrol> ...

Optimizing unit <mig_7series_v1_9_tg_status> ...

Optimizing unit <mig_7series_v1_9_init_mem_pattern_ctr> ...
WARNING:Xst:1710 - FF/Latch <addr_mode_o_0> (without init value) has a constant value of 1 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_mode_o_0> (without init value) has a constant value of 1 in block <mig_7series_v1_9_init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <num_reads_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1303 - From in and out of unit u_M_DdrCtrl/temp_mon_enabled.u_tempmon, both signals rst and u_M_DdrCtrl/u_ddr3_infrastructure/rstdiv0_sync_r1 have a KEEP attribute, signal rst will be lost.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_sre_r_lcl> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_srx_r_lcl> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_mode_reg_0> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_FSM_FFd11> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_5> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/temp_lmr_done> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_31> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_30> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_33> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_42> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_43> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_44> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_mode_reg_1> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS_12> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS_11> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS_10> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_mode_reg_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/bl_out_7> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/bl_out_8> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_out_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_out_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/bl_out_9> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_o_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_address_59> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_address_58> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_address_57> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_address_56> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_address_55> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_address_54> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_address_53> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_address_52> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_address_51> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_address_50> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_address_49> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_address_48> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_address_47> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_address_46> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_address_45> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_ras_n_3> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_we_n_3> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_cs_n_3> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_cas_n_3> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_bank_11> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_bank_10> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_bank_9> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/cal_blout_11> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/cal_blout_12> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/cal_blout_13> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_34> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_srx_r1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_cmd_r1_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_cmd_r2_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_cmd_r1_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/rank_busy_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/rank_busy_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/rank_busy_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/rank_busy_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_rank_cnt> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_data_offset_2_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_data_offset_2_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_data_offset_2_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_data_offset_2_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_data_offset_2_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_data_offset_2_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_aux_out0_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_aux_out0_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_aux_out0_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_aux_out0_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_aux_out1_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_aux_out1_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_aux_out1_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_aux_out1_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_odt_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/app_sr_active_r> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_size_r> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_rmw_r> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/sent_col_lcl_r> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<10>_retry_cnt<11>_retry_cnt<12>_retry_cnt<13>_retry_cnt<14>_retry_cnt<15>_retry_cnt<16>_retry_cnt<17>_retry_cnt<18>_retry_cnt<19>_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<10>_retry_cnt<11>_retry_cnt<12>_retry_cnt<13>_retry_cnt<14>_retry_cnt<15>_retry_cnt<16>_retry_cnt<17>_retry_cnt<18>_retry_cnt<19>_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<10>_retry_cnt<11>_retry_cnt<12>_retry_cnt<13>_retry_cnt<14>_retry_cnt<15>_retry_cnt<16>_retry_cnt<17>_retry_cnt<18>_retry_cnt<19>_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<10>_retry_cnt<11>_retry_cnt<12>_retry_cnt<13>_retry_cnt<14>_retry_cnt<15>_retry_cnt<16>_retry_cnt<17>_retry_cnt<18>_retry_cnt<19>_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<10>_retry_cnt<11>_retry_cnt<12>_retry_cnt<13>_retry_cnt<14>_retry_cnt<15>_retry_cnt<16>_retry_cnt<17>_retry_cnt<18>_retry_cnt<19>_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<10>_retry_cnt<11>_retry_cnt<12>_retry_cnt<13>_retry_cnt<14>_retry_cnt<15>_retry_cnt<16>_retry_cnt<17>_retry_cnt<18>_retry_cnt<19>_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<10>_retry_cnt<11>_retry_cnt<12>_retry_cnt<13>_retry_cnt<14>_retry_cnt<15>_retry_cnt<16>_retry_cnt<17>_retry_cnt<18>_retry_cnt<19>_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<10>_retry_cnt<11>_retry_cnt<12>_retry_cnt<13>_retry_cnt<14>_retry_cnt<15>_retry_cnt<16>_retry_cnt<17>_retry_cnt<18>_retry_cnt<19>_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<10>_retry_cnt<11>_retry_cnt<12>_retry_cnt<13>_retry_cnt<14>_retry_cnt<15>_retry_cnt<16>_retry_cnt<17>_retry_cnt<18>_retry_cnt<19>_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<10>_retry_cnt<11>_retry_cnt<12>_retry_cnt<13>_retry_cnt<14>_retry_cnt<15>_retry_cnt<16>_retry_cnt<17>_retry_cnt<18>_retry_cnt<19>_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<9:0>_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<9:0>_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<9:0>_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<9:0>_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<9:0>_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<9:0>_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<9:0>_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<9:0>_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<9:0>_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<9:0>_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/second_fail_taps_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/second_fail_taps_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/second_fail_taps_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/second_fail_taps_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/second_fail_taps_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/second_fail_taps_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/second_fail_detect> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_err_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_err_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_err> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_stg1_err> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_tap_mod_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_tap_mod_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_err> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stg3_dec_r> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_state_r1_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_state_r1_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_state_r1_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_state_r1_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_state_r1_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_fall0_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_fall0_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_fall0_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_fall0_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_fall0_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_fall0_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_fall0_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_fall0_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_rise0_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_rise0_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_rise0_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_rise0_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_rise0_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_rise0_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_rise0_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_rise0_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/sel_rd_fall0_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/sel_rd_fall0_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/sel_rd_fall0_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/sel_rd_fall0_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/sel_rd_fall0_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/sel_rd_fall0_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/sel_rd_fall0_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/sel_rd_fall0_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_1_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_1_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_1_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_1_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_1_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_1_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_1_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_1_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_1_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_1_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_1_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_1_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_err> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r1_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r1_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r1_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_done_r1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_fine_tap_cnt_1_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_fine_tap_cnt_1_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_fine_tap_cnt_1_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_fine_tap_cnt_1_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_fine_tap_cnt_1_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_fine_tap_cnt_1_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_coarse_tap_cnt_1_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_coarse_tap_cnt_1_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_coarse_tap_cnt_1_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_sanity_chk_err> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_start> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_2_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_2_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_2_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_2_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_2_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_2_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/no_rst_tg_mc> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_writes> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/data_offset_2_i2_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/data_offset_2_i2_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/data_offset_2_i2_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/data_offset_2_i2_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/data_offset_2_i2_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/data_offset_2_i2_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/data_offset_2_i1_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/data_offset_2_i1_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/data_offset_2_i1_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/data_offset_2_i1_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/data_offset_2_i1_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/data_offset_2_i1_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/entry_cnt_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/entry_cnt_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/entry_cnt_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/entry_cnt_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/Mram_mem62> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/Mram_mem61> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/Mram_mem5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/Mram_mem4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/Mram_mem3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/Mram_mem2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/Mram_mem1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_dqs_found> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_dqs_out_of_range> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_phase_locked> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_fine_overflow> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/po_fine_overflow> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/po_coarse_overflow> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem141> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem142> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_79> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_78> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_77> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_76> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_75> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_74> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_73> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_72> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_71> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_70> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_69> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_68> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_67> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_66> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_47> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_46> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_45> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_44> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_43> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_42> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/pi_dqs_found> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/po_fine_overflow> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/po_coarse_overflow> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/wr_wdt_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/wr_wdt_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/wr_wdt_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/wr_wdt_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/wr_wdt_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/wr_wdt_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/wr_wdt_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/wr_wdt_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/wr_wdt_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/wr_wdt_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/wr_wdt_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/wr_wdt_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/wr_wdt_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/rd_wdt_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/rd_wdt_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/rd_wdt_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/rd_wdt_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/rd_wdt_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/rd_wdt_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/rd_wdt_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/rd_wdt_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/rd_wdt_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/rd_wdt_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/cmd_wdt_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/cmd_wdt_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/cmd_wdt_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/cmd_wdt_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/cmd_wdt_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/cmd_wdt_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/cmd_wdt_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/cmd_wdt_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/cmd_wdt_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/cmd_wdt_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/wr_wdt_err_o> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/rd_wdt_err_o> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/cmd_wdt_err_o> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_47> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_46> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_45> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_44> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_43> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_42> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_41> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_40> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_39> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_38> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_37> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_36> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_35> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_34> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_33> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_32> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_31> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_30> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_29> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_28> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_27> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_26> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_25> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_24> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_23> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_22> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_21> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_20> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_19> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_18> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_17> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_16> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/rd_data_counts_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_47> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_46> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_45> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_44> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_43> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_42> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_41> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_40> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_39> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_38> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_37> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_36> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_35> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_34> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_33> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_32> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_31> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_30> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_29> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_28> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_27> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_26> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_25> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_24> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_23> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_22> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_21> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_20> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_19> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_18> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_17> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_16> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/wr_data_counts_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_wr_en_r> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f1_bit_error_r_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f1_bit_error_r_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f1_bit_error_r_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f1_bit_error_r_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f1_bit_error_r_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f1_bit_error_r_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f1_bit_error_r_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f1_bit_error_r_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f1_bit_error_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f1_bit_error_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f1_bit_error_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f1_bit_error_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f1_bit_error_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f1_bit_error_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f1_bit_error_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f1_bit_error_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r1_bit_error_r_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r1_bit_error_r_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r1_bit_error_r_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r1_bit_error_r_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r1_bit_error_r_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r1_bit_error_r_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r1_bit_error_r_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r1_bit_error_r_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r1_bit_error_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r1_bit_error_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r1_bit_error_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r1_bit_error_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r1_bit_error_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r1_bit_error_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r1_bit_error_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r1_bit_error_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r0_bit_error_r_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r0_bit_error_r_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r0_bit_error_r_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r0_bit_error_r_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r0_bit_error_r_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r0_bit_error_r_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r0_bit_error_r_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r0_bit_error_r_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r0_bit_error_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r0_bit_error_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r0_bit_error_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r0_bit_error_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r0_bit_error_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r0_bit_error_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r0_bit_error_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_r0_bit_error_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f0_bit_error_r_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f0_bit_error_r_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f0_bit_error_r_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f0_bit_error_r_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f0_bit_error_r_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f0_bit_error_r_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f0_bit_error_r_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f0_bit_error_r_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f0_bit_error_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f0_bit_error_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f0_bit_error_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f0_bit_error_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f0_bit_error_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f0_bit_error_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f0_bit_error_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_f0_bit_error_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_63> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_62> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_61> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_60> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_59> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_58> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_57> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_56> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_55> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_54> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_53> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_52> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_51> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_50> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_49> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_48> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_47> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_46> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_45> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_44> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_43> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_42> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_41> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_40> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_39> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_38> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_37> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_36> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_35> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_34> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_33> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_32> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_31> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_30> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_29> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_28> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_27> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_26> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_25> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_24> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_23> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_22> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_21> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_20> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_19> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_18> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_17> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_16> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_31> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_30> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_29> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_28> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_27> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_26> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_25> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_24> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_23> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_22> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_21> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_20> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_19> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_18> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_17> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_16> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r3_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_63> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_62> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_61> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_60> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_59> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_58> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_57> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_56> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_55> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_54> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_53> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_52> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_51> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_50> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_49> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_48> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_47> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_46> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_45> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_44> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_43> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_42> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_41> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_40> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_39> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_38> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_37> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_36> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_35> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_34> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_33> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_32> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_31> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_30> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_29> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_28> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_27> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_26> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_25> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_24> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_23> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_22> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_21> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_20> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_19> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_18> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_17> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_16> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_31> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_30> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_29> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_28> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_27> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_26> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_25> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_24> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_23> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_22> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_21> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_20> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_19> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_18> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_17> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_16> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r2_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_127> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_126> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_125> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_124> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_123> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_122> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_121> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_120> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_119> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_118> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_117> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_116> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_115> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_114> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_113> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_112> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_111> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_110> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_109> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_108> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_107> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_106> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_105> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_104> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_103> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_102> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_101> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_100> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_99> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_98> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_97> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_96> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_95> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_94> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_93> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_92> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_91> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_90> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_89> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_88> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_87> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_86> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_85> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_84> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_83> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_82> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_81> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_80> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_79> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_78> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_77> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_76> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_75> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_74> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_73> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_72> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_71> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_70> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_69> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_68> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_67> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_66> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_65> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_64> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_63> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_62> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_61> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_60> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_59> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_58> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_57> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_56> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_55> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_54> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_53> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_52> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_51> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_50> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_49> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_48> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_47> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_46> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_45> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_44> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_43> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_42> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_41> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_40> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_39> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_38> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_37> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_36> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_35> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_34> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_33> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_32> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_31> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_30> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_29> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_28> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_27> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_26> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_25> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_24> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_23> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_22> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_21> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_20> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_19> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_18> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_17> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_16> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_31> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_30> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_29> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_28> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_27> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_26> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_25> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_24> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_23> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_22> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_21> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_20> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_19> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_18> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_17> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_16> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_addr_r1_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_127> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_126> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_125> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_124> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_123> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_122> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_121> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_120> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_119> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_118> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_117> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_116> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_115> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_114> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_113> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_112> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_111> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_110> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_109> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_108> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_107> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_106> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_105> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_104> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_103> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_102> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_101> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_100> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_99> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_98> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_97> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_96> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_95> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_94> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_93> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_92> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_91> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_90> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_89> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_88> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_87> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_86> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_85> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_84> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_83> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_82> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_81> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_80> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_79> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_78> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_77> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_76> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_75> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_74> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_73> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_72> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_71> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_70> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_69> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_68> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_67> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_66> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_65> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_64> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_63> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_62> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_61> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_60> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_59> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_58> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_57> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_56> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_55> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_54> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_53> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_52> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_51> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_50> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_49> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_48> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_47> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_46> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_45> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_44> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_43> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_42> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_41> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_40> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_39> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_38> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_37> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_36> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_35> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_34> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_33> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_32> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_31> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_30> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_29> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_28> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_27> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_26> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_25> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_24> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_23> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_22> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_21> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_20> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_19> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_18> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_17> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_16> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmp_data_r1_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_127> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_126> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_125> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_124> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_123> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_122> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_121> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_120> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_119> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_118> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_117> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_116> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_115> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_114> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_113> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_112> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_111> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_110> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_109> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_108> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_107> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_106> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_105> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_104> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_103> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_102> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_101> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_100> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_99> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_98> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_97> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_96> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_95> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_94> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_93> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_92> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_91> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_90> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_89> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_88> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_87> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_86> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_85> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_84> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_83> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_82> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_81> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_80> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_79> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_78> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_77> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_76> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_75> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_74> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_73> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_72> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_71> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_70> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_69> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_68> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_67> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_66> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_65> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_64> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_63> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_62> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_61> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_60> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_59> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_58> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_57> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_56> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_55> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_54> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_53> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_52> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_51> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_50> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_49> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_48> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_47> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_46> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_45> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_44> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_43> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_42> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_41> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_40> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_39> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_38> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_37> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_36> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_35> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_34> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_33> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_32> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_31> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_30> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_29> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_28> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_27> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_26> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_25> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_24> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_23> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_22> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_21> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_20> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_19> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_18> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_17> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_16> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r2_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f1_bit_error_r_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f1_bit_error_r_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f1_bit_error_r_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f1_bit_error_r_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f1_bit_error_r_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f1_bit_error_r_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f1_bit_error_r_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f1_bit_error_r_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f1_bit_error_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f1_bit_error_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f1_bit_error_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f1_bit_error_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f1_bit_error_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f1_bit_error_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f1_bit_error_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f1_bit_error_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f0_bit_error_r_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f0_bit_error_r_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f0_bit_error_r_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f0_bit_error_r_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f0_bit_error_r_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f0_bit_error_r_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f0_bit_error_r_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f0_bit_error_r_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f0_bit_error_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f0_bit_error_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f0_bit_error_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f0_bit_error_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f0_bit_error_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f0_bit_error_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f0_bit_error_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_f0_bit_error_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r0_bit_error_r_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r0_bit_error_r_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r0_bit_error_r_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r0_bit_error_r_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r0_bit_error_r_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r0_bit_error_r_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r0_bit_error_r_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r0_bit_error_r_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r0_bit_error_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r0_bit_error_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r0_bit_error_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r0_bit_error_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r0_bit_error_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r0_bit_error_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r0_bit_error_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r0_bit_error_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r1_bit_error_r_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r1_bit_error_r_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r1_bit_error_r_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r1_bit_error_r_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r1_bit_error_r_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r1_bit_error_r_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r1_bit_error_r_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r1_bit_error_r_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r1_bit_error_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r1_bit_error_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r1_bit_error_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r1_bit_error_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r1_bit_error_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r1_bit_error_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r1_bit_error_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_r1_bit_error_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_lane_error_reg_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cumlative_dq_lane_error_reg_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_lane_error_r1_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/dq_lane_error_r1_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_127> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_126> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_125> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_124> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_123> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_122> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_121> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_120> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_119> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_118> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_117> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_116> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_115> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_114> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_113> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_112> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_111> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_110> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_109> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_108> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_107> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_106> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_105> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_104> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_103> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_102> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_101> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_100> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_99> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_98> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_97> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_96> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_95> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_94> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_93> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_92> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_91> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_90> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_89> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_88> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_87> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_86> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_85> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_84> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_83> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_82> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_81> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_80> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_79> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_78> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_77> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_76> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_75> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_74> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_73> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_72> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_71> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_70> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_69> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_68> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_67> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_66> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_65> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_64> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_63> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_62> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_61> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_60> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_59> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_58> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_57> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_56> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_55> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_54> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_53> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_52> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_51> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_50> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_49> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_48> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_47> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_46> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_45> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_44> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_43> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_42> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_41> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_40> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_39> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_38> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_37> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_36> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_35> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_34> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_33> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_32> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_31> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_30> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_29> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_28> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_27> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_26> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_25> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_24> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_23> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_22> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_21> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_20> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_19> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_18> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_17> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_16> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_data_r1_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_bl_cnt_is_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/bram_rd_valid_o> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_31> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_30> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_29> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_28> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_27> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_26> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_25> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_24> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_23> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_22> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_21> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_20> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_19> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_18> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_17> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_16> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/almost_full> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_31> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_30> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_29> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_28> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_27> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_26> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_25> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_24> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_23> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_22> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_21> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_20> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_19> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_18> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_17> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_16> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/tg_st_addr_o_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/bl_o_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/bl_o_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/bl_o_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/bl_o_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/bl_o_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/bl_o_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/bl_o_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/bl_o_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/bl_o_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/bl_o_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_o_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/bl_reg_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/bl_reg_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/bl_reg_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/bl_reg_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/bl_reg_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/bl_reg_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/bl_reg_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/bl_reg_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/bl_reg_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/bl_reg_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_31> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_30> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_29> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_28> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/qdr_rd_cmd_o> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_31> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_30> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_29> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_28> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_16> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_17> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_18> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_19> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_20> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_21> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_22> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_23> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_25> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_26> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_24> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_27> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_28> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_30> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_31> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_29> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_32> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_33> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_35> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_36> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_34> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_37> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_40> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_41> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_42> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_64> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_65> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_67> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_68> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_66> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_69> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_70> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_71> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_72> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_73> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_74> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_76> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_77> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_75> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_78> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_79> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_80> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_81> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_82> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_83> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_85> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_86> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_84> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_87> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_88> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_90> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_91> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_89> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_92> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_93> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_95> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_96> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_94> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_97> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_98> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_99> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_100> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_101> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_102> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_104> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_105> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_103> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_106> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_107> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_108> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_109> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_110> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_111> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_113> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_114> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_112> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_115> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_116> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_117> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_118> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_119> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_120> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_122> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_123> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_121> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_124> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_125> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_127> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_128> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_126> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_129> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_130> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_132> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_133> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_131> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_134> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_135> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_136> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_137> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_138> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_139> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_141> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_142> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_140> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_143> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_144> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_146> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_147> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_145> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_148> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_149> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_151> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_152> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_150> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_153> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_154> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_155> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_156> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_157> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_158> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_160> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_161> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_159> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_162> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_163> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_165> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_166> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_164> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_167> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_168> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_170> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_171> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_169> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_172> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_173> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_174> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_175> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_176> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_177> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_179> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_180> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_178> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_181> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_182> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_183> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_184> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_185> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_186> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_188> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_189> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_187> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_190> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_191> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_192> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_193> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_194> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_195> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_197> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_198> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_196> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_199> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_200> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_202> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_203> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_201> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_204> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_205> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_207> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_208> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_206> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_209> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_210> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_211> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_212> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_213> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_214> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_216> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_217> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_215> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_218> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_219> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_221> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_222> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_220> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_223> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_224> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_226> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_227> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_225> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_228> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_229> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_230> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_231> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_232> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_233> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_235> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_236> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_234> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_237> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_238> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_240> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_241> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_239> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_242> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_243> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_245> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_246> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_244> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_247> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_248> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_249> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_250> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_251> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_252> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_254> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_255> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_253> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_256> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_257> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_258> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_259> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_260> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_261> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_263> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_264> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_262> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_265> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_266> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_267> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_268> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_269> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_270> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_272> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_273> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_271> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_274> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_275> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_277> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_278> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_276> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_279> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_280> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_282> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_283> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_281> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_284> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_285> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_286> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_287> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_288> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_289> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_291> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_292> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_290> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_293> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_294> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_296> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_297> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_295> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_298> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_299> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_301> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_302> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_300> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_303> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_304> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_305> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_306> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_307> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_308> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_310> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_311> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_309> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_312> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_313> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_315> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_316> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_314> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_317> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_318> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/tg_status/error_status_319> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_mode_reg_0> is unconnected in block <M_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_mode_reg_1> is unconnected in block <M_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_mode_reg_2> is unconnected in block <M_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_mode_reg_3> is unconnected in block <M_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mem_init_done_r> is unconnected in block <M_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mem_init_done_o> is unconnected in block <M_Top>.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/cke_r> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_cmd_r2_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_mask_r1_0> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_mask_r1_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_mask_r1_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_mask_r1_3> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_mask_r1_4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_mask_r1_5> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_mask_r1_6> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_mask_r1_7> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_mask_r1_8> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_mask_r1_9> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_mask_r1_10> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_mask_r1_11> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_mask_r1_12> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_mask_r1_13> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_mask_r1_14> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_mask_r1_15> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_cke_3> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_cke_2> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_cke_1> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sr_cntrl.ckesr_timer.ckesr_timer_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/last_master_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_wait_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_wait_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_wait_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_wait_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_wrcal_rd> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_16> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_17> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_18> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_19> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_20> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/toggle_rw> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_32> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_31> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_30> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_29> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_28> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_27> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_26> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_25> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_24> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_23> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_22> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_21> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_20> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_19> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_18> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_17> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_16> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_cmd_r_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_cmd_r_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_cmd_r_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_cmd_r_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_cke_0> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/rd_addr_0> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/bl_64> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r_0> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_0> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_0> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_0> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_3> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_5> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r_5> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r_3> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r_4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r_5> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_1_5> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_init_mem_pattern_ctr/bl_mode_sel_0> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/wdatamask_ripplecnt_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/wdatamask_ripplecnt_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/wdatamask_ripplecnt_3> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/wdatamask_ripplecnt_4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/wdatamask_ripplecnt_5> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/wdatamask_ripplecnt_6> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/wdatamask_ripplecnt_7> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/wdatamask_ripplecnt_8> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/wdatamask_ripplecnt_9> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/wdatamask_ripplecnt_10> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/wdatamask_ripplecnt_11> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/wdatamask_ripplecnt_12> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/wdatamask_ripplecnt_13> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/wdatamask_ripplecnt_14> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/wdatamask_ripplecnt_15> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/acounts_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/rd_addr_3> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/rd_addr_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/rd_addr_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/rd_addr_0> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/rd_addr_3> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/rd_addr_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/rd_addr_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rnk_cnt_r_0> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rnk_cnt_r_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/regl_rank_cnt_0> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/regl_rank_cnt_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc<0>_0> has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_do_max_0_5> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt_5> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demand_act_priority_r> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/act_starve_limit_cntr_r_0> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/act_starve_limit_cntr_r_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/demand_act_priority_r> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/act_starve_limit_cntr_r_0> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/act_starve_limit_cntr_r_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/demand_act_priority_r> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/act_starve_limit_cntr_r_0> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/act_starve_limit_cntr_r_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/demand_act_priority_r> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/act_starve_limit_cntr_r_0> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/act_starve_limit_cntr_r_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_2> has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_2> has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_2> has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_2> has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/enable_wrlvl_cnt_4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt_3> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt_3> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/po_stg3_dec> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stg2_dec2_cnt_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stg2_inc2_cnt_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/delay_cnt_r_0> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/delay_cnt_r_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/delay_cnt_r_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/delay_cnt_r_3> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/delay_cnt_r_4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/delay_cnt_r_5> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/cnt_dqs_r_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_1_0> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_1_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_1_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_1_3> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_1_4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_1_5> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rank_cnt_r_0> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rank_cnt_r_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rnk_cnt_r_0> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rnk_cnt_r_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc<0>_6> has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset<0>_6> has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/po_en_stg3> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_2> has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r2_2> has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit M_Top Conflict on KEEP property on signal tg_rst and u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full<5> u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full<5> signal will be lost.
WARNING:Xst:638 - in unit M_Top Conflict on KEEP property on signal tg_rst and u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full<3> u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full<3> signal will be lost.
WARNING:Xst:638 - in unit M_Top Conflict on KEEP property on signal tg_rst and u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full<0> u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full<0> signal will be lost.
WARNING:Xst:638 - in unit M_Top Conflict on KEEP property on signal tg_rst and u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/rd_addr<0> u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/rd_addr<0> signal will be lost.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_9> is unconnected in block <M_Top>.
WARNING:Xst:638 - in unit M_Top Conflict on KEEP property on signal tg_rst and u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/rd_addr<1> u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/rd_addr<1> signal will be lost.
WARNING:Xst:638 - in unit M_Top Conflict on KEEP property on signal tg_rst and u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/rd_addr<2> u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/rd_addr<2> signal will be lost.
WARNING:Xst:638 - in unit M_Top Conflict on KEEP property on signal tg_rst and u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/rd_addr<3> u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/rd_addr<3> signal will be lost.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/user_burst_cnt_larger_bram> is unconnected in block <M_Top>.
WARNING:Xst:638 - in unit M_Top Conflict on KEEP property on signal tg_rst and u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/rd_addr<0> u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/rd_addr<0> signal will be lost.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/cmd_addr_r9> is unconnected in block <M_Top>.
WARNING:Xst:638 - in unit M_Top Conflict on KEEP property on signal tg_rst and u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/rd_addr<1> u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/rd_addr<1> signal will be lost.
WARNING:Xst:638 - in unit M_Top Conflict on KEEP property on signal tg_rst and u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/rd_addr<2> u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/rd_addr<2> signal will be lost.
WARNING:Xst:638 - in unit M_Top Conflict on KEEP property on signal tg_rst and u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/rd_addr<3> u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/rd_addr<3> signal will be lost.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/wdatamask_ripplecnt_0> is unconnected in block <M_Top>.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/bl_mode_reg_0> (without init value) has a constant value of 1 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/bl_out_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/bl_out_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/bl_out_3> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/bl_out_4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS_4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS_5> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS_6> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS_7> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_39> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_37> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/cal_blout_8> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/cal_blout_7> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/cal_blout_6> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/cal_blout_5> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ck_addr_cmd_delay_done_r6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ck_addr_cmd_delay_done_r5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ck_addr_cmd_delay_done_r4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ck_addr_cmd_delay_done_r3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ck_addr_cmd_delay_done_r2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ck_addr_cmd_delay_done_r1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/count_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/count_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/count_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/count_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startB> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdyB> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r_FSM_FFd4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r_FSM_FFd10> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_16> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_17> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_18> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_19> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_20> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:638 - in unit M_Top Conflict on KEEP property on signal tg_rst and u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r_FSM_FFd4 u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r_FSM_FFd4 signal will be lost.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r_FSM_FFd5> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit M_Top Conflict on KEEP property on signal tg_rst and u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r_FSM_FFd5 u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r_FSM_FFd5 signal will be lost.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/rd_active_r1> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r1> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/rd_active_r2> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r2> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_cas_slot_0> in Unit <M_Top> is equivalent to the following 26 FFs/Latches, which will be removed : <u_traffic_gen_top/u_memc_traffic_gen/data_mode_r_b_1> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_23> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_22> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_21> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_20> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_19> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_18> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_17> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_16> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_15> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_14> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_13> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_12> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_11> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_10>
   <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_9> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_8> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_7> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_6> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_5> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_4> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_3> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_2> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_1> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_0> <u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_INC_3> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_cas_slot_1> in Unit <M_Top> is equivalent to the following 12 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/was_priority> <u_traffic_gen_top/u_memc_traffic_gen/data_mode_r_b_3> <u_traffic_gen_top/u_memc_traffic_gen/data_mode_r_b_2> <u_traffic_gen_top/u_memc_traffic_gen/data_mode_r_b_0> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_31> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_30> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_29> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_28> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_27> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_26> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_25> <u_traffic_gen_top/u_memc_traffic_gen/end_addr_r_24> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/rd_active_r3> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r3> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/rd_active_r4> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/pat_data_match_valid_r> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_zq_r_lcl> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/last_master_r_1> 
INFO:Xst:2261 - The FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_1> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_0> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/phy_mc_cmd_full_r> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_cmd_full_r> <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_cmd_full_r> <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_cmd_full_r> 
INFO:Xst:2261 - The FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/mode_load_r1> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/mode_load_r1> 
INFO:Xst:2261 - The FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/mode_load_r2> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/mode_load_r2> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_0> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_0> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_1> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_1> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_2> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_2> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_3> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_3> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_4> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_4> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/rdlvl_stg1_done_r1> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_stg1_done_r1> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_ras_n_2> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_cs_n_2> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/phy_mc_ctl_full_r> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r> <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_ctl_full_r> <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_ctl_full_r> 
INFO:Xst:2261 - The FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_30> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_31> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_rd_wr_r> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/col_rd_wr_r1> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_cmd_0> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/sent_col_r1> 
INFO:Xst:2261 - The FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_0> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_1> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/prbs_rdlvl_done_r1> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_r1> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_end_r1> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_1_0> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_1_0> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/periodic_read_request.periodic_rd_r_cnt> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/periodic_rd_cntr_r> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_0> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_1> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_1_1> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_1_1> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_1_2> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_1_2> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_1_3> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_1_3> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_1_4> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_1_4> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/rd_active_r> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_1_5> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_1_5> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_1_6> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_1_6> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_1_7> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_1_7> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/idelay_ld_rst> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_1_8> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_1_8> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_1_9> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_1_9> 
INFO:Xst:2261 - The FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/data_mode_rr_a_1> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/data_mode_rr_a_1> 
INFO:Xst:2261 - The FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/data_mode_rr_a_3> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/data_mode_rr_a_2> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/data_mode_rr_a_0> <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/data_mode_rr_a_3> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/delay_done> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_tmp_odt_r> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_100> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_68> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_36> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_4> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_101> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_69> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_37> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_5> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_102> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_70> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_38> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_6> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_103> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_71> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_39> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_7> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_104> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_72> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_40> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_8> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_110> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_78> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_46> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_14> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_105> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_73> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_41> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_9> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_111> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_79> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_47> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_15> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_106> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_74> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_42> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_10> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_112> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_80> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_48> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_16> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_107> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_75> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_43> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_11> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_113> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_81> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_49> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_17> 
INFO:Xst:2261 - The FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS_3> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/cal_blout_4> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_108> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_76> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_44> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_12> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_114> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_82> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_50> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_18> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_96> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_64> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_32> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_0> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_109> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_77> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_45> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_13> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_120> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_88> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_56> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_24> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_97> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_65> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_33> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_1> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_115> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_83> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_51> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_19> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_121> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_89> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_57> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_25> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_98> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_66> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_34> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_2> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_116> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_84> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_52> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_20> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_122> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_90> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_58> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_26> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_99> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_67> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_35> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_3> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_117> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_85> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_53> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_21> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_123> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_91> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_59> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_27> 
INFO:Xst:2261 - The FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS_8> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/cal_blout_9> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_118> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_86> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_54> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_22> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_124> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_92> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_60> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_28> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_119> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_87> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_55> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_23> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_125> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_93> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_61> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_29> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_126> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_94> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_62> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_30> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_127> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_95> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_63> <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_31> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_1> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_0> 
INFO:Xst:2261 - The FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/acounts_1> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/acounts_0> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_prbs_gen/phy_if_empty_r> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r> 
INFO:Xst:2261 - The FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_126> in Unit <M_Top> is equivalent to the following 111 FFs/Latches, which will be removed : <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_125> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_124> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_123> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_122> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_121> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_120> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_118> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_117>
   <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_116> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_115> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_114> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_113> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_112> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_111> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_109> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_108> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_107> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_106>
   <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_105> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_104> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_103> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_101> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_100> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_99> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_98> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_97> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_96> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_95>
   <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_94> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_92> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_91> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_90> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_89> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_88> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_87> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_86> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_84> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_83>
   <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_82> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_81> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_80> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_79> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_78> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_77> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_75> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_74> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_73> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_72>
   <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_71> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_70> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_69> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_67> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_66> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_65> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_64> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_63> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_62> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_61>
   <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_60> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_58> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_57> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_56> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_55> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_54> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_53> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_52> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_50> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_49>
   <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_48> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_47> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_46> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_45> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_44> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_43> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_41> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_40> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_39> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_38>
   <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_37> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_36> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_35> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_33> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_32> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_31> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_30> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_29> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_28> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_27>
   <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_26> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_24> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_23> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_22> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_21> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_20> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_19> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_18> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_16> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_15>
   <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_14> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_13> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_12> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_11> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_10> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_9> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_7> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_6> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_5> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_4>
   <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_3> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_2> <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_1>
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_1> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_0> 
INFO:Xst:2261 - The FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_1> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_0> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_0> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx_r_0> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_1> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx_r_1> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_2> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx_r_2> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_3> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx_r_3> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_address_16> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_address_15> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_4> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx_r_4> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/override_demand_r> in Unit <M_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/override_demand_r> <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/override_demand_r> <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/override_demand_r> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_1> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_0> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_address_27> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_ras_n_1> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_address_29> in Unit <M_Top> is equivalent to the following 6 FFs/Latches, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_address_28> <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_address_26> <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_address_17> <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_cmd_2> <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_cs_n_1> <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_cas_n_1> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_1_10> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_1_10> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_1_11> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_1_11> 
INFO:Xst:2261 - The FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/sel_w1gen_logic> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel_w1gen_logic> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r2_1> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r2_0> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_1> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_0> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r1> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r1> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r2> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r2> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r3> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r3> 
INFO:Xst:2261 - The FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4> in Unit <M_Top> is equivalent to the following FF/Latch, which will be removed : <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r4> 
INFO:Xst:2261 - The FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/data_mode_rr_a_3> in Unit <M_Top> is equivalent to the following 2 FFs/Latches, which will be removed : <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/data_mode_rr_a_2> <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/data_mode_rr_a_0> 

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[1].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[1].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[1].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[1].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[1].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[1].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[1].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[1].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[5].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[5].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[5].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[5].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[5].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[5].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[5].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[5].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[9].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[9].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[9].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[9].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[9].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[9].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[9].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[9].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[13].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[13].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[13].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[13].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[13].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[13].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[13].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[13].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_16> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_17> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_18> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_19> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_20> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_21> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_22> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_23> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_24> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_25> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_26> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_27> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_28> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_29> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_30> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_31> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_32> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_93> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_85> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_76> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_68> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_59> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_51> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_25> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_17> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[1].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[1].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[1].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[1].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[1].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[1].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[1].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[1].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[5].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[5].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[5].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[5].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[5].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[5].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[5].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[5].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[9].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[9].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[9].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[9].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[9].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[9].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[9].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[9].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[13].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[13].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[13].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[13].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[13].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[13].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[13].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[13].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_16> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_17> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_18> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_19> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_20> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_21> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_22> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_23> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_24> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_25> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_26> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_27> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_28> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_29> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_30> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_31> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_32> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_125> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_124> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_121> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_120> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_117> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_116> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_113> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_112> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_109> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_108> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_105> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_104> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_101> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_100> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_97> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_96> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_95> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_93> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_92> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_91> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_89> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_88> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_87> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_85> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_84> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_83> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_81> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_80> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_79> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_77> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_76> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_75> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_73> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_72> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_71> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_69> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_68> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_67> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_65> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_64> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_63> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_61> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_59> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_57> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_55> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_53> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_51> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_49> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_47> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_45> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_43> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_41> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_39> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_37> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_35> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_33> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_31> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_29> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_28> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_27> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_25> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_24> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_23> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_21> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_20> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_19> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_17> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_16> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_15> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_13> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_12> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_11> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_9> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_8> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/bl_out_5> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_40> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS_8> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block M_Top, actual ratio is 4.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data_1> is unconnected in block <M_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data_33> is unconnected in block <M_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/calib_data_1> is unconnected in block <M_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/calib_data_33> is unconnected in block <M_Top>.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/sample_cnt_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/sample_cnt_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/sample_cnt_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/sample_cnt_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/sample_cnt_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[0].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[0].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[0].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[0].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[0].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[0].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[0].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[0].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[2].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[2].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[2].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[2].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[2].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[2].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[2].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[2].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[3].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[3].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[3].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[3].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[3].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[3].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[3].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[3].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[4].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[4].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[4].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[4].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[4].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[4].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[4].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[4].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[6].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[6].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[6].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[6].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[6].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[6].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[6].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[6].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[7].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[7].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[7].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[7].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[7].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[7].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[7].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[7].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[8].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[8].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[8].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[8].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[8].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[8].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[8].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[8].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[10].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[10].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[10].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[10].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[10].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[10].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[10].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[10].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[11].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[11].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[11].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[11].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[11].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[11].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[11].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[11].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[12].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[12].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[12].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[12].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[12].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[12].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[12].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[12].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[14].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[14].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[14].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[14].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[14].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[14].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[14].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[14].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/reseed_prbs_r> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_127> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_126> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_119> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_110> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_102> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_42> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data_34> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/sel_w1gen_logic> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/sample_cnt_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/sample_cnt_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/sample_cnt_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/sample_cnt_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/sample_cnt_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[0].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[0].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[0].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[0].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[0].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[0].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[0].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[0].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[2].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[2].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[2].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[2].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[2].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[2].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[2].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[2].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[3].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[3].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[3].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[3].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[3].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[3].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[3].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[3].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[4].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[4].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[4].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[4].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[4].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[4].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[4].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[4].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[6].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[6].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[6].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[6].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[6].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[6].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[6].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[6].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[7].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[7].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[7].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[7].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[7].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[7].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[7].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[7].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[8].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[8].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[8].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[8].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[8].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[8].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[8].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[8].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[10].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[10].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[10].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[10].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[10].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[10].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[10].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[10].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[11].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[11].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[11].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[11].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[11].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[11].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[11].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[11].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[12].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[12].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[12].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[12].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[12].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[12].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[12].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[12].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[14].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[14].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[14].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[14].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[14].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[14].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[14].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[14].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/reseed_prbs_r> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/lfsr_reg_r_0> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/lfsr_reg_r_1> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/lfsr_reg_r_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/lfsr_reg_r_3> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/lfsr_reg_r_4> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/lfsr_reg_r_5> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/lfsr_reg_r_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[15].u_data_prbs_gen/lfsr_reg_r_7> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_127> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_126> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_123> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_122> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_119> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_118> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_115> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_114> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_111> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_110> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_107> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_106> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_103> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_102> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_99> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_98> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_94> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_90> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_86> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_82> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_78> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_74> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_70> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_66> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_62> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_60> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_58> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_56> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_54> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_52> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_50> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_48> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_46> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_44> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_42> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_40> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_38> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_36> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_34> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_32> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_30> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_26> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_22> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_18> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_14> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_10> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_6> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data_2> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/next_calib_data> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:2677 - Node <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/next_calib_data> of sequential type is unconnected in block <M_Top>.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
FlipFlop u_M_DdrCtrl/u_ddr3_infrastructure/rstdiv0_sync_r1 has been replicated 101 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_in_common has been replicated 6 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_0 has been replicated 8 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_1 has been replicated 8 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_3 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_4 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_5 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_zero_inputs_0 has been replicated 4 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_zero_inputs_1 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete has been replicated 55 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_dec_done has been replicated 6 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_done_r has been replicated 8 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_stg1_done has been replicated 2 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_empty_2 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_empty_8 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_1 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_4 has been replicated 84 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_0 has been replicated 3 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_1 has been replicated 3 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_0 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_1 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_empty_r_0 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_0 has been replicated 26 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_4 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_0 has been replicated 4 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1 has been replicated 4 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2 has been replicated 4 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_3 has been replicated 4 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_0 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_1 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_2 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_3 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_1 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_4 has been replicated 84 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_0 has been replicated 3 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_1 has been replicated 3 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_0 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_1 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_empty_r_0 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_0 has been replicated 26 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_4 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_0 has been replicated 4 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1 has been replicated 4 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2 has been replicated 4 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_3 has been replicated 4 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_0 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_1 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_2 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_3 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_0 has been replicated 26 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_0 has been replicated 4 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1 has been replicated 4 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2 has been replicated 4 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_3 has been replicated 4 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_0 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_1 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_2 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_3 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_0 has been replicated 26 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_0 has been replicated 4 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1 has been replicated 4 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2 has been replicated 4 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_3 has been replicated 4 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_0 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_1 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_2 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_3 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_0 has been replicated 26 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_0 has been replicated 4 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1 has been replicated 4 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2 has been replicated 4 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_3 has been replicated 4 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_0 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_1 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_2 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_3 has been replicated 1 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_addr_0 has been replicated 2 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_addr_1 has been replicated 2 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_addr_2 has been replicated 2 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_addr_3 has been replicated 2 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_offset_0 has been replicated 2 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/reset has been replicated 11 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_rdy_r has been replicated 15 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data_valid has been replicated 5 time(s)
FlipFlop u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/ram_init_done_r_lcl has been replicated 2 time(s)
FlipFlop u_traffic_gen_top/tg_rst has been replicated 28 time(s)
FlipFlop u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/wr_addr_0 has been replicated 2 time(s)
FlipFlop u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/wr_addr_1 has been replicated 2 time(s)
FlipFlop u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/wr_addr_2 has been replicated 2 time(s)
FlipFlop u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/wr_addr_3 has been replicated 2 time(s)
FlipFlop u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/wr_addr_0 has been replicated 2 time(s)
FlipFlop u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/wr_addr_1 has been replicated 2 time(s)
FlipFlop u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/wr_addr_2 has been replicated 2 time(s)
FlipFlop u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/wr_addr_3 has been replicated 2 time(s)
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

Processing Unit <M_Top> :
	Found 9-bit shift register for signal <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9>.
	Found 3-bit shift register for signal <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dqsfound_done_r5>.
	Found 2-bit shift register for signal <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rst_dqs_find_r2>.
	Found 2-bit shift register for signal <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/sr_valid_r2>.
	Found 2-bit shift register for signal <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_fine_dly_dec_done>.
	Found 5-bit shift register for signal <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r5>.
	Found 4-bit shift register for signal <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/delay_done_r4>.
	Found 2-bit shift register for signal <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/rd_active_r3>.
	Found 2-bit shift register for signal <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/pat_match_rise2_r_4>.
	Found 2-bit shift register for signal <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/pat_match_rise2_r_0>.
	Found 2-bit shift register for signal <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/pat_match_rise3_r_7>.
	Found 2-bit shift register for signal <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/pat_match_rise3_r_3>.
	Found 3-bit shift register for signal <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume>.
	Found 6-bit shift register for signal <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_start_dly_r_5>.
	Found 6-bit shift register for signal <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r7>.
	Found 16-bit shift register for signal <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done>.
	Found 15-bit shift register for signal <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_14>.
	Found 6-bit shift register for signal <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_5>.
	Found 3-bit shift register for signal <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r3>.
	Found 2-bit shift register for signal <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wr_i2>.
	Found 2-bit shift register for signal <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i2_24>.
	Found 2-bit shift register for signal <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i2_23>.
	Found 12-bit shift register for signal <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_11>.
	Found 4-bit shift register for signal <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4>.
	Found 12-bit shift register for signal <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rclk_delay_11>.
	Found 2-bit shift register for signal <u_traffic_gen_top/u_memc_traffic_gen/run_traffic_reg>.
INFO:Xst:741 - HDL ADVISOR - A 15-bit shift register was found for signal <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_15> and currently occupies 15 logic cells (7 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 12-bit shift register was found for signal <u_M_DdrCtrl/u_ddr3_infrastructure/rstdiv0_sync_r_11> and currently occupies 12 logic cells (6 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <M_Top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5264
 Flip-Flops                                            : 5264
# Shift Registers                                      : 26
 12-bit shift register                                 : 2
 15-bit shift register                                 : 1
 16-bit shift register                                 : 1
 2-bit shift register                                  : 12
 3-bit shift register                                  : 3
 4-bit shift register                                  : 2
 5-bit shift register                                  : 1
 6-bit shift register                                  : 3
 9-bit shift register                                  : 1

=========================================================================
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <M_Top>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : M_Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7670
#      GND                         : 7
#      INV                         : 270
#      LUT1                        : 344
#      LUT2                        : 771
#      LUT3                        : 1038
#      LUT4                        : 1018
#      LUT5                        : 1570
#      LUT6                        : 1373
#      MUXCY                       : 589
#      MUXCY_L                     : 62
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 31
#      MUXF8                       : 2
#      VCC                         : 7
#      XORCY                       : 585
# FlipFlops/Latches                : 5487
#      FD                          : 1805
#      FDC                         : 26
#      FDCE                        : 23
#      FDE                         : 957
#      FDP                         : 148
#      FDR                         : 797
#      FDRE                        : 1145
#      FDS                         : 370
#      FDSE                        : 210
#      LDC                         : 1
#      ODDR                        : 5
# RAMS                             : 182
#      RAM32M                      : 153
#      RAM32X1D                    : 28
#      RAMB18E1                    : 1
# Shift Registers                  : 67
#      SRL16                       : 2
#      SRL16E                      : 1
#      SRLC16E                     : 30
#      SRLC32E                     : 34
# Clock Buffers                    : 4
#      BUFHCE                      : 1
#      BUFG                        : 3
# IO Buffers                       : 50
#      IBUF                        : 1
#      IBUFGDS                     : 1
#      IOBUF_DCIEN                 : 16
#      IOBUFDS_DCIEN               : 2
#      OBUF                        : 27
#      OBUFDS                      : 1
#      OBUFT                       : 2
# Clock Buffers                    : 1
#      BUFHCE                      : 1
# Others                           : 101
#      BSCANE2                     : 1
#      BUFIO                       : 2
#      IDELAYCTRL                  : 1
#      IDELAYE2                    : 16
#      IN_FIFO                     : 2
#      ISERDESE2                   : 16
#      MMCME2_ADV                  : 1
#      OSERDESE2                   : 44
#      OUT_FIFO                    : 5
#      PHASER_IN_PHY               : 2
#      PHASER_OUT_PHY              : 5
#      PHASER_REF                  : 2
#      PHY_CONTROL                 : 2
#      PLLE2_ADV                   : 1
#      XADC                        : 1

Device utilization summary:
---------------------------

Selected Device : 7k325tffg900-2 


Slice Logic Utilization: 
 Number of Slice Registers:            5487  out of  407600     1%  
 Number of Slice LUTs:                 7119  out of  203800     3%  
    Number used as Logic:              6384  out of  203800     3%  
    Number used as Memory:              735  out of  64000     1%  
       Number used as RAM:              668
       Number used as SRL:               67

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8758
   Number with an unused Flip Flop:    3271  out of   8758    37%  
   Number with an unused LUT:          1639  out of   8758    18%  
   Number of fully used LUT-FF pairs:  3848  out of   8758    43%  
   Number of unique control sets:       759

IO Utilization: 
 Number of IOs:                          54
 Number of bonded IOBs:                  54  out of    500    10%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    445     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                 | Clock buffer(FF name)                                                                                                                                                                               | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
u_M_DdrCtrl/u_ddr3_infrastructure/clk_pll_i                                                                                                                                  | BUFG                                                                                                                                                                                                | 5556  |
u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed| NONE(u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts)| 2     |
u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed| NONE(u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts)| 2     |
u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk        | NONE(u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck)| 1     |
sys_clk_p                                                                                                                                                                    | IBUFGDS+BUFG                                                                                                                                                                                        | 59    |
sys_clk_p                                                                                                                                                                    | PLLE2_ADV:CLKOUT4                                                                                                                                                                                   | 1     |
U_M_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                                                                            | BUFG                                                                                                                                                                                                | 115   |
U_M_icon_0/CONTROL0<13>(U_M_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                                                                                           | NONE(*)(U_M_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                                                                                                               | 1     |
U_M_icon_0/U0/iUPDATE_OUT                                                                                                                                                    | NONE(U_M_icon_0/U0/U_ICON/U_iDATA_CMD)                                                                                                                                                              | 1     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.281ns (Maximum Frequency: 304.776MHz)
   Minimum input arrival time before clock: 2.606ns
   Maximum output required time after clock: 2.156ns
   Maximum combinational path delay: 1.063ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'u_M_DdrCtrl/u_ddr3_infrastructure/clk_pll_i'
  Clock period: 3.281ns (frequency: 304.776MHz)
  Total number of paths / destination ports: 89804 / 11384
-------------------------------------------------------------------------
Delay:               3.281ns (Levels of Logic = 6)
  Source:            u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pre_passing_open_bank_r (FF)
  Destination:       u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/rnk_config_valid_r_lcl (FF)
  Source Clock:      u_M_DdrCtrl/u_ddr3_infrastructure/clk_pll_i rising
  Destination Clock: u_M_DdrCtrl/u_ddr3_infrastructure/clk_pll_i rising

  Data Path: u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pre_passing_open_bank_r to u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/rnk_config_valid_r_lcl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.236   0.603  u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pre_passing_open_bank_r (u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pre_passing_open_bank_r)
     LUT5:I0->O            3   0.043   0.417  u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/passing_open_bank1 (u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/passing_open_bank<0>)
     LUT4:I2->O            1   0.043   0.350  u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/rcv_open_bank_SW0 (N268)
     LUT6:I5->O            8   0.043   0.534  u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/rcv_open_bank (u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/rcv_open_bank)
     LUT6:I3->O            2   0.043   0.527  u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rts_col3 (u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/rts_col<2>)
     LUT6:I2->O            2   0.043   0.355  u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/rnk_config_valid_r_lcl_rnk_config_strobe_ns_OR_443_o31 (u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/rnk_config_valid_r_lcl_rnk_config_strobe_ns_OR_443_o3)
     LUT4:I3->O            1   0.043   0.000  u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/rnk_config_valid_r_lcl_rnk_config_strobe_ns_OR_443_o38 (u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/rnk_config_strobe_ns)
     FD:D                     -0.000          u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/rnk_config_strobe_r_0
    ----------------------------------------
    Total                      3.281ns (0.494ns logic, 2.787ns route)
                                       (15.1% logic, 84.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_p'
  Clock period: 1.507ns (frequency: 663.755MHz)
  Total number of paths / destination ports: 210 / 108
-------------------------------------------------------------------------
Delay:               1.507ns (Levels of Logic = 1)
  Source:            u_M_DdrCtrl/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2 (FF)
  Destination:       u_M_DdrCtrl/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en (FF)
  Source Clock:      sys_clk_p rising
  Destination Clock: sys_clk_p rising

  Data Path: u_M_DdrCtrl/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2 to u_M_DdrCtrl/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              30   0.236   0.624  u_M_DdrCtrl/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2 (u_M_DdrCtrl/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2)
     LUT3:I0->O            1   0.043   0.339  u_M_DdrCtrl/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.tempmon_state[2]_OR_55_o11 (u_M_DdrCtrl/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.tempmon_state[2]_OR_55_o)
     FDR:R                     0.264          u_M_DdrCtrl/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en
    ----------------------------------------
    Total                      1.507ns (0.543ns logic, 0.964ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_M_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 3.261ns (frequency: 306.612MHz)
  Total number of paths / destination ports: 1641 / 230
-------------------------------------------------------------------------
Delay:               3.261ns (Levels of Logic = 4)
  Source:            U_M_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Destination:       U_M_icon_0/U0/U_ICON/U_TDO_reg (FF)
  Source Clock:      U_M_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: U_M_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: U_M_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 to U_M_icon_0/U0/U_ICON/U_TDO_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO1    1   1.800   0.522  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<1>)
     LUT6:I2->O            1   0.043   0.405  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O11 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.043   0.405  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'U_M_ila_0:CONTROL<3>'
     begin scope: 'U_M_icon_0:CONTROL0<3>'
     LUT6:I4->O            1   0.043   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11 (U0/U_ICON/iTDO_next)
     FDE:D                    -0.000          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      3.261ns (1.929ns logic, 1.332ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_M_icon_0/U0/iUPDATE_OUT'
  Clock period: 0.980ns (frequency: 1020.200MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.980ns (Levels of Logic = 1)
  Source:            U_M_icon_0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       U_M_icon_0/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      U_M_icon_0/U0/iUPDATE_OUT rising
  Destination Clock: U_M_icon_0/U0/iUPDATE_OUT rising

  Data Path: U_M_icon_0/U0/U_ICON/U_iDATA_CMD to U_M_icon_0/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.236   0.351  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.054   0.339  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                    -0.000          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      0.980ns (0.290ns logic, 0.690ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_M_DdrCtrl/u_ddr3_infrastructure/clk_pll_i'
  Total number of paths / destination ports: 1385 / 827
-------------------------------------------------------------------------
Offset:              2.136ns (Levels of Logic = 4)
  Source:            U_M_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       U_M_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Destination Clock: u_M_DdrCtrl/u_ddr3_infrastructure/clk_pll_i rising

  Data Path: U_M_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to U_M_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCANE2:SHIFT          3   0.000   0.362  U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.043   0.652  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            5   0.043   0.373  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE (CONTROL0<13>)
     end scope: 'U_M_icon_0:CONTROL0<13>'
     begin scope: 'U_M_ila_0:CONTROL<13>'
     LUT2:I1->O            4   0.043   0.356  U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR (U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR)
     FDCE:CLR                  0.264          U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    ----------------------------------------
    Total                      2.136ns (0.393ns logic, 1.743ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.696ns (Levels of Logic = 0)
  Source:            u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out:CTSBUS0 (PAD)
  Destination:       u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts (FF)
  Destination Clock: u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed rising

  Data Path: u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out:CTSBUS0 to u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PHASER_OUT_PHY:CTSBUS0    2   0.000   0.344  u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out (u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_dqs_ts<0>)
     ODDR:D1                   0.352          u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
    ----------------------------------------
    Total                      0.696ns (0.352ns logic, 0.344ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.696ns (Levels of Logic = 0)
  Source:            u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out:CTSBUS0 (PAD)
  Destination:       u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts (FF)
  Destination Clock: u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed rising

  Data Path: u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out:CTSBUS0 to u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PHASER_OUT_PHY:CTSBUS0    2   0.000   0.344  u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out (u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_dqs_ts<0>)
     ODDR:D1                   0.352          u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
    ----------------------------------------
    Total                      0.696ns (0.352ns logic, 0.344ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_p'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              1.086ns (Levels of Logic = 2)
  Source:            sys_rst (PAD)
  Destination:       u_M_DdrCtrl/u_iodelay_ctrl/rst_ref_sync_r_14 (FF)
  Destination Clock: sys_clk_p rising

  Data Path: sys_rst to u_M_DdrCtrl/u_iodelay_ctrl/rst_ref_sync_r_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.351  sys_rst_IBUF (sys_rst_IBUF)
     INV:I->O             15   0.054   0.417  u_M_DdrCtrl/u_iodelay_ctrl/sys_rst_inv1_INV_0 (u_M_DdrCtrl/u_ddr3_infrastructure/sys_rst_act_hi)
     FDP:PRE                   0.264          u_M_DdrCtrl/u_iodelay_ctrl/rst_ref_sync_r_0
    ----------------------------------------
    Total                      1.086ns (0.318ns logic, 0.768ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U_M_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 136 / 125
-------------------------------------------------------------------------
Offset:              2.606ns (Levels of Logic = 5)
  Source:            U_M_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       U_M_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE (FF)
  Destination Clock: U_M_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: U_M_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to U_M_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCANE2:SHIFT          3   0.000   0.362  U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.043   0.652  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            3   0.043   0.417  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE (CONTROL0<4>)
     end scope: 'U_M_icon_0:CONTROL0<4>'
     begin scope: 'U_M_ila_0:CONTROL<4>'
     LUT2:I0->O            1   0.043   0.339  U0/I_NO_D.U_ILA/U_STAT/U_STATCMD (U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE)
     INV:I->O             10   0.054   0.389  U0/I_NO_D.U_ILA/U_STAT/U_STATCMD_n (U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n)
     FDRE:R                    0.264          U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    ----------------------------------------
    Total                      2.606ns (0.447ns logic, 2.159ns route)
                                       (17.2% logic, 82.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U_M_icon_0/U0/iUPDATE_OUT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.001ns (Levels of Logic = 1)
  Source:            U_M_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL (PAD)
  Destination:       U_M_icon_0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination Clock: U_M_icon_0/U0/iUPDATE_OUT rising

  Data Path: U_M_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL to U_M_icon_0/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCANE2:SEL            2   0.000   0.344  U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/U_ICON/iSEL)
     INV:I->O              1   0.054   0.339  U0/U_ICON/U_iSEL_n (U0/U_ICON/iSEL_n)
     FDC:CLR                   0.264          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.001ns (0.318ns logic, 0.683ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u_M_DdrCtrl/u_ddr3_infrastructure/clk_pll_i'
  Total number of paths / destination ports: 3666 / 592
-------------------------------------------------------------------------
Offset:              2.156ns (Levels of Logic = 1)
  Source:            u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem12 (RAM)
  Destination:       u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo:D87 (PAD)
  Source Clock:      u_M_DdrCtrl/u_ddr3_infrastructure/clk_pll_i rising

  Data Path: u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem12 to u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo:D87
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32M:WCLK->DOC1     1   1.369   0.405  u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem12 (u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/_n0157<71>)
     LUT2:I0->O            1   0.043   0.339  u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out691 (u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/pre_fifo_dout<71>)
    OUT_FIFO:D87               0.000          u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    ----------------------------------------
    Total                      2.156ns (1.412ns logic, 0.744ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.936ns (Levels of Logic = 1)
  Source:            u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck (FF)
  Destination:       ddr3_ck_p<0> (PAD)
  Source Clock:      u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk rising

  Data Path: u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck to ddr3_ck_p<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.597   0.339  u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck (u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_out_q<0>)
     OBUFDS:I->O               0.000          u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf (ddr3_ck_p<0>)
    ----------------------------------------
    Total                      0.936ns (0.597ns logic, 0.339ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.597ns (Levels of Logic = 0)
  Source:            u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs (FF)
  Destination:       u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs:I (PAD)
  Source Clock:      u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed rising

  Data Path: u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs to u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs:I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             0   0.597   0.000  u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs (u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/mem_dqs_out<0>)
    IOBUFDS_DCIEN:I            0.000          u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs
    ----------------------------------------
    Total                      0.597ns (0.597ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.597ns (Levels of Logic = 0)
  Source:            u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs (FF)
  Destination:       u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs:I (PAD)
  Source Clock:      u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed rising

  Data Path: u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs to u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs:I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             0   0.597   0.000  u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs (u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/mem_dqs_out<1>)
    IOBUFDS_DCIEN:I            0.000          u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs
    ----------------------------------------
    Total                      0.597ns (0.597ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_p'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.580ns (Levels of Logic = 0)
  Source:            u_M_DdrCtrl/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den (FF)
  Destination:       u_M_DdrCtrl/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst:DEN (PAD)
  Source Clock:      sys_clk_p rising

  Data Path: u_M_DdrCtrl/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den to u_M_DdrCtrl/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst:DEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.236   0.344  u_M_DdrCtrl/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den (u_M_DdrCtrl/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den)
    XADC:DEN                   0.000          u_M_DdrCtrl/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst
    ----------------------------------------
    Total                      0.580ns (0.236ns logic, 0.344ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U_M_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.236ns (Levels of Logic = 0)
  Source:            U_M_icon_0/U0/U_ICON/U_TDO_reg (FF)
  Destination:       U_M_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      U_M_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: U_M_icon_0/U0/U_ICON/U_TDO_reg to U_M_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.236   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCANE2:TDO                0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.236ns (0.236ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 591 / 573
-------------------------------------------------------------------------
Delay:               1.063ns (Levels of Logic = 1)
  Source:            u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo:FULL (PAD)
  Destination:       u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo:WREN (PAD)

  Data Path: u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo:FULL to u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo:WREN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OUT_FIFO:FULL         15   0.000   0.681  u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_of_full)
     LUT5:I0->O            1   0.043   0.339  u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_out1 (u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_wren_pre)
    OUT_FIFO:WREN              0.000          u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    ----------------------------------------
    Total                      1.063ns (0.043ns logic, 1.020ns route)
                                       (4.0% logic, 96.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U_M_icon_0/CONTROL0<13>
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
u_M_DdrCtrl/u_ddr3_infrastructure/clk_pll_i|         |         |    0.940|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U_M_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
U_M_icon_0/CONTROL0<13>                          |         |    2.054|         |         |
U_M_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    3.261|         |         |         |
U_M_icon_0/U0/iUPDATE_OUT                        |    1.283|         |         |         |
u_M_DdrCtrl/u_ddr3_infrastructure/clk_pll_i      |    1.968|         |         |         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U_M_icon_0/U0/iUPDATE_OUT
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
U_M_icon_0/U0/iUPDATE_OUT|    0.980|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_p
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
sys_clk_p                                  |    1.507|         |         |         |
u_M_DdrCtrl/u_ddr3_infrastructure/clk_pll_i|    0.681|         |         |         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_M_DdrCtrl/u_ddr3_infrastructure/clk_pll_i
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
U_M_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    2.510|         |         |         |
sys_clk_p                                        |    0.575|         |         |         |
u_M_DdrCtrl/u_ddr3_infrastructure/clk_pll_i      |    3.281|         |         |         |
-------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 99.00 secs
Total CPU time to Xst completion: 98.23 secs
 
--> 

Total memory usage is 4852412 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 4273 (   0 filtered)
Number of infos    :  756 (   0 filtered)

