
\chapter{Abbrevations}
\label{sec:acronyms}
%
\begin{multicols}{2}
	% if multicol is used --> limit the wide of acronyms through value in brackets
	\begin{acronym}
		% A
		\acro{ALU}{Arithmetic Logic Unit}
		\acro{AMX}{Advanced Matrix Extensions}
		\acro{AVX}{Advanced Vector Extensions}
		% B
		\acro{BOB}{Branch Order Buffer}
		\acro{BPU}{Brach Predictor}
		% C
		\acro{CHA}{Caching/Home Agent}
		\acro{CLOS}{Class of Service}
		\acro{CPU}{Central Processing Unit}
		\acro{CXL}{Compute Express Link}
		% D
		\acro{DDR5}{Double Data Rate 5}
		\acro{DLB}{Dynamic Load Balancer}
		\acro{DRAM}{Dynamic Random-Access Memory}
		\acro{DSA}{Data Streaming Accelerator}
		\acro{DSR}{Decoded Stream Buffer}
		% E
		\acro{EMIB}{Embedded Multi-die Interconnect Bridge}
		\acro{EU}{Execution Unit}
		% F
		% G
		% H
		\acro{HBM}{High Bandwidth Memory}
		\acro{HPC}{High Performance Computing}
		% I
		\acro{IAA}{In-Memory Analytics Accelerator}
		\acro{IPC}{Instructions per Cycle}
		\acro{ISA}{Instruction Set Architecture}
		\acro{ISST}{Intel Speed Select Technology}
		% J
		% K
		% L
		\acro{LEA}{Load Effective Address}
		\acro{LFB}{Line Fill Buffer}
		\acro{LSD}{Loop Stream Detector}
		\acro{LSU}{Load/Store Unit}
		% M
		\acro{MSR}{Model Specific Register}
		% N
		\acro{NUMA}{Non-Uniform Memory Access}
		% O
		% P
		\acro{PCIe}{Peripheral Component Interconnect Express}
		\acro{PDU}{Power Distribution Unit}
		% Q
		\acro{QAT}{QuickAssist Technology}
		% R
		\acro{RAPL}{Running Average Power Limit}
		\acro{RAT}{Register Alias Table}
		% S
		\acro{SIMD}{Single Instruction, Multiple Data}
		\acro{SKU}{Stock Keeping Unit}
		\acro{SNC}{Sub Non-Uniform Memory Access}
		\acro{SSE}{Streaming SIMD Extensions}
		% T
		\acro{TDP}{Thermal Design Power}
		\acro{TLB}{Translation Lookaside Buffer}
		% U
		\acro{UPI}{Intel Ultra Path Interconnect}
		% V
		\acro{VEX}{Vector Extension}
		% W
		% X
		% Y
		% Z
	\end{acronym}
\end{multicols}
