[{"name":"高得畬","email":"kao_deyu@yahoo.com","latestUpdate":"2018-08-12 19:49:57","objective":"*Memories\n    -Sequential Machines\n    -Memory devices: Latch &amp; FF\n    -RAM &amp; ROM\n    -DFT, MEM BIST\n    -State assignment\n*Packaging\n*ALU design\n    -Adders\n    -Multiplier\n*Backend Design\n    -APR\n    -Special Net\n    -Misc.\n*Architecture\n*Examples","schedule":"Wk  Date      Topics\n============================================\n01. 09/13/18 Chapter 5 (Memory types, Set-up &amp; hold time)\n02. 09/20/18 Chapter 5 (Memory devices: Latch, FF, &amp; ROM)\n03. 09/27/18 Chapter 5 (Memory devices: RAM , Clock skew) \n04. 10/04/18 Chapter 5 (Memory timing and clock, Testing)\n05. 10/11/18 Chapter 5 (Sequential machine, State graph)\n06. 10/18/18 (QZ1) Packaging (Packaging flow)\n07. 10/25/18 Packaging (Reliability)\n08. 11/01/18 Midterm Examination \n09. 11/08/18 Exam review , Chapter 6 (ALU, adder)\n10. 11/15/18 Chapter 6 (Multiplier)\n11. 11/22/18 Chapter 7 (Placement)\n12. 11/29/18 Chapter 7 (Routing, Special nets)\n13. 12/06/18 Chapter 7 (Misc. before TO)\n14. 12/13/18 Chapter 8 (Architecture)\n15. 12/20/18 (QZ2) Chapter 8 (Architecture)\n16. 12/27/18 Chapter 9  (Examples)\n17. 01/03/19 Final Examination\n18. 01/10/19 Exam review, What’s Next?","scorePolicy":"Two quizzes 30% (15% for each)\nMidterm 35%\nFinal 35%","materials":"Textbook: \nModern VLSI Design \nSystem-on-Chip Design, \nPrentice Hall, \nby: Wayne Wolf\n\nReferences:\nEmbedded Systems Design: A Unified Hardware / Software Introduction, \n Vahid / Givargis \n\nRabaey’s Digital Integrated Circuits, J. Rabaey et al.]\n\nClass Notes:\nhttp://www.cc.ntut.edu.tw/~dkao/","foreignLanguageTextbooks":true}]
