--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 5 -n 3 -fastpaths -xml user_logic.twx user_logic.ncd -o user_logic.twr
user_logic.pcf

Design file:              user_logic.ncd
Physical constraint file: user_logic.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Bus2IP_Clk
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
Bus2IP_BE<0>   |    5.324(R)|   -0.950(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_BE<1>   |    4.462(R)|   -0.185(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_BE<2>   |    4.865(R)|   -0.782(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_BE<3>   |    2.421(R)|    0.001(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<0> |    1.104(R)|    0.114(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<1> |    1.130(R)|    0.094(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<2> |    0.618(R)|    0.508(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<3> |    1.530(R)|   -0.221(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<4> |    3.488(R)|   -1.392(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<5> |    3.467(R)|   -1.367(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<6> |    3.447(R)|   -1.343(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<7> |    3.447(R)|   -1.343(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<8> |    3.323(R)|   -1.197(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<9> |    3.315(R)|   -1.188(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<10>|    3.303(R)|   -1.174(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<11>|    3.504(R)|   -1.411(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<12>|    3.315(R)|   -1.188(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<13>|    3.327(R)|   -1.203(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<14>|    3.420(R)|   -1.312(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<15>|    3.291(R)|   -1.160(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<16>|    3.437(R)|   -1.331(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<17>|    3.291(R)|   -1.160(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<18>|    3.364(R)|   -1.247(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<19>|    3.437(R)|   -1.331(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<20>|    3.476(R)|   -1.378(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<21>|    3.498(R)|   -1.403(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<22>|    3.303(R)|   -1.174(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<23>|    3.501(R)|   -1.408(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<24>|    3.420(R)|   -1.312(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<25>|    3.476(R)|   -1.378(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<26>|    3.479(R)|   -1.381(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<27>|    3.483(R)|   -1.385(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<28>|    3.483(R)|   -1.385(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<29>|    3.476(R)|   -1.378(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<30>|    3.479(R)|   -1.381(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Data<31>|    3.476(R)|   -1.378(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_Reset   |    7.026(R)|   -0.070(R)|Bus2IP_Clk_BUFGP  |   0.000|
Bus2IP_WrCE<0> |   12.694(R)|   -4.635(R)|Bus2IP_Clk_BUFGP  |   0.000|
---------------+------------+------------+------------------+--------+

Clock Bus2IP_Clk to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  | Clock  |
Destination    |   to PAD   |Internal Clock(s) | Phase  |
---------------+------------+------------------+--------+
IP2Bus_Data<0> |   11.904(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<1> |    9.555(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<2> |   12.431(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<3> |   12.285(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<4> |    7.869(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<5> |    7.981(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<6> |   10.266(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<7> |   10.533(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<8> |    9.957(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<9> |    9.628(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<10>|   10.246(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<11>|   11.829(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<12>|    9.870(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<13>|    8.665(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<14>|    9.079(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<15>|   10.331(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<16>|    8.375(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<17>|   10.227(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<18>|    8.065(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<19>|    8.274(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<20>|    7.949(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<21>|    7.578(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<22>|    8.595(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<23>|   10.079(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<24>|    9.349(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<25>|   12.384(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<26>|   10.063(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<27>|   10.451(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<28>|    8.780(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<29>|    8.562(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<30>|    7.858(R)|Bus2IP_Clk_BUFGP  |   0.000|
IP2Bus_Data<31>|    8.429(R)|Bus2IP_Clk_BUFGP  |   0.000|
---------------+------------+------------------+--------+

Clock to Setup on destination clock Bus2IP_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Bus2IP_Clk     |    2.597|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Bus2IP_RdCE<0> |IP2Bus_Data<0> |   10.991|
Bus2IP_RdCE<0> |IP2Bus_Data<1> |   12.277|
Bus2IP_RdCE<0> |IP2Bus_Data<2> |   11.147|
Bus2IP_RdCE<0> |IP2Bus_Data<3> |   15.718|
Bus2IP_RdCE<0> |IP2Bus_Data<4> |   11.911|
Bus2IP_RdCE<0> |IP2Bus_Data<5> |   11.224|
Bus2IP_RdCE<0> |IP2Bus_Data<6> |   13.546|
Bus2IP_RdCE<0> |IP2Bus_Data<7> |   11.046|
Bus2IP_RdCE<0> |IP2Bus_Data<8> |   11.199|
Bus2IP_RdCE<0> |IP2Bus_Data<9> |   11.149|
Bus2IP_RdCE<0> |IP2Bus_Data<10>|   11.913|
Bus2IP_RdCE<0> |IP2Bus_Data<11>|   14.229|
Bus2IP_RdCE<0> |IP2Bus_Data<12>|   10.609|
Bus2IP_RdCE<0> |IP2Bus_Data<13>|   10.962|
Bus2IP_RdCE<0> |IP2Bus_Data<14>|   13.588|
Bus2IP_RdCE<0> |IP2Bus_Data<15>|   11.582|
Bus2IP_RdCE<0> |IP2Bus_Data<16>|   11.757|
Bus2IP_RdCE<0> |IP2Bus_Data<17>|   11.954|
Bus2IP_RdCE<0> |IP2Bus_Data<18>|   10.998|
Bus2IP_RdCE<0> |IP2Bus_Data<19>|   11.470|
Bus2IP_RdCE<0> |IP2Bus_Data<20>|   14.854|
Bus2IP_RdCE<0> |IP2Bus_Data<21>|   15.095|
Bus2IP_RdCE<0> |IP2Bus_Data<22>|   10.461|
Bus2IP_RdCE<0> |IP2Bus_Data<23>|   14.090|
Bus2IP_RdCE<0> |IP2Bus_Data<24>|   12.816|
Bus2IP_RdCE<0> |IP2Bus_Data<25>|   14.112|
Bus2IP_RdCE<0> |IP2Bus_Data<26>|   13.680|
Bus2IP_RdCE<0> |IP2Bus_Data<27>|   13.026|
Bus2IP_RdCE<0> |IP2Bus_Data<28>|   14.862|
Bus2IP_RdCE<0> |IP2Bus_Data<29>|   15.573|
Bus2IP_RdCE<0> |IP2Bus_Data<30>|   14.825|
Bus2IP_RdCE<0> |IP2Bus_Data<31>|   15.436|
Bus2IP_RdCE<0> |IP2Bus_RdAck   |    5.788|
Bus2IP_WrCE<0> |IP2Bus_WrAck   |    5.482|
---------------+---------------+---------+


Analysis completed Thu Dec 14 12:14:47 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4495 MB



