#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5e18a2c92870 .scope module, "tb_sumadorVerilog" "tb_sumadorVerilog" 2 1;
 .timescale 0 0;
v0x5e18a2ca5e30_0 .var/s "a", 7 0;
v0x5e18a2ca5ef0_0 .var/s "b", 7 0;
v0x5e18a2ca5fc0_0 .net/s "sum", 8 0, L_0x5e18a2ca62d0;  1 drivers
S_0x5e18a2c92a00 .scope module, "uut" "sumador" 2 5, 3 1 0, S_0x5e18a2c92870;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "sum";
v0x5e18a2c92c30_0 .net/s *"_ivl_0", 8 0, L_0x5e18a2ca60c0;  1 drivers
v0x5e18a2ca5a00_0 .net/s *"_ivl_2", 8 0, L_0x5e18a2ca61e0;  1 drivers
v0x5e18a2ca5ae0_0 .net/s "a", 7 0, v0x5e18a2ca5e30_0;  1 drivers
v0x5e18a2ca5ba0_0 .net/s "b", 7 0, v0x5e18a2ca5ef0_0;  1 drivers
v0x5e18a2ca5c80_0 .net/s "sum", 8 0, L_0x5e18a2ca62d0;  alias, 1 drivers
L_0x5e18a2ca60c0 .extend/s 9, v0x5e18a2ca5e30_0;
L_0x5e18a2ca61e0 .extend/s 9, v0x5e18a2ca5ef0_0;
L_0x5e18a2ca62d0 .arith/sum 9, L_0x5e18a2ca60c0, L_0x5e18a2ca61e0;
    .scope S_0x5e18a2c92870;
T_0 ;
    %vpi_call 2 12 "$dumpfile", "sumadorVerilogWave.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5e18a2c92870 {0 0 0};
    %vpi_call 2 15 "$monitor", "a=%d, b=%d, sum=%d", v0x5e18a2ca5e30_0, v0x5e18a2ca5ef0_0, v0x5e18a2ca5fc0_0 {0 0 0};
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x5e18a2ca5e30_0, 0, 8;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0x5e18a2ca5ef0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 206, 0, 8;
    %store/vec4 v0x5e18a2ca5e30_0, 0, 8;
    %pushi/vec4 75, 0, 8;
    %store/vec4 v0x5e18a2ca5ef0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 206, 0, 8;
    %store/vec4 v0x5e18a2ca5e30_0, 0, 8;
    %pushi/vec4 206, 0, 8;
    %store/vec4 v0x5e18a2ca5ef0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x5e18a2ca5e30_0, 0, 8;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v0x5e18a2ca5ef0_0, 0, 8;
    %delay 10, 0;
    %delay 10, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_sumadorVerilog.v";
    "sumadorVerilog.v";
