///**************************************************************************//**
// * @file     icrc.c
// *
// ******************************************************************************/
#include <stdio.h>
//#include "NUC123Series.h"
#include "icrc.h"


//#define DBG_PRINT    printf
//#define CRC_BUF_SIZE   200

////static uint8_t u8CRCBuf[CRC_BUF_SIZE];

/* CRC table for the CRC-16. The poly is 0x8005 (x^16 + x^15 + x^2 + 1) */
static const uint16_t crc16_table[256] = 
{
    0x0000, 0xC0C1, 0xC181, 0x0140, 0xC301, 0x03C0, 0x0280, 0xC241,
    0xC601, 0x06C0, 0x0780, 0xC741, 0x0500, 0xC5C1, 0xC481, 0x0440,
    0xCC01, 0x0CC0, 0x0D80, 0xCD41, 0x0F00, 0xCFC1, 0xCE81, 0x0E40,
    0x0A00, 0xCAC1, 0xCB81, 0x0B40, 0xC901, 0x09C0, 0x0880, 0xC841,
    0xD801, 0x18C0, 0x1980, 0xD941, 0x1B00, 0xDBC1, 0xDA81, 0x1A40,
    0x1E00, 0xDEC1, 0xDF81, 0x1F40, 0xDD01, 0x1DC0, 0x1C80, 0xDC41,
    0x1400, 0xD4C1, 0xD581, 0x1540, 0xD701, 0x17C0, 0x1680, 0xD641,
    0xD201, 0x12C0, 0x1380, 0xD341, 0x1100, 0xD1C1, 0xD081, 0x1040,
    0xF001, 0x30C0, 0x3180, 0xF141, 0x3300, 0xF3C1, 0xF281, 0x3240,
    0x3600, 0xF6C1, 0xF781, 0x3740, 0xF501, 0x35C0, 0x3480, 0xF441,
    0x3C00, 0xFCC1, 0xFD81, 0x3D40, 0xFF01, 0x3FC0, 0x3E80, 0xFE41,
    0xFA01, 0x3AC0, 0x3B80, 0xFB41, 0x3900, 0xF9C1, 0xF881, 0x3840,
    0x2800, 0xE8C1, 0xE981, 0x2940, 0xEB01, 0x2BC0, 0x2A80, 0xEA41,
    0xEE01, 0x2EC0, 0x2F80, 0xEF41, 0x2D00, 0xEDC1, 0xEC81, 0x2C40,
    0xE401, 0x24C0, 0x2580, 0xE541, 0x2700, 0xE7C1, 0xE681, 0x2640,
    0x2200, 0xE2C1, 0xE381, 0x2340, 0xE101, 0x21C0, 0x2080, 0xE041,
    0xA001, 0x60C0, 0x6180, 0xA141, 0x6300, 0xA3C1, 0xA281, 0x6240,
    0x6600, 0xA6C1, 0xA781, 0x6740, 0xA501, 0x65C0, 0x6480, 0xA441,
    0x6C00, 0xACC1, 0xAD81, 0x6D40, 0xAF01, 0x6FC0, 0x6E80, 0xAE41,
    0xAA01, 0x6AC0, 0x6B80, 0xAB41, 0x6900, 0xA9C1, 0xA881, 0x6840,
    0x7800, 0xB8C1, 0xB981, 0x7940, 0xBB01, 0x7BC0, 0x7A80, 0xBA41,
    0xBE01, 0x7EC0, 0x7F80, 0xBF41, 0x7D00, 0xBDC1, 0xBC81, 0x7C40,
    0xB401, 0x74C0, 0x7580, 0xB541, 0x7700, 0xB7C1, 0xB681, 0x7640,
    0x7200, 0xB2C1, 0xB381, 0x7340, 0xB101, 0x71C0, 0x7080, 0xB041,
    0x5000, 0x90C1, 0x9181, 0x5140, 0x9301, 0x53C0, 0x5280, 0x9241,
    0x9601, 0x56C0, 0x5780, 0x9741, 0x5500, 0x95C1, 0x9481, 0x5440,
    0x9C01, 0x5CC0, 0x5D80, 0x9D41, 0x5F00, 0x9FC1, 0x9E81, 0x5E40,
    0x5A00, 0x9AC1, 0x9B81, 0x5B40, 0x9901, 0x59C0, 0x5880, 0x9841,
    0x8801, 0x48C0, 0x4980, 0x8941, 0x4B00, 0x8BC1, 0x8A81, 0x4A40,
    0x4E00, 0x8EC1, 0x8F81, 0x4F40, 0x8D01, 0x4DC0, 0x4C80, 0x8C41,
    0x4400, 0x84C1, 0x8581, 0x4540, 0x8701, 0x47C0, 0x4680, 0x8641,
    0x8201, 0x42C0, 0x4380, 0x8341, 0x4100, 0x81C1, 0x8081, 0x4040
};

//static __INLINE uint16_t crc16_byte(uint16_t crc, const uint8_t data)
//{
//    return (crc >> 8) ^ crc16_table[(crc ^ data) & 0xff];
//}

static uint16_t crc16_byte(uint16_t crc, const uint8_t data)
{
    return (crc >> 8) ^ crc16_table[(crc ^ data) & 0xff];
}


uint16_t crc16(uint16_t crc, uint8_t const *buffer, uint32_t len)
{
    while (len--)
        crc = crc16_byte(crc, *buffer++);
    return crc;
}

/////**
//// * @brief       System init
//// *
//// * @param       None
//// *
//// * @return      None
//// *
//// * @details     Init system clock, GPIO multi-function setting
//// */
////void SYS_Init(void)
////{
////    SYS_UnlockReg();                                        //En:Unlock protected registers
////    GPIO_XT1();
////    CLK_HXT_ENABLE();                                        //En:Enable External XTAL (4~24 MHz)
////    while(!CLK_IS_STABLE(CLK_HXT_STB)); //En:Waiting for 12MHz clock ready
////    SET_HCLK_CLKSRC(CLK_HCLK_HXT);                  //En:Switch HCLK clock source to XTAL
////    SystemCoreClockUpdate();                                //En:Update the variable SystemCoreClock

////    GPIO_UART0_RXTX();           //En:Set PB multi-function pins for UART0 RXD, UART0 TXD

////    SYS_LockReg();                                          //En:Lock protected registers
////}

/////**
//// * @brief       UART0 init
//// *
//// * @param       None
//// *
//// * @return      None
//// *
//// * @details     Set UART0 8n1, 115200bps
//// */
////void UART0_Init(void)
////{
////    STR_UART_T sParam;

////    sParam.u32ClkSrc = CLK_UART_HXT;
////    sParam.u32ClkDiv = 1;
////    sParam.u32ClkFreq = __XTAL;
////    sParam.u32BaudRate = 115200;
////    sParam.u32cDataBits = UART_WORD_LEN_8;
////    sParam.u32cStopBits = UART_STOP_BIT_1;
////    sParam.u32cParity = UART_PARITY_NONE;
////    sParam.u32cRxTriggerLevel = UART_FCR_RFITL_1BYTE;
////    sParam.u32BaudMode = UART_BAUD_MODE2;
////    DrvUART_Init (UART0, &sParam);
////}

/////**
//// * @brief       CRC init
//// *
//// * @param       None
//// *
//// * @return      None
//// *
//// * @details     Set CRC CPU PIO mode
//// */
////void CRC_Init(void)
////{
////    STR_CRC_T sParam;

////    AHBCLK_ENABLE(CLK_PDMA);
////    SYS_RESET_IP1(SYS_RST_PDMA);

////    sParam.u32Mode = CRC_16;
////    sParam.u32CPUWdlen = CRC_CPU_WDLEN_8;
////    sParam.bIsChecksumComplement = FALSE;
////    sParam.bIsWriteDataComplement = FALSE;
////    sParam.bIsChecksumReverse = TRUE;
////    sParam.bIsWriteDataReverse = TRUE;
////    sParam.u32DMASrcAddr = 0;
////    sParam.u16DMAByteCnt = 0;
////    DrvCRC_Init(&sParam);

////    CRC_SET_SEED(0);    //En:Set CRC seed 0
////    CRC_ENGINE_RESET(); //En:Reset RCR engine
////}


/////*---------------------------------------------------------------------------------------------------------*/
/////* MAIN function                                                                                           */
/////*---------------------------------------------------------------------------------------------------------*/
////int ddcrc(void)
////{
////    int32_t i;
////    uint16_t u16Cksum;

////    SYS_Init();                                  //En:Init System
////    UART0_Init();                                //En:Init UART0
////	
////    DBG_PRINT("CRC CPU PIO mode test ...... \n"); 

////    CRC_Init();                                //En:Init CRC

////    for(i=0; i<CRC_BUF_SIZE; i++)
////    {
////        u8CRCBuf[i] = i*0x13 + 0x55;
////        CRC_WRITE_DATA(u8CRCBuf[i]);                    //En:Write data to perform CRC operation 
////    }
////	
////    u16Cksum = CRC_GET_CHECKSUM() & 0xFFFF;

////    if(u16Cksum == crc16(0, (uint8_t const *)u8CRCBuf, sizeof(u8CRCBuf)))
////        DBG_PRINT("CRC CPU PIO mode test OK!\n");
////    else
////        DBG_PRINT("CRC CPU PIO mode test Failed!\n");

////    return 0;
////}
// 

////u16 get_crc_data( u8 *buffer ,u8 len)
////{
////   u16 crc_num = 0;
////   u8 i = 0;
////   
////   CRC_SET_SEED(0);      //En:Set CRC seed 0
////   CRC_ENGINE_RESET();
////   
////   for(i=0; i< len; i++)
////   {
////      CRC_WRITE_DATA(buffer[i]);                    //En:Write data to perform CRC operation 
////   }

////   crc_num = CRC_GET_CHECKSUM() & 0xFFFF;

////   return crc_num;
////}

