Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_MAT_Multiply_top -prj MAT_Multiply.prj --lib ieee_proposed=./ieee_proposed -s MAT_Multiply 
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/parallels/source_code/ECE_527_MP/mp3/partB/solution1_non_optimized/sim/verilog/MAT_Multiply_arrayC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAT_Multiply_arrayC_ram
INFO: [VRFC 10-311] analyzing module MAT_Multiply_arrayC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/parallels/source_code/ECE_527_MP/mp3/partB/solution1_non_optimized/sim/verilog/AESL_autofifo_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/parallels/source_code/ECE_527_MP/mp3/partB/solution1_non_optimized/sim/verilog/MAT_Multiply_mul_32s_32s_32_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAT_Multiply_mul_32s_32s_32_6_MulnS_0
INFO: [VRFC 10-311] analyzing module MAT_Multiply_mul_32s_32s_32_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/parallels/source_code/ECE_527_MP/mp3/partB/solution1_non_optimized/sim/verilog/MAT_Multiply.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_MAT_Multiply_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/parallels/source_code/ECE_527_MP/mp3/partB/solution1_non_optimized/sim/verilog/MAT_Multiply_load_mat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAT_Multiply_load_mat
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/parallels/source_code/ECE_527_MP/mp3/partB/solution1_non_optimized/sim/verilog/AESL_autofifo_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/parallels/source_code/ECE_527_MP/mp3/partB/solution1_non_optimized/sim/verilog/MAT_Multiply_arrayA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAT_Multiply_arrayA_ram
INFO: [VRFC 10-311] analyzing module MAT_Multiply_arrayA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/parallels/source_code/ECE_527_MP/mp3/partB/solution1_non_optimized/sim/verilog/MAT_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAT_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/parallels/source_code/ECE_527_MP/mp3/partB/solution1_non_optimized/sim/verilog/AESL_autofifo_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_C
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MAT_Multiply_arrayA_ram
Compiling module xil_defaultlib.MAT_Multiply_arrayA(DataWidth=32...
Compiling module xil_defaultlib.MAT_Multiply_arrayC_ram
Compiling module xil_defaultlib.MAT_Multiply_arrayC(DataWidth=64...
Compiling module xil_defaultlib.MAT_Multiply_load_mat
Compiling module xil_defaultlib.MAT_Multiply_mul_32s_32s_32_6_Mu...
Compiling module xil_defaultlib.MAT_Multiply_mul_32s_32s_32_6(ID...
Compiling module xil_defaultlib.MAT_Multiply
Compiling module xil_defaultlib.AESL_autofifo_A
Compiling module xil_defaultlib.AESL_autofifo_B
Compiling module xil_defaultlib.AESL_autofifo_C
Compiling module xil_defaultlib.apatb_MAT_Multiply_top
Built simulation snapshot MAT_Multiply

****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/parallels/source_code/ECE_527_MP/mp3/partB/solution1_non_optimized/sim/verilog/xsim.dir/MAT_Multiply/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/parallels/source_code/ECE_527_MP/mp3/partB/solution1_non_optimized/sim/verilog/xsim.dir/MAT_Multiply/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Oct  2 07:04:58 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2015.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Oct  2 07:04:58 2015...

****** xsim v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source xsim.dir/MAT_Multiply/xsim_script.tcl
# xsim {MAT_Multiply} -maxdeltaid 10000 -tclbatch {MAT_Multiply.tcl}
Vivado Simulator 2015.1
Time resolution is 1 ps
source MAT_Multiply.tcl
## run all
WARNING: The latency is much larger than expected. Simulation may stuck.
