
ADCS_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012284  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008f4  08012428  08012428  00022428  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012d1c  08012d1c  00030200  2**0
                  CONTENTS
  4 .ARM          00000008  08012d1c  08012d1c  00022d1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012d24  08012d24  00030200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012d24  08012d24  00022d24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012d28  08012d28  00022d28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  08012d2c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00023710  20000200  08012f2c  00030200  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20023910  08012f2c  00033910  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030200  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030230  2**0
                  CONTENTS, READONLY
 13 .debug_info   00029e81  00000000  00000000  00030273  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000650f  00000000  00000000  0005a0f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002278  00000000  00000000  00060608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001ab4  00000000  00000000  00062880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b425  00000000  00000000  00064334  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00029a1e  00000000  00000000  0008f759  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fc8f6  00000000  00000000  000b9177  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000a150  00000000  00000000  001b5a70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  001bfbc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000200 	.word	0x20000200
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0801240c 	.word	0x0801240c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000204 	.word	0x20000204
 80001dc:	0801240c 	.word	0x0801240c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <computeChecksum>:
circular_buffer_handle rxcBuff; //rx and search buffer
uint8_t rxBuffer[IMU_BUFFER_LEN]; //memory buffer for rxBuff
uint8_t tmpBuff[IMU_BUFFER_LEN]; //temporary buffer where to store received packets

//function to compute message checksum
static uint8_t computeChecksum(imu_packet_struct * pckt){
 8000f54:	b480      	push	{r7}
 8000f56:	b085      	sub	sp, #20
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
	if(pckt==NULL) return 0;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d101      	bne.n	8000f66 <computeChecksum+0x12>
 8000f62:	2300      	movs	r3, #0
 8000f64:	e01e      	b.n	8000fa4 <computeChecksum+0x50>

	uint8_t crc=IMU_BID+pckt->mid+pckt->len;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	781a      	ldrb	r2, [r3, #0]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	785b      	ldrb	r3, [r3, #1]
 8000f6e:	4413      	add	r3, r2
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	3b01      	subs	r3, #1
 8000f74:	73fb      	strb	r3, [r7, #15]
	for(uint32_t d=0;d<pckt->len;d++){
 8000f76:	2300      	movs	r3, #0
 8000f78:	60bb      	str	r3, [r7, #8]
 8000f7a:	e00a      	b.n	8000f92 <computeChecksum+0x3e>
		crc+=pckt->data[d];
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	685a      	ldr	r2, [r3, #4]
 8000f80:	68bb      	ldr	r3, [r7, #8]
 8000f82:	4413      	add	r3, r2
 8000f84:	781a      	ldrb	r2, [r3, #0]
 8000f86:	7bfb      	ldrb	r3, [r7, #15]
 8000f88:	4413      	add	r3, r2
 8000f8a:	73fb      	strb	r3, [r7, #15]
	for(uint32_t d=0;d<pckt->len;d++){
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	3301      	adds	r3, #1
 8000f90:	60bb      	str	r3, [r7, #8]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	785b      	ldrb	r3, [r3, #1]
 8000f96:	461a      	mov	r2, r3
 8000f98:	68bb      	ldr	r3, [r7, #8]
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d3ee      	bcc.n	8000f7c <computeChecksum+0x28>
	}
	return -crc;
 8000f9e:	7bfb      	ldrb	r3, [r7, #15]
 8000fa0:	425b      	negs	r3, r3
 8000fa2:	b2db      	uxtb	r3, r3
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	3714      	adds	r7, #20
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr

08000fb0 <sendMsg>:

//function to send message
static void sendMsg(UART_HandleTypeDef* IMUhandle, imu_packet_struct * pckt){
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
 8000fb8:	6039      	str	r1, [r7, #0]
	if(pckt==NULL) return;
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d033      	beq.n	8001028 <sendMsg+0x78>

	uint8_t tmp=IMU_PREAMBLE;
 8000fc0:	23fa      	movs	r3, #250	; 0xfa
 8000fc2:	73fb      	strb	r3, [r7, #15]
	sendDriver_UART(IMUhandle, &tmp, 1);
 8000fc4:	f107 030f 	add.w	r3, r7, #15
 8000fc8:	2201      	movs	r2, #1
 8000fca:	4619      	mov	r1, r3
 8000fcc:	6878      	ldr	r0, [r7, #4]
 8000fce:	f000 fbc7 	bl	8001760 <sendDriver_UART>
	tmp=IMU_BID;
 8000fd2:	23ff      	movs	r3, #255	; 0xff
 8000fd4:	73fb      	strb	r3, [r7, #15]
	sendDriver_UART(IMUhandle, &tmp, 1);
 8000fd6:	f107 030f 	add.w	r3, r7, #15
 8000fda:	2201      	movs	r2, #1
 8000fdc:	4619      	mov	r1, r3
 8000fde:	6878      	ldr	r0, [r7, #4]
 8000fe0:	f000 fbbe 	bl	8001760 <sendDriver_UART>
	sendDriver_UART(IMUhandle, &pckt->mid, 1);
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	4619      	mov	r1, r3
 8000fea:	6878      	ldr	r0, [r7, #4]
 8000fec:	f000 fbb8 	bl	8001760 <sendDriver_UART>
	sendDriver_UART(IMUhandle, &pckt->len, 1);
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	6878      	ldr	r0, [r7, #4]
 8000ffa:	f000 fbb1 	bl	8001760 <sendDriver_UART>
	sendDriver_UART(IMUhandle, pckt->data, pckt->len);
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	6859      	ldr	r1, [r3, #4]
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	785b      	ldrb	r3, [r3, #1]
 8001006:	461a      	mov	r2, r3
 8001008:	6878      	ldr	r0, [r7, #4]
 800100a:	f000 fba9 	bl	8001760 <sendDriver_UART>
	tmp=computeChecksum(pckt);
 800100e:	6838      	ldr	r0, [r7, #0]
 8001010:	f7ff ffa0 	bl	8000f54 <computeChecksum>
 8001014:	4603      	mov	r3, r0
 8001016:	73fb      	strb	r3, [r7, #15]
	sendDriver_UART(IMUhandle, &tmp, 1);
 8001018:	f107 030f 	add.w	r3, r7, #15
 800101c:	2201      	movs	r2, #1
 800101e:	4619      	mov	r1, r3
 8001020:	6878      	ldr	r0, [r7, #4]
 8001022:	f000 fb9d 	bl	8001760 <sendDriver_UART>
 8001026:	e000      	b.n	800102a <sendMsg+0x7a>
	if(pckt==NULL) return;
 8001028:	bf00      	nop
}
 800102a:	3710      	adds	r7, #16
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}

08001030 <receiveMsg>:
//NB. not checking crc is risky for many reasons but one of the worst is that
//len field could arrive corrupted so always check that len is the expected one
//format can be passed if a specific mid and len are required, otherwise can be left to NULL
//the buffer is automatically shifted out and filled at every call, user can eventually
//flush buffers before calling to get most recent messages
static uint8_t receiveMsg(UART_HandleTypeDef* IMUhandle, imu_packet_struct * pckt, imu_packet_struct* format, uint8_t checkCRC, uint32_t timeout){
 8001030:	b590      	push	{r4, r7, lr}
 8001032:	b099      	sub	sp, #100	; 0x64
 8001034:	af02      	add	r7, sp, #8
 8001036:	60f8      	str	r0, [r7, #12]
 8001038:	60b9      	str	r1, [r7, #8]
 800103a:	607a      	str	r2, [r7, #4]
 800103c:	70fb      	strb	r3, [r7, #3]
	uint32_t startTick=HAL_GetTick();
 800103e:	f005 f94f 	bl	80062e0 <HAL_GetTick>
 8001042:	6538      	str	r0, [r7, #80]	; 0x50
	uint8_t len=0; //temporary variable to store target number of bytes to search
 8001044:	2300      	movs	r3, #0
 8001046:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t mid=0; //temporary variable to store message id
 800104a:	2300      	movs	r3, #0
 800104c:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
	typedef enum{
		_header,
		_packet
	} search_phase;

	search_phase phase=_header;
 8001050:	2300      	movs	r3, #0
 8001052:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

	uint8_t headTail[4]={IMU_PREAMBLE,IMU_BID,0,0};
 8001056:	f64f 73fa 	movw	r3, #65530	; 0xfffa
 800105a:	64fb      	str	r3, [r7, #76]	; 0x4c

	search_frame_rule rule;

	rule.head=(uint8_t *) headTail;
 800105c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001060:	633b      	str	r3, [r7, #48]	; 0x30
	rule.tail=NULL;
 8001062:	2300      	movs	r3, #0
 8001064:	63bb      	str	r3, [r7, #56]	; 0x38
	rule.tailLen=0;
 8001066:	2300      	movs	r3, #0
 8001068:	63fb      	str	r3, [r7, #60]	; 0x3c
	rule.maxLen=0;
 800106a:	2300      	movs	r3, #0
 800106c:	647b      	str	r3, [r7, #68]	; 0x44
	rule.policy=soft;
 800106e:	2302      	movs	r3, #2
 8001070:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48

	circular_buffer_handle foundPckt;
	imu_packet_struct tmpPckt;
	tmpPckt.data=tmpBuff;
 8001074:	4b5c      	ldr	r3, [pc, #368]	; (80011e8 <receiveMsg+0x1b8>)
 8001076:	61fb      	str	r3, [r7, #28]

	do{
		//filling buffer until is full or no more bytes available
		while(!cBuffFull(&rxcBuff)){ //fill buffer with new packets
 8001078:	e010      	b.n	800109c <receiveMsg+0x6c>
			uint8_t c;
			if(receiveDriver_UART(IMUhandle, &c, 1)){
 800107a:	f107 0317 	add.w	r3, r7, #23
 800107e:	2201      	movs	r2, #1
 8001080:	4619      	mov	r1, r3
 8001082:	68f8      	ldr	r0, [r7, #12]
 8001084:	f000 fb1a 	bl	80016bc <receiveDriver_UART>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d00d      	beq.n	80010aa <receiveMsg+0x7a>
				cBuffPush(&rxcBuff, &c, 1,1);
 800108e:	f107 0117 	add.w	r1, r7, #23
 8001092:	2301      	movs	r3, #1
 8001094:	2201      	movs	r2, #1
 8001096:	4855      	ldr	r0, [pc, #340]	; (80011ec <receiveMsg+0x1bc>)
 8001098:	f001 fa61 	bl	800255e <cBuffPush>
		while(!cBuffFull(&rxcBuff)){ //fill buffer with new packets
 800109c:	4853      	ldr	r0, [pc, #332]	; (80011ec <receiveMsg+0x1bc>)
 800109e:	f001 fd52 	bl	8002b46 <cBuffFull>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d0e8      	beq.n	800107a <receiveMsg+0x4a>
 80010a8:	e000      	b.n	80010ac <receiveMsg+0x7c>
			}else{
				break;
 80010aa:	bf00      	nop
			}
		}

		//analyzing buffer
		if(phase==_header){ //if we are searching an header
 80010ac:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d129      	bne.n	8001108 <receiveMsg+0xd8>

			if(format!=NULL){	//if format specified
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d00b      	beq.n	80010d2 <receiveMsg+0xa2>
				mid=format->mid;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
				len=format->len;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	785b      	ldrb	r3, [r3, #1]
 80010c6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				phase=_packet;
 80010ca:	2301      	movs	r3, #1
 80010cc:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
				continue;	//jump to packet search
 80010d0:	e07b      	b.n	80011ca <receiveMsg+0x19a>
			}

			//search a complete xbus header (shiftOut disabled)
			rule.headLen=2;
 80010d2:	2302      	movs	r3, #2
 80010d4:	637b      	str	r3, [r7, #52]	; 0x34
			rule.minLen=2;
 80010d6:	2302      	movs	r3, #2
 80010d8:	643b      	str	r3, [r7, #64]	; 0x40
			if(searchFrameAdvance(&rxcBuff, &foundPckt, &rule, SHIFTOUT_FULL | SHIFTOUT_CURR | SHIFTOUT_FAST)){	//if we found a header, get MID and LEN fields
 80010da:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80010de:	f107 0120 	add.w	r1, r7, #32
 80010e2:	2313      	movs	r3, #19
 80010e4:	4841      	ldr	r0, [pc, #260]	; (80011ec <receiveMsg+0x1bc>)
 80010e6:	f002 f82e 	bl	8003146 <searchFrameAdvance>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d06c      	beq.n	80011ca <receiveMsg+0x19a>
				mid=foundPckt.buff[2];
 80010f0:	6a3b      	ldr	r3, [r7, #32]
 80010f2:	789b      	ldrb	r3, [r3, #2]
 80010f4:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
				len=foundPckt.buff[3];
 80010f8:	6a3b      	ldr	r3, [r7, #32]
 80010fa:	78db      	ldrb	r3, [r3, #3]
 80010fc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				phase=_packet;
 8001100:	2301      	movs	r3, #1
 8001102:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
 8001106:	e060      	b.n	80011ca <receiveMsg+0x19a>
			}
		}else if(phase==_packet){
 8001108:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800110c:	2b01      	cmp	r3, #1
 800110e:	d159      	bne.n	80011c4 <receiveMsg+0x194>
			headTail[2]=mid;
 8001110:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001114:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
			headTail[3]=len;
 8001118:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800111c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			rule.headLen=4;
 8001120:	2304      	movs	r3, #4
 8001122:	637b      	str	r3, [r7, #52]	; 0x34
			rule.minLen=len+1;	//len+1 to house CRC
 8001124:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001128:	3301      	adds	r3, #1
 800112a:	643b      	str	r3, [r7, #64]	; 0x40

			//search for the complete packet with shiftOut active
			if(searchFrameAdvance(&rxcBuff, &foundPckt, &rule, SHIFTOUT_FULL | SHIFTOUT_NEXT | SHIFTOUT_FAST)){
 800112c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001130:	f107 0120 	add.w	r1, r7, #32
 8001134:	2315      	movs	r3, #21
 8001136:	482d      	ldr	r0, [pc, #180]	; (80011ec <receiveMsg+0x1bc>)
 8001138:	f002 f805 	bl	8003146 <searchFrameAdvance>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d043      	beq.n	80011ca <receiveMsg+0x19a>
#if enable_printf
				printf("RAW IMU FRAME:\n");
#endif
				//cBuffPrint(&foundPckt,PRINTBUFF_HEX | PRINTBUFF_NOEMPTY);

				tmpPckt.mid=mid;
 8001142:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001146:	763b      	strb	r3, [r7, #24]
				tmpPckt.len=len;
 8001148:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800114c:	767b      	strb	r3, [r7, #25]
				if(len!=0) cBuffRead(&foundPckt,tmpPckt.data,foundPckt.elemNum,0,4);
 800114e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001152:	2b00      	cmp	r3, #0
 8001154:	d008      	beq.n	8001168 <receiveMsg+0x138>
 8001156:	69f9      	ldr	r1, [r7, #28]
 8001158:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800115a:	f107 0020 	add.w	r0, r7, #32
 800115e:	2304      	movs	r3, #4
 8001160:	9300      	str	r3, [sp, #0]
 8001162:	2300      	movs	r3, #0
 8001164:	f001 fad5 	bl	8002712 <cBuffRead>

				if(pckt!=NULL){ //if we want the packet to be output
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d00e      	beq.n	800118c <receiveMsg+0x15c>
					pckt->mid=mid;
 800116e:	68bb      	ldr	r3, [r7, #8]
 8001170:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8001174:	701a      	strb	r2, [r3, #0]
					pckt->len=len;
 8001176:	68bb      	ldr	r3, [r7, #8]
 8001178:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800117c:	705a      	strb	r2, [r3, #1]
					if(len!=0) pckt->data=tmpPckt.data;
 800117e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001182:	2b00      	cmp	r3, #0
 8001184:	d002      	beq.n	800118c <receiveMsg+0x15c>
 8001186:	69fa      	ldr	r2, [r7, #28]
 8001188:	68bb      	ldr	r3, [r7, #8]
 800118a:	605a      	str	r2, [r3, #4]
				}

				//if crc must be checked
				if(checkCRC){
 800118c:	78fb      	ldrb	r3, [r7, #3]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d016      	beq.n	80011c0 <receiveMsg+0x190>
					if(cBuffReadByte(&foundPckt,1,0)==computeChecksum(&tmpPckt)){	//if correct crc
 8001192:	f107 0320 	add.w	r3, r7, #32
 8001196:	2200      	movs	r2, #0
 8001198:	2101      	movs	r1, #1
 800119a:	4618      	mov	r0, r3
 800119c:	f001 fc8a 	bl	8002ab4 <cBuffReadByte>
 80011a0:	4603      	mov	r3, r0
 80011a2:	461c      	mov	r4, r3
 80011a4:	f107 0318 	add.w	r3, r7, #24
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7ff fed3 	bl	8000f54 <computeChecksum>
 80011ae:	4603      	mov	r3, r0
 80011b0:	429c      	cmp	r4, r3
 80011b2:	d101      	bne.n	80011b8 <receiveMsg+0x188>
						return 1;
 80011b4:	2301      	movs	r3, #1
 80011b6:	e012      	b.n	80011de <receiveMsg+0x1ae>
					}else phase=_header;	//continue search from next byte
 80011b8:	2300      	movs	r3, #0
 80011ba:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
 80011be:	e004      	b.n	80011ca <receiveMsg+0x19a>
				}else return 1;
 80011c0:	2301      	movs	r3, #1
 80011c2:	e00c      	b.n	80011de <receiveMsg+0x1ae>
#if enable_printf
				printf("Checksum verification failed!\n");
#endif
			}
		}else{
			phase=_header;	//in case of any state error, return to default state
 80011c4:	2300      	movs	r3, #0
 80011c6:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
		}

	}while((HAL_GetTick()-startTick) < timeout);
 80011ca:	f005 f889 	bl	80062e0 <HAL_GetTick>
 80011ce:	4602      	mov	r2, r0
 80011d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80011d2:	1ad3      	subs	r3, r2, r3
 80011d4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80011d6:	429a      	cmp	r2, r3
 80011d8:	f63f af60 	bhi.w	800109c <receiveMsg+0x6c>

	return 0;
 80011dc:	2300      	movs	r3, #0
}
 80011de:	4618      	mov	r0, r3
 80011e0:	375c      	adds	r7, #92	; 0x5c
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd90      	pop	{r4, r7, pc}
 80011e6:	bf00      	nop
 80011e8:	20000290 	.word	0x20000290
 80011ec:	2000021c 	.word	0x2000021c

080011f0 <imuAckTransaction>:

//function to send command to imu and wait for the right acknowledge
//the ack should be the next received or the transaction is considered failed
//returns 1 if ack received, 0 otherwise
static uint8_t imuAckTransaction(UART_HandleTypeDef* IMUhandle, imu_packet_struct * cmd, imu_packet_struct * ack, uint32_t timeout){
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b086      	sub	sp, #24
 80011f4:	af02      	add	r7, sp, #8
 80011f6:	60f8      	str	r0, [r7, #12]
 80011f8:	60b9      	str	r1, [r7, #8]
 80011fa:	607a      	str	r2, [r7, #4]
 80011fc:	603b      	str	r3, [r7, #0]
	if(cmd==NULL || ack==NULL) return 0;
 80011fe:	68bb      	ldr	r3, [r7, #8]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d002      	beq.n	800120a <imuAckTransaction+0x1a>
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d101      	bne.n	800120e <imuAckTransaction+0x1e>
 800120a:	2300      	movs	r3, #0
 800120c:	e014      	b.n	8001238 <imuAckTransaction+0x48>

	cBuffFlush(&rxcBuff); //flush circular buffer
 800120e:	480c      	ldr	r0, [pc, #48]	; (8001240 <imuAckTransaction+0x50>)
 8001210:	f001 fc88 	bl	8002b24 <cBuffFlush>

	sendMsg(IMUhandle, cmd);
 8001214:	68b9      	ldr	r1, [r7, #8]
 8001216:	68f8      	ldr	r0, [r7, #12]
 8001218:	f7ff feca 	bl	8000fb0 <sendMsg>

    if(receiveMsg(IMUhandle, NULL, ack, 1, timeout)){
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	9300      	str	r3, [sp, #0]
 8001220:	2301      	movs	r3, #1
 8001222:	687a      	ldr	r2, [r7, #4]
 8001224:	2100      	movs	r1, #0
 8001226:	68f8      	ldr	r0, [r7, #12]
 8001228:	f7ff ff02 	bl	8001030 <receiveMsg>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <imuAckTransaction+0x46>
    	return 1;
 8001232:	2301      	movs	r3, #1
 8001234:	e000      	b.n	8001238 <imuAckTransaction+0x48>
    }else{
    	return 0;
 8001236:	2300      	movs	r3, #0
    }

}
 8001238:	4618      	mov	r0, r3
 800123a:	3710      	adds	r7, #16
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	2000021c 	.word	0x2000021c

08001244 <initIMUConfig>:

uint8_t initIMUConfig(UART_HandleTypeDef* IMUhandle){
 8001244:	b580      	push	{r7, lr}
 8001246:	b08a      	sub	sp, #40	; 0x28
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
	//initializing circular buffer
	cBuffInit(&rxcBuff, rxBuffer, sizeof(rxBuffer),0);
 800124c:	2300      	movs	r3, #0
 800124e:	2264      	movs	r2, #100	; 0x64
 8001250:	493d      	ldr	r1, [pc, #244]	; (8001348 <initIMUConfig+0x104>)
 8001252:	483e      	ldr	r0, [pc, #248]	; (800134c <initIMUConfig+0x108>)
 8001254:	f001 f904 	bl	8002460 <cBuffInit>

    HAL_Delay(500);
 8001258:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800125c:	f005 f84c 	bl	80062f8 <HAL_Delay>

    flushRXDriver_UART(IMUhandle);
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	f000 fb2f 	bl	80018c4 <flushRXDriver_UART>

    imu_packet_struct cmd;
    imu_packet_struct ack;

    cmd.len=0;
 8001266:	2300      	movs	r3, #0
 8001268:	757b      	strb	r3, [r7, #21]
    ack.len=0;
 800126a:	2300      	movs	r3, #0
 800126c:	737b      	strb	r3, [r7, #13]

    //going to config mode
    cmd.mid=IMU_GOTO_CONFIG_MID;
 800126e:	2330      	movs	r3, #48	; 0x30
 8001270:	753b      	strb	r3, [r7, #20]
    ack.mid=IMU_GOTO_CONFIG_ACK_MID;
 8001272:	2331      	movs	r3, #49	; 0x31
 8001274:	733b      	strb	r3, [r7, #12]
    for(uint32_t retry=0;retry<IMU_CONFIG_RETRY;retry++){
 8001276:	2300      	movs	r3, #0
 8001278:	627b      	str	r3, [r7, #36]	; 0x24
 800127a:	e012      	b.n	80012a2 <initIMUConfig+0x5e>
    	if(imuAckTransaction(IMUhandle,&cmd,&ack,IMU_ACK_DELAY)) break;
 800127c:	f107 020c 	add.w	r2, r7, #12
 8001280:	f107 0114 	add.w	r1, r7, #20
 8001284:	2364      	movs	r3, #100	; 0x64
 8001286:	6878      	ldr	r0, [r7, #4]
 8001288:	f7ff ffb2 	bl	80011f0 <imuAckTransaction>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d10b      	bne.n	80012aa <initIMUConfig+0x66>
    	else if(retry==(IMU_CONFIG_RETRY-1)) return 0;
 8001292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001294:	2b01      	cmp	r3, #1
 8001296:	d101      	bne.n	800129c <initIMUConfig+0x58>
 8001298:	2300      	movs	r3, #0
 800129a:	e050      	b.n	800133e <initIMUConfig+0xfa>
    for(uint32_t retry=0;retry<IMU_CONFIG_RETRY;retry++){
 800129c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800129e:	3301      	adds	r3, #1
 80012a0:	627b      	str	r3, [r7, #36]	; 0x24
 80012a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012a4:	2b01      	cmp	r3, #1
 80012a6:	d9e9      	bls.n	800127c <initIMUConfig+0x38>
 80012a8:	e000      	b.n	80012ac <initIMUConfig+0x68>
    	if(imuAckTransaction(IMUhandle,&cmd,&ack,IMU_ACK_DELAY)) break;
 80012aa:	bf00      	nop
    }

    //set output config
    cmd.mid=IMU_SET_OCONFIG_MID;
 80012ac:	23c0      	movs	r3, #192	; 0xc0
 80012ae:	753b      	strb	r3, [r7, #20]
    cmd.len=IMU_SET_OCONFIG_LEN;
 80012b0:	230c      	movs	r3, #12
 80012b2:	757b      	strb	r3, [r7, #21]
    cmd.data=(uint8_t *)outputConfigData;
 80012b4:	4b26      	ldr	r3, [pc, #152]	; (8001350 <initIMUConfig+0x10c>)
 80012b6:	61bb      	str	r3, [r7, #24]
	ack.mid=IMU_SET_OCONFIG_ACK_MID;
 80012b8:	23c1      	movs	r3, #193	; 0xc1
 80012ba:	733b      	strb	r3, [r7, #12]
	ack.len=IMU_SET_OCONFIG_ACK_LEN;
 80012bc:	230c      	movs	r3, #12
 80012be:	737b      	strb	r3, [r7, #13]
	for(uint32_t retry=0;retry<IMU_CONFIG_RETRY;retry++){
 80012c0:	2300      	movs	r3, #0
 80012c2:	623b      	str	r3, [r7, #32]
 80012c4:	e012      	b.n	80012ec <initIMUConfig+0xa8>
		if(imuAckTransaction(IMUhandle,&cmd,&ack,IMU_ACK_DELAY)) break;
 80012c6:	f107 020c 	add.w	r2, r7, #12
 80012ca:	f107 0114 	add.w	r1, r7, #20
 80012ce:	2364      	movs	r3, #100	; 0x64
 80012d0:	6878      	ldr	r0, [r7, #4]
 80012d2:	f7ff ff8d 	bl	80011f0 <imuAckTransaction>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d10b      	bne.n	80012f4 <initIMUConfig+0xb0>
		else if(retry==(IMU_CONFIG_RETRY-1)) return 0;
 80012dc:	6a3b      	ldr	r3, [r7, #32]
 80012de:	2b01      	cmp	r3, #1
 80012e0:	d101      	bne.n	80012e6 <initIMUConfig+0xa2>
 80012e2:	2300      	movs	r3, #0
 80012e4:	e02b      	b.n	800133e <initIMUConfig+0xfa>
	for(uint32_t retry=0;retry<IMU_CONFIG_RETRY;retry++){
 80012e6:	6a3b      	ldr	r3, [r7, #32]
 80012e8:	3301      	adds	r3, #1
 80012ea:	623b      	str	r3, [r7, #32]
 80012ec:	6a3b      	ldr	r3, [r7, #32]
 80012ee:	2b01      	cmp	r3, #1
 80012f0:	d9e9      	bls.n	80012c6 <initIMUConfig+0x82>
 80012f2:	e000      	b.n	80012f6 <initIMUConfig+0xb2>
		if(imuAckTransaction(IMUhandle,&cmd,&ack,IMU_ACK_DELAY)) break;
 80012f4:	bf00      	nop
	}

    //go to measurement state
    cmd.mid=IMU_GOTO_MEAS_MID;
 80012f6:	2310      	movs	r3, #16
 80012f8:	753b      	strb	r3, [r7, #20]
    cmd.len=0;
 80012fa:	2300      	movs	r3, #0
 80012fc:	757b      	strb	r3, [r7, #21]
	ack.mid=IMU_GOTO_MEAS_ACK_MID;
 80012fe:	2311      	movs	r3, #17
 8001300:	733b      	strb	r3, [r7, #12]
	ack.len=0;
 8001302:	2300      	movs	r3, #0
 8001304:	737b      	strb	r3, [r7, #13]
	for(uint32_t retry=0;retry<IMU_CONFIG_RETRY;retry++){
 8001306:	2300      	movs	r3, #0
 8001308:	61fb      	str	r3, [r7, #28]
 800130a:	e012      	b.n	8001332 <initIMUConfig+0xee>
		if(imuAckTransaction(IMUhandle,&cmd,&ack,IMU_ACK_DELAY)) break;
 800130c:	f107 020c 	add.w	r2, r7, #12
 8001310:	f107 0114 	add.w	r1, r7, #20
 8001314:	2364      	movs	r3, #100	; 0x64
 8001316:	6878      	ldr	r0, [r7, #4]
 8001318:	f7ff ff6a 	bl	80011f0 <imuAckTransaction>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d10b      	bne.n	800133a <initIMUConfig+0xf6>
		else if(retry==(IMU_CONFIG_RETRY-1)) return 0;
 8001322:	69fb      	ldr	r3, [r7, #28]
 8001324:	2b01      	cmp	r3, #1
 8001326:	d101      	bne.n	800132c <initIMUConfig+0xe8>
 8001328:	2300      	movs	r3, #0
 800132a:	e008      	b.n	800133e <initIMUConfig+0xfa>
	for(uint32_t retry=0;retry<IMU_CONFIG_RETRY;retry++){
 800132c:	69fb      	ldr	r3, [r7, #28]
 800132e:	3301      	adds	r3, #1
 8001330:	61fb      	str	r3, [r7, #28]
 8001332:	69fb      	ldr	r3, [r7, #28]
 8001334:	2b01      	cmp	r3, #1
 8001336:	d9e9      	bls.n	800130c <initIMUConfig+0xc8>
 8001338:	e000      	b.n	800133c <initIMUConfig+0xf8>
		if(imuAckTransaction(IMUhandle,&cmd,&ack,IMU_ACK_DELAY)) break;
 800133a:	bf00      	nop
	}

	return 1;
 800133c:	2301      	movs	r3, #1
}
 800133e:	4618      	mov	r0, r3
 8001340:	3728      	adds	r7, #40	; 0x28
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	2000022c 	.word	0x2000022c
 800134c:	2000021c 	.word	0x2000021c
 8001350:	08012720 	.word	0x08012720

08001354 <writeIMUDataArray>:
}

/* Extract fields from IMU data field and converts it into host order before placing it inside data array*/
// frame is data field buffer, data is output data array, dataSize is number of data fields
void writeIMUDataArray(uint8_t* frame, uint32_t* data, uint32_t dataSize)
{
 8001354:	b480      	push	{r7}
 8001356:	b089      	sub	sp, #36	; 0x24
 8001358:	af00      	add	r7, sp, #0
 800135a:	60f8      	str	r0, [r7, #12]
 800135c:	60b9      	str	r1, [r7, #8]
 800135e:	607a      	str	r2, [r7, #4]
	for(uint32_t d=0;d<dataSize;d++){
 8001360:	2300      	movs	r3, #0
 8001362:	61fb      	str	r3, [r7, #28]
 8001364:	e024      	b.n	80013b0 <writeIMUDataArray+0x5c>
		uint32_t raw=0;
 8001366:	2300      	movs	r3, #0
 8001368:	61bb      	str	r3, [r7, #24]
		for(uint32_t byte=0;byte<4;byte++){
 800136a:	2300      	movs	r3, #0
 800136c:	617b      	str	r3, [r7, #20]
 800136e:	e013      	b.n	8001398 <writeIMUDataArray+0x44>
			raw|=((uint32_t)frame[d*4+byte])<<(8*(3-byte));
 8001370:	69fb      	ldr	r3, [r7, #28]
 8001372:	009a      	lsls	r2, r3, #2
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	4413      	add	r3, r2
 8001378:	68fa      	ldr	r2, [r7, #12]
 800137a:	4413      	add	r3, r2
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	461a      	mov	r2, r3
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	f1c3 0303 	rsb	r3, r3, #3
 8001386:	00db      	lsls	r3, r3, #3
 8001388:	fa02 f303 	lsl.w	r3, r2, r3
 800138c:	69ba      	ldr	r2, [r7, #24]
 800138e:	4313      	orrs	r3, r2
 8001390:	61bb      	str	r3, [r7, #24]
		for(uint32_t byte=0;byte<4;byte++){
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	3301      	adds	r3, #1
 8001396:	617b      	str	r3, [r7, #20]
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	2b03      	cmp	r3, #3
 800139c:	d9e8      	bls.n	8001370 <writeIMUDataArray+0x1c>
		}
		data[d]=raw;
 800139e:	69fb      	ldr	r3, [r7, #28]
 80013a0:	009b      	lsls	r3, r3, #2
 80013a2:	68ba      	ldr	r2, [r7, #8]
 80013a4:	4413      	add	r3, r2
 80013a6:	69ba      	ldr	r2, [r7, #24]
 80013a8:	601a      	str	r2, [r3, #0]
	for(uint32_t d=0;d<dataSize;d++){
 80013aa:	69fb      	ldr	r3, [r7, #28]
 80013ac:	3301      	adds	r3, #1
 80013ae:	61fb      	str	r3, [r7, #28]
 80013b0:	69fa      	ldr	r2, [r7, #28]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	429a      	cmp	r2, r3
 80013b6:	d3d6      	bcc.n	8001366 <writeIMUDataArray+0x12>
	}
	return;
 80013b8:	bf00      	nop
}
 80013ba:	3724      	adds	r7, #36	; 0x24
 80013bc:	46bd      	mov	sp, r7
 80013be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c2:	4770      	bx	lr

080013c4 <readIMUPacket>:

uint8_t readIMUPacket(UART_HandleTypeDef* IMUhandle, float gyroscope[3], float magnetometer[3], float accelerometer[3] ,uint32_t timeout)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b08a      	sub	sp, #40	; 0x28
 80013c8:	af02      	add	r7, sp, #8
 80013ca:	60f8      	str	r0, [r7, #12]
 80013cc:	60b9      	str	r1, [r7, #8]
 80013ce:	607a      	str	r2, [r7, #4]
 80013d0:	603b      	str	r3, [r7, #0]
	//flush driver rx buffer
	cBuffFlush(&rxcBuff); //flushing local buffer
 80013d2:	481a      	ldr	r0, [pc, #104]	; (800143c <readIMUPacket+0x78>)
 80013d4:	f001 fba6 	bl	8002b24 <cBuffFlush>

	imu_packet_struct format={
 80013d8:	f107 0318 	add.w	r3, r7, #24
 80013dc:	2200      	movs	r2, #0
 80013de:	601a      	str	r2, [r3, #0]
 80013e0:	605a      	str	r2, [r3, #4]
 80013e2:	2336      	movs	r3, #54	; 0x36
 80013e4:	763b      	strb	r3, [r7, #24]
 80013e6:	232d      	movs	r3, #45	; 0x2d
 80013e8:	767b      	strb	r3, [r7, #25]
		.len=IMU_DATA_PACKET_LEN,
	};

	imu_packet_struct meas;

	if(receiveMsg(IMUhandle,&meas, &format, 1, timeout)){
 80013ea:	f107 0218 	add.w	r2, r7, #24
 80013ee:	f107 0110 	add.w	r1, r7, #16
 80013f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013f4:	9300      	str	r3, [sp, #0]
 80013f6:	2301      	movs	r3, #1
 80013f8:	68f8      	ldr	r0, [r7, #12]
 80013fa:	f7ff fe19 	bl	8001030 <receiveMsg>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d016      	beq.n	8001432 <readIMUPacket+0x6e>
		//found packet

		//writing gyro data
		writeIMUDataArray(&meas.data[IMU_DATA_ACC_INDEX], (uint32_t*)accelerometer, 3);
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	3321      	adds	r3, #33	; 0x21
 8001408:	2203      	movs	r2, #3
 800140a:	6839      	ldr	r1, [r7, #0]
 800140c:	4618      	mov	r0, r3
 800140e:	f7ff ffa1 	bl	8001354 <writeIMUDataArray>

		writeIMUDataArray(&meas.data[IMU_DATA_GYRO_INDEX], (uint32_t*)gyroscope, 3);
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	3303      	adds	r3, #3
 8001416:	2203      	movs	r2, #3
 8001418:	68b9      	ldr	r1, [r7, #8]
 800141a:	4618      	mov	r0, r3
 800141c:	f7ff ff9a 	bl	8001354 <writeIMUDataArray>
		//writing mag data
		writeIMUDataArray(&meas.data[IMU_DATA_MAG_INDEX], (uint32_t*)magnetometer, 3);
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	3312      	adds	r3, #18
 8001424:	2203      	movs	r2, #3
 8001426:	6879      	ldr	r1, [r7, #4]
 8001428:	4618      	mov	r0, r3
 800142a:	f7ff ff93 	bl	8001354 <writeIMUDataArray>

		return 1;
 800142e:	2301      	movs	r3, #1
 8001430:	e000      	b.n	8001434 <readIMUPacket+0x70>
	}

	return 0;
 8001432:	2300      	movs	r3, #0
}
 8001434:	4618      	mov	r0, r3
 8001436:	3720      	adds	r7, #32
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	2000021c 	.word	0x2000021c

08001440 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	4603      	mov	r3, r0
 8001448:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800144a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800144e:	2b00      	cmp	r3, #0
 8001450:	db0b      	blt.n	800146a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001452:	79fb      	ldrb	r3, [r7, #7]
 8001454:	f003 021f 	and.w	r2, r3, #31
 8001458:	4907      	ldr	r1, [pc, #28]	; (8001478 <__NVIC_EnableIRQ+0x38>)
 800145a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800145e:	095b      	lsrs	r3, r3, #5
 8001460:	2001      	movs	r0, #1
 8001462:	fa00 f202 	lsl.w	r2, r0, r2
 8001466:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800146a:	bf00      	nop
 800146c:	370c      	adds	r7, #12
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	e000e100 	.word	0xe000e100

0800147c <__NVIC_GetEnableIRQ>:
  \return             0  Interrupt is not enabled.
  \return             1  Interrupt is enabled.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
{
 800147c:	b480      	push	{r7}
 800147e:	b083      	sub	sp, #12
 8001480:	af00      	add	r7, sp, #0
 8001482:	4603      	mov	r3, r0
 8001484:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800148a:	2b00      	cmp	r3, #0
 800148c:	db0d      	blt.n	80014aa <__NVIC_GetEnableIRQ+0x2e>
  {
    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 800148e:	4a0a      	ldr	r2, [pc, #40]	; (80014b8 <__NVIC_GetEnableIRQ+0x3c>)
 8001490:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001494:	095b      	lsrs	r3, r3, #5
 8001496:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800149a:	79fb      	ldrb	r3, [r7, #7]
 800149c:	f003 031f 	and.w	r3, r3, #31
 80014a0:	fa22 f303 	lsr.w	r3, r2, r3
 80014a4:	f003 0301 	and.w	r3, r3, #1
 80014a8:	e000      	b.n	80014ac <__NVIC_GetEnableIRQ+0x30>
  }
  else
  {
    return(0U);
 80014aa:	2300      	movs	r3, #0
  }
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	370c      	adds	r7, #12
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr
 80014b8:	e000e100 	.word	0xe000e100

080014bc <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	4603      	mov	r3, r0
 80014c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	db12      	blt.n	80014f4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014ce:	79fb      	ldrb	r3, [r7, #7]
 80014d0:	f003 021f 	and.w	r2, r3, #31
 80014d4:	490a      	ldr	r1, [pc, #40]	; (8001500 <__NVIC_DisableIRQ+0x44>)
 80014d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014da:	095b      	lsrs	r3, r3, #5
 80014dc:	2001      	movs	r0, #1
 80014de:	fa00 f202 	lsl.w	r2, r0, r2
 80014e2:	3320      	adds	r3, #32
 80014e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80014e8:	f3bf 8f4f 	dsb	sy
}
 80014ec:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80014ee:	f3bf 8f6f 	isb	sy
}
 80014f2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80014f4:	bf00      	nop
 80014f6:	370c      	adds	r7, #12
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr
 8001500:	e000e100 	.word	0xe000e100

08001504 <initDriver_UART>:
} DriverHandel_UART;

volatile DriverHandel_UART _driverHandle_UART[MAX_UART_HANDLE]; 	//handle structures array

void initDriver_UART()
{
 8001504:	b480      	push	{r7}
 8001506:	b083      	sub	sp, #12
 8001508:	af00      	add	r7, sp, #0
    //initializing the data structure
    for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 800150a:	2300      	movs	r3, #0
 800150c:	607b      	str	r3, [r7, #4]
 800150e:	e00b      	b.n	8001528 <initDriver_UART+0x24>
    {
        _driverHandle_UART[handleIndex]._usageFlag = 0;
 8001510:	4a0a      	ldr	r2, [pc, #40]	; (800153c <initDriver_UART+0x38>)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001518:	fb01 f303 	mul.w	r3, r1, r3
 800151c:	4413      	add	r3, r2
 800151e:	2200      	movs	r2, #0
 8001520:	701a      	strb	r2, [r3, #0]
    for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	3301      	adds	r3, #1
 8001526:	607b      	str	r3, [r7, #4]
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2b03      	cmp	r3, #3
 800152c:	d9f0      	bls.n	8001510 <initDriver_UART+0xc>
    }
}
 800152e:	bf00      	nop
 8001530:	bf00      	nop
 8001532:	370c      	adds	r7, #12
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr
 800153c:	200002f4 	.word	0x200002f4

08001540 <addDriver_UART>:

uint8_t addDriver_UART(UART_HandleTypeDef* huartHandle, IRQn_Type irq, fifo_policy policyRX)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b086      	sub	sp, #24
 8001544:	af02      	add	r7, sp, #8
 8001546:	6078      	str	r0, [r7, #4]
 8001548:	460b      	mov	r3, r1
 800154a:	70fb      	strb	r3, [r7, #3]
 800154c:	4613      	mov	r3, r2
 800154e:	70bb      	strb	r3, [r7, #2]
    //scan the data structure to find a free position (or if the handle is already inserted)
    for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 8001550:	2300      	movs	r3, #0
 8001552:	60fb      	str	r3, [r7, #12]
 8001554:	e0a6      	b.n	80016a4 <addDriver_UART+0x164>
    {
        //if it finds an occupied position
        if(_driverHandle_UART[handleIndex]._usageFlag == 1)
 8001556:	4a58      	ldr	r2, [pc, #352]	; (80016b8 <addDriver_UART+0x178>)
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	f241 11a8 	movw	r1, #4520	; 0x11a8
 800155e:	fb01 f303 	mul.w	r3, r1, r3
 8001562:	4413      	add	r3, r2
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	b2db      	uxtb	r3, r3
 8001568:	2b01      	cmp	r3, #1
 800156a:	d10e      	bne.n	800158a <addDriver_UART+0x4a>
        {
            //if the handle is already inside the structure
            if(_driverHandle_UART[handleIndex]._huartHandle == huartHandle)
 800156c:	4a52      	ldr	r2, [pc, #328]	; (80016b8 <addDriver_UART+0x178>)
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001574:	fb01 f303 	mul.w	r3, r1, r3
 8001578:	4413      	add	r3, r2
 800157a:	3304      	adds	r3, #4
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	687a      	ldr	r2, [r7, #4]
 8001580:	429a      	cmp	r2, r3
 8001582:	f040 808c 	bne.w	800169e <addDriver_UART+0x15e>
            {
                //error
                return 1; 
 8001586:	2301      	movs	r3, #1
 8001588:	e091      	b.n	80016ae <addDriver_UART+0x16e>
            }
        }
        else
        {
        	//disable the IRQ
        	uint32_t irqState=NVIC_GetEnableIRQ(irq);
 800158a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800158e:	4618      	mov	r0, r3
 8001590:	f7ff ff74 	bl	800147c <__NVIC_GetEnableIRQ>
 8001594:	60b8      	str	r0, [r7, #8]
        	NVIC_DisableIRQ(irq);
 8001596:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800159a:	4618      	mov	r0, r3
 800159c:	f7ff ff8e 	bl	80014bc <__NVIC_DisableIRQ>

            //intialize the strcture for this handle
            _driverHandle_UART[handleIndex]._huartHandle = huartHandle;
 80015a0:	4a45      	ldr	r2, [pc, #276]	; (80016b8 <addDriver_UART+0x178>)
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	f241 11a8 	movw	r1, #4520	; 0x11a8
 80015a8:	fb01 f303 	mul.w	r3, r1, r3
 80015ac:	4413      	add	r3, r2
 80015ae:	3304      	adds	r3, #4
 80015b0:	687a      	ldr	r2, [r7, #4]
 80015b2:	601a      	str	r2, [r3, #0]
            _driverHandle_UART[handleIndex]._rxQueueHandle = xQueueCreateStatic(SERIAL_RX_BUFF_LEN,1,(void*)&_driverHandle_UART[handleIndex]._rxQueueStorageBuffer,&_driverHandle_UART[handleIndex]._rxQueueBuffer);
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	f241 12a8 	movw	r2, #4520	; 0x11a8
 80015ba:	fb02 f303 	mul.w	r3, r2, r3
 80015be:	3310      	adds	r3, #16
 80015c0:	4a3d      	ldr	r2, [pc, #244]	; (80016b8 <addDriver_UART+0x178>)
 80015c2:	441a      	add	r2, r3
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	f241 11a8 	movw	r1, #4520	; 0x11a8
 80015ca:	fb01 f303 	mul.w	r3, r1, r3
 80015ce:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80015d2:	4939      	ldr	r1, [pc, #228]	; (80016b8 <addDriver_UART+0x178>)
 80015d4:	440b      	add	r3, r1
 80015d6:	2100      	movs	r1, #0
 80015d8:	9100      	str	r1, [sp, #0]
 80015da:	2101      	movs	r1, #1
 80015dc:	f44f 7080 	mov.w	r0, #256	; 0x100
 80015e0:	f00b fe4e 	bl	800d280 <xQueueGenericCreateStatic>
 80015e4:	4602      	mov	r2, r0
 80015e6:	4934      	ldr	r1, [pc, #208]	; (80016b8 <addDriver_UART+0x178>)
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	f241 10a8 	movw	r0, #4520	; 0x11a8
 80015ee:	fb00 f303 	mul.w	r3, r0, r3
 80015f2:	440b      	add	r3, r1
 80015f4:	330c      	adds	r3, #12
 80015f6:	601a      	str	r2, [r3, #0]
            _driverHandle_UART[handleIndex]._txQueueHandle = xQueueCreateStatic(SERIAL_TX_BUFF_LEN,1,(void*)&_driverHandle_UART[handleIndex]._txQueueStorageBuffer,&_driverHandle_UART[handleIndex]._txQueueBuffer);
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	f241 12a8 	movw	r2, #4520	; 0x11a8
 80015fe:	fb02 f303 	mul.w	r3, r2, r3
 8001602:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8001606:	4a2c      	ldr	r2, [pc, #176]	; (80016b8 <addDriver_UART+0x178>)
 8001608:	4413      	add	r3, r2
 800160a:	1d1a      	adds	r2, r3, #4
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001612:	fb01 f303 	mul.w	r3, r1, r3
 8001616:	f503 538a 	add.w	r3, r3, #4416	; 0x1140
 800161a:	3318      	adds	r3, #24
 800161c:	4926      	ldr	r1, [pc, #152]	; (80016b8 <addDriver_UART+0x178>)
 800161e:	440b      	add	r3, r1
 8001620:	3304      	adds	r3, #4
 8001622:	2100      	movs	r1, #0
 8001624:	9100      	str	r1, [sp, #0]
 8001626:	2101      	movs	r1, #1
 8001628:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800162c:	f00b fe28 	bl	800d280 <xQueueGenericCreateStatic>
 8001630:	4602      	mov	r2, r0
 8001632:	4921      	ldr	r1, [pc, #132]	; (80016b8 <addDriver_UART+0x178>)
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	f241 10a8 	movw	r0, #4520	; 0x11a8
 800163a:	fb00 f303 	mul.w	r3, r0, r3
 800163e:	440b      	add	r3, r1
 8001640:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8001644:	601a      	str	r2, [r3, #0]
            _driverHandle_UART[handleIndex]._usageFlag = 1;
 8001646:	4a1c      	ldr	r2, [pc, #112]	; (80016b8 <addDriver_UART+0x178>)
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	f241 11a8 	movw	r1, #4520	; 0x11a8
 800164e:	fb01 f303 	mul.w	r3, r1, r3
 8001652:	4413      	add	r3, r2
 8001654:	2201      	movs	r2, #1
 8001656:	701a      	strb	r2, [r3, #0]
            _driverHandle_UART[handleIndex]._policyRX = policyRX;
 8001658:	4a17      	ldr	r2, [pc, #92]	; (80016b8 <addDriver_UART+0x178>)
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001660:	fb01 f303 	mul.w	r3, r1, r3
 8001664:	4413      	add	r3, r2
 8001666:	f503 538d 	add.w	r3, r3, #4512	; 0x11a0
 800166a:	3304      	adds	r3, #4
 800166c:	78ba      	ldrb	r2, [r7, #2]
 800166e:	701a      	strb	r2, [r3, #0]

            HAL_UART_Receive_IT(huartHandle,&_driverHandle_UART[handleIndex]._rxByte,1);
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	f241 12a8 	movw	r2, #4520	; 0x11a8
 8001676:	fb02 f303 	mul.w	r3, r2, r3
 800167a:	4a0f      	ldr	r2, [pc, #60]	; (80016b8 <addDriver_UART+0x178>)
 800167c:	4413      	add	r3, r2
 800167e:	3301      	adds	r3, #1
 8001680:	2201      	movs	r2, #1
 8001682:	4619      	mov	r1, r3
 8001684:	6878      	ldr	r0, [r7, #4]
 8001686:	f00a f885 	bl	800b794 <HAL_UART_Receive_IT>

            if(irqState) NVIC_EnableIRQ(irq);
 800168a:	68bb      	ldr	r3, [r7, #8]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d004      	beq.n	800169a <addDriver_UART+0x15a>
 8001690:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001694:	4618      	mov	r0, r3
 8001696:	f7ff fed3 	bl	8001440 <__NVIC_EnableIRQ>

            return 0;
 800169a:	2300      	movs	r3, #0
 800169c:	e007      	b.n	80016ae <addDriver_UART+0x16e>
    for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	3301      	adds	r3, #1
 80016a2:	60fb      	str	r3, [r7, #12]
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	2b03      	cmp	r3, #3
 80016a8:	f67f af55 	bls.w	8001556 <addDriver_UART+0x16>
        }
    }
    return 1;
 80016ac:	2301      	movs	r3, #1
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	3710      	adds	r7, #16
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	200002f4 	.word	0x200002f4

080016bc <receiveDriver_UART>:

uint32_t receiveDriver_UART(UART_HandleTypeDef* huartHandle, uint8_t* buff, uint32_t size){
 80016bc:	b580      	push	{r7, lr}
 80016be:	b086      	sub	sp, #24
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	60f8      	str	r0, [r7, #12]
 80016c4:	60b9      	str	r1, [r7, #8]
 80016c6:	607a      	str	r2, [r7, #4]

    if(size == 0) return 0;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d101      	bne.n	80016d2 <receiveDriver_UART+0x16>
 80016ce:	2300      	movs	r3, #0
 80016d0:	e03f      	b.n	8001752 <receiveDriver_UART+0x96>

    //scanning the array with the structures to find the handle
    for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 80016d2:	2300      	movs	r3, #0
 80016d4:	617b      	str	r3, [r7, #20]
 80016d6:	e038      	b.n	800174a <receiveDriver_UART+0x8e>
    {
        //if it finds the handle
        if((_driverHandle_UART[handleIndex]._usageFlag == 1) && (huartHandle == _driverHandle_UART[handleIndex]._huartHandle))
 80016d8:	4a20      	ldr	r2, [pc, #128]	; (800175c <receiveDriver_UART+0xa0>)
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	f241 11a8 	movw	r1, #4520	; 0x11a8
 80016e0:	fb01 f303 	mul.w	r3, r1, r3
 80016e4:	4413      	add	r3, r2
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	2b01      	cmp	r3, #1
 80016ec:	d12a      	bne.n	8001744 <receiveDriver_UART+0x88>
 80016ee:	4a1b      	ldr	r2, [pc, #108]	; (800175c <receiveDriver_UART+0xa0>)
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	f241 11a8 	movw	r1, #4520	; 0x11a8
 80016f6:	fb01 f303 	mul.w	r3, r1, r3
 80016fa:	4413      	add	r3, r2
 80016fc:	3304      	adds	r3, #4
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	68fa      	ldr	r2, [r7, #12]
 8001702:	429a      	cmp	r2, r3
 8001704:	d11e      	bne.n	8001744 <receiveDriver_UART+0x88>
        {
        	uint8_t rxNum=0;
 8001706:	2300      	movs	r3, #0
 8001708:	74fb      	strb	r3, [r7, #19]
        	while(rxNum<size && xQueueReceive(_driverHandle_UART[handleIndex]._rxQueueHandle,&buff[rxNum],0)==pdTRUE){
 800170a:	e002      	b.n	8001712 <receiveDriver_UART+0x56>
        		rxNum++;
 800170c:	7cfb      	ldrb	r3, [r7, #19]
 800170e:	3301      	adds	r3, #1
 8001710:	74fb      	strb	r3, [r7, #19]
        	while(rxNum<size && xQueueReceive(_driverHandle_UART[handleIndex]._rxQueueHandle,&buff[rxNum],0)==pdTRUE){
 8001712:	7cfb      	ldrb	r3, [r7, #19]
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	429a      	cmp	r2, r3
 8001718:	d912      	bls.n	8001740 <receiveDriver_UART+0x84>
 800171a:	4a10      	ldr	r2, [pc, #64]	; (800175c <receiveDriver_UART+0xa0>)
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001722:	fb01 f303 	mul.w	r3, r1, r3
 8001726:	4413      	add	r3, r2
 8001728:	330c      	adds	r3, #12
 800172a:	6818      	ldr	r0, [r3, #0]
 800172c:	7cfb      	ldrb	r3, [r7, #19]
 800172e:	68ba      	ldr	r2, [r7, #8]
 8001730:	4413      	add	r3, r2
 8001732:	2200      	movs	r2, #0
 8001734:	4619      	mov	r1, r3
 8001736:	f00c f805 	bl	800d744 <xQueueReceive>
 800173a:	4603      	mov	r3, r0
 800173c:	2b01      	cmp	r3, #1
 800173e:	d0e5      	beq.n	800170c <receiveDriver_UART+0x50>
        	}

            //0 bytes read
            return rxNum;
 8001740:	7cfb      	ldrb	r3, [r7, #19]
 8001742:	e006      	b.n	8001752 <receiveDriver_UART+0x96>
    for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	3301      	adds	r3, #1
 8001748:	617b      	str	r3, [r7, #20]
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	2b03      	cmp	r3, #3
 800174e:	d9c3      	bls.n	80016d8 <receiveDriver_UART+0x1c>
            HAL_UART_Receive_IT(huartHandle,&_driverHandle_UART[handleIndex]._rxByte,1);
            //NVIC_EnableIRQ(_driverHandle_UART[handleIndex]._irq);

        }
    }
    return 0;
 8001750:	2300      	movs	r3, #0
}
 8001752:	4618      	mov	r0, r3
 8001754:	3718      	adds	r7, #24
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	200002f4 	.word	0x200002f4

08001760 <sendDriver_UART>:

uint32_t sendDriver_UART(UART_HandleTypeDef* huartHandle,uint8_t* buff,uint32_t size){
 8001760:	b580      	push	{r7, lr}
 8001762:	b086      	sub	sp, #24
 8001764:	af00      	add	r7, sp, #0
 8001766:	60f8      	str	r0, [r7, #12]
 8001768:	60b9      	str	r1, [r7, #8]
 800176a:	607a      	str	r2, [r7, #4]
	if(size == 0) return 0;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d101      	bne.n	8001776 <sendDriver_UART+0x16>
 8001772:	2300      	movs	r3, #0
 8001774:	e0a0      	b.n	80018b8 <sendDriver_UART+0x158>

	//scanning the array with the structures to find the handle
	for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 8001776:	2300      	movs	r3, #0
 8001778:	617b      	str	r3, [r7, #20]
 800177a:	e098      	b.n	80018ae <sendDriver_UART+0x14e>
	{
		//if it finds the handle
		if((_driverHandle_UART[handleIndex]._usageFlag == 1) && (huartHandle == _driverHandle_UART[handleIndex]._huartHandle))
 800177c:	4a50      	ldr	r2, [pc, #320]	; (80018c0 <sendDriver_UART+0x160>)
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001784:	fb01 f303 	mul.w	r3, r1, r3
 8001788:	4413      	add	r3, r2
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	b2db      	uxtb	r3, r3
 800178e:	2b01      	cmp	r3, #1
 8001790:	f040 808a 	bne.w	80018a8 <sendDriver_UART+0x148>
 8001794:	4a4a      	ldr	r2, [pc, #296]	; (80018c0 <sendDriver_UART+0x160>)
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	f241 11a8 	movw	r1, #4520	; 0x11a8
 800179c:	fb01 f303 	mul.w	r3, r1, r3
 80017a0:	4413      	add	r3, r2
 80017a2:	3304      	adds	r3, #4
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	68fa      	ldr	r2, [r7, #12]
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d17d      	bne.n	80018a8 <sendDriver_UART+0x148>
		{
			//inserting bytes inside queue
			uint8_t txNum=0;
 80017ac:	2300      	movs	r3, #0
 80017ae:	74fb      	strb	r3, [r7, #19]
			while((txNum+1)<size && xQueueSendToBack(_driverHandle_UART[handleIndex]._txQueueHandle,&buff[txNum],0)==pdTRUE){
 80017b0:	e002      	b.n	80017b8 <sendDriver_UART+0x58>
				txNum++;
 80017b2:	7cfb      	ldrb	r3, [r7, #19]
 80017b4:	3301      	adds	r3, #1
 80017b6:	74fb      	strb	r3, [r7, #19]
			while((txNum+1)<size && xQueueSendToBack(_driverHandle_UART[handleIndex]._txQueueHandle,&buff[txNum],0)==pdTRUE){
 80017b8:	7cfb      	ldrb	r3, [r7, #19]
 80017ba:	3301      	adds	r3, #1
 80017bc:	461a      	mov	r2, r3
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d913      	bls.n	80017ec <sendDriver_UART+0x8c>
 80017c4:	4a3e      	ldr	r2, [pc, #248]	; (80018c0 <sendDriver_UART+0x160>)
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	f241 11a8 	movw	r1, #4520	; 0x11a8
 80017cc:	fb01 f303 	mul.w	r3, r1, r3
 80017d0:	4413      	add	r3, r2
 80017d2:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 80017d6:	6818      	ldr	r0, [r3, #0]
 80017d8:	7cfb      	ldrb	r3, [r7, #19]
 80017da:	68ba      	ldr	r2, [r7, #8]
 80017dc:	18d1      	adds	r1, r2, r3
 80017de:	2300      	movs	r3, #0
 80017e0:	2200      	movs	r2, #0
 80017e2:	f00b fe15 	bl	800d410 <xQueueGenericSend>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d0e2      	beq.n	80017b2 <sendDriver_UART+0x52>
			}
			//if no transmission ongoing and pipe is not empty, start transmission now
            //disable the IRQ
        	NVIC_DisableIRQ(_driverHandle_UART[handleIndex]._irq);
 80017ec:	4a34      	ldr	r2, [pc, #208]	; (80018c0 <sendDriver_UART+0x160>)
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	f241 11a8 	movw	r1, #4520	; 0x11a8
 80017f4:	fb01 f303 	mul.w	r3, r1, r3
 80017f8:	4413      	add	r3, r2
 80017fa:	3308      	adds	r3, #8
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	b25b      	sxtb	r3, r3
 8001800:	4618      	mov	r0, r3
 8001802:	f7ff fe5b 	bl	80014bc <__NVIC_DisableIRQ>

			if(huartHandle->gState == HAL_UART_STATE_READY){
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800180a:	2b20      	cmp	r3, #32
 800180c:	d126      	bne.n	800185c <sendDriver_UART+0xfc>
				_driverHandle_UART[handleIndex]._txByte=buff[txNum];
 800180e:	7cfb      	ldrb	r3, [r7, #19]
 8001810:	68ba      	ldr	r2, [r7, #8]
 8001812:	4413      	add	r3, r2
 8001814:	7818      	ldrb	r0, [r3, #0]
 8001816:	4a2a      	ldr	r2, [pc, #168]	; (80018c0 <sendDriver_UART+0x160>)
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	f241 11a8 	movw	r1, #4520	; 0x11a8
 800181e:	fb01 f303 	mul.w	r3, r1, r3
 8001822:	4413      	add	r3, r2
 8001824:	3302      	adds	r3, #2
 8001826:	4602      	mov	r2, r0
 8001828:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit_IT(_driverHandle_UART[handleIndex]._huartHandle, &_driverHandle_UART[handleIndex]._txByte, 1); //try restarting transmit if not ongoing
 800182a:	4a25      	ldr	r2, [pc, #148]	; (80018c0 <sendDriver_UART+0x160>)
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001832:	fb01 f303 	mul.w	r3, r1, r3
 8001836:	4413      	add	r3, r2
 8001838:	3304      	adds	r3, #4
 800183a:	6818      	ldr	r0, [r3, #0]
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	f241 12a8 	movw	r2, #4520	; 0x11a8
 8001842:	fb02 f303 	mul.w	r3, r2, r3
 8001846:	4a1e      	ldr	r2, [pc, #120]	; (80018c0 <sendDriver_UART+0x160>)
 8001848:	4413      	add	r3, r2
 800184a:	3302      	adds	r3, #2
 800184c:	2201      	movs	r2, #1
 800184e:	4619      	mov	r1, r3
 8001850:	f009 ff32 	bl	800b6b8 <HAL_UART_Transmit_IT>
				txNum++;
 8001854:	7cfb      	ldrb	r3, [r7, #19]
 8001856:	3301      	adds	r3, #1
 8001858:	74fb      	strb	r3, [r7, #19]
 800185a:	e016      	b.n	800188a <sendDriver_UART+0x12a>
			}else{
				if(xQueueSendToBack(_driverHandle_UART[handleIndex]._txQueueHandle,&buff[txNum],0)==pdTRUE){
 800185c:	4a18      	ldr	r2, [pc, #96]	; (80018c0 <sendDriver_UART+0x160>)
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001864:	fb01 f303 	mul.w	r3, r1, r3
 8001868:	4413      	add	r3, r2
 800186a:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800186e:	6818      	ldr	r0, [r3, #0]
 8001870:	7cfb      	ldrb	r3, [r7, #19]
 8001872:	68ba      	ldr	r2, [r7, #8]
 8001874:	18d1      	adds	r1, r2, r3
 8001876:	2300      	movs	r3, #0
 8001878:	2200      	movs	r2, #0
 800187a:	f00b fdc9 	bl	800d410 <xQueueGenericSend>
 800187e:	4603      	mov	r3, r0
 8001880:	2b01      	cmp	r3, #1
 8001882:	d102      	bne.n	800188a <sendDriver_UART+0x12a>
					txNum++;
 8001884:	7cfb      	ldrb	r3, [r7, #19]
 8001886:	3301      	adds	r3, #1
 8001888:	74fb      	strb	r3, [r7, #19]
                }
			}

            NVIC_EnableIRQ(_driverHandle_UART[handleIndex]._irq);
 800188a:	4a0d      	ldr	r2, [pc, #52]	; (80018c0 <sendDriver_UART+0x160>)
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001892:	fb01 f303 	mul.w	r3, r1, r3
 8001896:	4413      	add	r3, r2
 8001898:	3308      	adds	r3, #8
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	b25b      	sxtb	r3, r3
 800189e:	4618      	mov	r0, r3
 80018a0:	f7ff fdce 	bl	8001440 <__NVIC_EnableIRQ>

			return txNum;
 80018a4:	7cfb      	ldrb	r3, [r7, #19]
 80018a6:	e007      	b.n	80018b8 <sendDriver_UART+0x158>
	for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	3301      	adds	r3, #1
 80018ac:	617b      	str	r3, [r7, #20]
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	2b03      	cmp	r3, #3
 80018b2:	f67f af63 	bls.w	800177c <sendDriver_UART+0x1c>
		}
	}

	return 0;
 80018b6:	2300      	movs	r3, #0
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3718      	adds	r7, #24
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	200002f4 	.word	0x200002f4

080018c4 <flushRXDriver_UART>:

void flushRXDriver_UART(UART_HandleTypeDef* huartHandle){
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b084      	sub	sp, #16
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
	//scanning the structure array
	for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 80018cc:	2300      	movs	r3, #0
 80018ce:	60fb      	str	r3, [r7, #12]
 80018d0:	e026      	b.n	8001920 <flushRXDriver_UART+0x5c>
	{
		//if it finds the handle in the structure
		if(_driverHandle_UART[handleIndex]._usageFlag == 1 && huartHandle == _driverHandle_UART[handleIndex]._huartHandle)
 80018d2:	4a17      	ldr	r2, [pc, #92]	; (8001930 <flushRXDriver_UART+0x6c>)
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	f241 11a8 	movw	r1, #4520	; 0x11a8
 80018da:	fb01 f303 	mul.w	r3, r1, r3
 80018de:	4413      	add	r3, r2
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	d118      	bne.n	800191a <flushRXDriver_UART+0x56>
 80018e8:	4a11      	ldr	r2, [pc, #68]	; (8001930 <flushRXDriver_UART+0x6c>)
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	f241 11a8 	movw	r1, #4520	; 0x11a8
 80018f0:	fb01 f303 	mul.w	r3, r1, r3
 80018f4:	4413      	add	r3, r2
 80018f6:	3304      	adds	r3, #4
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	687a      	ldr	r2, [r7, #4]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d10c      	bne.n	800191a <flushRXDriver_UART+0x56>
		{
			//flushing queue
			xQueueReset(_driverHandle_UART[handleIndex]._rxQueueHandle);
 8001900:	4a0b      	ldr	r2, [pc, #44]	; (8001930 <flushRXDriver_UART+0x6c>)
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001908:	fb01 f303 	mul.w	r3, r1, r3
 800190c:	4413      	add	r3, r2
 800190e:	330c      	adds	r3, #12
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	2100      	movs	r1, #0
 8001914:	4618      	mov	r0, r3
 8001916:	f00b fc4b 	bl	800d1b0 <xQueueGenericReset>
	for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	3301      	adds	r3, #1
 800191e:	60fb      	str	r3, [r7, #12]
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	2b03      	cmp	r3, #3
 8001924:	d9d5      	bls.n	80018d2 <flushRXDriver_UART+0xe>
		}
	}
}
 8001926:	bf00      	nop
 8001928:	bf00      	nop
 800192a:	3710      	adds	r7, #16
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	200002f4 	.word	0x200002f4

08001934 <HAL_UART_ErrorCallback>:
			xQueueReset(_driverHandle_UART[handleIndex]._txQueueHandle);
		}
	}
}

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huartHandle){
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
//scanning the array with the structures to find the handle

    for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 800193c:	2300      	movs	r3, #0
 800193e:	60fb      	str	r3, [r7, #12]
 8001940:	e027      	b.n	8001992 <HAL_UART_ErrorCallback+0x5e>
    {
        //if it finds the handle
        if((_driverHandle_UART[handleIndex]._usageFlag == 1) && (huartHandle == _driverHandle_UART[handleIndex]._huartHandle))
 8001942:	4a17      	ldr	r2, [pc, #92]	; (80019a0 <HAL_UART_ErrorCallback+0x6c>)
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	f241 11a8 	movw	r1, #4520	; 0x11a8
 800194a:	fb01 f303 	mul.w	r3, r1, r3
 800194e:	4413      	add	r3, r2
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	b2db      	uxtb	r3, r3
 8001954:	2b01      	cmp	r3, #1
 8001956:	d119      	bne.n	800198c <HAL_UART_ErrorCallback+0x58>
 8001958:	4a11      	ldr	r2, [pc, #68]	; (80019a0 <HAL_UART_ErrorCallback+0x6c>)
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001960:	fb01 f303 	mul.w	r3, r1, r3
 8001964:	4413      	add	r3, r2
 8001966:	3304      	adds	r3, #4
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	687a      	ldr	r2, [r7, #4]
 800196c:	429a      	cmp	r2, r3
 800196e:	d10d      	bne.n	800198c <HAL_UART_ErrorCallback+0x58>
        {
            HAL_UART_Receive_IT(huartHandle,&_driverHandle_UART[handleIndex]._rxByte,1);
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	f241 12a8 	movw	r2, #4520	; 0x11a8
 8001976:	fb02 f303 	mul.w	r3, r2, r3
 800197a:	4a09      	ldr	r2, [pc, #36]	; (80019a0 <HAL_UART_ErrorCallback+0x6c>)
 800197c:	4413      	add	r3, r2
 800197e:	3301      	adds	r3, #1
 8001980:	2201      	movs	r2, #1
 8001982:	4619      	mov	r1, r3
 8001984:	6878      	ldr	r0, [r7, #4]
 8001986:	f009 ff05 	bl	800b794 <HAL_UART_Receive_IT>
            return;
 800198a:	e006      	b.n	800199a <HAL_UART_ErrorCallback+0x66>
    for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	3301      	adds	r3, #1
 8001990:	60fb      	str	r3, [r7, #12]
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	2b03      	cmp	r3, #3
 8001996:	d9d4      	bls.n	8001942 <HAL_UART_ErrorCallback+0xe>
        }
    }
    return;
 8001998:	bf00      	nop
    
}
 800199a:	3710      	adds	r7, #16
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	200002f4 	.word	0x200002f4

080019a4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b084      	sub	sp, #16
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
	//scanning the structure array
    for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 80019ac:	2300      	movs	r3, #0
 80019ae:	60fb      	str	r3, [r7, #12]
 80019b0:	e068      	b.n	8001a84 <HAL_UART_RxCpltCallback+0xe0>
    {
        //if it finds the handle in the structure
        if(_driverHandle_UART[handleIndex]._usageFlag == 1 && huart == _driverHandle_UART[handleIndex]._huartHandle)
 80019b2:	4a38      	ldr	r2, [pc, #224]	; (8001a94 <HAL_UART_RxCpltCallback+0xf0>)
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	f241 11a8 	movw	r1, #4520	; 0x11a8
 80019ba:	fb01 f303 	mul.w	r3, r1, r3
 80019be:	4413      	add	r3, r2
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	d15a      	bne.n	8001a7e <HAL_UART_RxCpltCallback+0xda>
 80019c8:	4a32      	ldr	r2, [pc, #200]	; (8001a94 <HAL_UART_RxCpltCallback+0xf0>)
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	f241 11a8 	movw	r1, #4520	; 0x11a8
 80019d0:	fb01 f303 	mul.w	r3, r1, r3
 80019d4:	4413      	add	r3, r2
 80019d6:	3304      	adds	r3, #4
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	687a      	ldr	r2, [r7, #4]
 80019dc:	429a      	cmp	r2, r3
 80019de:	d14e      	bne.n	8001a7e <HAL_UART_RxCpltCallback+0xda>
        {
        	if(_driverHandle_UART[handleIndex]._policyRX==keep_new && xQueueIsQueueFullFromISR(_driverHandle_UART[handleIndex]._rxQueueHandle)){
 80019e0:	4a2c      	ldr	r2, [pc, #176]	; (8001a94 <HAL_UART_RxCpltCallback+0xf0>)
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	f241 11a8 	movw	r1, #4520	; 0x11a8
 80019e8:	fb01 f303 	mul.w	r3, r1, r3
 80019ec:	4413      	add	r3, r2
 80019ee:	f503 538d 	add.w	r3, r3, #4512	; 0x11a0
 80019f2:	3304      	adds	r3, #4
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	2b01      	cmp	r3, #1
 80019fa:	d11d      	bne.n	8001a38 <HAL_UART_RxCpltCallback+0x94>
 80019fc:	4a25      	ldr	r2, [pc, #148]	; (8001a94 <HAL_UART_RxCpltCallback+0xf0>)
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001a04:	fb01 f303 	mul.w	r3, r1, r3
 8001a08:	4413      	add	r3, r2
 8001a0a:	330c      	adds	r3, #12
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f00c f908 	bl	800dc24 <xQueueIsQueueFullFromISR>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d00e      	beq.n	8001a38 <HAL_UART_RxCpltCallback+0x94>
        		uint8_t c;
        		xQueueReceiveFromISR(_driverHandle_UART[handleIndex]._rxQueueHandle, &c, NULL);
 8001a1a:	4a1e      	ldr	r2, [pc, #120]	; (8001a94 <HAL_UART_RxCpltCallback+0xf0>)
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001a22:	fb01 f303 	mul.w	r3, r1, r3
 8001a26:	4413      	add	r3, r2
 8001a28:	330c      	adds	r3, #12
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f107 010b 	add.w	r1, r7, #11
 8001a30:	2200      	movs	r2, #0
 8001a32:	4618      	mov	r0, r3
 8001a34:	f00b ff66 	bl	800d904 <xQueueReceiveFromISR>
        	}

            xQueueSendToBackFromISR(_driverHandle_UART[handleIndex]._rxQueueHandle,(void*)&_driverHandle_UART[handleIndex]._rxByte,NULL);
 8001a38:	4a16      	ldr	r2, [pc, #88]	; (8001a94 <HAL_UART_RxCpltCallback+0xf0>)
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001a40:	fb01 f303 	mul.w	r3, r1, r3
 8001a44:	4413      	add	r3, r2
 8001a46:	330c      	adds	r3, #12
 8001a48:	6818      	ldr	r0, [r3, #0]
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	f241 12a8 	movw	r2, #4520	; 0x11a8
 8001a50:	fb02 f303 	mul.w	r3, r2, r3
 8001a54:	4a0f      	ldr	r2, [pc, #60]	; (8001a94 <HAL_UART_RxCpltCallback+0xf0>)
 8001a56:	4413      	add	r3, r2
 8001a58:	1c59      	adds	r1, r3, #1
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	f00b fdd5 	bl	800d60c <xQueueGenericSendFromISR>

            //relaunching ISR
            HAL_UART_Receive_IT(huart,&_driverHandle_UART[handleIndex]._rxByte,1);
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	f241 12a8 	movw	r2, #4520	; 0x11a8
 8001a68:	fb02 f303 	mul.w	r3, r2, r3
 8001a6c:	4a09      	ldr	r2, [pc, #36]	; (8001a94 <HAL_UART_RxCpltCallback+0xf0>)
 8001a6e:	4413      	add	r3, r2
 8001a70:	3301      	adds	r3, #1
 8001a72:	2201      	movs	r2, #1
 8001a74:	4619      	mov	r1, r3
 8001a76:	6878      	ldr	r0, [r7, #4]
 8001a78:	f009 fe8c 	bl	800b794 <HAL_UART_Receive_IT>

            return;
 8001a7c:	e006      	b.n	8001a8c <HAL_UART_RxCpltCallback+0xe8>
    for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	3301      	adds	r3, #1
 8001a82:	60fb      	str	r3, [r7, #12]
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	2b03      	cmp	r3, #3
 8001a88:	d993      	bls.n	80019b2 <HAL_UART_RxCpltCallback+0xe>
        }
    }
	return;
 8001a8a:	bf00      	nop
}
 8001a8c:	3710      	adds	r7, #16
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	200002f4 	.word	0x200002f4

08001a98 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b084      	sub	sp, #16
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
	//scanning the structure array
    for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	60fb      	str	r3, [r7, #12]
 8001aa4:	e048      	b.n	8001b38 <HAL_UART_TxCpltCallback+0xa0>
    {
        //if it finds the handle in the structure
        if(_driverHandle_UART[handleIndex]._usageFlag == 1 && huart == _driverHandle_UART[handleIndex]._huartHandle)
 8001aa6:	4a28      	ldr	r2, [pc, #160]	; (8001b48 <HAL_UART_TxCpltCallback+0xb0>)
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001aae:	fb01 f303 	mul.w	r3, r1, r3
 8001ab2:	4413      	add	r3, r2
 8001ab4:	781b      	ldrb	r3, [r3, #0]
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	2b01      	cmp	r3, #1
 8001aba:	d13a      	bne.n	8001b32 <HAL_UART_TxCpltCallback+0x9a>
 8001abc:	4a22      	ldr	r2, [pc, #136]	; (8001b48 <HAL_UART_TxCpltCallback+0xb0>)
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001ac4:	fb01 f303 	mul.w	r3, r1, r3
 8001ac8:	4413      	add	r3, r2
 8001aca:	3304      	adds	r3, #4
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	687a      	ldr	r2, [r7, #4]
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	d12e      	bne.n	8001b32 <HAL_UART_TxCpltCallback+0x9a>
        {
            
			if(xQueueReceiveFromISR(_driverHandle_UART[handleIndex]._txQueueHandle,&_driverHandle_UART[handleIndex]._txByte,NULL)==pdTRUE){
 8001ad4:	4a1c      	ldr	r2, [pc, #112]	; (8001b48 <HAL_UART_TxCpltCallback+0xb0>)
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001adc:	fb01 f303 	mul.w	r3, r1, r3
 8001ae0:	4413      	add	r3, r2
 8001ae2:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8001ae6:	6818      	ldr	r0, [r3, #0]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	f241 12a8 	movw	r2, #4520	; 0x11a8
 8001aee:	fb02 f303 	mul.w	r3, r2, r3
 8001af2:	4a15      	ldr	r2, [pc, #84]	; (8001b48 <HAL_UART_TxCpltCallback+0xb0>)
 8001af4:	4413      	add	r3, r2
 8001af6:	3302      	adds	r3, #2
 8001af8:	2200      	movs	r2, #0
 8001afa:	4619      	mov	r1, r3
 8001afc:	f00b ff02 	bl	800d904 <xQueueReceiveFromISR>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b01      	cmp	r3, #1
 8001b04:	d11c      	bne.n	8001b40 <HAL_UART_TxCpltCallback+0xa8>
				HAL_UART_Transmit_IT(_driverHandle_UART[handleIndex]._huartHandle, &_driverHandle_UART[handleIndex]._txByte, 1);
 8001b06:	4a10      	ldr	r2, [pc, #64]	; (8001b48 <HAL_UART_TxCpltCallback+0xb0>)
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001b0e:	fb01 f303 	mul.w	r3, r1, r3
 8001b12:	4413      	add	r3, r2
 8001b14:	3304      	adds	r3, #4
 8001b16:	6818      	ldr	r0, [r3, #0]
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	f241 12a8 	movw	r2, #4520	; 0x11a8
 8001b1e:	fb02 f303 	mul.w	r3, r2, r3
 8001b22:	4a09      	ldr	r2, [pc, #36]	; (8001b48 <HAL_UART_TxCpltCallback+0xb0>)
 8001b24:	4413      	add	r3, r2
 8001b26:	3302      	adds	r3, #2
 8001b28:	2201      	movs	r2, #1
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	f009 fdc4 	bl	800b6b8 <HAL_UART_Transmit_IT>
			}

            return;
 8001b30:	e006      	b.n	8001b40 <HAL_UART_TxCpltCallback+0xa8>
    for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	3301      	adds	r3, #1
 8001b36:	60fb      	str	r3, [r7, #12]
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	2b03      	cmp	r3, #3
 8001b3c:	d9b3      	bls.n	8001aa6 <HAL_UART_TxCpltCallback+0xe>
        }
    }
	return;
 8001b3e:	e000      	b.n	8001b42 <HAL_UART_TxCpltCallback+0xaa>
            return;
 8001b40:	bf00      	nop

}
 8001b42:	3710      	adds	r7, #16
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	200002f4 	.word	0x200002f4
 8001b4c:	00000000 	.word	0x00000000

08001b50 <init_actuator_handler>:
//PWM freq puo variare tra 4Hz e 200Khz
//Duty cycle must be written in percentage in this function!!!
//dir = 1; -> FORWARD
//dir = 0; -> REVERSE
void init_actuator_handler(Actuator_struct *act,TIM_HandleTypeDef* htim,uint32_t pwm_channel1,uint32_t pwm_channel2,uint32_t pwm_freq,uint8_t duty_cycle)
{
 8001b50:	b5b0      	push	{r4, r5, r7, lr}
 8001b52:	b086      	sub	sp, #24
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	60f8      	str	r0, [r7, #12]
 8001b58:	60b9      	str	r1, [r7, #8]
 8001b5a:	607a      	str	r2, [r7, #4]
 8001b5c:	603b      	str	r3, [r7, #0]
	act->htim=htim;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	68ba      	ldr	r2, [r7, #8]
 8001b62:	601a      	str	r2, [r3, #0]
	act->pwm_channel1=pwm_channel1;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	687a      	ldr	r2, [r7, #4]
 8001b68:	609a      	str	r2, [r3, #8]
	act->pwm_channel2=pwm_channel2;
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	683a      	ldr	r2, [r7, #0]
 8001b6e:	60da      	str	r2, [r3, #12]
	act->duty_cycle = duty_cycle;
 8001b70:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001b74:	ee07 3a90 	vmov	s15, r3
 8001b78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	edc3 7a04 	vstr	s15, [r3, #16]
	act->dir = 1; //Initially FORWARD
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	2201      	movs	r2, #1
 8001b86:	751a      	strb	r2, [r3, #20]

	HAL_TIM_PWM_Stop(act->htim,pwm_channel1);
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	6879      	ldr	r1, [r7, #4]
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f008 fce6 	bl	800a560 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(act->htim,pwm_channel2);
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	6839      	ldr	r1, [r7, #0]
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f008 fce0 	bl	800a560 <HAL_TIM_PWM_Stop>

	if(pwm_freq > 200000)  pwm_freq = 200000;
 8001ba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ba2:	4a9b      	ldr	r2, [pc, #620]	; (8001e10 <init_actuator_handler+0x2c0>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d902      	bls.n	8001bae <init_actuator_handler+0x5e>
 8001ba8:	4b99      	ldr	r3, [pc, #612]	; (8001e10 <init_actuator_handler+0x2c0>)
 8001baa:	62bb      	str	r3, [r7, #40]	; 0x28
 8001bac:	e004      	b.n	8001bb8 <init_actuator_handler+0x68>
	else if(pwm_freq < 4) pwm_freq = 4;
 8001bae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bb0:	2b03      	cmp	r3, #3
 8001bb2:	d801      	bhi.n	8001bb8 <init_actuator_handler+0x68>
 8001bb4:	2304      	movs	r3, #4
 8001bb6:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t prescaler = (40000000 / (pwm_freq * (act->htim->Init.Period + 1))) - 1;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	68db      	ldr	r3, [r3, #12]
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001bc2:	fb02 f303 	mul.w	r3, r2, r3
 8001bc6:	4a93      	ldr	r2, [pc, #588]	; (8001e14 <init_actuator_handler+0x2c4>)
 8001bc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bcc:	3b01      	subs	r3, #1
 8001bce:	617b      	str	r3, [r7, #20]

	// Aggiornare il prescaler
	__HAL_TIM_SET_PRESCALER(act->htim, prescaler);
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	697a      	ldr	r2, [r7, #20]
 8001bd8:	629a      	str	r2, [r3, #40]	; 0x28


	uint32_t update_value = (uint32_t)roundf((float)(act->htim->Instance->ARR) * (act->duty_cycle * 0.01));
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001be2:	ee07 3a90 	vmov	s15, r3
 8001be6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bea:	ee17 0a90 	vmov	r0, s15
 8001bee:	f7fe fcb3 	bl	8000558 <__aeabi_f2d>
 8001bf2:	4604      	mov	r4, r0
 8001bf4:	460d      	mov	r5, r1
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	691b      	ldr	r3, [r3, #16]
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f7fe fcac 	bl	8000558 <__aeabi_f2d>
 8001c00:	a381      	add	r3, pc, #516	; (adr r3, 8001e08 <init_actuator_handler+0x2b8>)
 8001c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c06:	f7fe fcff 	bl	8000608 <__aeabi_dmul>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	4620      	mov	r0, r4
 8001c10:	4629      	mov	r1, r5
 8001c12:	f7fe fcf9 	bl	8000608 <__aeabi_dmul>
 8001c16:	4602      	mov	r2, r0
 8001c18:	460b      	mov	r3, r1
 8001c1a:	4610      	mov	r0, r2
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	f7fe ffcb 	bl	8000bb8 <__aeabi_d2f>
 8001c22:	4603      	mov	r3, r0
 8001c24:	ee00 3a10 	vmov	s0, r3
 8001c28:	f010 fa12 	bl	8012050 <roundf>
 8001c2c:	eef0 7a40 	vmov.f32	s15, s0
 8001c30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c34:	ee17 3a90 	vmov	r3, s15
 8001c38:	613b      	str	r3, [r7, #16]
	//if(update_value > act->htim->Instance->ARR)	update_value = act->htim->Instance->ARR;
	__HAL_TIM_SET_COMPARE(act->htim, act->pwm_channel1, (uint32_t)(roundf(act->htim->Instance->ARR)));
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	689b      	ldr	r3, [r3, #8]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d110      	bne.n	8001c64 <init_actuator_handler+0x114>
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c4a:	ee07 3a90 	vmov	s15, r3
 8001c4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c5c:	ee17 2a90 	vmov	r2, s15
 8001c60:	635a      	str	r2, [r3, #52]	; 0x34
 8001c62:	e063      	b.n	8001d2c <init_actuator_handler+0x1dc>
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	2b04      	cmp	r3, #4
 8001c6a:	d110      	bne.n	8001c8e <init_actuator_handler+0x13e>
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c74:	ee07 3a90 	vmov	s15, r3
 8001c78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c86:	ee17 3a90 	vmov	r3, s15
 8001c8a:	6393      	str	r3, [r2, #56]	; 0x38
 8001c8c:	e04e      	b.n	8001d2c <init_actuator_handler+0x1dc>
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	2b08      	cmp	r3, #8
 8001c94:	d110      	bne.n	8001cb8 <init_actuator_handler+0x168>
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c9e:	ee07 3a90 	vmov	s15, r3
 8001ca2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001cb0:	ee17 3a90 	vmov	r3, s15
 8001cb4:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001cb6:	e039      	b.n	8001d2c <init_actuator_handler+0x1dc>
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	2b0c      	cmp	r3, #12
 8001cbe:	d110      	bne.n	8001ce2 <init_actuator_handler+0x192>
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cc8:	ee07 3a90 	vmov	s15, r3
 8001ccc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001cda:	ee17 3a90 	vmov	r3, s15
 8001cde:	6413      	str	r3, [r2, #64]	; 0x40
 8001ce0:	e024      	b.n	8001d2c <init_actuator_handler+0x1dc>
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	2b10      	cmp	r3, #16
 8001ce8:	d110      	bne.n	8001d0c <init_actuator_handler+0x1bc>
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cf2:	ee07 3a90 	vmov	s15, r3
 8001cf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	681a      	ldr	r2, [r3, #0]
 8001d00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d04:	ee17 3a90 	vmov	r3, s15
 8001d08:	6593      	str	r3, [r2, #88]	; 0x58
 8001d0a:	e00f      	b.n	8001d2c <init_actuator_handler+0x1dc>
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d14:	ee07 3a90 	vmov	s15, r3
 8001d18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d26:	ee17 3a90 	vmov	r3, s15
 8001d2a:	65d3      	str	r3, [r2, #92]	; 0x5c
	__HAL_TIM_SET_COMPARE(act->htim, act->pwm_channel2, (uint32_t)(roundf(update_value)));
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	68db      	ldr	r3, [r3, #12]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d10d      	bne.n	8001d50 <init_actuator_handler+0x200>
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	ee07 3a90 	vmov	s15, r3
 8001d3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d48:	ee17 2a90 	vmov	r2, s15
 8001d4c:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001d4e:	e054      	b.n	8001dfa <init_actuator_handler+0x2aa>
	__HAL_TIM_SET_COMPARE(act->htim, act->pwm_channel2, (uint32_t)(roundf(update_value)));
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	68db      	ldr	r3, [r3, #12]
 8001d54:	2b04      	cmp	r3, #4
 8001d56:	d10d      	bne.n	8001d74 <init_actuator_handler+0x224>
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	ee07 3a90 	vmov	s15, r3
 8001d5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d6c:	ee17 3a90 	vmov	r3, s15
 8001d70:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001d72:	e042      	b.n	8001dfa <init_actuator_handler+0x2aa>
	__HAL_TIM_SET_COMPARE(act->htim, act->pwm_channel2, (uint32_t)(roundf(update_value)));
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	68db      	ldr	r3, [r3, #12]
 8001d78:	2b08      	cmp	r3, #8
 8001d7a:	d10d      	bne.n	8001d98 <init_actuator_handler+0x248>
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	ee07 3a90 	vmov	s15, r3
 8001d82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d90:	ee17 3a90 	vmov	r3, s15
 8001d94:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8001d96:	e030      	b.n	8001dfa <init_actuator_handler+0x2aa>
	__HAL_TIM_SET_COMPARE(act->htim, act->pwm_channel2, (uint32_t)(roundf(update_value)));
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	68db      	ldr	r3, [r3, #12]
 8001d9c:	2b0c      	cmp	r3, #12
 8001d9e:	d10d      	bne.n	8001dbc <init_actuator_handler+0x26c>
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	ee07 3a90 	vmov	s15, r3
 8001da6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001db4:	ee17 3a90 	vmov	r3, s15
 8001db8:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001dba:	e01e      	b.n	8001dfa <init_actuator_handler+0x2aa>
	__HAL_TIM_SET_COMPARE(act->htim, act->pwm_channel2, (uint32_t)(roundf(update_value)));
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	2b10      	cmp	r3, #16
 8001dc2:	d10d      	bne.n	8001de0 <init_actuator_handler+0x290>
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	ee07 3a90 	vmov	s15, r3
 8001dca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001dd8:	ee17 3a90 	vmov	r3, s15
 8001ddc:	6593      	str	r3, [r2, #88]	; 0x58
}
 8001dde:	e00c      	b.n	8001dfa <init_actuator_handler+0x2aa>
	__HAL_TIM_SET_COMPARE(act->htim, act->pwm_channel2, (uint32_t)(roundf(update_value)));
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	ee07 3a90 	vmov	s15, r3
 8001de6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	681a      	ldr	r2, [r3, #0]
 8001df0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001df4:	ee17 3a90 	vmov	r3, s15
 8001df8:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 8001dfa:	bf00      	nop
 8001dfc:	3718      	adds	r7, #24
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bdb0      	pop	{r4, r5, r7, pc}
 8001e02:	bf00      	nop
 8001e04:	f3af 8000 	nop.w
 8001e08:	47ae147b 	.word	0x47ae147b
 8001e0c:	3f847ae1 	.word	0x3f847ae1
 8001e10:	00030d40 	.word	0x00030d40
 8001e14:	02625a00 	.word	0x02625a00

08001e18 <get_actuator_current>:

void get_actuator_current(ADC_HandleTypeDef *hadc,volatile float voltagebuf[],volatile float currentbuf[],uint8_t Channels_mask[])
{
 8001e18:	b590      	push	{r4, r7, lr}
 8001e1a:	b089      	sub	sp, #36	; 0x24
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	60f8      	str	r0, [r7, #12]
 8001e20:	60b9      	str	r1, [r7, #8]
 8001e22:	607a      	str	r2, [r7, #4]
 8001e24:	603b      	str	r3, [r7, #0]
	volatile uint16_t adc_raw[NUM_DRIVERS];
	if(Channels_mask[0] == 1)
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	2b01      	cmp	r3, #1
 8001e2c:	d13e      	bne.n	8001eac <get_actuator_current+0x94>
	{
		ADC_Select_CH1(hadc);
 8001e2e:	68f8      	ldr	r0, [r7, #12]
 8001e30:	f000 f972 	bl	8002118 <ADC_Select_CH1>
		HAL_ADC_Start(hadc);
 8001e34:	68f8      	ldr	r0, [r7, #12]
 8001e36:	f004 fdf7 	bl	8006a28 <HAL_ADC_Start>
		if (HAL_ADC_PollForConversion(hadc, 10) != HAL_OK)
 8001e3a:	210a      	movs	r1, #10
 8001e3c:	68f8      	ldr	r0, [r7, #12]
 8001e3e:	f004 fe89 	bl	8006b54 <HAL_ADC_PollForConversion>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d002      	beq.n	8001e4e <get_actuator_current+0x36>
		{
			Error_Handler();
 8001e48:	f002 f836 	bl	8003eb8 <Error_Handler>
 8001e4c:	e02b      	b.n	8001ea6 <get_actuator_current+0x8e>
		}
		else
		{
			adc_raw[0] = HAL_ADC_GetValue(hadc);
 8001e4e:	68f8      	ldr	r0, [r7, #12]
 8001e50:	f004 ff0f 	bl	8006c72 <HAL_ADC_GetValue>
 8001e54:	4603      	mov	r3, r0
 8001e56:	b29b      	uxth	r3, r3
 8001e58:	82bb      	strh	r3, [r7, #20]
			voltagebuf[0] = (volatile float)adc_raw[0] * (3.3/(pow(2,12) - 1));
 8001e5a:	8abb      	ldrh	r3, [r7, #20]
 8001e5c:	b29b      	uxth	r3, r3
 8001e5e:	ee07 3a90 	vmov	s15, r3
 8001e62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e66:	ee17 0a90 	vmov	r0, s15
 8001e6a:	f7fe fb75 	bl	8000558 <__aeabi_f2d>
 8001e6e:	a3a2      	add	r3, pc, #648	; (adr r3, 80020f8 <get_actuator_current+0x2e0>)
 8001e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e74:	f7fe fbc8 	bl	8000608 <__aeabi_dmul>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	460b      	mov	r3, r1
 8001e7c:	4610      	mov	r0, r2
 8001e7e:	4619      	mov	r1, r3
 8001e80:	f7fe fe9a 	bl	8000bb8 <__aeabi_d2f>
 8001e84:	4602      	mov	r2, r0
 8001e86:	68bb      	ldr	r3, [r7, #8]
 8001e88:	601a      	str	r2, [r3, #0]
			currentbuf[0] = (volatile float)(voltagebuf[0]/(Rsense[0]*Aipropri));
 8001e8a:	68bb      	ldr	r3, [r7, #8]
 8001e8c:	edd3 6a00 	vldr	s13, [r3]
 8001e90:	ed9f 7a9b 	vldr	s14, [pc, #620]	; 8002100 <get_actuator_current+0x2e8>
 8001e94:	eddf 7a9b 	vldr	s15, [pc, #620]	; 8002104 <get_actuator_current+0x2ec>
 8001e98:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	edc3 7a00 	vstr	s15, [r3]
#if enable_printf
			printf("Channel 1 digits: %d,voltage value:  %f v, current value: %f A \n",adc_raw[0],voltagebuf[0],currentbuf[0]);
#endif
		}
		HAL_ADC_Stop(hadc);
 8001ea6:	68f8      	ldr	r0, [r7, #12]
 8001ea8:	f004 fe21 	bl	8006aee <HAL_ADC_Stop>
	}
	if(Channels_mask[1] == 1)
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	3301      	adds	r3, #1
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d141      	bne.n	8001f3a <get_actuator_current+0x122>
	{
		ADC_Select_CH2(hadc);
 8001eb6:	68f8      	ldr	r0, [r7, #12]
 8001eb8:	f000 f956 	bl	8002168 <ADC_Select_CH2>
		HAL_ADC_Start(hadc);
 8001ebc:	68f8      	ldr	r0, [r7, #12]
 8001ebe:	f004 fdb3 	bl	8006a28 <HAL_ADC_Start>
		if (HAL_ADC_PollForConversion(hadc, 10) != HAL_OK)
 8001ec2:	210a      	movs	r1, #10
 8001ec4:	68f8      	ldr	r0, [r7, #12]
 8001ec6:	f004 fe45 	bl	8006b54 <HAL_ADC_PollForConversion>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d002      	beq.n	8001ed6 <get_actuator_current+0xbe>
		{
			Error_Handler();
 8001ed0:	f001 fff2 	bl	8003eb8 <Error_Handler>
 8001ed4:	e02e      	b.n	8001f34 <get_actuator_current+0x11c>
		}
		else
		{
			adc_raw[1] = HAL_ADC_GetValue(hadc);
 8001ed6:	68f8      	ldr	r0, [r7, #12]
 8001ed8:	f004 fecb 	bl	8006c72 <HAL_ADC_GetValue>
 8001edc:	4603      	mov	r3, r0
 8001ede:	b29b      	uxth	r3, r3
 8001ee0:	82fb      	strh	r3, [r7, #22]
			voltagebuf[1] = (volatile float)adc_raw[1] * (3.3/(pow(2,12) - 1));
 8001ee2:	8afb      	ldrh	r3, [r7, #22]
 8001ee4:	b29b      	uxth	r3, r3
 8001ee6:	ee07 3a90 	vmov	s15, r3
 8001eea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001eee:	ee17 0a90 	vmov	r0, s15
 8001ef2:	f7fe fb31 	bl	8000558 <__aeabi_f2d>
 8001ef6:	a380      	add	r3, pc, #512	; (adr r3, 80020f8 <get_actuator_current+0x2e0>)
 8001ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001efc:	f7fe fb84 	bl	8000608 <__aeabi_dmul>
 8001f00:	4602      	mov	r2, r0
 8001f02:	460b      	mov	r3, r1
 8001f04:	4610      	mov	r0, r2
 8001f06:	4619      	mov	r1, r3
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	1d1c      	adds	r4, r3, #4
 8001f0c:	f7fe fe54 	bl	8000bb8 <__aeabi_d2f>
 8001f10:	4603      	mov	r3, r0
 8001f12:	6023      	str	r3, [r4, #0]
			currentbuf[1] = (volatile float)(voltagebuf[1]/(Rsense[1]*Aipropri));
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	3304      	adds	r3, #4
 8001f18:	edd3 6a00 	vldr	s13, [r3]
 8001f1c:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 8002108 <get_actuator_current+0x2f0>
 8001f20:	eddf 7a78 	vldr	s15, [pc, #480]	; 8002104 <get_actuator_current+0x2ec>
 8001f24:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	3304      	adds	r3, #4
 8001f2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f30:	edc3 7a00 	vstr	s15, [r3]
#if enable_printf
			printf("Channel 2 digits: %d,voltage value:  %f v, current value: %f A \n",adc_raw[1],voltagebuf[1],currentbuf[1]);
#endif
		}
		HAL_ADC_Stop(hadc);
 8001f34:	68f8      	ldr	r0, [r7, #12]
 8001f36:	f004 fdda 	bl	8006aee <HAL_ADC_Stop>
	}
	if(Channels_mask[2] == 1)
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	3302      	adds	r3, #2
 8001f3e:	781b      	ldrb	r3, [r3, #0]
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d142      	bne.n	8001fca <get_actuator_current+0x1b2>
	{
		ADC_Select_CH3(hadc);
 8001f44:	68f8      	ldr	r0, [r7, #12]
 8001f46:	f000 f937 	bl	80021b8 <ADC_Select_CH3>
		HAL_ADC_Start(hadc);
 8001f4a:	68f8      	ldr	r0, [r7, #12]
 8001f4c:	f004 fd6c 	bl	8006a28 <HAL_ADC_Start>
		if (HAL_ADC_PollForConversion(hadc, 10) != HAL_OK)
 8001f50:	210a      	movs	r1, #10
 8001f52:	68f8      	ldr	r0, [r7, #12]
 8001f54:	f004 fdfe 	bl	8006b54 <HAL_ADC_PollForConversion>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d002      	beq.n	8001f64 <get_actuator_current+0x14c>
		{
			Error_Handler();
 8001f5e:	f001 ffab 	bl	8003eb8 <Error_Handler>
 8001f62:	e02f      	b.n	8001fc4 <get_actuator_current+0x1ac>
		}
		else
		{
			adc_raw[2] = HAL_ADC_GetValue(hadc);
 8001f64:	68f8      	ldr	r0, [r7, #12]
 8001f66:	f004 fe84 	bl	8006c72 <HAL_ADC_GetValue>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	b29b      	uxth	r3, r3
 8001f6e:	833b      	strh	r3, [r7, #24]
			voltagebuf[2] = (volatile float)adc_raw[2] * (3.3/(pow(2,12) - 1));
 8001f70:	8b3b      	ldrh	r3, [r7, #24]
 8001f72:	b29b      	uxth	r3, r3
 8001f74:	ee07 3a90 	vmov	s15, r3
 8001f78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f7c:	ee17 0a90 	vmov	r0, s15
 8001f80:	f7fe faea 	bl	8000558 <__aeabi_f2d>
 8001f84:	a35c      	add	r3, pc, #368	; (adr r3, 80020f8 <get_actuator_current+0x2e0>)
 8001f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f8a:	f7fe fb3d 	bl	8000608 <__aeabi_dmul>
 8001f8e:	4602      	mov	r2, r0
 8001f90:	460b      	mov	r3, r1
 8001f92:	4610      	mov	r0, r2
 8001f94:	4619      	mov	r1, r3
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	f103 0408 	add.w	r4, r3, #8
 8001f9c:	f7fe fe0c 	bl	8000bb8 <__aeabi_d2f>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	6023      	str	r3, [r4, #0]
			currentbuf[2] = (volatile float)(voltagebuf[2]/(Rsense[2]*Aipropri));
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	3308      	adds	r3, #8
 8001fa8:	edd3 6a00 	vldr	s13, [r3]
 8001fac:	ed9f 7a57 	vldr	s14, [pc, #348]	; 800210c <get_actuator_current+0x2f4>
 8001fb0:	eddf 7a54 	vldr	s15, [pc, #336]	; 8002104 <get_actuator_current+0x2ec>
 8001fb4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	3308      	adds	r3, #8
 8001fbc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fc0:	edc3 7a00 	vstr	s15, [r3]
#if enable_printf
			printf("Channel 3 digits: %d,voltage value:  %f v, current value: %f A \n",adc_raw[2],voltagebuf[2],currentbuf[2]);
#endif
		}
		HAL_ADC_Stop(hadc);
 8001fc4:	68f8      	ldr	r0, [r7, #12]
 8001fc6:	f004 fd92 	bl	8006aee <HAL_ADC_Stop>
	}
	if(Channels_mask[3] == 1)
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	3303      	adds	r3, #3
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d142      	bne.n	800205a <get_actuator_current+0x242>
	{
		ADC_Select_CH4(hadc);
 8001fd4:	68f8      	ldr	r0, [r7, #12]
 8001fd6:	f000 f917 	bl	8002208 <ADC_Select_CH4>
		HAL_ADC_Start(hadc);
 8001fda:	68f8      	ldr	r0, [r7, #12]
 8001fdc:	f004 fd24 	bl	8006a28 <HAL_ADC_Start>
		if (HAL_ADC_PollForConversion(hadc, 10) != HAL_OK)
 8001fe0:	210a      	movs	r1, #10
 8001fe2:	68f8      	ldr	r0, [r7, #12]
 8001fe4:	f004 fdb6 	bl	8006b54 <HAL_ADC_PollForConversion>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d002      	beq.n	8001ff4 <get_actuator_current+0x1dc>
		{
			Error_Handler();
 8001fee:	f001 ff63 	bl	8003eb8 <Error_Handler>
 8001ff2:	e02f      	b.n	8002054 <get_actuator_current+0x23c>
		}
		else
		{
			adc_raw[3] = HAL_ADC_GetValue(hadc);
 8001ff4:	68f8      	ldr	r0, [r7, #12]
 8001ff6:	f004 fe3c 	bl	8006c72 <HAL_ADC_GetValue>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	b29b      	uxth	r3, r3
 8001ffe:	837b      	strh	r3, [r7, #26]
			voltagebuf[3] = (volatile float)adc_raw[3] * (3.3/(pow(2,12) - 1));
 8002000:	8b7b      	ldrh	r3, [r7, #26]
 8002002:	b29b      	uxth	r3, r3
 8002004:	ee07 3a90 	vmov	s15, r3
 8002008:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800200c:	ee17 0a90 	vmov	r0, s15
 8002010:	f7fe faa2 	bl	8000558 <__aeabi_f2d>
 8002014:	a338      	add	r3, pc, #224	; (adr r3, 80020f8 <get_actuator_current+0x2e0>)
 8002016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800201a:	f7fe faf5 	bl	8000608 <__aeabi_dmul>
 800201e:	4602      	mov	r2, r0
 8002020:	460b      	mov	r3, r1
 8002022:	4610      	mov	r0, r2
 8002024:	4619      	mov	r1, r3
 8002026:	68bb      	ldr	r3, [r7, #8]
 8002028:	f103 040c 	add.w	r4, r3, #12
 800202c:	f7fe fdc4 	bl	8000bb8 <__aeabi_d2f>
 8002030:	4603      	mov	r3, r0
 8002032:	6023      	str	r3, [r4, #0]
			currentbuf[3] = (volatile float)(voltagebuf[3]/(Rsense[3]*Aipropri));
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	330c      	adds	r3, #12
 8002038:	edd3 6a00 	vldr	s13, [r3]
 800203c:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8002110 <get_actuator_current+0x2f8>
 8002040:	eddf 7a30 	vldr	s15, [pc, #192]	; 8002104 <get_actuator_current+0x2ec>
 8002044:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	330c      	adds	r3, #12
 800204c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002050:	edc3 7a00 	vstr	s15, [r3]
#if enable_printf
			printf("Channel 4 digits: %d,voltage value:  %f v, current value: %f A \n",adc_raw[3],voltagebuf[3],currentbuf[3]);
#endif
		}
		HAL_ADC_Stop(hadc);
 8002054:	68f8      	ldr	r0, [r7, #12]
 8002056:	f004 fd4a 	bl	8006aee <HAL_ADC_Stop>
	}
	if(Channels_mask[4] == 1)
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	3304      	adds	r3, #4
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	2b01      	cmp	r3, #1
 8002062:	d142      	bne.n	80020ea <get_actuator_current+0x2d2>
	{
		ADC_Select_CH16(hadc);
 8002064:	68f8      	ldr	r0, [r7, #12]
 8002066:	f000 f8f7 	bl	8002258 <ADC_Select_CH16>
		HAL_ADC_Start(hadc);
 800206a:	68f8      	ldr	r0, [r7, #12]
 800206c:	f004 fcdc 	bl	8006a28 <HAL_ADC_Start>
		if (HAL_ADC_PollForConversion(hadc,10) != HAL_OK)
 8002070:	210a      	movs	r1, #10
 8002072:	68f8      	ldr	r0, [r7, #12]
 8002074:	f004 fd6e 	bl	8006b54 <HAL_ADC_PollForConversion>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d002      	beq.n	8002084 <get_actuator_current+0x26c>
		{
			Error_Handler();
 800207e:	f001 ff1b 	bl	8003eb8 <Error_Handler>
 8002082:	e02f      	b.n	80020e4 <get_actuator_current+0x2cc>
		}
		else
		{
			adc_raw[4] = HAL_ADC_GetValue(hadc);
 8002084:	68f8      	ldr	r0, [r7, #12]
 8002086:	f004 fdf4 	bl	8006c72 <HAL_ADC_GetValue>
 800208a:	4603      	mov	r3, r0
 800208c:	b29b      	uxth	r3, r3
 800208e:	83bb      	strh	r3, [r7, #28]
			voltagebuf[4] = (volatile float)adc_raw[4] * (3.3/(pow(2,12) - 1));
 8002090:	8bbb      	ldrh	r3, [r7, #28]
 8002092:	b29b      	uxth	r3, r3
 8002094:	ee07 3a90 	vmov	s15, r3
 8002098:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800209c:	ee17 0a90 	vmov	r0, s15
 80020a0:	f7fe fa5a 	bl	8000558 <__aeabi_f2d>
 80020a4:	a314      	add	r3, pc, #80	; (adr r3, 80020f8 <get_actuator_current+0x2e0>)
 80020a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020aa:	f7fe faad 	bl	8000608 <__aeabi_dmul>
 80020ae:	4602      	mov	r2, r0
 80020b0:	460b      	mov	r3, r1
 80020b2:	4610      	mov	r0, r2
 80020b4:	4619      	mov	r1, r3
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	f103 0410 	add.w	r4, r3, #16
 80020bc:	f7fe fd7c 	bl	8000bb8 <__aeabi_d2f>
 80020c0:	4603      	mov	r3, r0
 80020c2:	6023      	str	r3, [r4, #0]
			currentbuf[4] = (volatile float)(voltagebuf[4]/(Rsense[4]*Aipropri));
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	3310      	adds	r3, #16
 80020c8:	edd3 6a00 	vldr	s13, [r3]
 80020cc:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8002114 <get_actuator_current+0x2fc>
 80020d0:	eddf 7a0c 	vldr	s15, [pc, #48]	; 8002104 <get_actuator_current+0x2ec>
 80020d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	3310      	adds	r3, #16
 80020dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020e0:	edc3 7a00 	vstr	s15, [r3]
#if enable_printf
			printf("Channel 16 digits: %d,voltage value:  %f v, current value: %f A \n",adc_raw[4],voltagebuf[4],currentbuf[4]);
#endif
		}
		HAL_ADC_Stop(hadc);
 80020e4:	68f8      	ldr	r0, [r7, #12]
 80020e6:	f004 fd02 	bl	8006aee <HAL_ADC_Stop>
	}
}
 80020ea:	bf00      	nop
 80020ec:	3724      	adds	r7, #36	; 0x24
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd90      	pop	{r4, r7, pc}
 80020f2:	bf00      	nop
 80020f4:	f3af 8000 	nop.w
 80020f8:	e734d9b4 	.word	0xe734d9b4
 80020fc:	3f4a680c 	.word	0x3f4a680c
 8002100:	44f6a000 	.word	0x44f6a000
 8002104:	3ace703b 	.word	0x3ace703b
 8002108:	44fd8000 	.word	0x44fd8000
 800210c:	44f54000 	.word	0x44f54000
 8002110:	44f90000 	.word	0x44f90000
 8002114:	44f76000 	.word	0x44f76000

08002118 <ADC_Select_CH1>:
	printf("PWM signals stopped !! \n");
#endif
}

void ADC_Select_CH1 (ADC_HandleTypeDef *hadc)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b088      	sub	sp, #32
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
	  ADC_ChannelConfTypeDef sConfig = {0};
 8002120:	f107 0308 	add.w	r3, r7, #8
 8002124:	2200      	movs	r2, #0
 8002126:	601a      	str	r2, [r3, #0]
 8002128:	605a      	str	r2, [r3, #4]
 800212a:	609a      	str	r2, [r3, #8]
 800212c:	60da      	str	r2, [r3, #12]
 800212e:	611a      	str	r2, [r3, #16]
 8002130:	615a      	str	r2, [r3, #20]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_1;
 8002132:	4b0c      	ldr	r3, [pc, #48]	; (8002164 <ADC_Select_CH1+0x4c>)
 8002134:	60bb      	str	r3, [r7, #8]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002136:	2306      	movs	r3, #6
 8002138:	60fb      	str	r3, [r7, #12]
	  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 800213a:	2306      	movs	r3, #6
 800213c:	613b      	str	r3, [r7, #16]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800213e:	237f      	movs	r3, #127	; 0x7f
 8002140:	617b      	str	r3, [r7, #20]
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002142:	2304      	movs	r3, #4
 8002144:	61bb      	str	r3, [r7, #24]
	  if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 8002146:	f107 0308 	add.w	r3, r7, #8
 800214a:	4619      	mov	r1, r3
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	f004 fd9d 	bl	8006c8c <HAL_ADC_ConfigChannel>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <ADC_Select_CH1+0x44>
	  {
	    Error_Handler();
 8002158:	f001 feae 	bl	8003eb8 <Error_Handler>
	  }
}
 800215c:	bf00      	nop
 800215e:	3720      	adds	r7, #32
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	04300002 	.word	0x04300002

08002168 <ADC_Select_CH2>:

void ADC_Select_CH2 (ADC_HandleTypeDef *hadc)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b088      	sub	sp, #32
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8002170:	f107 0308 	add.w	r3, r7, #8
 8002174:	2200      	movs	r2, #0
 8002176:	601a      	str	r2, [r3, #0]
 8002178:	605a      	str	r2, [r3, #4]
 800217a:	609a      	str	r2, [r3, #8]
 800217c:	60da      	str	r2, [r3, #12]
 800217e:	611a      	str	r2, [r3, #16]
 8002180:	615a      	str	r2, [r3, #20]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_2;
 8002182:	4b0c      	ldr	r3, [pc, #48]	; (80021b4 <ADC_Select_CH2+0x4c>)
 8002184:	60bb      	str	r3, [r7, #8]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002186:	2306      	movs	r3, #6
 8002188:	60fb      	str	r3, [r7, #12]
	  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5 ;
 800218a:	2306      	movs	r3, #6
 800218c:	613b      	str	r3, [r7, #16]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800218e:	237f      	movs	r3, #127	; 0x7f
 8002190:	617b      	str	r3, [r7, #20]
	  	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002192:	2304      	movs	r3, #4
 8002194:	61bb      	str	r3, [r7, #24]
	  if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 8002196:	f107 0308 	add.w	r3, r7, #8
 800219a:	4619      	mov	r1, r3
 800219c:	6878      	ldr	r0, [r7, #4]
 800219e:	f004 fd75 	bl	8006c8c <HAL_ADC_ConfigChannel>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d001      	beq.n	80021ac <ADC_Select_CH2+0x44>
	  {
	    Error_Handler();
 80021a8:	f001 fe86 	bl	8003eb8 <Error_Handler>
	  }
}
 80021ac:	bf00      	nop
 80021ae:	3720      	adds	r7, #32
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	08600004 	.word	0x08600004

080021b8 <ADC_Select_CH3>:

void ADC_Select_CH3 (ADC_HandleTypeDef *hadc)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b088      	sub	sp, #32
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 80021c0:	f107 0308 	add.w	r3, r7, #8
 80021c4:	2200      	movs	r2, #0
 80021c6:	601a      	str	r2, [r3, #0]
 80021c8:	605a      	str	r2, [r3, #4]
 80021ca:	609a      	str	r2, [r3, #8]
 80021cc:	60da      	str	r2, [r3, #12]
 80021ce:	611a      	str	r2, [r3, #16]
 80021d0:	615a      	str	r2, [r3, #20]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_3;
 80021d2:	4b0c      	ldr	r3, [pc, #48]	; (8002204 <ADC_Select_CH3+0x4c>)
 80021d4:	60bb      	str	r3, [r7, #8]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 80021d6:	2306      	movs	r3, #6
 80021d8:	60fb      	str	r3, [r7, #12]
	  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 80021da:	2306      	movs	r3, #6
 80021dc:	613b      	str	r3, [r7, #16]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80021de:	237f      	movs	r3, #127	; 0x7f
 80021e0:	617b      	str	r3, [r7, #20]
	  	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80021e2:	2304      	movs	r3, #4
 80021e4:	61bb      	str	r3, [r7, #24]
	  if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 80021e6:	f107 0308 	add.w	r3, r7, #8
 80021ea:	4619      	mov	r1, r3
 80021ec:	6878      	ldr	r0, [r7, #4]
 80021ee:	f004 fd4d 	bl	8006c8c <HAL_ADC_ConfigChannel>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d001      	beq.n	80021fc <ADC_Select_CH3+0x44>
	  {
	    Error_Handler();
 80021f8:	f001 fe5e 	bl	8003eb8 <Error_Handler>
	  }
}
 80021fc:	bf00      	nop
 80021fe:	3720      	adds	r7, #32
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	0c900008 	.word	0x0c900008

08002208 <ADC_Select_CH4>:

void ADC_Select_CH4 (ADC_HandleTypeDef *hadc)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b088      	sub	sp, #32
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8002210:	f107 0308 	add.w	r3, r7, #8
 8002214:	2200      	movs	r2, #0
 8002216:	601a      	str	r2, [r3, #0]
 8002218:	605a      	str	r2, [r3, #4]
 800221a:	609a      	str	r2, [r3, #8]
 800221c:	60da      	str	r2, [r3, #12]
 800221e:	611a      	str	r2, [r3, #16]
 8002220:	615a      	str	r2, [r3, #20]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_4;
 8002222:	4b0c      	ldr	r3, [pc, #48]	; (8002254 <ADC_Select_CH4+0x4c>)
 8002224:	60bb      	str	r3, [r7, #8]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002226:	2306      	movs	r3, #6
 8002228:	60fb      	str	r3, [r7, #12]
	  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 800222a:	2306      	movs	r3, #6
 800222c:	613b      	str	r3, [r7, #16]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800222e:	237f      	movs	r3, #127	; 0x7f
 8002230:	617b      	str	r3, [r7, #20]
	  	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002232:	2304      	movs	r3, #4
 8002234:	61bb      	str	r3, [r7, #24]
	  if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 8002236:	f107 0308 	add.w	r3, r7, #8
 800223a:	4619      	mov	r1, r3
 800223c:	6878      	ldr	r0, [r7, #4]
 800223e:	f004 fd25 	bl	8006c8c <HAL_ADC_ConfigChannel>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d001      	beq.n	800224c <ADC_Select_CH4+0x44>
	  {
	    Error_Handler();
 8002248:	f001 fe36 	bl	8003eb8 <Error_Handler>
	  }
}
 800224c:	bf00      	nop
 800224e:	3720      	adds	r7, #32
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}
 8002254:	10c00010 	.word	0x10c00010

08002258 <ADC_Select_CH16>:

void ADC_Select_CH16 (ADC_HandleTypeDef *hadc)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b088      	sub	sp, #32
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8002260:	f107 0308 	add.w	r3, r7, #8
 8002264:	2200      	movs	r2, #0
 8002266:	601a      	str	r2, [r3, #0]
 8002268:	605a      	str	r2, [r3, #4]
 800226a:	609a      	str	r2, [r3, #8]
 800226c:	60da      	str	r2, [r3, #12]
 800226e:	611a      	str	r2, [r3, #16]
 8002270:	615a      	str	r2, [r3, #20]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_16;
 8002272:	4b0c      	ldr	r3, [pc, #48]	; (80022a4 <ADC_Select_CH16+0x4c>)
 8002274:	60bb      	str	r3, [r7, #8]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002276:	2306      	movs	r3, #6
 8002278:	60fb      	str	r3, [r7, #12]
	  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5 ;sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800227a:	2306      	movs	r3, #6
 800227c:	613b      	str	r3, [r7, #16]
 800227e:	237f      	movs	r3, #127	; 0x7f
 8002280:	617b      	str	r3, [r7, #20]
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002282:	2304      	movs	r3, #4
 8002284:	61bb      	str	r3, [r7, #24]
	  if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 8002286:	f107 0308 	add.w	r3, r7, #8
 800228a:	4619      	mov	r1, r3
 800228c:	6878      	ldr	r0, [r7, #4]
 800228e:	f004 fcfd 	bl	8006c8c <HAL_ADC_ConfigChannel>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d001      	beq.n	800229c <ADC_Select_CH16+0x44>
	  {
	    Error_Handler();
 8002298:	f001 fe0e 	bl	8003eb8 <Error_Handler>
	  }
}
 800229c:	bf00      	nop
 800229e:	3720      	adds	r7, #32
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	43210000 	.word	0x43210000

080022a8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b086      	sub	sp, #24
 80022ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80022ae:	463b      	mov	r3, r7
 80022b0:	2200      	movs	r2, #0
 80022b2:	601a      	str	r2, [r3, #0]
 80022b4:	605a      	str	r2, [r3, #4]
 80022b6:	609a      	str	r2, [r3, #8]
 80022b8:	60da      	str	r2, [r3, #12]
 80022ba:	611a      	str	r2, [r3, #16]
 80022bc:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80022be:	4b24      	ldr	r3, [pc, #144]	; (8002350 <MX_ADC1_Init+0xa8>)
 80022c0:	4a24      	ldr	r2, [pc, #144]	; (8002354 <MX_ADC1_Init+0xac>)
 80022c2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80022c4:	4b22      	ldr	r3, [pc, #136]	; (8002350 <MX_ADC1_Init+0xa8>)
 80022c6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80022ca:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80022cc:	4b20      	ldr	r3, [pc, #128]	; (8002350 <MX_ADC1_Init+0xa8>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80022d2:	4b1f      	ldr	r3, [pc, #124]	; (8002350 <MX_ADC1_Init+0xa8>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80022d8:	4b1d      	ldr	r3, [pc, #116]	; (8002350 <MX_ADC1_Init+0xa8>)
 80022da:	2201      	movs	r2, #1
 80022dc:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80022de:	4b1c      	ldr	r3, [pc, #112]	; (8002350 <MX_ADC1_Init+0xa8>)
 80022e0:	2204      	movs	r2, #4
 80022e2:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80022e4:	4b1a      	ldr	r3, [pc, #104]	; (8002350 <MX_ADC1_Init+0xa8>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80022ea:	4b19      	ldr	r3, [pc, #100]	; (8002350 <MX_ADC1_Init+0xa8>)
 80022ec:	2201      	movs	r2, #1
 80022ee:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80022f0:	4b17      	ldr	r3, [pc, #92]	; (8002350 <MX_ADC1_Init+0xa8>)
 80022f2:	2201      	movs	r2, #1
 80022f4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80022f6:	4b16      	ldr	r3, [pc, #88]	; (8002350 <MX_ADC1_Init+0xa8>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80022fe:	4b14      	ldr	r3, [pc, #80]	; (8002350 <MX_ADC1_Init+0xa8>)
 8002300:	2200      	movs	r2, #0
 8002302:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002304:	4b12      	ldr	r3, [pc, #72]	; (8002350 <MX_ADC1_Init+0xa8>)
 8002306:	2200      	movs	r2, #0
 8002308:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800230a:	4b11      	ldr	r3, [pc, #68]	; (8002350 <MX_ADC1_Init+0xa8>)
 800230c:	2200      	movs	r2, #0
 800230e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002312:	4b0f      	ldr	r3, [pc, #60]	; (8002350 <MX_ADC1_Init+0xa8>)
 8002314:	2200      	movs	r2, #0
 8002316:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = ENABLE;
 8002318:	4b0d      	ldr	r3, [pc, #52]	; (8002350 <MX_ADC1_Init+0xa8>)
 800231a:	2201      	movs	r2, #1
 800231c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 8002320:	4b0b      	ldr	r3, [pc, #44]	; (8002350 <MX_ADC1_Init+0xa8>)
 8002322:	220c      	movs	r2, #12
 8002324:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_4;
 8002326:	4b0a      	ldr	r3, [pc, #40]	; (8002350 <MX_ADC1_Init+0xa8>)
 8002328:	2280      	movs	r2, #128	; 0x80
 800232a:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 800232c:	4b08      	ldr	r3, [pc, #32]	; (8002350 <MX_ADC1_Init+0xa8>)
 800232e:	2200      	movs	r2, #0
 8002330:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8002332:	4b07      	ldr	r3, [pc, #28]	; (8002350 <MX_ADC1_Init+0xa8>)
 8002334:	2201      	movs	r2, #1
 8002336:	649a      	str	r2, [r3, #72]	; 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002338:	4805      	ldr	r0, [pc, #20]	; (8002350 <MX_ADC1_Init+0xa8>)
 800233a:	f004 fa29 	bl	8006790 <HAL_ADC_Init>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	d001      	beq.n	8002348 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 8002344:	f001 fdb8 	bl	8003eb8 <Error_Handler>
//  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002348:	bf00      	nop
 800234a:	3718      	adds	r7, #24
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}
 8002350:	20004994 	.word	0x20004994
 8002354:	50040000 	.word	0x50040000

08002358 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b0a4      	sub	sp, #144	; 0x90
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002360:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002364:	2200      	movs	r2, #0
 8002366:	601a      	str	r2, [r3, #0]
 8002368:	605a      	str	r2, [r3, #4]
 800236a:	609a      	str	r2, [r3, #8]
 800236c:	60da      	str	r2, [r3, #12]
 800236e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002370:	f107 0314 	add.w	r3, r7, #20
 8002374:	2268      	movs	r2, #104	; 0x68
 8002376:	2100      	movs	r1, #0
 8002378:	4618      	mov	r0, r3
 800237a:	f00e f817 	bl	80103ac <memset>
  if(adcHandle->Instance==ADC1)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a33      	ldr	r2, [pc, #204]	; (8002450 <HAL_ADC_MspInit+0xf8>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d15e      	bne.n	8002446 <HAL_ADC_MspInit+0xee>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002388:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800238c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800238e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002392:	673b      	str	r3, [r7, #112]	; 0x70
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8002394:	2302      	movs	r3, #2
 8002396:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002398:	2301      	movs	r3, #1
 800239a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800239c:	2308      	movs	r3, #8
 800239e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80023a0:	2307      	movs	r3, #7
 80023a2:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80023a4:	2302      	movs	r3, #2
 80023a6:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV4;
 80023a8:	2304      	movs	r3, #4
 80023aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80023ac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80023b0:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80023b2:	f107 0314 	add.w	r3, r7, #20
 80023b6:	4618      	mov	r0, r3
 80023b8:	f006 fd4e 	bl	8008e58 <HAL_RCCEx_PeriphCLKConfig>
 80023bc:	4603      	mov	r3, r0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d001      	beq.n	80023c6 <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 80023c2:	f001 fd79 	bl	8003eb8 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80023c6:	4b23      	ldr	r3, [pc, #140]	; (8002454 <HAL_ADC_MspInit+0xfc>)
 80023c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023ca:	4a22      	ldr	r2, [pc, #136]	; (8002454 <HAL_ADC_MspInit+0xfc>)
 80023cc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80023d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023d2:	4b20      	ldr	r3, [pc, #128]	; (8002454 <HAL_ADC_MspInit+0xfc>)
 80023d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023d6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80023da:	613b      	str	r3, [r7, #16]
 80023dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80023de:	4b1d      	ldr	r3, [pc, #116]	; (8002454 <HAL_ADC_MspInit+0xfc>)
 80023e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023e2:	4a1c      	ldr	r2, [pc, #112]	; (8002454 <HAL_ADC_MspInit+0xfc>)
 80023e4:	f043 0304 	orr.w	r3, r3, #4
 80023e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023ea:	4b1a      	ldr	r3, [pc, #104]	; (8002454 <HAL_ADC_MspInit+0xfc>)
 80023ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023ee:	f003 0304 	and.w	r3, r3, #4
 80023f2:	60fb      	str	r3, [r7, #12]
 80023f4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023f6:	4b17      	ldr	r3, [pc, #92]	; (8002454 <HAL_ADC_MspInit+0xfc>)
 80023f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023fa:	4a16      	ldr	r2, [pc, #88]	; (8002454 <HAL_ADC_MspInit+0xfc>)
 80023fc:	f043 0302 	orr.w	r3, r3, #2
 8002400:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002402:	4b14      	ldr	r3, [pc, #80]	; (8002454 <HAL_ADC_MspInit+0xfc>)
 8002404:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002406:	f003 0302 	and.w	r3, r3, #2
 800240a:	60bb      	str	r3, [r7, #8]
 800240c:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN2
    PC2     ------> ADC1_IN3
    PC3     ------> ADC1_IN4
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800240e:	230f      	movs	r3, #15
 8002410:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002412:	230b      	movs	r3, #11
 8002414:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002418:	2300      	movs	r3, #0
 800241a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800241e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002422:	4619      	mov	r1, r3
 8002424:	480c      	ldr	r0, [pc, #48]	; (8002458 <HAL_ADC_MspInit+0x100>)
 8002426:	f005 fcb7 	bl	8007d98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800242a:	2302      	movs	r3, #2
 800242c:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800242e:	230b      	movs	r3, #11
 8002430:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002434:	2300      	movs	r3, #0
 8002436:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800243a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800243e:	4619      	mov	r1, r3
 8002440:	4806      	ldr	r0, [pc, #24]	; (800245c <HAL_ADC_MspInit+0x104>)
 8002442:	f005 fca9 	bl	8007d98 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8002446:	bf00      	nop
 8002448:	3790      	adds	r7, #144	; 0x90
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	50040000 	.word	0x50040000
 8002454:	40021000 	.word	0x40021000
 8002458:	48000800 	.word	0x48000800
 800245c:	48000400 	.word	0x48000400

08002460 <cBuffInit>:
	if(handle==NULL) return 0;

	return (handle->elemNum == 0);
}

void cBuffInit(circular_buffer_handle* handle, uint8_t* buff, uint32_t buffLen, uint32_t elemNum){
 8002460:	b480      	push	{r7}
 8002462:	b085      	sub	sp, #20
 8002464:	af00      	add	r7, sp, #0
 8002466:	60f8      	str	r0, [r7, #12]
 8002468:	60b9      	str	r1, [r7, #8]
 800246a:	607a      	str	r2, [r7, #4]
 800246c:	603b      	str	r3, [r7, #0]
	if(handle== NULL || buff==NULL) return;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d00f      	beq.n	8002494 <cBuffInit+0x34>
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d00c      	beq.n	8002494 <cBuffInit+0x34>

	handle->buff=buff;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	68ba      	ldr	r2, [r7, #8]
 800247e:	601a      	str	r2, [r3, #0]
	handle->buffLen=buffLen;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	687a      	ldr	r2, [r7, #4]
 8002484:	605a      	str	r2, [r3, #4]
	handle->startIndex=0;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	2200      	movs	r2, #0
 800248a:	60da      	str	r2, [r3, #12]
	handle->elemNum=elemNum;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	683a      	ldr	r2, [r7, #0]
 8002490:	609a      	str	r2, [r3, #8]

	return;
 8002492:	e000      	b.n	8002496 <cBuffInit+0x36>
	if(handle== NULL || buff==NULL) return;
 8002494:	bf00      	nop
}
 8002496:	3714      	adds	r7, #20
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr

080024a0 <cBuffGetVirtIndex>:
		printf("\n");

}
#endif

uint32_t cBuffGetVirtIndex(circular_buffer_handle* handle,uint32_t memIndex){
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
 80024a8:	6039      	str	r1, [r7, #0]
	//special case when startIndex==0 is not critical but present to speed-up execution
	//of plain buffer functions based on circular buffer functions
	if(handle==NULL || handle->buffLen==0) return memIndex;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d003      	beq.n	80024b8 <cBuffGetVirtIndex+0x18>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d101      	bne.n	80024bc <cBuffGetVirtIndex+0x1c>
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	e019      	b.n	80024f0 <cBuffGetVirtIndex+0x50>

	memIndex=memIndex % handle->buffLen;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	685a      	ldr	r2, [r3, #4]
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	fbb3 f1f2 	udiv	r1, r3, r2
 80024c6:	fb01 f202 	mul.w	r2, r1, r2
 80024ca:	1a9b      	subs	r3, r3, r2
 80024cc:	603b      	str	r3, [r7, #0]

	if(handle->startIndex<=memIndex){
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	68db      	ldr	r3, [r3, #12]
 80024d2:	683a      	ldr	r2, [r7, #0]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d304      	bcc.n	80024e2 <cBuffGetVirtIndex+0x42>
		return memIndex-handle->startIndex;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	683a      	ldr	r2, [r7, #0]
 80024de:	1ad3      	subs	r3, r2, r3
 80024e0:	e006      	b.n	80024f0 <cBuffGetVirtIndex+0x50>
	}else{
		return handle->buffLen-handle->startIndex+memIndex;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	685a      	ldr	r2, [r3, #4]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	68db      	ldr	r3, [r3, #12]
 80024ea:	1ad2      	subs	r2, r2, r3
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	4413      	add	r3, r2
	}
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	370c      	adds	r7, #12
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr

080024fc <cBuffGetMemIndex>:

uint32_t cBuffGetMemIndex(circular_buffer_handle* handle,uint32_t virtIndex){
 80024fc:	b480      	push	{r7}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	6039      	str	r1, [r7, #0]
	//special case when startIndex==0 is not critical but present to speed-up execution
	//of plain buffer functions based on circular buffer functions
	if(handle==NULL || handle->buffLen==0) return virtIndex;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d003      	beq.n	8002514 <cBuffGetMemIndex+0x18>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d101      	bne.n	8002518 <cBuffGetMemIndex+0x1c>
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	e01c      	b.n	8002552 <cBuffGetMemIndex+0x56>

	virtIndex=virtIndex % handle->buffLen;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	685a      	ldr	r2, [r3, #4]
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	fbb3 f1f2 	udiv	r1, r3, r2
 8002522:	fb01 f202 	mul.w	r2, r1, r2
 8002526:	1a9b      	subs	r3, r3, r2
 8002528:	603b      	str	r3, [r7, #0]

	if(virtIndex<(handle->buffLen-handle->startIndex)){
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	685a      	ldr	r2, [r3, #4]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	68db      	ldr	r3, [r3, #12]
 8002532:	1ad3      	subs	r3, r2, r3
 8002534:	683a      	ldr	r2, [r7, #0]
 8002536:	429a      	cmp	r2, r3
 8002538:	d204      	bcs.n	8002544 <cBuffGetMemIndex+0x48>
		return handle->startIndex+virtIndex;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	68da      	ldr	r2, [r3, #12]
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	4413      	add	r3, r2
 8002542:	e006      	b.n	8002552 <cBuffGetMemIndex+0x56>
	}else{
		return virtIndex-(handle->buffLen-handle->startIndex);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	68da      	ldr	r2, [r3, #12]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	1ad2      	subs	r2, r2, r3
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	4413      	add	r3, r2
	}
}
 8002552:	4618      	mov	r0, r3
 8002554:	370c      	adds	r7, #12
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr

0800255e <cBuffPush>:

void cBuffPush(circular_buffer_handle* handle, uint8_t* data, uint32_t dataLen, uint8_t ht){
 800255e:	b580      	push	{r7, lr}
 8002560:	b086      	sub	sp, #24
 8002562:	af00      	add	r7, sp, #0
 8002564:	60f8      	str	r0, [r7, #12]
 8002566:	60b9      	str	r1, [r7, #8]
 8002568:	607a      	str	r2, [r7, #4]
 800256a:	70fb      	strb	r3, [r7, #3]
	if(handle==NULL || handle->buffLen==0 || dataLen==0 || data==NULL) return;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d06d      	beq.n	800264e <cBuffPush+0xf0>
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d069      	beq.n	800264e <cBuffPush+0xf0>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d066      	beq.n	800264e <cBuffPush+0xf0>
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d063      	beq.n	800264e <cBuffPush+0xf0>

	uint32_t pushMemIndx;
	if(ht==0){ //push before head
 8002586:	78fb      	ldrb	r3, [r7, #3]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d108      	bne.n	800259e <cBuffPush+0x40>
		//we will start pushing from buffLen-1 virtual index
		pushMemIndx=cBuffGetMemIndex(handle,handle->buffLen-1);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	3b01      	subs	r3, #1
 8002592:	4619      	mov	r1, r3
 8002594:	68f8      	ldr	r0, [r7, #12]
 8002596:	f7ff ffb1 	bl	80024fc <cBuffGetMemIndex>
 800259a:	6178      	str	r0, [r7, #20]
 800259c:	e006      	b.n	80025ac <cBuffPush+0x4e>
	}else{ //push after tail
		//we will start pushing from elemNum virtual index
		pushMemIndx=cBuffGetMemIndex(handle,handle->elemNum);
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	4619      	mov	r1, r3
 80025a4:	68f8      	ldr	r0, [r7, #12]
 80025a6:	f7ff ffa9 	bl	80024fc <cBuffGetMemIndex>
 80025aa:	6178      	str	r0, [r7, #20]
	}

	for(uint32_t d=0;d<dataLen;d++){
 80025ac:	2300      	movs	r3, #0
 80025ae:	613b      	str	r3, [r7, #16]
 80025b0:	e048      	b.n	8002644 <cBuffPush+0xe6>
		if(ht==0){ //push to head
 80025b2:	78fb      	ldrb	r3, [r7, #3]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d11f      	bne.n	80025f8 <cBuffPush+0x9a>
			//we push data starting from buffer end, going backwards
			//handle->buff[pushMemIndx]=data[dataLen-1-d]; //not tested, push following inverse order
			handle->buff[pushMemIndx]=data[d];
 80025b8:	68ba      	ldr	r2, [r7, #8]
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	441a      	add	r2, r3
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	6819      	ldr	r1, [r3, #0]
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	440b      	add	r3, r1
 80025c6:	7812      	ldrb	r2, [r2, #0]
 80025c8:	701a      	strb	r2, [r3, #0]
			//if buffer was not full before pushing
			if(handle->elemNum<handle->buffLen){
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	689a      	ldr	r2, [r3, #8]
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	429a      	cmp	r2, r3
 80025d4:	d204      	bcs.n	80025e0 <cBuffPush+0x82>
				//increasing element number counter
				handle->elemNum++;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	1c5a      	adds	r2, r3, #1
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	609a      	str	r2, [r3, #8]
			}
			//new start index is the one we pushed into
			handle->startIndex=pushMemIndx;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	697a      	ldr	r2, [r7, #20]
 80025e4:	60da      	str	r2, [r3, #12]
			pushMemIndx=cBuffGetMemIndex(handle,handle->buffLen-1);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	3b01      	subs	r3, #1
 80025ec:	4619      	mov	r1, r3
 80025ee:	68f8      	ldr	r0, [r7, #12]
 80025f0:	f7ff ff84 	bl	80024fc <cBuffGetMemIndex>
 80025f4:	6178      	str	r0, [r7, #20]
 80025f6:	e022      	b.n	800263e <cBuffPush+0xe0>
		}else{ //push to tail
			//we push data following the data buffer order
			handle->buff[pushMemIndx]=data[d];
 80025f8:	68ba      	ldr	r2, [r7, #8]
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	441a      	add	r2, r3
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	6819      	ldr	r1, [r3, #0]
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	440b      	add	r3, r1
 8002606:	7812      	ldrb	r2, [r2, #0]
 8002608:	701a      	strb	r2, [r3, #0]
			//if buffer was not full before pushing
			if(handle->elemNum<handle->buffLen){
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	689a      	ldr	r2, [r3, #8]
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	429a      	cmp	r2, r3
 8002614:	d205      	bcs.n	8002622 <cBuffPush+0xc4>
				//increasing element number counter
				handle->elemNum++;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	1c5a      	adds	r2, r3, #1
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	609a      	str	r2, [r3, #8]
 8002620:	e006      	b.n	8002630 <cBuffPush+0xd2>
			}else{
				//moving start index to virtual index 1
				handle->startIndex=cBuffGetMemIndex(handle,1);
 8002622:	2101      	movs	r1, #1
 8002624:	68f8      	ldr	r0, [r7, #12]
 8002626:	f7ff ff69 	bl	80024fc <cBuffGetMemIndex>
 800262a:	4602      	mov	r2, r0
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	60da      	str	r2, [r3, #12]
			}
			pushMemIndx=cBuffGetMemIndex(handle,handle->elemNum);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	4619      	mov	r1, r3
 8002636:	68f8      	ldr	r0, [r7, #12]
 8002638:	f7ff ff60 	bl	80024fc <cBuffGetMemIndex>
 800263c:	6178      	str	r0, [r7, #20]
	for(uint32_t d=0;d<dataLen;d++){
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	3301      	adds	r3, #1
 8002642:	613b      	str	r3, [r7, #16]
 8002644:	693a      	ldr	r2, [r7, #16]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	429a      	cmp	r2, r3
 800264a:	d3b2      	bcc.n	80025b2 <cBuffPush+0x54>
		}

	}

	return;
 800264c:	e000      	b.n	8002650 <cBuffPush+0xf2>
	if(handle==NULL || handle->buffLen==0 || dataLen==0 || data==NULL) return;
 800264e:	bf00      	nop
}
 8002650:	3718      	adds	r7, #24
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <cBuffPushToFill>:

uint32_t cBuffPushToFill(circular_buffer_handle* handle, uint8_t* data, uint32_t dataLen, uint8_t ht){
 8002656:	b580      	push	{r7, lr}
 8002658:	b086      	sub	sp, #24
 800265a:	af00      	add	r7, sp, #0
 800265c:	60f8      	str	r0, [r7, #12]
 800265e:	60b9      	str	r1, [r7, #8]
 8002660:	607a      	str	r2, [r7, #4]
 8002662:	70fb      	strb	r3, [r7, #3]
	if(handle==NULL || handle->buffLen==0 || dataLen==0 || data==NULL) return 0;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d009      	beq.n	800267e <cBuffPushToFill+0x28>
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d005      	beq.n	800267e <cBuffPushToFill+0x28>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d002      	beq.n	800267e <cBuffPushToFill+0x28>
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d101      	bne.n	8002682 <cBuffPushToFill+0x2c>
 800267e:	2300      	movs	r3, #0
 8002680:	e012      	b.n	80026a8 <cBuffPushToFill+0x52>

	//compute the available space
	uint32_t available=handle->buffLen-handle->elemNum;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	685a      	ldr	r2, [r3, #4]
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	617b      	str	r3, [r7, #20]

	//compute the minimum between available and dataLen
	if(dataLen<available) available=dataLen;
 800268e:	687a      	ldr	r2, [r7, #4]
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	429a      	cmp	r2, r3
 8002694:	d201      	bcs.n	800269a <cBuffPushToFill+0x44>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	617b      	str	r3, [r7, #20]

	//pushing bytes
	cBuffPush(handle,data,available,ht);
 800269a:	78fb      	ldrb	r3, [r7, #3]
 800269c:	697a      	ldr	r2, [r7, #20]
 800269e:	68b9      	ldr	r1, [r7, #8]
 80026a0:	68f8      	ldr	r0, [r7, #12]
 80026a2:	f7ff ff5c 	bl	800255e <cBuffPush>

	return available;
 80026a6:	697b      	ldr	r3, [r7, #20]
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3718      	adds	r7, #24
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}

080026b0 <cBuffPull>:

uint32_t cBuffPull(circular_buffer_handle* handle, uint8_t* data, uint32_t dataLen, uint8_t ht){
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b088      	sub	sp, #32
 80026b4:	af02      	add	r7, sp, #8
 80026b6:	60f8      	str	r0, [r7, #12]
 80026b8:	60b9      	str	r1, [r7, #8]
 80026ba:	607a      	str	r2, [r7, #4]
 80026bc:	70fb      	strb	r3, [r7, #3]
	if(handle==NULL || handle->buffLen==0 || dataLen==0) return 0;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d006      	beq.n	80026d2 <cBuffPull+0x22>
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d002      	beq.n	80026d2 <cBuffPull+0x22>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d101      	bne.n	80026d6 <cBuffPull+0x26>
 80026d2:	2300      	movs	r3, #0
 80026d4:	e019      	b.n	800270a <cBuffPull+0x5a>

	//expoiting cBuffRead function to perform data reading
	uint32_t retVal=cBuffRead(handle,data,dataLen,ht,0);
 80026d6:	78fb      	ldrb	r3, [r7, #3]
 80026d8:	2200      	movs	r2, #0
 80026da:	9200      	str	r2, [sp, #0]
 80026dc:	687a      	ldr	r2, [r7, #4]
 80026de:	68b9      	ldr	r1, [r7, #8]
 80026e0:	68f8      	ldr	r0, [r7, #12]
 80026e2:	f000 f816 	bl	8002712 <cBuffRead>
 80026e6:	6178      	str	r0, [r7, #20]

	//updating start index and elements number
	if(ht==0){ //pull from head
 80026e8:	78fb      	ldrb	r3, [r7, #3]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d106      	bne.n	80026fc <cBuffPull+0x4c>
		handle->startIndex=cBuffGetMemIndex(handle,retVal);
 80026ee:	6979      	ldr	r1, [r7, #20]
 80026f0:	68f8      	ldr	r0, [r7, #12]
 80026f2:	f7ff ff03 	bl	80024fc <cBuffGetMemIndex>
 80026f6:	4602      	mov	r2, r0
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	60da      	str	r2, [r3, #12]
	}

	handle->elemNum=handle->elemNum-retVal;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	689a      	ldr	r2, [r3, #8]
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	1ad2      	subs	r2, r2, r3
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	609a      	str	r2, [r3, #8]

	return retVal;
 8002708:	697b      	ldr	r3, [r7, #20]
}
 800270a:	4618      	mov	r0, r3
 800270c:	3718      	adds	r7, #24
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}

08002712 <cBuffRead>:

	return retVal;
	
}

uint32_t cBuffRead(circular_buffer_handle* handle, uint8_t* data, uint32_t dataLen, uint8_t ht, uint32_t off){
 8002712:	b590      	push	{r4, r7, lr}
 8002714:	b087      	sub	sp, #28
 8002716:	af00      	add	r7, sp, #0
 8002718:	60f8      	str	r0, [r7, #12]
 800271a:	60b9      	str	r1, [r7, #8]
 800271c:	607a      	str	r2, [r7, #4]
 800271e:	70fb      	strb	r3, [r7, #3]
	if(handle==NULL || handle->elemNum==0 || dataLen==0 || off>=handle->elemNum) return 0;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d00b      	beq.n	800273e <cBuffRead+0x2c>
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d007      	beq.n	800273e <cBuffRead+0x2c>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d004      	beq.n	800273e <cBuffRead+0x2c>
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800273a:	429a      	cmp	r2, r3
 800273c:	d301      	bcc.n	8002742 <cBuffRead+0x30>
 800273e:	2300      	movs	r3, #0
 8002740:	e044      	b.n	80027cc <cBuffRead+0xba>

	//determinign the actual number of bytes we can read
	uint32_t retVal;
	if(dataLen<=handle->elemNum-off){
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	689a      	ldr	r2, [r3, #8]
 8002746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	687a      	ldr	r2, [r7, #4]
 800274c:	429a      	cmp	r2, r3
 800274e:	d802      	bhi.n	8002756 <cBuffRead+0x44>
		retVal=dataLen;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	617b      	str	r3, [r7, #20]
 8002754:	e004      	b.n	8002760 <cBuffRead+0x4e>
	}else{
		retVal=handle->elemNum-off;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	689a      	ldr	r2, [r3, #8]
 800275a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	617b      	str	r3, [r7, #20]
	}

	if(data!=NULL){ //data reading happens only if data is not NULL
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d031      	beq.n	80027ca <cBuffRead+0xb8>
		for(uint32_t d=0; d<retVal; d++){
 8002766:	2300      	movs	r3, #0
 8002768:	613b      	str	r3, [r7, #16]
 800276a:	e02a      	b.n	80027c2 <cBuffRead+0xb0>
			if(ht==0){ //read from head
 800276c:	78fb      	ldrb	r3, [r7, #3]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d110      	bne.n	8002794 <cBuffRead+0x82>
				//reading data starting from head
				data[d]=handle->buff[cBuffGetMemIndex(handle,d+off)];
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681c      	ldr	r4, [r3, #0]
 8002776:	693a      	ldr	r2, [r7, #16]
 8002778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800277a:	4413      	add	r3, r2
 800277c:	4619      	mov	r1, r3
 800277e:	68f8      	ldr	r0, [r7, #12]
 8002780:	f7ff febc 	bl	80024fc <cBuffGetMemIndex>
 8002784:	4603      	mov	r3, r0
 8002786:	18e2      	adds	r2, r4, r3
 8002788:	68b9      	ldr	r1, [r7, #8]
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	440b      	add	r3, r1
 800278e:	7812      	ldrb	r2, [r2, #0]
 8002790:	701a      	strb	r2, [r3, #0]
 8002792:	e013      	b.n	80027bc <cBuffRead+0xaa>
			}else{ //read from tail
				//reading data starting from tail
				//data[retVal-1-d]=handle->buff[cBuffGetMemIndex(handle,handle->elemNum-1-d)]; //inverted read order, not tested
				data[d]=handle->buff[cBuffGetMemIndex(handle,handle->elemNum-1-d-off)];
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681c      	ldr	r4, [r3, #0]
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	689a      	ldr	r2, [r3, #8]
 800279c:	693b      	ldr	r3, [r7, #16]
 800279e:	1ad2      	subs	r2, r2, r3
 80027a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027a2:	1ad3      	subs	r3, r2, r3
 80027a4:	3b01      	subs	r3, #1
 80027a6:	4619      	mov	r1, r3
 80027a8:	68f8      	ldr	r0, [r7, #12]
 80027aa:	f7ff fea7 	bl	80024fc <cBuffGetMemIndex>
 80027ae:	4603      	mov	r3, r0
 80027b0:	18e2      	adds	r2, r4, r3
 80027b2:	68b9      	ldr	r1, [r7, #8]
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	440b      	add	r3, r1
 80027b8:	7812      	ldrb	r2, [r2, #0]
 80027ba:	701a      	strb	r2, [r3, #0]
		for(uint32_t d=0; d<retVal; d++){
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	3301      	adds	r3, #1
 80027c0:	613b      	str	r3, [r7, #16]
 80027c2:	693a      	ldr	r2, [r7, #16]
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	429a      	cmp	r2, r3
 80027c8:	d3d0      	bcc.n	800276c <cBuffRead+0x5a>
			}
		}
	}

	return retVal;
 80027ca:	697b      	ldr	r3, [r7, #20]
	
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	371c      	adds	r7, #28
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd90      	pop	{r4, r7, pc}

080027d4 <cBuffCut>:

uint32_t cBuffCut(circular_buffer_handle* handle, uint8_t* data, uint32_t dataLen, uint8_t ht, uint32_t off){
 80027d4:	b5b0      	push	{r4, r5, r7, lr}
 80027d6:	b08e      	sub	sp, #56	; 0x38
 80027d8:	af02      	add	r7, sp, #8
 80027da:	60f8      	str	r0, [r7, #12]
 80027dc:	60b9      	str	r1, [r7, #8]
 80027de:	607a      	str	r2, [r7, #4]
 80027e0:	70fb      	strb	r3, [r7, #3]
	if(handle==NULL || handle->elemNum==0 || dataLen==0 || off>=handle->elemNum) return 0;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d00b      	beq.n	8002800 <cBuffCut+0x2c>
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d007      	beq.n	8002800 <cBuffCut+0x2c>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d004      	beq.n	8002800 <cBuffCut+0x2c>
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d301      	bcc.n	8002804 <cBuffCut+0x30>
 8002800:	2300      	movs	r3, #0
 8002802:	e0c5      	b.n	8002990 <cBuffCut+0x1bc>

	//reading data (using cBuffRead)
	uint32_t readLen=cBuffRead(handle,data,dataLen,ht,off);
 8002804:	78fa      	ldrb	r2, [r7, #3]
 8002806:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002808:	9300      	str	r3, [sp, #0]
 800280a:	4613      	mov	r3, r2
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	68b9      	ldr	r1, [r7, #8]
 8002810:	68f8      	ldr	r0, [r7, #12]
 8002812:	f7ff ff7e 	bl	8002712 <cBuffRead>
 8002816:	6178      	str	r0, [r7, #20]

	//returning immediately if nothing to cut
	if(readLen==0) return readLen;
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d101      	bne.n	8002822 <cBuffCut+0x4e>
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	e0b6      	b.n	8002990 <cBuffCut+0x1bc>

	//cutting data from buffer
	//determining the smaller portion of buffer to shift
	uint32_t shiftStart=0; //start of shift (virtual)
 8002822:	2300      	movs	r3, #0
 8002824:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t shiftDest=0; //shift destination (virtual)
 8002826:	2300      	movs	r3, #0
 8002828:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t shiftLen=0; //length of shift
 800282a:	2300      	movs	r3, #0
 800282c:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t shiftPiece=0; //shortest memory piece to shift (0:first 1:second)
 800282e:	2300      	movs	r3, #0
 8002830:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	if(off<=(handle->elemNum-off-readLen)){ //first buffer piece is shortes
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	689a      	ldr	r2, [r3, #8]
 8002838:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800283a:	1ad2      	subs	r2, r2, r3
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002842:	429a      	cmp	r2, r3
 8002844:	d824      	bhi.n	8002890 <cBuffCut+0xbc>
		shiftStart=(ht==0) ? off-1 : handle->elemNum-off;
 8002846:	78fb      	ldrb	r3, [r7, #3]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d102      	bne.n	8002852 <cBuffCut+0x7e>
 800284c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800284e:	3b01      	subs	r3, #1
 8002850:	e003      	b.n	800285a <cBuffCut+0x86>
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	689a      	ldr	r2, [r3, #8]
 8002856:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002858:	1ad3      	subs	r3, r2, r3
 800285a:	62fb      	str	r3, [r7, #44]	; 0x2c
		shiftDest=(ht==0) ? off-1+readLen : handle->elemNum-off-readLen;
 800285c:	78fb      	ldrb	r3, [r7, #3]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d104      	bne.n	800286c <cBuffCut+0x98>
 8002862:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	4413      	add	r3, r2
 8002868:	3b01      	subs	r3, #1
 800286a:	e005      	b.n	8002878 <cBuffCut+0xa4>
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	689a      	ldr	r2, [r3, #8]
 8002870:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002872:	1ad2      	subs	r2, r2, r3
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	62bb      	str	r3, [r7, #40]	; 0x28
		shiftLen=off;
 800287a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800287c:	627b      	str	r3, [r7, #36]	; 0x24
		shiftPiece=(ht==0) ? 0 : 1;
 800287e:	78fb      	ldrb	r3, [r7, #3]
 8002880:	2b00      	cmp	r3, #0
 8002882:	bf14      	ite	ne
 8002884:	2301      	movne	r3, #1
 8002886:	2300      	moveq	r3, #0
 8002888:	b2db      	uxtb	r3, r3
 800288a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800288e:	e028      	b.n	80028e2 <cBuffCut+0x10e>
	}else{ //second buffer piece is shortest
		shiftStart=(ht==0) ? off+readLen : handle->elemNum-off-1-readLen;
 8002890:	78fb      	ldrb	r3, [r7, #3]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d103      	bne.n	800289e <cBuffCut+0xca>
 8002896:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	4413      	add	r3, r2
 800289c:	e006      	b.n	80028ac <cBuffCut+0xd8>
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	689a      	ldr	r2, [r3, #8]
 80028a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80028a4:	1ad2      	subs	r2, r2, r3
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	3b01      	subs	r3, #1
 80028ac:	62fb      	str	r3, [r7, #44]	; 0x2c
		shiftDest=(ht==0) ? off : handle->elemNum-off-1;
 80028ae:	78fb      	ldrb	r3, [r7, #3]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d005      	beq.n	80028c0 <cBuffCut+0xec>
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	689a      	ldr	r2, [r3, #8]
 80028b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80028ba:	1ad3      	subs	r3, r2, r3
 80028bc:	3b01      	subs	r3, #1
 80028be:	e000      	b.n	80028c2 <cBuffCut+0xee>
 80028c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80028c2:	62bb      	str	r3, [r7, #40]	; 0x28
		shiftLen=handle->elemNum-off-readLen;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	689a      	ldr	r2, [r3, #8]
 80028c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80028ca:	1ad2      	subs	r2, r2, r3
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	627b      	str	r3, [r7, #36]	; 0x24
		shiftPiece=(ht==0) ? 1 : 0;
 80028d2:	78fb      	ldrb	r3, [r7, #3]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	bf0c      	ite	eq
 80028d8:	2301      	moveq	r3, #1
 80028da:	2300      	movne	r3, #0
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	}
	//actual shift
	if(!shiftPiece){ //shift first memory part forward
 80028e2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d129      	bne.n	800293e <cBuffCut+0x16a>
		for(uint32_t b=0;b<shiftLen;b++){
 80028ea:	2300      	movs	r3, #0
 80028ec:	61fb      	str	r3, [r7, #28]
 80028ee:	e01a      	b.n	8002926 <cBuffCut+0x152>
			handle->buff[cBuffGetMemIndex(handle,shiftDest-b)]=handle->buff[cBuffGetMemIndex(handle,shiftStart-b)];
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681c      	ldr	r4, [r3, #0]
 80028f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	4619      	mov	r1, r3
 80028fc:	68f8      	ldr	r0, [r7, #12]
 80028fe:	f7ff fdfd 	bl	80024fc <cBuffGetMemIndex>
 8002902:	4603      	mov	r3, r0
 8002904:	441c      	add	r4, r3
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681d      	ldr	r5, [r3, #0]
 800290a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800290c:	69fb      	ldr	r3, [r7, #28]
 800290e:	1ad3      	subs	r3, r2, r3
 8002910:	4619      	mov	r1, r3
 8002912:	68f8      	ldr	r0, [r7, #12]
 8002914:	f7ff fdf2 	bl	80024fc <cBuffGetMemIndex>
 8002918:	4603      	mov	r3, r0
 800291a:	442b      	add	r3, r5
 800291c:	7822      	ldrb	r2, [r4, #0]
 800291e:	701a      	strb	r2, [r3, #0]
		for(uint32_t b=0;b<shiftLen;b++){
 8002920:	69fb      	ldr	r3, [r7, #28]
 8002922:	3301      	adds	r3, #1
 8002924:	61fb      	str	r3, [r7, #28]
 8002926:	69fa      	ldr	r2, [r7, #28]
 8002928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800292a:	429a      	cmp	r2, r3
 800292c:	d3e0      	bcc.n	80028f0 <cBuffCut+0x11c>
		}
		//changing start index
		handle->startIndex=cBuffGetMemIndex(handle,readLen);
 800292e:	6979      	ldr	r1, [r7, #20]
 8002930:	68f8      	ldr	r0, [r7, #12]
 8002932:	f7ff fde3 	bl	80024fc <cBuffGetMemIndex>
 8002936:	4602      	mov	r2, r0
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	60da      	str	r2, [r3, #12]
 800293c:	e021      	b.n	8002982 <cBuffCut+0x1ae>

	}else{ //shift second memory part backwards
		for(uint32_t b=0;b<shiftLen;b++){
 800293e:	2300      	movs	r3, #0
 8002940:	61bb      	str	r3, [r7, #24]
 8002942:	e01a      	b.n	800297a <cBuffCut+0x1a6>
			handle->buff[cBuffGetMemIndex(handle,shiftDest+b)]=handle->buff[cBuffGetMemIndex(handle,shiftStart+b)];
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681c      	ldr	r4, [r3, #0]
 8002948:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800294a:	69bb      	ldr	r3, [r7, #24]
 800294c:	4413      	add	r3, r2
 800294e:	4619      	mov	r1, r3
 8002950:	68f8      	ldr	r0, [r7, #12]
 8002952:	f7ff fdd3 	bl	80024fc <cBuffGetMemIndex>
 8002956:	4603      	mov	r3, r0
 8002958:	441c      	add	r4, r3
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681d      	ldr	r5, [r3, #0]
 800295e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002960:	69bb      	ldr	r3, [r7, #24]
 8002962:	4413      	add	r3, r2
 8002964:	4619      	mov	r1, r3
 8002966:	68f8      	ldr	r0, [r7, #12]
 8002968:	f7ff fdc8 	bl	80024fc <cBuffGetMemIndex>
 800296c:	4603      	mov	r3, r0
 800296e:	442b      	add	r3, r5
 8002970:	7822      	ldrb	r2, [r4, #0]
 8002972:	701a      	strb	r2, [r3, #0]
		for(uint32_t b=0;b<shiftLen;b++){
 8002974:	69bb      	ldr	r3, [r7, #24]
 8002976:	3301      	adds	r3, #1
 8002978:	61bb      	str	r3, [r7, #24]
 800297a:	69ba      	ldr	r2, [r7, #24]
 800297c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800297e:	429a      	cmp	r2, r3
 8002980:	d3e0      	bcc.n	8002944 <cBuffCut+0x170>
		}
	}
	//changing elemnum
	handle->elemNum=handle->elemNum-readLen;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	689a      	ldr	r2, [r3, #8]
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	1ad2      	subs	r2, r2, r3
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	609a      	str	r2, [r3, #8]

	return readLen;
 800298e:	697b      	ldr	r3, [r7, #20]
}
 8002990:	4618      	mov	r0, r3
 8002992:	3730      	adds	r7, #48	; 0x30
 8002994:	46bd      	mov	sp, r7
 8002996:	bdb0      	pop	{r4, r5, r7, pc}

08002998 <cBuffPushRead>:

uint32_t cBuffPushRead(circular_buffer_handle* dest, circular_buffer_handle* source, uint32_t len, uint8_t htDest, uint8_t htSource){
 8002998:	b580      	push	{r7, lr}
 800299a:	b08a      	sub	sp, #40	; 0x28
 800299c:	af02      	add	r7, sp, #8
 800299e:	60f8      	str	r0, [r7, #12]
 80029a0:	60b9      	str	r1, [r7, #8]
 80029a2:	607a      	str	r2, [r7, #4]
 80029a4:	70fb      	strb	r3, [r7, #3]
	if(dest==NULL || source==NULL || dest->buffLen==0 || source->buffLen==0 || len==0) return 0;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d00d      	beq.n	80029c8 <cBuffPushRead+0x30>
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d00a      	beq.n	80029c8 <cBuffPushRead+0x30>
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d006      	beq.n	80029c8 <cBuffPushRead+0x30>
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d002      	beq.n	80029c8 <cBuffPushRead+0x30>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d101      	bne.n	80029cc <cBuffPushRead+0x34>
 80029c8:	2300      	movs	r3, #0
 80029ca:	e034      	b.n	8002a36 <cBuffPushRead+0x9e>

	//actual number of moved bytes
	uint32_t retVal=len;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	61fb      	str	r3, [r7, #28]
	if(source->elemNum<retVal) retVal=source->elemNum;
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	69fa      	ldr	r2, [r7, #28]
 80029d6:	429a      	cmp	r2, r3
 80029d8:	d902      	bls.n	80029e0 <cBuffPushRead+0x48>
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	61fb      	str	r3, [r7, #28]
	if((dest->buffLen-dest->elemNum)<retVal) retVal=dest->buffLen-dest->elemNum;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	685a      	ldr	r2, [r3, #4]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	69fa      	ldr	r2, [r7, #28]
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d905      	bls.n	80029fc <cBuffPushRead+0x64>
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	685a      	ldr	r2, [r3, #4]
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	61fb      	str	r3, [r7, #28]

	//moving bytes
	uint8_t byte;
	for(uint32_t b=0;b<retVal;b++){
 80029fc:	2300      	movs	r3, #0
 80029fe:	61bb      	str	r3, [r7, #24]
 8002a00:	e014      	b.n	8002a2c <cBuffPushRead+0x94>
		cBuffRead(source,&byte,1,htSource,b);
 8002a02:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8002a06:	f107 0117 	add.w	r1, r7, #23
 8002a0a:	69bb      	ldr	r3, [r7, #24]
 8002a0c:	9300      	str	r3, [sp, #0]
 8002a0e:	4613      	mov	r3, r2
 8002a10:	2201      	movs	r2, #1
 8002a12:	68b8      	ldr	r0, [r7, #8]
 8002a14:	f7ff fe7d 	bl	8002712 <cBuffRead>
		cBuffPush(dest,&byte,1,htDest);
 8002a18:	78fb      	ldrb	r3, [r7, #3]
 8002a1a:	f107 0117 	add.w	r1, r7, #23
 8002a1e:	2201      	movs	r2, #1
 8002a20:	68f8      	ldr	r0, [r7, #12]
 8002a22:	f7ff fd9c 	bl	800255e <cBuffPush>
	for(uint32_t b=0;b<retVal;b++){
 8002a26:	69bb      	ldr	r3, [r7, #24]
 8002a28:	3301      	adds	r3, #1
 8002a2a:	61bb      	str	r3, [r7, #24]
 8002a2c:	69ba      	ldr	r2, [r7, #24]
 8002a2e:	69fb      	ldr	r3, [r7, #28]
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d3e6      	bcc.n	8002a02 <cBuffPushRead+0x6a>
	}

	return retVal;
 8002a34:	69fb      	ldr	r3, [r7, #28]
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3720      	adds	r7, #32
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}

08002a3e <cBuffPushPull>:

uint32_t cBuffPushPull(circular_buffer_handle* dest, circular_buffer_handle* source, uint32_t len, uint8_t htDest, uint8_t htSource){
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b088      	sub	sp, #32
 8002a42:	af02      	add	r7, sp, #8
 8002a44:	60f8      	str	r0, [r7, #12]
 8002a46:	60b9      	str	r1, [r7, #8]
 8002a48:	607a      	str	r2, [r7, #4]
 8002a4a:	70fb      	strb	r3, [r7, #3]
	if(dest==NULL || source==NULL || dest->buffLen==0 || source->buffLen==0 || len==0) return 0;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d00d      	beq.n	8002a6e <cBuffPushPull+0x30>
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d00a      	beq.n	8002a6e <cBuffPushPull+0x30>
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d006      	beq.n	8002a6e <cBuffPushPull+0x30>
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d002      	beq.n	8002a6e <cBuffPushPull+0x30>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d101      	bne.n	8002a72 <cBuffPushPull+0x34>
 8002a6e:	2300      	movs	r3, #0
 8002a70:	e01c      	b.n	8002aac <cBuffPushPull+0x6e>

	//moving using cBuffPushRead
	uint32_t retVal=cBuffPushRead(dest,source,len,htDest,htSource);
 8002a72:	78fa      	ldrb	r2, [r7, #3]
 8002a74:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002a78:	9300      	str	r3, [sp, #0]
 8002a7a:	4613      	mov	r3, r2
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	68b9      	ldr	r1, [r7, #8]
 8002a80:	68f8      	ldr	r0, [r7, #12]
 8002a82:	f7ff ff89 	bl	8002998 <cBuffPushRead>
 8002a86:	6178      	str	r0, [r7, #20]
	//decreasing element number and chaning startIndex of source
	source->elemNum-=retVal;
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	689a      	ldr	r2, [r3, #8]
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	1ad2      	subs	r2, r2, r3
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	609a      	str	r2, [r3, #8]
	if(!htSource) source->startIndex=cBuffGetMemIndex(source,retVal);
 8002a94:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d106      	bne.n	8002aaa <cBuffPushPull+0x6c>
 8002a9c:	6979      	ldr	r1, [r7, #20]
 8002a9e:	68b8      	ldr	r0, [r7, #8]
 8002aa0:	f7ff fd2c 	bl	80024fc <cBuffGetMemIndex>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	60da      	str	r2, [r3, #12]

	return retVal;
 8002aaa:	697b      	ldr	r3, [r7, #20]
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	3718      	adds	r7, #24
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}

08002ab4 <cBuffReadByte>:
	else handle->buff[cBuffGetMemIndex(handle,handle->elemNum-1-off)]=val;

	return;
}

uint8_t cBuffReadByte(circular_buffer_handle* handle, uint8_t ht, uint32_t off){
 8002ab4:	b590      	push	{r4, r7, lr}
 8002ab6:	b085      	sub	sp, #20
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	60f8      	str	r0, [r7, #12]
 8002abc:	460b      	mov	r3, r1
 8002abe:	607a      	str	r2, [r7, #4]
 8002ac0:	72fb      	strb	r3, [r7, #11]
	if(handle==NULL || handle->buffLen==0 || handle->elemNum==0 || off>=handle->elemNum) return 0;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d00c      	beq.n	8002ae2 <cBuffReadByte+0x2e>
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d008      	beq.n	8002ae2 <cBuffReadByte+0x2e>
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d004      	beq.n	8002ae2 <cBuffReadByte+0x2e>
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	429a      	cmp	r2, r3
 8002ae0:	d301      	bcc.n	8002ae6 <cBuffReadByte+0x32>
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	e01a      	b.n	8002b1c <cBuffReadByte+0x68>

	if(!ht) return handle->buff[cBuffGetMemIndex(handle,off)];
 8002ae6:	7afb      	ldrb	r3, [r7, #11]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d109      	bne.n	8002b00 <cBuffReadByte+0x4c>
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681c      	ldr	r4, [r3, #0]
 8002af0:	6879      	ldr	r1, [r7, #4]
 8002af2:	68f8      	ldr	r0, [r7, #12]
 8002af4:	f7ff fd02 	bl	80024fc <cBuffGetMemIndex>
 8002af8:	4603      	mov	r3, r0
 8002afa:	4423      	add	r3, r4
 8002afc:	781b      	ldrb	r3, [r3, #0]
 8002afe:	e00d      	b.n	8002b1c <cBuffReadByte+0x68>
	//else
	return handle->buff[cBuffGetMemIndex(handle,handle->elemNum-1-off)];
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681c      	ldr	r4, [r3, #0]
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	689a      	ldr	r2, [r3, #8]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	1ad3      	subs	r3, r2, r3
 8002b0c:	3b01      	subs	r3, #1
 8002b0e:	4619      	mov	r1, r3
 8002b10:	68f8      	ldr	r0, [r7, #12]
 8002b12:	f7ff fcf3 	bl	80024fc <cBuffGetMemIndex>
 8002b16:	4603      	mov	r3, r0
 8002b18:	4423      	add	r3, r4
 8002b1a:	781b      	ldrb	r3, [r3, #0]
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3714      	adds	r7, #20
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd90      	pop	{r4, r7, pc}

08002b24 <cBuffFlush>:
	//finally assigning the new start index to the buffer
	handle->startIndex=tmpBuff.startIndex;
	return;
}

void cBuffFlush(circular_buffer_handle* handle){
 8002b24:	b480      	push	{r7}
 8002b26:	b083      	sub	sp, #12
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
	if(handle==NULL) return;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d003      	beq.n	8002b3a <cBuffFlush+0x16>

	handle->elemNum=0;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	609a      	str	r2, [r3, #8]

	return;
 8002b38:	e000      	b.n	8002b3c <cBuffFlush+0x18>
	if(handle==NULL) return;
 8002b3a:	bf00      	nop
}
 8002b3c:	370c      	adds	r7, #12
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr

08002b46 <cBuffFull>:

uint8_t cBuffFull(circular_buffer_handle* handle){
 8002b46:	b480      	push	{r7}
 8002b48:	b083      	sub	sp, #12
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	6078      	str	r0, [r7, #4]
	if(handle==NULL) return 0;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d101      	bne.n	8002b58 <cBuffFull+0x12>
 8002b54:	2300      	movs	r3, #0
 8002b56:	e008      	b.n	8002b6a <cBuffFull+0x24>

	return (handle->elemNum == handle->buffLen);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	689a      	ldr	r2, [r3, #8]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	429a      	cmp	r2, r3
 8002b62:	bf0c      	ite	eq
 8002b64:	2301      	moveq	r3, #1
 8002b66:	2300      	movne	r3, #0
 8002b68:	b2db      	uxtb	r3, r3
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	370c      	adds	r7, #12
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b74:	4770      	bx	lr

08002b76 <cBuffToCirc>:
	dest->buff=pHandle->buff;
	dest->buffLen=pHandle->buffLen;
	dest->elemNum=pHandle->elemNum;
}

void cBuffToCirc(circular_buffer_handle* dest, circular_buffer_handle* cHandle){
 8002b76:	b480      	push	{r7}
 8002b78:	b083      	sub	sp, #12
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	6078      	str	r0, [r7, #4]
 8002b7e:	6039      	str	r1, [r7, #0]
	if(dest==NULL || cHandle==NULL) return;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d013      	beq.n	8002bae <cBuffToCirc+0x38>
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d010      	beq.n	8002bae <cBuffToCirc+0x38>

	dest->buff=cHandle->buff;
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	601a      	str	r2, [r3, #0]
	dest->buffLen=cHandle->buffLen;
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	685a      	ldr	r2, [r3, #4]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	605a      	str	r2, [r3, #4]
	dest->elemNum=cHandle->elemNum;
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	689a      	ldr	r2, [r3, #8]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	609a      	str	r2, [r3, #8]
	dest->startIndex=cHandle->startIndex;
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	68da      	ldr	r2, [r3, #12]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	60da      	str	r2, [r3, #12]
 8002bac:	e000      	b.n	8002bb0 <cBuffToCirc+0x3a>
	if(dest==NULL || cHandle==NULL) return;
 8002bae:	bf00      	nop
}
 8002bb0:	370c      	adds	r7, #12
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr
	...

08002bbc <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8002bc0:	4b17      	ldr	r3, [pc, #92]	; (8002c20 <MX_CAN1_Init+0x64>)
 8002bc2:	4a18      	ldr	r2, [pc, #96]	; (8002c24 <MX_CAN1_Init+0x68>)
 8002bc4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8002bc6:	4b16      	ldr	r3, [pc, #88]	; (8002c20 <MX_CAN1_Init+0x64>)
 8002bc8:	2210      	movs	r2, #16
 8002bca:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002bcc:	4b14      	ldr	r3, [pc, #80]	; (8002c20 <MX_CAN1_Init+0x64>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002bd2:	4b13      	ldr	r3, [pc, #76]	; (8002c20 <MX_CAN1_Init+0x64>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_6TQ;
 8002bd8:	4b11      	ldr	r3, [pc, #68]	; (8002c20 <MX_CAN1_Init+0x64>)
 8002bda:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 8002bde:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8002be0:	4b0f      	ldr	r3, [pc, #60]	; (8002c20 <MX_CAN1_Init+0x64>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002be6:	4b0e      	ldr	r3, [pc, #56]	; (8002c20 <MX_CAN1_Init+0x64>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8002bec:	4b0c      	ldr	r3, [pc, #48]	; (8002c20 <MX_CAN1_Init+0x64>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8002bf2:	4b0b      	ldr	r3, [pc, #44]	; (8002c20 <MX_CAN1_Init+0x64>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8002bf8:	4b09      	ldr	r3, [pc, #36]	; (8002c20 <MX_CAN1_Init+0x64>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8002bfe:	4b08      	ldr	r3, [pc, #32]	; (8002c20 <MX_CAN1_Init+0x64>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8002c04:	4b06      	ldr	r3, [pc, #24]	; (8002c20 <MX_CAN1_Init+0x64>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002c0a:	4805      	ldr	r0, [pc, #20]	; (8002c20 <MX_CAN1_Init+0x64>)
 8002c0c:	f004 fe66 	bl	80078dc <HAL_CAN_Init>
 8002c10:	4603      	mov	r3, r0
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d001      	beq.n	8002c1a <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8002c16:	f001 f94f 	bl	8003eb8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8002c1a:	bf00      	nop
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	200049fc 	.word	0x200049fc
 8002c24:	40006400 	.word	0x40006400

08002c28 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b08a      	sub	sp, #40	; 0x28
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c30:	f107 0314 	add.w	r3, r7, #20
 8002c34:	2200      	movs	r2, #0
 8002c36:	601a      	str	r2, [r3, #0]
 8002c38:	605a      	str	r2, [r3, #4]
 8002c3a:	609a      	str	r2, [r3, #8]
 8002c3c:	60da      	str	r2, [r3, #12]
 8002c3e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a1f      	ldr	r2, [pc, #124]	; (8002cc4 <HAL_CAN_MspInit+0x9c>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d138      	bne.n	8002cbc <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002c4a:	4b1f      	ldr	r3, [pc, #124]	; (8002cc8 <HAL_CAN_MspInit+0xa0>)
 8002c4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c4e:	4a1e      	ldr	r2, [pc, #120]	; (8002cc8 <HAL_CAN_MspInit+0xa0>)
 8002c50:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002c54:	6593      	str	r3, [r2, #88]	; 0x58
 8002c56:	4b1c      	ldr	r3, [pc, #112]	; (8002cc8 <HAL_CAN_MspInit+0xa0>)
 8002c58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c5e:	613b      	str	r3, [r7, #16]
 8002c60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c62:	4b19      	ldr	r3, [pc, #100]	; (8002cc8 <HAL_CAN_MspInit+0xa0>)
 8002c64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c66:	4a18      	ldr	r2, [pc, #96]	; (8002cc8 <HAL_CAN_MspInit+0xa0>)
 8002c68:	f043 0302 	orr.w	r3, r3, #2
 8002c6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c6e:	4b16      	ldr	r3, [pc, #88]	; (8002cc8 <HAL_CAN_MspInit+0xa0>)
 8002c70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c72:	f003 0302 	and.w	r3, r3, #2
 8002c76:	60fb      	str	r3, [r7, #12]
 8002c78:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB5     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002c7a:	2320      	movs	r3, #32
 8002c7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c7e:	2302      	movs	r3, #2
 8002c80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c82:	2300      	movs	r3, #0
 8002c84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c86:	2303      	movs	r3, #3
 8002c88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_CAN1;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c8e:	f107 0314 	add.w	r3, r7, #20
 8002c92:	4619      	mov	r1, r3
 8002c94:	480d      	ldr	r0, [pc, #52]	; (8002ccc <HAL_CAN_MspInit+0xa4>)
 8002c96:	f005 f87f 	bl	8007d98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002c9a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ca0:	2302      	movs	r3, #2
 8002ca2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ca8:	2303      	movs	r3, #3
 8002caa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002cac:	2309      	movs	r3, #9
 8002cae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cb0:	f107 0314 	add.w	r3, r7, #20
 8002cb4:	4619      	mov	r1, r3
 8002cb6:	4805      	ldr	r0, [pc, #20]	; (8002ccc <HAL_CAN_MspInit+0xa4>)
 8002cb8:	f005 f86e 	bl	8007d98 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8002cbc:	bf00      	nop
 8002cbe:	3728      	adds	r7, #40	; 0x28
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	40006400 	.word	0x40006400
 8002cc8:	40021000 	.word	0x40021000
 8002ccc:	48000400 	.word	0x48000400

08002cd0 <checkByteIsPartOfPattern>:
 * The function will also set the integer pointed by indx to the index of the byte inside the pattern array
 * (if correspondance is found), if indx is not needed it can be set to NULL, if multiple possible indexes are found, 
 * the indxPolicy will determine if the lowest (indxPolicy==0) or highest (indxPolicy!=0) index is written.
 */
static uint8_t checkByteIsPartOfPattern(circular_buffer_handle* handle, uint32_t pos, uint8_t* patt, \
		uint32_t pattLen, uint32_t* indx, uint8_t indxPolicy){
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b08c      	sub	sp, #48	; 0x30
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	60f8      	str	r0, [r7, #12]
 8002cd8:	60b9      	str	r1, [r7, #8]
 8002cda:	607a      	str	r2, [r7, #4]
 8002cdc:	603b      	str	r3, [r7, #0]

	if(handle==NULL || handle->elemNum==0 || patt==NULL || pattLen==0 || pos>=handle->elemNum) return 0;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d00e      	beq.n	8002d02 <checkByteIsPartOfPattern+0x32>
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d00a      	beq.n	8002d02 <checkByteIsPartOfPattern+0x32>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d007      	beq.n	8002d02 <checkByteIsPartOfPattern+0x32>
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d004      	beq.n	8002d02 <checkByteIsPartOfPattern+0x32>
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	68ba      	ldr	r2, [r7, #8]
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	d301      	bcc.n	8002d06 <checkByteIsPartOfPattern+0x36>
 8002d02:	2300      	movs	r3, #0
 8002d04:	e091      	b.n	8002e2a <checkByteIsPartOfPattern+0x15a>

	//check if complete correspondance is possible
	if(handle->elemNum>=pattLen){
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	683a      	ldr	r2, [r7, #0]
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d860      	bhi.n	8002dd2 <checkByteIsPartOfPattern+0x102>
		uint32_t startShift; //first shift of patt that is possible inside buff
		uint32_t endShift;	//last shift(+1) of patt that is possible inside buff

		//computing start and end shift
		//if there's no space for pattern until end of buffer (because we are too near the end of the buffer)
		if((handle->elemNum-pattLen)<pos) startShift=pos-(handle->elemNum-pattLen); else startShift=0;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	689a      	ldr	r2, [r3, #8]
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	1ad3      	subs	r3, r2, r3
 8002d18:	68ba      	ldr	r2, [r7, #8]
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d907      	bls.n	8002d2e <checkByteIsPartOfPattern+0x5e>
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	683a      	ldr	r2, [r7, #0]
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	68ba      	ldr	r2, [r7, #8]
 8002d28:	4413      	add	r3, r2
 8002d2a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002d2c:	e001      	b.n	8002d32 <checkByteIsPartOfPattern+0x62>
 8002d2e:	2300      	movs	r3, #0
 8002d30:	62fb      	str	r3, [r7, #44]	; 0x2c
		//if there's no space for pattern from begin of buffer (because we are too near the begin of the buffer)
		if(pos<(pattLen-1)) endShift=pos+1; else endShift=pattLen;
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	3b01      	subs	r3, #1
 8002d36:	68ba      	ldr	r2, [r7, #8]
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d203      	bcs.n	8002d44 <checkByteIsPartOfPattern+0x74>
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	3301      	adds	r3, #1
 8002d40:	62bb      	str	r3, [r7, #40]	; 0x28
 8002d42:	e001      	b.n	8002d48 <checkByteIsPartOfPattern+0x78>
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	62bb      	str	r3, [r7, #40]	; 0x28


		for(uint32_t s=0;s<(endShift-startShift);s++){ //loop to check all possible shifts
 8002d48:	2300      	movs	r3, #0
 8002d4a:	627b      	str	r3, [r7, #36]	; 0x24
 8002d4c:	e03b      	b.n	8002dc6 <checkByteIsPartOfPattern+0xf6>
			uint32_t shift;
			if(!indxPolicy) shift=startShift+s;
 8002d4e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d104      	bne.n	8002d60 <checkByteIsPartOfPattern+0x90>
 8002d56:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d5a:	4413      	add	r3, r2
 8002d5c:	623b      	str	r3, [r7, #32]
 8002d5e:	e004      	b.n	8002d6a <checkByteIsPartOfPattern+0x9a>
			else			shift=endShift-1-s;
 8002d60:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	3b01      	subs	r3, #1
 8002d68:	623b      	str	r3, [r7, #32]

			uint8_t complete=1;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	77fb      	strb	r3, [r7, #31]
			for(uint32_t p=0;p<pattLen;p++){
 8002d6e:	2300      	movs	r3, #0
 8002d70:	61bb      	str	r3, [r7, #24]
 8002d72:	e016      	b.n	8002da2 <checkByteIsPartOfPattern+0xd2>
				if(cBuffReadByte(handle,0,pos-shift+p)!=patt[p]){
 8002d74:	68ba      	ldr	r2, [r7, #8]
 8002d76:	6a3b      	ldr	r3, [r7, #32]
 8002d78:	1ad2      	subs	r2, r2, r3
 8002d7a:	69bb      	ldr	r3, [r7, #24]
 8002d7c:	4413      	add	r3, r2
 8002d7e:	461a      	mov	r2, r3
 8002d80:	2100      	movs	r1, #0
 8002d82:	68f8      	ldr	r0, [r7, #12]
 8002d84:	f7ff fe96 	bl	8002ab4 <cBuffReadByte>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	4619      	mov	r1, r3
 8002d8c:	687a      	ldr	r2, [r7, #4]
 8002d8e:	69bb      	ldr	r3, [r7, #24]
 8002d90:	4413      	add	r3, r2
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	4299      	cmp	r1, r3
 8002d96:	d001      	beq.n	8002d9c <checkByteIsPartOfPattern+0xcc>
					complete=0;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	77fb      	strb	r3, [r7, #31]
			for(uint32_t p=0;p<pattLen;p++){
 8002d9c:	69bb      	ldr	r3, [r7, #24]
 8002d9e:	3301      	adds	r3, #1
 8002da0:	61bb      	str	r3, [r7, #24]
 8002da2:	69ba      	ldr	r2, [r7, #24]
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	429a      	cmp	r2, r3
 8002da8:	d3e4      	bcc.n	8002d74 <checkByteIsPartOfPattern+0xa4>
				}
			}

			if(complete){ //complete correspondance found
 8002daa:	7ffb      	ldrb	r3, [r7, #31]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d007      	beq.n	8002dc0 <checkByteIsPartOfPattern+0xf0>
				if(indx!=NULL) *indx=shift;
 8002db0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d002      	beq.n	8002dbc <checkByteIsPartOfPattern+0xec>
 8002db6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002db8:	6a3a      	ldr	r2, [r7, #32]
 8002dba:	601a      	str	r2, [r3, #0]
				return 2;
 8002dbc:	2302      	movs	r3, #2
 8002dbe:	e034      	b.n	8002e2a <checkByteIsPartOfPattern+0x15a>
		for(uint32_t s=0;s<(endShift-startShift);s++){ //loop to check all possible shifts
 8002dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	627b      	str	r3, [r7, #36]	; 0x24
 8002dc6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002dc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dca:	1ad3      	subs	r3, r2, r3
 8002dcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d3bd      	bcc.n	8002d4e <checkByteIsPartOfPattern+0x7e>
			}
		}
	}

	//check for partial correspondance
	for(uint32_t p=0;p<pattLen;p++){
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	617b      	str	r3, [r7, #20]
 8002dd6:	e023      	b.n	8002e20 <checkByteIsPartOfPattern+0x150>

		uint32_t shift;
		if(!indxPolicy) shift=p;
 8002dd8:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d102      	bne.n	8002de6 <checkByteIsPartOfPattern+0x116>
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	613b      	str	r3, [r7, #16]
 8002de4:	e004      	b.n	8002df0 <checkByteIsPartOfPattern+0x120>
		else			shift=pattLen-1-p;
 8002de6:	683a      	ldr	r2, [r7, #0]
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	3b01      	subs	r3, #1
 8002dee:	613b      	str	r3, [r7, #16]

		if(cBuffReadByte(handle,0,pos)==patt[shift]){
 8002df0:	68ba      	ldr	r2, [r7, #8]
 8002df2:	2100      	movs	r1, #0
 8002df4:	68f8      	ldr	r0, [r7, #12]
 8002df6:	f7ff fe5d 	bl	8002ab4 <cBuffReadByte>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	693b      	ldr	r3, [r7, #16]
 8002e02:	4413      	add	r3, r2
 8002e04:	781b      	ldrb	r3, [r3, #0]
 8002e06:	4299      	cmp	r1, r3
 8002e08:	d107      	bne.n	8002e1a <checkByteIsPartOfPattern+0x14a>
			//partial correspondance found
			if(indx!=NULL) *indx=shift;
 8002e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d002      	beq.n	8002e16 <checkByteIsPartOfPattern+0x146>
 8002e10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e12:	693a      	ldr	r2, [r7, #16]
 8002e14:	601a      	str	r2, [r3, #0]
			return 1;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e007      	b.n	8002e2a <checkByteIsPartOfPattern+0x15a>
	for(uint32_t p=0;p<pattLen;p++){
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	3301      	adds	r3, #1
 8002e1e:	617b      	str	r3, [r7, #20]
 8002e20:	697a      	ldr	r2, [r7, #20]
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d3d7      	bcc.n	8002dd8 <checkByteIsPartOfPattern+0x108>
		}
	}

	return 0;
 8002e28:	2300      	movs	r3, #0
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	3730      	adds	r7, #48	; 0x30
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}

08002e32 <searchFrame>:

uint32_t searchFrame(circular_buffer_handle* stream, circular_buffer_handle* frame, search_frame_rule * rule){
 8002e32:	b580      	push	{r7, lr}
 8002e34:	b094      	sub	sp, #80	; 0x50
 8002e36:	af02      	add	r7, sp, #8
 8002e38:	60f8      	str	r0, [r7, #12]
 8002e3a:	60b9      	str	r1, [r7, #8]
 8002e3c:	607a      	str	r2, [r7, #4]
	//guard checks
	if(stream==NULL || stream->buff == NULL || rule==NULL || stream->elemNum==0 || rule->headLen==0 || rule->head==NULL) return stream->elemNum;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d012      	beq.n	8002e6a <searchFrame+0x38>
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d00e      	beq.n	8002e6a <searchFrame+0x38>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d00b      	beq.n	8002e6a <searchFrame+0x38>
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d007      	beq.n	8002e6a <searchFrame+0x38>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d003      	beq.n	8002e6a <searchFrame+0x38>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d102      	bne.n	8002e70 <searchFrame+0x3e>
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	e166      	b.n	800313e <searchFrame+0x30c>
	//If packet cannot fit in available bytes
	if(stream->elemNum<(rule->headLen+rule->minLen+rule->tailLen)) return stream->elemNum;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	689a      	ldr	r2, [r3, #8]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6859      	ldr	r1, [r3, #4]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	691b      	ldr	r3, [r3, #16]
 8002e7c:	4419      	add	r1, r3
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	68db      	ldr	r3, [r3, #12]
 8002e82:	440b      	add	r3, r1
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d202      	bcs.n	8002e8e <searchFrame+0x5c>
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	e157      	b.n	800313e <searchFrame+0x30c>
	    _waiting,
	    _inside
	} machine_state;

	//variables and flags
	machine_state state=_waiting;	//decoding state machine state
 8002e8e:	2300      	movs	r3, #0
 8002e90:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    uint32_t startPos=0;	//temporary variable were we save the last byte of head
 8002e94:	2300      	movs	r3, #0
 8002e96:	643b      	str	r3, [r7, #64]	; 0x40

	uint8_t headPart=0;	//flag to signal if this byte is part of a partial (if 1) or complete (if 2) head
 8002e98:	2300      	movs	r3, #0
 8002e9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t tailPart=0;	//flag to signal if this byte is part of a partial (if 1) or complete (if 2) tail
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint32_t headIndex=0;	//variable that will contain the index of the byte inside head (if part of it)
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	61bb      	str	r3, [r7, #24]
	uint32_t tailIndex=0;	//variable that will contain the index of the byte inside tail (if part of it)
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	617b      	str	r3, [r7, #20]
	uint8_t forbiddenByte=0; //flag to signal that current byte is of forbidden type (head/tail or parts of it depending on mode)
 8002eac:	2300      	movs	r3, #0
 8002eae:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29

	uint8_t canBeFirst=0; //flag to signal if the current byte can be the first byte of a frame (last byte of head)
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	uint8_t canBeLast=0; //flag to signal if the current byte can be the last byte of a frame
 8002eb8:	2300      	movs	r3, #0
 8002eba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t minLenFlag=0;//flag to signal that the minimum length prerequisite has been satisfied
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint32_t currLen=0; //current packet length (head and tail excluded)
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	63bb      	str	r3, [r7, #56]	; 0x38

    if(rule->policy != hard && rule->policy!=medium) rule->policy=soft;	//correct eventual policy error
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	7e1b      	ldrb	r3, [r3, #24]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d006      	beq.n	8002ede <searchFrame+0xac>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	7e1b      	ldrb	r3, [r3, #24]
 8002ed4:	2b01      	cmp	r3, #1
 8002ed6:	d002      	beq.n	8002ede <searchFrame+0xac>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2202      	movs	r2, #2
 8002edc:	761a      	strb	r2, [r3, #24]

	//scanning each byte inside the buffer (avoiding to check the last tailLen bytes)
	for(int b=0;b<(stream->elemNum-rule->tailLen);b++){
 8002ede:	2300      	movs	r3, #0
 8002ee0:	637b      	str	r3, [r7, #52]	; 0x34
 8002ee2:	e121      	b.n	8003128 <searchFrame+0x2f6>

		//checking if byte can be part of a head or be a head end
        headPart=checkByteIsPartOfPattern(stream, b, rule->head, rule->headLen, &headIndex, 1);
 8002ee4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6858      	ldr	r0, [r3, #4]
 8002eee:	2301      	movs	r3, #1
 8002ef0:	9301      	str	r3, [sp, #4]
 8002ef2:	f107 0318 	add.w	r3, r7, #24
 8002ef6:	9300      	str	r3, [sp, #0]
 8002ef8:	4603      	mov	r3, r0
 8002efa:	68f8      	ldr	r0, [r7, #12]
 8002efc:	f7ff fee8 	bl	8002cd0 <checkByteIsPartOfPattern>
 8002f00:	4603      	mov	r3, r0
 8002f02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        //checking if byte can be part of a tail or be a tail begin
        //if mode is tail-less, tailPart will always remain 0
        tailPart=checkByteIsPartOfPattern(stream, b, rule->tail, rule->tailLen, &tailIndex, 0);
 8002f06:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	689a      	ldr	r2, [r3, #8]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	68d8      	ldr	r0, [r3, #12]
 8002f10:	2300      	movs	r3, #0
 8002f12:	9301      	str	r3, [sp, #4]
 8002f14:	f107 0314 	add.w	r3, r7, #20
 8002f18:	9300      	str	r3, [sp, #0]
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	68f8      	ldr	r0, [r7, #12]
 8002f1e:	f7ff fed7 	bl	8002cd0 <checkByteIsPartOfPattern>
 8002f22:	4603      	mov	r3, r0
 8002f24:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a

		//check if byte is forbidden byte
		//for readibility i divided the assignment in different lines
		forbiddenByte=(rule->policy!=soft) && (headPart==2 || tailPart==2 || ((rule->policy==hard) && (headPart==1 || tailPart==1)));
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	7e1b      	ldrb	r3, [r3, #24]
 8002f2c:	2b02      	cmp	r3, #2
 8002f2e:	d015      	beq.n	8002f5c <searchFrame+0x12a>
 8002f30:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002f34:	2b02      	cmp	r3, #2
 8002f36:	d00f      	beq.n	8002f58 <searchFrame+0x126>
 8002f38:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8002f3c:	2b02      	cmp	r3, #2
 8002f3e:	d00b      	beq.n	8002f58 <searchFrame+0x126>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	7e1b      	ldrb	r3, [r3, #24]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d109      	bne.n	8002f5c <searchFrame+0x12a>
 8002f48:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d003      	beq.n	8002f58 <searchFrame+0x126>
 8002f50:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8002f54:	2b01      	cmp	r3, #1
 8002f56:	d101      	bne.n	8002f5c <searchFrame+0x12a>
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e000      	b.n	8002f5e <searchFrame+0x12c>
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29

		//checking minLen and maxLen policies
		if(state==_inside){
 8002f62:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d104      	bne.n	8002f74 <searchFrame+0x142>
			currLen=b-startPos;
 8002f6a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002f6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f6e:	1ad3      	subs	r3, r2, r3
 8002f70:	63bb      	str	r3, [r7, #56]	; 0x38
 8002f72:	e001      	b.n	8002f78 <searchFrame+0x146>
		}else{
			currLen=0;
 8002f74:	2300      	movs	r3, #0
 8002f76:	63bb      	str	r3, [r7, #56]	; 0x38
		}
		//the second part is to account for head bytes that are also last bytes
		minLenFlag=currLen>=rule->minLen;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	691b      	ldr	r3, [r3, #16]
 8002f7c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	bf2c      	ite	cs
 8002f82:	2301      	movcs	r3, #1
 8002f84:	2300      	movcc	r3, #0
 8002f86:	b2db      	uxtb	r3, r3
 8002f88:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		forbiddenByte=forbiddenByte || ((rule->maxLen!=0) && (currLen > rule->maxLen));
 8002f8c:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d108      	bne.n	8002fa6 <searchFrame+0x174>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	695b      	ldr	r3, [r3, #20]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d006      	beq.n	8002faa <searchFrame+0x178>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	695b      	ldr	r3, [r3, #20]
 8002fa0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d901      	bls.n	8002faa <searchFrame+0x178>
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e000      	b.n	8002fac <searchFrame+0x17a>
 8002faa:	2300      	movs	r3, #0
 8002fac:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29

		//checking if current byte can be the first frame byte (last head byte)
		canBeFirst=(headPart==2) && (headIndex==(rule->headLen-1));
 8002fb0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	d107      	bne.n	8002fc8 <searchFrame+0x196>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	1e5a      	subs	r2, r3, #1
 8002fbe:	69bb      	ldr	r3, [r7, #24]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d101      	bne.n	8002fc8 <searchFrame+0x196>
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e000      	b.n	8002fca <searchFrame+0x198>
 8002fc8:	2300      	movs	r3, #0
 8002fca:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

		//checking if current byte can be the last frame byte
		if(minLenFlag){
 8002fce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d02b      	beq.n	800302e <searchFrame+0x1fc>
			if(rule->tail== NULL || rule->tailLen==0){//tail-less mode
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d003      	beq.n	8002fe6 <searchFrame+0x1b4>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	68db      	ldr	r3, [r3, #12]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d103      	bne.n	8002fee <searchFrame+0x1bc>
				canBeLast=1; 
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8002fec:	e01f      	b.n	800302e <searchFrame+0x1fc>
			}else{ //normal mode
				uint32_t tmpTailIndex;
				canBeLast=checkByteIsPartOfPattern(stream, b+1, rule->tail, rule->tailLen, &tmpTailIndex, 0);
 8002fee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ff0:	3301      	adds	r3, #1
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	689a      	ldr	r2, [r3, #8]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	68d9      	ldr	r1, [r3, #12]
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	9301      	str	r3, [sp, #4]
 8003000:	f107 0310 	add.w	r3, r7, #16
 8003004:	9300      	str	r3, [sp, #0]
 8003006:	460b      	mov	r3, r1
 8003008:	4601      	mov	r1, r0
 800300a:	68f8      	ldr	r0, [r7, #12]
 800300c:	f7ff fe60 	bl	8002cd0 <checkByteIsPartOfPattern>
 8003010:	4603      	mov	r3, r0
 8003012:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				canBeLast=(canBeLast == 2) && (tmpTailIndex==0);
 8003016:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800301a:	2b02      	cmp	r3, #2
 800301c:	d104      	bne.n	8003028 <searchFrame+0x1f6>
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d101      	bne.n	8003028 <searchFrame+0x1f6>
 8003024:	2301      	movs	r3, #1
 8003026:	e000      	b.n	800302a <searchFrame+0x1f8>
 8003028:	2300      	movs	r3, #0
 800302a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			}
		}

		//STATE MACHINE
		if(state==_waiting){ 		//if we are waiting for the frame to begin
 800302e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003032:	2b00      	cmp	r3, #0
 8003034:	d135      	bne.n	80030a2 <searchFrame+0x270>
			if(canBeFirst){ //if we found a frame start
 8003036:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800303a:	2b00      	cmp	r3, #0
 800303c:	d071      	beq.n	8003122 <searchFrame+0x2f0>
				state=_inside;
 800303e:	2301      	movs	r3, #1
 8003040:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				startPos=b;
 8003044:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003046:	643b      	str	r3, [r7, #64]	; 0x40

				//we check if we already found a 0 length frame
				if(canBeLast){
 8003048:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800304c:	2b00      	cmp	r3, #0
 800304e:	d068      	beq.n	8003122 <searchFrame+0x2f0>
					//frame found!

					//computing packet length and starting virtual index
					uint32_t tmpLen=rule->headLen;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	633b      	str	r3, [r7, #48]	; 0x30
					if(rule->tail!=NULL) tmpLen+=rule->tailLen;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d004      	beq.n	8003068 <searchFrame+0x236>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003064:	4413      	add	r3, r2
 8003066:	633b      	str	r3, [r7, #48]	; 0x30
					uint32_t startVIndex=startPos+1-rule->headLen;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800306e:	1ad3      	subs	r3, r2, r3
 8003070:	3301      	adds	r3, #1
 8003072:	61fb      	str	r3, [r7, #28]

					//filling output handle
					if(frame!=NULL){
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d011      	beq.n	800309e <searchFrame+0x26c>
						frame->buff=stream->buff;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	601a      	str	r2, [r3, #0]
						frame->buffLen=stream->buffLen;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	685a      	ldr	r2, [r3, #4]
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	605a      	str	r2, [r3, #4]
						frame->elemNum=tmpLen;
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800308e:	609a      	str	r2, [r3, #8]
						frame->startIndex=cBuffGetMemIndex(stream,startVIndex);
 8003090:	69f9      	ldr	r1, [r7, #28]
 8003092:	68f8      	ldr	r0, [r7, #12]
 8003094:	f7ff fa32 	bl	80024fc <cBuffGetMemIndex>
 8003098:	4602      	mov	r2, r0
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	60da      	str	r2, [r3, #12]
					}
					return startVIndex;
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	e04d      	b.n	800313e <searchFrame+0x30c>
				}
			}
		}else if(state==_inside){
 80030a2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d138      	bne.n	800311c <searchFrame+0x2ea>
			/* checks priority:
			 * Forbidden bytes? -> discard frame and eventually restart with next possible frame
			 * Last frame byte? -> frame found!
			 */

			if(forbiddenByte){
 80030aa:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d005      	beq.n	80030be <searchFrame+0x28c>
				//discard frame and eventually restart with next possible frame
				//state back to waiting
				state=_waiting;
 80030b2:	2300      	movs	r3, #0
 80030b4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				//after this iteration b will be incremented to the byte next to the old head
				//this can be optimized by taking note of the first occurrence of canBeFirst
				//and jumping there but for now this is enough 
				b=startPos;
 80030b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80030ba:	637b      	str	r3, [r7, #52]	; 0x34
 80030bc:	e031      	b.n	8003122 <searchFrame+0x2f0>

			}else if(canBeLast){
 80030be:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d02d      	beq.n	8003122 <searchFrame+0x2f0>
				//frame found!

				//computing packet length and starting virtual index
				uint32_t tmpLen=currLen+rule->headLen;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80030cc:	4413      	add	r3, r2
 80030ce:	62fb      	str	r3, [r7, #44]	; 0x2c
				if(rule->tail!=NULL) tmpLen+=rule->tailLen;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d004      	beq.n	80030e2 <searchFrame+0x2b0>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80030de:	4413      	add	r3, r2
 80030e0:	62fb      	str	r3, [r7, #44]	; 0x2c
				uint32_t startVIndex=startPos+1-rule->headLen;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80030e8:	1ad3      	subs	r3, r2, r3
 80030ea:	3301      	adds	r3, #1
 80030ec:	623b      	str	r3, [r7, #32]

				//filling output handle
				if(frame!=NULL){
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d011      	beq.n	8003118 <searchFrame+0x2e6>
					frame->buff=stream->buff;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681a      	ldr	r2, [r3, #0]
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	601a      	str	r2, [r3, #0]
					frame->buffLen=stream->buffLen;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	685a      	ldr	r2, [r3, #4]
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	605a      	str	r2, [r3, #4]
					frame->elemNum=tmpLen;
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003108:	609a      	str	r2, [r3, #8]
					frame->startIndex=cBuffGetMemIndex(stream,startVIndex);
 800310a:	6a39      	ldr	r1, [r7, #32]
 800310c:	68f8      	ldr	r0, [r7, #12]
 800310e:	f7ff f9f5 	bl	80024fc <cBuffGetMemIndex>
 8003112:	4602      	mov	r2, r0
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	60da      	str	r2, [r3, #12]
				}
				return startVIndex;
 8003118:	6a3b      	ldr	r3, [r7, #32]
 800311a:	e010      	b.n	800313e <searchFrame+0x30c>
			}
		}else{
			//to manage state errors (should never happen)
			state=_waiting;
 800311c:	2300      	movs	r3, #0
 800311e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	for(int b=0;b<(stream->elemNum-rule->tailLen);b++){
 8003122:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003124:	3301      	adds	r3, #1
 8003126:	637b      	str	r3, [r7, #52]	; 0x34
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	689a      	ldr	r2, [r3, #8]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	1ad2      	subs	r2, r2, r3
 8003132:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003134:	429a      	cmp	r2, r3
 8003136:	f63f aed5 	bhi.w	8002ee4 <searchFrame+0xb2>
		}

    }
	//no valid packet found :(
	return stream->elemNum;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	689b      	ldr	r3, [r3, #8]
}
 800313e:	4618      	mov	r0, r3
 8003140:	3748      	adds	r7, #72	; 0x48
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}

08003146 <searchFrameAdvance>:


uint8_t searchFrameAdvance(circular_buffer_handle* stream, circular_buffer_handle* frame, search_frame_rule * rule, uint8_t shiftFlags){
 8003146:	b580      	push	{r7, lr}
 8003148:	b08e      	sub	sp, #56	; 0x38
 800314a:	af00      	add	r7, sp, #0
 800314c:	60f8      	str	r0, [r7, #12]
 800314e:	60b9      	str	r1, [r7, #8]
 8003150:	607a      	str	r2, [r7, #4]
 8003152:	70fb      	strb	r3, [r7, #3]
	if(stream==NULL || stream->buff == NULL || rule==NULL || stream->elemNum==0 || rule->headLen==0 || rule->head==NULL) return 0;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d012      	beq.n	8003180 <searchFrameAdvance+0x3a>
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d00e      	beq.n	8003180 <searchFrameAdvance+0x3a>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d00b      	beq.n	8003180 <searchFrameAdvance+0x3a>
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d007      	beq.n	8003180 <searchFrameAdvance+0x3a>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d003      	beq.n	8003180 <searchFrameAdvance+0x3a>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d101      	bne.n	8003184 <searchFrameAdvance+0x3e>
 8003180:	2300      	movs	r3, #0
 8003182:	e06a      	b.n	800325a <searchFrameAdvance+0x114>

	uint32_t startVIndex;
	uint8_t found=0;
 8003184:	2300      	movs	r3, #0
 8003186:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	//we start searching for the frame by using searchFrame
	startVIndex=searchFrame(stream, frame, rule);
 800318a:	687a      	ldr	r2, [r7, #4]
 800318c:	68b9      	ldr	r1, [r7, #8]
 800318e:	68f8      	ldr	r0, [r7, #12]
 8003190:	f7ff fe4f 	bl	8002e32 <searchFrame>
 8003194:	6338      	str	r0, [r7, #48]	; 0x30

	//if frame was found
	if(startVIndex!=stream->elemNum){
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800319c:	429a      	cmp	r2, r3
 800319e:	d026      	beq.n	80031ee <searchFrameAdvance+0xa8>
		found=1;
 80031a0:	2301      	movs	r3, #1
 80031a2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		//shift out depending on flags SHIFTOUT_CURR, SHIFTOUT_NEXT and SHIFTOUT_FOUND
		if(shiftFlags & (SHIFTOUT_CURR | SHIFTOUT_NEXT | SHIFTOUT_FOUND)){ 
 80031a6:	78fb      	ldrb	r3, [r7, #3]
 80031a8:	f003 030e 	and.w	r3, r3, #14
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d02f      	beq.n	8003210 <searchFrameAdvance+0xca>
			cBuffPull(stream, NULL, startVIndex, 0);
 80031b0:	2300      	movs	r3, #0
 80031b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80031b4:	2100      	movs	r1, #0
 80031b6:	68f8      	ldr	r0, [r7, #12]
 80031b8:	f7ff fa7a 	bl	80026b0 <cBuffPull>
			if(shiftFlags & SHIFTOUT_FOUND) cBuffPull(stream, NULL, frame->elemNum, 0);
 80031bc:	78fb      	ldrb	r3, [r7, #3]
 80031be:	f003 0308 	and.w	r3, r3, #8
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d007      	beq.n	80031d6 <searchFrameAdvance+0x90>
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	689a      	ldr	r2, [r3, #8]
 80031ca:	2300      	movs	r3, #0
 80031cc:	2100      	movs	r1, #0
 80031ce:	68f8      	ldr	r0, [r7, #12]
 80031d0:	f7ff fa6e 	bl	80026b0 <cBuffPull>
 80031d4:	e01c      	b.n	8003210 <searchFrameAdvance+0xca>
			else if(shiftFlags & SHIFTOUT_NEXT) cBuffPull(stream, NULL, 1, 0);
 80031d6:	78fb      	ldrb	r3, [r7, #3]
 80031d8:	f003 0304 	and.w	r3, r3, #4
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d017      	beq.n	8003210 <searchFrameAdvance+0xca>
 80031e0:	2300      	movs	r3, #0
 80031e2:	2201      	movs	r2, #1
 80031e4:	2100      	movs	r1, #0
 80031e6:	68f8      	ldr	r0, [r7, #12]
 80031e8:	f7ff fa62 	bl	80026b0 <cBuffPull>
 80031ec:	e010      	b.n	8003210 <searchFrameAdvance+0xca>
		}
	}else{
		//if no packet was found check for SHIFTOUT_FULL flag
		if((shiftFlags & SHIFTOUT_FULL) && cBuffFull(stream)) cBuffPull(stream, NULL, 1, 0);
 80031ee:	78fb      	ldrb	r3, [r7, #3]
 80031f0:	f003 0301 	and.w	r3, r3, #1
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d00b      	beq.n	8003210 <searchFrameAdvance+0xca>
 80031f8:	68f8      	ldr	r0, [r7, #12]
 80031fa:	f7ff fca4 	bl	8002b46 <cBuffFull>
 80031fe:	4603      	mov	r3, r0
 8003200:	2b00      	cmp	r3, #0
 8003202:	d005      	beq.n	8003210 <searchFrameAdvance+0xca>
 8003204:	2300      	movs	r3, #0
 8003206:	2201      	movs	r2, #1
 8003208:	2100      	movs	r1, #0
 800320a:	68f8      	ldr	r0, [r7, #12]
 800320c:	f7ff fa50 	bl	80026b0 <cBuffPull>
	}

	//regardless of packet found or not, perform SHIFTOUT_FAST if requested
	if(shiftFlags & SHIFTOUT_FAST){
 8003210:	78fb      	ldrb	r3, [r7, #3]
 8003212:	f003 0310 	and.w	r3, r3, #16
 8003216:	2b00      	cmp	r3, #0
 8003218:	d01d      	beq.n	8003256 <searchFrameAdvance+0x110>
		//temporary rule for searcing next occurrence of first head byte
		search_frame_rule tmpRule={ 
			.head=rule->head,
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
		search_frame_rule tmpRule={ 
 800321e:	613b      	str	r3, [r7, #16]
 8003220:	2301      	movs	r3, #1
 8003222:	617b      	str	r3, [r7, #20]
 8003224:	2300      	movs	r3, #0
 8003226:	61bb      	str	r3, [r7, #24]
 8003228:	2300      	movs	r3, #0
 800322a:	61fb      	str	r3, [r7, #28]
 800322c:	2300      	movs	r3, #0
 800322e:	623b      	str	r3, [r7, #32]
 8003230:	2300      	movs	r3, #0
 8003232:	627b      	str	r3, [r7, #36]	; 0x24
 8003234:	2300      	movs	r3, #0
 8003236:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
			.tail=NULL,
			.tailLen=0,
			.policy=hard,
		};
		//search next occurrence of first head byte
		uint32_t nextHead=searchFrame(stream,NULL,&tmpRule);
 800323a:	f107 0310 	add.w	r3, r7, #16
 800323e:	461a      	mov	r2, r3
 8003240:	2100      	movs	r1, #0
 8003242:	68f8      	ldr	r0, [r7, #12]
 8003244:	f7ff fdf5 	bl	8002e32 <searchFrame>
 8003248:	62f8      	str	r0, [r7, #44]	; 0x2c

		cBuffPull(stream, NULL, nextHead, 0);
 800324a:	2300      	movs	r3, #0
 800324c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800324e:	2100      	movs	r1, #0
 8003250:	68f8      	ldr	r0, [r7, #12]
 8003252:	f7ff fa2d 	bl	80026b0 <cBuffPull>
	}

	return found;
 8003256:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 800325a:	4618      	mov	r0, r3
 800325c:	3738      	adds	r7, #56	; 0x38
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}
	...

08003264 <txFunc1>:
void OBC_Comm_Task(void const * argument);


//defining serial line I/O functions
//using UART driver
uint8_t txFunc1(uint8_t byte){
 8003264:	b580      	push	{r7, lr}
 8003266:	b082      	sub	sp, #8
 8003268:	af00      	add	r7, sp, #0
 800326a:	4603      	mov	r3, r0
 800326c:	71fb      	strb	r3, [r7, #7]
	return (sendDriver_UART(&huart1, &byte, 1)!=0);
 800326e:	1dfb      	adds	r3, r7, #7
 8003270:	2201      	movs	r2, #1
 8003272:	4619      	mov	r1, r3
 8003274:	4806      	ldr	r0, [pc, #24]	; (8003290 <txFunc1+0x2c>)
 8003276:	f7fe fa73 	bl	8001760 <sendDriver_UART>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	bf14      	ite	ne
 8003280:	2301      	movne	r3, #1
 8003282:	2300      	moveq	r3, #0
 8003284:	b2db      	uxtb	r3, r3
}
 8003286:	4618      	mov	r0, r3
 8003288:	3708      	adds	r7, #8
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}
 800328e:	bf00      	nop
 8003290:	200233c4 	.word	0x200233c4

08003294 <rxFunc1>:
uint8_t rxFunc1(uint8_t* byte){
 8003294:	b580      	push	{r7, lr}
 8003296:	b082      	sub	sp, #8
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
	return (receiveDriver_UART(&huart1, byte, 1)!=0);
 800329c:	2201      	movs	r2, #1
 800329e:	6879      	ldr	r1, [r7, #4]
 80032a0:	4806      	ldr	r0, [pc, #24]	; (80032bc <rxFunc1+0x28>)
 80032a2:	f7fe fa0b 	bl	80016bc <receiveDriver_UART>
 80032a6:	4603      	mov	r3, r0
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	bf14      	ite	ne
 80032ac:	2301      	movne	r3, #1
 80032ae:	2300      	moveq	r3, #0
 80032b0:	b2db      	uxtb	r3, r3
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3708      	adds	r7, #8
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	200233c4 	.word	0x200233c4

080032c0 <sdlTimeTick>:
uint8_t rxFunc4(uint8_t* byte){
	return (receiveDriver_UART(&huart4, byte, 1)!=0);
}

//defining tick function for timeouts
uint32_t sdlTimeTick(){
 80032c0:	b580      	push	{r7, lr}
 80032c2:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 80032c4:	f003 f80c 	bl	80062e0 <HAL_GetTick>
 80032c8:	4603      	mov	r3, r0
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	bd80      	pop	{r7, pc}
	...

080032d0 <__io_putchar>:

/*PUTCHAR_PROTOTYPE{
   HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
   return ch;
}*/
PUTCHAR_PROTOTYPE{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
	uint8_t c=(uint8_t)ch;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	b2db      	uxtb	r3, r3
 80032dc:	73fb      	strb	r3, [r7, #15]
	sendDriver_UART(&huart2,&c,1);
 80032de:	f107 030f 	add.w	r3, r7, #15
 80032e2:	2201      	movs	r2, #1
 80032e4:	4619      	mov	r1, r3
 80032e6:	4804      	ldr	r0, [pc, #16]	; (80032f8 <__io_putchar+0x28>)
 80032e8:	f7fe fa3a 	bl	8001760 <sendDriver_UART>
	return c;
 80032ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3710      	adds	r7, #16
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}
 80032f6:	bf00      	nop
 80032f8:	20023448 	.word	0x20023448

080032fc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80032fc:	b480      	push	{r7}
 80032fe:	b085      	sub	sp, #20
 8003300:	af00      	add	r7, sp, #0
 8003302:	60f8      	str	r0, [r7, #12]
 8003304:	60b9      	str	r1, [r7, #8]
 8003306:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	4a07      	ldr	r2, [pc, #28]	; (8003328 <vApplicationGetIdleTaskMemory+0x2c>)
 800330c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	4a06      	ldr	r2, [pc, #24]	; (800332c <vApplicationGetIdleTaskMemory+0x30>)
 8003312:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2280      	movs	r2, #128	; 0x80
 8003318:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800331a:	bf00      	nop
 800331c:	3714      	adds	r7, #20
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr
 8003326:	bf00      	nop
 8003328:	2001e278 	.word	0x2001e278
 800332c:	2001e2cc 	.word	0x2001e2cc

08003330 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8003330:	b480      	push	{r7}
 8003332:	b085      	sub	sp, #20
 8003334:	af00      	add	r7, sp, #0
 8003336:	60f8      	str	r0, [r7, #12]
 8003338:	60b9      	str	r1, [r7, #8]
 800333a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	4a07      	ldr	r2, [pc, #28]	; (800335c <vApplicationGetTimerTaskMemory+0x2c>)
 8003340:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	4a06      	ldr	r2, [pc, #24]	; (8003360 <vApplicationGetTimerTaskMemory+0x30>)
 8003346:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800334e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8003350:	bf00      	nop
 8003352:	3714      	adds	r7, #20
 8003354:	46bd      	mov	sp, r7
 8003356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335a:	4770      	bx	lr
 800335c:	2001e4cc 	.word	0x2001e4cc
 8003360:	2001e520 	.word	0x2001e520

08003364 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8003364:	b5b0      	push	{r4, r5, r7, lr}
 8003366:	b0bc      	sub	sp, #240	; 0xf0
 8003368:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

	initDriver_UART();
 800336a:	f7fe f8cb 	bl	8001504 <initDriver_UART>
	//UART1 = for printf
	addDriver_UART(&huart2,USART2_IRQn,keep_old);
 800336e:	2200      	movs	r2, #0
 8003370:	2126      	movs	r1, #38	; 0x26
 8003372:	4882      	ldr	r0, [pc, #520]	; (800357c <MX_FREERTOS_Init+0x218>)
 8003374:	f7fe f8e4 	bl	8001540 <addDriver_UART>
	//UART1 = for OBC communication
	addDriver_UART(&huart1,USART1_IRQn,keep_old);
 8003378:	2200      	movs	r2, #0
 800337a:	2125      	movs	r1, #37	; 0x25
 800337c:	4880      	ldr	r0, [pc, #512]	; (8003580 <MX_FREERTOS_Init+0x21c>)
 800337e:	f7fe f8df 	bl	8001540 <addDriver_UART>
	//UART1 = for IMU
	addDriver_UART(&huart4,UART4_IRQn,keep_new);
 8003382:	2201      	movs	r2, #1
 8003384:	2134      	movs	r1, #52	; 0x34
 8003386:	487f      	ldr	r0, [pc, #508]	; (8003584 <MX_FREERTOS_Init+0x220>)
 8003388:	f7fe f8da 	bl	8001540 <addDriver_UART>

  /* USER CODE END Init */

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
	ControlMutex = xSemaphoreCreateMutexStatic(&xControlMutexBuffer);
 800338c:	497e      	ldr	r1, [pc, #504]	; (8003588 <MX_FREERTOS_Init+0x224>)
 800338e:	2001      	movs	r0, #1
 8003390:	f00a f823 	bl	800d3da <xQueueCreateMutexStatic>
 8003394:	4603      	mov	r3, r0
 8003396:	4a7d      	ldr	r2, [pc, #500]	; (800358c <MX_FREERTOS_Init+0x228>)
 8003398:	6013      	str	r3, [r2, #0]
	configASSERT(ControlMutex);
 800339a:	4b7c      	ldr	r3, [pc, #496]	; (800358c <MX_FREERTOS_Init+0x228>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d10b      	bne.n	80033ba <MX_FREERTOS_Init+0x56>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80033a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033a6:	f383 8811 	msr	BASEPRI, r3
 80033aa:	f3bf 8f6f 	isb	sy
 80033ae:	f3bf 8f4f 	dsb	sy
 80033b2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80033b6:	bf00      	nop
 80033b8:	e7fe      	b.n	80033b8 <MX_FREERTOS_Init+0x54>
	xSemaphoreGive(ControlMutex);
 80033ba:	4b74      	ldr	r3, [pc, #464]	; (800358c <MX_FREERTOS_Init+0x228>)
 80033bc:	6818      	ldr	r0, [r3, #0]
 80033be:	2300      	movs	r3, #0
 80033c0:	2200      	movs	r2, #0
 80033c2:	2100      	movs	r1, #0
 80033c4:	f00a f824 	bl	800d410 <xQueueGenericSend>
	IMURead_ControlMutex = xSemaphoreCreateMutexStatic(&xIMURead_ControlMutexBuffer);
 80033c8:	4971      	ldr	r1, [pc, #452]	; (8003590 <MX_FREERTOS_Init+0x22c>)
 80033ca:	2001      	movs	r0, #1
 80033cc:	f00a f805 	bl	800d3da <xQueueCreateMutexStatic>
 80033d0:	4603      	mov	r3, r0
 80033d2:	4a70      	ldr	r2, [pc, #448]	; (8003594 <MX_FREERTOS_Init+0x230>)
 80033d4:	6013      	str	r3, [r2, #0]
	configASSERT(IMURead_ControlMutex);
 80033d6:	4b6f      	ldr	r3, [pc, #444]	; (8003594 <MX_FREERTOS_Init+0x230>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d10b      	bne.n	80033f6 <MX_FREERTOS_Init+0x92>
	__asm volatile
 80033de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033e2:	f383 8811 	msr	BASEPRI, r3
 80033e6:	f3bf 8f6f 	isb	sy
 80033ea:	f3bf 8f4f 	dsb	sy
 80033ee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
}
 80033f2:	bf00      	nop
 80033f4:	e7fe      	b.n	80033f4 <MX_FREERTOS_Init+0x90>
	xSemaphoreGive(IMURead_ControlMutex);
 80033f6:	4b67      	ldr	r3, [pc, #412]	; (8003594 <MX_FREERTOS_Init+0x230>)
 80033f8:	6818      	ldr	r0, [r3, #0]
 80033fa:	2300      	movs	r3, #0
 80033fc:	2200      	movs	r2, #0
 80033fe:	2100      	movs	r1, #0
 8003400:	f00a f806 	bl	800d410 <xQueueGenericSend>

  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of setAttitudeSem */
	osSemaphoreStaticDef(setAttitudeSem, &setAttitudeSemControlBlock);
 8003404:	2300      	movs	r3, #0
 8003406:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800340a:	4b63      	ldr	r3, [pc, #396]	; (8003598 <MX_FREERTOS_Init+0x234>)
 800340c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
	setAttitudeSemHandle = osSemaphoreCreate(osSemaphore(setAttitudeSem), 1);
 8003410:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8003414:	2101      	movs	r1, #1
 8003416:	4618      	mov	r0, r3
 8003418:	f009 fd33 	bl	800ce82 <osSemaphoreCreate>
 800341c:	4603      	mov	r3, r0
 800341e:	4a5f      	ldr	r2, [pc, #380]	; (800359c <MX_FREERTOS_Init+0x238>)
 8003420:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  /* definition and creation of IMUQueue1 */
	osMessageQStaticDef(IMUQueue1, 512, uint32_t,IMUQueue1Buffer, &IMUQueue1ControlBlock);
 8003422:	4b5f      	ldr	r3, [pc, #380]	; (80035a0 <MX_FREERTOS_Init+0x23c>)
 8003424:	f107 04d0 	add.w	r4, r7, #208	; 0xd0
 8003428:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800342a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	IMUQueue1Handle = osMessageCreate(osMessageQ(IMUQueue1), NULL);
 800342e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8003432:	2100      	movs	r1, #0
 8003434:	4618      	mov	r0, r3
 8003436:	f009 fd3c 	bl	800ceb2 <osMessageCreate>
 800343a:	4603      	mov	r3, r0
 800343c:	4a59      	ldr	r2, [pc, #356]	; (80035a4 <MX_FREERTOS_Init+0x240>)
 800343e:	6013      	str	r3, [r2, #0]
  /* definition and creation of IMUQueue2 */
	osMessageQStaticDef(IMUQueue2, 512, uint32_t, IMUQueue2Buffer, &IMUQueue2ControlBlock);
 8003440:	4b59      	ldr	r3, [pc, #356]	; (80035a8 <MX_FREERTOS_Init+0x244>)
 8003442:	f107 04c0 	add.w	r4, r7, #192	; 0xc0
 8003446:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003448:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	IMUQueue2Handle = osMessageCreate(osMessageQ(IMUQueue2), NULL);
 800344c:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8003450:	2100      	movs	r1, #0
 8003452:	4618      	mov	r0, r3
 8003454:	f009 fd2d 	bl	800ceb2 <osMessageCreate>
 8003458:	4603      	mov	r3, r0
 800345a:	4a54      	ldr	r2, [pc, #336]	; (80035ac <MX_FREERTOS_Init+0x248>)
 800345c:	6013      	str	r3, [r2, #0]
  /* definition and creation of ADCSHouseKeepingQueue */
	osMessageQStaticDef(ADCSHouseKeepingQueue, 512, uint32_t, ADCSHouseKeepingQueueBuffer, &ADCSHouseKeepingQueueControlBlock);
 800345e:	4b54      	ldr	r3, [pc, #336]	; (80035b0 <MX_FREERTOS_Init+0x24c>)
 8003460:	f107 04b0 	add.w	r4, r7, #176	; 0xb0
 8003464:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003466:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	ADCSHouseKeepingQueueHandle = osMessageCreate(osMessageQ(ADCSHouseKeepingQueue), NULL);
 800346a:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800346e:	2100      	movs	r1, #0
 8003470:	4618      	mov	r0, r3
 8003472:	f009 fd1e 	bl	800ceb2 <osMessageCreate>
 8003476:	4603      	mov	r3, r0
 8003478:	4a4e      	ldr	r2, [pc, #312]	; (80035b4 <MX_FREERTOS_Init+0x250>)
 800347a:	6013      	str	r3, [r2, #0]
  /* definition and creation of setAttitudeADCSQueue */
	osMessageQStaticDef(setAttitudeADCSQueue, 512, uint32_t,setAttitudeADCSQueueBuffer, &setAttitudeADCSQueueControlBlock);
 800347c:	4b4e      	ldr	r3, [pc, #312]	; (80035b8 <MX_FREERTOS_Init+0x254>)
 800347e:	f107 04a0 	add.w	r4, r7, #160	; 0xa0
 8003482:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003484:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	setAttitudeADCSQueueHandle = osMessageCreate(osMessageQ(setAttitudeADCSQueue), NULL);
 8003488:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800348c:	2100      	movs	r1, #0
 800348e:	4618      	mov	r0, r3
 8003490:	f009 fd0f 	bl	800ceb2 <osMessageCreate>
 8003494:	4603      	mov	r3, r0
 8003496:	4a49      	ldr	r2, [pc, #292]	; (80035bc <MX_FREERTOS_Init+0x258>)
 8003498:	6013      	str	r3, [r2, #0]
  /* definition and creation of setOpModeADCSQueue */
	osMessageQStaticDef(setOpModeADCSQueue, 32, uint32_t,setOpModeADCSQueueBuffer, &setOpModeADCSQueueControlBlock);
 800349a:	4b49      	ldr	r3, [pc, #292]	; (80035c0 <MX_FREERTOS_Init+0x25c>)
 800349c:	f107 0490 	add.w	r4, r7, #144	; 0x90
 80034a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80034a2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	setOpModeADCSQueueHandle = osMessageCreate(osMessageQ(setOpModeADCSQueue), NULL);
 80034a6:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80034aa:	2100      	movs	r1, #0
 80034ac:	4618      	mov	r0, r3
 80034ae:	f009 fd00 	bl	800ceb2 <osMessageCreate>
 80034b2:	4603      	mov	r3, r0
 80034b4:	4a43      	ldr	r2, [pc, #268]	; (80035c4 <MX_FREERTOS_Init+0x260>)
 80034b6:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
	osThreadStaticDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128, defaultTaskBuffer, &defaultTaskControlBlock);
 80034b8:	4b43      	ldr	r3, [pc, #268]	; (80035c8 <MX_FREERTOS_Init+0x264>)
 80034ba:	f107 0474 	add.w	r4, r7, #116	; 0x74
 80034be:	461d      	mov	r5, r3
 80034c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80034c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80034c4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80034c8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80034cc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80034d0:	2100      	movs	r1, #0
 80034d2:	4618      	mov	r0, r3
 80034d4:	f009 fc9c 	bl	800ce10 <osThreadCreate>
 80034d8:	4603      	mov	r3, r0
 80034da:	4a3c      	ldr	r2, [pc, #240]	; (80035cc <MX_FREERTOS_Init+0x268>)
 80034dc:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* definition and creation of FirstCheckTask */
    osThreadStaticDef(FirstCheckTask, Check_current_temp, osPriorityAboveNormal, 0, stack_size, FirstCheckTaskBuffer, &FirstCheckTaskControlBlock);
 80034de:	4b3c      	ldr	r3, [pc, #240]	; (80035d0 <MX_FREERTOS_Init+0x26c>)
 80034e0:	f107 0458 	add.w	r4, r7, #88	; 0x58
 80034e4:	461d      	mov	r5, r3
 80034e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80034e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80034ea:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80034ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  	FirstCheckTaskHandle = osThreadCreate(osThread(FirstCheckTask), NULL);
 80034f2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80034f6:	2100      	movs	r1, #0
 80034f8:	4618      	mov	r0, r3
 80034fa:	f009 fc89 	bl	800ce10 <osThreadCreate>
 80034fe:	4603      	mov	r3, r0
 8003500:	4a34      	ldr	r2, [pc, #208]	; (80035d4 <MX_FREERTOS_Init+0x270>)
 8003502:	6013      	str	r3, [r2, #0]
  /* definition and creation of ControlAlgorithmTask */
	osThreadStaticDef(ControlAlgorithmTask, Control_Algorithm_Task, osPriorityNormal, 0,stack_size, ControlAlgorithmTaskBuffer, &ControlAlgorithmTaskControlBlock);
 8003504:	4b34      	ldr	r3, [pc, #208]	; (80035d8 <MX_FREERTOS_Init+0x274>)
 8003506:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800350a:	461d      	mov	r5, r3
 800350c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800350e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003510:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003514:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	ControlAlgorithmTaskHandle = osThreadCreate(osThread(ControlAlgorithmTask), NULL);
 8003518:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800351c:	2100      	movs	r1, #0
 800351e:	4618      	mov	r0, r3
 8003520:	f009 fc76 	bl	800ce10 <osThreadCreate>
 8003524:	4603      	mov	r3, r0
 8003526:	4a2d      	ldr	r2, [pc, #180]	; (80035dc <MX_FREERTOS_Init+0x278>)
 8003528:	6013      	str	r3, [r2, #0]
  /* definition and creation of IMUTask */
	osThreadStaticDef(IMUTask, IMU_Task, osPriorityNormal, 0,stack_size, IMUTaskBuffer, &IMUTaskControlBlock);
 800352a:	4b2d      	ldr	r3, [pc, #180]	; (80035e0 <MX_FREERTOS_Init+0x27c>)
 800352c:	f107 0420 	add.w	r4, r7, #32
 8003530:	461d      	mov	r5, r3
 8003532:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003534:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003536:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800353a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	IMUTaskHandle = osThreadCreate(osThread(IMUTask), NULL);
 800353e:	f107 0320 	add.w	r3, r7, #32
 8003542:	2100      	movs	r1, #0
 8003544:	4618      	mov	r0, r3
 8003546:	f009 fc63 	bl	800ce10 <osThreadCreate>
 800354a:	4603      	mov	r3, r0
 800354c:	4a25      	ldr	r2, [pc, #148]	; (80035e4 <MX_FREERTOS_Init+0x280>)
 800354e:	6013      	str	r3, [r2, #0]
  /* definition and creation of OBC_CommTaskHandle */
	osThreadStaticDef(OBC_CommTask, OBC_Comm_Task, osPriorityAboveNormal, 0,stack_size1, OBC_CommTaskBuffer, &OBC_CommTaskControlBlock);
 8003550:	4b25      	ldr	r3, [pc, #148]	; (80035e8 <MX_FREERTOS_Init+0x284>)
 8003552:	1d3c      	adds	r4, r7, #4
 8003554:	461d      	mov	r5, r3
 8003556:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003558:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800355a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800355e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	OBC_CommTaskHandle = osThreadCreate(osThread(OBC_CommTask), NULL);
 8003562:	1d3b      	adds	r3, r7, #4
 8003564:	2100      	movs	r1, #0
 8003566:	4618      	mov	r0, r3
 8003568:	f009 fc52 	bl	800ce10 <osThreadCreate>
 800356c:	4603      	mov	r3, r0
 800356e:	4a1f      	ldr	r2, [pc, #124]	; (80035ec <MX_FREERTOS_Init+0x288>)
 8003570:	6013      	str	r3, [r2, #0]


  /* USER CODE END RTOS_THREADS */

}
 8003572:	bf00      	nop
 8003574:	37f0      	adds	r7, #240	; 0xf0
 8003576:	46bd      	mov	sp, r7
 8003578:	bdb0      	pop	{r4, r5, r7, pc}
 800357a:	bf00      	nop
 800357c:	20023448 	.word	0x20023448
 8003580:	200233c4 	.word	0x200233c4
 8003584:	20023340 	.word	0x20023340
 8003588:	20018da4 	.word	0x20018da4
 800358c:	20018da0 	.word	0x20018da0
 8003590:	20018df0 	.word	0x20018df0
 8003594:	20018dec 	.word	0x20018dec
 8003598:	2001e230 	.word	0x2001e230
 800359c:	2001e22c 	.word	0x2001e22c
 80035a0:	08012428 	.word	0x08012428
 80035a4:	20019284 	.word	0x20019284
 80035a8:	08012438 	.word	0x08012438
 80035ac:	2001b6d0 	.word	0x2001b6d0
 80035b0:	08012448 	.word	0x08012448
 80035b4:	20018e38 	.word	0x20018e38
 80035b8:	08012458 	.word	0x08012458
 80035bc:	2001db1c 	.word	0x2001db1c
 80035c0:	08012468 	.word	0x08012468
 80035c4:	2001df68 	.word	0x2001df68
 80035c8:	08012484 	.word	0x08012484
 80035cc:	2001dfd4 	.word	0x2001dfd4
 80035d0:	080124b0 	.word	0x080124b0
 80035d4:	20004c40 	.word	0x20004c40
 80035d8:	080124e4 	.word	0x080124e4
 80035dc:	20008c98 	.word	0x20008c98
 80035e0:	08012508 	.word	0x08012508
 80035e4:	2000ccf0 	.word	0x2000ccf0
 80035e8:	08012534 	.word	0x08012534
 80035ec:	20010d48 	.word	0x20010d48

080035f0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b082      	sub	sp, #8
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80035f8:	2001      	movs	r0, #1
 80035fa:	f009 fc2e 	bl	800ce5a <osDelay>
 80035fe:	e7fb      	b.n	80035f8 <StartDefaultTask+0x8>

08003600 <Check_current_temp>:
/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */


void Check_current_temp(void const * argument)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b090      	sub	sp, #64	; 0x40
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Check_pwr_temp */
	//declaring serial line
	//static serial_line_handle line;
	//Inizialize Serial Line for UART3
	//sdlInitLine(&line,&txFunc3,&rxFunc3,50,2);
	init_tempsens_handler(&ntc_values);
 8003608:	483e      	ldr	r0, [pc, #248]	; (8003704 <Check_current_temp+0x104>)
 800360a:	f000 fda5 	bl	8004158 <init_tempsens_handler>
	volatile float currentbuf[NUM_ACTUATORS],voltagebuf[NUM_ACTUATORS];
	Current_Temp_Struct *local_current_temp_struct = (Current_Temp_Struct*) malloc(sizeof(Current_Temp_Struct));
 800360e:	2034      	movs	r0, #52	; 0x34
 8003610:	f00b ffa2 	bl	800f558 <malloc>
 8003614:	4603      	mov	r3, r0
 8003616:	637b      	str	r3, [r7, #52]	; 0x34
	static uint8_t count = 0;
	
	/*Start calibration */
	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) !=  HAL_OK)
 8003618:	217f      	movs	r1, #127	; 0x7f
 800361a:	483b      	ldr	r0, [pc, #236]	; (8003708 <Check_current_temp+0x108>)
 800361c:	f004 f8fe 	bl	800781c <HAL_ADCEx_Calibration_Start>
#endif
		//----------------------------------------------------------------------

		//GET TEMPERATURES------------------------------------------------------
		//float prev1 = HAL_GetTick();
		get_temperatures(&hspi2,&ntc_values,count);
 8003620:	4b3a      	ldr	r3, [pc, #232]	; (800370c <Check_current_temp+0x10c>)
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	461a      	mov	r2, r3
 8003626:	4937      	ldr	r1, [pc, #220]	; (8003704 <Check_current_temp+0x104>)
 8003628:	4839      	ldr	r0, [pc, #228]	; (8003710 <Check_current_temp+0x110>)
 800362a:	f000 fff1 	bl	8004610 <get_temperatures>
		//float next1 = HAL_GetTick();
		//printf("Execussion of get_temperatures: %.1f ms\n",next1-prev1);
		count ++;
 800362e:	4b37      	ldr	r3, [pc, #220]	; (800370c <Check_current_temp+0x10c>)
 8003630:	781b      	ldrb	r3, [r3, #0]
 8003632:	3301      	adds	r3, #1
 8003634:	b2da      	uxtb	r2, r3
 8003636:	4b35      	ldr	r3, [pc, #212]	; (800370c <Check_current_temp+0x10c>)
 8003638:	701a      	strb	r2, [r3, #0]
		//----------------------------------------------------------------------

		//GET ACTUATORS CURRENT
		get_actuator_current(&hadc1,voltagebuf,currentbuf,Channels_mask);
 800363a:	f107 0220 	add.w	r2, r7, #32
 800363e:	f107 010c 	add.w	r1, r7, #12
 8003642:	4b34      	ldr	r3, [pc, #208]	; (8003714 <Check_current_temp+0x114>)
 8003644:	4830      	ldr	r0, [pc, #192]	; (8003708 <Check_current_temp+0x108>)
 8003646:	f7fe fbe7 	bl	8001e18 <get_actuator_current>
				error_status = 3;
			}

		}
		 */
		switch(error_status)
 800364a:	4b33      	ldr	r3, [pc, #204]	; (8003718 <Check_current_temp+0x118>)
 800364c:	781b      	ldrb	r3, [r3, #0]
 800364e:	2b05      	cmp	r3, #5
 8003650:	d852      	bhi.n	80036f8 <Check_current_temp+0xf8>
 8003652:	a201      	add	r2, pc, #4	; (adr r2, 8003658 <Check_current_temp+0x58>)
 8003654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003658:	08003671 	.word	0x08003671
 800365c:	080036f9 	.word	0x080036f9
 8003660:	080036f9 	.word	0x080036f9
 8003664:	080036f9 	.word	0x080036f9
 8003668:	080036f9 	.word	0x080036f9
 800366c:	080036f9 	.word	0x080036f9
		{
			case 0:
				//ALL IS OK
				//Send Housekeeping to OBC task
				
				if (local_current_temp_struct == NULL) {
 8003670:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003672:	2b00      	cmp	r3, #0
 8003674:	d03f      	beq.n	80036f6 <Check_current_temp+0xf6>
					   printf("IMU TASK: allocazione struttura fallita !\n");
#endif
				}
				else
				{
					if(count == 8)
 8003676:	4b25      	ldr	r3, [pc, #148]	; (800370c <Check_current_temp+0x10c>)
 8003678:	781b      	ldrb	r3, [r3, #0]
 800367a:	2b08      	cmp	r3, #8
 800367c:	d13b      	bne.n	80036f6 <Check_current_temp+0xf6>
					{
						for(int i=0;i<NUM_ACTUATORS;i++)
 800367e:	2300      	movs	r3, #0
 8003680:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003682:	e00d      	b.n	80036a0 <Check_current_temp+0xa0>
						{
							local_current_temp_struct->current[i] = currentbuf[i];
 8003684:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	3340      	adds	r3, #64	; 0x40
 800368a:	443b      	add	r3, r7
 800368c:	3b20      	subs	r3, #32
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003692:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	440b      	add	r3, r1
 8003698:	601a      	str	r2, [r3, #0]
						for(int i=0;i<NUM_ACTUATORS;i++)
 800369a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800369c:	3301      	adds	r3, #1
 800369e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80036a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036a2:	2b04      	cmp	r3, #4
 80036a4:	ddee      	ble.n	8003684 <Check_current_temp+0x84>
#if enable_printf
							printf("Task check: Current n%d,value: %f,current vect:%f \n",i+1,local_current_temp_struct->current[i],currentbuf[i]);
#endif
			    		}
						for(int i=NUM_ACTUATORS;i<NUM_TEMP_SENS+NUM_ACTUATORS;i++)
 80036a6:	2305      	movs	r3, #5
 80036a8:	63bb      	str	r3, [r7, #56]	; 0x38
 80036aa:	e010      	b.n	80036ce <Check_current_temp+0xce>
						{
							local_current_temp_struct->temperature[i - NUM_ACTUATORS] = ntc_values.temp[i - NUM_ACTUATORS];
 80036ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036ae:	1f5a      	subs	r2, r3, #5
 80036b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036b2:	3b05      	subs	r3, #5
 80036b4:	4913      	ldr	r1, [pc, #76]	; (8003704 <Check_current_temp+0x104>)
 80036b6:	0092      	lsls	r2, r2, #2
 80036b8:	440a      	add	r2, r1
 80036ba:	6812      	ldr	r2, [r2, #0]
 80036bc:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80036be:	3304      	adds	r3, #4
 80036c0:	009b      	lsls	r3, r3, #2
 80036c2:	440b      	add	r3, r1
 80036c4:	3304      	adds	r3, #4
 80036c6:	601a      	str	r2, [r3, #0]
						for(int i=NUM_ACTUATORS;i<NUM_TEMP_SENS+NUM_ACTUATORS;i++)
 80036c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036ca:	3301      	adds	r3, #1
 80036cc:	63bb      	str	r3, [r7, #56]	; 0x38
 80036ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036d0:	2b0c      	cmp	r3, #12
 80036d2:	ddeb      	ble.n	80036ac <Check_current_temp+0xac>
							printf("Task check: Temperature n%d,ntc value: %f,value: %f \n",i-4,ntc_values.temp[i-NUM_ACTUATORS],local_current_temp_struct->temperature[i-NUM_ACTUATORS]);
#endif
						}

						//Invio queue a OBC Task
						if (osMessagePut(ADCSHouseKeepingQueueHandle,(uint32_t)local_current_temp_struct,300) != osOK) {
 80036d4:	4b11      	ldr	r3, [pc, #68]	; (800371c <Check_current_temp+0x11c>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80036da:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80036de:	4618      	mov	r0, r3
 80036e0:	f009 fbfe 	bl	800cee0 <osMessagePut>
 80036e4:	4603      	mov	r3, r0
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d002      	beq.n	80036f0 <Check_current_temp+0xf0>
#if enable_printf
			    		   	printf("Invio a OBC Task fallito \n");
#endif
			       			free(local_current_temp_struct); // Ensure the receiving task has time to process
 80036ea:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80036ec:	f00b ff3c 	bl	800f568 <free>
						} else {
#if enable_printf
			    		    printf("Dati Inviati a OBC Task\n");
#endif
						}
						count = 0;
 80036f0:	4b06      	ldr	r3, [pc, #24]	; (800370c <Check_current_temp+0x10c>)
 80036f2:	2200      	movs	r2, #0
 80036f4:	701a      	strb	r2, [r3, #0]
					}
				}
				break;
 80036f6:	bf00      	nop
				break;

		}
		//volatile next = HAL_GetTick();
		//printf("Execussion of check task: %.1f ms\n",next-prev);
	    osDelay(300);
 80036f8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80036fc:	f009 fbad 	bl	800ce5a <osDelay>
		get_temperatures(&hspi2,&ntc_values,count);
 8003700:	e78e      	b.n	8003620 <Check_current_temp+0x20>
 8003702:	bf00      	nop
 8003704:	20004a24 	.word	0x20004a24
 8003708:	20004994 	.word	0x20004994
 800370c:	2001e920 	.word	0x2001e920
 8003710:	200231a8 	.word	0x200231a8
 8003714:	20000000 	.word	0x20000000
 8003718:	20004c3c 	.word	0x20004c3c
 800371c:	20018e38 	.word	0x20018e38

08003720 <OBC_Comm_Task>:
  /* USER CODE END Check_pwr_temp */
}


void OBC_Comm_Task(void const * argument)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	f5ad 6d10 	sub.w	sp, sp, #2304	; 0x900
 8003726:	af02      	add	r7, sp, #8
 8003728:	f607 03f8 	addw	r3, r7, #2296	; 0x8f8
 800372c:	f6a3 03e4 	subw	r3, r3, #2276	; 0x8e4
 8003730:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN OBC_Comm_Task */
	static serial_line_handle line1;
	//Inizialize Serial Line for UART1
	sdlInitLine(&line1,&txFunc1,&rxFunc1,50,2);
 8003732:	2302      	movs	r3, #2
 8003734:	9300      	str	r3, [sp, #0]
 8003736:	2332      	movs	r3, #50	; 0x32
 8003738:	4a9d      	ldr	r2, [pc, #628]	; (80039b0 <OBC_Comm_Task+0x290>)
 800373a:	499e      	ldr	r1, [pc, #632]	; (80039b4 <OBC_Comm_Task+0x294>)
 800373c:	489e      	ldr	r0, [pc, #632]	; (80039b8 <OBC_Comm_Task+0x298>)
 800373e:	f001 fcd3 	bl	80050e8 <sdlInitLine>

	uint8_t opmode=0;
 8003742:	2300      	movs	r3, #0
 8003744:	f887 38f7 	strb.w	r3, [r7, #2295]	; 0x8f7
	uint32_t rxLen;

	setAttitudeADCS *RxAttitude = (setAttitudeADCS*) malloc(sizeof(setAttitudeADCS));
 8003748:	2031      	movs	r0, #49	; 0x31
 800374a:	f00b ff05 	bl	800f558 <malloc>
 800374e:	4603      	mov	r3, r0
 8003750:	f8c7 38e4 	str.w	r3, [r7, #2276]	; 0x8e4
	housekeepingADCS TxHousekeeping;
	attitudeADCS TxAttitude;
	setOpmodeADCS RxOpMode;
	//opmodeADCS TxOpMode;
	osEvent retvalue1,retvalue;
	uint8_t cnt1 = 0,cnt2 = 0;
 8003754:	2300      	movs	r3, #0
 8003756:	f887 38f6 	strb.w	r3, [r7, #2294]	; 0x8f6
 800375a:	2300      	movs	r3, #0
 800375c:	f887 38f5 	strb.w	r3, [r7, #2293]	; 0x8f5
#if enable_printf
	  //printf("We are in OBC TASK \n");
#endif
	  /*-------------------RECEIVE FROM OBC-------------------------*/
	  //trying to receive a message
	  rxLen=sdlReceive(&line1,(uint8_t *)rxBuff,sizeof(rxBuff));
 8003760:	f107 0320 	add.w	r3, r7, #32
 8003764:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003768:	4619      	mov	r1, r3
 800376a:	4893      	ldr	r0, [pc, #588]	; (80039b8 <OBC_Comm_Task+0x298>)
 800376c:	f001 fd79 	bl	8005262 <sdlReceive>
 8003770:	f8c7 08e0 	str.w	r0, [r7, #2272]	; 0x8e0
	  if(rxLen){
 8003774:	f8d7 38e0 	ldr.w	r3, [r7, #2272]	; 0x8e0
 8003778:	2b00      	cmp	r3, #0
 800377a:	d052      	beq.n	8003822 <OBC_Comm_Task+0x102>
#if enable_printf
	  	printf("OBC TASK: Received %lu bytes !!!!!!!!!!!!\n",rxLen);
#endif
	  	if(rxBuff[0]==SETOPMODEADCS_CODE && rxLen==sizeof(setOpmodeADCS)){
 800377c:	f607 03f8 	addw	r3, r7, #2296	; 0x8f8
 8003780:	f6a3 03d8 	subw	r3, r3, #2264	; 0x8d8
 8003784:	781b      	ldrb	r3, [r3, #0]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d10f      	bne.n	80037aa <OBC_Comm_Task+0x8a>
 800378a:	f8d7 38e0 	ldr.w	r3, [r7, #2272]	; 0x8e0
 800378e:	2b02      	cmp	r3, #2
 8003790:	d10b      	bne.n	80037aa <OBC_Comm_Task+0x8a>
 8003792:	f607 03f8 	addw	r3, r7, #2296	; 0x8f8
 8003796:	f6a3 03d8 	subw	r3, r3, #2264	; 0x8d8
 800379a:	881b      	ldrh	r3, [r3, #0]
#if enable_printf
	  		printf("Received setOpmodeADCS message\n");
#endif
	  		//setOpmodeADCS msgStruct;
	  		memcpy(&RxOpMode,rxBuff,sizeof(setOpmodeADCS));
 800379c:	f8a7 3838 	strh.w	r3, [r7, #2104]	; 0x838
	  		opmode=RxOpMode.opmode;
 80037a0:	f897 3839 	ldrb.w	r3, [r7, #2105]	; 0x839
 80037a4:	f887 38f7 	strb.w	r3, [r7, #2295]	; 0x8f7
 80037a8:	e03b      	b.n	8003822 <OBC_Comm_Task+0x102>
#if enable_printf
	  		printf("Opmode changed to %u\n",opmode);
#endif
	  	}else if(rxBuff[0]==SETATTITUDEADCS_CODE && rxLen==sizeof(setAttitudeADCS)){
 80037aa:	f607 03f8 	addw	r3, r7, #2296	; 0x8f8
 80037ae:	f6a3 03d8 	subw	r3, r3, #2264	; 0x8d8
 80037b2:	781b      	ldrb	r3, [r3, #0]
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	d134      	bne.n	8003822 <OBC_Comm_Task+0x102>
 80037b8:	f8d7 38e0 	ldr.w	r3, [r7, #2272]	; 0x8e0
 80037bc:	2b31      	cmp	r3, #49	; 0x31
 80037be:	d11b      	bne.n	80037f8 <OBC_Comm_Task+0xd8>
#if enable_printf
  			printf("OBC TASK:Received setAttitudeADCS message!!!!!!!!!\n");
#endif
  			//do something...
  			//Send opMode = setattitudeadcs to Control Task
			if (RxAttitude == NULL) {
 80037c0:	f8d7 38e4 	ldr.w	r3, [r7, #2276]	; 0x8e4
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d02c      	beq.n	8003822 <OBC_Comm_Task+0x102>
					   printf("OBC TASK: allocazione struttura RxAttitude fallita !\n");
#endif
			}
			else
			{
				memcpy(RxAttitude,rxBuff,sizeof(setAttitudeADCS));
 80037c8:	f107 0320 	add.w	r3, r7, #32
 80037cc:	2231      	movs	r2, #49	; 0x31
 80037ce:	4619      	mov	r1, r3
 80037d0:	f8d7 08e4 	ldr.w	r0, [r7, #2276]	; 0x8e4
 80037d4:	f00c fe79 	bl	80104ca <memcpy>

				//Send Attitude Queue to Control Task
			 	if (osMessagePut(setAttitudeADCSQueueHandle,(uint32_t)RxAttitude,200) != osOK) {
 80037d8:	4b78      	ldr	r3, [pc, #480]	; (80039bc <OBC_Comm_Task+0x29c>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f8d7 18e4 	ldr.w	r1, [r7, #2276]	; 0x8e4
 80037e0:	22c8      	movs	r2, #200	; 0xc8
 80037e2:	4618      	mov	r0, r3
 80037e4:	f009 fb7c 	bl	800cee0 <osMessagePut>
 80037e8:	4603      	mov	r3, r0
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d019      	beq.n	8003822 <OBC_Comm_Task+0x102>
#if enable_printf
			    	printf("Invio a Control Task fallito \n");
#endif
			       	free(RxAttitude); // Ensure the receiving task has time to process
 80037ee:	f8d7 08e4 	ldr.w	r0, [r7, #2276]	; 0x8e4
 80037f2:	f00b feb9 	bl	800f568 <free>
 80037f6:	e014      	b.n	8003822 <OBC_Comm_Task+0x102>
			        printf("Dati Inviati a Control Task\n");
#endif
			 	}
			}
	  		
	  	}else if(rxBuff[0]==ATTITUDEADCS_CODE && rxLen==sizeof(attitudeADCS)){
 80037f8:	f607 03f8 	addw	r3, r7, #2296	; 0x8f8
 80037fc:	f6a3 03d8 	subw	r3, r3, #2264	; 0x8d8
 8003800:	781b      	ldrb	r3, [r3, #0]
 8003802:	2b15      	cmp	r3, #21
 8003804:	d10d      	bne.n	8003822 <OBC_Comm_Task+0x102>
 8003806:	f8d7 38e0 	ldr.w	r3, [r7, #2272]	; 0x8e0
 800380a:	2b4d      	cmp	r3, #77	; 0x4d
 800380c:	d009      	beq.n	8003822 <OBC_Comm_Task+0x102>
#if enable_printf
  			printf("Received attitudeADCS message\n");
#endif
  			//do something...
  			//(in theory this should never arrive to ADCS)
	  	}else if(rxBuff[0]==HOUSEKEEPINGADCS_CODE && rxLen==sizeof(housekeepingADCS)){
 800380e:	f607 03f8 	addw	r3, r7, #2296	; 0x8f8
 8003812:	f6a3 03d8 	subw	r3, r3, #2264	; 0x8d8
 8003816:	781b      	ldrb	r3, [r3, #0]
 8003818:	2b16      	cmp	r3, #22
 800381a:	d102      	bne.n	8003822 <OBC_Comm_Task+0x102>
 800381c:	f8d7 38e0 	ldr.w	r3, [r7, #2272]	; 0x8e0
 8003820:	2b53      	cmp	r3, #83	; 0x53
	  telemetryStruct.temp1=...;
	  telemetryStruct.speed=...;
	  .....*/
	
	 //Receive HouseKeeping sensor values via Queue
	retvalue = osMessageGet(ADCSHouseKeepingQueueHandle,300);
 8003822:	4b67      	ldr	r3, [pc, #412]	; (80039c0 <OBC_Comm_Task+0x2a0>)
 8003824:	6819      	ldr	r1, [r3, #0]
 8003826:	463b      	mov	r3, r7
 8003828:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800382c:	4618      	mov	r0, r3
 800382e:	f009 fb97 	bl	800cf60 <osMessageGet>
 8003832:	f607 03f8 	addw	r3, r7, #2296	; 0x8f8
 8003836:	f6a3 02f8 	subw	r2, r3, #2296	; 0x8f8
 800383a:	f507 6302 	add.w	r3, r7, #2080	; 0x820
 800383e:	ca07      	ldmia	r2, {r0, r1, r2}
 8003840:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	//printf("OBC Task: Tick_Time: %lu \n",HAL_GetTick());

	if (retvalue.status == osEventMessage)
 8003844:	f8d7 3820 	ldr.w	r3, [r7, #2080]	; 0x820
 8003848:	2b10      	cmp	r3, #16
 800384a:	d132      	bne.n	80038b2 <OBC_Comm_Task+0x192>
	{
		cnt1++;
 800384c:	f897 38f6 	ldrb.w	r3, [r7, #2294]	; 0x8f6
 8003850:	3301      	adds	r3, #1
 8003852:	f887 38f6 	strb.w	r3, [r7, #2294]	; 0x8f6
		processCombinedData((void*)&retvalue,(void *)&TxHousekeeping,receive_Current_Tempqueue_OBC);
 8003856:	f607 018c 	addw	r1, r7, #2188	; 0x88c
 800385a:	f507 6302 	add.w	r3, r7, #2080	; 0x820
 800385e:	4a59      	ldr	r2, [pc, #356]	; (80039c4 <OBC_Comm_Task+0x2a4>)
 8003860:	4618      	mov	r0, r3
 8003862:	f000 fb79 	bl	8003f58 <processCombinedData>
		//in this case we just send the local copy of the structure
		//ALWAYS remember to set message code (use the generated defines

		//printf("OBC: Trying to send attitude \n");
		//finally we send the message
		if(cnt1 == 1)
 8003866:	f897 38f6 	ldrb.w	r3, [r7, #2294]	; 0x8f6
 800386a:	2b01      	cmp	r3, #1
 800386c:	d121      	bne.n	80038b2 <OBC_Comm_Task+0x192>
		{
			TxHousekeeping.code=HOUSEKEEPINGADCS_CODE;
 800386e:	2316      	movs	r3, #22
 8003870:	f887 388c 	strb.w	r3, [r7, #2188]	; 0x88c
			TxHousekeeping.ticktime=HAL_GetTick();
 8003874:	f002 fd34 	bl	80062e0 <HAL_GetTick>
 8003878:	4603      	mov	r3, r0
 800387a:	f8c7 38db 	str.w	r3, [r7, #2267]	; 0x8db
			//printf("OBC: Trying to send housekeeping \n");
			//finally we send the message
		if(sdlSend(&line1,(uint8_t *)&TxHousekeeping,sizeof(housekeepingADCS),1)){
 800387e:	f607 018c 	addw	r1, r7, #2188	; 0x88c
 8003882:	2301      	movs	r3, #1
 8003884:	2253      	movs	r2, #83	; 0x53
 8003886:	484c      	ldr	r0, [pc, #304]	; (80039b8 <OBC_Comm_Task+0x298>)
 8003888:	f001 fc86 	bl	8005198 <sdlSend>
 800388c:	4603      	mov	r3, r0
 800388e:	2b00      	cmp	r3, #0
 8003890:	d00c      	beq.n	80038ac <OBC_Comm_Task+0x18c>
			if(sentAttitudeMessages==5)
			{
				printf("OBC: Sent %lu attitudeADCS messages bytes:%d\n",sentAttitudeMessages,sizeof(attitudeADCS));
				sentAttitudeMessages=0;
			}*/
			for(uint32_t y=0;y<sizeof(attitudeADCS);y++){
 8003892:	2300      	movs	r3, #0
 8003894:	f8c7 38f0 	str.w	r3, [r7, #2288]	; 0x8f0
 8003898:	e004      	b.n	80038a4 <OBC_Comm_Task+0x184>
 800389a:	f8d7 38f0 	ldr.w	r3, [r7, #2288]	; 0x8f0
 800389e:	3301      	adds	r3, #1
 80038a0:	f8c7 38f0 	str.w	r3, [r7, #2288]	; 0x8f0
 80038a4:	f8d7 38f0 	ldr.w	r3, [r7, #2288]	; 0x8f0
 80038a8:	2b4c      	cmp	r3, #76	; 0x4c
 80038aa:	d9f6      	bls.n	800389a <OBC_Comm_Task+0x17a>
#if enable_printf
			printf("OBC: Failed to send attitudeADCS \n");
#endif

		}
		cnt1 = 0;
 80038ac:	2300      	movs	r3, #0
 80038ae:	f887 38f6 	strb.w	r3, [r7, #2294]	; 0x8f6
		}
	}

	//Receive Telemetry IMU via Queue
	retvalue1 = osMessageGet(IMUQueue2Handle, 300);
 80038b2:	4b45      	ldr	r3, [pc, #276]	; (80039c8 <OBC_Comm_Task+0x2a8>)
 80038b4:	6819      	ldr	r1, [r3, #0]
 80038b6:	463b      	mov	r3, r7
 80038b8:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80038bc:	4618      	mov	r0, r3
 80038be:	f009 fb4f 	bl	800cf60 <osMessageGet>
 80038c2:	f607 03f8 	addw	r3, r7, #2296	; 0x8f8
 80038c6:	f6a3 02f8 	subw	r2, r3, #2296	; 0x8f8
 80038ca:	f607 032c 	addw	r3, r7, #2092	; 0x82c
 80038ce:	ca07      	ldmia	r2, {r0, r1, r2}
 80038d0:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	if (retvalue1.status == osEventMessage)
 80038d4:	f8d7 382c 	ldr.w	r3, [r7, #2092]	; 0x82c
 80038d8:	2b10      	cmp	r3, #16
 80038da:	d140      	bne.n	800395e <OBC_Comm_Task+0x23e>
	{
		cnt2++;
 80038dc:	f897 38f5 	ldrb.w	r3, [r7, #2293]	; 0x8f5
 80038e0:	3301      	adds	r3, #1
 80038e2:	f887 38f5 	strb.w	r3, [r7, #2293]	; 0x8f5
		processCombinedData((void*)&retvalue1,(void *)&TxAttitude,receive_IMUqueue_OBC);
 80038e6:	f607 013c 	addw	r1, r7, #2108	; 0x83c
 80038ea:	f607 032c 	addw	r3, r7, #2092	; 0x82c
 80038ee:	4a37      	ldr	r2, [pc, #220]	; (80039cc <OBC_Comm_Task+0x2ac>)
 80038f0:	4618      	mov	r0, r3
 80038f2:	f000 fb31 	bl	8003f58 <processCombinedData>
		//in this case we just fill the structure with random values
		//ALWAYS remember to set message code (use the generated defines
		if(cnt2 == 3)
 80038f6:	f897 38f5 	ldrb.w	r3, [r7, #2293]	; 0x8f5
 80038fa:	2b03      	cmp	r3, #3
 80038fc:	d12f      	bne.n	800395e <OBC_Comm_Task+0x23e>
		{
			printf("OBC TASK: after 7 counts: %lu \n",HAL_GetTick());
 80038fe:	f002 fcef 	bl	80062e0 <HAL_GetTick>
 8003902:	4603      	mov	r3, r0
 8003904:	4619      	mov	r1, r3
 8003906:	4832      	ldr	r0, [pc, #200]	; (80039d0 <OBC_Comm_Task+0x2b0>)
 8003908:	f00c fc0a 	bl	8010120 <iprintf>
			printf("OBC TASK: after 5 counts: %lu \n",HAL_GetTick());
 800390c:	f002 fce8 	bl	80062e0 <HAL_GetTick>
 8003910:	4603      	mov	r3, r0
 8003912:	4619      	mov	r1, r3
 8003914:	482f      	ldr	r0, [pc, #188]	; (80039d4 <OBC_Comm_Task+0x2b4>)
 8003916:	f00c fc03 	bl	8010120 <iprintf>
			TxAttitude.code=ATTITUDEADCS_CODE;
 800391a:	2315      	movs	r3, #21
 800391c:	f887 383c 	strb.w	r3, [r7, #2108]	; 0x83c
			TxAttitude.ticktime=HAL_GetTick();
 8003920:	f002 fcde 	bl	80062e0 <HAL_GetTick>
 8003924:	4603      	mov	r3, r0
 8003926:	f8c7 3885 	str.w	r3, [r7, #2181]	; 0x885
		if(sdlSend(&line1,(uint8_t *)&TxAttitude,sizeof(attitudeADCS),1))
 800392a:	f607 013c 	addw	r1, r7, #2108	; 0x83c
 800392e:	2301      	movs	r3, #1
 8003930:	224d      	movs	r2, #77	; 0x4d
 8003932:	4821      	ldr	r0, [pc, #132]	; (80039b8 <OBC_Comm_Task+0x298>)
 8003934:	f001 fc30 	bl	8005198 <sdlSend>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d00c      	beq.n	8003958 <OBC_Comm_Task+0x238>
		{
#if enable_printf
		  	printf("OBC: Sent housekeepingADCS bytes:%d \n",sizeof(housekeepingADCS));
#endif
		 	for(uint32_t y=0;y<sizeof(housekeepingADCS);y++){
 800393e:	2300      	movs	r3, #0
 8003940:	f8c7 38ec 	str.w	r3, [r7, #2284]	; 0x8ec
 8003944:	e004      	b.n	8003950 <OBC_Comm_Task+0x230>
 8003946:	f8d7 38ec 	ldr.w	r3, [r7, #2284]	; 0x8ec
 800394a:	3301      	adds	r3, #1
 800394c:	f8c7 38ec 	str.w	r3, [r7, #2284]	; 0x8ec
 8003950:	f8d7 38ec 	ldr.w	r3, [r7, #2284]	; 0x8ec
 8003954:	2b52      	cmp	r3, #82	; 0x52
 8003956:	d9f6      	bls.n	8003946 <OBC_Comm_Task+0x226>
		else{
#if enable_printf
			printf("OBC: Failed to send housekeepingADCS \n");
#endif
		}
		cnt2 = 0;
 8003958:	2300      	movs	r3, #0
 800395a:	f887 38f5 	strb.w	r3, [r7, #2293]	; 0x8f5
		}

	}

	opmodeADCS opmodeMsg;
	opmodeMsg.opmode=opmode;
 800395e:	f607 03f8 	addw	r3, r7, #2296	; 0x8f8
 8003962:	f6a3 03dc 	subw	r3, r3, #2268	; 0x8dc
 8003966:	f897 28f7 	ldrb.w	r2, [r7, #2295]	; 0x8f7
 800396a:	705a      	strb	r2, [r3, #1]
	//ALWAYS remember to set message code (use the generated defines
	opmodeMsg.code=OPMODEADCS_CODE;
 800396c:	f607 03f8 	addw	r3, r7, #2296	; 0x8f8
 8003970:	f6a3 03dc 	subw	r3, r3, #2268	; 0x8dc
 8003974:	2214      	movs	r2, #20
 8003976:	701a      	strb	r2, [r3, #0]
	//finally we send the message (WITH ACK REQUESTED)
	//printf("OBC: Trying to send opmodeADCS \n");
	if(sdlSend(&line1,(uint8_t *)&opmodeMsg,sizeof(opmodeADCS),1))
 8003978:	f107 011c 	add.w	r1, r7, #28
 800397c:	2301      	movs	r3, #1
 800397e:	2202      	movs	r2, #2
 8003980:	480d      	ldr	r0, [pc, #52]	; (80039b8 <OBC_Comm_Task+0x298>)
 8003982:	f001 fc09 	bl	8005198 <sdlSend>
 8003986:	4603      	mov	r3, r0
 8003988:	2b00      	cmp	r3, #0
 800398a:	d00c      	beq.n	80039a6 <OBC_Comm_Task+0x286>
	{
#if enable_printf
	  	printf("OBC : Sent opmodeADCS bytes:%d \n",sizeof(opmodeADCS));
#endif
	  for(uint32_t y=0;y<sizeof(opmodeADCS);y++){
 800398c:	2300      	movs	r3, #0
 800398e:	f8c7 38e8 	str.w	r3, [r7, #2280]	; 0x8e8
 8003992:	e004      	b.n	800399e <OBC_Comm_Task+0x27e>
 8003994:	f8d7 38e8 	ldr.w	r3, [r7, #2280]	; 0x8e8
 8003998:	3301      	adds	r3, #1
 800399a:	f8c7 38e8 	str.w	r3, [r7, #2280]	; 0x8e8
 800399e:	f8d7 38e8 	ldr.w	r3, [r7, #2280]	; 0x8e8
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d9f6      	bls.n	8003994 <OBC_Comm_Task+0x274>
		printf("OBC: Failed to send opmodeADCS \n");
#endif
	}


  	osDelay(400);
 80039a6:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80039aa:	f009 fa56 	bl	800ce5a <osDelay>
  {
 80039ae:	e6d7      	b.n	8003760 <OBC_Comm_Task+0x40>
 80039b0:	08003295 	.word	0x08003295
 80039b4:	08003265 	.word	0x08003265
 80039b8:	2001e924 	.word	0x2001e924
 80039bc:	2001db1c 	.word	0x2001db1c
 80039c0:	20018e38 	.word	0x20018e38
 80039c4:	080040a5 	.word	0x080040a5
 80039c8:	2001b6d0 	.word	0x2001b6d0
 80039cc:	0800400d 	.word	0x0800400d
 80039d0:	08012550 	.word	0x08012550
 80039d4:	08012570 	.word	0x08012570

080039d8 <Control_Algorithm_Task>:
  }
  /* USER CODE END OBC_Comm_Task */
}

void Control_Algorithm_Task(void const * argument)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b090      	sub	sp, #64	; 0x40
 80039dc:	af02      	add	r7, sp, #8
 80039de:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN Control_Algorithm_Task */
	uint8_t flag = 0;
 80039e0:	2300      	movs	r3, #0
 80039e2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	osEvent retvalue,retvalue1;

	//Inizialize actuators struct
	init_actuator_handler(&Reaction1,&htim1,TIM_CHANNEL_1,TIM_CHANNEL_2,100000,50); //100 khz
 80039e6:	2332      	movs	r3, #50	; 0x32
 80039e8:	9301      	str	r3, [sp, #4]
 80039ea:	4b35      	ldr	r3, [pc, #212]	; (8003ac0 <Control_Algorithm_Task+0xe8>)
 80039ec:	9300      	str	r3, [sp, #0]
 80039ee:	2304      	movs	r3, #4
 80039f0:	2200      	movs	r2, #0
 80039f2:	4934      	ldr	r1, [pc, #208]	; (8003ac4 <Control_Algorithm_Task+0xec>)
 80039f4:	4834      	ldr	r0, [pc, #208]	; (8003ac8 <Control_Algorithm_Task+0xf0>)
 80039f6:	f7fe f8ab 	bl	8001b50 <init_actuator_handler>
	init_actuator_handler(&Reaction2,&htim2,TIM_CHANNEL_3,TIM_CHANNEL_4,20000,50);
 80039fa:	2332      	movs	r3, #50	; 0x32
 80039fc:	9301      	str	r3, [sp, #4]
 80039fe:	f644 6320 	movw	r3, #20000	; 0x4e20
 8003a02:	9300      	str	r3, [sp, #0]
 8003a04:	230c      	movs	r3, #12
 8003a06:	2208      	movs	r2, #8
 8003a08:	4930      	ldr	r1, [pc, #192]	; (8003acc <Control_Algorithm_Task+0xf4>)
 8003a0a:	4831      	ldr	r0, [pc, #196]	; (8003ad0 <Control_Algorithm_Task+0xf8>)
 8003a0c:	f7fe f8a0 	bl	8001b50 <init_actuator_handler>
	init_actuator_handler(&MagneTorquer1,&htim3,TIM_CHANNEL_1,TIM_CHANNEL_2,89000,50); //89 khz
 8003a10:	2332      	movs	r3, #50	; 0x32
 8003a12:	9301      	str	r3, [sp, #4]
 8003a14:	4b2f      	ldr	r3, [pc, #188]	; (8003ad4 <Control_Algorithm_Task+0xfc>)
 8003a16:	9300      	str	r3, [sp, #0]
 8003a18:	2304      	movs	r3, #4
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	492e      	ldr	r1, [pc, #184]	; (8003ad8 <Control_Algorithm_Task+0x100>)
 8003a1e:	482f      	ldr	r0, [pc, #188]	; (8003adc <Control_Algorithm_Task+0x104>)
 8003a20:	f7fe f896 	bl	8001b50 <init_actuator_handler>
	init_actuator_handler(&MagneTorquer2,&htim3,TIM_CHANNEL_3,TIM_CHANNEL_4,10000,50);
 8003a24:	2332      	movs	r3, #50	; 0x32
 8003a26:	9301      	str	r3, [sp, #4]
 8003a28:	f242 7310 	movw	r3, #10000	; 0x2710
 8003a2c:	9300      	str	r3, [sp, #0]
 8003a2e:	230c      	movs	r3, #12
 8003a30:	2208      	movs	r2, #8
 8003a32:	4929      	ldr	r1, [pc, #164]	; (8003ad8 <Control_Algorithm_Task+0x100>)
 8003a34:	482a      	ldr	r0, [pc, #168]	; (8003ae0 <Control_Algorithm_Task+0x108>)
 8003a36:	f7fe f88b 	bl	8001b50 <init_actuator_handler>
	init_actuator_handler(&MagneTorquer3,&htim2,TIM_CHANNEL_1,TIM_CHANNEL_2,94000,50); //94 khz
 8003a3a:	2332      	movs	r3, #50	; 0x32
 8003a3c:	9301      	str	r3, [sp, #4]
 8003a3e:	4b29      	ldr	r3, [pc, #164]	; (8003ae4 <Control_Algorithm_Task+0x10c>)
 8003a40:	9300      	str	r3, [sp, #0]
 8003a42:	2304      	movs	r3, #4
 8003a44:	2200      	movs	r2, #0
 8003a46:	4921      	ldr	r1, [pc, #132]	; (8003acc <Control_Algorithm_Task+0xf4>)
 8003a48:	4827      	ldr	r0, [pc, #156]	; (8003ae8 <Control_Algorithm_Task+0x110>)
 8003a4a:	f7fe f881 	bl	8001b50 <init_actuator_handler>

	//Inizialize PID struct
	PID_INIT(&PID_Inputs);
 8003a4e:	4827      	ldr	r0, [pc, #156]	; (8003aec <Control_Algorithm_Task+0x114>)
 8003a50:	f000 fa38 	bl	8003ec4 <PID_INIT>
#if enable_printf
		//printf("We are in Control Algorithm TASK \n");
#endif
		//Receive Telemetry IMU via Queue

		retvalue1 = osMessageGet(setAttitudeADCSQueueHandle,200);
 8003a54:	4b26      	ldr	r3, [pc, #152]	; (8003af0 <Control_Algorithm_Task+0x118>)
 8003a56:	6819      	ldr	r1, [r3, #0]
 8003a58:	463b      	mov	r3, r7
 8003a5a:	22c8      	movs	r2, #200	; 0xc8
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f009 fa7f 	bl	800cf60 <osMessageGet>
 8003a62:	f107 031c 	add.w	r3, r7, #28
 8003a66:	463a      	mov	r2, r7
 8003a68:	ca07      	ldmia	r2, {r0, r1, r2}
 8003a6a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		processCombinedData((void*)&retvalue1,(void *)&PID_Inputs,receive_Attitudequeue_control);
 8003a6e:	f107 031c 	add.w	r3, r7, #28
 8003a72:	4a20      	ldr	r2, [pc, #128]	; (8003af4 <Control_Algorithm_Task+0x11c>)
 8003a74:	491d      	ldr	r1, [pc, #116]	; (8003aec <Control_Algorithm_Task+0x114>)
 8003a76:	4618      	mov	r0, r3
 8003a78:	f000 fa6e 	bl	8003f58 <processCombinedData>

		retvalue = osMessageGet(IMUQueue1Handle, 300);
 8003a7c:	4b1e      	ldr	r3, [pc, #120]	; (8003af8 <Control_Algorithm_Task+0x120>)
 8003a7e:	6819      	ldr	r1, [r3, #0]
 8003a80:	463b      	mov	r3, r7
 8003a82:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003a86:	4618      	mov	r0, r3
 8003a88:	f009 fa6a 	bl	800cf60 <osMessageGet>
 8003a8c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003a90:	463a      	mov	r2, r7
 8003a92:	ca07      	ldmia	r2, {r0, r1, r2}
 8003a94:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		processCombinedData((void*)&retvalue,(void *)&PID_Inputs,receive_IMUqueue_control);
 8003a98:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003a9c:	4a17      	ldr	r2, [pc, #92]	; (8003afc <Control_Algorithm_Task+0x124>)
 8003a9e:	4913      	ldr	r1, [pc, #76]	; (8003aec <Control_Algorithm_Task+0x114>)
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f000 fa59 	bl	8003f58 <processCombinedData>
		//PID_main(&PID_Inputs);

		//Update PWM values
		//X Magnetorquer

		if(!flag)
 8003aa6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d102      	bne.n	8003ab4 <Control_Algorithm_Task+0xdc>
//			actuator_START(&Reaction1);
//			actuator_START(&Reaction2);
//			actuator_START(&MagneTorquer1);
//			actuator_START(&MagneTorquer2);
//			actuator_START(&MagneTorquer3);
			flag = 1;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			//Spegnere i magnetorquer
			xSemaphoreGive(IMURead_ControlMutex);
			printf("Control Task : Released IMURead_ControlMutex control");
		}
		*/
		osDelay(500);
 8003ab4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003ab8:	f009 f9cf 	bl	800ce5a <osDelay>
		retvalue1 = osMessageGet(setAttitudeADCSQueueHandle,200);
 8003abc:	e7ca      	b.n	8003a54 <Control_Algorithm_Task+0x7c>
 8003abe:	bf00      	nop
 8003ac0:	000186a0 	.word	0x000186a0
 8003ac4:	2002325c 	.word	0x2002325c
 8003ac8:	20004bc4 	.word	0x20004bc4
 8003acc:	200232a8 	.word	0x200232a8
 8003ad0:	20004bdc 	.word	0x20004bdc
 8003ad4:	00015ba8 	.word	0x00015ba8
 8003ad8:	200232f4 	.word	0x200232f4
 8003adc:	20004bf4 	.word	0x20004bf4
 8003ae0:	20004c0c 	.word	0x20004c0c
 8003ae4:	00016f30 	.word	0x00016f30
 8003ae8:	20004c24 	.word	0x20004c24
 8003aec:	20004a70 	.word	0x20004a70
 8003af0:	2001db1c 	.word	0x2001db1c
 8003af4:	0800413d 	.word	0x0800413d
 8003af8:	20019284 	.word	0x20019284
 8003afc:	08003f75 	.word	0x08003f75

08003b00 <IMU_Task>:
	}
  /* USER CODE END Control_Algorithm_Task */
}

void IMU_Task(void const * argument)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b090      	sub	sp, #64	; 0x40
 8003b04:	af02      	add	r7, sp, #8
 8003b06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN IMU_Task */
#if enable_printf
	printf("Initializing IMU \n");
#endif
	//uint8_t ret = 1;
	uint8_t ret = initIMUConfig(&huart4);
 8003b08:	4854      	ldr	r0, [pc, #336]	; (8003c5c <IMU_Task+0x15c>)
 8003b0a:	f7fd fb9b 	bl	8001244 <initIMUConfig>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
#if enable_printf
	if(ret) printf("IMU correctly configured \n");
	else printf("Error configuring IMU \n");
#endif

	float gyro[3]={1,2,3};
 8003b14:	4a52      	ldr	r2, [pc, #328]	; (8003c60 <IMU_Task+0x160>)
 8003b16:	f107 0320 	add.w	r3, r7, #32
 8003b1a:	ca07      	ldmia	r2, {r0, r1, r2}
 8003b1c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	float mag[3]={4,5,6};
 8003b20:	4a50      	ldr	r2, [pc, #320]	; (8003c64 <IMU_Task+0x164>)
 8003b22:	f107 0314 	add.w	r3, r7, #20
 8003b26:	ca07      	ldmia	r2, {r0, r1, r2}
 8003b28:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	float acc[3] = {7,8,9};
 8003b2c:	4a4e      	ldr	r2, [pc, #312]	; (8003c68 <IMU_Task+0x168>)
 8003b2e:	f107 0308 	add.w	r3, r7, #8
 8003b32:	ca07      	ldmia	r2, {r0, r1, r2}
 8003b34:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	imu_queue_struct *local_imu_struct =(imu_queue_struct*) malloc(sizeof(imu_queue_struct));
 8003b38:	2024      	movs	r0, #36	; 0x24
 8003b3a:	f00b fd0d 	bl	800f558 <malloc>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	62fb      	str	r3, [r7, #44]	; 0x2c
		//queste due linee per l'UART
		//Se voglio far comunicare IMU e Nucleo con solo le 2 linee UART tx ed Rx basta che disabilito l'hardware flow control
		//da CubeMx.


		ret=readIMUPacket(&huart4, gyro, mag, acc, 500); //mag measured in Gauss(G) unit -> 1G = 10^-4 Tesla
 8003b42:	f107 0308 	add.w	r3, r7, #8
 8003b46:	f107 0214 	add.w	r2, r7, #20
 8003b4a:	f107 0120 	add.w	r1, r7, #32
 8003b4e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003b52:	9000      	str	r0, [sp, #0]
 8003b54:	4841      	ldr	r0, [pc, #260]	; (8003c5c <IMU_Task+0x15c>)
 8003b56:	f7fd fc35 	bl	80013c4 <readIMUPacket>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		mag[0]/=10000; //1G = 10^-4 Tesla
 8003b60:	ed97 7a05 	vldr	s14, [r7, #20]
 8003b64:	eddf 6a41 	vldr	s13, [pc, #260]	; 8003c6c <IMU_Task+0x16c>
 8003b68:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003b6c:	edc7 7a05 	vstr	s15, [r7, #20]
		mag[1]/=10000; //1G = 10^-4 Tesla
 8003b70:	ed97 7a06 	vldr	s14, [r7, #24]
 8003b74:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003c6c <IMU_Task+0x16c>
 8003b78:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003b7c:	edc7 7a06 	vstr	s15, [r7, #24]
		mag[2]/=10000; //1G = 10^-4 Tesla
 8003b80:	ed97 7a07 	vldr	s14, [r7, #28]
 8003b84:	eddf 6a39 	vldr	s13, [pc, #228]	; 8003c6c <IMU_Task+0x16c>
 8003b88:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003b8c:	edc7 7a07 	vstr	s15, [r7, #28]
			printf("IMU Task : Taken IMURead_Control control");
			ret=readIMUPacket(&huart4, gyro, mag, 50);
			xSemaphoreGive(IMURead_ControlMutex);
			printf("IMU Task : Released IMURead_Control control");
		}*/
		if(ret)
 8003b90:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d05c      	beq.n	8003c52 <IMU_Task+0x152>
			for(uint32_t field=0; field<3;field++){
				printf("%f \t",mag[field]);
			}
			printf("\n");*/

			if (local_imu_struct == NULL) {
 8003b98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d0d1      	beq.n	8003b42 <IMU_Task+0x42>
#endif
			}
			else
			{
				//Riempio struct con valori letti da IMU,per poi inviareli a Task Controllo
				for (int i = 0; i < 3; i++)
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	637b      	str	r3, [r7, #52]	; 0x34
 8003ba2:	e035      	b.n	8003c10 <IMU_Task+0x110>
				{
					local_imu_struct->gyro_msr[i] = gyro[i];
 8003ba4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ba6:	009b      	lsls	r3, r3, #2
 8003ba8:	3338      	adds	r3, #56	; 0x38
 8003baa:	443b      	add	r3, r7
 8003bac:	3b18      	subs	r3, #24
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003bb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bb4:	009b      	lsls	r3, r3, #2
 8003bb6:	440b      	add	r3, r1
 8003bb8:	601a      	str	r2, [r3, #0]
#if enable_printf
					//printf("IMU TASK: Giro[%d] : %f \n",i,local_imu_struct->gyro_msr[i]);
#endif
					local_imu_struct->mag_msr[i] = mag[i];
 8003bba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bbc:	009b      	lsls	r3, r3, #2
 8003bbe:	3338      	adds	r3, #56	; 0x38
 8003bc0:	443b      	add	r3, r7
 8003bc2:	3b24      	subs	r3, #36	; 0x24
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003bc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bca:	3302      	adds	r3, #2
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	440b      	add	r3, r1
 8003bd0:	3304      	adds	r3, #4
 8003bd2:	601a      	str	r2, [r3, #0]
					local_imu_struct->acc_msr[i] = acc[i];
 8003bd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	3338      	adds	r3, #56	; 0x38
 8003bda:	443b      	add	r3, r7
 8003bdc:	3b30      	subs	r3, #48	; 0x30
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003be2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003be4:	3306      	adds	r3, #6
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	440b      	add	r3, r1
 8003bea:	601a      	str	r2, [r3, #0]
					printf("AAAAAAAAAAAAAAAAAAAAAAA  Accelerometer axis %d, value %f AAAAAAAAAAAAAA", i, acc[i]);
 8003bec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bee:	009b      	lsls	r3, r3, #2
 8003bf0:	3338      	adds	r3, #56	; 0x38
 8003bf2:	443b      	add	r3, r7
 8003bf4:	3b30      	subs	r3, #48	; 0x30
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f7fc fcad 	bl	8000558 <__aeabi_f2d>
 8003bfe:	4602      	mov	r2, r0
 8003c00:	460b      	mov	r3, r1
 8003c02:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003c04:	481a      	ldr	r0, [pc, #104]	; (8003c70 <IMU_Task+0x170>)
 8003c06:	f00c fa8b 	bl	8010120 <iprintf>
				for (int i = 0; i < 3; i++)
 8003c0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c0c:	3301      	adds	r3, #1
 8003c0e:	637b      	str	r3, [r7, #52]	; 0x34
 8003c10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c12:	2b02      	cmp	r3, #2
 8003c14:	ddc6      	ble.n	8003ba4 <IMU_Task+0xa4>
					//printf("IMU TASK: Magn Field[%d] : %f \n",i,local_imu_struct->mag_msr[i]);
#endif
				}
			
				//Invio queue a Control Task
			 	if (osMessagePut(IMUQueue1Handle,(uint32_t)local_imu_struct,300) != osOK) {
 8003c16:	4b17      	ldr	r3, [pc, #92]	; (8003c74 <IMU_Task+0x174>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003c1c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003c20:	4618      	mov	r0, r3
 8003c22:	f009 f95d 	bl	800cee0 <osMessagePut>
 8003c26:	4603      	mov	r3, r0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d002      	beq.n	8003c32 <IMU_Task+0x132>
#if enable_printf
			    	printf("Invio a Control Task fallito \n");
#endif
			       	free(local_imu_struct); // Ensure the receiving task has time to process
 8003c2c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003c2e:	f00b fc9b 	bl	800f568 <free>
#if enable_printf
			        printf("Dati Inviati a Control Task \n");
#endif
			 	}
			 	//Invio queue a OBC Task
			 	if (osMessagePut(IMUQueue2Handle,(uint32_t)local_imu_struct,300) != osOK) {
 8003c32:	4b11      	ldr	r3, [pc, #68]	; (8003c78 <IMU_Task+0x178>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003c38:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f009 f94f 	bl	800cee0 <osMessagePut>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	f43f af7c 	beq.w	8003b42 <IMU_Task+0x42>
#if enable_printf
			    	printf("Invio a OBC Task fallito \n");
#endif
			       	free(local_imu_struct); // Ensure the receiving task has time to process
 8003c4a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003c4c:	f00b fc8c 	bl	800f568 <free>
 8003c50:	e777      	b.n	8003b42 <IMU_Task+0x42>
		}
		else
#if enable_printf
			printf("IMU: Error configuring IMU \n");
#endif
		osDelay(1000);
 8003c52:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003c56:	f009 f900 	bl	800ce5a <osDelay>
		ret=readIMUPacket(&huart4, gyro, mag, acc, 500); //mag measured in Gauss(G) unit -> 1G = 10^-4 Tesla
 8003c5a:	e772      	b.n	8003b42 <IMU_Task+0x42>
 8003c5c:	20023340 	.word	0x20023340
 8003c60:	080125d8 	.word	0x080125d8
 8003c64:	080125e4 	.word	0x080125e4
 8003c68:	080125f0 	.word	0x080125f0
 8003c6c:	461c4000 	.word	0x461c4000
 8003c70:	08012590 	.word	0x08012590
 8003c74:	20019284 	.word	0x20019284
 8003c78:	2001b6d0 	.word	0x2001b6d0

08003c7c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b08a      	sub	sp, #40	; 0x28
 8003c80:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c82:	f107 0314 	add.w	r3, r7, #20
 8003c86:	2200      	movs	r2, #0
 8003c88:	601a      	str	r2, [r3, #0]
 8003c8a:	605a      	str	r2, [r3, #4]
 8003c8c:	609a      	str	r2, [r3, #8]
 8003c8e:	60da      	str	r2, [r3, #12]
 8003c90:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c92:	4b43      	ldr	r3, [pc, #268]	; (8003da0 <MX_GPIO_Init+0x124>)
 8003c94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c96:	4a42      	ldr	r2, [pc, #264]	; (8003da0 <MX_GPIO_Init+0x124>)
 8003c98:	f043 0304 	orr.w	r3, r3, #4
 8003c9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003c9e:	4b40      	ldr	r3, [pc, #256]	; (8003da0 <MX_GPIO_Init+0x124>)
 8003ca0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ca2:	f003 0304 	and.w	r3, r3, #4
 8003ca6:	613b      	str	r3, [r7, #16]
 8003ca8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003caa:	4b3d      	ldr	r3, [pc, #244]	; (8003da0 <MX_GPIO_Init+0x124>)
 8003cac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cae:	4a3c      	ldr	r2, [pc, #240]	; (8003da0 <MX_GPIO_Init+0x124>)
 8003cb0:	f043 0301 	orr.w	r3, r3, #1
 8003cb4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003cb6:	4b3a      	ldr	r3, [pc, #232]	; (8003da0 <MX_GPIO_Init+0x124>)
 8003cb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cba:	f003 0301 	and.w	r3, r3, #1
 8003cbe:	60fb      	str	r3, [r7, #12]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cc2:	4b37      	ldr	r3, [pc, #220]	; (8003da0 <MX_GPIO_Init+0x124>)
 8003cc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cc6:	4a36      	ldr	r2, [pc, #216]	; (8003da0 <MX_GPIO_Init+0x124>)
 8003cc8:	f043 0302 	orr.w	r3, r3, #2
 8003ccc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003cce:	4b34      	ldr	r3, [pc, #208]	; (8003da0 <MX_GPIO_Init+0x124>)
 8003cd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cd2:	f003 0302 	and.w	r3, r3, #2
 8003cd6:	60bb      	str	r3, [r7, #8]
 8003cd8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003cda:	4b31      	ldr	r3, [pc, #196]	; (8003da0 <MX_GPIO_Init+0x124>)
 8003cdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cde:	4a30      	ldr	r2, [pc, #192]	; (8003da0 <MX_GPIO_Init+0x124>)
 8003ce0:	f043 0308 	orr.w	r3, r3, #8
 8003ce4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ce6:	4b2e      	ldr	r3, [pc, #184]	; (8003da0 <MX_GPIO_Init+0x124>)
 8003ce8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cea:	f003 0308 	and.w	r3, r3, #8
 8003cee:	607b      	str	r3, [r7, #4]
 8003cf0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|LD4_Pin, GPIO_PIN_RESET);
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	2130      	movs	r1, #48	; 0x30
 8003cf6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003cfa:	f004 f9c7 	bl	800808c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_8, GPIO_PIN_RESET);
 8003cfe:	2200      	movs	r2, #0
 8003d00:	f240 1101 	movw	r1, #257	; 0x101
 8003d04:	4827      	ldr	r0, [pc, #156]	; (8003da4 <MX_GPIO_Init+0x128>)
 8003d06:	f004 f9c1 	bl	800808c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003d10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003d14:	f004 f9ba 	bl	800808c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8003d18:	2200      	movs	r2, #0
 8003d1a:	2104      	movs	r1, #4
 8003d1c:	4822      	ldr	r0, [pc, #136]	; (8003da8 <MX_GPIO_Init+0x12c>)
 8003d1e:	f004 f9b5 	bl	800808c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003d22:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003d26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003d28:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8003d2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003d32:	f107 0314 	add.w	r3, r7, #20
 8003d36:	4619      	mov	r1, r3
 8003d38:	481c      	ldr	r0, [pc, #112]	; (8003dac <MX_GPIO_Init+0x130>)
 8003d3a:	f004 f82d 	bl	8007d98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PAPin PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD4_Pin|GPIO_PIN_12;
 8003d3e:	f241 0330 	movw	r3, #4144	; 0x1030
 8003d42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d44:	2301      	movs	r3, #1
 8003d46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d50:	f107 0314 	add.w	r3, r7, #20
 8003d54:	4619      	mov	r1, r3
 8003d56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003d5a:	f004 f81d 	bl	8007d98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_8;
 8003d5e:	f240 1301 	movw	r3, #257	; 0x101
 8003d62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d64:	2301      	movs	r3, #1
 8003d66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d70:	f107 0314 	add.w	r3, r7, #20
 8003d74:	4619      	mov	r1, r3
 8003d76:	480b      	ldr	r0, [pc, #44]	; (8003da4 <MX_GPIO_Init+0x128>)
 8003d78:	f004 f80e 	bl	8007d98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003d7c:	2304      	movs	r3, #4
 8003d7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d80:	2301      	movs	r3, #1
 8003d82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d84:	2300      	movs	r3, #0
 8003d86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003d8c:	f107 0314 	add.w	r3, r7, #20
 8003d90:	4619      	mov	r1, r3
 8003d92:	4805      	ldr	r0, [pc, #20]	; (8003da8 <MX_GPIO_Init+0x12c>)
 8003d94:	f004 f800 	bl	8007d98 <HAL_GPIO_Init>

}
 8003d98:	bf00      	nop
 8003d9a:	3728      	adds	r7, #40	; 0x28
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}
 8003da0:	40021000 	.word	0x40021000
 8003da4:	48000400 	.word	0x48000400
 8003da8:	48000c00 	.word	0x48000c00
 8003dac:	48000800 	.word	0x48000800

08003db0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003db4:	f002 fa60 	bl	8006278 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003db8:	f000 f81b 	bl	8003df2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003dbc:	f7ff ff5e 	bl	8003c7c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8003dc0:	f002 f81a 	bl	8005df8 <MX_USART2_UART_Init>
  MX_UART4_Init();
 8003dc4:	f001 ffb8 	bl	8005d38 <MX_UART4_Init>
  MX_USART1_UART_Init();
 8003dc8:	f001 ffe6 	bl	8005d98 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8003dcc:	f002 f844 	bl	8005e58 <MX_USART3_UART_Init>
  MX_CAN1_Init();
 8003dd0:	f7fe fef4 	bl	8002bbc <MX_CAN1_Init>
  MX_TIM1_Init();
 8003dd4:	f001 fcc6 	bl	8005764 <MX_TIM1_Init>
  MX_TIM2_Init();
 8003dd8:	f001 fd7c 	bl	80058d4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8003ddc:	f001 fe10 	bl	8005a00 <MX_TIM3_Init>
  MX_ADC1_Init();
 8003de0:	f7fe fa62 	bl	80022a8 <MX_ADC1_Init>
  MX_SPI2_Init();
 8003de4:	f001 fa7a 	bl	80052dc <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8003de8:	f7ff fabc 	bl	8003364 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8003dec:	f009 f809 	bl	800ce02 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003df0:	e7fe      	b.n	8003df0 <main+0x40>

08003df2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003df2:	b580      	push	{r7, lr}
 8003df4:	b096      	sub	sp, #88	; 0x58
 8003df6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003df8:	f107 0314 	add.w	r3, r7, #20
 8003dfc:	2244      	movs	r2, #68	; 0x44
 8003dfe:	2100      	movs	r1, #0
 8003e00:	4618      	mov	r0, r3
 8003e02:	f00c fad3 	bl	80103ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003e06:	463b      	mov	r3, r7
 8003e08:	2200      	movs	r2, #0
 8003e0a:	601a      	str	r2, [r3, #0]
 8003e0c:	605a      	str	r2, [r3, #4]
 8003e0e:	609a      	str	r2, [r3, #8]
 8003e10:	60da      	str	r2, [r3, #12]
 8003e12:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003e14:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003e18:	f004 f95e 	bl	80080d8 <HAL_PWREx_ControlVoltageScaling>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d001      	beq.n	8003e26 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8003e22:	f000 f849 	bl	8003eb8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003e26:	2302      	movs	r3, #2
 8003e28:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003e2a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e2e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003e30:	2340      	movs	r3, #64	; 0x40
 8003e32:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003e34:	2302      	movs	r3, #2
 8003e36:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003e38:	2302      	movs	r3, #2
 8003e3a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8003e40:	230a      	movs	r3, #10
 8003e42:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8003e44:	2307      	movs	r3, #7
 8003e46:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003e48:	2302      	movs	r3, #2
 8003e4a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003e4c:	2302      	movs	r3, #2
 8003e4e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003e50:	f107 0314 	add.w	r3, r7, #20
 8003e54:	4618      	mov	r0, r3
 8003e56:	f004 f995 	bl	8008184 <HAL_RCC_OscConfig>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d001      	beq.n	8003e64 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8003e60:	f000 f82a 	bl	8003eb8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003e64:	230f      	movs	r3, #15
 8003e66:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8003e6c:	2380      	movs	r3, #128	; 0x80
 8003e6e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003e70:	2300      	movs	r3, #0
 8003e72:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003e74:	2300      	movs	r3, #0
 8003e76:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003e78:	463b      	mov	r3, r7
 8003e7a:	2102      	movs	r1, #2
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f004 fd95 	bl	80089ac <HAL_RCC_ClockConfig>
 8003e82:	4603      	mov	r3, r0
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d001      	beq.n	8003e8c <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8003e88:	f000 f816 	bl	8003eb8 <Error_Handler>
  }
}
 8003e8c:	bf00      	nop
 8003e8e:	3758      	adds	r7, #88	; 0x58
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}

08003e94 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b082      	sub	sp, #8
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a04      	ldr	r2, [pc, #16]	; (8003eb4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d101      	bne.n	8003eaa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003ea6:	f002 fa07 	bl	80062b8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003eaa:	bf00      	nop
 8003eac:	3708      	adds	r7, #8
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	bf00      	nop
 8003eb4:	40001000 	.word	0x40001000

08003eb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003ebc:	b672      	cpsid	i
}
 8003ebe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003ec0:	e7fe      	b.n	8003ec0 <Error_Handler+0x8>
	...

08003ec4 <PID_INIT>:

    PID_Inputs->th_Dutycycle[2] =  100*((PID_Inputs->th_Current[2] * PID_Inputs->torquer_Req_Ohm[2]) / PID_Inputs->torquer_Vdd[2]);

}

void PID_INIT(PID_Inputs_struct *PID_Inputs){
 8003ec4:	b480      	push	{r7}
 8003ec6:	b085      	sub	sp, #20
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]

  for (uint8_t i = 0; i < sizeof(PID_Inputs->d_AngSpeed_Err_dt); i++) {
 8003ecc:	2300      	movs	r3, #0
 8003ece:	73fb      	strb	r3, [r7, #15]
 8003ed0:	e02f      	b.n	8003f32 <PID_INIT+0x6e>

    PID_Inputs->N_spires[i] = N_spires[i];
 8003ed2:	7bfa      	ldrb	r2, [r7, #15]
 8003ed4:	7bfb      	ldrb	r3, [r7, #15]
 8003ed6:	491c      	ldr	r1, [pc, #112]	; (8003f48 <PID_INIT+0x84>)
 8003ed8:	0092      	lsls	r2, r2, #2
 8003eda:	440a      	add	r2, r1
 8003edc:	6812      	ldr	r2, [r2, #0]
 8003ede:	6879      	ldr	r1, [r7, #4]
 8003ee0:	009b      	lsls	r3, r3, #2
 8003ee2:	440b      	add	r3, r1
 8003ee4:	3304      	adds	r3, #4
 8003ee6:	601a      	str	r2, [r3, #0]
    PID_Inputs->A_torquers[i] = A_torquers[i];
 8003ee8:	7bfa      	ldrb	r2, [r7, #15]
 8003eea:	7bfb      	ldrb	r3, [r7, #15]
 8003eec:	4917      	ldr	r1, [pc, #92]	; (8003f4c <PID_INIT+0x88>)
 8003eee:	0092      	lsls	r2, r2, #2
 8003ef0:	440a      	add	r2, r1
 8003ef2:	6812      	ldr	r2, [r2, #0]
 8003ef4:	6879      	ldr	r1, [r7, #4]
 8003ef6:	3304      	adds	r3, #4
 8003ef8:	009b      	lsls	r3, r3, #2
 8003efa:	440b      	add	r3, r1
 8003efc:	601a      	str	r2, [r3, #0]
    PID_Inputs->torquer_Req_Ohm[i] = torquer_Req_Ohm[i];
 8003efe:	7bfa      	ldrb	r2, [r7, #15]
 8003f00:	7bfb      	ldrb	r3, [r7, #15]
 8003f02:	4913      	ldr	r1, [pc, #76]	; (8003f50 <PID_INIT+0x8c>)
 8003f04:	0092      	lsls	r2, r2, #2
 8003f06:	440a      	add	r2, r1
 8003f08:	6812      	ldr	r2, [r2, #0]
 8003f0a:	6879      	ldr	r1, [r7, #4]
 8003f0c:	3306      	adds	r3, #6
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	440b      	add	r3, r1
 8003f12:	3304      	adds	r3, #4
 8003f14:	601a      	str	r2, [r3, #0]
    PID_Inputs->torquer_Vdd[i] = torquer_Vdd[i];
 8003f16:	7bfa      	ldrb	r2, [r7, #15]
 8003f18:	7bfb      	ldrb	r3, [r7, #15]
 8003f1a:	490e      	ldr	r1, [pc, #56]	; (8003f54 <PID_INIT+0x90>)
 8003f1c:	0092      	lsls	r2, r2, #2
 8003f1e:	440a      	add	r2, r1
 8003f20:	6812      	ldr	r2, [r2, #0]
 8003f22:	6879      	ldr	r1, [r7, #4]
 8003f24:	330a      	adds	r3, #10
 8003f26:	009b      	lsls	r3, r3, #2
 8003f28:	440b      	add	r3, r1
 8003f2a:	601a      	str	r2, [r3, #0]
  for (uint8_t i = 0; i < sizeof(PID_Inputs->d_AngSpeed_Err_dt); i++) {
 8003f2c:	7bfb      	ldrb	r3, [r7, #15]
 8003f2e:	3301      	adds	r3, #1
 8003f30:	73fb      	strb	r3, [r7, #15]
 8003f32:	7bfb      	ldrb	r3, [r7, #15]
 8003f34:	2b0b      	cmp	r3, #11
 8003f36:	d9cc      	bls.n	8003ed2 <PID_INIT+0xe>

  }


}
 8003f38:	bf00      	nop
 8003f3a:	bf00      	nop
 8003f3c:	3714      	adds	r7, #20
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f44:	4770      	bx	lr
 8003f46:	bf00      	nop
 8003f48:	0801272c 	.word	0x0801272c
 8003f4c:	08012738 	.word	0x08012738
 8003f50:	08012744 	.word	0x08012744
 8003f54:	08012750 	.word	0x08012750

08003f58 <processCombinedData>:

#include "queue_structs.h"



void processCombinedData(void *event,void *strct1, CombinedDataProcessor processor) {
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b084      	sub	sp, #16
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	60f8      	str	r0, [r7, #12]
 8003f60:	60b9      	str	r1, [r7, #8]
 8003f62:	607a      	str	r2, [r7, #4]
    processor(event,strct1);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	68b9      	ldr	r1, [r7, #8]
 8003f68:	68f8      	ldr	r0, [r7, #12]
 8003f6a:	4798      	blx	r3
}
 8003f6c:	bf00      	nop
 8003f6e:	3710      	adds	r7, #16
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd80      	pop	{r7, pc}

08003f74 <receive_IMUqueue_control>:

void receive_IMUqueue_control(void *event,void *PID_struct) {
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b086      	sub	sp, #24
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
 8003f7c:	6039      	str	r1, [r7, #0]

	imu_queue_struct *int_queue_struct;
	PID_Inputs_struct *int_pid_struct = (PID_Inputs_struct *)PID_struct;
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	613b      	str	r3, [r7, #16]

	if (((osEvent *)event)->status == osEventMessage)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	2b10      	cmp	r3, #16
 8003f88:	d134      	bne.n	8003ff4 <receive_IMUqueue_control+0x80>
	{
		int_queue_struct = (imu_queue_struct *)((osEvent *) event)->value.p;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	60fb      	str	r3, [r7, #12]
#if enable_printf
		printf("Control TASK: Received IMU measured values via Queue \n");
#endif
		for(int i=0;i<3;i++){
 8003f90:	2300      	movs	r3, #0
 8003f92:	617b      	str	r3, [r7, #20]
 8003f94:	e027      	b.n	8003fe6 <receive_IMUqueue_control+0x72>

				int_pid_struct->angSpeed_Measured[i] = int_queue_struct->gyro_msr[i];
 8003f96:	68fa      	ldr	r2, [r7, #12]
 8003f98:	697b      	ldr	r3, [r7, #20]
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	4413      	add	r3, r2
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	6939      	ldr	r1, [r7, #16]
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	331c      	adds	r3, #28
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	440b      	add	r3, r1
 8003faa:	601a      	str	r2, [r3, #0]
#if enable_printf
				printf("Control: Giro[%d] : %f \n",i,int_pid_struct->angSpeed_Measured[i]);
#endif
				int_pid_struct->B[i] = int_queue_struct->mag_msr[i];
 8003fac:	68fa      	ldr	r2, [r7, #12]
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	3302      	adds	r3, #2
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	4413      	add	r3, r2
 8003fb6:	3304      	adds	r3, #4
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	6939      	ldr	r1, [r7, #16]
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	3352      	adds	r3, #82	; 0x52
 8003fc0:	009b      	lsls	r3, r3, #2
 8003fc2:	440b      	add	r3, r1
 8003fc4:	601a      	str	r2, [r3, #0]
				int_pid_struct->accell_Measured[i] = int_queue_struct->acc_msr[i];
 8003fc6:	68fa      	ldr	r2, [r7, #12]
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	3306      	adds	r3, #6
 8003fcc:	009b      	lsls	r3, r3, #2
 8003fce:	4413      	add	r3, r2
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	6939      	ldr	r1, [r7, #16]
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	330c      	adds	r3, #12
 8003fd8:	009b      	lsls	r3, r3, #2
 8003fda:	440b      	add	r3, r1
 8003fdc:	3304      	adds	r3, #4
 8003fde:	601a      	str	r2, [r3, #0]
		for(int i=0;i<3;i++){
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	3301      	adds	r3, #1
 8003fe4:	617b      	str	r3, [r7, #20]
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	2b02      	cmp	r3, #2
 8003fea:	ddd4      	ble.n	8003f96 <receive_IMUqueue_control+0x22>
#if enable_printf
				printf("Control: Magn Field[%d] : %f \n",i,int_pid_struct->B[i]);
#endif
		}
		free(int_queue_struct);
 8003fec:	68f8      	ldr	r0, [r7, #12]
 8003fee:	f00b fabb 	bl	800f568 <free>
	}
	else
	{
		printf("Control Task: Ricezione IMU fallita con status: %d \n\n", ((osEvent *)event)->status);
	}
}
 8003ff2:	e005      	b.n	8004000 <receive_IMUqueue_control+0x8c>
		printf("Control Task: Ricezione IMU fallita con status: %d \n\n", ((osEvent *)event)->status);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4619      	mov	r1, r3
 8003ffa:	4803      	ldr	r0, [pc, #12]	; (8004008 <receive_IMUqueue_control+0x94>)
 8003ffc:	f00c f890 	bl	8010120 <iprintf>
}
 8004000:	bf00      	nop
 8004002:	3718      	adds	r7, #24
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}
 8004008:	080125fc 	.word	0x080125fc

0800400c <receive_IMUqueue_OBC>:

void receive_IMUqueue_OBC(void *event,void *attitude) {
 800400c:	b580      	push	{r7, lr}
 800400e:	b084      	sub	sp, #16
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
 8004014:	6039      	str	r1, [r7, #0]

	imu_queue_struct *int_queue_struct;
	attitudeADCS *int_attitude_struct = (attitudeADCS *)attitude;
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	60fb      	str	r3, [r7, #12]

	if (((osEvent *)event)->status == osEventMessage)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	2b10      	cmp	r3, #16
 8004020:	d133      	bne.n	800408a <receive_IMUqueue_OBC+0x7e>
	{
		int_queue_struct = (imu_queue_struct *)((osEvent *) event)->value.p;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	60bb      	str	r3, [r7, #8]
#if enable_printf
		printf("OBC TASK: Received IMU measured values via Queue \n");
#endif
		int_attitude_struct->omega_x = int_queue_struct->gyro_msr[0];
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	3301      	adds	r3, #1
 8004030:	601a      	str	r2, [r3, #0]
		int_attitude_struct->omega_y = int_queue_struct->gyro_msr[1];
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	685a      	ldr	r2, [r3, #4]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	3305      	adds	r3, #5
 800403a:	601a      	str	r2, [r3, #0]
		int_attitude_struct->omega_z = int_queue_struct->gyro_msr[2];
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	689a      	ldr	r2, [r3, #8]
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	3309      	adds	r3, #9
 8004044:	601a      	str	r2, [r3, #0]
		int_attitude_struct->acc_x = int_queue_struct->acc_msr[0];
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	699a      	ldr	r2, [r3, #24]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	330d      	adds	r3, #13
 800404e:	601a      	str	r2, [r3, #0]
		int_attitude_struct->acc_y = int_queue_struct->acc_msr[1];
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	69da      	ldr	r2, [r3, #28]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	3311      	adds	r3, #17
 8004058:	601a      	str	r2, [r3, #0]
		int_attitude_struct->acc_z = int_queue_struct->acc_msr[2];
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	6a1a      	ldr	r2, [r3, #32]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	3315      	adds	r3, #21
 8004062:	601a      	str	r2, [r3, #0]
		int_attitude_struct->b_x = int_queue_struct->mag_msr[0];
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	68da      	ldr	r2, [r3, #12]
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	3319      	adds	r3, #25
 800406c:	601a      	str	r2, [r3, #0]
		int_attitude_struct->b_y = int_queue_struct->mag_msr[1];
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	691a      	ldr	r2, [r3, #16]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	331d      	adds	r3, #29
 8004076:	601a      	str	r2, [r3, #0]
		int_attitude_struct->b_z = int_queue_struct->mag_msr[2];
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	695a      	ldr	r2, [r3, #20]
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	3321      	adds	r3, #33	; 0x21
 8004080:	601a      	str	r2, [r3, #0]
		printf("OBC: Giro[2] : %f \n",int_attitude_struct->omega_z);
		printf("OBC: Magn Field[0] : %f \n",int_attitude_struct->b_x);
		printf("OBC: Magn Field[1] : %f \n",int_attitude_struct->b_y);
		printf("OBC: Magn Field[2] : %f \n",int_attitude_struct->b_z);
#endif
		free(int_queue_struct);
 8004082:	68b8      	ldr	r0, [r7, #8]
 8004084:	f00b fa70 	bl	800f568 <free>
		}
		else
		{
			printf("OBC TASK:Ricezione IMU fallita con status: %d \n\n", ((osEvent *)event)->status);
		}
}
 8004088:	e005      	b.n	8004096 <receive_IMUqueue_OBC+0x8a>
			printf("OBC TASK:Ricezione IMU fallita con status: %d \n\n", ((osEvent *)event)->status);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4619      	mov	r1, r3
 8004090:	4803      	ldr	r0, [pc, #12]	; (80040a0 <receive_IMUqueue_OBC+0x94>)
 8004092:	f00c f845 	bl	8010120 <iprintf>
}
 8004096:	bf00      	nop
 8004098:	3710      	adds	r7, #16
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}
 800409e:	bf00      	nop
 80040a0:	08012634 	.word	0x08012634

080040a4 <receive_Current_Tempqueue_OBC>:
void receive_Current_Tempqueue_OBC(void *event,void *current_temp_struct)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b086      	sub	sp, #24
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
 80040ac:	6039      	str	r1, [r7, #0]
	Current_Temp_Struct *int_queue_struct;
	housekeepingADCS *int_HK_struct = (housekeepingADCS *)current_temp_struct;
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	613b      	str	r3, [r7, #16]
	if (((osEvent *)event)->status == osEventMessage)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	2b10      	cmp	r3, #16
 80040b8:	d133      	bne.n	8004122 <receive_Current_Tempqueue_OBC+0x7e>
	{
		int_queue_struct = (Current_Temp_Struct *)((osEvent *) event)->value.p;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	60fb      	str	r3, [r7, #12]
#if enable_printf
		printf("OBC TASK: Received Currents and Temperatures values via Queue \n");
#endif
		for(int i=0;i<NUM_ACTUATORS+NUM_TEMP_SENS;i++)
 80040c0:	2300      	movs	r3, #0
 80040c2:	617b      	str	r3, [r7, #20]
 80040c4:	e026      	b.n	8004114 <receive_Current_Tempqueue_OBC+0x70>
		{
			if(i<NUM_ACTUATORS){
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	2b04      	cmp	r3, #4
 80040ca:	dc0d      	bgt.n	80040e8 <receive_Current_Tempqueue_OBC+0x44>
	    			int_HK_struct->current[i] = int_queue_struct->current[i];
 80040cc:	68fa      	ldr	r2, [r7, #12]
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	009b      	lsls	r3, r3, #2
 80040d2:	4413      	add	r3, r2
 80040d4:	6819      	ldr	r1, [r3, #0]
 80040d6:	693a      	ldr	r2, [r7, #16]
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	330c      	adds	r3, #12
 80040dc:	009b      	lsls	r3, r3, #2
 80040de:	4413      	add	r3, r2
 80040e0:	3301      	adds	r3, #1
 80040e2:	460a      	mov	r2, r1
 80040e4:	601a      	str	r2, [r3, #0]
 80040e6:	e012      	b.n	800410e <receive_Current_Tempqueue_OBC+0x6a>
#if enable_printf
	    			printf("OBC Task: Actuator %d current: %f Current_Temp_buff: %f \n",i+1,int_HK_struct->current[i],int_queue_struct->current[i]);
#endif
			}
	    	else
	    		if(i<NUM_ACTUATORS+NUM_TEMP_SENS){
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	2b0c      	cmp	r3, #12
 80040ec:	dc0f      	bgt.n	800410e <receive_Current_Tempqueue_OBC+0x6a>
	    			int_HK_struct->temperature[i - NUM_ACTUATORS] = int_queue_struct->temperature[i - NUM_ACTUATORS];
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	1f5a      	subs	r2, r3, #5
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	3b05      	subs	r3, #5
 80040f6:	68f9      	ldr	r1, [r7, #12]
 80040f8:	3204      	adds	r2, #4
 80040fa:	0092      	lsls	r2, r2, #2
 80040fc:	440a      	add	r2, r1
 80040fe:	3204      	adds	r2, #4
 8004100:	6811      	ldr	r1, [r2, #0]
 8004102:	693a      	ldr	r2, [r7, #16]
 8004104:	009b      	lsls	r3, r3, #2
 8004106:	4413      	add	r3, r2
 8004108:	3301      	adds	r3, #1
 800410a:	460a      	mov	r2, r1
 800410c:	601a      	str	r2, [r3, #0]
		for(int i=0;i<NUM_ACTUATORS+NUM_TEMP_SENS;i++)
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	3301      	adds	r3, #1
 8004112:	617b      	str	r3, [r7, #20]
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	2b0c      	cmp	r3, #12
 8004118:	ddd5      	ble.n	80040c6 <receive_Current_Tempqueue_OBC+0x22>
#if enable_printf
	    			printf("OBC Task: Temperature n%d value: %f Current_Temp_buff: %f \n",i - 4,int_HK_struct->temperature[i - NUM_ACTUATORS],int_queue_struct->temperature[i - NUM_ACTUATORS]);
#endif
	    		}
		}
		free(int_queue_struct);
 800411a:	68f8      	ldr	r0, [r7, #12]
 800411c:	f00b fa24 	bl	800f568 <free>
	else
	{
		printf("OBC TASK: Ricezione correnti e temperature fallita con status: %d \n\n", ((osEvent *)event)->status);
	}

}
 8004120:	e005      	b.n	800412e <receive_Current_Tempqueue_OBC+0x8a>
		printf("OBC TASK: Ricezione correnti e temperature fallita con status: %d \n\n", ((osEvent *)event)->status);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4619      	mov	r1, r3
 8004128:	4803      	ldr	r0, [pc, #12]	; (8004138 <receive_Current_Tempqueue_OBC+0x94>)
 800412a:	f00b fff9 	bl	8010120 <iprintf>
}
 800412e:	bf00      	nop
 8004130:	3718      	adds	r7, #24
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop
 8004138:	08012668 	.word	0x08012668

0800413c <receive_Attitudequeue_control>:

void receive_Attitudequeue_control(void *event,void * PID_struct)
{
 800413c:	b480      	push	{r7}
 800413e:	b085      	sub	sp, #20
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
 8004144:	6039      	str	r1, [r7, #0]
	setAttitudeADCS *int_attitude_adcs;
	PID_Inputs_struct *int_PID_struct = (PID_Inputs_struct *)PID_struct;
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	60fb      	str	r3, [r7, #12]
}
 800414a:	bf00      	nop
 800414c:	3714      	adds	r7, #20
 800414e:	46bd      	mov	sp, r7
 8004150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004154:	4770      	bx	lr
	...

08004158 <init_tempsens_handler>:
//uint8_t WRITE_ON_MR = 0x10; //The first byte to send on DIN to CR to start Conversation in Single MODE
//uint8_t MR_FOR_SINGLE_MOD = 0x86; //The second byte to send on DIN to start Conversation in Single MODE
uint8_t READ_DATAREG = 0x38; //The byte to send on DIN to start obtain the result of Conversation on Dout
uint8_t READ_STATUSREG = 0x08; //The byte to send on DIN to the CR to obtain the content of Status Reg

void init_tempsens_handler(Temp_values *Temp_values){
 8004158:	b480      	push	{r7}
 800415a:	b083      	sub	sp, #12
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
    Temp_values->temp[0] = 0;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	f04f 0200 	mov.w	r2, #0
 8004166:	601a      	str	r2, [r3, #0]
    Temp_values->temp[1] = 0;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	f04f 0200 	mov.w	r2, #0
 800416e:	605a      	str	r2, [r3, #4]
    Temp_values->temp[2] = 0;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	f04f 0200 	mov.w	r2, #0
 8004176:	609a      	str	r2, [r3, #8]
    Temp_values->temp[3] = 0;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f04f 0200 	mov.w	r2, #0
 800417e:	60da      	str	r2, [r3, #12]
    Temp_values->temp[4] = 0;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f04f 0200 	mov.w	r2, #0
 8004186:	611a      	str	r2, [r3, #16]
    Temp_values->temp[5] = 0;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	f04f 0200 	mov.w	r2, #0
 800418e:	615a      	str	r2, [r3, #20]
    Temp_values->temp[6] = 0;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	f04f 0200 	mov.w	r2, #0
 8004196:	619a      	str	r2, [r3, #24]
    Temp_values->temp[7] = 0;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	f04f 0200 	mov.w	r2, #0
 800419e:	61da      	str	r2, [r3, #28]
    Temp_values->values.R[0] = 10040; //ohm
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	4a13      	ldr	r2, [pc, #76]	; (80041f0 <init_tempsens_handler+0x98>)
 80041a4:	625a      	str	r2, [r3, #36]	; 0x24
    Temp_values->values.R[1] = 10020; //ohm
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	4a12      	ldr	r2, [pc, #72]	; (80041f4 <init_tempsens_handler+0x9c>)
 80041aa:	629a      	str	r2, [r3, #40]	; 0x28
    Temp_values->values.R[2] = 10000; //ohm
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	4a12      	ldr	r2, [pc, #72]	; (80041f8 <init_tempsens_handler+0xa0>)
 80041b0:	62da      	str	r2, [r3, #44]	; 0x2c
    Temp_values->values.R[3] = 10020; //ohm
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	4a0f      	ldr	r2, [pc, #60]	; (80041f4 <init_tempsens_handler+0x9c>)
 80041b6:	631a      	str	r2, [r3, #48]	; 0x30
    Temp_values->values.R[4] = 10000; //ohm
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	4a0f      	ldr	r2, [pc, #60]	; (80041f8 <init_tempsens_handler+0xa0>)
 80041bc:	635a      	str	r2, [r3, #52]	; 0x34
    Temp_values->values.R[5] = 10010; //ohm
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	4a0e      	ldr	r2, [pc, #56]	; (80041fc <init_tempsens_handler+0xa4>)
 80041c2:	639a      	str	r2, [r3, #56]	; 0x38
    Temp_values->values.R[6] = 10000; //ohm
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	4a0c      	ldr	r2, [pc, #48]	; (80041f8 <init_tempsens_handler+0xa0>)
 80041c8:	63da      	str	r2, [r3, #60]	; 0x3c
    Temp_values->values.R[7] = 10000; //ohm
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	4a0a      	ldr	r2, [pc, #40]	; (80041f8 <init_tempsens_handler+0xa0>)
 80041ce:	641a      	str	r2, [r3, #64]	; 0x40
    Temp_values->values.R_25 = 10000; //ohm
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	4a09      	ldr	r2, [pc, #36]	; (80041f8 <init_tempsens_handler+0xa0>)
 80041d4:	621a      	str	r2, [r3, #32]
    Temp_values->values.B = 3977; //k
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	4a09      	ldr	r2, [pc, #36]	; (8004200 <init_tempsens_handler+0xa8>)
 80041da:	645a      	str	r2, [r3, #68]	; 0x44
    Temp_values->values.Vdd = 3.3; //v
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	4a09      	ldr	r2, [pc, #36]	; (8004204 <init_tempsens_handler+0xac>)
 80041e0:	649a      	str	r2, [r3, #72]	; 0x48
}
 80041e2:	bf00      	nop
 80041e4:	370c      	adds	r7, #12
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr
 80041ee:	bf00      	nop
 80041f0:	461ce000 	.word	0x461ce000
 80041f4:	461c9000 	.word	0x461c9000
 80041f8:	461c4000 	.word	0x461c4000
 80041fc:	461c6800 	.word	0x461c6800
 8004200:	45789000 	.word	0x45789000
 8004204:	40533333 	.word	0x40533333

08004208 <select_input>:

void select_input(uint8_t sel)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b082      	sub	sp, #8
 800420c:	af00      	add	r7, sp, #0
 800420e:	4603      	mov	r3, r0
 8004210:	71fb      	strb	r3, [r7, #7]
    //s3 must be put to 0 always,otherwise the mux would not put out the signal
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); //s3 = 0
 8004212:	2200      	movs	r2, #0
 8004214:	2110      	movs	r1, #16
 8004216:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800421a:	f003 ff37 	bl	800808c <HAL_GPIO_WritePin>
    switch (sel)
 800421e:	79fb      	ldrb	r3, [r7, #7]
 8004220:	2b07      	cmp	r3, #7
 8004222:	f200 809b 	bhi.w	800435c <select_input+0x154>
 8004226:	a201      	add	r2, pc, #4	; (adr r2, 800422c <select_input+0x24>)
 8004228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800422c:	0800424d 	.word	0x0800424d
 8004230:	0800426f 	.word	0x0800426f
 8004234:	08004291 	.word	0x08004291
 8004238:	080042b3 	.word	0x080042b3
 800423c:	080042d5 	.word	0x080042d5
 8004240:	080042f7 	.word	0x080042f7
 8004244:	08004319 	.word	0x08004319
 8004248:	0800433b 	.word	0x0800433b
    {
    case 0:
        /* code */
        //Select Y0
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET); //s2 = 0
 800424c:	2200      	movs	r2, #0
 800424e:	2101      	movs	r1, #1
 8004250:	4846      	ldr	r0, [pc, #280]	; (800436c <select_input+0x164>)
 8004252:	f003 ff1b 	bl	800808c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET); //s1 = 0
 8004256:	2200      	movs	r2, #0
 8004258:	2104      	movs	r1, #4
 800425a:	4845      	ldr	r0, [pc, #276]	; (8004370 <select_input+0x168>)
 800425c:	f003 ff16 	bl	800808c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET); //s0 = 0
 8004260:	2200      	movs	r2, #0
 8004262:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004266:	4841      	ldr	r0, [pc, #260]	; (800436c <select_input+0x164>)
 8004268:	f003 ff10 	bl	800808c <HAL_GPIO_WritePin>
        
        
        break;
 800426c:	e07a      	b.n	8004364 <select_input+0x15c>
    case 1:
        /* code */
        //Select Y1
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET); //s2 = 0
 800426e:	2200      	movs	r2, #0
 8004270:	2101      	movs	r1, #1
 8004272:	483e      	ldr	r0, [pc, #248]	; (800436c <select_input+0x164>)
 8004274:	f003 ff0a 	bl	800808c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET); //s1 = 0
 8004278:	2200      	movs	r2, #0
 800427a:	2104      	movs	r1, #4
 800427c:	483c      	ldr	r0, [pc, #240]	; (8004370 <select_input+0x168>)
 800427e:	f003 ff05 	bl	800808c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET); //s0 = 1
 8004282:	2201      	movs	r2, #1
 8004284:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004288:	4838      	ldr	r0, [pc, #224]	; (800436c <select_input+0x164>)
 800428a:	f003 feff 	bl	800808c <HAL_GPIO_WritePin>
        break;
 800428e:	e069      	b.n	8004364 <select_input+0x15c>
    case 2:
        /* code */
        //Select Y2
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET); //s2 = 0
 8004290:	2200      	movs	r2, #0
 8004292:	2101      	movs	r1, #1
 8004294:	4835      	ldr	r0, [pc, #212]	; (800436c <select_input+0x164>)
 8004296:	f003 fef9 	bl	800808c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET); //s1 = 1
 800429a:	2201      	movs	r2, #1
 800429c:	2104      	movs	r1, #4
 800429e:	4834      	ldr	r0, [pc, #208]	; (8004370 <select_input+0x168>)
 80042a0:	f003 fef4 	bl	800808c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET); //s0 = 0
 80042a4:	2200      	movs	r2, #0
 80042a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80042aa:	4830      	ldr	r0, [pc, #192]	; (800436c <select_input+0x164>)
 80042ac:	f003 feee 	bl	800808c <HAL_GPIO_WritePin>
        break;
 80042b0:	e058      	b.n	8004364 <select_input+0x15c>
    case 3:
        /* code */
        //Select Y3
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET); //s2 = 0
 80042b2:	2200      	movs	r2, #0
 80042b4:	2101      	movs	r1, #1
 80042b6:	482d      	ldr	r0, [pc, #180]	; (800436c <select_input+0x164>)
 80042b8:	f003 fee8 	bl	800808c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET); //s1 = 1
 80042bc:	2201      	movs	r2, #1
 80042be:	2104      	movs	r1, #4
 80042c0:	482b      	ldr	r0, [pc, #172]	; (8004370 <select_input+0x168>)
 80042c2:	f003 fee3 	bl	800808c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET); //s0 = 1
 80042c6:	2201      	movs	r2, #1
 80042c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80042cc:	4827      	ldr	r0, [pc, #156]	; (800436c <select_input+0x164>)
 80042ce:	f003 fedd 	bl	800808c <HAL_GPIO_WritePin>
        break;
 80042d2:	e047      	b.n	8004364 <select_input+0x15c>
    case 4:
        /* code */
        //Select Y4
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET); //s2 = 1
 80042d4:	2201      	movs	r2, #1
 80042d6:	2101      	movs	r1, #1
 80042d8:	4824      	ldr	r0, [pc, #144]	; (800436c <select_input+0x164>)
 80042da:	f003 fed7 	bl	800808c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET); //s1 = 0
 80042de:	2200      	movs	r2, #0
 80042e0:	2104      	movs	r1, #4
 80042e2:	4823      	ldr	r0, [pc, #140]	; (8004370 <select_input+0x168>)
 80042e4:	f003 fed2 	bl	800808c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET); //s0 = 0
 80042e8:	2200      	movs	r2, #0
 80042ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80042ee:	481f      	ldr	r0, [pc, #124]	; (800436c <select_input+0x164>)
 80042f0:	f003 fecc 	bl	800808c <HAL_GPIO_WritePin>
        break;
 80042f4:	e036      	b.n	8004364 <select_input+0x15c>
    case 5:
        /* code */
        //Select Y5
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET); //s2 = 1
 80042f6:	2201      	movs	r2, #1
 80042f8:	2101      	movs	r1, #1
 80042fa:	481c      	ldr	r0, [pc, #112]	; (800436c <select_input+0x164>)
 80042fc:	f003 fec6 	bl	800808c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET); //s1 = 0
 8004300:	2200      	movs	r2, #0
 8004302:	2104      	movs	r1, #4
 8004304:	481a      	ldr	r0, [pc, #104]	; (8004370 <select_input+0x168>)
 8004306:	f003 fec1 	bl	800808c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET); //s0 = 1
 800430a:	2201      	movs	r2, #1
 800430c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004310:	4816      	ldr	r0, [pc, #88]	; (800436c <select_input+0x164>)
 8004312:	f003 febb 	bl	800808c <HAL_GPIO_WritePin>
        break;
 8004316:	e025      	b.n	8004364 <select_input+0x15c>
    case 6:
        /* code */
        //Select Y6
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET); //s2 = 1
 8004318:	2201      	movs	r2, #1
 800431a:	2101      	movs	r1, #1
 800431c:	4813      	ldr	r0, [pc, #76]	; (800436c <select_input+0x164>)
 800431e:	f003 feb5 	bl	800808c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET); //s1 = 1
 8004322:	2201      	movs	r2, #1
 8004324:	2104      	movs	r1, #4
 8004326:	4812      	ldr	r0, [pc, #72]	; (8004370 <select_input+0x168>)
 8004328:	f003 feb0 	bl	800808c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET); //s0 = 0
 800432c:	2200      	movs	r2, #0
 800432e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004332:	480e      	ldr	r0, [pc, #56]	; (800436c <select_input+0x164>)
 8004334:	f003 feaa 	bl	800808c <HAL_GPIO_WritePin>
        break;
 8004338:	e014      	b.n	8004364 <select_input+0x15c>
    case 7:
        /* code */
        //Select Y7
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET); //s2 = 1
 800433a:	2201      	movs	r2, #1
 800433c:	2101      	movs	r1, #1
 800433e:	480b      	ldr	r0, [pc, #44]	; (800436c <select_input+0x164>)
 8004340:	f003 fea4 	bl	800808c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET); //s1 = 1
 8004344:	2201      	movs	r2, #1
 8004346:	2104      	movs	r1, #4
 8004348:	4809      	ldr	r0, [pc, #36]	; (8004370 <select_input+0x168>)
 800434a:	f003 fe9f 	bl	800808c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET); //s0 = 1
 800434e:	2201      	movs	r2, #1
 8004350:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004354:	4805      	ldr	r0, [pc, #20]	; (800436c <select_input+0x164>)
 8004356:	f003 fe99 	bl	800808c <HAL_GPIO_WritePin>
        break;
 800435a:	e003      	b.n	8004364 <select_input+0x15c>

    default:
        /* code */
        //Error, print that the sel value is not correct
    	printf("Error: selection signal is NOT CORRECT!!! \n");
 800435c:	4805      	ldr	r0, [pc, #20]	; (8004374 <select_input+0x16c>)
 800435e:	f00b ff45 	bl	80101ec <puts>
        break;
 8004362:	bf00      	nop
    }
}
 8004364:	bf00      	nop
 8004366:	3708      	adds	r7, #8
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}
 800436c:	48000400 	.word	0x48000400
 8004370:	48000c00 	.word	0x48000c00
 8004374:	080126b0 	.word	0x080126b0

08004378 <ADC_Conversion>:

float ADC_Conversion(SPI_HandleTypeDef *spi_struct,uint8_t mode)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b088      	sub	sp, #32
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
 8004380:	460b      	mov	r3, r1
 8004382:	70fb      	strb	r3, [r7, #3]
    uint8_t spi_data[2];
    volatile uint16_t dec_data;
    //uint8_t status_reg_val;
    uint32_t time_start = 0; //ms
 8004384:	2300      	movs	r3, #0
 8004386:	61fb      	str	r3, [r7, #28]
    uint32_t timeout = 100; //ms
 8004388:	2364      	movs	r3, #100	; 0x64
 800438a:	61bb      	str	r3, [r7, #24]
    volatile float data = 0;
 800438c:	f04f 0300 	mov.w	r3, #0
 8004390:	60fb      	str	r3, [r7, #12]
    if(mode == 0) //Continuous conversion mode
 8004392:	78fb      	ldrb	r3, [r7, #3]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d145      	bne.n	8004424 <ADC_Conversion+0xac>
    {
#if enable_printf
    	printf("Continuous conversion mode \n");
#endif
    	//CS LOW: Enable communication
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8004398:	2200      	movs	r2, #0
 800439a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800439e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80043a2:	f003 fe73 	bl	800808c <HAL_GPIO_WritePin>
    	//time_start = HAL_GetTick() + 100;
    	//while(HAL_GetTick()<time_start);
    	HAL_SPI_Transmit(spi_struct,&READ_DATAREG, 1,timeout);
 80043a6:	69bb      	ldr	r3, [r7, #24]
 80043a8:	2201      	movs	r2, #1
 80043aa:	4959      	ldr	r1, [pc, #356]	; (8004510 <ADC_Conversion+0x198>)
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	f005 f954 	bl	800965a <HAL_SPI_Transmit>
    	HAL_SPI_Receive(spi_struct,spi_data, 2,timeout);
 80043b2:	f107 0114 	add.w	r1, r7, #20
 80043b6:	69bb      	ldr	r3, [r7, #24]
 80043b8:	2202      	movs	r2, #2
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	f005 fabb 	bl	8009936 <HAL_SPI_Receive>
    	//CS HIGH: Disable communication
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80043c0:	2201      	movs	r2, #1
 80043c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80043c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80043ca:	f003 fe5f 	bl	800808c <HAL_GPIO_WritePin>
    	dec_data = (spi_data[0]<<8)|spi_data[1];
 80043ce:	7d3b      	ldrb	r3, [r7, #20]
 80043d0:	021b      	lsls	r3, r3, #8
 80043d2:	b21a      	sxth	r2, r3
 80043d4:	7d7b      	ldrb	r3, [r7, #21]
 80043d6:	b21b      	sxth	r3, r3
 80043d8:	4313      	orrs	r3, r2
 80043da:	b21b      	sxth	r3, r3
 80043dc:	b29b      	uxth	r3, r3
 80043de:	827b      	strh	r3, [r7, #18]
    	data = ((float)dec_data/pow(2,N))*Vref;
 80043e0:	8a7b      	ldrh	r3, [r7, #18]
 80043e2:	b29b      	uxth	r3, r3
 80043e4:	ee07 3a90 	vmov	s15, r3
 80043e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043ec:	ee17 0a90 	vmov	r0, s15
 80043f0:	f7fc f8b2 	bl	8000558 <__aeabi_f2d>
 80043f4:	f04f 0200 	mov.w	r2, #0
 80043f8:	4b46      	ldr	r3, [pc, #280]	; (8004514 <ADC_Conversion+0x19c>)
 80043fa:	f7fc fa2f 	bl	800085c <__aeabi_ddiv>
 80043fe:	4602      	mov	r2, r0
 8004400:	460b      	mov	r3, r1
 8004402:	4610      	mov	r0, r2
 8004404:	4619      	mov	r1, r3
 8004406:	a33e      	add	r3, pc, #248	; (adr r3, 8004500 <ADC_Conversion+0x188>)
 8004408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800440c:	f7fc f8fc 	bl	8000608 <__aeabi_dmul>
 8004410:	4602      	mov	r2, r0
 8004412:	460b      	mov	r3, r1
 8004414:	4610      	mov	r0, r2
 8004416:	4619      	mov	r1, r3
 8004418:	f7fc fbce 	bl	8000bb8 <__aeabi_d2f>
 800441c:	4603      	mov	r3, r0
 800441e:	60fb      	str	r3, [r7, #12]
#if enable_printf
        printf("Transmitted packet and received bytes: %d, data =  %f v \n",dec_data,data);
#endif
        return data;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	e065      	b.n	80044f0 <ADC_Conversion+0x178>
    }
    else if(mode == 1) //Single conversion mode
 8004424:	78fb      	ldrb	r3, [r7, #3]
 8004426:	2b01      	cmp	r3, #1
 8004428:	d157      	bne.n	80044da <ADC_Conversion+0x162>
    {
#if enable_printf
    	printf("Single conversion mode \n");
#endif
    	//CS LOW: Enable communication
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800442a:	2200      	movs	r2, #0
 800442c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004430:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004434:	f003 fe2a 	bl	800808c <HAL_GPIO_WritePin>

    	HAL_SPI_Transmit(spi_struct,single_mode_pckt, 2, timeout);
 8004438:	69bb      	ldr	r3, [r7, #24]
 800443a:	2202      	movs	r2, #2
 800443c:	4936      	ldr	r1, [pc, #216]	; (8004518 <ADC_Conversion+0x1a0>)
 800443e:	6878      	ldr	r0, [r7, #4]
 8004440:	f005 f90b 	bl	800965a <HAL_SPI_Transmit>
    	time_start = HAL_GetTick() + 200;
 8004444:	f001 ff4c 	bl	80062e0 <HAL_GetTick>
 8004448:	4603      	mov	r3, r0
 800444a:	33c8      	adds	r3, #200	; 0xc8
 800444c:	61fb      	str	r3, [r7, #28]
    	//printf("time_start : %lu, cpu time: %lu \n",time_start,HAL_GetTick());
    	while(HAL_GetTick()<time_start);
 800444e:	bf00      	nop
 8004450:	f001 ff46 	bl	80062e0 <HAL_GetTick>
 8004454:	4602      	mov	r2, r0
 8004456:	69fb      	ldr	r3, [r7, #28]
 8004458:	4293      	cmp	r3, r2
 800445a:	d8f9      	bhi.n	8004450 <ADC_Conversion+0xd8>
    	//Get the result of conversion
    	HAL_SPI_Transmit(spi_struct,&READ_DATAREG, 1,timeout);
 800445c:	69bb      	ldr	r3, [r7, #24]
 800445e:	2201      	movs	r2, #1
 8004460:	492b      	ldr	r1, [pc, #172]	; (8004510 <ADC_Conversion+0x198>)
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f005 f8f9 	bl	800965a <HAL_SPI_Transmit>
    	HAL_SPI_Receive(spi_struct,spi_data, 2,timeout);
 8004468:	f107 0114 	add.w	r1, r7, #20
 800446c:	69bb      	ldr	r3, [r7, #24]
 800446e:	2202      	movs	r2, #2
 8004470:	6878      	ldr	r0, [r7, #4]
 8004472:	f005 fa60 	bl	8009936 <HAL_SPI_Receive>
    	//HAL_SPI_TransmitReceive(spi_struct,&READ_DATAREG,spi_data,1,timeout+100);
    	//CS HIGH: Disable communication
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8004476:	2201      	movs	r2, #1
 8004478:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800447c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004480:	f003 fe04 	bl	800808c <HAL_GPIO_WritePin>
    	//Process result of conversuion
   		dec_data = (spi_data[0]<<8)|spi_data[1];
 8004484:	7d3b      	ldrb	r3, [r7, #20]
 8004486:	021b      	lsls	r3, r3, #8
 8004488:	b21a      	sxth	r2, r3
 800448a:	7d7b      	ldrb	r3, [r7, #21]
 800448c:	b21b      	sxth	r3, r3
 800448e:	4313      	orrs	r3, r2
 8004490:	b21b      	sxth	r3, r3
 8004492:	b29b      	uxth	r3, r3
 8004494:	827b      	strh	r3, [r7, #18]
   		data = (((float)dec_data)/(pow(2,N)-1))*Vref;
 8004496:	8a7b      	ldrh	r3, [r7, #18]
 8004498:	b29b      	uxth	r3, r3
 800449a:	ee07 3a90 	vmov	s15, r3
 800449e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044a2:	ee17 0a90 	vmov	r0, s15
 80044a6:	f7fc f857 	bl	8000558 <__aeabi_f2d>
 80044aa:	a317      	add	r3, pc, #92	; (adr r3, 8004508 <ADC_Conversion+0x190>)
 80044ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044b0:	f7fc f9d4 	bl	800085c <__aeabi_ddiv>
 80044b4:	4602      	mov	r2, r0
 80044b6:	460b      	mov	r3, r1
 80044b8:	4610      	mov	r0, r2
 80044ba:	4619      	mov	r1, r3
 80044bc:	a310      	add	r3, pc, #64	; (adr r3, 8004500 <ADC_Conversion+0x188>)
 80044be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044c2:	f7fc f8a1 	bl	8000608 <__aeabi_dmul>
 80044c6:	4602      	mov	r2, r0
 80044c8:	460b      	mov	r3, r1
 80044ca:	4610      	mov	r0, r2
 80044cc:	4619      	mov	r1, r3
 80044ce:	f7fc fb73 	bl	8000bb8 <__aeabi_d2f>
 80044d2:	4603      	mov	r3, r0
 80044d4:	60fb      	str	r3, [r7, #12]
#if enable_printf
   		printf("Transmitted packet and received bytes: %d, data =  %f v \n",dec_data,data);
#endif
   		return data;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	e00a      	b.n	80044f0 <ADC_Conversion+0x178>
    }
    else if(mode == 2) //Continuous read Mode
 80044da:	78fb      	ldrb	r3, [r7, #3]
 80044dc:	2b02      	cmp	r3, #2
 80044de:	d102      	bne.n	80044e6 <ADC_Conversion+0x16e>
    {
#if enable_printf
    	printf("Continuous read mode \n");
#endif
		return 1;
 80044e0:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80044e4:	e004      	b.n	80044f0 <ADC_Conversion+0x178>
    }
    else{
        //Stampa che non è stato inserito il mode corretto perchè deve essere compreso tra 0 e 2
    	printf("Error: mode value must between 0 and 2!!! \n");
 80044e6:	480d      	ldr	r0, [pc, #52]	; (800451c <ADC_Conversion+0x1a4>)
 80044e8:	f00b fe80 	bl	80101ec <puts>

    	return 0;
 80044ec:	f04f 0300 	mov.w	r3, #0
    }

}
 80044f0:	ee07 3a90 	vmov	s15, r3
 80044f4:	eeb0 0a67 	vmov.f32	s0, s15
 80044f8:	3720      	adds	r7, #32
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}
 80044fe:	bf00      	nop
 8004500:	66666666 	.word	0x66666666
 8004504:	400a6666 	.word	0x400a6666
 8004508:	00000000 	.word	0x00000000
 800450c:	40efffe0 	.word	0x40efffe0
 8004510:	2000000a 	.word	0x2000000a
 8004514:	40f00000 	.word	0x40f00000
 8004518:	20000008 	.word	0x20000008
 800451c:	080126dc 	.word	0x080126dc

08004520 <voltage_to_temperature_conv>:

void voltage_to_temperature_conv(float value,Temp_values *s1,uint8_t i){
 8004520:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004524:	b084      	sub	sp, #16
 8004526:	af00      	add	r7, sp, #0
 8004528:	ed87 0a03 	vstr	s0, [r7, #12]
 800452c:	60b8      	str	r0, [r7, #8]
 800452e:	460b      	mov	r3, r1
 8004530:	71fb      	strb	r3, [r7, #7]

	//printf("Value: %f, B: %f, Vdd: %f, R_25: %f, R: %f \n",value,s1->values.B,s1->values.Vdd,s1->values.R_25,s1->values.R[i]);
	s1->temp[i] = ((298.15 * s1->values.B)/(s1->values.B - (298.15*(ln(((s1->values.Vdd/value)-1)*(s1->values.R_25/s1->values.R[i])))))) - 273.15;
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004536:	4618      	mov	r0, r3
 8004538:	f7fc f80e 	bl	8000558 <__aeabi_f2d>
 800453c:	a330      	add	r3, pc, #192	; (adr r3, 8004600 <voltage_to_temperature_conv+0xe0>)
 800453e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004542:	f7fc f861 	bl	8000608 <__aeabi_dmul>
 8004546:	4602      	mov	r2, r0
 8004548:	460b      	mov	r3, r1
 800454a:	4690      	mov	r8, r2
 800454c:	4699      	mov	r9, r3
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004552:	4618      	mov	r0, r3
 8004554:	f7fc f800 	bl	8000558 <__aeabi_f2d>
 8004558:	4604      	mov	r4, r0
 800455a:	460d      	mov	r5, r1
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	edd3 6a12 	vldr	s13, [r3, #72]	; 0x48
 8004562:	ed97 7a03 	vldr	s14, [r7, #12]
 8004566:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800456a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800456e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	ed93 6a08 	vldr	s12, [r3, #32]
 8004578:	79fb      	ldrb	r3, [r7, #7]
 800457a:	68ba      	ldr	r2, [r7, #8]
 800457c:	3308      	adds	r3, #8
 800457e:	009b      	lsls	r3, r3, #2
 8004580:	4413      	add	r3, r2
 8004582:	3304      	adds	r3, #4
 8004584:	edd3 6a00 	vldr	s13, [r3]
 8004588:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800458c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004590:	ee17 0a90 	vmov	r0, s15
 8004594:	f7fb ffe0 	bl	8000558 <__aeabi_f2d>
 8004598:	4602      	mov	r2, r0
 800459a:	460b      	mov	r3, r1
 800459c:	ec43 2b10 	vmov	d0, r2, r3
 80045a0:	f00d fd0e 	bl	8011fc0 <log>
 80045a4:	ec51 0b10 	vmov	r0, r1, d0
 80045a8:	a315      	add	r3, pc, #84	; (adr r3, 8004600 <voltage_to_temperature_conv+0xe0>)
 80045aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045ae:	f7fc f82b 	bl	8000608 <__aeabi_dmul>
 80045b2:	4602      	mov	r2, r0
 80045b4:	460b      	mov	r3, r1
 80045b6:	4620      	mov	r0, r4
 80045b8:	4629      	mov	r1, r5
 80045ba:	f7fb fe6d 	bl	8000298 <__aeabi_dsub>
 80045be:	4602      	mov	r2, r0
 80045c0:	460b      	mov	r3, r1
 80045c2:	4640      	mov	r0, r8
 80045c4:	4649      	mov	r1, r9
 80045c6:	f7fc f949 	bl	800085c <__aeabi_ddiv>
 80045ca:	4602      	mov	r2, r0
 80045cc:	460b      	mov	r3, r1
 80045ce:	4610      	mov	r0, r2
 80045d0:	4619      	mov	r1, r3
 80045d2:	a30d      	add	r3, pc, #52	; (adr r3, 8004608 <voltage_to_temperature_conv+0xe8>)
 80045d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045d8:	f7fb fe5e 	bl	8000298 <__aeabi_dsub>
 80045dc:	4602      	mov	r2, r0
 80045de:	460b      	mov	r3, r1
 80045e0:	79fc      	ldrb	r4, [r7, #7]
 80045e2:	4610      	mov	r0, r2
 80045e4:	4619      	mov	r1, r3
 80045e6:	f7fc fae7 	bl	8000bb8 <__aeabi_d2f>
 80045ea:	4601      	mov	r1, r0
 80045ec:	68ba      	ldr	r2, [r7, #8]
 80045ee:	00a3      	lsls	r3, r4, #2
 80045f0:	4413      	add	r3, r2
 80045f2:	6019      	str	r1, [r3, #0]
	//printf("Temperature: %f \n",s1->temp[i]);
}
 80045f4:	bf00      	nop
 80045f6:	3710      	adds	r7, #16
 80045f8:	46bd      	mov	sp, r7
 80045fa:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80045fe:	bf00      	nop
 8004600:	66666666 	.word	0x66666666
 8004604:	4072a266 	.word	0x4072a266
 8004608:	66666666 	.word	0x66666666
 800460c:	40711266 	.word	0x40711266

08004610 <get_temperatures>:

void get_temperatures(SPI_HandleTypeDef *spi_struct,Temp_values *temp_struct, uint8_t counter)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b086      	sub	sp, #24
 8004614:	af00      	add	r7, sp, #0
 8004616:	60f8      	str	r0, [r7, #12]
 8004618:	60b9      	str	r1, [r7, #8]
 800461a:	4613      	mov	r3, r2
 800461c:	71fb      	strb	r3, [r7, #7]
	volatile float conv_result;
	switch(counter)
 800461e:	79fb      	ldrb	r3, [r7, #7]
 8004620:	2b07      	cmp	r3, #7
 8004622:	f200 80b3 	bhi.w	800478c <get_temperatures+0x17c>
 8004626:	a201      	add	r2, pc, #4	; (adr r2, 800462c <get_temperatures+0x1c>)
 8004628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800462c:	0800464d 	.word	0x0800464d
 8004630:	08004675 	.word	0x08004675
 8004634:	0800469d 	.word	0x0800469d
 8004638:	080046c5 	.word	0x080046c5
 800463c:	080046ed 	.word	0x080046ed
 8004640:	08004715 	.word	0x08004715
 8004644:	0800473d 	.word	0x0800473d
 8004648:	08004765 	.word	0x08004765
	{
		case 0:

		select_input(0);
 800464c:	2000      	movs	r0, #0
 800464e:	f7ff fddb 	bl	8004208 <select_input>
		//Single conversion mode
		conv_result = ADC_Conversion(spi_struct,1);
 8004652:	2101      	movs	r1, #1
 8004654:	68f8      	ldr	r0, [r7, #12]
 8004656:	f7ff fe8f 	bl	8004378 <ADC_Conversion>
 800465a:	eef0 7a40 	vmov.f32	s15, s0
 800465e:	edc7 7a05 	vstr	s15, [r7, #20]
		voltage_to_temperature_conv(conv_result,temp_struct,0);
 8004662:	edd7 7a05 	vldr	s15, [r7, #20]
 8004666:	2100      	movs	r1, #0
 8004668:	68b8      	ldr	r0, [r7, #8]
 800466a:	eeb0 0a67 	vmov.f32	s0, s15
 800466e:	f7ff ff57 	bl	8004520 <voltage_to_temperature_conv>
#if enable_printf
		printf("Sensors 1 Temp : %.2f \n",temp_struct->temp[0]);
#endif
		//HAL_Delay(100);

		break;
 8004672:	e08c      	b.n	800478e <get_temperatures+0x17e>

		case 1:

		select_input(1);
 8004674:	2001      	movs	r0, #1
 8004676:	f7ff fdc7 	bl	8004208 <select_input>
		//Single conversion mode
		conv_result = ADC_Conversion(spi_struct,1);
 800467a:	2101      	movs	r1, #1
 800467c:	68f8      	ldr	r0, [r7, #12]
 800467e:	f7ff fe7b 	bl	8004378 <ADC_Conversion>
 8004682:	eef0 7a40 	vmov.f32	s15, s0
 8004686:	edc7 7a05 	vstr	s15, [r7, #20]
		voltage_to_temperature_conv(conv_result,temp_struct,1);
 800468a:	edd7 7a05 	vldr	s15, [r7, #20]
 800468e:	2101      	movs	r1, #1
 8004690:	68b8      	ldr	r0, [r7, #8]
 8004692:	eeb0 0a67 	vmov.f32	s0, s15
 8004696:	f7ff ff43 	bl	8004520 <voltage_to_temperature_conv>
#if enable_printf
		printf("Sensors 2 Temp : %.2f \n",temp_struct->temp[1]);
#endif
		//HAL_Delay(100);

		break;
 800469a:	e078      	b.n	800478e <get_temperatures+0x17e>

		case 2:

		select_input(2);
 800469c:	2002      	movs	r0, #2
 800469e:	f7ff fdb3 	bl	8004208 <select_input>
		//Single conversion mode
		conv_result = ADC_Conversion(spi_struct,1);
 80046a2:	2101      	movs	r1, #1
 80046a4:	68f8      	ldr	r0, [r7, #12]
 80046a6:	f7ff fe67 	bl	8004378 <ADC_Conversion>
 80046aa:	eef0 7a40 	vmov.f32	s15, s0
 80046ae:	edc7 7a05 	vstr	s15, [r7, #20]
		voltage_to_temperature_conv(conv_result,temp_struct,2);
 80046b2:	edd7 7a05 	vldr	s15, [r7, #20]
 80046b6:	2102      	movs	r1, #2
 80046b8:	68b8      	ldr	r0, [r7, #8]
 80046ba:	eeb0 0a67 	vmov.f32	s0, s15
 80046be:	f7ff ff2f 	bl	8004520 <voltage_to_temperature_conv>
#if enable_printf
		printf("Sensors 3 Temp : %.2f \n",temp_struct->temp[2]);
#endif
		//HAL_Delay(100);

		break;
 80046c2:	e064      	b.n	800478e <get_temperatures+0x17e>

		case 3:

		select_input(3);
 80046c4:	2003      	movs	r0, #3
 80046c6:	f7ff fd9f 	bl	8004208 <select_input>
		//Single conversion mode
		conv_result = ADC_Conversion(spi_struct,1);
 80046ca:	2101      	movs	r1, #1
 80046cc:	68f8      	ldr	r0, [r7, #12]
 80046ce:	f7ff fe53 	bl	8004378 <ADC_Conversion>
 80046d2:	eef0 7a40 	vmov.f32	s15, s0
 80046d6:	edc7 7a05 	vstr	s15, [r7, #20]
		voltage_to_temperature_conv(conv_result,temp_struct,3);
 80046da:	edd7 7a05 	vldr	s15, [r7, #20]
 80046de:	2103      	movs	r1, #3
 80046e0:	68b8      	ldr	r0, [r7, #8]
 80046e2:	eeb0 0a67 	vmov.f32	s0, s15
 80046e6:	f7ff ff1b 	bl	8004520 <voltage_to_temperature_conv>
#if enable_printf
		printf("Sensors 4 Temp : %.2f \n",temp_struct->temp[3]);
#endif
		//HAL_Delay(100);
		break;
 80046ea:	e050      	b.n	800478e <get_temperatures+0x17e>

		case 4:

		select_input(4);
 80046ec:	2004      	movs	r0, #4
 80046ee:	f7ff fd8b 	bl	8004208 <select_input>
		//Single conversion mode
		conv_result = ADC_Conversion(spi_struct,1);
 80046f2:	2101      	movs	r1, #1
 80046f4:	68f8      	ldr	r0, [r7, #12]
 80046f6:	f7ff fe3f 	bl	8004378 <ADC_Conversion>
 80046fa:	eef0 7a40 	vmov.f32	s15, s0
 80046fe:	edc7 7a05 	vstr	s15, [r7, #20]
		voltage_to_temperature_conv(conv_result,temp_struct,4);
 8004702:	edd7 7a05 	vldr	s15, [r7, #20]
 8004706:	2104      	movs	r1, #4
 8004708:	68b8      	ldr	r0, [r7, #8]
 800470a:	eeb0 0a67 	vmov.f32	s0, s15
 800470e:	f7ff ff07 	bl	8004520 <voltage_to_temperature_conv>
#if enable_printf
		printf("Sensors 5 Temp : %.2f \n",temp_struct->temp[4]);
#endif
		//HAL_Delay(100);

		break;
 8004712:	e03c      	b.n	800478e <get_temperatures+0x17e>
		case 5:

		select_input(5);
 8004714:	2005      	movs	r0, #5
 8004716:	f7ff fd77 	bl	8004208 <select_input>
		//Single conversion mode
		conv_result = ADC_Conversion(spi_struct,1);
 800471a:	2101      	movs	r1, #1
 800471c:	68f8      	ldr	r0, [r7, #12]
 800471e:	f7ff fe2b 	bl	8004378 <ADC_Conversion>
 8004722:	eef0 7a40 	vmov.f32	s15, s0
 8004726:	edc7 7a05 	vstr	s15, [r7, #20]
		voltage_to_temperature_conv(conv_result,temp_struct,5);
 800472a:	edd7 7a05 	vldr	s15, [r7, #20]
 800472e:	2105      	movs	r1, #5
 8004730:	68b8      	ldr	r0, [r7, #8]
 8004732:	eeb0 0a67 	vmov.f32	s0, s15
 8004736:	f7ff fef3 	bl	8004520 <voltage_to_temperature_conv>
#if enable_printf
		printf("Sensors 6 Temp : %.2f \n",temp_struct->temp[5]);
#endif
		//HAL_Delay(100);

		break;
 800473a:	e028      	b.n	800478e <get_temperatures+0x17e>

		case 6:

		select_input(6);
 800473c:	2006      	movs	r0, #6
 800473e:	f7ff fd63 	bl	8004208 <select_input>
		//Single conversion mode
		conv_result = ADC_Conversion(spi_struct,1);
 8004742:	2101      	movs	r1, #1
 8004744:	68f8      	ldr	r0, [r7, #12]
 8004746:	f7ff fe17 	bl	8004378 <ADC_Conversion>
 800474a:	eef0 7a40 	vmov.f32	s15, s0
 800474e:	edc7 7a05 	vstr	s15, [r7, #20]
		voltage_to_temperature_conv(conv_result,temp_struct,6);
 8004752:	edd7 7a05 	vldr	s15, [r7, #20]
 8004756:	2106      	movs	r1, #6
 8004758:	68b8      	ldr	r0, [r7, #8]
 800475a:	eeb0 0a67 	vmov.f32	s0, s15
 800475e:	f7ff fedf 	bl	8004520 <voltage_to_temperature_conv>
#if enable_printf
		printf("Sensors 7 Temp : %.2f \n",temp_struct->temp[6]);
#endif
		//HAL_Delay(100);

		break;
 8004762:	e014      	b.n	800478e <get_temperatures+0x17e>

		case 7:

		select_input(7);
 8004764:	2007      	movs	r0, #7
 8004766:	f7ff fd4f 	bl	8004208 <select_input>
		//Single conversion mode
		conv_result = ADC_Conversion(spi_struct,1);
 800476a:	2101      	movs	r1, #1
 800476c:	68f8      	ldr	r0, [r7, #12]
 800476e:	f7ff fe03 	bl	8004378 <ADC_Conversion>
 8004772:	eef0 7a40 	vmov.f32	s15, s0
 8004776:	edc7 7a05 	vstr	s15, [r7, #20]
		voltage_to_temperature_conv(conv_result,temp_struct,7);
 800477a:	edd7 7a05 	vldr	s15, [r7, #20]
 800477e:	2107      	movs	r1, #7
 8004780:	68b8      	ldr	r0, [r7, #8]
 8004782:	eeb0 0a67 	vmov.f32	s0, s15
 8004786:	f7ff fecb 	bl	8004520 <voltage_to_temperature_conv>
#if enable_printf
		printf("Sensors 8 Temp : %.2f \n",temp_struct->temp[7]);
#endif
		//HAL_Delay(100);

		break;
 800478a:	e000      	b.n	800478e <get_temperatures+0x17e>

		default:
#if enable_printf
		printf("CHECK TASK: get_temperatures -> Nothing is happening");
#endif
		break;
 800478c:	bf00      	nop

	}

}
 800478e:	bf00      	nop
 8004790:	3718      	adds	r7, #24
 8004792:	46bd      	mov	sp, r7
 8004794:	bd80      	pop	{r7, pc}
 8004796:	bf00      	nop

08004798 <num16ToNet>:
	.policy=hard,
};

// NETWORK ORDERING -----------------------------------------------------------

void num16ToNet(uint8_t net[2], uint16_t num){
 8004798:	b480      	push	{r7}
 800479a:	b083      	sub	sp, #12
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
 80047a0:	460b      	mov	r3, r1
 80047a2:	807b      	strh	r3, [r7, #2]
    net[0]=(uint8_t)((num>>8) & 0xFF);
 80047a4:	887b      	ldrh	r3, [r7, #2]
 80047a6:	0a1b      	lsrs	r3, r3, #8
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	b2da      	uxtb	r2, r3
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	701a      	strb	r2, [r3, #0]
    net[1]=(uint8_t)(num & 0xFF);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	3301      	adds	r3, #1
 80047b4:	887a      	ldrh	r2, [r7, #2]
 80047b6:	b2d2      	uxtb	r2, r2
 80047b8:	701a      	strb	r2, [r3, #0]
    return;
 80047ba:	bf00      	nop
}
 80047bc:	370c      	adds	r7, #12
 80047be:	46bd      	mov	sp, r7
 80047c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c4:	4770      	bx	lr

080047c6 <netToNum16>:

uint16_t netToNum16(uint8_t net[2]){
 80047c6:	b480      	push	{r7}
 80047c8:	b083      	sub	sp, #12
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	6078      	str	r0, [r7, #4]
    return ((uint16_t)net[0]<<8) | ((uint16_t)net[1]);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	781b      	ldrb	r3, [r3, #0]
 80047d2:	021b      	lsls	r3, r3, #8
 80047d4:	b21a      	sxth	r2, r3
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	3301      	adds	r3, #1
 80047da:	781b      	ldrb	r3, [r3, #0]
 80047dc:	b21b      	sxth	r3, r3
 80047de:	4313      	orrs	r3, r2
 80047e0:	b21b      	sxth	r3, r3
 80047e2:	b29b      	uxth	r3, r3
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	370c      	adds	r7, #12
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr

080047f0 <doByteStuffing>:

// STUFFING -------------------------------------------------------------------

uint8_t doByteStuffing(circular_buffer_handle* data){
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b086      	sub	sp, #24
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
    if(data==NULL || data->buff==NULL || data->buffLen==0 || data->elemNum==0 || data->elemNum==data->buffLen) return 0;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d011      	beq.n	8004822 <doByteStuffing+0x32>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d00d      	beq.n	8004822 <doByteStuffing+0x32>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d009      	beq.n	8004822 <doByteStuffing+0x32>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d005      	beq.n	8004822 <doByteStuffing+0x32>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	689a      	ldr	r2, [r3, #8]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	429a      	cmp	r2, r3
 8004820:	d101      	bne.n	8004826 <doByteStuffing+0x36>
 8004822:	2300      	movs	r3, #0
 8004824:	e038      	b.n	8004898 <doByteStuffing+0xa8>

    uint32_t elemNum=data->elemNum;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	617b      	str	r3, [r7, #20]

    while(elemNum){
 800482c:	e030      	b.n	8004890 <doByteStuffing+0xa0>
        uint8_t tmpByte;
        uint32_t numByte;
        //pull byte from buffer head
        cBuffPull(data,&tmpByte,1,0);
 800482e:	f107 010f 	add.w	r1, r7, #15
 8004832:	2300      	movs	r3, #0
 8004834:	2201      	movs	r2, #1
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f7fd ff3a 	bl	80026b0 <cBuffPull>
        //check if character needs escaping
        if(tmpByte==FRAME_FLAG || tmpByte == ESCAPE_FLAG){
 800483c:	7bfb      	ldrb	r3, [r7, #15]
 800483e:	2b7e      	cmp	r3, #126	; 0x7e
 8004840:	d002      	beq.n	8004848 <doByteStuffing+0x58>
 8004842:	7bfb      	ldrb	r3, [r7, #15]
 8004844:	2b7d      	cmp	r3, #125	; 0x7d
 8004846:	d113      	bne.n	8004870 <doByteStuffing+0x80>
            uint8_t escape=ESCAPE_FLAG;
 8004848:	237d      	movs	r3, #125	; 0x7d
 800484a:	73bb      	strb	r3, [r7, #14]
            //try pushing escape flag
            numByte=cBuffPushToFill(data,&escape,1,1);
 800484c:	f107 010e 	add.w	r1, r7, #14
 8004850:	2301      	movs	r3, #1
 8004852:	2201      	movs	r2, #1
 8004854:	6878      	ldr	r0, [r7, #4]
 8004856:	f7fd fefe 	bl	8002656 <cBuffPushToFill>
 800485a:	6138      	str	r0, [r7, #16]
            if(numByte==0) return 0; //buffer is full, operation failed
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d101      	bne.n	8004866 <doByteStuffing+0x76>
 8004862:	2300      	movs	r3, #0
 8004864:	e018      	b.n	8004898 <doByteStuffing+0xa8>
            //flip 5th byte bit
            tmpByte=INVERTBIT5(tmpByte);
 8004866:	7bfb      	ldrb	r3, [r7, #15]
 8004868:	f083 0320 	eor.w	r3, r3, #32
 800486c:	b2db      	uxtb	r3, r3
 800486e:	73fb      	strb	r3, [r7, #15]
        }
        //try pushing byte
        numByte=cBuffPushToFill(data,&tmpByte,1,1);
 8004870:	f107 010f 	add.w	r1, r7, #15
 8004874:	2301      	movs	r3, #1
 8004876:	2201      	movs	r2, #1
 8004878:	6878      	ldr	r0, [r7, #4]
 800487a:	f7fd feec 	bl	8002656 <cBuffPushToFill>
 800487e:	6138      	str	r0, [r7, #16]
        if(numByte==0) return 0; //buffer is full, operation failed
 8004880:	693b      	ldr	r3, [r7, #16]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d101      	bne.n	800488a <doByteStuffing+0x9a>
 8004886:	2300      	movs	r3, #0
 8004888:	e006      	b.n	8004898 <doByteStuffing+0xa8>

        //decrement remaining bytes
        elemNum--;
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	3b01      	subs	r3, #1
 800488e:	617b      	str	r3, [r7, #20]
    while(elemNum){
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d1cb      	bne.n	800482e <doByteStuffing+0x3e>
    }

    return 1;
 8004896:	2301      	movs	r3, #1
}
 8004898:	4618      	mov	r0, r3
 800489a:	3718      	adds	r7, #24
 800489c:	46bd      	mov	sp, r7
 800489e:	bd80      	pop	{r7, pc}

080048a0 <undoByteStuffing>:

uint8_t undoByteStuffing(circular_buffer_handle* data){
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b084      	sub	sp, #16
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
    if(data==NULL || data->buff==NULL || data->buffLen==0 || data->elemNum==0) return 0;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d00b      	beq.n	80048c6 <undoByteStuffing+0x26>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d007      	beq.n	80048c6 <undoByteStuffing+0x26>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d003      	beq.n	80048c6 <undoByteStuffing+0x26>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d101      	bne.n	80048ca <undoByteStuffing+0x2a>
 80048c6:	2300      	movs	r3, #0
 80048c8:	e044      	b.n	8004954 <undoByteStuffing+0xb4>

    uint32_t elemNum=data->elemNum;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	60fb      	str	r3, [r7, #12]

    while(elemNum){
 80048d0:	e03c      	b.n	800494c <undoByteStuffing+0xac>
        uint8_t tmpByte;
        //pull byte from buffer head
        cBuffPull(data,&tmpByte,1,0);
 80048d2:	f107 010b 	add.w	r1, r7, #11
 80048d6:	2300      	movs	r3, #0
 80048d8:	2201      	movs	r2, #1
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f7fd fee8 	bl	80026b0 <cBuffPull>
        elemNum--;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	3b01      	subs	r3, #1
 80048e4:	60fb      	str	r3, [r7, #12]
        if(tmpByte == FRAME_FLAG) return 0; //error, cannot have frame flag inside payload
 80048e6:	7afb      	ldrb	r3, [r7, #11]
 80048e8:	2b7e      	cmp	r3, #126	; 0x7e
 80048ea:	d101      	bne.n	80048f0 <undoByteStuffing+0x50>
 80048ec:	2300      	movs	r3, #0
 80048ee:	e031      	b.n	8004954 <undoByteStuffing+0xb4>
        //check if it's an escape byte
        if(tmpByte == ESCAPE_FLAG){
 80048f0:	7afb      	ldrb	r3, [r7, #11]
 80048f2:	2b7d      	cmp	r3, #125	; 0x7d
 80048f4:	d123      	bne.n	800493e <undoByteStuffing+0x9e>
			//if buffer is over we simply delete the escape flag
			//(this shouldn't happen in a properly stuffed buffer)
            if(elemNum==0) return 0;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d101      	bne.n	8004900 <undoByteStuffing+0x60>
 80048fc:	2300      	movs	r3, #0
 80048fe:	e029      	b.n	8004954 <undoByteStuffing+0xb4>

            //pull byte from buffer head
            cBuffPull(data,&tmpByte,1,0);
 8004900:	f107 010b 	add.w	r1, r7, #11
 8004904:	2300      	movs	r3, #0
 8004906:	2201      	movs	r2, #1
 8004908:	6878      	ldr	r0, [r7, #4]
 800490a:	f7fd fed1 	bl	80026b0 <cBuffPull>
            elemNum--;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	3b01      	subs	r3, #1
 8004912:	60fb      	str	r3, [r7, #12]

            //flip 5th byte bit
            tmpByte=INVERTBIT5(tmpByte);
 8004914:	7afb      	ldrb	r3, [r7, #11]
 8004916:	f083 0320 	eor.w	r3, r3, #32
 800491a:	b2db      	uxtb	r3, r3
 800491c:	72fb      	strb	r3, [r7, #11]

            //if a 7d is encountered without escaping anything
            if(tmpByte != ESCAPE_FLAG && tmpByte != FRAME_FLAG) return 0;
 800491e:	7afb      	ldrb	r3, [r7, #11]
 8004920:	2b7d      	cmp	r3, #125	; 0x7d
 8004922:	d004      	beq.n	800492e <undoByteStuffing+0x8e>
 8004924:	7afb      	ldrb	r3, [r7, #11]
 8004926:	2b7e      	cmp	r3, #126	; 0x7e
 8004928:	d001      	beq.n	800492e <undoByteStuffing+0x8e>
 800492a:	2300      	movs	r3, #0
 800492c:	e012      	b.n	8004954 <undoByteStuffing+0xb4>

            //push byte on tail
            cBuffPushToFill(data,&tmpByte,1,1);
 800492e:	f107 010b 	add.w	r1, r7, #11
 8004932:	2301      	movs	r3, #1
 8004934:	2201      	movs	r2, #1
 8004936:	6878      	ldr	r0, [r7, #4]
 8004938:	f7fd fe8d 	bl	8002656 <cBuffPushToFill>
 800493c:	e006      	b.n	800494c <undoByteStuffing+0xac>

        }else{
			//push byte on tail
			cBuffPushToFill(data,&tmpByte,1,1);
 800493e:	f107 010b 	add.w	r1, r7, #11
 8004942:	2301      	movs	r3, #1
 8004944:	2201      	movs	r2, #1
 8004946:	6878      	ldr	r0, [r7, #4]
 8004948:	f7fd fe85 	bl	8002656 <cBuffPushToFill>
    while(elemNum){
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d1bf      	bne.n	80048d2 <undoByteStuffing+0x32>
		}
    }
    
    return 1;
 8004952:	2301      	movs	r3, #1
}
 8004954:	4618      	mov	r0, r3
 8004956:	3710      	adds	r7, #16
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}

0800495c <computeCRCwithLUT>:
0xcb7d, 0xdb5c, 0xeb3f, 0xfb1e, 0x8bf9, 0x9bd8, 0xabbb, 0xbb9a, 0x4a75, 0x5a54, 0x6a37, 0x7a16, 0x0af1, 0x1ad0, 0x2ab3, 0x3a92,
0xfd2e, 0xed0f, 0xdd6c, 0xcd4d, 0xbdaa, 0xad8b, 0x9de8, 0x8dc9, 0x7c26, 0x6c07, 0x5c64, 0x4c45, 0x3ca2, 0x2c83, 0x1ce0, 0x0cc1,
0xef1f, 0xff3e, 0xcf5d, 0xdf7c, 0xaf9b, 0xbfba, 0x8fd9, 0x9ff8, 0x6e17, 0x7e36, 0x4e55, 0x5e74, 0x2e93, 0x3eb2, 0x0ed1, 0x1ef0,
};

uint16_t computeCRCwithLUT(circular_buffer_handle* dataBuff){
 800495c:	b580      	push	{r7, lr}
 800495e:	b086      	sub	sp, #24
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
	if(dataBuff==NULL || dataBuff->buff==NULL) return 0;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d003      	beq.n	8004972 <computeCRCwithLUT+0x16>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d101      	bne.n	8004976 <computeCRCwithLUT+0x1a>
 8004972:	2300      	movs	r3, #0
 8004974:	e02e      	b.n	80049d4 <computeCRCwithLUT+0x78>

	const uint16_t initVal=CRC_INITIAL;
 8004976:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800497a:	81fb      	strh	r3, [r7, #14]

	uint16_t crc=initVal;
 800497c:	89fb      	ldrh	r3, [r7, #14]
 800497e:	82fb      	strh	r3, [r7, #22]

	for(uint32_t b=0;b<dataBuff->elemNum;b++){
 8004980:	2300      	movs	r3, #0
 8004982:	613b      	str	r3, [r7, #16]
 8004984:	e020      	b.n	80049c8 <computeCRCwithLUT+0x6c>
		uint16_t byte=((uint16_t)cBuffReadByte(dataBuff,0,b));
 8004986:	693a      	ldr	r2, [r7, #16]
 8004988:	2100      	movs	r1, #0
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f7fe f892 	bl	8002ab4 <cBuffReadByte>
 8004990:	4603      	mov	r3, r0
 8004992:	81bb      	strh	r3, [r7, #12]

		crc=(byte<<8) ^ crc;
 8004994:	89bb      	ldrh	r3, [r7, #12]
 8004996:	021b      	lsls	r3, r3, #8
 8004998:	b21a      	sxth	r2, r3
 800499a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800499e:	4053      	eors	r3, r2
 80049a0:	b21b      	sxth	r3, r3
 80049a2:	82fb      	strh	r3, [r7, #22]

		crc=(crc<<8) ^ CRCLUT1021[(uint8_t) (crc>>8)];
 80049a4:	8afb      	ldrh	r3, [r7, #22]
 80049a6:	021b      	lsls	r3, r3, #8
 80049a8:	b21a      	sxth	r2, r3
 80049aa:	8afb      	ldrh	r3, [r7, #22]
 80049ac:	0a1b      	lsrs	r3, r3, #8
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	4619      	mov	r1, r3
 80049b4:	4b09      	ldr	r3, [pc, #36]	; (80049dc <computeCRCwithLUT+0x80>)
 80049b6:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 80049ba:	b21b      	sxth	r3, r3
 80049bc:	4053      	eors	r3, r2
 80049be:	b21b      	sxth	r3, r3
 80049c0:	82fb      	strh	r3, [r7, #22]
	for(uint32_t b=0;b<dataBuff->elemNum;b++){
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	3301      	adds	r3, #1
 80049c6:	613b      	str	r3, [r7, #16]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	693a      	ldr	r2, [r7, #16]
 80049ce:	429a      	cmp	r2, r3
 80049d0:	d3d9      	bcc.n	8004986 <computeCRCwithLUT+0x2a>
	}

	return crc;
 80049d2:	8afb      	ldrh	r3, [r7, #22]
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	3718      	adds	r7, #24
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}
 80049dc:	08012760 	.word	0x08012760

080049e0 <addCRC>:

uint8_t addCRC(circular_buffer_handle* data){
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b084      	sub	sp, #16
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
    if(data==NULL || data->buff==NULL || data->buffLen==0) return 0;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d007      	beq.n	80049fe <addCRC+0x1e>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d003      	beq.n	80049fe <addCRC+0x1e>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d101      	bne.n	8004a02 <addCRC+0x22>
 80049fe:	2300      	movs	r3, #0
 8004a00:	e018      	b.n	8004a34 <addCRC+0x54>

    uint16_t CRC=computeCRCwithLUT(data);
 8004a02:	6878      	ldr	r0, [r7, #4]
 8004a04:	f7ff ffaa 	bl	800495c <computeCRCwithLUT>
 8004a08:	4603      	mov	r3, r0
 8004a0a:	81fb      	strh	r3, [r7, #14]
    //append crc to frame (network order)
    uint8_t tmpCRC[2];
    num16ToNet(tmpCRC,CRC);
 8004a0c:	89fa      	ldrh	r2, [r7, #14]
 8004a0e:	f107 030c 	add.w	r3, r7, #12
 8004a12:	4611      	mov	r1, r2
 8004a14:	4618      	mov	r0, r3
 8004a16:	f7ff febf 	bl	8004798 <num16ToNet>
    if(cBuffPushToFill(data,tmpCRC,2,1) == 2) return 1;
 8004a1a:	f107 010c 	add.w	r1, r7, #12
 8004a1e:	2301      	movs	r3, #1
 8004a20:	2202      	movs	r2, #2
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f7fd fe17 	bl	8002656 <cBuffPushToFill>
 8004a28:	4603      	mov	r3, r0
 8004a2a:	2b02      	cmp	r3, #2
 8004a2c:	d101      	bne.n	8004a32 <addCRC+0x52>
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e000      	b.n	8004a34 <addCRC+0x54>
    //else
    return 0;
 8004a32:	2300      	movs	r3, #0
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3710      	adds	r7, #16
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}

08004a3c <removeVerifyCRC>:

uint8_t removeVerifyCRC(circular_buffer_handle* data){
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b084      	sub	sp, #16
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
    if(data==NULL || data->buff==NULL || data->buffLen==0 || data->elemNum<2) return 0;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d00b      	beq.n	8004a62 <removeVerifyCRC+0x26>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d007      	beq.n	8004a62 <removeVerifyCRC+0x26>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d003      	beq.n	8004a62 <removeVerifyCRC+0x26>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d801      	bhi.n	8004a66 <removeVerifyCRC+0x2a>
 8004a62:	2300      	movs	r3, #0
 8004a64:	e010      	b.n	8004a88 <removeVerifyCRC+0x4c>

    //compute CRC (should be 0)
    uint16_t CRC=computeCRCwithLUT(data);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f7ff ff78 	bl	800495c <computeCRCwithLUT>
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	81fb      	strh	r3, [r7, #14]
    //pull CRC bytes from buffer
    cBuffPull(data,NULL,2,1);
 8004a70:	2301      	movs	r3, #1
 8004a72:	2202      	movs	r2, #2
 8004a74:	2100      	movs	r1, #0
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f7fd fe1a 	bl	80026b0 <cBuffPull>

    if(!CRC) return 1;
 8004a7c:	89fb      	ldrh	r3, [r7, #14]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d101      	bne.n	8004a86 <removeVerifyCRC+0x4a>
 8004a82:	2301      	movs	r3, #1
 8004a84:	e000      	b.n	8004a88 <removeVerifyCRC+0x4c>
    //else
    return 0;
 8004a86:	2300      	movs	r3, #0
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	3710      	adds	r7, #16
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}

08004a90 <computeHash>:
 * right now it simply returns the value of the hash counter to
 * generate the hash, it can be modified to implement more robust
 * types of hashes but in our case we will only use it to identify
 * frames uniquely for acknowledges so it should be good enough
 */
uint16_t computeHash(uint8_t * hashData, uint32_t dataLen){
 8004a90:	b480      	push	{r7}
 8004a92:	b083      	sub	sp, #12
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
 8004a98:	6039      	str	r1, [r7, #0]
    return ++hashCnt;
 8004a9a:	4b07      	ldr	r3, [pc, #28]	; (8004ab8 <computeHash+0x28>)
 8004a9c:	881b      	ldrh	r3, [r3, #0]
 8004a9e:	3301      	adds	r3, #1
 8004aa0:	b29a      	uxth	r2, r3
 8004aa2:	4b05      	ldr	r3, [pc, #20]	; (8004ab8 <computeHash+0x28>)
 8004aa4:	801a      	strh	r2, [r3, #0]
 8004aa6:	4b04      	ldr	r3, [pc, #16]	; (8004ab8 <computeHash+0x28>)
 8004aa8:	881b      	ldrh	r3, [r3, #0]
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	370c      	adds	r7, #12
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab4:	4770      	bx	lr
 8004ab6:	bf00      	nop
 8004ab8:	200231a4 	.word	0x200231a4

08004abc <frame>:
 * 
 * @param payload circular buffer handle containing the payload and inside
 *                which the frame will be built
 * @return uint8_t 0 if an error occurred (buffer too small), !0 otherwise
 */
uint8_t frame(circular_buffer_handle * payload){
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b084      	sub	sp, #16
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
    if(payload==NULL || payload->buff==NULL) return 0;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d003      	beq.n	8004ad2 <frame+0x16>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d101      	bne.n	8004ad6 <frame+0x1a>
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	e02a      	b.n	8004b2c <frame+0x70>

    //add crc to buffer
    if(!addCRC(payload)) return 0;
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f7ff ff82 	bl	80049e0 <addCRC>
 8004adc:	4603      	mov	r3, r0
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d101      	bne.n	8004ae6 <frame+0x2a>
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	e022      	b.n	8004b2c <frame+0x70>

    //perform byte stuffing
    if(!doByteStuffing(payload)) return 0;
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f7ff fe82 	bl	80047f0 <doByteStuffing>
 8004aec:	4603      	mov	r3, r0
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d101      	bne.n	8004af6 <frame+0x3a>
 8004af2:	2300      	movs	r3, #0
 8004af4:	e01a      	b.n	8004b2c <frame+0x70>

    //add head and tail
    uint8_t flag=FRAME_FLAG;
 8004af6:	237e      	movs	r3, #126	; 0x7e
 8004af8:	73fb      	strb	r3, [r7, #15]
    if(!cBuffPushToFill(payload,&flag,1,0)) return 0;
 8004afa:	f107 010f 	add.w	r1, r7, #15
 8004afe:	2300      	movs	r3, #0
 8004b00:	2201      	movs	r2, #1
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f7fd fda7 	bl	8002656 <cBuffPushToFill>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d101      	bne.n	8004b12 <frame+0x56>
 8004b0e:	2300      	movs	r3, #0
 8004b10:	e00c      	b.n	8004b2c <frame+0x70>
    if(!cBuffPushToFill(payload,&flag,1,1)) return 0;
 8004b12:	f107 010f 	add.w	r1, r7, #15
 8004b16:	2301      	movs	r3, #1
 8004b18:	2201      	movs	r2, #1
 8004b1a:	6878      	ldr	r0, [r7, #4]
 8004b1c:	f7fd fd9b 	bl	8002656 <cBuffPushToFill>
 8004b20:	4603      	mov	r3, r0
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d101      	bne.n	8004b2a <frame+0x6e>
 8004b26:	2300      	movs	r3, #0
 8004b28:	e000      	b.n	8004b2c <frame+0x70>

    return 1;
 8004b2a:	2301      	movs	r3, #1
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3710      	adds	r7, #16
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <deframe>:
 * 
 * @param frame circular buffer handle containing the frame and inside which
 *              the payload will be written
 * @return uint8_t 0 if an error occurred, !0 otherwise
 */
uint8_t deframe(circular_buffer_handle * frame){
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b084      	sub	sp, #16
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
    if(frame==NULL || frame->buff==NULL) return 0;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d003      	beq.n	8004b4a <deframe+0x16>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d101      	bne.n	8004b4e <deframe+0x1a>
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	e034      	b.n	8004bb8 <deframe+0x84>

    //remove head and tail
    uint8_t flag=0;
 8004b4e:	2300      	movs	r3, #0
 8004b50:	73fb      	strb	r3, [r7, #15]
    if(!cBuffPull(frame,&flag,1,0)) return 0;
 8004b52:	f107 010f 	add.w	r1, r7, #15
 8004b56:	2300      	movs	r3, #0
 8004b58:	2201      	movs	r2, #1
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f7fd fda8 	bl	80026b0 <cBuffPull>
 8004b60:	4603      	mov	r3, r0
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d101      	bne.n	8004b6a <deframe+0x36>
 8004b66:	2300      	movs	r3, #0
 8004b68:	e026      	b.n	8004bb8 <deframe+0x84>
    if(flag!=FRAME_FLAG) return 0;
 8004b6a:	7bfb      	ldrb	r3, [r7, #15]
 8004b6c:	2b7e      	cmp	r3, #126	; 0x7e
 8004b6e:	d001      	beq.n	8004b74 <deframe+0x40>
 8004b70:	2300      	movs	r3, #0
 8004b72:	e021      	b.n	8004bb8 <deframe+0x84>
    if(!cBuffPull(frame,&flag,1,1)) return 0;
 8004b74:	f107 010f 	add.w	r1, r7, #15
 8004b78:	2301      	movs	r3, #1
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	6878      	ldr	r0, [r7, #4]
 8004b7e:	f7fd fd97 	bl	80026b0 <cBuffPull>
 8004b82:	4603      	mov	r3, r0
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d101      	bne.n	8004b8c <deframe+0x58>
 8004b88:	2300      	movs	r3, #0
 8004b8a:	e015      	b.n	8004bb8 <deframe+0x84>
    if(flag!=FRAME_FLAG) return 0;
 8004b8c:	7bfb      	ldrb	r3, [r7, #15]
 8004b8e:	2b7e      	cmp	r3, #126	; 0x7e
 8004b90:	d001      	beq.n	8004b96 <deframe+0x62>
 8004b92:	2300      	movs	r3, #0
 8004b94:	e010      	b.n	8004bb8 <deframe+0x84>

    //remove byte stuffing
    if(!undoByteStuffing(frame)) return 0;
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f7ff fe82 	bl	80048a0 <undoByteStuffing>
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d101      	bne.n	8004ba6 <deframe+0x72>
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	e008      	b.n	8004bb8 <deframe+0x84>

    //remove and verify CRC
    if(!removeVerifyCRC(frame)) return 0;
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	f7ff ff48 	bl	8004a3c <removeVerifyCRC>
 8004bac:	4603      	mov	r3, r0
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d101      	bne.n	8004bb6 <deframe+0x82>
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	e000      	b.n	8004bb8 <deframe+0x84>

    return 1;
 8004bb6:	2301      	movs	r3, #1
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	3710      	adds	r7, #16
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}

08004bc0 <sendFrame>:

// BASIC I/O FUNCTIONS --------------------------------------------------------
//sends a frame on line txBuff
uint8_t sendFrame(serial_line_handle* line, uint8_t frameCode, uint8_t ackWanted, uint16_t hash, uint8_t* buff, uint32_t len){
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b084      	sub	sp, #16
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	4608      	mov	r0, r1
 8004bca:	4611      	mov	r1, r2
 8004bcc:	461a      	mov	r2, r3
 8004bce:	4603      	mov	r3, r0
 8004bd0:	70fb      	strb	r3, [r7, #3]
 8004bd2:	460b      	mov	r3, r1
 8004bd4:	70bb      	strb	r3, [r7, #2]
 8004bd6:	4613      	mov	r3, r2
 8004bd8:	803b      	strh	r3, [r7, #0]
    if(line==NULL || line->txFunc==NULL) return 0;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d003      	beq.n	8004be8 <sendFrame+0x28>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d101      	bne.n	8004bec <sendFrame+0x2c>
 8004be8:	2300      	movs	r3, #0
 8004bea:	e065      	b.n	8004cb8 <sendFrame+0xf8>

    if(len>SDL_MAX_PAY_LEN) return 0;
 8004bec:	69fb      	ldr	r3, [r7, #28]
 8004bee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004bf2:	d901      	bls.n	8004bf8 <sendFrame+0x38>
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	e05f      	b.n	8004cb8 <sendFrame+0xf8>

    //initializing temporary circular buffer
    cBuffInit(&line->tmpBuff,line->tmpBuffArray,sizeof(line->tmpBuffArray),0);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	f503 5081 	add.w	r0, r3, #4128	; 0x1020
 8004bfe:	3004      	adds	r0, #4
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	f503 5181 	add.w	r1, r3, #4128	; 0x1020
 8004c06:	3114      	adds	r1, #20
 8004c08:	2300      	movs	r3, #0
 8004c0a:	f241 020c 	movw	r2, #4108	; 0x100c
 8004c0e:	f7fd fc27 	bl	8002460 <cBuffInit>

    //creating frameHeader
    frameHeader header={
 8004c12:	78fb      	ldrb	r3, [r7, #3]
 8004c14:	733b      	strb	r3, [r7, #12]
 8004c16:	78bb      	ldrb	r3, [r7, #2]
 8004c18:	737b      	strb	r3, [r7, #13]
 8004c1a:	883b      	ldrh	r3, [r7, #0]
 8004c1c:	81fb      	strh	r3, [r7, #14]
        .ackWanted=ackWanted,
        .hash=hash
    };

    //network ordering header
    num16ToNet((uint8_t*)&header.hash,header.hash);
 8004c1e:	89fa      	ldrh	r2, [r7, #14]
 8004c20:	f107 030c 	add.w	r3, r7, #12
 8004c24:	3302      	adds	r3, #2
 8004c26:	4611      	mov	r1, r2
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f7ff fdb5 	bl	8004798 <num16ToNet>

    //copying header inside circular buffer
    if(cBuffPushToFill(&line->tmpBuff,(uint8_t *)&header,sizeof(frameHeader),1)!=sizeof(frameHeader)) return 0;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	f503 5081 	add.w	r0, r3, #4128	; 0x1020
 8004c34:	3004      	adds	r0, #4
 8004c36:	f107 010c 	add.w	r1, r7, #12
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	2204      	movs	r2, #4
 8004c3e:	f7fd fd0a 	bl	8002656 <cBuffPushToFill>
 8004c42:	4603      	mov	r3, r0
 8004c44:	2b04      	cmp	r3, #4
 8004c46:	d001      	beq.n	8004c4c <sendFrame+0x8c>
 8004c48:	2300      	movs	r3, #0
 8004c4a:	e035      	b.n	8004cb8 <sendFrame+0xf8>

    //copying data inside circular buffer
    if(buff!=NULL) if(cBuffPushToFill(&line->tmpBuff,buff,len,1)!=len) return 0;
 8004c4c:	69bb      	ldr	r3, [r7, #24]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d00e      	beq.n	8004c70 <sendFrame+0xb0>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	f503 5081 	add.w	r0, r3, #4128	; 0x1020
 8004c58:	3004      	adds	r0, #4
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	69fa      	ldr	r2, [r7, #28]
 8004c5e:	69b9      	ldr	r1, [r7, #24]
 8004c60:	f7fd fcf9 	bl	8002656 <cBuffPushToFill>
 8004c64:	4602      	mov	r2, r0
 8004c66:	69fb      	ldr	r3, [r7, #28]
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d001      	beq.n	8004c70 <sendFrame+0xb0>
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	e023      	b.n	8004cb8 <sendFrame+0xf8>

    //framing the payload
    if(!frame(&line->tmpBuff)) return 0;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8004c76:	3304      	adds	r3, #4
 8004c78:	4618      	mov	r0, r3
 8004c7a:	f7ff ff1f 	bl	8004abc <frame>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d10b      	bne.n	8004c9c <sendFrame+0xdc>
 8004c84:	2300      	movs	r3, #0
 8004c86:	e017      	b.n	8004cb8 <sendFrame+0xf8>

    //sending the payload through the line
    uint8_t byte;
    while(cBuffPull(&line->tmpBuff,&byte,1,0)){
        //if the transmission fails, return 0
        if(!line->txFunc(byte)) return 0;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	7afa      	ldrb	r2, [r7, #11]
 8004c8e:	4610      	mov	r0, r2
 8004c90:	4798      	blx	r3
 8004c92:	4603      	mov	r3, r0
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d101      	bne.n	8004c9c <sendFrame+0xdc>
 8004c98:	2300      	movs	r3, #0
 8004c9a:	e00d      	b.n	8004cb8 <sendFrame+0xf8>
    while(cBuffPull(&line->tmpBuff,&byte,1,0)){
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	f503 5081 	add.w	r0, r3, #4128	; 0x1020
 8004ca2:	3004      	adds	r0, #4
 8004ca4:	f107 010b 	add.w	r1, r7, #11
 8004ca8:	2300      	movs	r3, #0
 8004caa:	2201      	movs	r2, #1
 8004cac:	f7fd fd00 	bl	80026b0 <cBuffPull>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d1e8      	bne.n	8004c88 <sendFrame+0xc8>
    }
 
    return 1;
 8004cb6:	2301      	movs	r3, #1
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	3710      	adds	r7, #16
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}

08004cc0 <receiveFrame>:

//receives a frame from line rxBuff, searching for a certain frameCode, if some remCodes are specified (not NULL or empty)
//it also removes those codes from rxBuff, otherwise it leaves them unchanged
//the eventually received frame will be placed inside line tmpBuff (HEADER INCLUDED!)
//returns 0 if no frame found, !0 otherwise
uint8_t receiveFrame(serial_line_handle* line, uint8_t frameCode, circular_buffer_handle* remCodes){
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b094      	sub	sp, #80	; 0x50
 8004cc4:	af02      	add	r7, sp, #8
 8004cc6:	60f8      	str	r0, [r7, #12]
 8004cc8:	460b      	mov	r3, r1
 8004cca:	607a      	str	r2, [r7, #4]
 8004ccc:	72fb      	strb	r3, [r7, #11]
    if(line==NULL || line->rxFunc==NULL) return 0;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d003      	beq.n	8004cdc <receiveFrame+0x1c>
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d101      	bne.n	8004ce0 <receiveFrame+0x20>
 8004cdc:	2300      	movs	r3, #0
 8004cde:	e0db      	b.n	8004e98 <receiveFrame+0x1d8>

    //initializing temporary circular buffer
    cBuffInit(&line->tmpBuff,line->tmpBuffArray,sizeof(line->tmpBuffArray),0);
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	f503 5081 	add.w	r0, r3, #4128	; 0x1020
 8004ce6:	3004      	adds	r0, #4
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f503 5181 	add.w	r1, r3, #4128	; 0x1020
 8004cee:	3114      	adds	r1, #20
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	f241 020c 	movw	r2, #4108	; 0x100c
 8004cf6:	f7fd fbb3 	bl	8002460 <cBuffInit>

    //fill the rxBuffer with new bytes
    uint8_t byte;
    while(!cBuffFull(&line->rxBuff)){
 8004cfa:	e011      	b.n	8004d20 <receiveFrame+0x60>
        if(line->rxFunc(&byte)){
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	f107 023b 	add.w	r2, r7, #59	; 0x3b
 8004d04:	4610      	mov	r0, r2
 8004d06:	4798      	blx	r3
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d011      	beq.n	8004d32 <receiveFrame+0x72>
            cBuffPush(&line->rxBuff,&byte,1,1);
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	f103 0008 	add.w	r0, r3, #8
 8004d14:	f107 013b 	add.w	r1, r7, #59	; 0x3b
 8004d18:	2301      	movs	r3, #1
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f7fd fc1f 	bl	800255e <cBuffPush>
    while(!cBuffFull(&line->rxBuff)){
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	3308      	adds	r3, #8
 8004d24:	4618      	mov	r0, r3
 8004d26:	f7fd ff0e 	bl	8002b46 <cBuffFull>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d0e5      	beq.n	8004cfc <receiveFrame+0x3c>
 8004d30:	e000      	b.n	8004d34 <receiveFrame+0x74>
        }else break;
 8004d32:	bf00      	nop
    //handle to store found frames
    circular_buffer_handle frameHandle;
    //dummy buffer to perform buffer advancement
    circular_buffer_handle dummyBuff;
    //copying rxBuff into dummy buffer
    cBuffToCirc(&dummyBuff,&line->rxBuff);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	f103 0208 	add.w	r2, r3, #8
 8004d3a:	f107 0318 	add.w	r3, r7, #24
 8004d3e:	4611      	mov	r1, r2
 8004d40:	4618      	mov	r0, r3
 8004d42:	f7fd ff18 	bl	8002b76 <cBuffToCirc>
    //we search on dummy handle, shifting it out to current found frame
    while(searchFrameAdvance(&dummyBuff,&frameHandle,&rule,SHIFTOUT_NEXT | SHIFTOUT_FAST)){
 8004d46:	e09a      	b.n	8004e7e <receiveFrame+0x1be>
        //flush tmp buffer
        cBuffFlush(&line->tmpBuff);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8004d4e:	3304      	adds	r3, #4
 8004d50:	4618      	mov	r0, r3
 8004d52:	f7fd fee7 	bl	8002b24 <cBuffFlush>
        //copy on temporary buffer
        cBuffPushRead(&line->tmpBuff,&frameHandle,frameHandle.elemNum,1,0);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	f503 5081 	add.w	r0, r3, #4128	; 0x1020
 8004d5c:	3004      	adds	r0, #4
 8004d5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d60:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8004d64:	2300      	movs	r3, #0
 8004d66:	9300      	str	r3, [sp, #0]
 8004d68:	2301      	movs	r3, #1
 8004d6a:	f7fd fe15 	bl	8002998 <cBuffPushRead>
        //try deframing
        if(!deframe(&line->tmpBuff)) continue;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8004d74:	3304      	adds	r3, #4
 8004d76:	4618      	mov	r0, r3
 8004d78:	f7ff fedc 	bl	8004b34 <deframe>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d078      	beq.n	8004e74 <receiveFrame+0x1b4>

        //check if it corresponds to wanted frame code
        frameHeader tmpHeader;
        uint8_t toBeCut=0; //flag to signal that frame needs to be cut from rxBuff
 8004d82:	2300      	movs	r3, #0
 8004d84:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        uint8_t found=0; //frame found flag
 8004d88:	2300      	movs	r3, #0
 8004d8a:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
        //reading header
        if(cBuffRead(&line->tmpBuff,(uint8_t *)&tmpHeader,sizeof(frameHeader),0,0)!=sizeof(frameHeader)) continue;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	f503 5081 	add.w	r0, r3, #4128	; 0x1020
 8004d94:	3004      	adds	r0, #4
 8004d96:	f107 0114 	add.w	r1, r7, #20
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	9300      	str	r3, [sp, #0]
 8004d9e:	2300      	movs	r3, #0
 8004da0:	2204      	movs	r2, #4
 8004da2:	f7fd fcb6 	bl	8002712 <cBuffRead>
 8004da6:	4603      	mov	r3, r0
 8004da8:	2b04      	cmp	r3, #4
 8004daa:	d165      	bne.n	8004e78 <receiveFrame+0x1b8>
        //host ordering header
        tmpHeader.hash=netToNum16((uint8_t*)&tmpHeader.hash);
 8004dac:	f107 0314 	add.w	r3, r7, #20
 8004db0:	3302      	adds	r3, #2
 8004db2:	4618      	mov	r0, r3
 8004db4:	f7ff fd07 	bl	80047c6 <netToNum16>
 8004db8:	4603      	mov	r3, r0
 8004dba:	82fb      	strh	r3, [r7, #22]
        if(line->tmpBuff.elemNum>(SDL_MAX_PAY_LEN+sizeof(frameHeader))) continue;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004dc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dc4:	f640 0204 	movw	r2, #2052	; 0x804
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d857      	bhi.n	8004e7c <receiveFrame+0x1bc>
        if(tmpHeader.code==frameCode){
 8004dcc:	7d3b      	ldrb	r3, [r7, #20]
 8004dce:	7afa      	ldrb	r2, [r7, #11]
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d106      	bne.n	8004de2 <receiveFrame+0x122>
            //frame found
            toBeCut=1;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            found=1;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8004de0:	e01b      	b.n	8004e1a <receiveFrame+0x15a>
        }else{
            if(remCodes!=NULL){
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d018      	beq.n	8004e1a <receiveFrame+0x15a>
                for(uint32_t c=0; c<remCodes->elemNum; c++){
 8004de8:	2300      	movs	r3, #0
 8004dea:	643b      	str	r3, [r7, #64]	; 0x40
 8004dec:	e010      	b.n	8004e10 <receiveFrame+0x150>
                    if(cBuffReadByte(remCodes,0,c)==tmpHeader.hash){
 8004dee:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004df0:	2100      	movs	r1, #0
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	f7fd fe5e 	bl	8002ab4 <cBuffReadByte>
 8004df8:	4603      	mov	r3, r0
 8004dfa:	b29a      	uxth	r2, r3
 8004dfc:	8afb      	ldrh	r3, [r7, #22]
 8004dfe:	429a      	cmp	r2, r3
 8004e00:	d103      	bne.n	8004e0a <receiveFrame+0x14a>
                        toBeCut=1;
 8004e02:	2301      	movs	r3, #1
 8004e04:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
                        break;
 8004e08:	e007      	b.n	8004e1a <receiveFrame+0x15a>
                for(uint32_t c=0; c<remCodes->elemNum; c++){
 8004e0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e0c:	3301      	adds	r3, #1
 8004e0e:	643b      	str	r3, [r7, #64]	; 0x40
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	689b      	ldr	r3, [r3, #8]
 8004e14:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004e16:	429a      	cmp	r2, r3
 8004e18:	d3e9      	bcc.n	8004dee <receiveFrame+0x12e>
                    }
                }
            }
        }

        if(toBeCut){ //if frame needs to be cut
 8004e1a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d022      	beq.n	8004e68 <receiveFrame+0x1a8>
            //we cut the found frame from buffers
            //saving the virtual index of the found frame inside rxBuff
            uint32_t frameIndx=cBuffGetVirtIndex(&line->rxBuff,frameHandle.startIndex);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	3308      	adds	r3, #8
 8004e26:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004e28:	4611      	mov	r1, r2
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f7fd fb38 	bl	80024a0 <cBuffGetVirtIndex>
 8004e30:	63f8      	str	r0, [r7, #60]	; 0x3c
            //cutting found frame from rxBuff
            cBuffCut(&line->rxBuff,NULL,frameHandle.elemNum,0,frameIndx);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	f103 0008 	add.w	r0, r3, #8
 8004e38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e3c:	9300      	str	r3, [sp, #0]
 8004e3e:	2300      	movs	r3, #0
 8004e40:	2100      	movs	r1, #0
 8004e42:	f7fd fcc7 	bl	80027d4 <cBuffCut>
            //reconstructing dummy buffer
            cBuffToCirc(&dummyBuff,&line->rxBuff);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	f103 0208 	add.w	r2, r3, #8
 8004e4c:	f107 0318 	add.w	r3, r7, #24
 8004e50:	4611      	mov	r1, r2
 8004e52:	4618      	mov	r0, r3
 8004e54:	f7fd fe8f 	bl	8002b76 <cBuffToCirc>
            cBuffPull(&dummyBuff,NULL,frameIndx+1,0);
 8004e58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e5a:	1c5a      	adds	r2, r3, #1
 8004e5c:	f107 0018 	add.w	r0, r7, #24
 8004e60:	2300      	movs	r3, #0
 8004e62:	2100      	movs	r1, #0
 8004e64:	f7fd fc24 	bl	80026b0 <cBuffPull>
        }

        if(found) return 1;
 8004e68:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d006      	beq.n	8004e7e <receiveFrame+0x1be>
 8004e70:	2301      	movs	r3, #1
 8004e72:	e011      	b.n	8004e98 <receiveFrame+0x1d8>
        if(!deframe(&line->tmpBuff)) continue;
 8004e74:	bf00      	nop
 8004e76:	e002      	b.n	8004e7e <receiveFrame+0x1be>
        if(cBuffRead(&line->tmpBuff,(uint8_t *)&tmpHeader,sizeof(frameHeader),0,0)!=sizeof(frameHeader)) continue;
 8004e78:	bf00      	nop
 8004e7a:	e000      	b.n	8004e7e <receiveFrame+0x1be>
        if(line->tmpBuff.elemNum>(SDL_MAX_PAY_LEN+sizeof(frameHeader))) continue;
 8004e7c:	bf00      	nop
    while(searchFrameAdvance(&dummyBuff,&frameHandle,&rule,SHIFTOUT_NEXT | SHIFTOUT_FAST)){
 8004e7e:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8004e82:	f107 0018 	add.w	r0, r7, #24
 8004e86:	2314      	movs	r3, #20
 8004e88:	4a05      	ldr	r2, [pc, #20]	; (8004ea0 <receiveFrame+0x1e0>)
 8004e8a:	f7fe f95c 	bl	8003146 <searchFrameAdvance>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	f47f af59 	bne.w	8004d48 <receiveFrame+0x88>
    }

    return 0;
 8004e96:	2300      	movs	r3, #0
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	3748      	adds	r7, #72	; 0x48
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}
 8004ea0:	2000000c 	.word	0x2000000c

08004ea4 <receiveFrameAndAck>:
//receive a frame and eventually acknowledge it
//returns the length of frame if received, 0 otherwise
//searches for a frame with code frameCode, and eventually removes remCodes frames from rxBuff (if not NULL or empty)
//pushes the received code in rxFrame tail, if not NULL, ONLY pushing if there's enough space
//if there's not enough space to store the frame, the ack is not sent even if requested
uint32_t receiveFrameAndAck(serial_line_handle* line, circular_buffer_handle* rxFrame, uint8_t frameCode, circular_buffer_handle* remCodes){
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b08a      	sub	sp, #40	; 0x28
 8004ea8:	af02      	add	r7, sp, #8
 8004eaa:	60f8      	str	r0, [r7, #12]
 8004eac:	60b9      	str	r1, [r7, #8]
 8004eae:	603b      	str	r3, [r7, #0]
 8004eb0:	4613      	mov	r3, r2
 8004eb2:	71fb      	strb	r3, [r7, #7]
    if(line==NULL || line->rxFunc==NULL) return 0;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d003      	beq.n	8004ec2 <receiveFrameAndAck+0x1e>
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	685b      	ldr	r3, [r3, #4]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d101      	bne.n	8004ec6 <receiveFrameAndAck+0x22>
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	e05e      	b.n	8004f84 <receiveFrameAndAck+0xe0>
    
    //if frame received
    if(receiveFrame(line, frameCode,remCodes)){
 8004ec6:	79fb      	ldrb	r3, [r7, #7]
 8004ec8:	683a      	ldr	r2, [r7, #0]
 8004eca:	4619      	mov	r1, r3
 8004ecc:	68f8      	ldr	r0, [r7, #12]
 8004ece:	f7ff fef7 	bl	8004cc0 <receiveFrame>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d054      	beq.n	8004f82 <receiveFrameAndAck+0xde>
        //get header
        frameHeader tmpHeader;
        cBuffPull(&line->tmpBuff,(uint8_t *)&tmpHeader,sizeof(frameHeader),0);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	f503 5081 	add.w	r0, r3, #4128	; 0x1020
 8004ede:	3004      	adds	r0, #4
 8004ee0:	f107 0114 	add.w	r1, r7, #20
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	2204      	movs	r2, #4
 8004ee8:	f7fd fbe2 	bl	80026b0 <cBuffPull>
        //host ordering header
        tmpHeader.hash=netToNum16((uint8_t*)&tmpHeader.hash);
 8004eec:	f107 0314 	add.w	r3, r7, #20
 8004ef0:	3302      	adds	r3, #2
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f7ff fc67 	bl	80047c6 <netToNum16>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	82fb      	strh	r3, [r7, #22]

        uint8_t sendAck=1;
 8004efc:	2301      	movs	r3, #1
 8004efe:	77fb      	strb	r3, [r7, #31]
        uint32_t len=line->tmpBuff.elemNum;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f08:	61bb      	str	r3, [r7, #24]
        //verify if the frame was already received
        if(tmpHeader.hash == line->lastRxHash){
 8004f0a:	8afa      	ldrh	r2, [r7, #22]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8004f12:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8004f16:	429a      	cmp	r2, r3
 8004f18:	d102      	bne.n	8004f20 <receiveFrameAndAck+0x7c>
            len=0; 
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	61bb      	str	r3, [r7, #24]
 8004f1e:	e018      	b.n	8004f52 <receiveFrameAndAck+0xae>
        }else{
            if(rxFrame!=NULL){
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d015      	beq.n	8004f52 <receiveFrameAndAck+0xae>
                //pushing it on buffer (if enough space)
                if((rxFrame->buffLen-rxFrame->elemNum)>=len){
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	685a      	ldr	r2, [r3, #4]
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	689b      	ldr	r3, [r3, #8]
 8004f2e:	1ad3      	subs	r3, r2, r3
 8004f30:	69ba      	ldr	r2, [r7, #24]
 8004f32:	429a      	cmp	r2, r3
 8004f34:	d80b      	bhi.n	8004f4e <receiveFrameAndAck+0xaa>
                    cBuffPushPull(rxFrame, &line->tmpBuff, len, 1,0);
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	f503 5181 	add.w	r1, r3, #4128	; 0x1020
 8004f3c:	3104      	adds	r1, #4
 8004f3e:	2300      	movs	r3, #0
 8004f40:	9300      	str	r3, [sp, #0]
 8004f42:	2301      	movs	r3, #1
 8004f44:	69ba      	ldr	r2, [r7, #24]
 8004f46:	68b8      	ldr	r0, [r7, #8]
 8004f48:	f7fd fd79 	bl	8002a3e <cBuffPushPull>
 8004f4c:	e001      	b.n	8004f52 <receiveFrameAndAck+0xae>
                }else sendAck=0;
 8004f4e:	2300      	movs	r3, #0
 8004f50:	77fb      	strb	r3, [r7, #31]
            }
        }

        //send ack back if needed (if ack sending fails it's considered as lost on the line, the frame is received anyway)
        if(tmpHeader.ackWanted && sendAck){ 
 8004f52:	7d7b      	ldrb	r3, [r7, #21]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d012      	beq.n	8004f7e <receiveFrameAndAck+0xda>
 8004f58:	7ffb      	ldrb	r3, [r7, #31]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d00f      	beq.n	8004f7e <receiveFrameAndAck+0xda>
            sendFrame(line, FRMCODE_ACK, 0, tmpHeader.hash,NULL,0);
 8004f5e:	8afb      	ldrh	r3, [r7, #22]
 8004f60:	2200      	movs	r2, #0
 8004f62:	9201      	str	r2, [sp, #4]
 8004f64:	2200      	movs	r2, #0
 8004f66:	9200      	str	r2, [sp, #0]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	2101      	movs	r1, #1
 8004f6c:	68f8      	ldr	r0, [r7, #12]
 8004f6e:	f7ff fe27 	bl	8004bc0 <sendFrame>
            //saving last acknowledged hash
            line->lastRxHash=tmpHeader.hash;
 8004f72:	8afa      	ldrh	r2, [r7, #22]
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8004f7a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        }

        return len;
 8004f7e:	69bb      	ldr	r3, [r7, #24]
 8004f80:	e000      	b.n	8004f84 <receiveFrameAndAck+0xe0>
    }

    return 0;
 8004f82:	2300      	movs	r3, #0

}
 8004f84:	4618      	mov	r0, r3
 8004f86:	3720      	adds	r7, #32
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd80      	pop	{r7, pc}

08004f8c <receiveAck>:

//tries receiving a single ack with the given hash
//to be called multiple times to scan the whole buffer
uint8_t receiveAck(serial_line_handle* line, uint16_t hash){
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b084      	sub	sp, #16
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
 8004f94:	460b      	mov	r3, r1
 8004f96:	807b      	strh	r3, [r7, #2]
    if(line==NULL || line->rxFunc==NULL) return 0;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d003      	beq.n	8004fa6 <receiveAck+0x1a>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d101      	bne.n	8004faa <receiveAck+0x1e>
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	e020      	b.n	8004fec <receiveAck+0x60>

    if(receiveFrame(line,FRMCODE_ACK,NULL)){
 8004faa:	2200      	movs	r2, #0
 8004fac:	2101      	movs	r1, #1
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f7ff fe86 	bl	8004cc0 <receiveFrame>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d017      	beq.n	8004fea <receiveAck+0x5e>
        //get header
        frameHeader tmpHeader;
        cBuffPull(&line->tmpBuff,(uint8_t *)&tmpHeader,sizeof(frameHeader),0);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	f503 5081 	add.w	r0, r3, #4128	; 0x1020
 8004fc0:	3004      	adds	r0, #4
 8004fc2:	f107 010c 	add.w	r1, r7, #12
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	2204      	movs	r2, #4
 8004fca:	f7fd fb71 	bl	80026b0 <cBuffPull>
        //host ordering header
        tmpHeader.hash=netToNum16((uint8_t*)&tmpHeader.hash);
 8004fce:	f107 030c 	add.w	r3, r7, #12
 8004fd2:	3302      	adds	r3, #2
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f7ff fbf6 	bl	80047c6 <netToNum16>
 8004fda:	4603      	mov	r3, r0
 8004fdc:	81fb      	strh	r3, [r7, #14]
        //check if hash correct
        if(tmpHeader.hash == hash) return 1;
 8004fde:	89fb      	ldrh	r3, [r7, #14]
 8004fe0:	887a      	ldrh	r2, [r7, #2]
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d101      	bne.n	8004fea <receiveAck+0x5e>
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e000      	b.n	8004fec <receiveAck+0x60>
    }

    return 0;
 8004fea:	2300      	movs	r3, #0

}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3710      	adds	r7, #16
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}

08004ff4 <receiveInQueueAndAck>:

#ifdef SDL_ANTILOCK_DEPTH
//receives frames placing them inside anti lock queue (and eventually responding with an ack)
//returns 0 in case of failure, length of frame otherwise
uint32_t receiveInQueueAndAck(serial_line_handle* line, uint8_t frameCode, circular_buffer_handle* remCodes){
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b086      	sub	sp, #24
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	60f8      	str	r0, [r7, #12]
 8004ffc:	460b      	mov	r3, r1
 8004ffe:	607a      	str	r2, [r7, #4]
 8005000:	72fb      	strb	r3, [r7, #11]
    if(line==NULL || line->rxFunc==NULL) return 0;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d003      	beq.n	8005010 <receiveInQueueAndAck+0x1c>
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d101      	bne.n	8005014 <receiveInQueueAndAck+0x20>
 8005010:	2300      	movs	r3, #0
 8005012:	e026      	b.n	8005062 <receiveInQueueAndAck+0x6e>

    //check if there's space in antiLockQueue
    if(line->alockQueue.elemNum==line->alockQueue.buffLen) return 0;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 800501a:	f8d3 2864 	ldr.w	r2, [r3, #2148]	; 0x864
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8005024:	f8d3 3860 	ldr.w	r3, [r3, #2144]	; 0x860
 8005028:	429a      	cmp	r2, r3
 800502a:	d101      	bne.n	8005030 <receiveInQueueAndAck+0x3c>
 800502c:	2300      	movs	r3, #0
 800502e:	e018      	b.n	8005062 <receiveInQueueAndAck+0x6e>

    //otherwise try receiving a frame
    uint32_t len=receiveFrameAndAck(line,&line->alockBuff, frameCode, remCodes);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	f503 5101 	add.w	r1, r3, #8256	; 0x2040
 8005036:	310c      	adds	r1, #12
 8005038:	7afa      	ldrb	r2, [r7, #11]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	68f8      	ldr	r0, [r7, #12]
 800503e:	f7ff ff31 	bl	8004ea4 <receiveFrameAndAck>
 8005042:	4603      	mov	r3, r0
 8005044:	617b      	str	r3, [r7, #20]

    //if frame received
    if(len){
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d009      	beq.n	8005060 <receiveInQueueAndAck+0x6c>
        cBuffPush(&line->alockQueue,(uint8_t*)&len,sizeof(line->tmpBuff.elemNum),1);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	f503 4090 	add.w	r0, r3, #18432	; 0x4800
 8005052:	305c      	adds	r0, #92	; 0x5c
 8005054:	f107 0114 	add.w	r1, r7, #20
 8005058:	2301      	movs	r3, #1
 800505a:	2204      	movs	r2, #4
 800505c:	f7fd fa7f 	bl	800255e <cBuffPush>
    }

    return len;
 8005060:	697b      	ldr	r3, [r7, #20]
}
 8005062:	4618      	mov	r0, r3
 8005064:	3718      	adds	r7, #24
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}

0800506a <readFromQueue>:

//reads a frame from anti lock queue
//returns length of frame, otherwise 0
//places frame inside rxFrame (if not null), only if there's enough space
uint32_t readFromQueue(serial_line_handle* line, circular_buffer_handle* rxFrame){
 800506a:	b580      	push	{r7, lr}
 800506c:	b086      	sub	sp, #24
 800506e:	af02      	add	r7, sp, #8
 8005070:	6078      	str	r0, [r7, #4]
 8005072:	6039      	str	r1, [r7, #0]
    if(line==NULL) return 0;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d101      	bne.n	800507e <readFromQueue+0x14>
 800507a:	2300      	movs	r3, #0
 800507c:	e030      	b.n	80050e0 <readFromQueue+0x76>

    //check if there are frames in queue
    uint32_t frameLen=0;
 800507e:	2300      	movs	r3, #0
 8005080:	60bb      	str	r3, [r7, #8]
    cBuffPull(&line->alockQueue,(uint8_t*)&frameLen,sizeof(frameLen),0);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f503 4090 	add.w	r0, r3, #18432	; 0x4800
 8005088:	305c      	adds	r0, #92	; 0x5c
 800508a:	f107 0108 	add.w	r1, r7, #8
 800508e:	2300      	movs	r3, #0
 8005090:	2204      	movs	r2, #4
 8005092:	f7fd fb0d 	bl	80026b0 <cBuffPull>

    //read frame from queue
    if(rxFrame!=NULL){
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d020      	beq.n	80050de <readFromQueue+0x74>
        //pushing it on buffer (if enough space)
        uint32_t len=frameLen;
 800509c:	68bb      	ldr	r3, [r7, #8]
 800509e:	60fb      	str	r3, [r7, #12]
        if((rxFrame->buffLen-rxFrame->elemNum)>=len){
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	685a      	ldr	r2, [r3, #4]
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	1ad3      	subs	r3, r2, r3
 80050aa:	68fa      	ldr	r2, [r7, #12]
 80050ac:	429a      	cmp	r2, r3
 80050ae:	d80b      	bhi.n	80050c8 <readFromQueue+0x5e>
            cBuffPushPull(rxFrame, &line->alockBuff, len, 1,0);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	f503 5101 	add.w	r1, r3, #8256	; 0x2040
 80050b6:	310c      	adds	r1, #12
 80050b8:	2300      	movs	r3, #0
 80050ba:	9300      	str	r3, [sp, #0]
 80050bc:	2301      	movs	r3, #1
 80050be:	68fa      	ldr	r2, [r7, #12]
 80050c0:	6838      	ldr	r0, [r7, #0]
 80050c2:	f7fd fcbc 	bl	8002a3e <cBuffPushPull>
 80050c6:	e00a      	b.n	80050de <readFromQueue+0x74>
        }else{
            //otherwise just discard the frame
            cBuffPull(&line->alockBuff,NULL,len,0);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	f503 5001 	add.w	r0, r3, #8256	; 0x2040
 80050ce:	300c      	adds	r0, #12
 80050d0:	2300      	movs	r3, #0
 80050d2:	68fa      	ldr	r2, [r7, #12]
 80050d4:	2100      	movs	r1, #0
 80050d6:	f7fd faeb 	bl	80026b0 <cBuffPull>
            return 0;
 80050da:	2300      	movs	r3, #0
 80050dc:	e000      	b.n	80050e0 <readFromQueue+0x76>
        }
    }

    return frameLen;
 80050de:	68bb      	ldr	r3, [r7, #8]
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	3710      	adds	r7, #16
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bd80      	pop	{r7, pc}

080050e8 <sdlInitLine>:
#endif

// SIMPLE DATA LINK FUNCTIONS -------------------------------------------------
void sdlInitLine(serial_line_handle* line, uint8_t (*txFunc)(uint8_t byte), uint8_t (*rxFunc)(uint8_t* byte), uint32_t timeout, uint32_t retries){
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b084      	sub	sp, #16
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	60f8      	str	r0, [r7, #12]
 80050f0:	60b9      	str	r1, [r7, #8]
 80050f2:	607a      	str	r2, [r7, #4]
 80050f4:	603b      	str	r3, [r7, #0]
    if(line==NULL) return;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d049      	beq.n	8005190 <sdlInitLine+0xa8>

    line->txFunc=txFunc;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	68ba      	ldr	r2, [r7, #8]
 8005100:	601a      	str	r2, [r3, #0]
    line->rxFunc=rxFunc;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	687a      	ldr	r2, [r7, #4]
 8005106:	605a      	str	r2, [r3, #4]
    cBuffInit(&line->rxBuff,line->rxBuffArray,sizeof(line->rxBuffArray),0);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f103 0008 	add.w	r0, r3, #8
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	f103 0118 	add.w	r1, r3, #24
 8005114:	2300      	movs	r3, #0
 8005116:	f241 020c 	movw	r2, #4108	; 0x100c
 800511a:	f7fd f9a1 	bl	8002460 <cBuffInit>
    line->timeout=timeout;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8005124:	461a      	mov	r2, r3
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	6413      	str	r3, [r2, #64]	; 0x40
    line->retries=retries;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8005130:	461a      	mov	r2, r3
 8005132:	69bb      	ldr	r3, [r7, #24]
 8005134:	6453      	str	r3, [r2, #68]	; 0x44
    line->lastRxHash=0;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800513c:	2200      	movs	r2, #0
 800513e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    cBuffInit(&line->tmpBuff,line->tmpBuffArray,sizeof(line->tmpBuffArray),0);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	f503 5081 	add.w	r0, r3, #4128	; 0x1020
 8005148:	3004      	adds	r0, #4
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	f503 5181 	add.w	r1, r3, #4128	; 0x1020
 8005150:	3114      	adds	r1, #20
 8005152:	2300      	movs	r3, #0
 8005154:	f241 020c 	movw	r2, #4108	; 0x100c
 8005158:	f7fd f982 	bl	8002460 <cBuffInit>

#ifdef SDL_ANTILOCK_DEPTH
    cBuffInit(&line->alockBuff,line->alockBuffArray,sizeof(line->alockBuffArray),0);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	f503 5001 	add.w	r0, r3, #8256	; 0x2040
 8005162:	300c      	adds	r0, #12
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	f503 5101 	add.w	r1, r3, #8256	; 0x2040
 800516a:	311c      	adds	r1, #28
 800516c:	2300      	movs	r3, #0
 800516e:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 8005172:	f7fd f975 	bl	8002460 <cBuffInit>
    cBuffInit(&line->alockQueue,line->alockQueueArray,sizeof(line->alockQueueArray),0);
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	f503 4090 	add.w	r0, r3, #18432	; 0x4800
 800517c:	305c      	adds	r0, #92	; 0x5c
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	f503 4190 	add.w	r1, r3, #18432	; 0x4800
 8005184:	316c      	adds	r1, #108	; 0x6c
 8005186:	2300      	movs	r3, #0
 8005188:	2214      	movs	r2, #20
 800518a:	f7fd f969 	bl	8002460 <cBuffInit>
 800518e:	e000      	b.n	8005192 <sdlInitLine+0xaa>
    if(line==NULL) return;
 8005190:	bf00      	nop
#endif
}
 8005192:	3710      	adds	r7, #16
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <sdlSend>:

uint8_t sdlSend(serial_line_handle* line, uint8_t* buff, uint32_t len, uint8_t ackWanted){
 8005198:	b580      	push	{r7, lr}
 800519a:	b08a      	sub	sp, #40	; 0x28
 800519c:	af02      	add	r7, sp, #8
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	607a      	str	r2, [r7, #4]
 80051a4:	70fb      	strb	r3, [r7, #3]
    if(line==NULL || line->txFunc==NULL || buff==NULL || len==0) return 0;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d009      	beq.n	80051c0 <sdlSend+0x28>
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d005      	beq.n	80051c0 <sdlSend+0x28>
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d002      	beq.n	80051c0 <sdlSend+0x28>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d101      	bne.n	80051c4 <sdlSend+0x2c>
 80051c0:	2300      	movs	r3, #0
 80051c2:	e04a      	b.n	800525a <sdlSend+0xc2>

    if(len>SDL_MAX_PAY_LEN) return 0;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80051ca:	d901      	bls.n	80051d0 <sdlSend+0x38>
 80051cc:	2300      	movs	r3, #0
 80051ce:	e044      	b.n	800525a <sdlSend+0xc2>

    //generating hash
    uint16_t hash=computeHash(buff,len);
 80051d0:	6879      	ldr	r1, [r7, #4]
 80051d2:	68b8      	ldr	r0, [r7, #8]
 80051d4:	f7ff fc5c 	bl	8004a90 <computeHash>
 80051d8:	4603      	mov	r3, r0
 80051da:	837b      	strh	r3, [r7, #26]

    //try sending frame
    uint32_t retryNum=0;
 80051dc:	2300      	movs	r3, #0
 80051de:	61fb      	str	r3, [r7, #28]
    do{
        retryNum++;
 80051e0:	69fb      	ldr	r3, [r7, #28]
 80051e2:	3301      	adds	r3, #1
 80051e4:	61fb      	str	r3, [r7, #28]
        
        //send data
        if(!sendFrame(line,FRMCODE_DATA,ackWanted,hash,buff,len)) continue;
 80051e6:	8b79      	ldrh	r1, [r7, #26]
 80051e8:	78fa      	ldrb	r2, [r7, #3]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	9301      	str	r3, [sp, #4]
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	9300      	str	r3, [sp, #0]
 80051f2:	460b      	mov	r3, r1
 80051f4:	2100      	movs	r1, #0
 80051f6:	68f8      	ldr	r0, [r7, #12]
 80051f8:	f7ff fce2 	bl	8004bc0 <sendFrame>
 80051fc:	4603      	mov	r3, r0
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d022      	beq.n	8005248 <sdlSend+0xb0>

        if(!ackWanted) return 1;
 8005202:	78fb      	ldrb	r3, [r7, #3]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d101      	bne.n	800520c <sdlSend+0x74>
 8005208:	2301      	movs	r3, #1
 800520a:	e026      	b.n	800525a <sdlSend+0xc2>
#ifdef SDL_DEBUG
        __sdlTestSendCallback(line);
#endif

        //saving starting tick for timeout
        uint32_t startTick=sdlTimeTick();
 800520c:	f7fe f858 	bl	80032c0 <sdlTimeTick>
 8005210:	6178      	str	r0, [r7, #20]
        do{
            if(receiveAck(line,hash)) return 1;
 8005212:	8b7b      	ldrh	r3, [r7, #26]
 8005214:	4619      	mov	r1, r3
 8005216:	68f8      	ldr	r0, [r7, #12]
 8005218:	f7ff feb8 	bl	8004f8c <receiveAck>
 800521c:	4603      	mov	r3, r0
 800521e:	2b00      	cmp	r3, #0
 8005220:	d001      	beq.n	8005226 <sdlSend+0x8e>
 8005222:	2301      	movs	r3, #1
 8005224:	e019      	b.n	800525a <sdlSend+0xc2>

#ifdef SDL_ANTILOCK_DEPTH
        //if anti lock active, fill the queue while waiting
        receiveInQueueAndAck(line,FRMCODE_DATA,NULL);
 8005226:	2200      	movs	r2, #0
 8005228:	2100      	movs	r1, #0
 800522a:	68f8      	ldr	r0, [r7, #12]
 800522c:	f7ff fee2 	bl	8004ff4 <receiveInQueueAndAck>
#endif
        }while((sdlTimeTick()-startTick)<=line->timeout);
 8005230:	f7fe f846 	bl	80032c0 <sdlTimeTick>
 8005234:	4602      	mov	r2, r0
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	1ad2      	subs	r2, r2, r3
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8005240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005242:	429a      	cmp	r2, r3
 8005244:	d9e5      	bls.n	8005212 <sdlSend+0x7a>
 8005246:	e000      	b.n	800524a <sdlSend+0xb2>
        if(!sendFrame(line,FRMCODE_DATA,ackWanted,hash,buff,len)) continue;
 8005248:	bf00      	nop

    }while(retryNum<=line->retries);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8005250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005252:	69fa      	ldr	r2, [r7, #28]
 8005254:	429a      	cmp	r2, r3
 8005256:	d9c3      	bls.n	80051e0 <sdlSend+0x48>

    return 0;
 8005258:	2300      	movs	r3, #0
}
 800525a:	4618      	mov	r0, r3
 800525c:	3720      	adds	r7, #32
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}

08005262 <sdlReceive>:

uint32_t sdlReceive(serial_line_handle* line, uint8_t* buff, uint32_t len){
 8005262:	b580      	push	{r7, lr}
 8005264:	b08e      	sub	sp, #56	; 0x38
 8005266:	af00      	add	r7, sp, #0
 8005268:	60f8      	str	r0, [r7, #12]
 800526a:	60b9      	str	r1, [r7, #8]
 800526c:	607a      	str	r2, [r7, #4]
    if(line==NULL || line->rxFunc==NULL) return 0;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d003      	beq.n	800527c <sdlReceive+0x1a>
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d101      	bne.n	8005280 <sdlReceive+0x1e>
 800527c:	2300      	movs	r3, #0
 800527e:	e029      	b.n	80052d4 <sdlReceive+0x72>

    uint32_t retVal=0;
 8005280:	2300      	movs	r3, #0
 8005282:	637b      	str	r3, [r7, #52]	; 0x34

    //temporary cBuffer
    circular_buffer_handle dummyHandle;
    cBuffInit(&dummyHandle, buff, len,0);
 8005284:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005288:	2300      	movs	r3, #0
 800528a:	687a      	ldr	r2, [r7, #4]
 800528c:	68b9      	ldr	r1, [r7, #8]
 800528e:	f7fd f8e7 	bl	8002460 <cBuffInit>

#ifdef SDL_ANTILOCK_DEPTH
    //try reading from queue
    retVal=readFromQueue(line, &dummyHandle);
 8005292:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005296:	4619      	mov	r1, r3
 8005298:	68f8      	ldr	r0, [r7, #12]
 800529a:	f7ff fee6 	bl	800506a <readFromQueue>
 800529e:	6378      	str	r0, [r7, #52]	; 0x34
    if(retVal) return retVal;
 80052a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d001      	beq.n	80052aa <sdlReceive+0x48>
 80052a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052a8:	e014      	b.n	80052d4 <sdlReceive+0x72>
#endif

    //otherwise try receiving a fresh frame
    uint8_t remCode[]={FRMCODE_ACK}; //we remove old acks from buffer
 80052aa:	2301      	movs	r3, #1
 80052ac:	f887 3020 	strb.w	r3, [r7, #32]
    circular_buffer_handle remCodes;
    cBuffInit(&remCodes,remCode,sizeof(remCode),sizeof(remCode));
 80052b0:	f107 0120 	add.w	r1, r7, #32
 80052b4:	f107 0010 	add.w	r0, r7, #16
 80052b8:	2301      	movs	r3, #1
 80052ba:	2201      	movs	r2, #1
 80052bc:	f7fd f8d0 	bl	8002460 <cBuffInit>
    retVal=receiveFrameAndAck(line,&dummyHandle,FRMCODE_DATA,&remCodes);
 80052c0:	f107 0310 	add.w	r3, r7, #16
 80052c4:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80052c8:	2200      	movs	r2, #0
 80052ca:	68f8      	ldr	r0, [r7, #12]
 80052cc:	f7ff fdea 	bl	8004ea4 <receiveFrameAndAck>
 80052d0:	6378      	str	r0, [r7, #52]	; 0x34

    return retVal;
 80052d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80052d4:	4618      	mov	r0, r3
 80052d6:	3738      	adds	r7, #56	; 0x38
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}

080052dc <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80052e0:	4b1b      	ldr	r3, [pc, #108]	; (8005350 <MX_SPI2_Init+0x74>)
 80052e2:	4a1c      	ldr	r2, [pc, #112]	; (8005354 <MX_SPI2_Init+0x78>)
 80052e4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80052e6:	4b1a      	ldr	r3, [pc, #104]	; (8005350 <MX_SPI2_Init+0x74>)
 80052e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80052ec:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80052ee:	4b18      	ldr	r3, [pc, #96]	; (8005350 <MX_SPI2_Init+0x74>)
 80052f0:	2200      	movs	r2, #0
 80052f2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80052f4:	4b16      	ldr	r3, [pc, #88]	; (8005350 <MX_SPI2_Init+0x74>)
 80052f6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80052fa:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80052fc:	4b14      	ldr	r3, [pc, #80]	; (8005350 <MX_SPI2_Init+0x74>)
 80052fe:	2200      	movs	r2, #0
 8005300:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005302:	4b13      	ldr	r3, [pc, #76]	; (8005350 <MX_SPI2_Init+0x74>)
 8005304:	2200      	movs	r2, #0
 8005306:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8005308:	4b11      	ldr	r3, [pc, #68]	; (8005350 <MX_SPI2_Init+0x74>)
 800530a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800530e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8005310:	4b0f      	ldr	r3, [pc, #60]	; (8005350 <MX_SPI2_Init+0x74>)
 8005312:	2220      	movs	r2, #32
 8005314:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005316:	4b0e      	ldr	r3, [pc, #56]	; (8005350 <MX_SPI2_Init+0x74>)
 8005318:	2200      	movs	r2, #0
 800531a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800531c:	4b0c      	ldr	r3, [pc, #48]	; (8005350 <MX_SPI2_Init+0x74>)
 800531e:	2200      	movs	r2, #0
 8005320:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005322:	4b0b      	ldr	r3, [pc, #44]	; (8005350 <MX_SPI2_Init+0x74>)
 8005324:	2200      	movs	r2, #0
 8005326:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8005328:	4b09      	ldr	r3, [pc, #36]	; (8005350 <MX_SPI2_Init+0x74>)
 800532a:	2207      	movs	r2, #7
 800532c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800532e:	4b08      	ldr	r3, [pc, #32]	; (8005350 <MX_SPI2_Init+0x74>)
 8005330:	2200      	movs	r2, #0
 8005332:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005334:	4b06      	ldr	r3, [pc, #24]	; (8005350 <MX_SPI2_Init+0x74>)
 8005336:	2208      	movs	r2, #8
 8005338:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800533a:	4805      	ldr	r0, [pc, #20]	; (8005350 <MX_SPI2_Init+0x74>)
 800533c:	f004 f8ea 	bl	8009514 <HAL_SPI_Init>
 8005340:	4603      	mov	r3, r0
 8005342:	2b00      	cmp	r3, #0
 8005344:	d001      	beq.n	800534a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8005346:	f7fe fdb7 	bl	8003eb8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800534a:	bf00      	nop
 800534c:	bd80      	pop	{r7, pc}
 800534e:	bf00      	nop
 8005350:	200231a8 	.word	0x200231a8
 8005354:	40003800 	.word	0x40003800

08005358 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b08a      	sub	sp, #40	; 0x28
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005360:	f107 0314 	add.w	r3, r7, #20
 8005364:	2200      	movs	r2, #0
 8005366:	601a      	str	r2, [r3, #0]
 8005368:	605a      	str	r2, [r3, #4]
 800536a:	609a      	str	r2, [r3, #8]
 800536c:	60da      	str	r2, [r3, #12]
 800536e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a17      	ldr	r2, [pc, #92]	; (80053d4 <HAL_SPI_MspInit+0x7c>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d128      	bne.n	80053cc <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800537a:	4b17      	ldr	r3, [pc, #92]	; (80053d8 <HAL_SPI_MspInit+0x80>)
 800537c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800537e:	4a16      	ldr	r2, [pc, #88]	; (80053d8 <HAL_SPI_MspInit+0x80>)
 8005380:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005384:	6593      	str	r3, [r2, #88]	; 0x58
 8005386:	4b14      	ldr	r3, [pc, #80]	; (80053d8 <HAL_SPI_MspInit+0x80>)
 8005388:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800538a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800538e:	613b      	str	r3, [r7, #16]
 8005390:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005392:	4b11      	ldr	r3, [pc, #68]	; (80053d8 <HAL_SPI_MspInit+0x80>)
 8005394:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005396:	4a10      	ldr	r2, [pc, #64]	; (80053d8 <HAL_SPI_MspInit+0x80>)
 8005398:	f043 0302 	orr.w	r3, r3, #2
 800539c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800539e:	4b0e      	ldr	r3, [pc, #56]	; (80053d8 <HAL_SPI_MspInit+0x80>)
 80053a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053a2:	f003 0302 	and.w	r3, r3, #2
 80053a6:	60fb      	str	r3, [r7, #12]
 80053a8:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80053aa:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80053ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053b0:	2302      	movs	r3, #2
 80053b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053b4:	2300      	movs	r3, #0
 80053b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053b8:	2303      	movs	r3, #3
 80053ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80053bc:	2305      	movs	r3, #5
 80053be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80053c0:	f107 0314 	add.w	r3, r7, #20
 80053c4:	4619      	mov	r1, r3
 80053c6:	4805      	ldr	r0, [pc, #20]	; (80053dc <HAL_SPI_MspInit+0x84>)
 80053c8:	f002 fce6 	bl	8007d98 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80053cc:	bf00      	nop
 80053ce:	3728      	adds	r7, #40	; 0x28
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}
 80053d4:	40003800 	.word	0x40003800
 80053d8:	40021000 	.word	0x40021000
 80053dc:	48000400 	.word	0x48000400

080053e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b082      	sub	sp, #8
 80053e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80053e6:	4b11      	ldr	r3, [pc, #68]	; (800542c <HAL_MspInit+0x4c>)
 80053e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053ea:	4a10      	ldr	r2, [pc, #64]	; (800542c <HAL_MspInit+0x4c>)
 80053ec:	f043 0301 	orr.w	r3, r3, #1
 80053f0:	6613      	str	r3, [r2, #96]	; 0x60
 80053f2:	4b0e      	ldr	r3, [pc, #56]	; (800542c <HAL_MspInit+0x4c>)
 80053f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053f6:	f003 0301 	and.w	r3, r3, #1
 80053fa:	607b      	str	r3, [r7, #4]
 80053fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80053fe:	4b0b      	ldr	r3, [pc, #44]	; (800542c <HAL_MspInit+0x4c>)
 8005400:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005402:	4a0a      	ldr	r2, [pc, #40]	; (800542c <HAL_MspInit+0x4c>)
 8005404:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005408:	6593      	str	r3, [r2, #88]	; 0x58
 800540a:	4b08      	ldr	r3, [pc, #32]	; (800542c <HAL_MspInit+0x4c>)
 800540c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800540e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005412:	603b      	str	r3, [r7, #0]
 8005414:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005416:	2200      	movs	r2, #0
 8005418:	210f      	movs	r1, #15
 800541a:	f06f 0001 	mvn.w	r0, #1
 800541e:	f002 fc11 	bl	8007c44 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005422:	bf00      	nop
 8005424:	3708      	adds	r7, #8
 8005426:	46bd      	mov	sp, r7
 8005428:	bd80      	pop	{r7, pc}
 800542a:	bf00      	nop
 800542c:	40021000 	.word	0x40021000

08005430 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b08e      	sub	sp, #56	; 0x38
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8005438:	2300      	movs	r3, #0
 800543a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800543e:	4b34      	ldr	r3, [pc, #208]	; (8005510 <HAL_InitTick+0xe0>)
 8005440:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005442:	4a33      	ldr	r2, [pc, #204]	; (8005510 <HAL_InitTick+0xe0>)
 8005444:	f043 0310 	orr.w	r3, r3, #16
 8005448:	6593      	str	r3, [r2, #88]	; 0x58
 800544a:	4b31      	ldr	r3, [pc, #196]	; (8005510 <HAL_InitTick+0xe0>)
 800544c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800544e:	f003 0310 	and.w	r3, r3, #16
 8005452:	60fb      	str	r3, [r7, #12]
 8005454:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005456:	f107 0210 	add.w	r2, r7, #16
 800545a:	f107 0314 	add.w	r3, r7, #20
 800545e:	4611      	mov	r1, r2
 8005460:	4618      	mov	r0, r3
 8005462:	f003 fc67 	bl	8008d34 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8005466:	6a3b      	ldr	r3, [r7, #32]
 8005468:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800546a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800546c:	2b00      	cmp	r3, #0
 800546e:	d103      	bne.n	8005478 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8005470:	f003 fc34 	bl	8008cdc <HAL_RCC_GetPCLK1Freq>
 8005474:	6378      	str	r0, [r7, #52]	; 0x34
 8005476:	e004      	b.n	8005482 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8005478:	f003 fc30 	bl	8008cdc <HAL_RCC_GetPCLK1Freq>
 800547c:	4603      	mov	r3, r0
 800547e:	005b      	lsls	r3, r3, #1
 8005480:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8005482:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005484:	4a23      	ldr	r2, [pc, #140]	; (8005514 <HAL_InitTick+0xe4>)
 8005486:	fba2 2303 	umull	r2, r3, r2, r3
 800548a:	0c9b      	lsrs	r3, r3, #18
 800548c:	3b01      	subs	r3, #1
 800548e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8005490:	4b21      	ldr	r3, [pc, #132]	; (8005518 <HAL_InitTick+0xe8>)
 8005492:	4a22      	ldr	r2, [pc, #136]	; (800551c <HAL_InitTick+0xec>)
 8005494:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8005496:	4b20      	ldr	r3, [pc, #128]	; (8005518 <HAL_InitTick+0xe8>)
 8005498:	f240 32e7 	movw	r2, #999	; 0x3e7
 800549c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800549e:	4a1e      	ldr	r2, [pc, #120]	; (8005518 <HAL_InitTick+0xe8>)
 80054a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054a2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80054a4:	4b1c      	ldr	r3, [pc, #112]	; (8005518 <HAL_InitTick+0xe8>)
 80054a6:	2200      	movs	r2, #0
 80054a8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80054aa:	4b1b      	ldr	r3, [pc, #108]	; (8005518 <HAL_InitTick+0xe8>)
 80054ac:	2200      	movs	r2, #0
 80054ae:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80054b0:	4b19      	ldr	r3, [pc, #100]	; (8005518 <HAL_InitTick+0xe8>)
 80054b2:	2200      	movs	r2, #0
 80054b4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80054b6:	4818      	ldr	r0, [pc, #96]	; (8005518 <HAL_InitTick+0xe8>)
 80054b8:	f004 ff3c 	bl	800a334 <HAL_TIM_Base_Init>
 80054bc:	4603      	mov	r3, r0
 80054be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80054c2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d11b      	bne.n	8005502 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80054ca:	4813      	ldr	r0, [pc, #76]	; (8005518 <HAL_InitTick+0xe8>)
 80054cc:	f004 ff8a 	bl	800a3e4 <HAL_TIM_Base_Start_IT>
 80054d0:	4603      	mov	r3, r0
 80054d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80054d6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d111      	bne.n	8005502 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80054de:	2036      	movs	r0, #54	; 0x36
 80054e0:	f002 fbcc 	bl	8007c7c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2b0f      	cmp	r3, #15
 80054e8:	d808      	bhi.n	80054fc <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80054ea:	2200      	movs	r2, #0
 80054ec:	6879      	ldr	r1, [r7, #4]
 80054ee:	2036      	movs	r0, #54	; 0x36
 80054f0:	f002 fba8 	bl	8007c44 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80054f4:	4a0a      	ldr	r2, [pc, #40]	; (8005520 <HAL_InitTick+0xf0>)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6013      	str	r3, [r2, #0]
 80054fa:	e002      	b.n	8005502 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8005502:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8005506:	4618      	mov	r0, r3
 8005508:	3738      	adds	r7, #56	; 0x38
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
 800550e:	bf00      	nop
 8005510:	40021000 	.word	0x40021000
 8005514:	431bde83 	.word	0x431bde83
 8005518:	2002320c 	.word	0x2002320c
 800551c:	40001000 	.word	0x40001000
 8005520:	2000002c 	.word	0x2000002c

08005524 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005524:	b480      	push	{r7}
 8005526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005528:	e7fe      	b.n	8005528 <NMI_Handler+0x4>

0800552a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800552a:	b480      	push	{r7}
 800552c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800552e:	e7fe      	b.n	800552e <HardFault_Handler+0x4>

08005530 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005530:	b480      	push	{r7}
 8005532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005534:	e7fe      	b.n	8005534 <MemManage_Handler+0x4>

08005536 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005536:	b480      	push	{r7}
 8005538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800553a:	e7fe      	b.n	800553a <BusFault_Handler+0x4>

0800553c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800553c:	b480      	push	{r7}
 800553e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005540:	e7fe      	b.n	8005540 <UsageFault_Handler+0x4>

08005542 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005542:	b480      	push	{r7}
 8005544:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005546:	bf00      	nop
 8005548:	46bd      	mov	sp, r7
 800554a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554e:	4770      	bx	lr

08005550 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005554:	4802      	ldr	r0, [pc, #8]	; (8005560 <USART1_IRQHandler+0x10>)
 8005556:	f006 f973 	bl	800b840 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800555a:	bf00      	nop
 800555c:	bd80      	pop	{r7, pc}
 800555e:	bf00      	nop
 8005560:	200233c4 	.word	0x200233c4

08005564 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005568:	4802      	ldr	r0, [pc, #8]	; (8005574 <USART2_IRQHandler+0x10>)
 800556a:	f006 f969 	bl	800b840 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800556e:	bf00      	nop
 8005570:	bd80      	pop	{r7, pc}
 8005572:	bf00      	nop
 8005574:	20023448 	.word	0x20023448

08005578 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800557c:	4802      	ldr	r0, [pc, #8]	; (8005588 <USART3_IRQHandler+0x10>)
 800557e:	f006 f95f 	bl	800b840 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8005582:	bf00      	nop
 8005584:	bd80      	pop	{r7, pc}
 8005586:	bf00      	nop
 8005588:	200234cc 	.word	0x200234cc

0800558c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8005590:	4802      	ldr	r0, [pc, #8]	; (800559c <UART4_IRQHandler+0x10>)
 8005592:	f006 f955 	bl	800b840 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8005596:	bf00      	nop
 8005598:	bd80      	pop	{r7, pc}
 800559a:	bf00      	nop
 800559c:	20023340 	.word	0x20023340

080055a0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 underrun error interrupt.
  */
void TIM6_DAC_IRQHandler(void)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80055a4:	4802      	ldr	r0, [pc, #8]	; (80055b0 <TIM6_DAC_IRQHandler+0x10>)
 80055a6:	f005 f863 	bl	800a670 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80055aa:	bf00      	nop
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	bf00      	nop
 80055b0:	2002320c 	.word	0x2002320c

080055b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80055b4:	b480      	push	{r7}
 80055b6:	af00      	add	r7, sp, #0
	return 1;
 80055b8:	2301      	movs	r3, #1
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	46bd      	mov	sp, r7
 80055be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c2:	4770      	bx	lr

080055c4 <_kill>:

int _kill(int pid, int sig)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b082      	sub	sp, #8
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
 80055cc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80055ce:	f00a ff4f 	bl	8010470 <__errno>
 80055d2:	4603      	mov	r3, r0
 80055d4:	2216      	movs	r2, #22
 80055d6:	601a      	str	r2, [r3, #0]
	return -1;
 80055d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3708      	adds	r7, #8
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}

080055e4 <_exit>:

void _exit (int status)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b082      	sub	sp, #8
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80055ec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80055f0:	6878      	ldr	r0, [r7, #4]
 80055f2:	f7ff ffe7 	bl	80055c4 <_kill>
	while (1) {}		/* Make sure we hang here */
 80055f6:	e7fe      	b.n	80055f6 <_exit+0x12>

080055f8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b086      	sub	sp, #24
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	60f8      	str	r0, [r7, #12]
 8005600:	60b9      	str	r1, [r7, #8]
 8005602:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005604:	2300      	movs	r3, #0
 8005606:	617b      	str	r3, [r7, #20]
 8005608:	e00a      	b.n	8005620 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800560a:	f3af 8000 	nop.w
 800560e:	4601      	mov	r1, r0
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	1c5a      	adds	r2, r3, #1
 8005614:	60ba      	str	r2, [r7, #8]
 8005616:	b2ca      	uxtb	r2, r1
 8005618:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	3301      	adds	r3, #1
 800561e:	617b      	str	r3, [r7, #20]
 8005620:	697a      	ldr	r2, [r7, #20]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	429a      	cmp	r2, r3
 8005626:	dbf0      	blt.n	800560a <_read+0x12>
	}

return len;
 8005628:	687b      	ldr	r3, [r7, #4]
}
 800562a:	4618      	mov	r0, r3
 800562c:	3718      	adds	r7, #24
 800562e:	46bd      	mov	sp, r7
 8005630:	bd80      	pop	{r7, pc}

08005632 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005632:	b580      	push	{r7, lr}
 8005634:	b086      	sub	sp, #24
 8005636:	af00      	add	r7, sp, #0
 8005638:	60f8      	str	r0, [r7, #12]
 800563a:	60b9      	str	r1, [r7, #8]
 800563c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800563e:	2300      	movs	r3, #0
 8005640:	617b      	str	r3, [r7, #20]
 8005642:	e009      	b.n	8005658 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	1c5a      	adds	r2, r3, #1
 8005648:	60ba      	str	r2, [r7, #8]
 800564a:	781b      	ldrb	r3, [r3, #0]
 800564c:	4618      	mov	r0, r3
 800564e:	f7fd fe3f 	bl	80032d0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	3301      	adds	r3, #1
 8005656:	617b      	str	r3, [r7, #20]
 8005658:	697a      	ldr	r2, [r7, #20]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	429a      	cmp	r2, r3
 800565e:	dbf1      	blt.n	8005644 <_write+0x12>
	}
	return len;
 8005660:	687b      	ldr	r3, [r7, #4]
}
 8005662:	4618      	mov	r0, r3
 8005664:	3718      	adds	r7, #24
 8005666:	46bd      	mov	sp, r7
 8005668:	bd80      	pop	{r7, pc}

0800566a <_close>:

int _close(int file)
{
 800566a:	b480      	push	{r7}
 800566c:	b083      	sub	sp, #12
 800566e:	af00      	add	r7, sp, #0
 8005670:	6078      	str	r0, [r7, #4]
	return -1;
 8005672:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8005676:	4618      	mov	r0, r3
 8005678:	370c      	adds	r7, #12
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr

08005682 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005682:	b480      	push	{r7}
 8005684:	b083      	sub	sp, #12
 8005686:	af00      	add	r7, sp, #0
 8005688:	6078      	str	r0, [r7, #4]
 800568a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005692:	605a      	str	r2, [r3, #4]
	return 0;
 8005694:	2300      	movs	r3, #0
}
 8005696:	4618      	mov	r0, r3
 8005698:	370c      	adds	r7, #12
 800569a:	46bd      	mov	sp, r7
 800569c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a0:	4770      	bx	lr

080056a2 <_isatty>:

int _isatty(int file)
{
 80056a2:	b480      	push	{r7}
 80056a4:	b083      	sub	sp, #12
 80056a6:	af00      	add	r7, sp, #0
 80056a8:	6078      	str	r0, [r7, #4]
	return 1;
 80056aa:	2301      	movs	r3, #1
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	370c      	adds	r7, #12
 80056b0:	46bd      	mov	sp, r7
 80056b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b6:	4770      	bx	lr

080056b8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b085      	sub	sp, #20
 80056bc:	af00      	add	r7, sp, #0
 80056be:	60f8      	str	r0, [r7, #12]
 80056c0:	60b9      	str	r1, [r7, #8]
 80056c2:	607a      	str	r2, [r7, #4]
	return 0;
 80056c4:	2300      	movs	r3, #0
}
 80056c6:	4618      	mov	r0, r3
 80056c8:	3714      	adds	r7, #20
 80056ca:	46bd      	mov	sp, r7
 80056cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d0:	4770      	bx	lr
	...

080056d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b086      	sub	sp, #24
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80056dc:	4a14      	ldr	r2, [pc, #80]	; (8005730 <_sbrk+0x5c>)
 80056de:	4b15      	ldr	r3, [pc, #84]	; (8005734 <_sbrk+0x60>)
 80056e0:	1ad3      	subs	r3, r2, r3
 80056e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80056e8:	4b13      	ldr	r3, [pc, #76]	; (8005738 <_sbrk+0x64>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d102      	bne.n	80056f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80056f0:	4b11      	ldr	r3, [pc, #68]	; (8005738 <_sbrk+0x64>)
 80056f2:	4a12      	ldr	r2, [pc, #72]	; (800573c <_sbrk+0x68>)
 80056f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80056f6:	4b10      	ldr	r3, [pc, #64]	; (8005738 <_sbrk+0x64>)
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	4413      	add	r3, r2
 80056fe:	693a      	ldr	r2, [r7, #16]
 8005700:	429a      	cmp	r2, r3
 8005702:	d207      	bcs.n	8005714 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005704:	f00a feb4 	bl	8010470 <__errno>
 8005708:	4603      	mov	r3, r0
 800570a:	220c      	movs	r2, #12
 800570c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800570e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005712:	e009      	b.n	8005728 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005714:	4b08      	ldr	r3, [pc, #32]	; (8005738 <_sbrk+0x64>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800571a:	4b07      	ldr	r3, [pc, #28]	; (8005738 <_sbrk+0x64>)
 800571c:	681a      	ldr	r2, [r3, #0]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	4413      	add	r3, r2
 8005722:	4a05      	ldr	r2, [pc, #20]	; (8005738 <_sbrk+0x64>)
 8005724:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005726:	68fb      	ldr	r3, [r7, #12]
}
 8005728:	4618      	mov	r0, r3
 800572a:	3718      	adds	r7, #24
 800572c:	46bd      	mov	sp, r7
 800572e:	bd80      	pop	{r7, pc}
 8005730:	20028000 	.word	0x20028000
 8005734:	00000400 	.word	0x00000400
 8005738:	20023258 	.word	0x20023258
 800573c:	20023910 	.word	0x20023910

08005740 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8005740:	b480      	push	{r7}
 8005742:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8005744:	4b06      	ldr	r3, [pc, #24]	; (8005760 <SystemInit+0x20>)
 8005746:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800574a:	4a05      	ldr	r2, [pc, #20]	; (8005760 <SystemInit+0x20>)
 800574c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005750:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8005754:	bf00      	nop
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr
 800575e:	bf00      	nop
 8005760:	e000ed00 	.word	0xe000ed00

08005764 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b09a      	sub	sp, #104	; 0x68
 8005768:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800576a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800576e:	2200      	movs	r2, #0
 8005770:	601a      	str	r2, [r3, #0]
 8005772:	605a      	str	r2, [r3, #4]
 8005774:	609a      	str	r2, [r3, #8]
 8005776:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005778:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800577c:	2200      	movs	r2, #0
 800577e:	601a      	str	r2, [r3, #0]
 8005780:	605a      	str	r2, [r3, #4]
 8005782:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005784:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005788:	2200      	movs	r2, #0
 800578a:	601a      	str	r2, [r3, #0]
 800578c:	605a      	str	r2, [r3, #4]
 800578e:	609a      	str	r2, [r3, #8]
 8005790:	60da      	str	r2, [r3, #12]
 8005792:	611a      	str	r2, [r3, #16]
 8005794:	615a      	str	r2, [r3, #20]
 8005796:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005798:	1d3b      	adds	r3, r7, #4
 800579a:	222c      	movs	r2, #44	; 0x2c
 800579c:	2100      	movs	r1, #0
 800579e:	4618      	mov	r0, r3
 80057a0:	f00a fe04 	bl	80103ac <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80057a4:	4b49      	ldr	r3, [pc, #292]	; (80058cc <MX_TIM1_Init+0x168>)
 80057a6:	4a4a      	ldr	r2, [pc, #296]	; (80058d0 <MX_TIM1_Init+0x16c>)
 80057a8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80057aa:	4b48      	ldr	r3, [pc, #288]	; (80058cc <MX_TIM1_Init+0x168>)
 80057ac:	2200      	movs	r2, #0
 80057ae:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80057b0:	4b46      	ldr	r3, [pc, #280]	; (80058cc <MX_TIM1_Init+0x168>)
 80057b2:	2200      	movs	r2, #0
 80057b4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 199;
 80057b6:	4b45      	ldr	r3, [pc, #276]	; (80058cc <MX_TIM1_Init+0x168>)
 80057b8:	22c7      	movs	r2, #199	; 0xc7
 80057ba:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80057bc:	4b43      	ldr	r3, [pc, #268]	; (80058cc <MX_TIM1_Init+0x168>)
 80057be:	2200      	movs	r2, #0
 80057c0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80057c2:	4b42      	ldr	r3, [pc, #264]	; (80058cc <MX_TIM1_Init+0x168>)
 80057c4:	2200      	movs	r2, #0
 80057c6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80057c8:	4b40      	ldr	r3, [pc, #256]	; (80058cc <MX_TIM1_Init+0x168>)
 80057ca:	2200      	movs	r2, #0
 80057cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80057ce:	483f      	ldr	r0, [pc, #252]	; (80058cc <MX_TIM1_Init+0x168>)
 80057d0:	f004 fdb0 	bl	800a334 <HAL_TIM_Base_Init>
 80057d4:	4603      	mov	r3, r0
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d001      	beq.n	80057de <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80057da:	f7fe fb6d 	bl	8003eb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80057de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80057e2:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80057e4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80057e8:	4619      	mov	r1, r3
 80057ea:	4838      	ldr	r0, [pc, #224]	; (80058cc <MX_TIM1_Init+0x168>)
 80057ec:	f005 f974 	bl	800aad8 <HAL_TIM_ConfigClockSource>
 80057f0:	4603      	mov	r3, r0
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d001      	beq.n	80057fa <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80057f6:	f7fe fb5f 	bl	8003eb8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80057fa:	4834      	ldr	r0, [pc, #208]	; (80058cc <MX_TIM1_Init+0x168>)
 80057fc:	f004 fe4e 	bl	800a49c <HAL_TIM_PWM_Init>
 8005800:	4603      	mov	r3, r0
 8005802:	2b00      	cmp	r3, #0
 8005804:	d001      	beq.n	800580a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8005806:	f7fe fb57 	bl	8003eb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800580a:	2300      	movs	r3, #0
 800580c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800580e:	2300      	movs	r3, #0
 8005810:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005812:	2300      	movs	r3, #0
 8005814:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005816:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800581a:	4619      	mov	r1, r3
 800581c:	482b      	ldr	r0, [pc, #172]	; (80058cc <MX_TIM1_Init+0x168>)
 800581e:	f005 fdf9 	bl	800b414 <HAL_TIMEx_MasterConfigSynchronization>
 8005822:	4603      	mov	r3, r0
 8005824:	2b00      	cmp	r3, #0
 8005826:	d001      	beq.n	800582c <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 8005828:	f7fe fb46 	bl	8003eb8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800582c:	2360      	movs	r3, #96	; 0x60
 800582e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8005830:	2300      	movs	r3, #0
 8005832:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005834:	2300      	movs	r3, #0
 8005836:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005838:	2300      	movs	r3, #0
 800583a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800583c:	2300      	movs	r3, #0
 800583e:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005840:	2300      	movs	r3, #0
 8005842:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005844:	2300      	movs	r3, #0
 8005846:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005848:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800584c:	2200      	movs	r2, #0
 800584e:	4619      	mov	r1, r3
 8005850:	481e      	ldr	r0, [pc, #120]	; (80058cc <MX_TIM1_Init+0x168>)
 8005852:	f005 f82d 	bl	800a8b0 <HAL_TIM_PWM_ConfigChannel>
 8005856:	4603      	mov	r3, r0
 8005858:	2b00      	cmp	r3, #0
 800585a:	d001      	beq.n	8005860 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 800585c:	f7fe fb2c 	bl	8003eb8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005860:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005864:	2204      	movs	r2, #4
 8005866:	4619      	mov	r1, r3
 8005868:	4818      	ldr	r0, [pc, #96]	; (80058cc <MX_TIM1_Init+0x168>)
 800586a:	f005 f821 	bl	800a8b0 <HAL_TIM_PWM_ConfigChannel>
 800586e:	4603      	mov	r3, r0
 8005870:	2b00      	cmp	r3, #0
 8005872:	d001      	beq.n	8005878 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 8005874:	f7fe fb20 	bl	8003eb8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005878:	2300      	movs	r3, #0
 800587a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800587c:	2300      	movs	r3, #0
 800587e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005880:	2300      	movs	r3, #0
 8005882:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005884:	2300      	movs	r3, #0
 8005886:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005888:	2300      	movs	r3, #0
 800588a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800588c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005890:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005892:	2300      	movs	r3, #0
 8005894:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8005896:	2300      	movs	r3, #0
 8005898:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800589a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800589e:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80058a0:	2300      	movs	r3, #0
 80058a2:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80058a4:	2300      	movs	r3, #0
 80058a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80058a8:	1d3b      	adds	r3, r7, #4
 80058aa:	4619      	mov	r1, r3
 80058ac:	4807      	ldr	r0, [pc, #28]	; (80058cc <MX_TIM1_Init+0x168>)
 80058ae:	f005 fe1f 	bl	800b4f0 <HAL_TIMEx_ConfigBreakDeadTime>
 80058b2:	4603      	mov	r3, r0
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d001      	beq.n	80058bc <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 80058b8:	f7fe fafe 	bl	8003eb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80058bc:	4803      	ldr	r0, [pc, #12]	; (80058cc <MX_TIM1_Init+0x168>)
 80058be:	f000 f97d 	bl	8005bbc <HAL_TIM_MspPostInit>

}
 80058c2:	bf00      	nop
 80058c4:	3768      	adds	r7, #104	; 0x68
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}
 80058ca:	bf00      	nop
 80058cc:	2002325c 	.word	0x2002325c
 80058d0:	40012c00 	.word	0x40012c00

080058d4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b08e      	sub	sp, #56	; 0x38
 80058d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80058da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80058de:	2200      	movs	r2, #0
 80058e0:	601a      	str	r2, [r3, #0]
 80058e2:	605a      	str	r2, [r3, #4]
 80058e4:	609a      	str	r2, [r3, #8]
 80058e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80058e8:	f107 031c 	add.w	r3, r7, #28
 80058ec:	2200      	movs	r2, #0
 80058ee:	601a      	str	r2, [r3, #0]
 80058f0:	605a      	str	r2, [r3, #4]
 80058f2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80058f4:	463b      	mov	r3, r7
 80058f6:	2200      	movs	r2, #0
 80058f8:	601a      	str	r2, [r3, #0]
 80058fa:	605a      	str	r2, [r3, #4]
 80058fc:	609a      	str	r2, [r3, #8]
 80058fe:	60da      	str	r2, [r3, #12]
 8005900:	611a      	str	r2, [r3, #16]
 8005902:	615a      	str	r2, [r3, #20]
 8005904:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005906:	4b3d      	ldr	r3, [pc, #244]	; (80059fc <MX_TIM2_Init+0x128>)
 8005908:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800590c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800590e:	4b3b      	ldr	r3, [pc, #236]	; (80059fc <MX_TIM2_Init+0x128>)
 8005910:	2200      	movs	r2, #0
 8005912:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005914:	4b39      	ldr	r3, [pc, #228]	; (80059fc <MX_TIM2_Init+0x128>)
 8005916:	2200      	movs	r2, #0
 8005918:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 199;
 800591a:	4b38      	ldr	r3, [pc, #224]	; (80059fc <MX_TIM2_Init+0x128>)
 800591c:	22c7      	movs	r2, #199	; 0xc7
 800591e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005920:	4b36      	ldr	r3, [pc, #216]	; (80059fc <MX_TIM2_Init+0x128>)
 8005922:	2200      	movs	r2, #0
 8005924:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005926:	4b35      	ldr	r3, [pc, #212]	; (80059fc <MX_TIM2_Init+0x128>)
 8005928:	2200      	movs	r2, #0
 800592a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800592c:	4833      	ldr	r0, [pc, #204]	; (80059fc <MX_TIM2_Init+0x128>)
 800592e:	f004 fd01 	bl	800a334 <HAL_TIM_Base_Init>
 8005932:	4603      	mov	r3, r0
 8005934:	2b00      	cmp	r3, #0
 8005936:	d001      	beq.n	800593c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8005938:	f7fe fabe 	bl	8003eb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800593c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005940:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005942:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005946:	4619      	mov	r1, r3
 8005948:	482c      	ldr	r0, [pc, #176]	; (80059fc <MX_TIM2_Init+0x128>)
 800594a:	f005 f8c5 	bl	800aad8 <HAL_TIM_ConfigClockSource>
 800594e:	4603      	mov	r3, r0
 8005950:	2b00      	cmp	r3, #0
 8005952:	d001      	beq.n	8005958 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8005954:	f7fe fab0 	bl	8003eb8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8005958:	4828      	ldr	r0, [pc, #160]	; (80059fc <MX_TIM2_Init+0x128>)
 800595a:	f004 fd9f 	bl	800a49c <HAL_TIM_PWM_Init>
 800595e:	4603      	mov	r3, r0
 8005960:	2b00      	cmp	r3, #0
 8005962:	d001      	beq.n	8005968 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8005964:	f7fe faa8 	bl	8003eb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005968:	2300      	movs	r3, #0
 800596a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800596c:	2300      	movs	r3, #0
 800596e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005970:	f107 031c 	add.w	r3, r7, #28
 8005974:	4619      	mov	r1, r3
 8005976:	4821      	ldr	r0, [pc, #132]	; (80059fc <MX_TIM2_Init+0x128>)
 8005978:	f005 fd4c 	bl	800b414 <HAL_TIMEx_MasterConfigSynchronization>
 800597c:	4603      	mov	r3, r0
 800597e:	2b00      	cmp	r3, #0
 8005980:	d001      	beq.n	8005986 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8005982:	f7fe fa99 	bl	8003eb8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005986:	2360      	movs	r3, #96	; 0x60
 8005988:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800598a:	2300      	movs	r3, #0
 800598c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800598e:	2300      	movs	r3, #0
 8005990:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005992:	2300      	movs	r3, #0
 8005994:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005996:	463b      	mov	r3, r7
 8005998:	2200      	movs	r2, #0
 800599a:	4619      	mov	r1, r3
 800599c:	4817      	ldr	r0, [pc, #92]	; (80059fc <MX_TIM2_Init+0x128>)
 800599e:	f004 ff87 	bl	800a8b0 <HAL_TIM_PWM_ConfigChannel>
 80059a2:	4603      	mov	r3, r0
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d001      	beq.n	80059ac <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80059a8:	f7fe fa86 	bl	8003eb8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80059ac:	463b      	mov	r3, r7
 80059ae:	2204      	movs	r2, #4
 80059b0:	4619      	mov	r1, r3
 80059b2:	4812      	ldr	r0, [pc, #72]	; (80059fc <MX_TIM2_Init+0x128>)
 80059b4:	f004 ff7c 	bl	800a8b0 <HAL_TIM_PWM_ConfigChannel>
 80059b8:	4603      	mov	r3, r0
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d001      	beq.n	80059c2 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80059be:	f7fe fa7b 	bl	8003eb8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80059c2:	463b      	mov	r3, r7
 80059c4:	2208      	movs	r2, #8
 80059c6:	4619      	mov	r1, r3
 80059c8:	480c      	ldr	r0, [pc, #48]	; (80059fc <MX_TIM2_Init+0x128>)
 80059ca:	f004 ff71 	bl	800a8b0 <HAL_TIM_PWM_ConfigChannel>
 80059ce:	4603      	mov	r3, r0
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d001      	beq.n	80059d8 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 80059d4:	f7fe fa70 	bl	8003eb8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80059d8:	463b      	mov	r3, r7
 80059da:	220c      	movs	r2, #12
 80059dc:	4619      	mov	r1, r3
 80059de:	4807      	ldr	r0, [pc, #28]	; (80059fc <MX_TIM2_Init+0x128>)
 80059e0:	f004 ff66 	bl	800a8b0 <HAL_TIM_PWM_ConfigChannel>
 80059e4:	4603      	mov	r3, r0
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d001      	beq.n	80059ee <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 80059ea:	f7fe fa65 	bl	8003eb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80059ee:	4803      	ldr	r0, [pc, #12]	; (80059fc <MX_TIM2_Init+0x128>)
 80059f0:	f000 f8e4 	bl	8005bbc <HAL_TIM_MspPostInit>

}
 80059f4:	bf00      	nop
 80059f6:	3738      	adds	r7, #56	; 0x38
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bd80      	pop	{r7, pc}
 80059fc:	200232a8 	.word	0x200232a8

08005a00 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b08e      	sub	sp, #56	; 0x38
 8005a04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005a06:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	601a      	str	r2, [r3, #0]
 8005a0e:	605a      	str	r2, [r3, #4]
 8005a10:	609a      	str	r2, [r3, #8]
 8005a12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005a14:	f107 031c 	add.w	r3, r7, #28
 8005a18:	2200      	movs	r2, #0
 8005a1a:	601a      	str	r2, [r3, #0]
 8005a1c:	605a      	str	r2, [r3, #4]
 8005a1e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005a20:	463b      	mov	r3, r7
 8005a22:	2200      	movs	r2, #0
 8005a24:	601a      	str	r2, [r3, #0]
 8005a26:	605a      	str	r2, [r3, #4]
 8005a28:	609a      	str	r2, [r3, #8]
 8005a2a:	60da      	str	r2, [r3, #12]
 8005a2c:	611a      	str	r2, [r3, #16]
 8005a2e:	615a      	str	r2, [r3, #20]
 8005a30:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005a32:	4b3d      	ldr	r3, [pc, #244]	; (8005b28 <MX_TIM3_Init+0x128>)
 8005a34:	4a3d      	ldr	r2, [pc, #244]	; (8005b2c <MX_TIM3_Init+0x12c>)
 8005a36:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8005a38:	4b3b      	ldr	r3, [pc, #236]	; (8005b28 <MX_TIM3_Init+0x128>)
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a3e:	4b3a      	ldr	r3, [pc, #232]	; (8005b28 <MX_TIM3_Init+0x128>)
 8005a40:	2200      	movs	r2, #0
 8005a42:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 199;
 8005a44:	4b38      	ldr	r3, [pc, #224]	; (8005b28 <MX_TIM3_Init+0x128>)
 8005a46:	22c7      	movs	r2, #199	; 0xc7
 8005a48:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005a4a:	4b37      	ldr	r3, [pc, #220]	; (8005b28 <MX_TIM3_Init+0x128>)
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005a50:	4b35      	ldr	r3, [pc, #212]	; (8005b28 <MX_TIM3_Init+0x128>)
 8005a52:	2200      	movs	r2, #0
 8005a54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005a56:	4834      	ldr	r0, [pc, #208]	; (8005b28 <MX_TIM3_Init+0x128>)
 8005a58:	f004 fc6c 	bl	800a334 <HAL_TIM_Base_Init>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d001      	beq.n	8005a66 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8005a62:	f7fe fa29 	bl	8003eb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005a66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005a6a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005a6c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005a70:	4619      	mov	r1, r3
 8005a72:	482d      	ldr	r0, [pc, #180]	; (8005b28 <MX_TIM3_Init+0x128>)
 8005a74:	f005 f830 	bl	800aad8 <HAL_TIM_ConfigClockSource>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d001      	beq.n	8005a82 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8005a7e:	f7fe fa1b 	bl	8003eb8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005a82:	4829      	ldr	r0, [pc, #164]	; (8005b28 <MX_TIM3_Init+0x128>)
 8005a84:	f004 fd0a 	bl	800a49c <HAL_TIM_PWM_Init>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d001      	beq.n	8005a92 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8005a8e:	f7fe fa13 	bl	8003eb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005a92:	2300      	movs	r3, #0
 8005a94:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005a96:	2300      	movs	r3, #0
 8005a98:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005a9a:	f107 031c 	add.w	r3, r7, #28
 8005a9e:	4619      	mov	r1, r3
 8005aa0:	4821      	ldr	r0, [pc, #132]	; (8005b28 <MX_TIM3_Init+0x128>)
 8005aa2:	f005 fcb7 	bl	800b414 <HAL_TIMEx_MasterConfigSynchronization>
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d001      	beq.n	8005ab0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8005aac:	f7fe fa04 	bl	8003eb8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005ab0:	2360      	movs	r3, #96	; 0x60
 8005ab2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005abc:	2300      	movs	r3, #0
 8005abe:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005ac0:	463b      	mov	r3, r7
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	4619      	mov	r1, r3
 8005ac6:	4818      	ldr	r0, [pc, #96]	; (8005b28 <MX_TIM3_Init+0x128>)
 8005ac8:	f004 fef2 	bl	800a8b0 <HAL_TIM_PWM_ConfigChannel>
 8005acc:	4603      	mov	r3, r0
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d001      	beq.n	8005ad6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8005ad2:	f7fe f9f1 	bl	8003eb8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005ad6:	463b      	mov	r3, r7
 8005ad8:	2204      	movs	r2, #4
 8005ada:	4619      	mov	r1, r3
 8005adc:	4812      	ldr	r0, [pc, #72]	; (8005b28 <MX_TIM3_Init+0x128>)
 8005ade:	f004 fee7 	bl	800a8b0 <HAL_TIM_PWM_ConfigChannel>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d001      	beq.n	8005aec <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8005ae8:	f7fe f9e6 	bl	8003eb8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005aec:	463b      	mov	r3, r7
 8005aee:	2208      	movs	r2, #8
 8005af0:	4619      	mov	r1, r3
 8005af2:	480d      	ldr	r0, [pc, #52]	; (8005b28 <MX_TIM3_Init+0x128>)
 8005af4:	f004 fedc 	bl	800a8b0 <HAL_TIM_PWM_ConfigChannel>
 8005af8:	4603      	mov	r3, r0
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d001      	beq.n	8005b02 <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8005afe:	f7fe f9db 	bl	8003eb8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005b02:	463b      	mov	r3, r7
 8005b04:	220c      	movs	r2, #12
 8005b06:	4619      	mov	r1, r3
 8005b08:	4807      	ldr	r0, [pc, #28]	; (8005b28 <MX_TIM3_Init+0x128>)
 8005b0a:	f004 fed1 	bl	800a8b0 <HAL_TIM_PWM_ConfigChannel>
 8005b0e:	4603      	mov	r3, r0
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d001      	beq.n	8005b18 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8005b14:	f7fe f9d0 	bl	8003eb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8005b18:	4803      	ldr	r0, [pc, #12]	; (8005b28 <MX_TIM3_Init+0x128>)
 8005b1a:	f000 f84f 	bl	8005bbc <HAL_TIM_MspPostInit>

}
 8005b1e:	bf00      	nop
 8005b20:	3738      	adds	r7, #56	; 0x38
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bd80      	pop	{r7, pc}
 8005b26:	bf00      	nop
 8005b28:	200232f4 	.word	0x200232f4
 8005b2c:	40000400 	.word	0x40000400

08005b30 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b087      	sub	sp, #28
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	4a1c      	ldr	r2, [pc, #112]	; (8005bb0 <HAL_TIM_Base_MspInit+0x80>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d10c      	bne.n	8005b5c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005b42:	4b1c      	ldr	r3, [pc, #112]	; (8005bb4 <HAL_TIM_Base_MspInit+0x84>)
 8005b44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b46:	4a1b      	ldr	r2, [pc, #108]	; (8005bb4 <HAL_TIM_Base_MspInit+0x84>)
 8005b48:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005b4c:	6613      	str	r3, [r2, #96]	; 0x60
 8005b4e:	4b19      	ldr	r3, [pc, #100]	; (8005bb4 <HAL_TIM_Base_MspInit+0x84>)
 8005b50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b56:	617b      	str	r3, [r7, #20]
 8005b58:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8005b5a:	e022      	b.n	8005ba2 <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM2)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b64:	d10c      	bne.n	8005b80 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005b66:	4b13      	ldr	r3, [pc, #76]	; (8005bb4 <HAL_TIM_Base_MspInit+0x84>)
 8005b68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b6a:	4a12      	ldr	r2, [pc, #72]	; (8005bb4 <HAL_TIM_Base_MspInit+0x84>)
 8005b6c:	f043 0301 	orr.w	r3, r3, #1
 8005b70:	6593      	str	r3, [r2, #88]	; 0x58
 8005b72:	4b10      	ldr	r3, [pc, #64]	; (8005bb4 <HAL_TIM_Base_MspInit+0x84>)
 8005b74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b76:	f003 0301 	and.w	r3, r3, #1
 8005b7a:	613b      	str	r3, [r7, #16]
 8005b7c:	693b      	ldr	r3, [r7, #16]
}
 8005b7e:	e010      	b.n	8005ba2 <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM3)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a0c      	ldr	r2, [pc, #48]	; (8005bb8 <HAL_TIM_Base_MspInit+0x88>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d10b      	bne.n	8005ba2 <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005b8a:	4b0a      	ldr	r3, [pc, #40]	; (8005bb4 <HAL_TIM_Base_MspInit+0x84>)
 8005b8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b8e:	4a09      	ldr	r2, [pc, #36]	; (8005bb4 <HAL_TIM_Base_MspInit+0x84>)
 8005b90:	f043 0302 	orr.w	r3, r3, #2
 8005b94:	6593      	str	r3, [r2, #88]	; 0x58
 8005b96:	4b07      	ldr	r3, [pc, #28]	; (8005bb4 <HAL_TIM_Base_MspInit+0x84>)
 8005b98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b9a:	f003 0302 	and.w	r3, r3, #2
 8005b9e:	60fb      	str	r3, [r7, #12]
 8005ba0:	68fb      	ldr	r3, [r7, #12]
}
 8005ba2:	bf00      	nop
 8005ba4:	371c      	adds	r7, #28
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bac:	4770      	bx	lr
 8005bae:	bf00      	nop
 8005bb0:	40012c00 	.word	0x40012c00
 8005bb4:	40021000 	.word	0x40021000
 8005bb8:	40000400 	.word	0x40000400

08005bbc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b08c      	sub	sp, #48	; 0x30
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005bc4:	f107 031c 	add.w	r3, r7, #28
 8005bc8:	2200      	movs	r2, #0
 8005bca:	601a      	str	r2, [r3, #0]
 8005bcc:	605a      	str	r2, [r3, #4]
 8005bce:	609a      	str	r2, [r3, #8]
 8005bd0:	60da      	str	r2, [r3, #12]
 8005bd2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a52      	ldr	r2, [pc, #328]	; (8005d24 <HAL_TIM_MspPostInit+0x168>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d11e      	bne.n	8005c1c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005bde:	4b52      	ldr	r3, [pc, #328]	; (8005d28 <HAL_TIM_MspPostInit+0x16c>)
 8005be0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005be2:	4a51      	ldr	r2, [pc, #324]	; (8005d28 <HAL_TIM_MspPostInit+0x16c>)
 8005be4:	f043 0301 	orr.w	r3, r3, #1
 8005be8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005bea:	4b4f      	ldr	r3, [pc, #316]	; (8005d28 <HAL_TIM_MspPostInit+0x16c>)
 8005bec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bee:	f003 0301 	and.w	r3, r3, #1
 8005bf2:	61bb      	str	r3, [r7, #24]
 8005bf4:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005bf6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005bfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005bfc:	2302      	movs	r3, #2
 8005bfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c00:	2300      	movs	r3, #0
 8005c02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c04:	2300      	movs	r3, #0
 8005c06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005c08:	2301      	movs	r3, #1
 8005c0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005c0c:	f107 031c 	add.w	r3, r7, #28
 8005c10:	4619      	mov	r1, r3
 8005c12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005c16:	f002 f8bf 	bl	8007d98 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8005c1a:	e07e      	b.n	8005d1a <HAL_TIM_MspPostInit+0x15e>
  else if(timHandle->Instance==TIM2)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c24:	d13a      	bne.n	8005c9c <HAL_TIM_MspPostInit+0xe0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c26:	4b40      	ldr	r3, [pc, #256]	; (8005d28 <HAL_TIM_MspPostInit+0x16c>)
 8005c28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c2a:	4a3f      	ldr	r2, [pc, #252]	; (8005d28 <HAL_TIM_MspPostInit+0x16c>)
 8005c2c:	f043 0301 	orr.w	r3, r3, #1
 8005c30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005c32:	4b3d      	ldr	r3, [pc, #244]	; (8005d28 <HAL_TIM_MspPostInit+0x16c>)
 8005c34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c36:	f003 0301 	and.w	r3, r3, #1
 8005c3a:	617b      	str	r3, [r7, #20]
 8005c3c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005c3e:	4b3a      	ldr	r3, [pc, #232]	; (8005d28 <HAL_TIM_MspPostInit+0x16c>)
 8005c40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c42:	4a39      	ldr	r2, [pc, #228]	; (8005d28 <HAL_TIM_MspPostInit+0x16c>)
 8005c44:	f043 0302 	orr.w	r3, r3, #2
 8005c48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005c4a:	4b37      	ldr	r3, [pc, #220]	; (8005d28 <HAL_TIM_MspPostInit+0x16c>)
 8005c4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c4e:	f003 0302 	and.w	r3, r3, #2
 8005c52:	613b      	str	r3, [r7, #16]
 8005c54:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005c56:	2303      	movs	r3, #3
 8005c58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c5a:	2302      	movs	r3, #2
 8005c5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c62:	2300      	movs	r3, #0
 8005c64:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005c66:	2301      	movs	r3, #1
 8005c68:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005c6a:	f107 031c 	add.w	r3, r7, #28
 8005c6e:	4619      	mov	r1, r3
 8005c70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005c74:	f002 f890 	bl	8007d98 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8005c78:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005c7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c7e:	2302      	movs	r3, #2
 8005c80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c82:	2300      	movs	r3, #0
 8005c84:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c86:	2300      	movs	r3, #0
 8005c88:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c8e:	f107 031c 	add.w	r3, r7, #28
 8005c92:	4619      	mov	r1, r3
 8005c94:	4825      	ldr	r0, [pc, #148]	; (8005d2c <HAL_TIM_MspPostInit+0x170>)
 8005c96:	f002 f87f 	bl	8007d98 <HAL_GPIO_Init>
}
 8005c9a:	e03e      	b.n	8005d1a <HAL_TIM_MspPostInit+0x15e>
  else if(timHandle->Instance==TIM3)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a23      	ldr	r2, [pc, #140]	; (8005d30 <HAL_TIM_MspPostInit+0x174>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d139      	bne.n	8005d1a <HAL_TIM_MspPostInit+0x15e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ca6:	4b20      	ldr	r3, [pc, #128]	; (8005d28 <HAL_TIM_MspPostInit+0x16c>)
 8005ca8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005caa:	4a1f      	ldr	r2, [pc, #124]	; (8005d28 <HAL_TIM_MspPostInit+0x16c>)
 8005cac:	f043 0301 	orr.w	r3, r3, #1
 8005cb0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005cb2:	4b1d      	ldr	r3, [pc, #116]	; (8005d28 <HAL_TIM_MspPostInit+0x16c>)
 8005cb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cb6:	f003 0301 	and.w	r3, r3, #1
 8005cba:	60fb      	str	r3, [r7, #12]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005cbe:	4b1a      	ldr	r3, [pc, #104]	; (8005d28 <HAL_TIM_MspPostInit+0x16c>)
 8005cc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cc2:	4a19      	ldr	r2, [pc, #100]	; (8005d28 <HAL_TIM_MspPostInit+0x16c>)
 8005cc4:	f043 0304 	orr.w	r3, r3, #4
 8005cc8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005cca:	4b17      	ldr	r3, [pc, #92]	; (8005d28 <HAL_TIM_MspPostInit+0x16c>)
 8005ccc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cce:	f003 0304 	and.w	r3, r3, #4
 8005cd2:	60bb      	str	r3, [r7, #8]
 8005cd4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005cd6:	23c0      	movs	r3, #192	; 0xc0
 8005cd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cda:	2302      	movs	r3, #2
 8005cdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005ce6:	2302      	movs	r3, #2
 8005ce8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005cea:	f107 031c 	add.w	r3, r7, #28
 8005cee:	4619      	mov	r1, r3
 8005cf0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005cf4:	f002 f850 	bl	8007d98 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005cf8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005cfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cfe:	2302      	movs	r3, #2
 8005d00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d02:	2300      	movs	r3, #0
 8005d04:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d06:	2300      	movs	r3, #0
 8005d08:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005d0a:	2302      	movs	r3, #2
 8005d0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005d0e:	f107 031c 	add.w	r3, r7, #28
 8005d12:	4619      	mov	r1, r3
 8005d14:	4807      	ldr	r0, [pc, #28]	; (8005d34 <HAL_TIM_MspPostInit+0x178>)
 8005d16:	f002 f83f 	bl	8007d98 <HAL_GPIO_Init>
}
 8005d1a:	bf00      	nop
 8005d1c:	3730      	adds	r7, #48	; 0x30
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}
 8005d22:	bf00      	nop
 8005d24:	40012c00 	.word	0x40012c00
 8005d28:	40021000 	.word	0x40021000
 8005d2c:	48000400 	.word	0x48000400
 8005d30:	40000400 	.word	0x40000400
 8005d34:	48000800 	.word	0x48000800

08005d38 <MX_UART4_Init>:
UART_HandleTypeDef huart2;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8005d3c:	4b14      	ldr	r3, [pc, #80]	; (8005d90 <MX_UART4_Init+0x58>)
 8005d3e:	4a15      	ldr	r2, [pc, #84]	; (8005d94 <MX_UART4_Init+0x5c>)
 8005d40:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8005d42:	4b13      	ldr	r3, [pc, #76]	; (8005d90 <MX_UART4_Init+0x58>)
 8005d44:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005d48:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8005d4a:	4b11      	ldr	r3, [pc, #68]	; (8005d90 <MX_UART4_Init+0x58>)
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8005d50:	4b0f      	ldr	r3, [pc, #60]	; (8005d90 <MX_UART4_Init+0x58>)
 8005d52:	2200      	movs	r2, #0
 8005d54:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8005d56:	4b0e      	ldr	r3, [pc, #56]	; (8005d90 <MX_UART4_Init+0x58>)
 8005d58:	2200      	movs	r2, #0
 8005d5a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8005d5c:	4b0c      	ldr	r3, [pc, #48]	; (8005d90 <MX_UART4_Init+0x58>)
 8005d5e:	220c      	movs	r2, #12
 8005d60:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8005d62:	4b0b      	ldr	r3, [pc, #44]	; (8005d90 <MX_UART4_Init+0x58>)
 8005d64:	f44f 7240 	mov.w	r2, #768	; 0x300
 8005d68:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8005d6a:	4b09      	ldr	r3, [pc, #36]	; (8005d90 <MX_UART4_Init+0x58>)
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005d70:	4b07      	ldr	r3, [pc, #28]	; (8005d90 <MX_UART4_Init+0x58>)
 8005d72:	2200      	movs	r2, #0
 8005d74:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005d76:	4b06      	ldr	r3, [pc, #24]	; (8005d90 <MX_UART4_Init+0x58>)
 8005d78:	2200      	movs	r2, #0
 8005d7a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8005d7c:	4804      	ldr	r0, [pc, #16]	; (8005d90 <MX_UART4_Init+0x58>)
 8005d7e:	f005 fc4d 	bl	800b61c <HAL_UART_Init>
 8005d82:	4603      	mov	r3, r0
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d001      	beq.n	8005d8c <MX_UART4_Init+0x54>
  {
    Error_Handler();
 8005d88:	f7fe f896 	bl	8003eb8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8005d8c:	bf00      	nop
 8005d8e:	bd80      	pop	{r7, pc}
 8005d90:	20023340 	.word	0x20023340
 8005d94:	40004c00 	.word	0x40004c00

08005d98 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005d9c:	4b14      	ldr	r3, [pc, #80]	; (8005df0 <MX_USART1_UART_Init+0x58>)
 8005d9e:	4a15      	ldr	r2, [pc, #84]	; (8005df4 <MX_USART1_UART_Init+0x5c>)
 8005da0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8005da2:	4b13      	ldr	r3, [pc, #76]	; (8005df0 <MX_USART1_UART_Init+0x58>)
 8005da4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005da8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005daa:	4b11      	ldr	r3, [pc, #68]	; (8005df0 <MX_USART1_UART_Init+0x58>)
 8005dac:	2200      	movs	r2, #0
 8005dae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005db0:	4b0f      	ldr	r3, [pc, #60]	; (8005df0 <MX_USART1_UART_Init+0x58>)
 8005db2:	2200      	movs	r2, #0
 8005db4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005db6:	4b0e      	ldr	r3, [pc, #56]	; (8005df0 <MX_USART1_UART_Init+0x58>)
 8005db8:	2200      	movs	r2, #0
 8005dba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005dbc:	4b0c      	ldr	r3, [pc, #48]	; (8005df0 <MX_USART1_UART_Init+0x58>)
 8005dbe:	220c      	movs	r2, #12
 8005dc0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005dc2:	4b0b      	ldr	r3, [pc, #44]	; (8005df0 <MX_USART1_UART_Init+0x58>)
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005dc8:	4b09      	ldr	r3, [pc, #36]	; (8005df0 <MX_USART1_UART_Init+0x58>)
 8005dca:	2200      	movs	r2, #0
 8005dcc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005dce:	4b08      	ldr	r3, [pc, #32]	; (8005df0 <MX_USART1_UART_Init+0x58>)
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005dd4:	4b06      	ldr	r3, [pc, #24]	; (8005df0 <MX_USART1_UART_Init+0x58>)
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005dda:	4805      	ldr	r0, [pc, #20]	; (8005df0 <MX_USART1_UART_Init+0x58>)
 8005ddc:	f005 fc1e 	bl	800b61c <HAL_UART_Init>
 8005de0:	4603      	mov	r3, r0
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d001      	beq.n	8005dea <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8005de6:	f7fe f867 	bl	8003eb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005dea:	bf00      	nop
 8005dec:	bd80      	pop	{r7, pc}
 8005dee:	bf00      	nop
 8005df0:	200233c4 	.word	0x200233c4
 8005df4:	40013800 	.word	0x40013800

08005df8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005dfc:	4b14      	ldr	r3, [pc, #80]	; (8005e50 <MX_USART2_UART_Init+0x58>)
 8005dfe:	4a15      	ldr	r2, [pc, #84]	; (8005e54 <MX_USART2_UART_Init+0x5c>)
 8005e00:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005e02:	4b13      	ldr	r3, [pc, #76]	; (8005e50 <MX_USART2_UART_Init+0x58>)
 8005e04:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005e08:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005e0a:	4b11      	ldr	r3, [pc, #68]	; (8005e50 <MX_USART2_UART_Init+0x58>)
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005e10:	4b0f      	ldr	r3, [pc, #60]	; (8005e50 <MX_USART2_UART_Init+0x58>)
 8005e12:	2200      	movs	r2, #0
 8005e14:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005e16:	4b0e      	ldr	r3, [pc, #56]	; (8005e50 <MX_USART2_UART_Init+0x58>)
 8005e18:	2200      	movs	r2, #0
 8005e1a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005e1c:	4b0c      	ldr	r3, [pc, #48]	; (8005e50 <MX_USART2_UART_Init+0x58>)
 8005e1e:	220c      	movs	r2, #12
 8005e20:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005e22:	4b0b      	ldr	r3, [pc, #44]	; (8005e50 <MX_USART2_UART_Init+0x58>)
 8005e24:	2200      	movs	r2, #0
 8005e26:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005e28:	4b09      	ldr	r3, [pc, #36]	; (8005e50 <MX_USART2_UART_Init+0x58>)
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005e2e:	4b08      	ldr	r3, [pc, #32]	; (8005e50 <MX_USART2_UART_Init+0x58>)
 8005e30:	2200      	movs	r2, #0
 8005e32:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005e34:	4b06      	ldr	r3, [pc, #24]	; (8005e50 <MX_USART2_UART_Init+0x58>)
 8005e36:	2200      	movs	r2, #0
 8005e38:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005e3a:	4805      	ldr	r0, [pc, #20]	; (8005e50 <MX_USART2_UART_Init+0x58>)
 8005e3c:	f005 fbee 	bl	800b61c <HAL_UART_Init>
 8005e40:	4603      	mov	r3, r0
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d001      	beq.n	8005e4a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8005e46:	f7fe f837 	bl	8003eb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005e4a:	bf00      	nop
 8005e4c:	bd80      	pop	{r7, pc}
 8005e4e:	bf00      	nop
 8005e50:	20023448 	.word	0x20023448
 8005e54:	40004400 	.word	0x40004400

08005e58 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8005e5c:	4b14      	ldr	r3, [pc, #80]	; (8005eb0 <MX_USART3_UART_Init+0x58>)
 8005e5e:	4a15      	ldr	r2, [pc, #84]	; (8005eb4 <MX_USART3_UART_Init+0x5c>)
 8005e60:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8005e62:	4b13      	ldr	r3, [pc, #76]	; (8005eb0 <MX_USART3_UART_Init+0x58>)
 8005e64:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005e68:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005e6a:	4b11      	ldr	r3, [pc, #68]	; (8005eb0 <MX_USART3_UART_Init+0x58>)
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005e70:	4b0f      	ldr	r3, [pc, #60]	; (8005eb0 <MX_USART3_UART_Init+0x58>)
 8005e72:	2200      	movs	r2, #0
 8005e74:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8005e76:	4b0e      	ldr	r3, [pc, #56]	; (8005eb0 <MX_USART3_UART_Init+0x58>)
 8005e78:	2200      	movs	r2, #0
 8005e7a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005e7c:	4b0c      	ldr	r3, [pc, #48]	; (8005eb0 <MX_USART3_UART_Init+0x58>)
 8005e7e:	220c      	movs	r2, #12
 8005e80:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005e82:	4b0b      	ldr	r3, [pc, #44]	; (8005eb0 <MX_USART3_UART_Init+0x58>)
 8005e84:	2200      	movs	r2, #0
 8005e86:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005e88:	4b09      	ldr	r3, [pc, #36]	; (8005eb0 <MX_USART3_UART_Init+0x58>)
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005e8e:	4b08      	ldr	r3, [pc, #32]	; (8005eb0 <MX_USART3_UART_Init+0x58>)
 8005e90:	2200      	movs	r2, #0
 8005e92:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005e94:	4b06      	ldr	r3, [pc, #24]	; (8005eb0 <MX_USART3_UART_Init+0x58>)
 8005e96:	2200      	movs	r2, #0
 8005e98:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005e9a:	4805      	ldr	r0, [pc, #20]	; (8005eb0 <MX_USART3_UART_Init+0x58>)
 8005e9c:	f005 fbbe 	bl	800b61c <HAL_UART_Init>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d001      	beq.n	8005eaa <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8005ea6:	f7fe f807 	bl	8003eb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8005eaa:	bf00      	nop
 8005eac:	bd80      	pop	{r7, pc}
 8005eae:	bf00      	nop
 8005eb0:	200234cc 	.word	0x200234cc
 8005eb4:	40004800 	.word	0x40004800

08005eb8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b0ac      	sub	sp, #176	; 0xb0
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ec0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	601a      	str	r2, [r3, #0]
 8005ec8:	605a      	str	r2, [r3, #4]
 8005eca:	609a      	str	r2, [r3, #8]
 8005ecc:	60da      	str	r2, [r3, #12]
 8005ece:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005ed0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005ed4:	2268      	movs	r2, #104	; 0x68
 8005ed6:	2100      	movs	r1, #0
 8005ed8:	4618      	mov	r0, r3
 8005eda:	f00a fa67 	bl	80103ac <memset>
  if(uartHandle->Instance==UART4)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4aa1      	ldr	r2, [pc, #644]	; (8006168 <HAL_UART_MspInit+0x2b0>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	f040 8089 	bne.w	8005ffc <HAL_UART_MspInit+0x144>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8005eea:	2308      	movs	r3, #8
 8005eec:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8005eee:	2300      	movs	r3, #0
 8005ef0:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005ef2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f002 ffae 	bl	8008e58 <HAL_RCCEx_PeriphCLKConfig>
 8005efc:	4603      	mov	r3, r0
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d001      	beq.n	8005f06 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8005f02:	f7fd ffd9 	bl	8003eb8 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8005f06:	4b99      	ldr	r3, [pc, #612]	; (800616c <HAL_UART_MspInit+0x2b4>)
 8005f08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f0a:	4a98      	ldr	r2, [pc, #608]	; (800616c <HAL_UART_MspInit+0x2b4>)
 8005f0c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005f10:	6593      	str	r3, [r2, #88]	; 0x58
 8005f12:	4b96      	ldr	r3, [pc, #600]	; (800616c <HAL_UART_MspInit+0x2b4>)
 8005f14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f16:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005f1a:	633b      	str	r3, [r7, #48]	; 0x30
 8005f1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f1e:	4b93      	ldr	r3, [pc, #588]	; (800616c <HAL_UART_MspInit+0x2b4>)
 8005f20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f22:	4a92      	ldr	r2, [pc, #584]	; (800616c <HAL_UART_MspInit+0x2b4>)
 8005f24:	f043 0301 	orr.w	r3, r3, #1
 8005f28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005f2a:	4b90      	ldr	r3, [pc, #576]	; (800616c <HAL_UART_MspInit+0x2b4>)
 8005f2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f2e:	f003 0301 	and.w	r3, r3, #1
 8005f32:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005f36:	4b8d      	ldr	r3, [pc, #564]	; (800616c <HAL_UART_MspInit+0x2b4>)
 8005f38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f3a:	4a8c      	ldr	r2, [pc, #560]	; (800616c <HAL_UART_MspInit+0x2b4>)
 8005f3c:	f043 0304 	orr.w	r3, r3, #4
 8005f40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005f42:	4b8a      	ldr	r3, [pc, #552]	; (800616c <HAL_UART_MspInit+0x2b4>)
 8005f44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f46:	f003 0304 	and.w	r3, r3, #4
 8005f4a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005f4e:	4b87      	ldr	r3, [pc, #540]	; (800616c <HAL_UART_MspInit+0x2b4>)
 8005f50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f52:	4a86      	ldr	r2, [pc, #536]	; (800616c <HAL_UART_MspInit+0x2b4>)
 8005f54:	f043 0302 	orr.w	r3, r3, #2
 8005f58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005f5a:	4b84      	ldr	r3, [pc, #528]	; (800616c <HAL_UART_MspInit+0x2b4>)
 8005f5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f5e:	f003 0302 	and.w	r3, r3, #2
 8005f62:	627b      	str	r3, [r7, #36]	; 0x24
 8005f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    PA15 (JTDI)     ------> UART4_RTS
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    PB7     ------> UART4_CTS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8005f66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005f6a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f6e:	2302      	movs	r3, #2
 8005f70:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f74:	2300      	movs	r3, #0
 8005f76:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005f7a:	2303      	movs	r3, #3
 8005f7c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8005f80:	2308      	movs	r3, #8
 8005f82:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f86:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005f8a:	4619      	mov	r1, r3
 8005f8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005f90:	f001 ff02 	bl	8007d98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8005f94:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005f98:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f9c:	2302      	movs	r3, #2
 8005f9e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005fa8:	2303      	movs	r3, #3
 8005faa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8005fae:	2308      	movs	r3, #8
 8005fb0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005fb4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005fb8:	4619      	mov	r1, r3
 8005fba:	486d      	ldr	r0, [pc, #436]	; (8006170 <HAL_UART_MspInit+0x2b8>)
 8005fbc:	f001 feec 	bl	8007d98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8005fc0:	2380      	movs	r3, #128	; 0x80
 8005fc2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005fc6:	2302      	movs	r3, #2
 8005fc8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fcc:	2300      	movs	r3, #0
 8005fce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005fd2:	2303      	movs	r3, #3
 8005fd4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8005fd8:	2308      	movs	r3, #8
 8005fda:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005fde:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005fe2:	4619      	mov	r1, r3
 8005fe4:	4863      	ldr	r0, [pc, #396]	; (8006174 <HAL_UART_MspInit+0x2bc>)
 8005fe6:	f001 fed7 	bl	8007d98 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8005fea:	2200      	movs	r2, #0
 8005fec:	2105      	movs	r1, #5
 8005fee:	2034      	movs	r0, #52	; 0x34
 8005ff0:	f001 fe28 	bl	8007c44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8005ff4:	2034      	movs	r0, #52	; 0x34
 8005ff6:	f001 fe41 	bl	8007c7c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8005ffa:	e109      	b.n	8006210 <HAL_UART_MspInit+0x358>
  else if(uartHandle->Instance==USART1)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4a5d      	ldr	r2, [pc, #372]	; (8006178 <HAL_UART_MspInit+0x2c0>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d166      	bne.n	80060d4 <HAL_UART_MspInit+0x21c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8006006:	2301      	movs	r3, #1
 8006008:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800600a:	2300      	movs	r3, #0
 800600c:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800600e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8006012:	4618      	mov	r0, r3
 8006014:	f002 ff20 	bl	8008e58 <HAL_RCCEx_PeriphCLKConfig>
 8006018:	4603      	mov	r3, r0
 800601a:	2b00      	cmp	r3, #0
 800601c:	d001      	beq.n	8006022 <HAL_UART_MspInit+0x16a>
      Error_Handler();
 800601e:	f7fd ff4b 	bl	8003eb8 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8006022:	4b52      	ldr	r3, [pc, #328]	; (800616c <HAL_UART_MspInit+0x2b4>)
 8006024:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006026:	4a51      	ldr	r2, [pc, #324]	; (800616c <HAL_UART_MspInit+0x2b4>)
 8006028:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800602c:	6613      	str	r3, [r2, #96]	; 0x60
 800602e:	4b4f      	ldr	r3, [pc, #316]	; (800616c <HAL_UART_MspInit+0x2b4>)
 8006030:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006032:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006036:	623b      	str	r3, [r7, #32]
 8006038:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800603a:	4b4c      	ldr	r3, [pc, #304]	; (800616c <HAL_UART_MspInit+0x2b4>)
 800603c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800603e:	4a4b      	ldr	r2, [pc, #300]	; (800616c <HAL_UART_MspInit+0x2b4>)
 8006040:	f043 0301 	orr.w	r3, r3, #1
 8006044:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006046:	4b49      	ldr	r3, [pc, #292]	; (800616c <HAL_UART_MspInit+0x2b4>)
 8006048:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800604a:	f003 0301 	and.w	r3, r3, #1
 800604e:	61fb      	str	r3, [r7, #28]
 8006050:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006052:	4b46      	ldr	r3, [pc, #280]	; (800616c <HAL_UART_MspInit+0x2b4>)
 8006054:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006056:	4a45      	ldr	r2, [pc, #276]	; (800616c <HAL_UART_MspInit+0x2b4>)
 8006058:	f043 0302 	orr.w	r3, r3, #2
 800605c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800605e:	4b43      	ldr	r3, [pc, #268]	; (800616c <HAL_UART_MspInit+0x2b4>)
 8006060:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006062:	f003 0302 	and.w	r3, r3, #2
 8006066:	61bb      	str	r3, [r7, #24]
 8006068:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800606a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800606e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006072:	2302      	movs	r3, #2
 8006074:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006078:	2300      	movs	r3, #0
 800607a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800607e:	2303      	movs	r3, #3
 8006080:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8006084:	2307      	movs	r3, #7
 8006086:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800608a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800608e:	4619      	mov	r1, r3
 8006090:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006094:	f001 fe80 	bl	8007d98 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8006098:	2340      	movs	r3, #64	; 0x40
 800609a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800609e:	2302      	movs	r3, #2
 80060a0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060a4:	2300      	movs	r3, #0
 80060a6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80060aa:	2303      	movs	r3, #3
 80060ac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80060b0:	2307      	movs	r3, #7
 80060b2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80060b6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80060ba:	4619      	mov	r1, r3
 80060bc:	482d      	ldr	r0, [pc, #180]	; (8006174 <HAL_UART_MspInit+0x2bc>)
 80060be:	f001 fe6b 	bl	8007d98 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80060c2:	2200      	movs	r2, #0
 80060c4:	2105      	movs	r1, #5
 80060c6:	2025      	movs	r0, #37	; 0x25
 80060c8:	f001 fdbc 	bl	8007c44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80060cc:	2025      	movs	r0, #37	; 0x25
 80060ce:	f001 fdd5 	bl	8007c7c <HAL_NVIC_EnableIRQ>
}
 80060d2:	e09d      	b.n	8006210 <HAL_UART_MspInit+0x358>
  else if(uartHandle->Instance==USART2)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	4a28      	ldr	r2, [pc, #160]	; (800617c <HAL_UART_MspInit+0x2c4>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d150      	bne.n	8006180 <HAL_UART_MspInit+0x2c8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80060de:	2302      	movs	r3, #2
 80060e0:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80060e2:	2300      	movs	r3, #0
 80060e4:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80060e6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80060ea:	4618      	mov	r0, r3
 80060ec:	f002 feb4 	bl	8008e58 <HAL_RCCEx_PeriphCLKConfig>
 80060f0:	4603      	mov	r3, r0
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d001      	beq.n	80060fa <HAL_UART_MspInit+0x242>
      Error_Handler();
 80060f6:	f7fd fedf 	bl	8003eb8 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80060fa:	4b1c      	ldr	r3, [pc, #112]	; (800616c <HAL_UART_MspInit+0x2b4>)
 80060fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060fe:	4a1b      	ldr	r2, [pc, #108]	; (800616c <HAL_UART_MspInit+0x2b4>)
 8006100:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006104:	6593      	str	r3, [r2, #88]	; 0x58
 8006106:	4b19      	ldr	r3, [pc, #100]	; (800616c <HAL_UART_MspInit+0x2b4>)
 8006108:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800610a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800610e:	617b      	str	r3, [r7, #20]
 8006110:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006112:	4b16      	ldr	r3, [pc, #88]	; (800616c <HAL_UART_MspInit+0x2b4>)
 8006114:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006116:	4a15      	ldr	r2, [pc, #84]	; (800616c <HAL_UART_MspInit+0x2b4>)
 8006118:	f043 0301 	orr.w	r3, r3, #1
 800611c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800611e:	4b13      	ldr	r3, [pc, #76]	; (800616c <HAL_UART_MspInit+0x2b4>)
 8006120:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006122:	f003 0301 	and.w	r3, r3, #1
 8006126:	613b      	str	r3, [r7, #16]
 8006128:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800612a:	230c      	movs	r3, #12
 800612c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006130:	2302      	movs	r3, #2
 8006132:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006136:	2300      	movs	r3, #0
 8006138:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800613c:	2303      	movs	r3, #3
 800613e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006142:	2307      	movs	r3, #7
 8006144:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006148:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800614c:	4619      	mov	r1, r3
 800614e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006152:	f001 fe21 	bl	8007d98 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8006156:	2200      	movs	r2, #0
 8006158:	2105      	movs	r1, #5
 800615a:	2026      	movs	r0, #38	; 0x26
 800615c:	f001 fd72 	bl	8007c44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8006160:	2026      	movs	r0, #38	; 0x26
 8006162:	f001 fd8b 	bl	8007c7c <HAL_NVIC_EnableIRQ>
}
 8006166:	e053      	b.n	8006210 <HAL_UART_MspInit+0x358>
 8006168:	40004c00 	.word	0x40004c00
 800616c:	40021000 	.word	0x40021000
 8006170:	48000800 	.word	0x48000800
 8006174:	48000400 	.word	0x48000400
 8006178:	40013800 	.word	0x40013800
 800617c:	40004400 	.word	0x40004400
  else if(uartHandle->Instance==USART3)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a24      	ldr	r2, [pc, #144]	; (8006218 <HAL_UART_MspInit+0x360>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d142      	bne.n	8006210 <HAL_UART_MspInit+0x358>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800618a:	2304      	movs	r3, #4
 800618c:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800618e:	2300      	movs	r3, #0
 8006190:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006192:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8006196:	4618      	mov	r0, r3
 8006198:	f002 fe5e 	bl	8008e58 <HAL_RCCEx_PeriphCLKConfig>
 800619c:	4603      	mov	r3, r0
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d001      	beq.n	80061a6 <HAL_UART_MspInit+0x2ee>
      Error_Handler();
 80061a2:	f7fd fe89 	bl	8003eb8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80061a6:	4b1d      	ldr	r3, [pc, #116]	; (800621c <HAL_UART_MspInit+0x364>)
 80061a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061aa:	4a1c      	ldr	r2, [pc, #112]	; (800621c <HAL_UART_MspInit+0x364>)
 80061ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80061b0:	6593      	str	r3, [r2, #88]	; 0x58
 80061b2:	4b1a      	ldr	r3, [pc, #104]	; (800621c <HAL_UART_MspInit+0x364>)
 80061b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80061ba:	60fb      	str	r3, [r7, #12]
 80061bc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80061be:	4b17      	ldr	r3, [pc, #92]	; (800621c <HAL_UART_MspInit+0x364>)
 80061c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80061c2:	4a16      	ldr	r2, [pc, #88]	; (800621c <HAL_UART_MspInit+0x364>)
 80061c4:	f043 0304 	orr.w	r3, r3, #4
 80061c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80061ca:	4b14      	ldr	r3, [pc, #80]	; (800621c <HAL_UART_MspInit+0x364>)
 80061cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80061ce:	f003 0304 	and.w	r3, r3, #4
 80061d2:	60bb      	str	r3, [r7, #8]
 80061d4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80061d6:	2330      	movs	r3, #48	; 0x30
 80061d8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061dc:	2302      	movs	r3, #2
 80061de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061e2:	2300      	movs	r3, #0
 80061e4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80061e8:	2303      	movs	r3, #3
 80061ea:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80061ee:	2307      	movs	r3, #7
 80061f0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80061f4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80061f8:	4619      	mov	r1, r3
 80061fa:	4809      	ldr	r0, [pc, #36]	; (8006220 <HAL_UART_MspInit+0x368>)
 80061fc:	f001 fdcc 	bl	8007d98 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8006200:	2200      	movs	r2, #0
 8006202:	2105      	movs	r1, #5
 8006204:	2027      	movs	r0, #39	; 0x27
 8006206:	f001 fd1d 	bl	8007c44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800620a:	2027      	movs	r0, #39	; 0x27
 800620c:	f001 fd36 	bl	8007c7c <HAL_NVIC_EnableIRQ>
}
 8006210:	bf00      	nop
 8006212:	37b0      	adds	r7, #176	; 0xb0
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}
 8006218:	40004800 	.word	0x40004800
 800621c:	40021000 	.word	0x40021000
 8006220:	48000800 	.word	0x48000800

08006224 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8006224:	f8df d034 	ldr.w	sp, [pc, #52]	; 800625c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8006228:	f7ff fa8a 	bl	8005740 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800622c:	480c      	ldr	r0, [pc, #48]	; (8006260 <LoopForever+0x6>)
  ldr r1, =_edata
 800622e:	490d      	ldr	r1, [pc, #52]	; (8006264 <LoopForever+0xa>)
  ldr r2, =_sidata
 8006230:	4a0d      	ldr	r2, [pc, #52]	; (8006268 <LoopForever+0xe>)
  movs r3, #0
 8006232:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006234:	e002      	b.n	800623c <LoopCopyDataInit>

08006236 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006236:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006238:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800623a:	3304      	adds	r3, #4

0800623c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800623c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800623e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006240:	d3f9      	bcc.n	8006236 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006242:	4a0a      	ldr	r2, [pc, #40]	; (800626c <LoopForever+0x12>)
  ldr r4, =_ebss
 8006244:	4c0a      	ldr	r4, [pc, #40]	; (8006270 <LoopForever+0x16>)
  movs r3, #0
 8006246:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006248:	e001      	b.n	800624e <LoopFillZerobss>

0800624a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800624a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800624c:	3204      	adds	r2, #4

0800624e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800624e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006250:	d3fb      	bcc.n	800624a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8006252:	f00a f913 	bl	801047c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006256:	f7fd fdab 	bl	8003db0 <main>

0800625a <LoopForever>:

LoopForever:
    b LoopForever
 800625a:	e7fe      	b.n	800625a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800625c:	20028000 	.word	0x20028000
  ldr r0, =_sdata
 8006260:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006264:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 8006268:	08012d2c 	.word	0x08012d2c
  ldr r2, =_sbss
 800626c:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8006270:	20023910 	.word	0x20023910

08006274 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006274:	e7fe      	b.n	8006274 <ADC1_IRQHandler>
	...

08006278 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b082      	sub	sp, #8
 800627c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800627e:	2300      	movs	r3, #0
 8006280:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006282:	4b0c      	ldr	r3, [pc, #48]	; (80062b4 <HAL_Init+0x3c>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a0b      	ldr	r2, [pc, #44]	; (80062b4 <HAL_Init+0x3c>)
 8006288:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800628c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800628e:	2003      	movs	r0, #3
 8006290:	f001 fccd 	bl	8007c2e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006294:	200f      	movs	r0, #15
 8006296:	f7ff f8cb 	bl	8005430 <HAL_InitTick>
 800629a:	4603      	mov	r3, r0
 800629c:	2b00      	cmp	r3, #0
 800629e:	d002      	beq.n	80062a6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80062a0:	2301      	movs	r3, #1
 80062a2:	71fb      	strb	r3, [r7, #7]
 80062a4:	e001      	b.n	80062aa <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80062a6:	f7ff f89b 	bl	80053e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80062aa:	79fb      	ldrb	r3, [r7, #7]
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3708      	adds	r7, #8
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}
 80062b4:	40022000 	.word	0x40022000

080062b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80062b8:	b480      	push	{r7}
 80062ba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80062bc:	4b06      	ldr	r3, [pc, #24]	; (80062d8 <HAL_IncTick+0x20>)
 80062be:	781b      	ldrb	r3, [r3, #0]
 80062c0:	461a      	mov	r2, r3
 80062c2:	4b06      	ldr	r3, [pc, #24]	; (80062dc <HAL_IncTick+0x24>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4413      	add	r3, r2
 80062c8:	4a04      	ldr	r2, [pc, #16]	; (80062dc <HAL_IncTick+0x24>)
 80062ca:	6013      	str	r3, [r2, #0]
}
 80062cc:	bf00      	nop
 80062ce:	46bd      	mov	sp, r7
 80062d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d4:	4770      	bx	lr
 80062d6:	bf00      	nop
 80062d8:	20000030 	.word	0x20000030
 80062dc:	20023550 	.word	0x20023550

080062e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80062e0:	b480      	push	{r7}
 80062e2:	af00      	add	r7, sp, #0
  return uwTick;
 80062e4:	4b03      	ldr	r3, [pc, #12]	; (80062f4 <HAL_GetTick+0x14>)
 80062e6:	681b      	ldr	r3, [r3, #0]
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	46bd      	mov	sp, r7
 80062ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f0:	4770      	bx	lr
 80062f2:	bf00      	nop
 80062f4:	20023550 	.word	0x20023550

080062f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b084      	sub	sp, #16
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006300:	f7ff ffee 	bl	80062e0 <HAL_GetTick>
 8006304:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006310:	d005      	beq.n	800631e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8006312:	4b0a      	ldr	r3, [pc, #40]	; (800633c <HAL_Delay+0x44>)
 8006314:	781b      	ldrb	r3, [r3, #0]
 8006316:	461a      	mov	r2, r3
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	4413      	add	r3, r2
 800631c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800631e:	bf00      	nop
 8006320:	f7ff ffde 	bl	80062e0 <HAL_GetTick>
 8006324:	4602      	mov	r2, r0
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	1ad3      	subs	r3, r2, r3
 800632a:	68fa      	ldr	r2, [r7, #12]
 800632c:	429a      	cmp	r2, r3
 800632e:	d8f7      	bhi.n	8006320 <HAL_Delay+0x28>
  {
  }
}
 8006330:	bf00      	nop
 8006332:	bf00      	nop
 8006334:	3710      	adds	r7, #16
 8006336:	46bd      	mov	sp, r7
 8006338:	bd80      	pop	{r7, pc}
 800633a:	bf00      	nop
 800633c:	20000030 	.word	0x20000030

08006340 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8006340:	b480      	push	{r7}
 8006342:	b083      	sub	sp, #12
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
 8006348:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	689b      	ldr	r3, [r3, #8]
 800634e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	431a      	orrs	r2, r3
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	609a      	str	r2, [r3, #8]
}
 800635a:	bf00      	nop
 800635c:	370c      	adds	r7, #12
 800635e:	46bd      	mov	sp, r7
 8006360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006364:	4770      	bx	lr

08006366 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8006366:	b480      	push	{r7}
 8006368:	b083      	sub	sp, #12
 800636a:	af00      	add	r7, sp, #0
 800636c:	6078      	str	r0, [r7, #4]
 800636e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	689b      	ldr	r3, [r3, #8]
 8006374:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	431a      	orrs	r2, r3
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	609a      	str	r2, [r3, #8]
}
 8006380:	bf00      	nop
 8006382:	370c      	adds	r7, #12
 8006384:	46bd      	mov	sp, r7
 8006386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638a:	4770      	bx	lr

0800638c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800638c:	b480      	push	{r7}
 800638e:	b083      	sub	sp, #12
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	689b      	ldr	r3, [r3, #8]
 8006398:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800639c:	4618      	mov	r0, r3
 800639e:	370c      	adds	r7, #12
 80063a0:	46bd      	mov	sp, r7
 80063a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a6:	4770      	bx	lr

080063a8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80063a8:	b480      	push	{r7}
 80063aa:	b087      	sub	sp, #28
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	60f8      	str	r0, [r7, #12]
 80063b0:	60b9      	str	r1, [r7, #8]
 80063b2:	607a      	str	r2, [r7, #4]
 80063b4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	3360      	adds	r3, #96	; 0x60
 80063ba:	461a      	mov	r2, r3
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	009b      	lsls	r3, r3, #2
 80063c0:	4413      	add	r3, r2
 80063c2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	681a      	ldr	r2, [r3, #0]
 80063c8:	4b08      	ldr	r3, [pc, #32]	; (80063ec <LL_ADC_SetOffset+0x44>)
 80063ca:	4013      	ands	r3, r2
 80063cc:	687a      	ldr	r2, [r7, #4]
 80063ce:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80063d2:	683a      	ldr	r2, [r7, #0]
 80063d4:	430a      	orrs	r2, r1
 80063d6:	4313      	orrs	r3, r2
 80063d8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80063dc:	697b      	ldr	r3, [r7, #20]
 80063de:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80063e0:	bf00      	nop
 80063e2:	371c      	adds	r7, #28
 80063e4:	46bd      	mov	sp, r7
 80063e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ea:	4770      	bx	lr
 80063ec:	03fff000 	.word	0x03fff000

080063f0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80063f0:	b480      	push	{r7}
 80063f2:	b085      	sub	sp, #20
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
 80063f8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	3360      	adds	r3, #96	; 0x60
 80063fe:	461a      	mov	r2, r3
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	009b      	lsls	r3, r3, #2
 8006404:	4413      	add	r3, r2
 8006406:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8006410:	4618      	mov	r0, r3
 8006412:	3714      	adds	r7, #20
 8006414:	46bd      	mov	sp, r7
 8006416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641a:	4770      	bx	lr

0800641c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800641c:	b480      	push	{r7}
 800641e:	b087      	sub	sp, #28
 8006420:	af00      	add	r7, sp, #0
 8006422:	60f8      	str	r0, [r7, #12]
 8006424:	60b9      	str	r1, [r7, #8]
 8006426:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	3360      	adds	r3, #96	; 0x60
 800642c:	461a      	mov	r2, r3
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	009b      	lsls	r3, r3, #2
 8006432:	4413      	add	r3, r2
 8006434:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	431a      	orrs	r2, r3
 8006442:	697b      	ldr	r3, [r7, #20]
 8006444:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8006446:	bf00      	nop
 8006448:	371c      	adds	r7, #28
 800644a:	46bd      	mov	sp, r7
 800644c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006450:	4770      	bx	lr

08006452 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8006452:	b480      	push	{r7}
 8006454:	b083      	sub	sp, #12
 8006456:	af00      	add	r7, sp, #0
 8006458:	6078      	str	r0, [r7, #4]
 800645a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	695b      	ldr	r3, [r3, #20]
 8006460:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	431a      	orrs	r2, r3
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	615a      	str	r2, [r3, #20]
}
 800646c:	bf00      	nop
 800646e:	370c      	adds	r7, #12
 8006470:	46bd      	mov	sp, r7
 8006472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006476:	4770      	bx	lr

08006478 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8006478:	b480      	push	{r7}
 800647a:	b083      	sub	sp, #12
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	68db      	ldr	r3, [r3, #12]
 8006484:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006488:	2b00      	cmp	r3, #0
 800648a:	d101      	bne.n	8006490 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800648c:	2301      	movs	r3, #1
 800648e:	e000      	b.n	8006492 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8006490:	2300      	movs	r3, #0
}
 8006492:	4618      	mov	r0, r3
 8006494:	370c      	adds	r7, #12
 8006496:	46bd      	mov	sp, r7
 8006498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649c:	4770      	bx	lr

0800649e <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800649e:	b480      	push	{r7}
 80064a0:	b087      	sub	sp, #28
 80064a2:	af00      	add	r7, sp, #0
 80064a4:	60f8      	str	r0, [r7, #12]
 80064a6:	60b9      	str	r1, [r7, #8]
 80064a8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	3330      	adds	r3, #48	; 0x30
 80064ae:	461a      	mov	r2, r3
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	0a1b      	lsrs	r3, r3, #8
 80064b4:	009b      	lsls	r3, r3, #2
 80064b6:	f003 030c 	and.w	r3, r3, #12
 80064ba:	4413      	add	r3, r2
 80064bc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80064be:	697b      	ldr	r3, [r7, #20]
 80064c0:	681a      	ldr	r2, [r3, #0]
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	f003 031f 	and.w	r3, r3, #31
 80064c8:	211f      	movs	r1, #31
 80064ca:	fa01 f303 	lsl.w	r3, r1, r3
 80064ce:	43db      	mvns	r3, r3
 80064d0:	401a      	ands	r2, r3
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	0e9b      	lsrs	r3, r3, #26
 80064d6:	f003 011f 	and.w	r1, r3, #31
 80064da:	68bb      	ldr	r3, [r7, #8]
 80064dc:	f003 031f 	and.w	r3, r3, #31
 80064e0:	fa01 f303 	lsl.w	r3, r1, r3
 80064e4:	431a      	orrs	r2, r3
 80064e6:	697b      	ldr	r3, [r7, #20]
 80064e8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80064ea:	bf00      	nop
 80064ec:	371c      	adds	r7, #28
 80064ee:	46bd      	mov	sp, r7
 80064f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f4:	4770      	bx	lr

080064f6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80064f6:	b480      	push	{r7}
 80064f8:	b087      	sub	sp, #28
 80064fa:	af00      	add	r7, sp, #0
 80064fc:	60f8      	str	r0, [r7, #12]
 80064fe:	60b9      	str	r1, [r7, #8]
 8006500:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	3314      	adds	r3, #20
 8006506:	461a      	mov	r2, r3
 8006508:	68bb      	ldr	r3, [r7, #8]
 800650a:	0e5b      	lsrs	r3, r3, #25
 800650c:	009b      	lsls	r3, r3, #2
 800650e:	f003 0304 	and.w	r3, r3, #4
 8006512:	4413      	add	r3, r2
 8006514:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006516:	697b      	ldr	r3, [r7, #20]
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	0d1b      	lsrs	r3, r3, #20
 800651e:	f003 031f 	and.w	r3, r3, #31
 8006522:	2107      	movs	r1, #7
 8006524:	fa01 f303 	lsl.w	r3, r1, r3
 8006528:	43db      	mvns	r3, r3
 800652a:	401a      	ands	r2, r3
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	0d1b      	lsrs	r3, r3, #20
 8006530:	f003 031f 	and.w	r3, r3, #31
 8006534:	6879      	ldr	r1, [r7, #4]
 8006536:	fa01 f303 	lsl.w	r3, r1, r3
 800653a:	431a      	orrs	r2, r3
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006540:	bf00      	nop
 8006542:	371c      	adds	r7, #28
 8006544:	46bd      	mov	sp, r7
 8006546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654a:	4770      	bx	lr

0800654c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800654c:	b480      	push	{r7}
 800654e:	b085      	sub	sp, #20
 8006550:	af00      	add	r7, sp, #0
 8006552:	60f8      	str	r0, [r7, #12]
 8006554:	60b9      	str	r1, [r7, #8]
 8006556:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800655e:	68bb      	ldr	r3, [r7, #8]
 8006560:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006564:	43db      	mvns	r3, r3
 8006566:	401a      	ands	r2, r3
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	f003 0318 	and.w	r3, r3, #24
 800656e:	4908      	ldr	r1, [pc, #32]	; (8006590 <LL_ADC_SetChannelSingleDiff+0x44>)
 8006570:	40d9      	lsrs	r1, r3
 8006572:	68bb      	ldr	r3, [r7, #8]
 8006574:	400b      	ands	r3, r1
 8006576:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800657a:	431a      	orrs	r2, r3
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8006582:	bf00      	nop
 8006584:	3714      	adds	r7, #20
 8006586:	46bd      	mov	sp, r7
 8006588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658c:	4770      	bx	lr
 800658e:	bf00      	nop
 8006590:	0007ffff 	.word	0x0007ffff

08006594 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006594:	b480      	push	{r7}
 8006596:	b083      	sub	sp, #12
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	689b      	ldr	r3, [r3, #8]
 80065a0:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80065a4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80065a8:	687a      	ldr	r2, [r7, #4]
 80065aa:	6093      	str	r3, [r2, #8]
}
 80065ac:	bf00      	nop
 80065ae:	370c      	adds	r7, #12
 80065b0:	46bd      	mov	sp, r7
 80065b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b6:	4770      	bx	lr

080065b8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b083      	sub	sp, #12
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	689b      	ldr	r3, [r3, #8]
 80065c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80065c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80065cc:	d101      	bne.n	80065d2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80065ce:	2301      	movs	r3, #1
 80065d0:	e000      	b.n	80065d4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80065d2:	2300      	movs	r3, #0
}
 80065d4:	4618      	mov	r0, r3
 80065d6:	370c      	adds	r7, #12
 80065d8:	46bd      	mov	sp, r7
 80065da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065de:	4770      	bx	lr

080065e0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b083      	sub	sp, #12
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	689b      	ldr	r3, [r3, #8]
 80065ec:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80065f0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80065f4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80065fc:	bf00      	nop
 80065fe:	370c      	adds	r7, #12
 8006600:	46bd      	mov	sp, r7
 8006602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006606:	4770      	bx	lr

08006608 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8006608:	b480      	push	{r7}
 800660a:	b083      	sub	sp, #12
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	689b      	ldr	r3, [r3, #8]
 8006614:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006618:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800661c:	d101      	bne.n	8006622 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800661e:	2301      	movs	r3, #1
 8006620:	e000      	b.n	8006624 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006622:	2300      	movs	r3, #0
}
 8006624:	4618      	mov	r0, r3
 8006626:	370c      	adds	r7, #12
 8006628:	46bd      	mov	sp, r7
 800662a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662e:	4770      	bx	lr

08006630 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006630:	b480      	push	{r7}
 8006632:	b083      	sub	sp, #12
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	689b      	ldr	r3, [r3, #8]
 800663c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006640:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006644:	f043 0201 	orr.w	r2, r3, #1
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800664c:	bf00      	nop
 800664e:	370c      	adds	r7, #12
 8006650:	46bd      	mov	sp, r7
 8006652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006656:	4770      	bx	lr

08006658 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8006658:	b480      	push	{r7}
 800665a:	b083      	sub	sp, #12
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006668:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800666c:	f043 0202 	orr.w	r2, r3, #2
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8006674:	bf00      	nop
 8006676:	370c      	adds	r7, #12
 8006678:	46bd      	mov	sp, r7
 800667a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667e:	4770      	bx	lr

08006680 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8006680:	b480      	push	{r7}
 8006682:	b083      	sub	sp, #12
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	689b      	ldr	r3, [r3, #8]
 800668c:	f003 0301 	and.w	r3, r3, #1
 8006690:	2b01      	cmp	r3, #1
 8006692:	d101      	bne.n	8006698 <LL_ADC_IsEnabled+0x18>
 8006694:	2301      	movs	r3, #1
 8006696:	e000      	b.n	800669a <LL_ADC_IsEnabled+0x1a>
 8006698:	2300      	movs	r3, #0
}
 800669a:	4618      	mov	r0, r3
 800669c:	370c      	adds	r7, #12
 800669e:	46bd      	mov	sp, r7
 80066a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a4:	4770      	bx	lr

080066a6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80066a6:	b480      	push	{r7}
 80066a8:	b083      	sub	sp, #12
 80066aa:	af00      	add	r7, sp, #0
 80066ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	689b      	ldr	r3, [r3, #8]
 80066b2:	f003 0302 	and.w	r3, r3, #2
 80066b6:	2b02      	cmp	r3, #2
 80066b8:	d101      	bne.n	80066be <LL_ADC_IsDisableOngoing+0x18>
 80066ba:	2301      	movs	r3, #1
 80066bc:	e000      	b.n	80066c0 <LL_ADC_IsDisableOngoing+0x1a>
 80066be:	2300      	movs	r3, #0
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	370c      	adds	r7, #12
 80066c4:	46bd      	mov	sp, r7
 80066c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ca:	4770      	bx	lr

080066cc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80066cc:	b480      	push	{r7}
 80066ce:	b083      	sub	sp, #12
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	689b      	ldr	r3, [r3, #8]
 80066d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80066dc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80066e0:	f043 0204 	orr.w	r2, r3, #4
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80066e8:	bf00      	nop
 80066ea:	370c      	adds	r7, #12
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr

080066f4 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b083      	sub	sp, #12
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	689b      	ldr	r3, [r3, #8]
 8006700:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006704:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006708:	f043 0210 	orr.w	r2, r3, #16
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8006710:	bf00      	nop
 8006712:	370c      	adds	r7, #12
 8006714:	46bd      	mov	sp, r7
 8006716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671a:	4770      	bx	lr

0800671c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800671c:	b480      	push	{r7}
 800671e:	b083      	sub	sp, #12
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	689b      	ldr	r3, [r3, #8]
 8006728:	f003 0304 	and.w	r3, r3, #4
 800672c:	2b04      	cmp	r3, #4
 800672e:	d101      	bne.n	8006734 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006730:	2301      	movs	r3, #1
 8006732:	e000      	b.n	8006736 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006734:	2300      	movs	r3, #0
}
 8006736:	4618      	mov	r0, r3
 8006738:	370c      	adds	r7, #12
 800673a:	46bd      	mov	sp, r7
 800673c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006740:	4770      	bx	lr

08006742 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8006742:	b480      	push	{r7}
 8006744:	b083      	sub	sp, #12
 8006746:	af00      	add	r7, sp, #0
 8006748:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	689b      	ldr	r3, [r3, #8]
 800674e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006752:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006756:	f043 0220 	orr.w	r2, r3, #32
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800675e:	bf00      	nop
 8006760:	370c      	adds	r7, #12
 8006762:	46bd      	mov	sp, r7
 8006764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006768:	4770      	bx	lr

0800676a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800676a:	b480      	push	{r7}
 800676c:	b083      	sub	sp, #12
 800676e:	af00      	add	r7, sp, #0
 8006770:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	689b      	ldr	r3, [r3, #8]
 8006776:	f003 0308 	and.w	r3, r3, #8
 800677a:	2b08      	cmp	r3, #8
 800677c:	d101      	bne.n	8006782 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800677e:	2301      	movs	r3, #1
 8006780:	e000      	b.n	8006784 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006782:	2300      	movs	r3, #0
}
 8006784:	4618      	mov	r0, r3
 8006786:	370c      	adds	r7, #12
 8006788:	46bd      	mov	sp, r7
 800678a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678e:	4770      	bx	lr

08006790 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b088      	sub	sp, #32
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006798:	2300      	movs	r3, #0
 800679a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800679c:	2300      	movs	r3, #0
 800679e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d101      	bne.n	80067aa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	e12f      	b.n	8006a0a <HAL_ADC_Init+0x27a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	691b      	ldr	r3, [r3, #16]
 80067ae:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d109      	bne.n	80067cc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80067b8:	6878      	ldr	r0, [r7, #4]
 80067ba:	f7fb fdcd 	bl	8002358 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2200      	movs	r2, #0
 80067c2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2200      	movs	r2, #0
 80067c8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4618      	mov	r0, r3
 80067d2:	f7ff fef1 	bl	80065b8 <LL_ADC_IsDeepPowerDownEnabled>
 80067d6:	4603      	mov	r3, r0
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d004      	beq.n	80067e6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	4618      	mov	r0, r3
 80067e2:	f7ff fed7 	bl	8006594 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	4618      	mov	r0, r3
 80067ec:	f7ff ff0c 	bl	8006608 <LL_ADC_IsInternalRegulatorEnabled>
 80067f0:	4603      	mov	r3, r0
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d115      	bne.n	8006822 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4618      	mov	r0, r3
 80067fc:	f7ff fef0 	bl	80065e0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006800:	4b84      	ldr	r3, [pc, #528]	; (8006a14 <HAL_ADC_Init+0x284>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	099b      	lsrs	r3, r3, #6
 8006806:	4a84      	ldr	r2, [pc, #528]	; (8006a18 <HAL_ADC_Init+0x288>)
 8006808:	fba2 2303 	umull	r2, r3, r2, r3
 800680c:	099b      	lsrs	r3, r3, #6
 800680e:	3301      	adds	r3, #1
 8006810:	005b      	lsls	r3, r3, #1
 8006812:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006814:	e002      	b.n	800681c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	3b01      	subs	r3, #1
 800681a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d1f9      	bne.n	8006816 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	4618      	mov	r0, r3
 8006828:	f7ff feee 	bl	8006608 <LL_ADC_IsInternalRegulatorEnabled>
 800682c:	4603      	mov	r3, r0
 800682e:	2b00      	cmp	r3, #0
 8006830:	d10d      	bne.n	800684e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006836:	f043 0210 	orr.w	r2, r3, #16
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006842:	f043 0201 	orr.w	r2, r3, #1
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800684a:	2301      	movs	r3, #1
 800684c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4618      	mov	r0, r3
 8006854:	f7ff ff62 	bl	800671c <LL_ADC_REG_IsConversionOngoing>
 8006858:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800685e:	f003 0310 	and.w	r3, r3, #16
 8006862:	2b00      	cmp	r3, #0
 8006864:	f040 80c8 	bne.w	80069f8 <HAL_ADC_Init+0x268>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8006868:	697b      	ldr	r3, [r7, #20]
 800686a:	2b00      	cmp	r3, #0
 800686c:	f040 80c4 	bne.w	80069f8 <HAL_ADC_Init+0x268>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006874:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8006878:	f043 0202 	orr.w	r2, r3, #2
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	4618      	mov	r0, r3
 8006886:	f7ff fefb 	bl	8006680 <LL_ADC_IsEnabled>
 800688a:	4603      	mov	r3, r0
 800688c:	2b00      	cmp	r3, #0
 800688e:	d10b      	bne.n	80068a8 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006890:	4862      	ldr	r0, [pc, #392]	; (8006a1c <HAL_ADC_Init+0x28c>)
 8006892:	f7ff fef5 	bl	8006680 <LL_ADC_IsEnabled>
 8006896:	4603      	mov	r3, r0
 8006898:	2b00      	cmp	r3, #0
 800689a:	d105      	bne.n	80068a8 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	685b      	ldr	r3, [r3, #4]
 80068a0:	4619      	mov	r1, r3
 80068a2:	485f      	ldr	r0, [pc, #380]	; (8006a20 <HAL_ADC_Init+0x290>)
 80068a4:	f7ff fd4c 	bl	8006340 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	7e5b      	ldrb	r3, [r3, #25]
 80068ac:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80068b2:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80068b8:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80068be:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80068c6:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80068c8:	4313      	orrs	r3, r2
 80068ca:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	d106      	bne.n	80068e4 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068da:	3b01      	subs	r3, #1
 80068dc:	045b      	lsls	r3, r3, #17
 80068de:	69ba      	ldr	r2, [r7, #24]
 80068e0:	4313      	orrs	r3, r2
 80068e2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d009      	beq.n	8006900 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068f0:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068f8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80068fa:	69ba      	ldr	r2, [r7, #24]
 80068fc:	4313      	orrs	r3, r2
 80068fe:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	68da      	ldr	r2, [r3, #12]
 8006906:	4b47      	ldr	r3, [pc, #284]	; (8006a24 <HAL_ADC_Init+0x294>)
 8006908:	4013      	ands	r3, r2
 800690a:	687a      	ldr	r2, [r7, #4]
 800690c:	6812      	ldr	r2, [r2, #0]
 800690e:	69b9      	ldr	r1, [r7, #24]
 8006910:	430b      	orrs	r3, r1
 8006912:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	4618      	mov	r0, r3
 800691a:	f7ff feff 	bl	800671c <LL_ADC_REG_IsConversionOngoing>
 800691e:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4618      	mov	r0, r3
 8006926:	f7ff ff20 	bl	800676a <LL_ADC_INJ_IsConversionOngoing>
 800692a:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800692c:	693b      	ldr	r3, [r7, #16]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d140      	bne.n	80069b4 <HAL_ADC_Init+0x224>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d13d      	bne.n	80069b4 <HAL_ADC_Init+0x224>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	7e1b      	ldrb	r3, [r3, #24]
 8006940:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8006942:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800694a:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800694c:	4313      	orrs	r3, r2
 800694e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	68db      	ldr	r3, [r3, #12]
 8006956:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800695a:	f023 0306 	bic.w	r3, r3, #6
 800695e:	687a      	ldr	r2, [r7, #4]
 8006960:	6812      	ldr	r2, [r2, #0]
 8006962:	69b9      	ldr	r1, [r7, #24]
 8006964:	430b      	orrs	r3, r1
 8006966:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800696e:	2b01      	cmp	r3, #1
 8006970:	d118      	bne.n	80069a4 <HAL_ADC_Init+0x214>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	691b      	ldr	r3, [r3, #16]
 8006978:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800697c:	f023 0304 	bic.w	r3, r3, #4
 8006980:	687a      	ldr	r2, [r7, #4]
 8006982:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8006984:	687a      	ldr	r2, [r7, #4]
 8006986:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006988:	4311      	orrs	r1, r2
 800698a:	687a      	ldr	r2, [r7, #4]
 800698c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800698e:	4311      	orrs	r1, r2
 8006990:	687a      	ldr	r2, [r7, #4]
 8006992:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8006994:	430a      	orrs	r2, r1
 8006996:	431a      	orrs	r2, r3
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f042 0201 	orr.w	r2, r2, #1
 80069a0:	611a      	str	r2, [r3, #16]
 80069a2:	e007      	b.n	80069b4 <HAL_ADC_Init+0x224>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	691a      	ldr	r2, [r3, #16]
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f022 0201 	bic.w	r2, r2, #1
 80069b2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	691b      	ldr	r3, [r3, #16]
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d10c      	bne.n	80069d6 <HAL_ADC_Init+0x246>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069c2:	f023 010f 	bic.w	r1, r3, #15
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	69db      	ldr	r3, [r3, #28]
 80069ca:	1e5a      	subs	r2, r3, #1
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	430a      	orrs	r2, r1
 80069d2:	631a      	str	r2, [r3, #48]	; 0x30
 80069d4:	e007      	b.n	80069e6 <HAL_ADC_Init+0x256>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f022 020f 	bic.w	r2, r2, #15
 80069e4:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069ea:	f023 0303 	bic.w	r3, r3, #3
 80069ee:	f043 0201 	orr.w	r2, r3, #1
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	659a      	str	r2, [r3, #88]	; 0x58
 80069f6:	e007      	b.n	8006a08 <HAL_ADC_Init+0x278>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069fc:	f043 0210 	orr.w	r2, r3, #16
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8006a04:	2301      	movs	r3, #1
 8006a06:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006a08:	7ffb      	ldrb	r3, [r7, #31]
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3720      	adds	r7, #32
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}
 8006a12:	bf00      	nop
 8006a14:	20000028 	.word	0x20000028
 8006a18:	053e2d63 	.word	0x053e2d63
 8006a1c:	50040000 	.word	0x50040000
 8006a20:	50040300 	.word	0x50040300
 8006a24:	fff0c007 	.word	0xfff0c007

08006a28 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b084      	sub	sp, #16
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4618      	mov	r0, r3
 8006a36:	f7ff fe71 	bl	800671c <LL_ADC_REG_IsConversionOngoing>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d14f      	bne.n	8006ae0 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8006a46:	2b01      	cmp	r3, #1
 8006a48:	d101      	bne.n	8006a4e <HAL_ADC_Start+0x26>
 8006a4a:	2302      	movs	r3, #2
 8006a4c:	e04b      	b.n	8006ae6 <HAL_ADC_Start+0xbe>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2201      	movs	r2, #1
 8006a52:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f000 fdce 	bl	80075f8 <ADC_Enable>
 8006a5c:	4603      	mov	r3, r0
 8006a5e:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8006a60:	7bfb      	ldrb	r3, [r7, #15]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d137      	bne.n	8006ad6 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a6a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006a6e:	f023 0301 	bic.w	r3, r3, #1
 8006a72:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	659a      	str	r2, [r3, #88]	; 0x58
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006a82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a86:	d106      	bne.n	8006a96 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a8c:	f023 0206 	bic.w	r2, r3, #6
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	65da      	str	r2, [r3, #92]	; 0x5c
 8006a94:	e002      	b.n	8006a9c <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	221c      	movs	r2, #28
 8006aa2:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	68db      	ldr	r3, [r3, #12]
 8006ab2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d007      	beq.n	8006aca <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006abe:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006ac2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4618      	mov	r0, r3
 8006ad0:	f7ff fdfc 	bl	80066cc <LL_ADC_REG_StartConversion>
 8006ad4:	e006      	b.n	8006ae4 <HAL_ADC_Start+0xbc>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2200      	movs	r2, #0
 8006ada:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8006ade:	e001      	b.n	8006ae4 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006ae0:	2302      	movs	r3, #2
 8006ae2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8006ae4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	3710      	adds	r7, #16
 8006aea:	46bd      	mov	sp, r7
 8006aec:	bd80      	pop	{r7, pc}

08006aee <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8006aee:	b580      	push	{r7, lr}
 8006af0:	b084      	sub	sp, #16
 8006af2:	af00      	add	r7, sp, #0
 8006af4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8006afc:	2b01      	cmp	r3, #1
 8006afe:	d101      	bne.n	8006b04 <HAL_ADC_Stop+0x16>
 8006b00:	2302      	movs	r3, #2
 8006b02:	e023      	b.n	8006b4c <HAL_ADC_Stop+0x5e>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2201      	movs	r2, #1
 8006b08:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8006b0c:	2103      	movs	r1, #3
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	f000 fcb6 	bl	8007480 <ADC_ConversionStop>
 8006b14:	4603      	mov	r3, r0
 8006b16:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8006b18:	7bfb      	ldrb	r3, [r7, #15]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d111      	bne.n	8006b42 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8006b1e:	6878      	ldr	r0, [r7, #4]
 8006b20:	f000 fdf0 	bl	8007704 <ADC_Disable>
 8006b24:	4603      	mov	r3, r0
 8006b26:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8006b28:	7bfb      	ldrb	r3, [r7, #15]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d109      	bne.n	8006b42 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b32:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006b36:	f023 0301 	bic.w	r3, r3, #1
 8006b3a:	f043 0201 	orr.w	r2, r3, #1
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2200      	movs	r2, #0
 8006b46:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8006b4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	3710      	adds	r7, #16
 8006b50:	46bd      	mov	sp, r7
 8006b52:	bd80      	pop	{r7, pc}

08006b54 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b086      	sub	sp, #24
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
 8006b5c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	695b      	ldr	r3, [r3, #20]
 8006b62:	2b08      	cmp	r3, #8
 8006b64:	d102      	bne.n	8006b6c <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8006b66:	2308      	movs	r3, #8
 8006b68:	617b      	str	r3, [r7, #20]
 8006b6a:	e010      	b.n	8006b8e <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	68db      	ldr	r3, [r3, #12]
 8006b72:	f003 0301 	and.w	r3, r3, #1
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d007      	beq.n	8006b8a <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b7e:	f043 0220 	orr.w	r2, r3, #32
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8006b86:	2301      	movs	r3, #1
 8006b88:	e06f      	b.n	8006c6a <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8006b8a:	2304      	movs	r3, #4
 8006b8c:	617b      	str	r3, [r7, #20]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8006b8e:	f7ff fba7 	bl	80062e0 <HAL_GetTick>
 8006b92:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006b94:	e021      	b.n	8006bda <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b9c:	d01d      	beq.n	8006bda <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8006b9e:	f7ff fb9f 	bl	80062e0 <HAL_GetTick>
 8006ba2:	4602      	mov	r2, r0
 8006ba4:	693b      	ldr	r3, [r7, #16]
 8006ba6:	1ad3      	subs	r3, r2, r3
 8006ba8:	683a      	ldr	r2, [r7, #0]
 8006baa:	429a      	cmp	r2, r3
 8006bac:	d302      	bcc.n	8006bb4 <HAL_ADC_PollForConversion+0x60>
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d112      	bne.n	8006bda <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	681a      	ldr	r2, [r3, #0]
 8006bba:	697b      	ldr	r3, [r7, #20]
 8006bbc:	4013      	ands	r3, r2
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d10b      	bne.n	8006bda <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bc6:	f043 0204 	orr.w	r2, r3, #4
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	659a      	str	r2, [r3, #88]	; 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

          return HAL_TIMEOUT;
 8006bd6:	2303      	movs	r3, #3
 8006bd8:	e047      	b.n	8006c6a <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	681a      	ldr	r2, [r3, #0]
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	4013      	ands	r3, r2
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d0d6      	beq.n	8006b96 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bec:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	f7ff fc3d 	bl	8006478 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006bfe:	4603      	mov	r3, r0
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d01c      	beq.n	8006c3e <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	7e5b      	ldrb	r3, [r3, #25]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d118      	bne.n	8006c3e <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f003 0308 	and.w	r3, r3, #8
 8006c16:	2b08      	cmp	r3, #8
 8006c18:	d111      	bne.n	8006c3e <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c1e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	659a      	str	r2, [r3, #88]	; 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c2a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d105      	bne.n	8006c3e <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c36:	f043 0201 	orr.w	r2, r3, #1
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	659a      	str	r2, [r3, #88]	; 0x58
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	68db      	ldr	r3, [r3, #12]
 8006c44:	60fb      	str	r3, [r7, #12]
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8006c46:	697b      	ldr	r3, [r7, #20]
 8006c48:	2b08      	cmp	r3, #8
 8006c4a:	d104      	bne.n	8006c56 <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	2208      	movs	r2, #8
 8006c52:	601a      	str	r2, [r3, #0]
 8006c54:	e008      	b.n	8006c68 <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d103      	bne.n	8006c68 <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	220c      	movs	r2, #12
 8006c66:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8006c68:	2300      	movs	r3, #0
}
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	3718      	adds	r7, #24
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	bd80      	pop	{r7, pc}

08006c72 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8006c72:	b480      	push	{r7}
 8006c74:	b083      	sub	sp, #12
 8006c76:	af00      	add	r7, sp, #0
 8006c78:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8006c80:	4618      	mov	r0, r3
 8006c82:	370c      	adds	r7, #12
 8006c84:	46bd      	mov	sp, r7
 8006c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8a:	4770      	bx	lr

08006c8c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b0b6      	sub	sp, #216	; 0xd8
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
 8006c94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006c96:	2300      	movs	r3, #0
 8006c98:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8006ca6:	2b01      	cmp	r3, #1
 8006ca8:	d101      	bne.n	8006cae <HAL_ADC_ConfigChannel+0x22>
 8006caa:	2302      	movs	r3, #2
 8006cac:	e3d3      	b.n	8007456 <HAL_ADC_ConfigChannel+0x7ca>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2201      	movs	r2, #1
 8006cb2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4618      	mov	r0, r3
 8006cbc:	f7ff fd2e 	bl	800671c <LL_ADC_REG_IsConversionOngoing>
 8006cc0:	4603      	mov	r3, r0
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	f040 83b8 	bne.w	8007438 <HAL_ADC_ConfigChannel+0x7ac>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	685b      	ldr	r3, [r3, #4]
 8006ccc:	2b05      	cmp	r3, #5
 8006cce:	d824      	bhi.n	8006d1a <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	685b      	ldr	r3, [r3, #4]
 8006cd4:	3b02      	subs	r3, #2
 8006cd6:	2b03      	cmp	r3, #3
 8006cd8:	d81b      	bhi.n	8006d12 <HAL_ADC_ConfigChannel+0x86>
 8006cda:	a201      	add	r2, pc, #4	; (adr r2, 8006ce0 <HAL_ADC_ConfigChannel+0x54>)
 8006cdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ce0:	08006cf1 	.word	0x08006cf1
 8006ce4:	08006cf9 	.word	0x08006cf9
 8006ce8:	08006d01 	.word	0x08006d01
 8006cec:	08006d09 	.word	0x08006d09
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	220c      	movs	r2, #12
 8006cf4:	605a      	str	r2, [r3, #4]
          break;
 8006cf6:	e010      	b.n	8006d1a <HAL_ADC_ConfigChannel+0x8e>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	2212      	movs	r2, #18
 8006cfc:	605a      	str	r2, [r3, #4]
          break;
 8006cfe:	e00c      	b.n	8006d1a <HAL_ADC_ConfigChannel+0x8e>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	2218      	movs	r2, #24
 8006d04:	605a      	str	r2, [r3, #4]
          break;
 8006d06:	e008      	b.n	8006d1a <HAL_ADC_ConfigChannel+0x8e>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006d0e:	605a      	str	r2, [r3, #4]
          break;
 8006d10:	e003      	b.n	8006d1a <HAL_ADC_ConfigChannel+0x8e>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	2206      	movs	r2, #6
 8006d16:	605a      	str	r2, [r3, #4]
          break;
 8006d18:	bf00      	nop
      }
    }
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6818      	ldr	r0, [r3, #0]
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	6859      	ldr	r1, [r3, #4]
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	461a      	mov	r2, r3
 8006d28:	f7ff fbb9 	bl	800649e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	4618      	mov	r0, r3
 8006d32:	f7ff fcf3 	bl	800671c <LL_ADC_REG_IsConversionOngoing>
 8006d36:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4618      	mov	r0, r3
 8006d40:	f7ff fd13 	bl	800676a <LL_ADC_INJ_IsConversionOngoing>
 8006d44:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006d48:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	f040 81c1 	bne.w	80070d4 <HAL_ADC_ConfigChannel+0x448>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006d52:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	f040 81bc 	bne.w	80070d4 <HAL_ADC_ConfigChannel+0x448>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	689b      	ldr	r3, [r3, #8]
 8006d60:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006d64:	d10f      	bne.n	8006d86 <HAL_ADC_ConfigChannel+0xfa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6818      	ldr	r0, [r3, #0]
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	4619      	mov	r1, r3
 8006d72:	f7ff fbc0 	bl	80064f6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f7ff fb67 	bl	8006452 <LL_ADC_SetSamplingTimeCommonConfig>
 8006d84:	e00e      	b.n	8006da4 <HAL_ADC_ConfigChannel+0x118>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6818      	ldr	r0, [r3, #0]
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	6819      	ldr	r1, [r3, #0]
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	689b      	ldr	r3, [r3, #8]
 8006d92:	461a      	mov	r2, r3
 8006d94:	f7ff fbaf 	bl	80064f6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	2100      	movs	r1, #0
 8006d9e:	4618      	mov	r0, r3
 8006da0:	f7ff fb57 	bl	8006452 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	695a      	ldr	r2, [r3, #20]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	68db      	ldr	r3, [r3, #12]
 8006dae:	08db      	lsrs	r3, r3, #3
 8006db0:	f003 0303 	and.w	r3, r3, #3
 8006db4:	005b      	lsls	r3, r3, #1
 8006db6:	fa02 f303 	lsl.w	r3, r2, r3
 8006dba:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	691b      	ldr	r3, [r3, #16]
 8006dc2:	2b04      	cmp	r3, #4
 8006dc4:	d00a      	beq.n	8006ddc <HAL_ADC_ConfigChannel+0x150>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6818      	ldr	r0, [r3, #0]
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	6919      	ldr	r1, [r3, #16]
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	681a      	ldr	r2, [r3, #0]
 8006dd2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006dd6:	f7ff fae7 	bl	80063a8 <LL_ADC_SetOffset>
 8006dda:	e17b      	b.n	80070d4 <HAL_ADC_ConfigChannel+0x448>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	2100      	movs	r1, #0
 8006de2:	4618      	mov	r0, r3
 8006de4:	f7ff fb04 	bl	80063f0 <LL_ADC_GetOffsetChannel>
 8006de8:	4603      	mov	r3, r0
 8006dea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d10a      	bne.n	8006e08 <HAL_ADC_ConfigChannel+0x17c>
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	2100      	movs	r1, #0
 8006df8:	4618      	mov	r0, r3
 8006dfa:	f7ff faf9 	bl	80063f0 <LL_ADC_GetOffsetChannel>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	0e9b      	lsrs	r3, r3, #26
 8006e02:	f003 021f 	and.w	r2, r3, #31
 8006e06:	e01e      	b.n	8006e46 <HAL_ADC_ConfigChannel+0x1ba>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	2100      	movs	r1, #0
 8006e0e:	4618      	mov	r0, r3
 8006e10:	f7ff faee 	bl	80063f0 <LL_ADC_GetOffsetChannel>
 8006e14:	4603      	mov	r3, r0
 8006e16:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e1a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006e1e:	fa93 f3a3 	rbit	r3, r3
 8006e22:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006e26:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006e2a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006e2e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d101      	bne.n	8006e3a <HAL_ADC_ConfigChannel+0x1ae>
  {
    return 32U;
 8006e36:	2320      	movs	r3, #32
 8006e38:	e004      	b.n	8006e44 <HAL_ADC_ConfigChannel+0x1b8>
  }
  return __builtin_clz(value);
 8006e3a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006e3e:	fab3 f383 	clz	r3, r3
 8006e42:	b2db      	uxtb	r3, r3
 8006e44:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d105      	bne.n	8006e5e <HAL_ADC_ConfigChannel+0x1d2>
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	0e9b      	lsrs	r3, r3, #26
 8006e58:	f003 031f 	and.w	r3, r3, #31
 8006e5c:	e018      	b.n	8006e90 <HAL_ADC_ConfigChannel+0x204>
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e66:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006e6a:	fa93 f3a3 	rbit	r3, r3
 8006e6e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8006e72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006e76:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8006e7a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d101      	bne.n	8006e86 <HAL_ADC_ConfigChannel+0x1fa>
    return 32U;
 8006e82:	2320      	movs	r3, #32
 8006e84:	e004      	b.n	8006e90 <HAL_ADC_ConfigChannel+0x204>
  return __builtin_clz(value);
 8006e86:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006e8a:	fab3 f383 	clz	r3, r3
 8006e8e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006e90:	429a      	cmp	r2, r3
 8006e92:	d106      	bne.n	8006ea2 <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	2100      	movs	r1, #0
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	f7ff fabd 	bl	800641c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	2101      	movs	r1, #1
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	f7ff faa1 	bl	80063f0 <LL_ADC_GetOffsetChannel>
 8006eae:	4603      	mov	r3, r0
 8006eb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d10a      	bne.n	8006ece <HAL_ADC_ConfigChannel+0x242>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	2101      	movs	r1, #1
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	f7ff fa96 	bl	80063f0 <LL_ADC_GetOffsetChannel>
 8006ec4:	4603      	mov	r3, r0
 8006ec6:	0e9b      	lsrs	r3, r3, #26
 8006ec8:	f003 021f 	and.w	r2, r3, #31
 8006ecc:	e01e      	b.n	8006f0c <HAL_ADC_ConfigChannel+0x280>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	2101      	movs	r1, #1
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	f7ff fa8b 	bl	80063f0 <LL_ADC_GetOffsetChannel>
 8006eda:	4603      	mov	r3, r0
 8006edc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ee0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006ee4:	fa93 f3a3 	rbit	r3, r3
 8006ee8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8006eec:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006ef0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8006ef4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d101      	bne.n	8006f00 <HAL_ADC_ConfigChannel+0x274>
    return 32U;
 8006efc:	2320      	movs	r3, #32
 8006efe:	e004      	b.n	8006f0a <HAL_ADC_ConfigChannel+0x27e>
  return __builtin_clz(value);
 8006f00:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006f04:	fab3 f383 	clz	r3, r3
 8006f08:	b2db      	uxtb	r3, r3
 8006f0a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d105      	bne.n	8006f24 <HAL_ADC_ConfigChannel+0x298>
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	0e9b      	lsrs	r3, r3, #26
 8006f1e:	f003 031f 	and.w	r3, r3, #31
 8006f22:	e018      	b.n	8006f56 <HAL_ADC_ConfigChannel+0x2ca>
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006f30:	fa93 f3a3 	rbit	r3, r3
 8006f34:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8006f38:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006f3c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8006f40:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d101      	bne.n	8006f4c <HAL_ADC_ConfigChannel+0x2c0>
    return 32U;
 8006f48:	2320      	movs	r3, #32
 8006f4a:	e004      	b.n	8006f56 <HAL_ADC_ConfigChannel+0x2ca>
  return __builtin_clz(value);
 8006f4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006f50:	fab3 f383 	clz	r3, r3
 8006f54:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006f56:	429a      	cmp	r2, r3
 8006f58:	d106      	bne.n	8006f68 <HAL_ADC_ConfigChannel+0x2dc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	2101      	movs	r1, #1
 8006f62:	4618      	mov	r0, r3
 8006f64:	f7ff fa5a 	bl	800641c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	2102      	movs	r1, #2
 8006f6e:	4618      	mov	r0, r3
 8006f70:	f7ff fa3e 	bl	80063f0 <LL_ADC_GetOffsetChannel>
 8006f74:	4603      	mov	r3, r0
 8006f76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d10a      	bne.n	8006f94 <HAL_ADC_ConfigChannel+0x308>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	2102      	movs	r1, #2
 8006f84:	4618      	mov	r0, r3
 8006f86:	f7ff fa33 	bl	80063f0 <LL_ADC_GetOffsetChannel>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	0e9b      	lsrs	r3, r3, #26
 8006f8e:	f003 021f 	and.w	r2, r3, #31
 8006f92:	e01e      	b.n	8006fd2 <HAL_ADC_ConfigChannel+0x346>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	2102      	movs	r1, #2
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	f7ff fa28 	bl	80063f0 <LL_ADC_GetOffsetChannel>
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fa6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006faa:	fa93 f3a3 	rbit	r3, r3
 8006fae:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8006fb2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006fb6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8006fba:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d101      	bne.n	8006fc6 <HAL_ADC_ConfigChannel+0x33a>
    return 32U;
 8006fc2:	2320      	movs	r3, #32
 8006fc4:	e004      	b.n	8006fd0 <HAL_ADC_ConfigChannel+0x344>
  return __builtin_clz(value);
 8006fc6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006fca:	fab3 f383 	clz	r3, r3
 8006fce:	b2db      	uxtb	r3, r3
 8006fd0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d105      	bne.n	8006fea <HAL_ADC_ConfigChannel+0x35e>
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	0e9b      	lsrs	r3, r3, #26
 8006fe4:	f003 031f 	and.w	r3, r3, #31
 8006fe8:	e016      	b.n	8007018 <HAL_ADC_ConfigChannel+0x38c>
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ff2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006ff6:	fa93 f3a3 	rbit	r3, r3
 8006ffa:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8006ffc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006ffe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8007002:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007006:	2b00      	cmp	r3, #0
 8007008:	d101      	bne.n	800700e <HAL_ADC_ConfigChannel+0x382>
    return 32U;
 800700a:	2320      	movs	r3, #32
 800700c:	e004      	b.n	8007018 <HAL_ADC_ConfigChannel+0x38c>
  return __builtin_clz(value);
 800700e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007012:	fab3 f383 	clz	r3, r3
 8007016:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8007018:	429a      	cmp	r2, r3
 800701a:	d106      	bne.n	800702a <HAL_ADC_ConfigChannel+0x39e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	2200      	movs	r2, #0
 8007022:	2102      	movs	r1, #2
 8007024:	4618      	mov	r0, r3
 8007026:	f7ff f9f9 	bl	800641c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	2103      	movs	r1, #3
 8007030:	4618      	mov	r0, r3
 8007032:	f7ff f9dd 	bl	80063f0 <LL_ADC_GetOffsetChannel>
 8007036:	4603      	mov	r3, r0
 8007038:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800703c:	2b00      	cmp	r3, #0
 800703e:	d10a      	bne.n	8007056 <HAL_ADC_ConfigChannel+0x3ca>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	2103      	movs	r1, #3
 8007046:	4618      	mov	r0, r3
 8007048:	f7ff f9d2 	bl	80063f0 <LL_ADC_GetOffsetChannel>
 800704c:	4603      	mov	r3, r0
 800704e:	0e9b      	lsrs	r3, r3, #26
 8007050:	f003 021f 	and.w	r2, r3, #31
 8007054:	e017      	b.n	8007086 <HAL_ADC_ConfigChannel+0x3fa>
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	2103      	movs	r1, #3
 800705c:	4618      	mov	r0, r3
 800705e:	f7ff f9c7 	bl	80063f0 <LL_ADC_GetOffsetChannel>
 8007062:	4603      	mov	r3, r0
 8007064:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007066:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007068:	fa93 f3a3 	rbit	r3, r3
 800706c:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800706e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007070:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8007072:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007074:	2b00      	cmp	r3, #0
 8007076:	d101      	bne.n	800707c <HAL_ADC_ConfigChannel+0x3f0>
    return 32U;
 8007078:	2320      	movs	r3, #32
 800707a:	e003      	b.n	8007084 <HAL_ADC_ConfigChannel+0x3f8>
  return __builtin_clz(value);
 800707c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800707e:	fab3 f383 	clz	r3, r3
 8007082:	b2db      	uxtb	r3, r3
 8007084:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800708e:	2b00      	cmp	r3, #0
 8007090:	d105      	bne.n	800709e <HAL_ADC_ConfigChannel+0x412>
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	0e9b      	lsrs	r3, r3, #26
 8007098:	f003 031f 	and.w	r3, r3, #31
 800709c:	e011      	b.n	80070c2 <HAL_ADC_ConfigChannel+0x436>
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070a4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80070a6:	fa93 f3a3 	rbit	r3, r3
 80070aa:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80070ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80070ae:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80070b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d101      	bne.n	80070ba <HAL_ADC_ConfigChannel+0x42e>
    return 32U;
 80070b6:	2320      	movs	r3, #32
 80070b8:	e003      	b.n	80070c2 <HAL_ADC_ConfigChannel+0x436>
  return __builtin_clz(value);
 80070ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80070bc:	fab3 f383 	clz	r3, r3
 80070c0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80070c2:	429a      	cmp	r2, r3
 80070c4:	d106      	bne.n	80070d4 <HAL_ADC_ConfigChannel+0x448>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	2200      	movs	r2, #0
 80070cc:	2103      	movs	r1, #3
 80070ce:	4618      	mov	r0, r3
 80070d0:	f7ff f9a4 	bl	800641c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	4618      	mov	r0, r3
 80070da:	f7ff fad1 	bl	8006680 <LL_ADC_IsEnabled>
 80070de:	4603      	mov	r3, r0
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	f040 813f 	bne.w	8007364 <HAL_ADC_ConfigChannel+0x6d8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6818      	ldr	r0, [r3, #0]
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	6819      	ldr	r1, [r3, #0]
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	68db      	ldr	r3, [r3, #12]
 80070f2:	461a      	mov	r2, r3
 80070f4:	f7ff fa2a 	bl	800654c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	68db      	ldr	r3, [r3, #12]
 80070fc:	4a8e      	ldr	r2, [pc, #568]	; (8007338 <HAL_ADC_ConfigChannel+0x6ac>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	f040 8130 	bne.w	8007364 <HAL_ADC_ConfigChannel+0x6d8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007110:	2b00      	cmp	r3, #0
 8007112:	d10b      	bne.n	800712c <HAL_ADC_ConfigChannel+0x4a0>
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	0e9b      	lsrs	r3, r3, #26
 800711a:	3301      	adds	r3, #1
 800711c:	f003 031f 	and.w	r3, r3, #31
 8007120:	2b09      	cmp	r3, #9
 8007122:	bf94      	ite	ls
 8007124:	2301      	movls	r3, #1
 8007126:	2300      	movhi	r3, #0
 8007128:	b2db      	uxtb	r3, r3
 800712a:	e019      	b.n	8007160 <HAL_ADC_ConfigChannel+0x4d4>
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007132:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007134:	fa93 f3a3 	rbit	r3, r3
 8007138:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800713a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800713c:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800713e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007140:	2b00      	cmp	r3, #0
 8007142:	d101      	bne.n	8007148 <HAL_ADC_ConfigChannel+0x4bc>
    return 32U;
 8007144:	2320      	movs	r3, #32
 8007146:	e003      	b.n	8007150 <HAL_ADC_ConfigChannel+0x4c4>
  return __builtin_clz(value);
 8007148:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800714a:	fab3 f383 	clz	r3, r3
 800714e:	b2db      	uxtb	r3, r3
 8007150:	3301      	adds	r3, #1
 8007152:	f003 031f 	and.w	r3, r3, #31
 8007156:	2b09      	cmp	r3, #9
 8007158:	bf94      	ite	ls
 800715a:	2301      	movls	r3, #1
 800715c:	2300      	movhi	r3, #0
 800715e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007160:	2b00      	cmp	r3, #0
 8007162:	d079      	beq.n	8007258 <HAL_ADC_ConfigChannel+0x5cc>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800716c:	2b00      	cmp	r3, #0
 800716e:	d107      	bne.n	8007180 <HAL_ADC_ConfigChannel+0x4f4>
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	0e9b      	lsrs	r3, r3, #26
 8007176:	3301      	adds	r3, #1
 8007178:	069b      	lsls	r3, r3, #26
 800717a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800717e:	e015      	b.n	80071ac <HAL_ADC_ConfigChannel+0x520>
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007186:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007188:	fa93 f3a3 	rbit	r3, r3
 800718c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800718e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007190:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8007192:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007194:	2b00      	cmp	r3, #0
 8007196:	d101      	bne.n	800719c <HAL_ADC_ConfigChannel+0x510>
    return 32U;
 8007198:	2320      	movs	r3, #32
 800719a:	e003      	b.n	80071a4 <HAL_ADC_ConfigChannel+0x518>
  return __builtin_clz(value);
 800719c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800719e:	fab3 f383 	clz	r3, r3
 80071a2:	b2db      	uxtb	r3, r3
 80071a4:	3301      	adds	r3, #1
 80071a6:	069b      	lsls	r3, r3, #26
 80071a8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d109      	bne.n	80071cc <HAL_ADC_ConfigChannel+0x540>
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	0e9b      	lsrs	r3, r3, #26
 80071be:	3301      	adds	r3, #1
 80071c0:	f003 031f 	and.w	r3, r3, #31
 80071c4:	2101      	movs	r1, #1
 80071c6:	fa01 f303 	lsl.w	r3, r1, r3
 80071ca:	e017      	b.n	80071fc <HAL_ADC_ConfigChannel+0x570>
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80071d4:	fa93 f3a3 	rbit	r3, r3
 80071d8:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80071da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80071dc:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80071de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d101      	bne.n	80071e8 <HAL_ADC_ConfigChannel+0x55c>
    return 32U;
 80071e4:	2320      	movs	r3, #32
 80071e6:	e003      	b.n	80071f0 <HAL_ADC_ConfigChannel+0x564>
  return __builtin_clz(value);
 80071e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80071ea:	fab3 f383 	clz	r3, r3
 80071ee:	b2db      	uxtb	r3, r3
 80071f0:	3301      	adds	r3, #1
 80071f2:	f003 031f 	and.w	r3, r3, #31
 80071f6:	2101      	movs	r1, #1
 80071f8:	fa01 f303 	lsl.w	r3, r1, r3
 80071fc:	ea42 0103 	orr.w	r1, r2, r3
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007208:	2b00      	cmp	r3, #0
 800720a:	d10a      	bne.n	8007222 <HAL_ADC_ConfigChannel+0x596>
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	0e9b      	lsrs	r3, r3, #26
 8007212:	3301      	adds	r3, #1
 8007214:	f003 021f 	and.w	r2, r3, #31
 8007218:	4613      	mov	r3, r2
 800721a:	005b      	lsls	r3, r3, #1
 800721c:	4413      	add	r3, r2
 800721e:	051b      	lsls	r3, r3, #20
 8007220:	e018      	b.n	8007254 <HAL_ADC_ConfigChannel+0x5c8>
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007228:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800722a:	fa93 f3a3 	rbit	r3, r3
 800722e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8007230:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007232:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8007234:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007236:	2b00      	cmp	r3, #0
 8007238:	d101      	bne.n	800723e <HAL_ADC_ConfigChannel+0x5b2>
    return 32U;
 800723a:	2320      	movs	r3, #32
 800723c:	e003      	b.n	8007246 <HAL_ADC_ConfigChannel+0x5ba>
  return __builtin_clz(value);
 800723e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007240:	fab3 f383 	clz	r3, r3
 8007244:	b2db      	uxtb	r3, r3
 8007246:	3301      	adds	r3, #1
 8007248:	f003 021f 	and.w	r2, r3, #31
 800724c:	4613      	mov	r3, r2
 800724e:	005b      	lsls	r3, r3, #1
 8007250:	4413      	add	r3, r2
 8007252:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007254:	430b      	orrs	r3, r1
 8007256:	e080      	b.n	800735a <HAL_ADC_ConfigChannel+0x6ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007260:	2b00      	cmp	r3, #0
 8007262:	d107      	bne.n	8007274 <HAL_ADC_ConfigChannel+0x5e8>
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	0e9b      	lsrs	r3, r3, #26
 800726a:	3301      	adds	r3, #1
 800726c:	069b      	lsls	r3, r3, #26
 800726e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007272:	e015      	b.n	80072a0 <HAL_ADC_ConfigChannel+0x614>
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800727a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800727c:	fa93 f3a3 	rbit	r3, r3
 8007280:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8007282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007284:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8007286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007288:	2b00      	cmp	r3, #0
 800728a:	d101      	bne.n	8007290 <HAL_ADC_ConfigChannel+0x604>
    return 32U;
 800728c:	2320      	movs	r3, #32
 800728e:	e003      	b.n	8007298 <HAL_ADC_ConfigChannel+0x60c>
  return __builtin_clz(value);
 8007290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007292:	fab3 f383 	clz	r3, r3
 8007296:	b2db      	uxtb	r3, r3
 8007298:	3301      	adds	r3, #1
 800729a:	069b      	lsls	r3, r3, #26
 800729c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d109      	bne.n	80072c0 <HAL_ADC_ConfigChannel+0x634>
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	0e9b      	lsrs	r3, r3, #26
 80072b2:	3301      	adds	r3, #1
 80072b4:	f003 031f 	and.w	r3, r3, #31
 80072b8:	2101      	movs	r1, #1
 80072ba:	fa01 f303 	lsl.w	r3, r1, r3
 80072be:	e017      	b.n	80072f0 <HAL_ADC_ConfigChannel+0x664>
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072c6:	6a3b      	ldr	r3, [r7, #32]
 80072c8:	fa93 f3a3 	rbit	r3, r3
 80072cc:	61fb      	str	r3, [r7, #28]
  return result;
 80072ce:	69fb      	ldr	r3, [r7, #28]
 80072d0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80072d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d101      	bne.n	80072dc <HAL_ADC_ConfigChannel+0x650>
    return 32U;
 80072d8:	2320      	movs	r3, #32
 80072da:	e003      	b.n	80072e4 <HAL_ADC_ConfigChannel+0x658>
  return __builtin_clz(value);
 80072dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072de:	fab3 f383 	clz	r3, r3
 80072e2:	b2db      	uxtb	r3, r3
 80072e4:	3301      	adds	r3, #1
 80072e6:	f003 031f 	and.w	r3, r3, #31
 80072ea:	2101      	movs	r1, #1
 80072ec:	fa01 f303 	lsl.w	r3, r1, r3
 80072f0:	ea42 0103 	orr.w	r1, r2, r3
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d10d      	bne.n	800731c <HAL_ADC_ConfigChannel+0x690>
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	0e9b      	lsrs	r3, r3, #26
 8007306:	3301      	adds	r3, #1
 8007308:	f003 021f 	and.w	r2, r3, #31
 800730c:	4613      	mov	r3, r2
 800730e:	005b      	lsls	r3, r3, #1
 8007310:	4413      	add	r3, r2
 8007312:	3b1e      	subs	r3, #30
 8007314:	051b      	lsls	r3, r3, #20
 8007316:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800731a:	e01d      	b.n	8007358 <HAL_ADC_ConfigChannel+0x6cc>
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	fa93 f3a3 	rbit	r3, r3
 8007328:	613b      	str	r3, [r7, #16]
  return result;
 800732a:	693b      	ldr	r3, [r7, #16]
 800732c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800732e:	69bb      	ldr	r3, [r7, #24]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d103      	bne.n	800733c <HAL_ADC_ConfigChannel+0x6b0>
    return 32U;
 8007334:	2320      	movs	r3, #32
 8007336:	e005      	b.n	8007344 <HAL_ADC_ConfigChannel+0x6b8>
 8007338:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800733c:	69bb      	ldr	r3, [r7, #24]
 800733e:	fab3 f383 	clz	r3, r3
 8007342:	b2db      	uxtb	r3, r3
 8007344:	3301      	adds	r3, #1
 8007346:	f003 021f 	and.w	r2, r3, #31
 800734a:	4613      	mov	r3, r2
 800734c:	005b      	lsls	r3, r3, #1
 800734e:	4413      	add	r3, r2
 8007350:	3b1e      	subs	r3, #30
 8007352:	051b      	lsls	r3, r3, #20
 8007354:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007358:	430b      	orrs	r3, r1
 800735a:	683a      	ldr	r2, [r7, #0]
 800735c:	6892      	ldr	r2, [r2, #8]
 800735e:	4619      	mov	r1, r3
 8007360:	f7ff f8c9 	bl	80064f6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	681a      	ldr	r2, [r3, #0]
 8007368:	4b3d      	ldr	r3, [pc, #244]	; (8007460 <HAL_ADC_ConfigChannel+0x7d4>)
 800736a:	4013      	ands	r3, r2
 800736c:	2b00      	cmp	r3, #0
 800736e:	d06c      	beq.n	800744a <HAL_ADC_ConfigChannel+0x7be>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007370:	483c      	ldr	r0, [pc, #240]	; (8007464 <HAL_ADC_ConfigChannel+0x7d8>)
 8007372:	f7ff f80b 	bl	800638c <LL_ADC_GetCommonPathInternalCh>
 8007376:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	4a3a      	ldr	r2, [pc, #232]	; (8007468 <HAL_ADC_ConfigChannel+0x7dc>)
 8007380:	4293      	cmp	r3, r2
 8007382:	d127      	bne.n	80073d4 <HAL_ADC_ConfigChannel+0x748>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007384:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007388:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800738c:	2b00      	cmp	r3, #0
 800738e:	d121      	bne.n	80073d4 <HAL_ADC_ConfigChannel+0x748>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a35      	ldr	r2, [pc, #212]	; (800746c <HAL_ADC_ConfigChannel+0x7e0>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d157      	bne.n	800744a <HAL_ADC_ConfigChannel+0x7be>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800739a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800739e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80073a2:	4619      	mov	r1, r3
 80073a4:	482f      	ldr	r0, [pc, #188]	; (8007464 <HAL_ADC_ConfigChannel+0x7d8>)
 80073a6:	f7fe ffde 	bl	8006366 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80073aa:	4b31      	ldr	r3, [pc, #196]	; (8007470 <HAL_ADC_ConfigChannel+0x7e4>)
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	099b      	lsrs	r3, r3, #6
 80073b0:	4a30      	ldr	r2, [pc, #192]	; (8007474 <HAL_ADC_ConfigChannel+0x7e8>)
 80073b2:	fba2 2303 	umull	r2, r3, r2, r3
 80073b6:	099b      	lsrs	r3, r3, #6
 80073b8:	1c5a      	adds	r2, r3, #1
 80073ba:	4613      	mov	r3, r2
 80073bc:	005b      	lsls	r3, r3, #1
 80073be:	4413      	add	r3, r2
 80073c0:	009b      	lsls	r3, r3, #2
 80073c2:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80073c4:	e002      	b.n	80073cc <HAL_ADC_ConfigChannel+0x740>
          {
            wait_loop_index--;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	3b01      	subs	r3, #1
 80073ca:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d1f9      	bne.n	80073c6 <HAL_ADC_ConfigChannel+0x73a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80073d2:	e03a      	b.n	800744a <HAL_ADC_ConfigChannel+0x7be>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	4a27      	ldr	r2, [pc, #156]	; (8007478 <HAL_ADC_ConfigChannel+0x7ec>)
 80073da:	4293      	cmp	r3, r2
 80073dc:	d113      	bne.n	8007406 <HAL_ADC_ConfigChannel+0x77a>
 80073de:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80073e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d10d      	bne.n	8007406 <HAL_ADC_ConfigChannel+0x77a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	4a1f      	ldr	r2, [pc, #124]	; (800746c <HAL_ADC_ConfigChannel+0x7e0>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d12a      	bne.n	800744a <HAL_ADC_ConfigChannel+0x7be>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80073f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80073f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80073fc:	4619      	mov	r1, r3
 80073fe:	4819      	ldr	r0, [pc, #100]	; (8007464 <HAL_ADC_ConfigChannel+0x7d8>)
 8007400:	f7fe ffb1 	bl	8006366 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007404:	e021      	b.n	800744a <HAL_ADC_ConfigChannel+0x7be>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	4a1c      	ldr	r2, [pc, #112]	; (800747c <HAL_ADC_ConfigChannel+0x7f0>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d11c      	bne.n	800744a <HAL_ADC_ConfigChannel+0x7be>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007410:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007414:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007418:	2b00      	cmp	r3, #0
 800741a:	d116      	bne.n	800744a <HAL_ADC_ConfigChannel+0x7be>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a12      	ldr	r2, [pc, #72]	; (800746c <HAL_ADC_ConfigChannel+0x7e0>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d111      	bne.n	800744a <HAL_ADC_ConfigChannel+0x7be>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007426:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800742a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800742e:	4619      	mov	r1, r3
 8007430:	480c      	ldr	r0, [pc, #48]	; (8007464 <HAL_ADC_ConfigChannel+0x7d8>)
 8007432:	f7fe ff98 	bl	8006366 <LL_ADC_SetCommonPathInternalCh>
 8007436:	e008      	b.n	800744a <HAL_ADC_ConfigChannel+0x7be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800743c:	f043 0220 	orr.w	r2, r3, #32
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8007444:	2301      	movs	r3, #1
 8007446:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2200      	movs	r2, #0
 800744e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8007452:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8007456:	4618      	mov	r0, r3
 8007458:	37d8      	adds	r7, #216	; 0xd8
 800745a:	46bd      	mov	sp, r7
 800745c:	bd80      	pop	{r7, pc}
 800745e:	bf00      	nop
 8007460:	80080000 	.word	0x80080000
 8007464:	50040300 	.word	0x50040300
 8007468:	c7520000 	.word	0xc7520000
 800746c:	50040000 	.word	0x50040000
 8007470:	20000028 	.word	0x20000028
 8007474:	053e2d63 	.word	0x053e2d63
 8007478:	cb840000 	.word	0xcb840000
 800747c:	80000001 	.word	0x80000001

08007480 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b088      	sub	sp, #32
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
 8007488:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800748a:	2300      	movs	r3, #0
 800748c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4618      	mov	r0, r3
 8007498:	f7ff f940 	bl	800671c <LL_ADC_REG_IsConversionOngoing>
 800749c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	4618      	mov	r0, r3
 80074a4:	f7ff f961 	bl	800676a <LL_ADC_INJ_IsConversionOngoing>
 80074a8:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80074aa:	693b      	ldr	r3, [r7, #16]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d103      	bne.n	80074b8 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	f000 8098 	beq.w	80075e8 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	68db      	ldr	r3, [r3, #12]
 80074be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d02a      	beq.n	800751c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	7e5b      	ldrb	r3, [r3, #25]
 80074ca:	2b01      	cmp	r3, #1
 80074cc:	d126      	bne.n	800751c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	7e1b      	ldrb	r3, [r3, #24]
 80074d2:	2b01      	cmp	r3, #1
 80074d4:	d122      	bne.n	800751c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80074d6:	2301      	movs	r3, #1
 80074d8:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80074da:	e014      	b.n	8007506 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80074dc:	69fb      	ldr	r3, [r7, #28]
 80074de:	4a45      	ldr	r2, [pc, #276]	; (80075f4 <ADC_ConversionStop+0x174>)
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d90d      	bls.n	8007500 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074e8:	f043 0210 	orr.w	r2, r3, #16
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074f4:	f043 0201 	orr.w	r2, r3, #1
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 80074fc:	2301      	movs	r3, #1
 80074fe:	e074      	b.n	80075ea <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8007500:	69fb      	ldr	r3, [r7, #28]
 8007502:	3301      	adds	r3, #1
 8007504:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007510:	2b40      	cmp	r3, #64	; 0x40
 8007512:	d1e3      	bne.n	80074dc <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	2240      	movs	r2, #64	; 0x40
 800751a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800751c:	69bb      	ldr	r3, [r7, #24]
 800751e:	2b02      	cmp	r3, #2
 8007520:	d014      	beq.n	800754c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4618      	mov	r0, r3
 8007528:	f7ff f8f8 	bl	800671c <LL_ADC_REG_IsConversionOngoing>
 800752c:	4603      	mov	r3, r0
 800752e:	2b00      	cmp	r3, #0
 8007530:	d00c      	beq.n	800754c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	4618      	mov	r0, r3
 8007538:	f7ff f8b5 	bl	80066a6 <LL_ADC_IsDisableOngoing>
 800753c:	4603      	mov	r3, r0
 800753e:	2b00      	cmp	r3, #0
 8007540:	d104      	bne.n	800754c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	4618      	mov	r0, r3
 8007548:	f7ff f8d4 	bl	80066f4 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800754c:	69bb      	ldr	r3, [r7, #24]
 800754e:	2b01      	cmp	r3, #1
 8007550:	d014      	beq.n	800757c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	4618      	mov	r0, r3
 8007558:	f7ff f907 	bl	800676a <LL_ADC_INJ_IsConversionOngoing>
 800755c:	4603      	mov	r3, r0
 800755e:	2b00      	cmp	r3, #0
 8007560:	d00c      	beq.n	800757c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	4618      	mov	r0, r3
 8007568:	f7ff f89d 	bl	80066a6 <LL_ADC_IsDisableOngoing>
 800756c:	4603      	mov	r3, r0
 800756e:	2b00      	cmp	r3, #0
 8007570:	d104      	bne.n	800757c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	4618      	mov	r0, r3
 8007578:	f7ff f8e3 	bl	8006742 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800757c:	69bb      	ldr	r3, [r7, #24]
 800757e:	2b02      	cmp	r3, #2
 8007580:	d005      	beq.n	800758e <ADC_ConversionStop+0x10e>
 8007582:	69bb      	ldr	r3, [r7, #24]
 8007584:	2b03      	cmp	r3, #3
 8007586:	d105      	bne.n	8007594 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8007588:	230c      	movs	r3, #12
 800758a:	617b      	str	r3, [r7, #20]
        break;
 800758c:	e005      	b.n	800759a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800758e:	2308      	movs	r3, #8
 8007590:	617b      	str	r3, [r7, #20]
        break;
 8007592:	e002      	b.n	800759a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8007594:	2304      	movs	r3, #4
 8007596:	617b      	str	r3, [r7, #20]
        break;
 8007598:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800759a:	f7fe fea1 	bl	80062e0 <HAL_GetTick>
 800759e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80075a0:	e01b      	b.n	80075da <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80075a2:	f7fe fe9d 	bl	80062e0 <HAL_GetTick>
 80075a6:	4602      	mov	r2, r0
 80075a8:	68bb      	ldr	r3, [r7, #8]
 80075aa:	1ad3      	subs	r3, r2, r3
 80075ac:	2b05      	cmp	r3, #5
 80075ae:	d914      	bls.n	80075da <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	689a      	ldr	r2, [r3, #8]
 80075b6:	697b      	ldr	r3, [r7, #20]
 80075b8:	4013      	ands	r3, r2
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d00d      	beq.n	80075da <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075c2:	f043 0210 	orr.w	r2, r3, #16
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075ce:	f043 0201 	orr.w	r2, r3, #1
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 80075d6:	2301      	movs	r3, #1
 80075d8:	e007      	b.n	80075ea <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	689a      	ldr	r2, [r3, #8]
 80075e0:	697b      	ldr	r3, [r7, #20]
 80075e2:	4013      	ands	r3, r2
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d1dc      	bne.n	80075a2 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80075e8:	2300      	movs	r3, #0
}
 80075ea:	4618      	mov	r0, r3
 80075ec:	3720      	adds	r7, #32
 80075ee:	46bd      	mov	sp, r7
 80075f0:	bd80      	pop	{r7, pc}
 80075f2:	bf00      	nop
 80075f4:	a33fffff 	.word	0xa33fffff

080075f8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b084      	sub	sp, #16
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8007600:	2300      	movs	r3, #0
 8007602:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	4618      	mov	r0, r3
 800760a:	f7ff f839 	bl	8006680 <LL_ADC_IsEnabled>
 800760e:	4603      	mov	r3, r0
 8007610:	2b00      	cmp	r3, #0
 8007612:	d169      	bne.n	80076e8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	689a      	ldr	r2, [r3, #8]
 800761a:	4b36      	ldr	r3, [pc, #216]	; (80076f4 <ADC_Enable+0xfc>)
 800761c:	4013      	ands	r3, r2
 800761e:	2b00      	cmp	r3, #0
 8007620:	d00d      	beq.n	800763e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007626:	f043 0210 	orr.w	r2, r3, #16
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007632:	f043 0201 	orr.w	r2, r3, #1
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800763a:	2301      	movs	r3, #1
 800763c:	e055      	b.n	80076ea <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	4618      	mov	r0, r3
 8007644:	f7fe fff4 	bl	8006630 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8007648:	482b      	ldr	r0, [pc, #172]	; (80076f8 <ADC_Enable+0x100>)
 800764a:	f7fe fe9f 	bl	800638c <LL_ADC_GetCommonPathInternalCh>
 800764e:	4603      	mov	r3, r0
 8007650:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007654:	2b00      	cmp	r3, #0
 8007656:	d013      	beq.n	8007680 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007658:	4b28      	ldr	r3, [pc, #160]	; (80076fc <ADC_Enable+0x104>)
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	099b      	lsrs	r3, r3, #6
 800765e:	4a28      	ldr	r2, [pc, #160]	; (8007700 <ADC_Enable+0x108>)
 8007660:	fba2 2303 	umull	r2, r3, r2, r3
 8007664:	099b      	lsrs	r3, r3, #6
 8007666:	1c5a      	adds	r2, r3, #1
 8007668:	4613      	mov	r3, r2
 800766a:	005b      	lsls	r3, r3, #1
 800766c:	4413      	add	r3, r2
 800766e:	009b      	lsls	r3, r3, #2
 8007670:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8007672:	e002      	b.n	800767a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8007674:	68bb      	ldr	r3, [r7, #8]
 8007676:	3b01      	subs	r3, #1
 8007678:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d1f9      	bne.n	8007674 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8007680:	f7fe fe2e 	bl	80062e0 <HAL_GetTick>
 8007684:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007686:	e028      	b.n	80076da <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	4618      	mov	r0, r3
 800768e:	f7fe fff7 	bl	8006680 <LL_ADC_IsEnabled>
 8007692:	4603      	mov	r3, r0
 8007694:	2b00      	cmp	r3, #0
 8007696:	d104      	bne.n	80076a2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	4618      	mov	r0, r3
 800769e:	f7fe ffc7 	bl	8006630 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80076a2:	f7fe fe1d 	bl	80062e0 <HAL_GetTick>
 80076a6:	4602      	mov	r2, r0
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	1ad3      	subs	r3, r2, r3
 80076ac:	2b02      	cmp	r3, #2
 80076ae:	d914      	bls.n	80076da <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f003 0301 	and.w	r3, r3, #1
 80076ba:	2b01      	cmp	r3, #1
 80076bc:	d00d      	beq.n	80076da <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076c2:	f043 0210 	orr.w	r2, r3, #16
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80076ce:	f043 0201 	orr.w	r2, r3, #1
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 80076d6:	2301      	movs	r3, #1
 80076d8:	e007      	b.n	80076ea <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f003 0301 	and.w	r3, r3, #1
 80076e4:	2b01      	cmp	r3, #1
 80076e6:	d1cf      	bne.n	8007688 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80076e8:	2300      	movs	r3, #0
}
 80076ea:	4618      	mov	r0, r3
 80076ec:	3710      	adds	r7, #16
 80076ee:	46bd      	mov	sp, r7
 80076f0:	bd80      	pop	{r7, pc}
 80076f2:	bf00      	nop
 80076f4:	8000003f 	.word	0x8000003f
 80076f8:	50040300 	.word	0x50040300
 80076fc:	20000028 	.word	0x20000028
 8007700:	053e2d63 	.word	0x053e2d63

08007704 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8007704:	b580      	push	{r7, lr}
 8007706:	b084      	sub	sp, #16
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	4618      	mov	r0, r3
 8007712:	f7fe ffc8 	bl	80066a6 <LL_ADC_IsDisableOngoing>
 8007716:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	4618      	mov	r0, r3
 800771e:	f7fe ffaf 	bl	8006680 <LL_ADC_IsEnabled>
 8007722:	4603      	mov	r3, r0
 8007724:	2b00      	cmp	r3, #0
 8007726:	d047      	beq.n	80077b8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d144      	bne.n	80077b8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	689b      	ldr	r3, [r3, #8]
 8007734:	f003 030d 	and.w	r3, r3, #13
 8007738:	2b01      	cmp	r3, #1
 800773a:	d10c      	bne.n	8007756 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	4618      	mov	r0, r3
 8007742:	f7fe ff89 	bl	8006658 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	2203      	movs	r2, #3
 800774c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800774e:	f7fe fdc7 	bl	80062e0 <HAL_GetTick>
 8007752:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007754:	e029      	b.n	80077aa <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800775a:	f043 0210 	orr.w	r2, r3, #16
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007766:	f043 0201 	orr.w	r2, r3, #1
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 800776e:	2301      	movs	r3, #1
 8007770:	e023      	b.n	80077ba <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007772:	f7fe fdb5 	bl	80062e0 <HAL_GetTick>
 8007776:	4602      	mov	r2, r0
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	1ad3      	subs	r3, r2, r3
 800777c:	2b02      	cmp	r3, #2
 800777e:	d914      	bls.n	80077aa <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	689b      	ldr	r3, [r3, #8]
 8007786:	f003 0301 	and.w	r3, r3, #1
 800778a:	2b00      	cmp	r3, #0
 800778c:	d00d      	beq.n	80077aa <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007792:	f043 0210 	orr.w	r2, r3, #16
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800779e:	f043 0201 	orr.w	r2, r3, #1
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 80077a6:	2301      	movs	r3, #1
 80077a8:	e007      	b.n	80077ba <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	689b      	ldr	r3, [r3, #8]
 80077b0:	f003 0301 	and.w	r3, r3, #1
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d1dc      	bne.n	8007772 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80077b8:	2300      	movs	r3, #0
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	3710      	adds	r7, #16
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd80      	pop	{r7, pc}

080077c2 <LL_ADC_StartCalibration>:
{
 80077c2:	b480      	push	{r7}
 80077c4:	b083      	sub	sp, #12
 80077c6:	af00      	add	r7, sp, #0
 80077c8:	6078      	str	r0, [r7, #4]
 80077ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	689b      	ldr	r3, [r3, #8]
 80077d0:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80077d4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80077d8:	683a      	ldr	r2, [r7, #0]
 80077da:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80077de:	4313      	orrs	r3, r2
 80077e0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	609a      	str	r2, [r3, #8]
}
 80077e8:	bf00      	nop
 80077ea:	370c      	adds	r7, #12
 80077ec:	46bd      	mov	sp, r7
 80077ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f2:	4770      	bx	lr

080077f4 <LL_ADC_IsCalibrationOnGoing>:
{
 80077f4:	b480      	push	{r7}
 80077f6:	b083      	sub	sp, #12
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	689b      	ldr	r3, [r3, #8]
 8007800:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007804:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007808:	d101      	bne.n	800780e <LL_ADC_IsCalibrationOnGoing+0x1a>
 800780a:	2301      	movs	r3, #1
 800780c:	e000      	b.n	8007810 <LL_ADC_IsCalibrationOnGoing+0x1c>
 800780e:	2300      	movs	r3, #0
}
 8007810:	4618      	mov	r0, r3
 8007812:	370c      	adds	r7, #12
 8007814:	46bd      	mov	sp, r7
 8007816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781a:	4770      	bx	lr

0800781c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800781c:	b580      	push	{r7, lr}
 800781e:	b084      	sub	sp, #16
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
 8007824:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8007826:	2300      	movs	r3, #0
 8007828:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8007830:	2b01      	cmp	r3, #1
 8007832:	d101      	bne.n	8007838 <HAL_ADCEx_Calibration_Start+0x1c>
 8007834:	2302      	movs	r3, #2
 8007836:	e04d      	b.n	80078d4 <HAL_ADCEx_Calibration_Start+0xb8>
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2201      	movs	r2, #1
 800783c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	f7ff ff5f 	bl	8007704 <ADC_Disable>
 8007846:	4603      	mov	r3, r0
 8007848:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800784a:	7bfb      	ldrb	r3, [r7, #15]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d136      	bne.n	80078be <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007854:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007858:	f023 0302 	bic.w	r3, r3, #2
 800785c:	f043 0202 	orr.w	r2, r3, #2
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	659a      	str	r2, [r3, #88]	; 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	6839      	ldr	r1, [r7, #0]
 800786a:	4618      	mov	r0, r3
 800786c:	f7ff ffa9 	bl	80077c2 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007870:	e014      	b.n	800789c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	3301      	adds	r3, #1
 8007876:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8007878:	68bb      	ldr	r3, [r7, #8]
 800787a:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 800787e:	d30d      	bcc.n	800789c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007884:	f023 0312 	bic.w	r3, r3, #18
 8007888:	f043 0210 	orr.w	r2, r3, #16
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2200      	movs	r2, #0
 8007894:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 8007898:	2301      	movs	r3, #1
 800789a:	e01b      	b.n	80078d4 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	4618      	mov	r0, r3
 80078a2:	f7ff ffa7 	bl	80077f4 <LL_ADC_IsCalibrationOnGoing>
 80078a6:	4603      	mov	r3, r0
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d1e2      	bne.n	8007872 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078b0:	f023 0303 	bic.w	r3, r3, #3
 80078b4:	f043 0201 	orr.w	r2, r3, #1
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	659a      	str	r2, [r3, #88]	; 0x58
 80078bc:	e005      	b.n	80078ca <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078c2:	f043 0210 	orr.w	r2, r3, #16
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2200      	movs	r2, #0
 80078ce:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80078d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80078d4:	4618      	mov	r0, r3
 80078d6:	3710      	adds	r7, #16
 80078d8:	46bd      	mov	sp, r7
 80078da:	bd80      	pop	{r7, pc}

080078dc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b084      	sub	sp, #16
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d101      	bne.n	80078ee <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80078ea:	2301      	movs	r3, #1
 80078ec:	e0ed      	b.n	8007aca <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80078f4:	b2db      	uxtb	r3, r3
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d102      	bne.n	8007900 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80078fa:	6878      	ldr	r0, [r7, #4]
 80078fc:	f7fb f994 	bl	8002c28 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	681a      	ldr	r2, [r3, #0]
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f042 0201 	orr.w	r2, r2, #1
 800790e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007910:	f7fe fce6 	bl	80062e0 <HAL_GetTick>
 8007914:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8007916:	e012      	b.n	800793e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8007918:	f7fe fce2 	bl	80062e0 <HAL_GetTick>
 800791c:	4602      	mov	r2, r0
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	1ad3      	subs	r3, r2, r3
 8007922:	2b0a      	cmp	r3, #10
 8007924:	d90b      	bls.n	800793e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800792a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2205      	movs	r2, #5
 8007936:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800793a:	2301      	movs	r3, #1
 800793c:	e0c5      	b.n	8007aca <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	685b      	ldr	r3, [r3, #4]
 8007944:	f003 0301 	and.w	r3, r3, #1
 8007948:	2b00      	cmp	r3, #0
 800794a:	d0e5      	beq.n	8007918 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	681a      	ldr	r2, [r3, #0]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f022 0202 	bic.w	r2, r2, #2
 800795a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800795c:	f7fe fcc0 	bl	80062e0 <HAL_GetTick>
 8007960:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8007962:	e012      	b.n	800798a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8007964:	f7fe fcbc 	bl	80062e0 <HAL_GetTick>
 8007968:	4602      	mov	r2, r0
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	1ad3      	subs	r3, r2, r3
 800796e:	2b0a      	cmp	r3, #10
 8007970:	d90b      	bls.n	800798a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007976:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2205      	movs	r2, #5
 8007982:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8007986:	2301      	movs	r3, #1
 8007988:	e09f      	b.n	8007aca <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	685b      	ldr	r3, [r3, #4]
 8007990:	f003 0302 	and.w	r3, r3, #2
 8007994:	2b00      	cmp	r3, #0
 8007996:	d1e5      	bne.n	8007964 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	7e1b      	ldrb	r3, [r3, #24]
 800799c:	2b01      	cmp	r3, #1
 800799e:	d108      	bne.n	80079b2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	681a      	ldr	r2, [r3, #0]
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80079ae:	601a      	str	r2, [r3, #0]
 80079b0:	e007      	b.n	80079c2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	681a      	ldr	r2, [r3, #0]
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80079c0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	7e5b      	ldrb	r3, [r3, #25]
 80079c6:	2b01      	cmp	r3, #1
 80079c8:	d108      	bne.n	80079dc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	681a      	ldr	r2, [r3, #0]
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80079d8:	601a      	str	r2, [r3, #0]
 80079da:	e007      	b.n	80079ec <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	681a      	ldr	r2, [r3, #0]
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80079ea:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	7e9b      	ldrb	r3, [r3, #26]
 80079f0:	2b01      	cmp	r3, #1
 80079f2:	d108      	bne.n	8007a06 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	681a      	ldr	r2, [r3, #0]
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f042 0220 	orr.w	r2, r2, #32
 8007a02:	601a      	str	r2, [r3, #0]
 8007a04:	e007      	b.n	8007a16 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	681a      	ldr	r2, [r3, #0]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f022 0220 	bic.w	r2, r2, #32
 8007a14:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	7edb      	ldrb	r3, [r3, #27]
 8007a1a:	2b01      	cmp	r3, #1
 8007a1c:	d108      	bne.n	8007a30 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	681a      	ldr	r2, [r3, #0]
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f022 0210 	bic.w	r2, r2, #16
 8007a2c:	601a      	str	r2, [r3, #0]
 8007a2e:	e007      	b.n	8007a40 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	681a      	ldr	r2, [r3, #0]
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	f042 0210 	orr.w	r2, r2, #16
 8007a3e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	7f1b      	ldrb	r3, [r3, #28]
 8007a44:	2b01      	cmp	r3, #1
 8007a46:	d108      	bne.n	8007a5a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	681a      	ldr	r2, [r3, #0]
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f042 0208 	orr.w	r2, r2, #8
 8007a56:	601a      	str	r2, [r3, #0]
 8007a58:	e007      	b.n	8007a6a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	681a      	ldr	r2, [r3, #0]
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f022 0208 	bic.w	r2, r2, #8
 8007a68:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	7f5b      	ldrb	r3, [r3, #29]
 8007a6e:	2b01      	cmp	r3, #1
 8007a70:	d108      	bne.n	8007a84 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	681a      	ldr	r2, [r3, #0]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f042 0204 	orr.w	r2, r2, #4
 8007a80:	601a      	str	r2, [r3, #0]
 8007a82:	e007      	b.n	8007a94 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	681a      	ldr	r2, [r3, #0]
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f022 0204 	bic.w	r2, r2, #4
 8007a92:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	689a      	ldr	r2, [r3, #8]
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	68db      	ldr	r3, [r3, #12]
 8007a9c:	431a      	orrs	r2, r3
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	691b      	ldr	r3, [r3, #16]
 8007aa2:	431a      	orrs	r2, r3
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	695b      	ldr	r3, [r3, #20]
 8007aa8:	ea42 0103 	orr.w	r1, r2, r3
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	685b      	ldr	r3, [r3, #4]
 8007ab0:	1e5a      	subs	r2, r3, #1
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	430a      	orrs	r2, r1
 8007ab8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2200      	movs	r2, #0
 8007abe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	2201      	movs	r2, #1
 8007ac4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8007ac8:	2300      	movs	r3, #0
}
 8007aca:	4618      	mov	r0, r3
 8007acc:	3710      	adds	r7, #16
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bd80      	pop	{r7, pc}
	...

08007ad4 <__NVIC_SetPriorityGrouping>:
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b085      	sub	sp, #20
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	f003 0307 	and.w	r3, r3, #7
 8007ae2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007ae4:	4b0c      	ldr	r3, [pc, #48]	; (8007b18 <__NVIC_SetPriorityGrouping+0x44>)
 8007ae6:	68db      	ldr	r3, [r3, #12]
 8007ae8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007aea:	68ba      	ldr	r2, [r7, #8]
 8007aec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007af0:	4013      	ands	r3, r2
 8007af2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007afc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007b00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007b04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007b06:	4a04      	ldr	r2, [pc, #16]	; (8007b18 <__NVIC_SetPriorityGrouping+0x44>)
 8007b08:	68bb      	ldr	r3, [r7, #8]
 8007b0a:	60d3      	str	r3, [r2, #12]
}
 8007b0c:	bf00      	nop
 8007b0e:	3714      	adds	r7, #20
 8007b10:	46bd      	mov	sp, r7
 8007b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b16:	4770      	bx	lr
 8007b18:	e000ed00 	.word	0xe000ed00

08007b1c <__NVIC_GetPriorityGrouping>:
{
 8007b1c:	b480      	push	{r7}
 8007b1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007b20:	4b04      	ldr	r3, [pc, #16]	; (8007b34 <__NVIC_GetPriorityGrouping+0x18>)
 8007b22:	68db      	ldr	r3, [r3, #12]
 8007b24:	0a1b      	lsrs	r3, r3, #8
 8007b26:	f003 0307 	and.w	r3, r3, #7
}
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b32:	4770      	bx	lr
 8007b34:	e000ed00 	.word	0xe000ed00

08007b38 <__NVIC_EnableIRQ>:
{
 8007b38:	b480      	push	{r7}
 8007b3a:	b083      	sub	sp, #12
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	4603      	mov	r3, r0
 8007b40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007b42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	db0b      	blt.n	8007b62 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007b4a:	79fb      	ldrb	r3, [r7, #7]
 8007b4c:	f003 021f 	and.w	r2, r3, #31
 8007b50:	4907      	ldr	r1, [pc, #28]	; (8007b70 <__NVIC_EnableIRQ+0x38>)
 8007b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b56:	095b      	lsrs	r3, r3, #5
 8007b58:	2001      	movs	r0, #1
 8007b5a:	fa00 f202 	lsl.w	r2, r0, r2
 8007b5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007b62:	bf00      	nop
 8007b64:	370c      	adds	r7, #12
 8007b66:	46bd      	mov	sp, r7
 8007b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6c:	4770      	bx	lr
 8007b6e:	bf00      	nop
 8007b70:	e000e100 	.word	0xe000e100

08007b74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007b74:	b480      	push	{r7}
 8007b76:	b083      	sub	sp, #12
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	4603      	mov	r3, r0
 8007b7c:	6039      	str	r1, [r7, #0]
 8007b7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007b80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	db0a      	blt.n	8007b9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	b2da      	uxtb	r2, r3
 8007b8c:	490c      	ldr	r1, [pc, #48]	; (8007bc0 <__NVIC_SetPriority+0x4c>)
 8007b8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b92:	0112      	lsls	r2, r2, #4
 8007b94:	b2d2      	uxtb	r2, r2
 8007b96:	440b      	add	r3, r1
 8007b98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007b9c:	e00a      	b.n	8007bb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	b2da      	uxtb	r2, r3
 8007ba2:	4908      	ldr	r1, [pc, #32]	; (8007bc4 <__NVIC_SetPriority+0x50>)
 8007ba4:	79fb      	ldrb	r3, [r7, #7]
 8007ba6:	f003 030f 	and.w	r3, r3, #15
 8007baa:	3b04      	subs	r3, #4
 8007bac:	0112      	lsls	r2, r2, #4
 8007bae:	b2d2      	uxtb	r2, r2
 8007bb0:	440b      	add	r3, r1
 8007bb2:	761a      	strb	r2, [r3, #24]
}
 8007bb4:	bf00      	nop
 8007bb6:	370c      	adds	r7, #12
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbe:	4770      	bx	lr
 8007bc0:	e000e100 	.word	0xe000e100
 8007bc4:	e000ed00 	.word	0xe000ed00

08007bc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b089      	sub	sp, #36	; 0x24
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	60f8      	str	r0, [r7, #12]
 8007bd0:	60b9      	str	r1, [r7, #8]
 8007bd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	f003 0307 	and.w	r3, r3, #7
 8007bda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007bdc:	69fb      	ldr	r3, [r7, #28]
 8007bde:	f1c3 0307 	rsb	r3, r3, #7
 8007be2:	2b04      	cmp	r3, #4
 8007be4:	bf28      	it	cs
 8007be6:	2304      	movcs	r3, #4
 8007be8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007bea:	69fb      	ldr	r3, [r7, #28]
 8007bec:	3304      	adds	r3, #4
 8007bee:	2b06      	cmp	r3, #6
 8007bf0:	d902      	bls.n	8007bf8 <NVIC_EncodePriority+0x30>
 8007bf2:	69fb      	ldr	r3, [r7, #28]
 8007bf4:	3b03      	subs	r3, #3
 8007bf6:	e000      	b.n	8007bfa <NVIC_EncodePriority+0x32>
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007bfc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007c00:	69bb      	ldr	r3, [r7, #24]
 8007c02:	fa02 f303 	lsl.w	r3, r2, r3
 8007c06:	43da      	mvns	r2, r3
 8007c08:	68bb      	ldr	r3, [r7, #8]
 8007c0a:	401a      	ands	r2, r3
 8007c0c:	697b      	ldr	r3, [r7, #20]
 8007c0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007c10:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8007c14:	697b      	ldr	r3, [r7, #20]
 8007c16:	fa01 f303 	lsl.w	r3, r1, r3
 8007c1a:	43d9      	mvns	r1, r3
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007c20:	4313      	orrs	r3, r2
         );
}
 8007c22:	4618      	mov	r0, r3
 8007c24:	3724      	adds	r7, #36	; 0x24
 8007c26:	46bd      	mov	sp, r7
 8007c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2c:	4770      	bx	lr

08007c2e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007c2e:	b580      	push	{r7, lr}
 8007c30:	b082      	sub	sp, #8
 8007c32:	af00      	add	r7, sp, #0
 8007c34:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007c36:	6878      	ldr	r0, [r7, #4]
 8007c38:	f7ff ff4c 	bl	8007ad4 <__NVIC_SetPriorityGrouping>
}
 8007c3c:	bf00      	nop
 8007c3e:	3708      	adds	r7, #8
 8007c40:	46bd      	mov	sp, r7
 8007c42:	bd80      	pop	{r7, pc}

08007c44 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b086      	sub	sp, #24
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	4603      	mov	r3, r0
 8007c4c:	60b9      	str	r1, [r7, #8]
 8007c4e:	607a      	str	r2, [r7, #4]
 8007c50:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8007c52:	2300      	movs	r3, #0
 8007c54:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007c56:	f7ff ff61 	bl	8007b1c <__NVIC_GetPriorityGrouping>
 8007c5a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007c5c:	687a      	ldr	r2, [r7, #4]
 8007c5e:	68b9      	ldr	r1, [r7, #8]
 8007c60:	6978      	ldr	r0, [r7, #20]
 8007c62:	f7ff ffb1 	bl	8007bc8 <NVIC_EncodePriority>
 8007c66:	4602      	mov	r2, r0
 8007c68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007c6c:	4611      	mov	r1, r2
 8007c6e:	4618      	mov	r0, r3
 8007c70:	f7ff ff80 	bl	8007b74 <__NVIC_SetPriority>
}
 8007c74:	bf00      	nop
 8007c76:	3718      	adds	r7, #24
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	bd80      	pop	{r7, pc}

08007c7c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b082      	sub	sp, #8
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	4603      	mov	r3, r0
 8007c84:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	f7ff ff54 	bl	8007b38 <__NVIC_EnableIRQ>
}
 8007c90:	bf00      	nop
 8007c92:	3708      	adds	r7, #8
 8007c94:	46bd      	mov	sp, r7
 8007c96:	bd80      	pop	{r7, pc}

08007c98 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007c98:	b480      	push	{r7}
 8007c9a:	b085      	sub	sp, #20
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007caa:	b2db      	uxtb	r3, r3
 8007cac:	2b02      	cmp	r3, #2
 8007cae:	d008      	beq.n	8007cc2 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2204      	movs	r2, #4
 8007cb4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2200      	movs	r2, #0
 8007cba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007cbe:	2301      	movs	r3, #1
 8007cc0:	e022      	b.n	8007d08 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	681a      	ldr	r2, [r3, #0]
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	f022 020e 	bic.w	r2, r2, #14
 8007cd0:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	681a      	ldr	r2, [r3, #0]
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	f022 0201 	bic.w	r2, r2, #1
 8007ce0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ce6:	f003 021c 	and.w	r2, r3, #28
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cee:	2101      	movs	r1, #1
 8007cf0:	fa01 f202 	lsl.w	r2, r1, r2
 8007cf4:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2201      	movs	r2, #1
 8007cfa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2200      	movs	r2, #0
 8007d02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8007d06:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	3714      	adds	r7, #20
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d12:	4770      	bx	lr

08007d14 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b084      	sub	sp, #16
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007d26:	b2db      	uxtb	r3, r3
 8007d28:	2b02      	cmp	r3, #2
 8007d2a:	d005      	beq.n	8007d38 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2204      	movs	r2, #4
 8007d30:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8007d32:	2301      	movs	r3, #1
 8007d34:	73fb      	strb	r3, [r7, #15]
 8007d36:	e029      	b.n	8007d8c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	681a      	ldr	r2, [r3, #0]
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f022 020e 	bic.w	r2, r2, #14
 8007d46:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	681a      	ldr	r2, [r3, #0]
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f022 0201 	bic.w	r2, r2, #1
 8007d56:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d5c:	f003 021c 	and.w	r2, r3, #28
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d64:	2101      	movs	r1, #1
 8007d66:	fa01 f202 	lsl.w	r2, r1, r2
 8007d6a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2201      	movs	r2, #1
 8007d70:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2200      	movs	r2, #0
 8007d78:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d003      	beq.n	8007d8c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d88:	6878      	ldr	r0, [r7, #4]
 8007d8a:	4798      	blx	r3
    }
  }
  return status;
 8007d8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d8e:	4618      	mov	r0, r3
 8007d90:	3710      	adds	r7, #16
 8007d92:	46bd      	mov	sp, r7
 8007d94:	bd80      	pop	{r7, pc}
	...

08007d98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007d98:	b480      	push	{r7}
 8007d9a:	b087      	sub	sp, #28
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
 8007da0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007da2:	2300      	movs	r3, #0
 8007da4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007da6:	e154      	b.n	8008052 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	681a      	ldr	r2, [r3, #0]
 8007dac:	2101      	movs	r1, #1
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	fa01 f303 	lsl.w	r3, r1, r3
 8007db4:	4013      	ands	r3, r2
 8007db6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	f000 8146 	beq.w	800804c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	685b      	ldr	r3, [r3, #4]
 8007dc4:	f003 0303 	and.w	r3, r3, #3
 8007dc8:	2b01      	cmp	r3, #1
 8007dca:	d005      	beq.n	8007dd8 <HAL_GPIO_Init+0x40>
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	685b      	ldr	r3, [r3, #4]
 8007dd0:	f003 0303 	and.w	r3, r3, #3
 8007dd4:	2b02      	cmp	r3, #2
 8007dd6:	d130      	bne.n	8007e3a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	689b      	ldr	r3, [r3, #8]
 8007ddc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007dde:	697b      	ldr	r3, [r7, #20]
 8007de0:	005b      	lsls	r3, r3, #1
 8007de2:	2203      	movs	r2, #3
 8007de4:	fa02 f303 	lsl.w	r3, r2, r3
 8007de8:	43db      	mvns	r3, r3
 8007dea:	693a      	ldr	r2, [r7, #16]
 8007dec:	4013      	ands	r3, r2
 8007dee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	68da      	ldr	r2, [r3, #12]
 8007df4:	697b      	ldr	r3, [r7, #20]
 8007df6:	005b      	lsls	r3, r3, #1
 8007df8:	fa02 f303 	lsl.w	r3, r2, r3
 8007dfc:	693a      	ldr	r2, [r7, #16]
 8007dfe:	4313      	orrs	r3, r2
 8007e00:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	693a      	ldr	r2, [r7, #16]
 8007e06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	685b      	ldr	r3, [r3, #4]
 8007e0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007e0e:	2201      	movs	r2, #1
 8007e10:	697b      	ldr	r3, [r7, #20]
 8007e12:	fa02 f303 	lsl.w	r3, r2, r3
 8007e16:	43db      	mvns	r3, r3
 8007e18:	693a      	ldr	r2, [r7, #16]
 8007e1a:	4013      	ands	r3, r2
 8007e1c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	685b      	ldr	r3, [r3, #4]
 8007e22:	091b      	lsrs	r3, r3, #4
 8007e24:	f003 0201 	and.w	r2, r3, #1
 8007e28:	697b      	ldr	r3, [r7, #20]
 8007e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8007e2e:	693a      	ldr	r2, [r7, #16]
 8007e30:	4313      	orrs	r3, r2
 8007e32:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	693a      	ldr	r2, [r7, #16]
 8007e38:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	685b      	ldr	r3, [r3, #4]
 8007e3e:	f003 0303 	and.w	r3, r3, #3
 8007e42:	2b03      	cmp	r3, #3
 8007e44:	d017      	beq.n	8007e76 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	68db      	ldr	r3, [r3, #12]
 8007e4a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007e4c:	697b      	ldr	r3, [r7, #20]
 8007e4e:	005b      	lsls	r3, r3, #1
 8007e50:	2203      	movs	r2, #3
 8007e52:	fa02 f303 	lsl.w	r3, r2, r3
 8007e56:	43db      	mvns	r3, r3
 8007e58:	693a      	ldr	r2, [r7, #16]
 8007e5a:	4013      	ands	r3, r2
 8007e5c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	689a      	ldr	r2, [r3, #8]
 8007e62:	697b      	ldr	r3, [r7, #20]
 8007e64:	005b      	lsls	r3, r3, #1
 8007e66:	fa02 f303 	lsl.w	r3, r2, r3
 8007e6a:	693a      	ldr	r2, [r7, #16]
 8007e6c:	4313      	orrs	r3, r2
 8007e6e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	693a      	ldr	r2, [r7, #16]
 8007e74:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	685b      	ldr	r3, [r3, #4]
 8007e7a:	f003 0303 	and.w	r3, r3, #3
 8007e7e:	2b02      	cmp	r3, #2
 8007e80:	d123      	bne.n	8007eca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007e82:	697b      	ldr	r3, [r7, #20]
 8007e84:	08da      	lsrs	r2, r3, #3
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	3208      	adds	r2, #8
 8007e8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e8e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	f003 0307 	and.w	r3, r3, #7
 8007e96:	009b      	lsls	r3, r3, #2
 8007e98:	220f      	movs	r2, #15
 8007e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8007e9e:	43db      	mvns	r3, r3
 8007ea0:	693a      	ldr	r2, [r7, #16]
 8007ea2:	4013      	ands	r3, r2
 8007ea4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	691a      	ldr	r2, [r3, #16]
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	f003 0307 	and.w	r3, r3, #7
 8007eb0:	009b      	lsls	r3, r3, #2
 8007eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8007eb6:	693a      	ldr	r2, [r7, #16]
 8007eb8:	4313      	orrs	r3, r2
 8007eba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8007ebc:	697b      	ldr	r3, [r7, #20]
 8007ebe:	08da      	lsrs	r2, r3, #3
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	3208      	adds	r2, #8
 8007ec4:	6939      	ldr	r1, [r7, #16]
 8007ec6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8007ed0:	697b      	ldr	r3, [r7, #20]
 8007ed2:	005b      	lsls	r3, r3, #1
 8007ed4:	2203      	movs	r2, #3
 8007ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8007eda:	43db      	mvns	r3, r3
 8007edc:	693a      	ldr	r2, [r7, #16]
 8007ede:	4013      	ands	r3, r2
 8007ee0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	685b      	ldr	r3, [r3, #4]
 8007ee6:	f003 0203 	and.w	r2, r3, #3
 8007eea:	697b      	ldr	r3, [r7, #20]
 8007eec:	005b      	lsls	r3, r3, #1
 8007eee:	fa02 f303 	lsl.w	r3, r2, r3
 8007ef2:	693a      	ldr	r2, [r7, #16]
 8007ef4:	4313      	orrs	r3, r2
 8007ef6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	693a      	ldr	r2, [r7, #16]
 8007efc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	685b      	ldr	r3, [r3, #4]
 8007f02:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	f000 80a0 	beq.w	800804c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007f0c:	4b58      	ldr	r3, [pc, #352]	; (8008070 <HAL_GPIO_Init+0x2d8>)
 8007f0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f10:	4a57      	ldr	r2, [pc, #348]	; (8008070 <HAL_GPIO_Init+0x2d8>)
 8007f12:	f043 0301 	orr.w	r3, r3, #1
 8007f16:	6613      	str	r3, [r2, #96]	; 0x60
 8007f18:	4b55      	ldr	r3, [pc, #340]	; (8008070 <HAL_GPIO_Init+0x2d8>)
 8007f1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f1c:	f003 0301 	and.w	r3, r3, #1
 8007f20:	60bb      	str	r3, [r7, #8]
 8007f22:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8007f24:	4a53      	ldr	r2, [pc, #332]	; (8008074 <HAL_GPIO_Init+0x2dc>)
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	089b      	lsrs	r3, r3, #2
 8007f2a:	3302      	adds	r3, #2
 8007f2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007f30:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8007f32:	697b      	ldr	r3, [r7, #20]
 8007f34:	f003 0303 	and.w	r3, r3, #3
 8007f38:	009b      	lsls	r3, r3, #2
 8007f3a:	220f      	movs	r2, #15
 8007f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8007f40:	43db      	mvns	r3, r3
 8007f42:	693a      	ldr	r2, [r7, #16]
 8007f44:	4013      	ands	r3, r2
 8007f46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8007f4e:	d019      	beq.n	8007f84 <HAL_GPIO_Init+0x1ec>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	4a49      	ldr	r2, [pc, #292]	; (8008078 <HAL_GPIO_Init+0x2e0>)
 8007f54:	4293      	cmp	r3, r2
 8007f56:	d013      	beq.n	8007f80 <HAL_GPIO_Init+0x1e8>
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	4a48      	ldr	r2, [pc, #288]	; (800807c <HAL_GPIO_Init+0x2e4>)
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	d00d      	beq.n	8007f7c <HAL_GPIO_Init+0x1e4>
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	4a47      	ldr	r2, [pc, #284]	; (8008080 <HAL_GPIO_Init+0x2e8>)
 8007f64:	4293      	cmp	r3, r2
 8007f66:	d007      	beq.n	8007f78 <HAL_GPIO_Init+0x1e0>
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	4a46      	ldr	r2, [pc, #280]	; (8008084 <HAL_GPIO_Init+0x2ec>)
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	d101      	bne.n	8007f74 <HAL_GPIO_Init+0x1dc>
 8007f70:	2304      	movs	r3, #4
 8007f72:	e008      	b.n	8007f86 <HAL_GPIO_Init+0x1ee>
 8007f74:	2307      	movs	r3, #7
 8007f76:	e006      	b.n	8007f86 <HAL_GPIO_Init+0x1ee>
 8007f78:	2303      	movs	r3, #3
 8007f7a:	e004      	b.n	8007f86 <HAL_GPIO_Init+0x1ee>
 8007f7c:	2302      	movs	r3, #2
 8007f7e:	e002      	b.n	8007f86 <HAL_GPIO_Init+0x1ee>
 8007f80:	2301      	movs	r3, #1
 8007f82:	e000      	b.n	8007f86 <HAL_GPIO_Init+0x1ee>
 8007f84:	2300      	movs	r3, #0
 8007f86:	697a      	ldr	r2, [r7, #20]
 8007f88:	f002 0203 	and.w	r2, r2, #3
 8007f8c:	0092      	lsls	r2, r2, #2
 8007f8e:	4093      	lsls	r3, r2
 8007f90:	693a      	ldr	r2, [r7, #16]
 8007f92:	4313      	orrs	r3, r2
 8007f94:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8007f96:	4937      	ldr	r1, [pc, #220]	; (8008074 <HAL_GPIO_Init+0x2dc>)
 8007f98:	697b      	ldr	r3, [r7, #20]
 8007f9a:	089b      	lsrs	r3, r3, #2
 8007f9c:	3302      	adds	r3, #2
 8007f9e:	693a      	ldr	r2, [r7, #16]
 8007fa0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007fa4:	4b38      	ldr	r3, [pc, #224]	; (8008088 <HAL_GPIO_Init+0x2f0>)
 8007fa6:	689b      	ldr	r3, [r3, #8]
 8007fa8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	43db      	mvns	r3, r3
 8007fae:	693a      	ldr	r2, [r7, #16]
 8007fb0:	4013      	ands	r3, r2
 8007fb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007fb4:	683b      	ldr	r3, [r7, #0]
 8007fb6:	685b      	ldr	r3, [r3, #4]
 8007fb8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d003      	beq.n	8007fc8 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8007fc0:	693a      	ldr	r2, [r7, #16]
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	4313      	orrs	r3, r2
 8007fc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007fc8:	4a2f      	ldr	r2, [pc, #188]	; (8008088 <HAL_GPIO_Init+0x2f0>)
 8007fca:	693b      	ldr	r3, [r7, #16]
 8007fcc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007fce:	4b2e      	ldr	r3, [pc, #184]	; (8008088 <HAL_GPIO_Init+0x2f0>)
 8007fd0:	68db      	ldr	r3, [r3, #12]
 8007fd2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	43db      	mvns	r3, r3
 8007fd8:	693a      	ldr	r2, [r7, #16]
 8007fda:	4013      	ands	r3, r2
 8007fdc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	685b      	ldr	r3, [r3, #4]
 8007fe2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d003      	beq.n	8007ff2 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8007fea:	693a      	ldr	r2, [r7, #16]
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	4313      	orrs	r3, r2
 8007ff0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007ff2:	4a25      	ldr	r2, [pc, #148]	; (8008088 <HAL_GPIO_Init+0x2f0>)
 8007ff4:	693b      	ldr	r3, [r7, #16]
 8007ff6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8007ff8:	4b23      	ldr	r3, [pc, #140]	; (8008088 <HAL_GPIO_Init+0x2f0>)
 8007ffa:	685b      	ldr	r3, [r3, #4]
 8007ffc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	43db      	mvns	r3, r3
 8008002:	693a      	ldr	r2, [r7, #16]
 8008004:	4013      	ands	r3, r2
 8008006:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	685b      	ldr	r3, [r3, #4]
 800800c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008010:	2b00      	cmp	r3, #0
 8008012:	d003      	beq.n	800801c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8008014:	693a      	ldr	r2, [r7, #16]
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	4313      	orrs	r3, r2
 800801a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800801c:	4a1a      	ldr	r2, [pc, #104]	; (8008088 <HAL_GPIO_Init+0x2f0>)
 800801e:	693b      	ldr	r3, [r7, #16]
 8008020:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8008022:	4b19      	ldr	r3, [pc, #100]	; (8008088 <HAL_GPIO_Init+0x2f0>)
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	43db      	mvns	r3, r3
 800802c:	693a      	ldr	r2, [r7, #16]
 800802e:	4013      	ands	r3, r2
 8008030:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	685b      	ldr	r3, [r3, #4]
 8008036:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800803a:	2b00      	cmp	r3, #0
 800803c:	d003      	beq.n	8008046 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800803e:	693a      	ldr	r2, [r7, #16]
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	4313      	orrs	r3, r2
 8008044:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008046:	4a10      	ldr	r2, [pc, #64]	; (8008088 <HAL_GPIO_Init+0x2f0>)
 8008048:	693b      	ldr	r3, [r7, #16]
 800804a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800804c:	697b      	ldr	r3, [r7, #20]
 800804e:	3301      	adds	r3, #1
 8008050:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	681a      	ldr	r2, [r3, #0]
 8008056:	697b      	ldr	r3, [r7, #20]
 8008058:	fa22 f303 	lsr.w	r3, r2, r3
 800805c:	2b00      	cmp	r3, #0
 800805e:	f47f aea3 	bne.w	8007da8 <HAL_GPIO_Init+0x10>
  }
}
 8008062:	bf00      	nop
 8008064:	bf00      	nop
 8008066:	371c      	adds	r7, #28
 8008068:	46bd      	mov	sp, r7
 800806a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806e:	4770      	bx	lr
 8008070:	40021000 	.word	0x40021000
 8008074:	40010000 	.word	0x40010000
 8008078:	48000400 	.word	0x48000400
 800807c:	48000800 	.word	0x48000800
 8008080:	48000c00 	.word	0x48000c00
 8008084:	48001000 	.word	0x48001000
 8008088:	40010400 	.word	0x40010400

0800808c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800808c:	b480      	push	{r7}
 800808e:	b083      	sub	sp, #12
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
 8008094:	460b      	mov	r3, r1
 8008096:	807b      	strh	r3, [r7, #2]
 8008098:	4613      	mov	r3, r2
 800809a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800809c:	787b      	ldrb	r3, [r7, #1]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d003      	beq.n	80080aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80080a2:	887a      	ldrh	r2, [r7, #2]
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80080a8:	e002      	b.n	80080b0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80080aa:	887a      	ldrh	r2, [r7, #2]
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	629a      	str	r2, [r3, #40]	; 0x28
}
 80080b0:	bf00      	nop
 80080b2:	370c      	adds	r7, #12
 80080b4:	46bd      	mov	sp, r7
 80080b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ba:	4770      	bx	lr

080080bc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80080bc:	b480      	push	{r7}
 80080be:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80080c0:	4b04      	ldr	r3, [pc, #16]	; (80080d4 <HAL_PWREx_GetVoltageRange+0x18>)
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80080c8:	4618      	mov	r0, r3
 80080ca:	46bd      	mov	sp, r7
 80080cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d0:	4770      	bx	lr
 80080d2:	bf00      	nop
 80080d4:	40007000 	.word	0x40007000

080080d8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80080d8:	b480      	push	{r7}
 80080da:	b085      	sub	sp, #20
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80080e6:	d130      	bne.n	800814a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80080e8:	4b23      	ldr	r3, [pc, #140]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80080f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80080f4:	d038      	beq.n	8008168 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80080f6:	4b20      	ldr	r3, [pc, #128]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80080fe:	4a1e      	ldr	r2, [pc, #120]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008100:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008104:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008106:	4b1d      	ldr	r3, [pc, #116]	; (800817c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	2232      	movs	r2, #50	; 0x32
 800810c:	fb02 f303 	mul.w	r3, r2, r3
 8008110:	4a1b      	ldr	r2, [pc, #108]	; (8008180 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8008112:	fba2 2303 	umull	r2, r3, r2, r3
 8008116:	0c9b      	lsrs	r3, r3, #18
 8008118:	3301      	adds	r3, #1
 800811a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800811c:	e002      	b.n	8008124 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	3b01      	subs	r3, #1
 8008122:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008124:	4b14      	ldr	r3, [pc, #80]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008126:	695b      	ldr	r3, [r3, #20]
 8008128:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800812c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008130:	d102      	bne.n	8008138 <HAL_PWREx_ControlVoltageScaling+0x60>
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d1f2      	bne.n	800811e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008138:	4b0f      	ldr	r3, [pc, #60]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800813a:	695b      	ldr	r3, [r3, #20]
 800813c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008140:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008144:	d110      	bne.n	8008168 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8008146:	2303      	movs	r3, #3
 8008148:	e00f      	b.n	800816a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800814a:	4b0b      	ldr	r3, [pc, #44]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008152:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008156:	d007      	beq.n	8008168 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008158:	4b07      	ldr	r3, [pc, #28]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008160:	4a05      	ldr	r2, [pc, #20]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008162:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008166:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8008168:	2300      	movs	r3, #0
}
 800816a:	4618      	mov	r0, r3
 800816c:	3714      	adds	r7, #20
 800816e:	46bd      	mov	sp, r7
 8008170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008174:	4770      	bx	lr
 8008176:	bf00      	nop
 8008178:	40007000 	.word	0x40007000
 800817c:	20000028 	.word	0x20000028
 8008180:	431bde83 	.word	0x431bde83

08008184 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b088      	sub	sp, #32
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d102      	bne.n	8008198 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8008192:	2301      	movs	r3, #1
 8008194:	f000 bc02 	b.w	800899c <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008198:	4b96      	ldr	r3, [pc, #600]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 800819a:	689b      	ldr	r3, [r3, #8]
 800819c:	f003 030c 	and.w	r3, r3, #12
 80081a0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80081a2:	4b94      	ldr	r3, [pc, #592]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 80081a4:	68db      	ldr	r3, [r3, #12]
 80081a6:	f003 0303 	and.w	r3, r3, #3
 80081aa:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	f003 0310 	and.w	r3, r3, #16
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	f000 80e4 	beq.w	8008382 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80081ba:	69bb      	ldr	r3, [r7, #24]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d007      	beq.n	80081d0 <HAL_RCC_OscConfig+0x4c>
 80081c0:	69bb      	ldr	r3, [r7, #24]
 80081c2:	2b0c      	cmp	r3, #12
 80081c4:	f040 808b 	bne.w	80082de <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80081c8:	697b      	ldr	r3, [r7, #20]
 80081ca:	2b01      	cmp	r3, #1
 80081cc:	f040 8087 	bne.w	80082de <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80081d0:	4b88      	ldr	r3, [pc, #544]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	f003 0302 	and.w	r3, r3, #2
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d005      	beq.n	80081e8 <HAL_RCC_OscConfig+0x64>
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	699b      	ldr	r3, [r3, #24]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d101      	bne.n	80081e8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80081e4:	2301      	movs	r3, #1
 80081e6:	e3d9      	b.n	800899c <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	6a1a      	ldr	r2, [r3, #32]
 80081ec:	4b81      	ldr	r3, [pc, #516]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	f003 0308 	and.w	r3, r3, #8
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d004      	beq.n	8008202 <HAL_RCC_OscConfig+0x7e>
 80081f8:	4b7e      	ldr	r3, [pc, #504]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008200:	e005      	b.n	800820e <HAL_RCC_OscConfig+0x8a>
 8008202:	4b7c      	ldr	r3, [pc, #496]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 8008204:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008208:	091b      	lsrs	r3, r3, #4
 800820a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800820e:	4293      	cmp	r3, r2
 8008210:	d223      	bcs.n	800825a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6a1b      	ldr	r3, [r3, #32]
 8008216:	4618      	mov	r0, r3
 8008218:	f000 fdbe 	bl	8008d98 <RCC_SetFlashLatencyFromMSIRange>
 800821c:	4603      	mov	r3, r0
 800821e:	2b00      	cmp	r3, #0
 8008220:	d001      	beq.n	8008226 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8008222:	2301      	movs	r3, #1
 8008224:	e3ba      	b.n	800899c <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008226:	4b73      	ldr	r3, [pc, #460]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	4a72      	ldr	r2, [pc, #456]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 800822c:	f043 0308 	orr.w	r3, r3, #8
 8008230:	6013      	str	r3, [r2, #0]
 8008232:	4b70      	ldr	r3, [pc, #448]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6a1b      	ldr	r3, [r3, #32]
 800823e:	496d      	ldr	r1, [pc, #436]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 8008240:	4313      	orrs	r3, r2
 8008242:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008244:	4b6b      	ldr	r3, [pc, #428]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 8008246:	685b      	ldr	r3, [r3, #4]
 8008248:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	69db      	ldr	r3, [r3, #28]
 8008250:	021b      	lsls	r3, r3, #8
 8008252:	4968      	ldr	r1, [pc, #416]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 8008254:	4313      	orrs	r3, r2
 8008256:	604b      	str	r3, [r1, #4]
 8008258:	e025      	b.n	80082a6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800825a:	4b66      	ldr	r3, [pc, #408]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	4a65      	ldr	r2, [pc, #404]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 8008260:	f043 0308 	orr.w	r3, r3, #8
 8008264:	6013      	str	r3, [r2, #0]
 8008266:	4b63      	ldr	r3, [pc, #396]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6a1b      	ldr	r3, [r3, #32]
 8008272:	4960      	ldr	r1, [pc, #384]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 8008274:	4313      	orrs	r3, r2
 8008276:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008278:	4b5e      	ldr	r3, [pc, #376]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 800827a:	685b      	ldr	r3, [r3, #4]
 800827c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	69db      	ldr	r3, [r3, #28]
 8008284:	021b      	lsls	r3, r3, #8
 8008286:	495b      	ldr	r1, [pc, #364]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 8008288:	4313      	orrs	r3, r2
 800828a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800828c:	69bb      	ldr	r3, [r7, #24]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d109      	bne.n	80082a6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	6a1b      	ldr	r3, [r3, #32]
 8008296:	4618      	mov	r0, r3
 8008298:	f000 fd7e 	bl	8008d98 <RCC_SetFlashLatencyFromMSIRange>
 800829c:	4603      	mov	r3, r0
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d001      	beq.n	80082a6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80082a2:	2301      	movs	r3, #1
 80082a4:	e37a      	b.n	800899c <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80082a6:	f000 fc81 	bl	8008bac <HAL_RCC_GetSysClockFreq>
 80082aa:	4602      	mov	r2, r0
 80082ac:	4b51      	ldr	r3, [pc, #324]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 80082ae:	689b      	ldr	r3, [r3, #8]
 80082b0:	091b      	lsrs	r3, r3, #4
 80082b2:	f003 030f 	and.w	r3, r3, #15
 80082b6:	4950      	ldr	r1, [pc, #320]	; (80083f8 <HAL_RCC_OscConfig+0x274>)
 80082b8:	5ccb      	ldrb	r3, [r1, r3]
 80082ba:	f003 031f 	and.w	r3, r3, #31
 80082be:	fa22 f303 	lsr.w	r3, r2, r3
 80082c2:	4a4e      	ldr	r2, [pc, #312]	; (80083fc <HAL_RCC_OscConfig+0x278>)
 80082c4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80082c6:	4b4e      	ldr	r3, [pc, #312]	; (8008400 <HAL_RCC_OscConfig+0x27c>)
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	4618      	mov	r0, r3
 80082cc:	f7fd f8b0 	bl	8005430 <HAL_InitTick>
 80082d0:	4603      	mov	r3, r0
 80082d2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80082d4:	7bfb      	ldrb	r3, [r7, #15]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d052      	beq.n	8008380 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80082da:	7bfb      	ldrb	r3, [r7, #15]
 80082dc:	e35e      	b.n	800899c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	699b      	ldr	r3, [r3, #24]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d032      	beq.n	800834c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80082e6:	4b43      	ldr	r3, [pc, #268]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	4a42      	ldr	r2, [pc, #264]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 80082ec:	f043 0301 	orr.w	r3, r3, #1
 80082f0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80082f2:	f7fd fff5 	bl	80062e0 <HAL_GetTick>
 80082f6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80082f8:	e008      	b.n	800830c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80082fa:	f7fd fff1 	bl	80062e0 <HAL_GetTick>
 80082fe:	4602      	mov	r2, r0
 8008300:	693b      	ldr	r3, [r7, #16]
 8008302:	1ad3      	subs	r3, r2, r3
 8008304:	2b02      	cmp	r3, #2
 8008306:	d901      	bls.n	800830c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8008308:	2303      	movs	r3, #3
 800830a:	e347      	b.n	800899c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800830c:	4b39      	ldr	r3, [pc, #228]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	f003 0302 	and.w	r3, r3, #2
 8008314:	2b00      	cmp	r3, #0
 8008316:	d0f0      	beq.n	80082fa <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008318:	4b36      	ldr	r3, [pc, #216]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	4a35      	ldr	r2, [pc, #212]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 800831e:	f043 0308 	orr.w	r3, r3, #8
 8008322:	6013      	str	r3, [r2, #0]
 8008324:	4b33      	ldr	r3, [pc, #204]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6a1b      	ldr	r3, [r3, #32]
 8008330:	4930      	ldr	r1, [pc, #192]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 8008332:	4313      	orrs	r3, r2
 8008334:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008336:	4b2f      	ldr	r3, [pc, #188]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 8008338:	685b      	ldr	r3, [r3, #4]
 800833a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	69db      	ldr	r3, [r3, #28]
 8008342:	021b      	lsls	r3, r3, #8
 8008344:	492b      	ldr	r1, [pc, #172]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 8008346:	4313      	orrs	r3, r2
 8008348:	604b      	str	r3, [r1, #4]
 800834a:	e01a      	b.n	8008382 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800834c:	4b29      	ldr	r3, [pc, #164]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	4a28      	ldr	r2, [pc, #160]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 8008352:	f023 0301 	bic.w	r3, r3, #1
 8008356:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008358:	f7fd ffc2 	bl	80062e0 <HAL_GetTick>
 800835c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800835e:	e008      	b.n	8008372 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008360:	f7fd ffbe 	bl	80062e0 <HAL_GetTick>
 8008364:	4602      	mov	r2, r0
 8008366:	693b      	ldr	r3, [r7, #16]
 8008368:	1ad3      	subs	r3, r2, r3
 800836a:	2b02      	cmp	r3, #2
 800836c:	d901      	bls.n	8008372 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800836e:	2303      	movs	r3, #3
 8008370:	e314      	b.n	800899c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008372:	4b20      	ldr	r3, [pc, #128]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f003 0302 	and.w	r3, r3, #2
 800837a:	2b00      	cmp	r3, #0
 800837c:	d1f0      	bne.n	8008360 <HAL_RCC_OscConfig+0x1dc>
 800837e:	e000      	b.n	8008382 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008380:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f003 0301 	and.w	r3, r3, #1
 800838a:	2b00      	cmp	r3, #0
 800838c:	d073      	beq.n	8008476 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800838e:	69bb      	ldr	r3, [r7, #24]
 8008390:	2b08      	cmp	r3, #8
 8008392:	d005      	beq.n	80083a0 <HAL_RCC_OscConfig+0x21c>
 8008394:	69bb      	ldr	r3, [r7, #24]
 8008396:	2b0c      	cmp	r3, #12
 8008398:	d10e      	bne.n	80083b8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800839a:	697b      	ldr	r3, [r7, #20]
 800839c:	2b03      	cmp	r3, #3
 800839e:	d10b      	bne.n	80083b8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80083a0:	4b14      	ldr	r3, [pc, #80]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d063      	beq.n	8008474 <HAL_RCC_OscConfig+0x2f0>
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	685b      	ldr	r3, [r3, #4]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d15f      	bne.n	8008474 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80083b4:	2301      	movs	r3, #1
 80083b6:	e2f1      	b.n	800899c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	685b      	ldr	r3, [r3, #4]
 80083bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80083c0:	d106      	bne.n	80083d0 <HAL_RCC_OscConfig+0x24c>
 80083c2:	4b0c      	ldr	r3, [pc, #48]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	4a0b      	ldr	r2, [pc, #44]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 80083c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80083cc:	6013      	str	r3, [r2, #0]
 80083ce:	e025      	b.n	800841c <HAL_RCC_OscConfig+0x298>
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	685b      	ldr	r3, [r3, #4]
 80083d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80083d8:	d114      	bne.n	8008404 <HAL_RCC_OscConfig+0x280>
 80083da:	4b06      	ldr	r3, [pc, #24]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	4a05      	ldr	r2, [pc, #20]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 80083e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80083e4:	6013      	str	r3, [r2, #0]
 80083e6:	4b03      	ldr	r3, [pc, #12]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	4a02      	ldr	r2, [pc, #8]	; (80083f4 <HAL_RCC_OscConfig+0x270>)
 80083ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80083f0:	6013      	str	r3, [r2, #0]
 80083f2:	e013      	b.n	800841c <HAL_RCC_OscConfig+0x298>
 80083f4:	40021000 	.word	0x40021000
 80083f8:	08012960 	.word	0x08012960
 80083fc:	20000028 	.word	0x20000028
 8008400:	2000002c 	.word	0x2000002c
 8008404:	4ba0      	ldr	r3, [pc, #640]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	4a9f      	ldr	r2, [pc, #636]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 800840a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800840e:	6013      	str	r3, [r2, #0]
 8008410:	4b9d      	ldr	r3, [pc, #628]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	4a9c      	ldr	r2, [pc, #624]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 8008416:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800841a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	685b      	ldr	r3, [r3, #4]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d013      	beq.n	800844c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008424:	f7fd ff5c 	bl	80062e0 <HAL_GetTick>
 8008428:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800842a:	e008      	b.n	800843e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800842c:	f7fd ff58 	bl	80062e0 <HAL_GetTick>
 8008430:	4602      	mov	r2, r0
 8008432:	693b      	ldr	r3, [r7, #16]
 8008434:	1ad3      	subs	r3, r2, r3
 8008436:	2b64      	cmp	r3, #100	; 0x64
 8008438:	d901      	bls.n	800843e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800843a:	2303      	movs	r3, #3
 800843c:	e2ae      	b.n	800899c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800843e:	4b92      	ldr	r3, [pc, #584]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008446:	2b00      	cmp	r3, #0
 8008448:	d0f0      	beq.n	800842c <HAL_RCC_OscConfig+0x2a8>
 800844a:	e014      	b.n	8008476 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800844c:	f7fd ff48 	bl	80062e0 <HAL_GetTick>
 8008450:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008452:	e008      	b.n	8008466 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008454:	f7fd ff44 	bl	80062e0 <HAL_GetTick>
 8008458:	4602      	mov	r2, r0
 800845a:	693b      	ldr	r3, [r7, #16]
 800845c:	1ad3      	subs	r3, r2, r3
 800845e:	2b64      	cmp	r3, #100	; 0x64
 8008460:	d901      	bls.n	8008466 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8008462:	2303      	movs	r3, #3
 8008464:	e29a      	b.n	800899c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008466:	4b88      	ldr	r3, [pc, #544]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800846e:	2b00      	cmp	r3, #0
 8008470:	d1f0      	bne.n	8008454 <HAL_RCC_OscConfig+0x2d0>
 8008472:	e000      	b.n	8008476 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008474:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	f003 0302 	and.w	r3, r3, #2
 800847e:	2b00      	cmp	r3, #0
 8008480:	d060      	beq.n	8008544 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8008482:	69bb      	ldr	r3, [r7, #24]
 8008484:	2b04      	cmp	r3, #4
 8008486:	d005      	beq.n	8008494 <HAL_RCC_OscConfig+0x310>
 8008488:	69bb      	ldr	r3, [r7, #24]
 800848a:	2b0c      	cmp	r3, #12
 800848c:	d119      	bne.n	80084c2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	2b02      	cmp	r3, #2
 8008492:	d116      	bne.n	80084c2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008494:	4b7c      	ldr	r3, [pc, #496]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800849c:	2b00      	cmp	r3, #0
 800849e:	d005      	beq.n	80084ac <HAL_RCC_OscConfig+0x328>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	68db      	ldr	r3, [r3, #12]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d101      	bne.n	80084ac <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80084a8:	2301      	movs	r3, #1
 80084aa:	e277      	b.n	800899c <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80084ac:	4b76      	ldr	r3, [pc, #472]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 80084ae:	685b      	ldr	r3, [r3, #4]
 80084b0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	691b      	ldr	r3, [r3, #16]
 80084b8:	061b      	lsls	r3, r3, #24
 80084ba:	4973      	ldr	r1, [pc, #460]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 80084bc:	4313      	orrs	r3, r2
 80084be:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80084c0:	e040      	b.n	8008544 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	68db      	ldr	r3, [r3, #12]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d023      	beq.n	8008512 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80084ca:	4b6f      	ldr	r3, [pc, #444]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	4a6e      	ldr	r2, [pc, #440]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 80084d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80084d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084d6:	f7fd ff03 	bl	80062e0 <HAL_GetTick>
 80084da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80084dc:	e008      	b.n	80084f0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80084de:	f7fd feff 	bl	80062e0 <HAL_GetTick>
 80084e2:	4602      	mov	r2, r0
 80084e4:	693b      	ldr	r3, [r7, #16]
 80084e6:	1ad3      	subs	r3, r2, r3
 80084e8:	2b02      	cmp	r3, #2
 80084ea:	d901      	bls.n	80084f0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80084ec:	2303      	movs	r3, #3
 80084ee:	e255      	b.n	800899c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80084f0:	4b65      	ldr	r3, [pc, #404]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d0f0      	beq.n	80084de <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80084fc:	4b62      	ldr	r3, [pc, #392]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 80084fe:	685b      	ldr	r3, [r3, #4]
 8008500:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	691b      	ldr	r3, [r3, #16]
 8008508:	061b      	lsls	r3, r3, #24
 800850a:	495f      	ldr	r1, [pc, #380]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 800850c:	4313      	orrs	r3, r2
 800850e:	604b      	str	r3, [r1, #4]
 8008510:	e018      	b.n	8008544 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008512:	4b5d      	ldr	r3, [pc, #372]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	4a5c      	ldr	r2, [pc, #368]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 8008518:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800851c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800851e:	f7fd fedf 	bl	80062e0 <HAL_GetTick>
 8008522:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008524:	e008      	b.n	8008538 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008526:	f7fd fedb 	bl	80062e0 <HAL_GetTick>
 800852a:	4602      	mov	r2, r0
 800852c:	693b      	ldr	r3, [r7, #16]
 800852e:	1ad3      	subs	r3, r2, r3
 8008530:	2b02      	cmp	r3, #2
 8008532:	d901      	bls.n	8008538 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8008534:	2303      	movs	r3, #3
 8008536:	e231      	b.n	800899c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008538:	4b53      	ldr	r3, [pc, #332]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008540:	2b00      	cmp	r3, #0
 8008542:	d1f0      	bne.n	8008526 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f003 0308 	and.w	r3, r3, #8
 800854c:	2b00      	cmp	r3, #0
 800854e:	d03c      	beq.n	80085ca <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	695b      	ldr	r3, [r3, #20]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d01c      	beq.n	8008592 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008558:	4b4b      	ldr	r3, [pc, #300]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 800855a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800855e:	4a4a      	ldr	r2, [pc, #296]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 8008560:	f043 0301 	orr.w	r3, r3, #1
 8008564:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008568:	f7fd feba 	bl	80062e0 <HAL_GetTick>
 800856c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800856e:	e008      	b.n	8008582 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008570:	f7fd feb6 	bl	80062e0 <HAL_GetTick>
 8008574:	4602      	mov	r2, r0
 8008576:	693b      	ldr	r3, [r7, #16]
 8008578:	1ad3      	subs	r3, r2, r3
 800857a:	2b02      	cmp	r3, #2
 800857c:	d901      	bls.n	8008582 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800857e:	2303      	movs	r3, #3
 8008580:	e20c      	b.n	800899c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008582:	4b41      	ldr	r3, [pc, #260]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 8008584:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008588:	f003 0302 	and.w	r3, r3, #2
 800858c:	2b00      	cmp	r3, #0
 800858e:	d0ef      	beq.n	8008570 <HAL_RCC_OscConfig+0x3ec>
 8008590:	e01b      	b.n	80085ca <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008592:	4b3d      	ldr	r3, [pc, #244]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 8008594:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008598:	4a3b      	ldr	r2, [pc, #236]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 800859a:	f023 0301 	bic.w	r3, r3, #1
 800859e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80085a2:	f7fd fe9d 	bl	80062e0 <HAL_GetTick>
 80085a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80085a8:	e008      	b.n	80085bc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80085aa:	f7fd fe99 	bl	80062e0 <HAL_GetTick>
 80085ae:	4602      	mov	r2, r0
 80085b0:	693b      	ldr	r3, [r7, #16]
 80085b2:	1ad3      	subs	r3, r2, r3
 80085b4:	2b02      	cmp	r3, #2
 80085b6:	d901      	bls.n	80085bc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80085b8:	2303      	movs	r3, #3
 80085ba:	e1ef      	b.n	800899c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80085bc:	4b32      	ldr	r3, [pc, #200]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 80085be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80085c2:	f003 0302 	and.w	r3, r3, #2
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d1ef      	bne.n	80085aa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	f003 0304 	and.w	r3, r3, #4
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	f000 80a6 	beq.w	8008724 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80085d8:	2300      	movs	r3, #0
 80085da:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80085dc:	4b2a      	ldr	r3, [pc, #168]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 80085de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d10d      	bne.n	8008604 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80085e8:	4b27      	ldr	r3, [pc, #156]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 80085ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085ec:	4a26      	ldr	r2, [pc, #152]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 80085ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80085f2:	6593      	str	r3, [r2, #88]	; 0x58
 80085f4:	4b24      	ldr	r3, [pc, #144]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 80085f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80085fc:	60bb      	str	r3, [r7, #8]
 80085fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008600:	2301      	movs	r3, #1
 8008602:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008604:	4b21      	ldr	r3, [pc, #132]	; (800868c <HAL_RCC_OscConfig+0x508>)
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800860c:	2b00      	cmp	r3, #0
 800860e:	d118      	bne.n	8008642 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008610:	4b1e      	ldr	r3, [pc, #120]	; (800868c <HAL_RCC_OscConfig+0x508>)
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	4a1d      	ldr	r2, [pc, #116]	; (800868c <HAL_RCC_OscConfig+0x508>)
 8008616:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800861a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800861c:	f7fd fe60 	bl	80062e0 <HAL_GetTick>
 8008620:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008622:	e008      	b.n	8008636 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008624:	f7fd fe5c 	bl	80062e0 <HAL_GetTick>
 8008628:	4602      	mov	r2, r0
 800862a:	693b      	ldr	r3, [r7, #16]
 800862c:	1ad3      	subs	r3, r2, r3
 800862e:	2b02      	cmp	r3, #2
 8008630:	d901      	bls.n	8008636 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8008632:	2303      	movs	r3, #3
 8008634:	e1b2      	b.n	800899c <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008636:	4b15      	ldr	r3, [pc, #84]	; (800868c <HAL_RCC_OscConfig+0x508>)
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800863e:	2b00      	cmp	r3, #0
 8008640:	d0f0      	beq.n	8008624 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	689b      	ldr	r3, [r3, #8]
 8008646:	2b01      	cmp	r3, #1
 8008648:	d108      	bne.n	800865c <HAL_RCC_OscConfig+0x4d8>
 800864a:	4b0f      	ldr	r3, [pc, #60]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 800864c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008650:	4a0d      	ldr	r2, [pc, #52]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 8008652:	f043 0301 	orr.w	r3, r3, #1
 8008656:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800865a:	e029      	b.n	80086b0 <HAL_RCC_OscConfig+0x52c>
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	689b      	ldr	r3, [r3, #8]
 8008660:	2b05      	cmp	r3, #5
 8008662:	d115      	bne.n	8008690 <HAL_RCC_OscConfig+0x50c>
 8008664:	4b08      	ldr	r3, [pc, #32]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 8008666:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800866a:	4a07      	ldr	r2, [pc, #28]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 800866c:	f043 0304 	orr.w	r3, r3, #4
 8008670:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008674:	4b04      	ldr	r3, [pc, #16]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 8008676:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800867a:	4a03      	ldr	r2, [pc, #12]	; (8008688 <HAL_RCC_OscConfig+0x504>)
 800867c:	f043 0301 	orr.w	r3, r3, #1
 8008680:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008684:	e014      	b.n	80086b0 <HAL_RCC_OscConfig+0x52c>
 8008686:	bf00      	nop
 8008688:	40021000 	.word	0x40021000
 800868c:	40007000 	.word	0x40007000
 8008690:	4b9a      	ldr	r3, [pc, #616]	; (80088fc <HAL_RCC_OscConfig+0x778>)
 8008692:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008696:	4a99      	ldr	r2, [pc, #612]	; (80088fc <HAL_RCC_OscConfig+0x778>)
 8008698:	f023 0301 	bic.w	r3, r3, #1
 800869c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80086a0:	4b96      	ldr	r3, [pc, #600]	; (80088fc <HAL_RCC_OscConfig+0x778>)
 80086a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086a6:	4a95      	ldr	r2, [pc, #596]	; (80088fc <HAL_RCC_OscConfig+0x778>)
 80086a8:	f023 0304 	bic.w	r3, r3, #4
 80086ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	689b      	ldr	r3, [r3, #8]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d016      	beq.n	80086e6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80086b8:	f7fd fe12 	bl	80062e0 <HAL_GetTick>
 80086bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80086be:	e00a      	b.n	80086d6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80086c0:	f7fd fe0e 	bl	80062e0 <HAL_GetTick>
 80086c4:	4602      	mov	r2, r0
 80086c6:	693b      	ldr	r3, [r7, #16]
 80086c8:	1ad3      	subs	r3, r2, r3
 80086ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80086ce:	4293      	cmp	r3, r2
 80086d0:	d901      	bls.n	80086d6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80086d2:	2303      	movs	r3, #3
 80086d4:	e162      	b.n	800899c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80086d6:	4b89      	ldr	r3, [pc, #548]	; (80088fc <HAL_RCC_OscConfig+0x778>)
 80086d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086dc:	f003 0302 	and.w	r3, r3, #2
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d0ed      	beq.n	80086c0 <HAL_RCC_OscConfig+0x53c>
 80086e4:	e015      	b.n	8008712 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80086e6:	f7fd fdfb 	bl	80062e0 <HAL_GetTick>
 80086ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80086ec:	e00a      	b.n	8008704 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80086ee:	f7fd fdf7 	bl	80062e0 <HAL_GetTick>
 80086f2:	4602      	mov	r2, r0
 80086f4:	693b      	ldr	r3, [r7, #16]
 80086f6:	1ad3      	subs	r3, r2, r3
 80086f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80086fc:	4293      	cmp	r3, r2
 80086fe:	d901      	bls.n	8008704 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8008700:	2303      	movs	r3, #3
 8008702:	e14b      	b.n	800899c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008704:	4b7d      	ldr	r3, [pc, #500]	; (80088fc <HAL_RCC_OscConfig+0x778>)
 8008706:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800870a:	f003 0302 	and.w	r3, r3, #2
 800870e:	2b00      	cmp	r3, #0
 8008710:	d1ed      	bne.n	80086ee <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008712:	7ffb      	ldrb	r3, [r7, #31]
 8008714:	2b01      	cmp	r3, #1
 8008716:	d105      	bne.n	8008724 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008718:	4b78      	ldr	r3, [pc, #480]	; (80088fc <HAL_RCC_OscConfig+0x778>)
 800871a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800871c:	4a77      	ldr	r2, [pc, #476]	; (80088fc <HAL_RCC_OscConfig+0x778>)
 800871e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008722:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f003 0320 	and.w	r3, r3, #32
 800872c:	2b00      	cmp	r3, #0
 800872e:	d03c      	beq.n	80087aa <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008734:	2b00      	cmp	r3, #0
 8008736:	d01c      	beq.n	8008772 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008738:	4b70      	ldr	r3, [pc, #448]	; (80088fc <HAL_RCC_OscConfig+0x778>)
 800873a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800873e:	4a6f      	ldr	r2, [pc, #444]	; (80088fc <HAL_RCC_OscConfig+0x778>)
 8008740:	f043 0301 	orr.w	r3, r3, #1
 8008744:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008748:	f7fd fdca 	bl	80062e0 <HAL_GetTick>
 800874c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800874e:	e008      	b.n	8008762 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008750:	f7fd fdc6 	bl	80062e0 <HAL_GetTick>
 8008754:	4602      	mov	r2, r0
 8008756:	693b      	ldr	r3, [r7, #16]
 8008758:	1ad3      	subs	r3, r2, r3
 800875a:	2b02      	cmp	r3, #2
 800875c:	d901      	bls.n	8008762 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800875e:	2303      	movs	r3, #3
 8008760:	e11c      	b.n	800899c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008762:	4b66      	ldr	r3, [pc, #408]	; (80088fc <HAL_RCC_OscConfig+0x778>)
 8008764:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008768:	f003 0302 	and.w	r3, r3, #2
 800876c:	2b00      	cmp	r3, #0
 800876e:	d0ef      	beq.n	8008750 <HAL_RCC_OscConfig+0x5cc>
 8008770:	e01b      	b.n	80087aa <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008772:	4b62      	ldr	r3, [pc, #392]	; (80088fc <HAL_RCC_OscConfig+0x778>)
 8008774:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008778:	4a60      	ldr	r2, [pc, #384]	; (80088fc <HAL_RCC_OscConfig+0x778>)
 800877a:	f023 0301 	bic.w	r3, r3, #1
 800877e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008782:	f7fd fdad 	bl	80062e0 <HAL_GetTick>
 8008786:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008788:	e008      	b.n	800879c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800878a:	f7fd fda9 	bl	80062e0 <HAL_GetTick>
 800878e:	4602      	mov	r2, r0
 8008790:	693b      	ldr	r3, [r7, #16]
 8008792:	1ad3      	subs	r3, r2, r3
 8008794:	2b02      	cmp	r3, #2
 8008796:	d901      	bls.n	800879c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8008798:	2303      	movs	r3, #3
 800879a:	e0ff      	b.n	800899c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800879c:	4b57      	ldr	r3, [pc, #348]	; (80088fc <HAL_RCC_OscConfig+0x778>)
 800879e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80087a2:	f003 0302 	and.w	r3, r3, #2
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d1ef      	bne.n	800878a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	f000 80f3 	beq.w	800899a <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087b8:	2b02      	cmp	r3, #2
 80087ba:	f040 80c9 	bne.w	8008950 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80087be:	4b4f      	ldr	r3, [pc, #316]	; (80088fc <HAL_RCC_OscConfig+0x778>)
 80087c0:	68db      	ldr	r3, [r3, #12]
 80087c2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80087c4:	697b      	ldr	r3, [r7, #20]
 80087c6:	f003 0203 	and.w	r2, r3, #3
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087ce:	429a      	cmp	r2, r3
 80087d0:	d12c      	bne.n	800882c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80087d2:	697b      	ldr	r3, [r7, #20]
 80087d4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087dc:	3b01      	subs	r3, #1
 80087de:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80087e0:	429a      	cmp	r2, r3
 80087e2:	d123      	bne.n	800882c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80087e4:	697b      	ldr	r3, [r7, #20]
 80087e6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087ee:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80087f0:	429a      	cmp	r2, r3
 80087f2:	d11b      	bne.n	800882c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80087f4:	697b      	ldr	r3, [r7, #20]
 80087f6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087fe:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008800:	429a      	cmp	r2, r3
 8008802:	d113      	bne.n	800882c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008804:	697b      	ldr	r3, [r7, #20]
 8008806:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800880e:	085b      	lsrs	r3, r3, #1
 8008810:	3b01      	subs	r3, #1
 8008812:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008814:	429a      	cmp	r2, r3
 8008816:	d109      	bne.n	800882c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008818:	697b      	ldr	r3, [r7, #20]
 800881a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008822:	085b      	lsrs	r3, r3, #1
 8008824:	3b01      	subs	r3, #1
 8008826:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008828:	429a      	cmp	r2, r3
 800882a:	d06b      	beq.n	8008904 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800882c:	69bb      	ldr	r3, [r7, #24]
 800882e:	2b0c      	cmp	r3, #12
 8008830:	d062      	beq.n	80088f8 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8008832:	4b32      	ldr	r3, [pc, #200]	; (80088fc <HAL_RCC_OscConfig+0x778>)
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800883a:	2b00      	cmp	r3, #0
 800883c:	d001      	beq.n	8008842 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800883e:	2301      	movs	r3, #1
 8008840:	e0ac      	b.n	800899c <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8008842:	4b2e      	ldr	r3, [pc, #184]	; (80088fc <HAL_RCC_OscConfig+0x778>)
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	4a2d      	ldr	r2, [pc, #180]	; (80088fc <HAL_RCC_OscConfig+0x778>)
 8008848:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800884c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800884e:	f7fd fd47 	bl	80062e0 <HAL_GetTick>
 8008852:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008854:	e008      	b.n	8008868 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008856:	f7fd fd43 	bl	80062e0 <HAL_GetTick>
 800885a:	4602      	mov	r2, r0
 800885c:	693b      	ldr	r3, [r7, #16]
 800885e:	1ad3      	subs	r3, r2, r3
 8008860:	2b02      	cmp	r3, #2
 8008862:	d901      	bls.n	8008868 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8008864:	2303      	movs	r3, #3
 8008866:	e099      	b.n	800899c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008868:	4b24      	ldr	r3, [pc, #144]	; (80088fc <HAL_RCC_OscConfig+0x778>)
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008870:	2b00      	cmp	r3, #0
 8008872:	d1f0      	bne.n	8008856 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008874:	4b21      	ldr	r3, [pc, #132]	; (80088fc <HAL_RCC_OscConfig+0x778>)
 8008876:	68da      	ldr	r2, [r3, #12]
 8008878:	4b21      	ldr	r3, [pc, #132]	; (8008900 <HAL_RCC_OscConfig+0x77c>)
 800887a:	4013      	ands	r3, r2
 800887c:	687a      	ldr	r2, [r7, #4]
 800887e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8008880:	687a      	ldr	r2, [r7, #4]
 8008882:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008884:	3a01      	subs	r2, #1
 8008886:	0112      	lsls	r2, r2, #4
 8008888:	4311      	orrs	r1, r2
 800888a:	687a      	ldr	r2, [r7, #4]
 800888c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800888e:	0212      	lsls	r2, r2, #8
 8008890:	4311      	orrs	r1, r2
 8008892:	687a      	ldr	r2, [r7, #4]
 8008894:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008896:	0852      	lsrs	r2, r2, #1
 8008898:	3a01      	subs	r2, #1
 800889a:	0552      	lsls	r2, r2, #21
 800889c:	4311      	orrs	r1, r2
 800889e:	687a      	ldr	r2, [r7, #4]
 80088a0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80088a2:	0852      	lsrs	r2, r2, #1
 80088a4:	3a01      	subs	r2, #1
 80088a6:	0652      	lsls	r2, r2, #25
 80088a8:	4311      	orrs	r1, r2
 80088aa:	687a      	ldr	r2, [r7, #4]
 80088ac:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80088ae:	06d2      	lsls	r2, r2, #27
 80088b0:	430a      	orrs	r2, r1
 80088b2:	4912      	ldr	r1, [pc, #72]	; (80088fc <HAL_RCC_OscConfig+0x778>)
 80088b4:	4313      	orrs	r3, r2
 80088b6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80088b8:	4b10      	ldr	r3, [pc, #64]	; (80088fc <HAL_RCC_OscConfig+0x778>)
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4a0f      	ldr	r2, [pc, #60]	; (80088fc <HAL_RCC_OscConfig+0x778>)
 80088be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80088c2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80088c4:	4b0d      	ldr	r3, [pc, #52]	; (80088fc <HAL_RCC_OscConfig+0x778>)
 80088c6:	68db      	ldr	r3, [r3, #12]
 80088c8:	4a0c      	ldr	r2, [pc, #48]	; (80088fc <HAL_RCC_OscConfig+0x778>)
 80088ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80088ce:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80088d0:	f7fd fd06 	bl	80062e0 <HAL_GetTick>
 80088d4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80088d6:	e008      	b.n	80088ea <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80088d8:	f7fd fd02 	bl	80062e0 <HAL_GetTick>
 80088dc:	4602      	mov	r2, r0
 80088de:	693b      	ldr	r3, [r7, #16]
 80088e0:	1ad3      	subs	r3, r2, r3
 80088e2:	2b02      	cmp	r3, #2
 80088e4:	d901      	bls.n	80088ea <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80088e6:	2303      	movs	r3, #3
 80088e8:	e058      	b.n	800899c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80088ea:	4b04      	ldr	r3, [pc, #16]	; (80088fc <HAL_RCC_OscConfig+0x778>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d0f0      	beq.n	80088d8 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80088f6:	e050      	b.n	800899a <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80088f8:	2301      	movs	r3, #1
 80088fa:	e04f      	b.n	800899c <HAL_RCC_OscConfig+0x818>
 80088fc:	40021000 	.word	0x40021000
 8008900:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008904:	4b27      	ldr	r3, [pc, #156]	; (80089a4 <HAL_RCC_OscConfig+0x820>)
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800890c:	2b00      	cmp	r3, #0
 800890e:	d144      	bne.n	800899a <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8008910:	4b24      	ldr	r3, [pc, #144]	; (80089a4 <HAL_RCC_OscConfig+0x820>)
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	4a23      	ldr	r2, [pc, #140]	; (80089a4 <HAL_RCC_OscConfig+0x820>)
 8008916:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800891a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800891c:	4b21      	ldr	r3, [pc, #132]	; (80089a4 <HAL_RCC_OscConfig+0x820>)
 800891e:	68db      	ldr	r3, [r3, #12]
 8008920:	4a20      	ldr	r2, [pc, #128]	; (80089a4 <HAL_RCC_OscConfig+0x820>)
 8008922:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008926:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008928:	f7fd fcda 	bl	80062e0 <HAL_GetTick>
 800892c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800892e:	e008      	b.n	8008942 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008930:	f7fd fcd6 	bl	80062e0 <HAL_GetTick>
 8008934:	4602      	mov	r2, r0
 8008936:	693b      	ldr	r3, [r7, #16]
 8008938:	1ad3      	subs	r3, r2, r3
 800893a:	2b02      	cmp	r3, #2
 800893c:	d901      	bls.n	8008942 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800893e:	2303      	movs	r3, #3
 8008940:	e02c      	b.n	800899c <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008942:	4b18      	ldr	r3, [pc, #96]	; (80089a4 <HAL_RCC_OscConfig+0x820>)
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800894a:	2b00      	cmp	r3, #0
 800894c:	d0f0      	beq.n	8008930 <HAL_RCC_OscConfig+0x7ac>
 800894e:	e024      	b.n	800899a <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008950:	69bb      	ldr	r3, [r7, #24]
 8008952:	2b0c      	cmp	r3, #12
 8008954:	d01f      	beq.n	8008996 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008956:	4b13      	ldr	r3, [pc, #76]	; (80089a4 <HAL_RCC_OscConfig+0x820>)
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	4a12      	ldr	r2, [pc, #72]	; (80089a4 <HAL_RCC_OscConfig+0x820>)
 800895c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008960:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008962:	f7fd fcbd 	bl	80062e0 <HAL_GetTick>
 8008966:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008968:	e008      	b.n	800897c <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800896a:	f7fd fcb9 	bl	80062e0 <HAL_GetTick>
 800896e:	4602      	mov	r2, r0
 8008970:	693b      	ldr	r3, [r7, #16]
 8008972:	1ad3      	subs	r3, r2, r3
 8008974:	2b02      	cmp	r3, #2
 8008976:	d901      	bls.n	800897c <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8008978:	2303      	movs	r3, #3
 800897a:	e00f      	b.n	800899c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800897c:	4b09      	ldr	r3, [pc, #36]	; (80089a4 <HAL_RCC_OscConfig+0x820>)
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008984:	2b00      	cmp	r3, #0
 8008986:	d1f0      	bne.n	800896a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8008988:	4b06      	ldr	r3, [pc, #24]	; (80089a4 <HAL_RCC_OscConfig+0x820>)
 800898a:	68da      	ldr	r2, [r3, #12]
 800898c:	4905      	ldr	r1, [pc, #20]	; (80089a4 <HAL_RCC_OscConfig+0x820>)
 800898e:	4b06      	ldr	r3, [pc, #24]	; (80089a8 <HAL_RCC_OscConfig+0x824>)
 8008990:	4013      	ands	r3, r2
 8008992:	60cb      	str	r3, [r1, #12]
 8008994:	e001      	b.n	800899a <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8008996:	2301      	movs	r3, #1
 8008998:	e000      	b.n	800899c <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800899a:	2300      	movs	r3, #0
}
 800899c:	4618      	mov	r0, r3
 800899e:	3720      	adds	r7, #32
 80089a0:	46bd      	mov	sp, r7
 80089a2:	bd80      	pop	{r7, pc}
 80089a4:	40021000 	.word	0x40021000
 80089a8:	feeefffc 	.word	0xfeeefffc

080089ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80089ac:	b580      	push	{r7, lr}
 80089ae:	b084      	sub	sp, #16
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
 80089b4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d101      	bne.n	80089c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80089bc:	2301      	movs	r3, #1
 80089be:	e0e7      	b.n	8008b90 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80089c0:	4b75      	ldr	r3, [pc, #468]	; (8008b98 <HAL_RCC_ClockConfig+0x1ec>)
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f003 0307 	and.w	r3, r3, #7
 80089c8:	683a      	ldr	r2, [r7, #0]
 80089ca:	429a      	cmp	r2, r3
 80089cc:	d910      	bls.n	80089f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80089ce:	4b72      	ldr	r3, [pc, #456]	; (8008b98 <HAL_RCC_ClockConfig+0x1ec>)
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	f023 0207 	bic.w	r2, r3, #7
 80089d6:	4970      	ldr	r1, [pc, #448]	; (8008b98 <HAL_RCC_ClockConfig+0x1ec>)
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	4313      	orrs	r3, r2
 80089dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80089de:	4b6e      	ldr	r3, [pc, #440]	; (8008b98 <HAL_RCC_ClockConfig+0x1ec>)
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	f003 0307 	and.w	r3, r3, #7
 80089e6:	683a      	ldr	r2, [r7, #0]
 80089e8:	429a      	cmp	r2, r3
 80089ea:	d001      	beq.n	80089f0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80089ec:	2301      	movs	r3, #1
 80089ee:	e0cf      	b.n	8008b90 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	f003 0302 	and.w	r3, r3, #2
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d010      	beq.n	8008a1e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	689a      	ldr	r2, [r3, #8]
 8008a00:	4b66      	ldr	r3, [pc, #408]	; (8008b9c <HAL_RCC_ClockConfig+0x1f0>)
 8008a02:	689b      	ldr	r3, [r3, #8]
 8008a04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008a08:	429a      	cmp	r2, r3
 8008a0a:	d908      	bls.n	8008a1e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008a0c:	4b63      	ldr	r3, [pc, #396]	; (8008b9c <HAL_RCC_ClockConfig+0x1f0>)
 8008a0e:	689b      	ldr	r3, [r3, #8]
 8008a10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	689b      	ldr	r3, [r3, #8]
 8008a18:	4960      	ldr	r1, [pc, #384]	; (8008b9c <HAL_RCC_ClockConfig+0x1f0>)
 8008a1a:	4313      	orrs	r3, r2
 8008a1c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	f003 0301 	and.w	r3, r3, #1
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d04c      	beq.n	8008ac4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	685b      	ldr	r3, [r3, #4]
 8008a2e:	2b03      	cmp	r3, #3
 8008a30:	d107      	bne.n	8008a42 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008a32:	4b5a      	ldr	r3, [pc, #360]	; (8008b9c <HAL_RCC_ClockConfig+0x1f0>)
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d121      	bne.n	8008a82 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8008a3e:	2301      	movs	r3, #1
 8008a40:	e0a6      	b.n	8008b90 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	685b      	ldr	r3, [r3, #4]
 8008a46:	2b02      	cmp	r3, #2
 8008a48:	d107      	bne.n	8008a5a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008a4a:	4b54      	ldr	r3, [pc, #336]	; (8008b9c <HAL_RCC_ClockConfig+0x1f0>)
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d115      	bne.n	8008a82 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8008a56:	2301      	movs	r3, #1
 8008a58:	e09a      	b.n	8008b90 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	685b      	ldr	r3, [r3, #4]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d107      	bne.n	8008a72 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008a62:	4b4e      	ldr	r3, [pc, #312]	; (8008b9c <HAL_RCC_ClockConfig+0x1f0>)
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f003 0302 	and.w	r3, r3, #2
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d109      	bne.n	8008a82 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8008a6e:	2301      	movs	r3, #1
 8008a70:	e08e      	b.n	8008b90 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008a72:	4b4a      	ldr	r3, [pc, #296]	; (8008b9c <HAL_RCC_ClockConfig+0x1f0>)
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d101      	bne.n	8008a82 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8008a7e:	2301      	movs	r3, #1
 8008a80:	e086      	b.n	8008b90 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008a82:	4b46      	ldr	r3, [pc, #280]	; (8008b9c <HAL_RCC_ClockConfig+0x1f0>)
 8008a84:	689b      	ldr	r3, [r3, #8]
 8008a86:	f023 0203 	bic.w	r2, r3, #3
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	685b      	ldr	r3, [r3, #4]
 8008a8e:	4943      	ldr	r1, [pc, #268]	; (8008b9c <HAL_RCC_ClockConfig+0x1f0>)
 8008a90:	4313      	orrs	r3, r2
 8008a92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008a94:	f7fd fc24 	bl	80062e0 <HAL_GetTick>
 8008a98:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008a9a:	e00a      	b.n	8008ab2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008a9c:	f7fd fc20 	bl	80062e0 <HAL_GetTick>
 8008aa0:	4602      	mov	r2, r0
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	1ad3      	subs	r3, r2, r3
 8008aa6:	f241 3288 	movw	r2, #5000	; 0x1388
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d901      	bls.n	8008ab2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8008aae:	2303      	movs	r3, #3
 8008ab0:	e06e      	b.n	8008b90 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008ab2:	4b3a      	ldr	r3, [pc, #232]	; (8008b9c <HAL_RCC_ClockConfig+0x1f0>)
 8008ab4:	689b      	ldr	r3, [r3, #8]
 8008ab6:	f003 020c 	and.w	r2, r3, #12
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	685b      	ldr	r3, [r3, #4]
 8008abe:	009b      	lsls	r3, r3, #2
 8008ac0:	429a      	cmp	r2, r3
 8008ac2:	d1eb      	bne.n	8008a9c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	f003 0302 	and.w	r3, r3, #2
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d010      	beq.n	8008af2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	689a      	ldr	r2, [r3, #8]
 8008ad4:	4b31      	ldr	r3, [pc, #196]	; (8008b9c <HAL_RCC_ClockConfig+0x1f0>)
 8008ad6:	689b      	ldr	r3, [r3, #8]
 8008ad8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008adc:	429a      	cmp	r2, r3
 8008ade:	d208      	bcs.n	8008af2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008ae0:	4b2e      	ldr	r3, [pc, #184]	; (8008b9c <HAL_RCC_ClockConfig+0x1f0>)
 8008ae2:	689b      	ldr	r3, [r3, #8]
 8008ae4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	689b      	ldr	r3, [r3, #8]
 8008aec:	492b      	ldr	r1, [pc, #172]	; (8008b9c <HAL_RCC_ClockConfig+0x1f0>)
 8008aee:	4313      	orrs	r3, r2
 8008af0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008af2:	4b29      	ldr	r3, [pc, #164]	; (8008b98 <HAL_RCC_ClockConfig+0x1ec>)
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f003 0307 	and.w	r3, r3, #7
 8008afa:	683a      	ldr	r2, [r7, #0]
 8008afc:	429a      	cmp	r2, r3
 8008afe:	d210      	bcs.n	8008b22 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008b00:	4b25      	ldr	r3, [pc, #148]	; (8008b98 <HAL_RCC_ClockConfig+0x1ec>)
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	f023 0207 	bic.w	r2, r3, #7
 8008b08:	4923      	ldr	r1, [pc, #140]	; (8008b98 <HAL_RCC_ClockConfig+0x1ec>)
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	4313      	orrs	r3, r2
 8008b0e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008b10:	4b21      	ldr	r3, [pc, #132]	; (8008b98 <HAL_RCC_ClockConfig+0x1ec>)
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	f003 0307 	and.w	r3, r3, #7
 8008b18:	683a      	ldr	r2, [r7, #0]
 8008b1a:	429a      	cmp	r2, r3
 8008b1c:	d001      	beq.n	8008b22 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8008b1e:	2301      	movs	r3, #1
 8008b20:	e036      	b.n	8008b90 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	f003 0304 	and.w	r3, r3, #4
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d008      	beq.n	8008b40 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008b2e:	4b1b      	ldr	r3, [pc, #108]	; (8008b9c <HAL_RCC_ClockConfig+0x1f0>)
 8008b30:	689b      	ldr	r3, [r3, #8]
 8008b32:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	68db      	ldr	r3, [r3, #12]
 8008b3a:	4918      	ldr	r1, [pc, #96]	; (8008b9c <HAL_RCC_ClockConfig+0x1f0>)
 8008b3c:	4313      	orrs	r3, r2
 8008b3e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f003 0308 	and.w	r3, r3, #8
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d009      	beq.n	8008b60 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008b4c:	4b13      	ldr	r3, [pc, #76]	; (8008b9c <HAL_RCC_ClockConfig+0x1f0>)
 8008b4e:	689b      	ldr	r3, [r3, #8]
 8008b50:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	691b      	ldr	r3, [r3, #16]
 8008b58:	00db      	lsls	r3, r3, #3
 8008b5a:	4910      	ldr	r1, [pc, #64]	; (8008b9c <HAL_RCC_ClockConfig+0x1f0>)
 8008b5c:	4313      	orrs	r3, r2
 8008b5e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008b60:	f000 f824 	bl	8008bac <HAL_RCC_GetSysClockFreq>
 8008b64:	4602      	mov	r2, r0
 8008b66:	4b0d      	ldr	r3, [pc, #52]	; (8008b9c <HAL_RCC_ClockConfig+0x1f0>)
 8008b68:	689b      	ldr	r3, [r3, #8]
 8008b6a:	091b      	lsrs	r3, r3, #4
 8008b6c:	f003 030f 	and.w	r3, r3, #15
 8008b70:	490b      	ldr	r1, [pc, #44]	; (8008ba0 <HAL_RCC_ClockConfig+0x1f4>)
 8008b72:	5ccb      	ldrb	r3, [r1, r3]
 8008b74:	f003 031f 	and.w	r3, r3, #31
 8008b78:	fa22 f303 	lsr.w	r3, r2, r3
 8008b7c:	4a09      	ldr	r2, [pc, #36]	; (8008ba4 <HAL_RCC_ClockConfig+0x1f8>)
 8008b7e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8008b80:	4b09      	ldr	r3, [pc, #36]	; (8008ba8 <HAL_RCC_ClockConfig+0x1fc>)
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	4618      	mov	r0, r3
 8008b86:	f7fc fc53 	bl	8005430 <HAL_InitTick>
 8008b8a:	4603      	mov	r3, r0
 8008b8c:	72fb      	strb	r3, [r7, #11]

  return status;
 8008b8e:	7afb      	ldrb	r3, [r7, #11]
}
 8008b90:	4618      	mov	r0, r3
 8008b92:	3710      	adds	r7, #16
 8008b94:	46bd      	mov	sp, r7
 8008b96:	bd80      	pop	{r7, pc}
 8008b98:	40022000 	.word	0x40022000
 8008b9c:	40021000 	.word	0x40021000
 8008ba0:	08012960 	.word	0x08012960
 8008ba4:	20000028 	.word	0x20000028
 8008ba8:	2000002c 	.word	0x2000002c

08008bac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008bac:	b480      	push	{r7}
 8008bae:	b089      	sub	sp, #36	; 0x24
 8008bb0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	61fb      	str	r3, [r7, #28]
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008bba:	4b3e      	ldr	r3, [pc, #248]	; (8008cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8008bbc:	689b      	ldr	r3, [r3, #8]
 8008bbe:	f003 030c 	and.w	r3, r3, #12
 8008bc2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008bc4:	4b3b      	ldr	r3, [pc, #236]	; (8008cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8008bc6:	68db      	ldr	r3, [r3, #12]
 8008bc8:	f003 0303 	and.w	r3, r3, #3
 8008bcc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8008bce:	693b      	ldr	r3, [r7, #16]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d005      	beq.n	8008be0 <HAL_RCC_GetSysClockFreq+0x34>
 8008bd4:	693b      	ldr	r3, [r7, #16]
 8008bd6:	2b0c      	cmp	r3, #12
 8008bd8:	d121      	bne.n	8008c1e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	2b01      	cmp	r3, #1
 8008bde:	d11e      	bne.n	8008c1e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8008be0:	4b34      	ldr	r3, [pc, #208]	; (8008cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	f003 0308 	and.w	r3, r3, #8
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d107      	bne.n	8008bfc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8008bec:	4b31      	ldr	r3, [pc, #196]	; (8008cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8008bee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008bf2:	0a1b      	lsrs	r3, r3, #8
 8008bf4:	f003 030f 	and.w	r3, r3, #15
 8008bf8:	61fb      	str	r3, [r7, #28]
 8008bfa:	e005      	b.n	8008c08 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8008bfc:	4b2d      	ldr	r3, [pc, #180]	; (8008cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	091b      	lsrs	r3, r3, #4
 8008c02:	f003 030f 	and.w	r3, r3, #15
 8008c06:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8008c08:	4a2b      	ldr	r2, [pc, #172]	; (8008cb8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8008c0a:	69fb      	ldr	r3, [r7, #28]
 8008c0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008c10:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008c12:	693b      	ldr	r3, [r7, #16]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d10d      	bne.n	8008c34 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8008c18:	69fb      	ldr	r3, [r7, #28]
 8008c1a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008c1c:	e00a      	b.n	8008c34 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8008c1e:	693b      	ldr	r3, [r7, #16]
 8008c20:	2b04      	cmp	r3, #4
 8008c22:	d102      	bne.n	8008c2a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008c24:	4b25      	ldr	r3, [pc, #148]	; (8008cbc <HAL_RCC_GetSysClockFreq+0x110>)
 8008c26:	61bb      	str	r3, [r7, #24]
 8008c28:	e004      	b.n	8008c34 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8008c2a:	693b      	ldr	r3, [r7, #16]
 8008c2c:	2b08      	cmp	r3, #8
 8008c2e:	d101      	bne.n	8008c34 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008c30:	4b23      	ldr	r3, [pc, #140]	; (8008cc0 <HAL_RCC_GetSysClockFreq+0x114>)
 8008c32:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8008c34:	693b      	ldr	r3, [r7, #16]
 8008c36:	2b0c      	cmp	r3, #12
 8008c38:	d134      	bne.n	8008ca4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008c3a:	4b1e      	ldr	r3, [pc, #120]	; (8008cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8008c3c:	68db      	ldr	r3, [r3, #12]
 8008c3e:	f003 0303 	and.w	r3, r3, #3
 8008c42:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008c44:	68bb      	ldr	r3, [r7, #8]
 8008c46:	2b02      	cmp	r3, #2
 8008c48:	d003      	beq.n	8008c52 <HAL_RCC_GetSysClockFreq+0xa6>
 8008c4a:	68bb      	ldr	r3, [r7, #8]
 8008c4c:	2b03      	cmp	r3, #3
 8008c4e:	d003      	beq.n	8008c58 <HAL_RCC_GetSysClockFreq+0xac>
 8008c50:	e005      	b.n	8008c5e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8008c52:	4b1a      	ldr	r3, [pc, #104]	; (8008cbc <HAL_RCC_GetSysClockFreq+0x110>)
 8008c54:	617b      	str	r3, [r7, #20]
      break;
 8008c56:	e005      	b.n	8008c64 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8008c58:	4b19      	ldr	r3, [pc, #100]	; (8008cc0 <HAL_RCC_GetSysClockFreq+0x114>)
 8008c5a:	617b      	str	r3, [r7, #20]
      break;
 8008c5c:	e002      	b.n	8008c64 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8008c5e:	69fb      	ldr	r3, [r7, #28]
 8008c60:	617b      	str	r3, [r7, #20]
      break;
 8008c62:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008c64:	4b13      	ldr	r3, [pc, #76]	; (8008cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8008c66:	68db      	ldr	r3, [r3, #12]
 8008c68:	091b      	lsrs	r3, r3, #4
 8008c6a:	f003 0307 	and.w	r3, r3, #7
 8008c6e:	3301      	adds	r3, #1
 8008c70:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8008c72:	4b10      	ldr	r3, [pc, #64]	; (8008cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8008c74:	68db      	ldr	r3, [r3, #12]
 8008c76:	0a1b      	lsrs	r3, r3, #8
 8008c78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c7c:	697a      	ldr	r2, [r7, #20]
 8008c7e:	fb03 f202 	mul.w	r2, r3, r2
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c88:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008c8a:	4b0a      	ldr	r3, [pc, #40]	; (8008cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8008c8c:	68db      	ldr	r3, [r3, #12]
 8008c8e:	0e5b      	lsrs	r3, r3, #25
 8008c90:	f003 0303 	and.w	r3, r3, #3
 8008c94:	3301      	adds	r3, #1
 8008c96:	005b      	lsls	r3, r3, #1
 8008c98:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8008c9a:	697a      	ldr	r2, [r7, #20]
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ca2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8008ca4:	69bb      	ldr	r3, [r7, #24]
}
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	3724      	adds	r7, #36	; 0x24
 8008caa:	46bd      	mov	sp, r7
 8008cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb0:	4770      	bx	lr
 8008cb2:	bf00      	nop
 8008cb4:	40021000 	.word	0x40021000
 8008cb8:	08012978 	.word	0x08012978
 8008cbc:	00f42400 	.word	0x00f42400
 8008cc0:	007a1200 	.word	0x007a1200

08008cc4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008cc4:	b480      	push	{r7}
 8008cc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008cc8:	4b03      	ldr	r3, [pc, #12]	; (8008cd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8008cca:	681b      	ldr	r3, [r3, #0]
}
 8008ccc:	4618      	mov	r0, r3
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd4:	4770      	bx	lr
 8008cd6:	bf00      	nop
 8008cd8:	20000028 	.word	0x20000028

08008cdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008ce0:	f7ff fff0 	bl	8008cc4 <HAL_RCC_GetHCLKFreq>
 8008ce4:	4602      	mov	r2, r0
 8008ce6:	4b06      	ldr	r3, [pc, #24]	; (8008d00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008ce8:	689b      	ldr	r3, [r3, #8]
 8008cea:	0a1b      	lsrs	r3, r3, #8
 8008cec:	f003 0307 	and.w	r3, r3, #7
 8008cf0:	4904      	ldr	r1, [pc, #16]	; (8008d04 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008cf2:	5ccb      	ldrb	r3, [r1, r3]
 8008cf4:	f003 031f 	and.w	r3, r3, #31
 8008cf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	bd80      	pop	{r7, pc}
 8008d00:	40021000 	.word	0x40021000
 8008d04:	08012970 	.word	0x08012970

08008d08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008d08:	b580      	push	{r7, lr}
 8008d0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008d0c:	f7ff ffda 	bl	8008cc4 <HAL_RCC_GetHCLKFreq>
 8008d10:	4602      	mov	r2, r0
 8008d12:	4b06      	ldr	r3, [pc, #24]	; (8008d2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8008d14:	689b      	ldr	r3, [r3, #8]
 8008d16:	0adb      	lsrs	r3, r3, #11
 8008d18:	f003 0307 	and.w	r3, r3, #7
 8008d1c:	4904      	ldr	r1, [pc, #16]	; (8008d30 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008d1e:	5ccb      	ldrb	r3, [r1, r3]
 8008d20:	f003 031f 	and.w	r3, r3, #31
 8008d24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008d28:	4618      	mov	r0, r3
 8008d2a:	bd80      	pop	{r7, pc}
 8008d2c:	40021000 	.word	0x40021000
 8008d30:	08012970 	.word	0x08012970

08008d34 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008d34:	b480      	push	{r7}
 8008d36:	b083      	sub	sp, #12
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
 8008d3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	220f      	movs	r2, #15
 8008d42:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8008d44:	4b12      	ldr	r3, [pc, #72]	; (8008d90 <HAL_RCC_GetClockConfig+0x5c>)
 8008d46:	689b      	ldr	r3, [r3, #8]
 8008d48:	f003 0203 	and.w	r2, r3, #3
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8008d50:	4b0f      	ldr	r3, [pc, #60]	; (8008d90 <HAL_RCC_GetClockConfig+0x5c>)
 8008d52:	689b      	ldr	r3, [r3, #8]
 8008d54:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8008d5c:	4b0c      	ldr	r3, [pc, #48]	; (8008d90 <HAL_RCC_GetClockConfig+0x5c>)
 8008d5e:	689b      	ldr	r3, [r3, #8]
 8008d60:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8008d68:	4b09      	ldr	r3, [pc, #36]	; (8008d90 <HAL_RCC_GetClockConfig+0x5c>)
 8008d6a:	689b      	ldr	r3, [r3, #8]
 8008d6c:	08db      	lsrs	r3, r3, #3
 8008d6e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8008d76:	4b07      	ldr	r3, [pc, #28]	; (8008d94 <HAL_RCC_GetClockConfig+0x60>)
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	f003 0207 	and.w	r2, r3, #7
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	601a      	str	r2, [r3, #0]
}
 8008d82:	bf00      	nop
 8008d84:	370c      	adds	r7, #12
 8008d86:	46bd      	mov	sp, r7
 8008d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8c:	4770      	bx	lr
 8008d8e:	bf00      	nop
 8008d90:	40021000 	.word	0x40021000
 8008d94:	40022000 	.word	0x40022000

08008d98 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	b086      	sub	sp, #24
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8008da0:	2300      	movs	r3, #0
 8008da2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8008da4:	4b2a      	ldr	r3, [pc, #168]	; (8008e50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008da6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008da8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d003      	beq.n	8008db8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8008db0:	f7ff f984 	bl	80080bc <HAL_PWREx_GetVoltageRange>
 8008db4:	6178      	str	r0, [r7, #20]
 8008db6:	e014      	b.n	8008de2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8008db8:	4b25      	ldr	r3, [pc, #148]	; (8008e50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008dba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008dbc:	4a24      	ldr	r2, [pc, #144]	; (8008e50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008dbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008dc2:	6593      	str	r3, [r2, #88]	; 0x58
 8008dc4:	4b22      	ldr	r3, [pc, #136]	; (8008e50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008dc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008dc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008dcc:	60fb      	str	r3, [r7, #12]
 8008dce:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8008dd0:	f7ff f974 	bl	80080bc <HAL_PWREx_GetVoltageRange>
 8008dd4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8008dd6:	4b1e      	ldr	r3, [pc, #120]	; (8008e50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008dd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008dda:	4a1d      	ldr	r2, [pc, #116]	; (8008e50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008ddc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008de0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008de2:	697b      	ldr	r3, [r7, #20]
 8008de4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008de8:	d10b      	bne.n	8008e02 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	2b80      	cmp	r3, #128	; 0x80
 8008dee:	d919      	bls.n	8008e24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2ba0      	cmp	r3, #160	; 0xa0
 8008df4:	d902      	bls.n	8008dfc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8008df6:	2302      	movs	r3, #2
 8008df8:	613b      	str	r3, [r7, #16]
 8008dfa:	e013      	b.n	8008e24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008dfc:	2301      	movs	r3, #1
 8008dfe:	613b      	str	r3, [r7, #16]
 8008e00:	e010      	b.n	8008e24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2b80      	cmp	r3, #128	; 0x80
 8008e06:	d902      	bls.n	8008e0e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8008e08:	2303      	movs	r3, #3
 8008e0a:	613b      	str	r3, [r7, #16]
 8008e0c:	e00a      	b.n	8008e24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	2b80      	cmp	r3, #128	; 0x80
 8008e12:	d102      	bne.n	8008e1a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8008e14:	2302      	movs	r3, #2
 8008e16:	613b      	str	r3, [r7, #16]
 8008e18:	e004      	b.n	8008e24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	2b70      	cmp	r3, #112	; 0x70
 8008e1e:	d101      	bne.n	8008e24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008e20:	2301      	movs	r3, #1
 8008e22:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8008e24:	4b0b      	ldr	r3, [pc, #44]	; (8008e54 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	f023 0207 	bic.w	r2, r3, #7
 8008e2c:	4909      	ldr	r1, [pc, #36]	; (8008e54 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008e2e:	693b      	ldr	r3, [r7, #16]
 8008e30:	4313      	orrs	r3, r2
 8008e32:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8008e34:	4b07      	ldr	r3, [pc, #28]	; (8008e54 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	f003 0307 	and.w	r3, r3, #7
 8008e3c:	693a      	ldr	r2, [r7, #16]
 8008e3e:	429a      	cmp	r2, r3
 8008e40:	d001      	beq.n	8008e46 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8008e42:	2301      	movs	r3, #1
 8008e44:	e000      	b.n	8008e48 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8008e46:	2300      	movs	r3, #0
}
 8008e48:	4618      	mov	r0, r3
 8008e4a:	3718      	adds	r7, #24
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	bd80      	pop	{r7, pc}
 8008e50:	40021000 	.word	0x40021000
 8008e54:	40022000 	.word	0x40022000

08008e58 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	b086      	sub	sp, #24
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008e60:	2300      	movs	r3, #0
 8008e62:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008e64:	2300      	movs	r3, #0
 8008e66:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d031      	beq.n	8008ed8 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008e78:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008e7c:	d01a      	beq.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8008e7e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008e82:	d814      	bhi.n	8008eae <HAL_RCCEx_PeriphCLKConfig+0x56>
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d009      	beq.n	8008e9c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8008e88:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008e8c:	d10f      	bne.n	8008eae <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8008e8e:	4b5d      	ldr	r3, [pc, #372]	; (8009004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008e90:	68db      	ldr	r3, [r3, #12]
 8008e92:	4a5c      	ldr	r2, [pc, #368]	; (8009004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008e94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008e98:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8008e9a:	e00c      	b.n	8008eb6 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	3304      	adds	r3, #4
 8008ea0:	2100      	movs	r1, #0
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	f000 fa44 	bl	8009330 <RCCEx_PLLSAI1_Config>
 8008ea8:	4603      	mov	r3, r0
 8008eaa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8008eac:	e003      	b.n	8008eb6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008eae:	2301      	movs	r3, #1
 8008eb0:	74fb      	strb	r3, [r7, #19]
      break;
 8008eb2:	e000      	b.n	8008eb6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8008eb4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008eb6:	7cfb      	ldrb	r3, [r7, #19]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d10b      	bne.n	8008ed4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008ebc:	4b51      	ldr	r3, [pc, #324]	; (8009004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ec2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008eca:	494e      	ldr	r1, [pc, #312]	; (8009004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008ecc:	4313      	orrs	r3, r2
 8008ece:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8008ed2:	e001      	b.n	8008ed8 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ed4:	7cfb      	ldrb	r3, [r7, #19]
 8008ed6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	f000 809e 	beq.w	8009022 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008eea:	4b46      	ldr	r3, [pc, #280]	; (8009004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008eec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008eee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d101      	bne.n	8008efa <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8008ef6:	2301      	movs	r3, #1
 8008ef8:	e000      	b.n	8008efc <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8008efa:	2300      	movs	r3, #0
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d00d      	beq.n	8008f1c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008f00:	4b40      	ldr	r3, [pc, #256]	; (8009004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008f02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f04:	4a3f      	ldr	r2, [pc, #252]	; (8009004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008f06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008f0a:	6593      	str	r3, [r2, #88]	; 0x58
 8008f0c:	4b3d      	ldr	r3, [pc, #244]	; (8009004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008f0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008f14:	60bb      	str	r3, [r7, #8]
 8008f16:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008f18:	2301      	movs	r3, #1
 8008f1a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008f1c:	4b3a      	ldr	r3, [pc, #232]	; (8009008 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	4a39      	ldr	r2, [pc, #228]	; (8009008 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8008f22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008f26:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008f28:	f7fd f9da 	bl	80062e0 <HAL_GetTick>
 8008f2c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8008f2e:	e009      	b.n	8008f44 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008f30:	f7fd f9d6 	bl	80062e0 <HAL_GetTick>
 8008f34:	4602      	mov	r2, r0
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	1ad3      	subs	r3, r2, r3
 8008f3a:	2b02      	cmp	r3, #2
 8008f3c:	d902      	bls.n	8008f44 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8008f3e:	2303      	movs	r3, #3
 8008f40:	74fb      	strb	r3, [r7, #19]
        break;
 8008f42:	e005      	b.n	8008f50 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8008f44:	4b30      	ldr	r3, [pc, #192]	; (8009008 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d0ef      	beq.n	8008f30 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8008f50:	7cfb      	ldrb	r3, [r7, #19]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d15a      	bne.n	800900c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008f56:	4b2b      	ldr	r3, [pc, #172]	; (8009004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008f58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f5c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008f60:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008f62:	697b      	ldr	r3, [r7, #20]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d01e      	beq.n	8008fa6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008f6c:	697a      	ldr	r2, [r7, #20]
 8008f6e:	429a      	cmp	r2, r3
 8008f70:	d019      	beq.n	8008fa6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008f72:	4b24      	ldr	r3, [pc, #144]	; (8009004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008f74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008f7c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008f7e:	4b21      	ldr	r3, [pc, #132]	; (8009004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f84:	4a1f      	ldr	r2, [pc, #124]	; (8009004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008f86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008f8a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008f8e:	4b1d      	ldr	r3, [pc, #116]	; (8009004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008f90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f94:	4a1b      	ldr	r2, [pc, #108]	; (8009004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008f96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008f9a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008f9e:	4a19      	ldr	r2, [pc, #100]	; (8009004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008fa0:	697b      	ldr	r3, [r7, #20]
 8008fa2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008fa6:	697b      	ldr	r3, [r7, #20]
 8008fa8:	f003 0301 	and.w	r3, r3, #1
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d016      	beq.n	8008fde <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fb0:	f7fd f996 	bl	80062e0 <HAL_GetTick>
 8008fb4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008fb6:	e00b      	b.n	8008fd0 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008fb8:	f7fd f992 	bl	80062e0 <HAL_GetTick>
 8008fbc:	4602      	mov	r2, r0
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	1ad3      	subs	r3, r2, r3
 8008fc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8008fc6:	4293      	cmp	r3, r2
 8008fc8:	d902      	bls.n	8008fd0 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8008fca:	2303      	movs	r3, #3
 8008fcc:	74fb      	strb	r3, [r7, #19]
            break;
 8008fce:	e006      	b.n	8008fde <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008fd0:	4b0c      	ldr	r3, [pc, #48]	; (8009004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008fd6:	f003 0302 	and.w	r3, r3, #2
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d0ec      	beq.n	8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8008fde:	7cfb      	ldrb	r3, [r7, #19]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d10b      	bne.n	8008ffc <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008fe4:	4b07      	ldr	r3, [pc, #28]	; (8009004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008fe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008fea:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008ff2:	4904      	ldr	r1, [pc, #16]	; (8009004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008ff4:	4313      	orrs	r3, r2
 8008ff6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8008ffa:	e009      	b.n	8009010 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008ffc:	7cfb      	ldrb	r3, [r7, #19]
 8008ffe:	74bb      	strb	r3, [r7, #18]
 8009000:	e006      	b.n	8009010 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8009002:	bf00      	nop
 8009004:	40021000 	.word	0x40021000
 8009008:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800900c:	7cfb      	ldrb	r3, [r7, #19]
 800900e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009010:	7c7b      	ldrb	r3, [r7, #17]
 8009012:	2b01      	cmp	r3, #1
 8009014:	d105      	bne.n	8009022 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009016:	4b9e      	ldr	r3, [pc, #632]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009018:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800901a:	4a9d      	ldr	r2, [pc, #628]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800901c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009020:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	f003 0301 	and.w	r3, r3, #1
 800902a:	2b00      	cmp	r3, #0
 800902c:	d00a      	beq.n	8009044 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800902e:	4b98      	ldr	r3, [pc, #608]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009030:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009034:	f023 0203 	bic.w	r2, r3, #3
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	6a1b      	ldr	r3, [r3, #32]
 800903c:	4994      	ldr	r1, [pc, #592]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800903e:	4313      	orrs	r3, r2
 8009040:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	f003 0302 	and.w	r3, r3, #2
 800904c:	2b00      	cmp	r3, #0
 800904e:	d00a      	beq.n	8009066 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009050:	4b8f      	ldr	r3, [pc, #572]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009052:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009056:	f023 020c 	bic.w	r2, r3, #12
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800905e:	498c      	ldr	r1, [pc, #560]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009060:	4313      	orrs	r3, r2
 8009062:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	f003 0304 	and.w	r3, r3, #4
 800906e:	2b00      	cmp	r3, #0
 8009070:	d00a      	beq.n	8009088 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009072:	4b87      	ldr	r3, [pc, #540]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009074:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009078:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009080:	4983      	ldr	r1, [pc, #524]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009082:	4313      	orrs	r3, r2
 8009084:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	f003 0308 	and.w	r3, r3, #8
 8009090:	2b00      	cmp	r3, #0
 8009092:	d00a      	beq.n	80090aa <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009094:	4b7e      	ldr	r3, [pc, #504]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009096:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800909a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090a2:	497b      	ldr	r1, [pc, #492]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80090a4:	4313      	orrs	r3, r2
 80090a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	f003 0320 	and.w	r3, r3, #32
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d00a      	beq.n	80090cc <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80090b6:	4b76      	ldr	r3, [pc, #472]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80090b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80090bc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090c4:	4972      	ldr	r1, [pc, #456]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80090c6:	4313      	orrs	r3, r2
 80090c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d00a      	beq.n	80090ee <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80090d8:	4b6d      	ldr	r3, [pc, #436]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80090da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80090de:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090e6:	496a      	ldr	r1, [pc, #424]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80090e8:	4313      	orrs	r3, r2
 80090ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d00a      	beq.n	8009110 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80090fa:	4b65      	ldr	r3, [pc, #404]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80090fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009100:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009108:	4961      	ldr	r1, [pc, #388]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800910a:	4313      	orrs	r3, r2
 800910c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009118:	2b00      	cmp	r3, #0
 800911a:	d00a      	beq.n	8009132 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800911c:	4b5c      	ldr	r3, [pc, #368]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800911e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009122:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800912a:	4959      	ldr	r1, [pc, #356]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800912c:	4313      	orrs	r3, r2
 800912e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800913a:	2b00      	cmp	r3, #0
 800913c:	d00a      	beq.n	8009154 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800913e:	4b54      	ldr	r3, [pc, #336]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009140:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009144:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800914c:	4950      	ldr	r1, [pc, #320]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800914e:	4313      	orrs	r3, r2
 8009150:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800915c:	2b00      	cmp	r3, #0
 800915e:	d00a      	beq.n	8009176 <HAL_RCCEx_PeriphCLKConfig+0x31e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009160:	4b4b      	ldr	r3, [pc, #300]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009162:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009166:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800916e:	4948      	ldr	r1, [pc, #288]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009170:	4313      	orrs	r3, r2
 8009172:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800917e:	2b00      	cmp	r3, #0
 8009180:	d00a      	beq.n	8009198 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009182:	4b43      	ldr	r3, [pc, #268]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009184:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009188:	f023 0203 	bic.w	r2, r3, #3
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009190:	493f      	ldr	r1, [pc, #252]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009192:	4313      	orrs	r3, r2
 8009194:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d028      	beq.n	80091f6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80091a4:	4b3a      	ldr	r3, [pc, #232]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80091a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80091aa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80091b2:	4937      	ldr	r1, [pc, #220]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80091b4:	4313      	orrs	r3, r2
 80091b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80091be:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80091c2:	d106      	bne.n	80091d2 <HAL_RCCEx_PeriphCLKConfig+0x37a>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80091c4:	4b32      	ldr	r3, [pc, #200]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80091c6:	68db      	ldr	r3, [r3, #12]
 80091c8:	4a31      	ldr	r2, [pc, #196]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80091ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80091ce:	60d3      	str	r3, [r2, #12]
 80091d0:	e011      	b.n	80091f6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80091d6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80091da:	d10c      	bne.n	80091f6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	3304      	adds	r3, #4
 80091e0:	2101      	movs	r1, #1
 80091e2:	4618      	mov	r0, r3
 80091e4:	f000 f8a4 	bl	8009330 <RCCEx_PLLSAI1_Config>
 80091e8:	4603      	mov	r3, r0
 80091ea:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80091ec:	7cfb      	ldrb	r3, [r7, #19]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d001      	beq.n	80091f6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
        {
          /* set overall return value */
          status = ret;
 80091f2:	7cfb      	ldrb	r3, [r7, #19]
 80091f4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d028      	beq.n	8009254 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8009202:	4b23      	ldr	r3, [pc, #140]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009204:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009208:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009210:	491f      	ldr	r1, [pc, #124]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009212:	4313      	orrs	r3, r2
 8009214:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800921c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009220:	d106      	bne.n	8009230 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009222:	4b1b      	ldr	r3, [pc, #108]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009224:	68db      	ldr	r3, [r3, #12]
 8009226:	4a1a      	ldr	r2, [pc, #104]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009228:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800922c:	60d3      	str	r3, [r2, #12]
 800922e:	e011      	b.n	8009254 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009234:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009238:	d10c      	bne.n	8009254 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	3304      	adds	r3, #4
 800923e:	2101      	movs	r1, #1
 8009240:	4618      	mov	r0, r3
 8009242:	f000 f875 	bl	8009330 <RCCEx_PLLSAI1_Config>
 8009246:	4603      	mov	r3, r0
 8009248:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800924a:	7cfb      	ldrb	r3, [r7, #19]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d001      	beq.n	8009254 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
      {
        /* set overall return value */
        status = ret;
 8009250:	7cfb      	ldrb	r3, [r7, #19]
 8009252:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800925c:	2b00      	cmp	r3, #0
 800925e:	d02b      	beq.n	80092b8 <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009260:	4b0b      	ldr	r3, [pc, #44]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009262:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009266:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800926e:	4908      	ldr	r1, [pc, #32]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009270:	4313      	orrs	r3, r2
 8009272:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800927a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800927e:	d109      	bne.n	8009294 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009280:	4b03      	ldr	r3, [pc, #12]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009282:	68db      	ldr	r3, [r3, #12]
 8009284:	4a02      	ldr	r2, [pc, #8]	; (8009290 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009286:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800928a:	60d3      	str	r3, [r2, #12]
 800928c:	e014      	b.n	80092b8 <HAL_RCCEx_PeriphCLKConfig+0x460>
 800928e:	bf00      	nop
 8009290:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009298:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800929c:	d10c      	bne.n	80092b8 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	3304      	adds	r3, #4
 80092a2:	2101      	movs	r1, #1
 80092a4:	4618      	mov	r0, r3
 80092a6:	f000 f843 	bl	8009330 <RCCEx_PLLSAI1_Config>
 80092aa:	4603      	mov	r3, r0
 80092ac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80092ae:	7cfb      	ldrb	r3, [r7, #19]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d001      	beq.n	80092b8 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* set overall return value */
        status = ret;
 80092b4:	7cfb      	ldrb	r3, [r7, #19]
 80092b6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d01c      	beq.n	80092fe <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80092c4:	4b19      	ldr	r3, [pc, #100]	; (800932c <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80092c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80092ca:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80092d2:	4916      	ldr	r1, [pc, #88]	; (800932c <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80092d4:	4313      	orrs	r3, r2
 80092d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80092de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80092e2:	d10c      	bne.n	80092fe <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	3304      	adds	r3, #4
 80092e8:	2102      	movs	r1, #2
 80092ea:	4618      	mov	r0, r3
 80092ec:	f000 f820 	bl	8009330 <RCCEx_PLLSAI1_Config>
 80092f0:	4603      	mov	r3, r0
 80092f2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80092f4:	7cfb      	ldrb	r3, [r7, #19]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d001      	beq.n	80092fe <HAL_RCCEx_PeriphCLKConfig+0x4a6>
      {
        /* set overall return value */
        status = ret;
 80092fa:	7cfb      	ldrb	r3, [r7, #19]
 80092fc:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009306:	2b00      	cmp	r3, #0
 8009308:	d00a      	beq.n	8009320 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800930a:	4b08      	ldr	r3, [pc, #32]	; (800932c <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800930c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009310:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009318:	4904      	ldr	r1, [pc, #16]	; (800932c <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800931a:	4313      	orrs	r3, r2
 800931c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8009320:	7cbb      	ldrb	r3, [r7, #18]
}
 8009322:	4618      	mov	r0, r3
 8009324:	3718      	adds	r7, #24
 8009326:	46bd      	mov	sp, r7
 8009328:	bd80      	pop	{r7, pc}
 800932a:	bf00      	nop
 800932c:	40021000 	.word	0x40021000

08009330 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b084      	sub	sp, #16
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
 8009338:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800933a:	2300      	movs	r3, #0
 800933c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800933e:	4b74      	ldr	r3, [pc, #464]	; (8009510 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009340:	68db      	ldr	r3, [r3, #12]
 8009342:	f003 0303 	and.w	r3, r3, #3
 8009346:	2b00      	cmp	r3, #0
 8009348:	d018      	beq.n	800937c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800934a:	4b71      	ldr	r3, [pc, #452]	; (8009510 <RCCEx_PLLSAI1_Config+0x1e0>)
 800934c:	68db      	ldr	r3, [r3, #12]
 800934e:	f003 0203 	and.w	r2, r3, #3
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	429a      	cmp	r2, r3
 8009358:	d10d      	bne.n	8009376 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
       ||
 800935e:	2b00      	cmp	r3, #0
 8009360:	d009      	beq.n	8009376 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8009362:	4b6b      	ldr	r3, [pc, #428]	; (8009510 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009364:	68db      	ldr	r3, [r3, #12]
 8009366:	091b      	lsrs	r3, r3, #4
 8009368:	f003 0307 	and.w	r3, r3, #7
 800936c:	1c5a      	adds	r2, r3, #1
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	685b      	ldr	r3, [r3, #4]
       ||
 8009372:	429a      	cmp	r2, r3
 8009374:	d047      	beq.n	8009406 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8009376:	2301      	movs	r3, #1
 8009378:	73fb      	strb	r3, [r7, #15]
 800937a:	e044      	b.n	8009406 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	2b03      	cmp	r3, #3
 8009382:	d018      	beq.n	80093b6 <RCCEx_PLLSAI1_Config+0x86>
 8009384:	2b03      	cmp	r3, #3
 8009386:	d825      	bhi.n	80093d4 <RCCEx_PLLSAI1_Config+0xa4>
 8009388:	2b01      	cmp	r3, #1
 800938a:	d002      	beq.n	8009392 <RCCEx_PLLSAI1_Config+0x62>
 800938c:	2b02      	cmp	r3, #2
 800938e:	d009      	beq.n	80093a4 <RCCEx_PLLSAI1_Config+0x74>
 8009390:	e020      	b.n	80093d4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8009392:	4b5f      	ldr	r3, [pc, #380]	; (8009510 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	f003 0302 	and.w	r3, r3, #2
 800939a:	2b00      	cmp	r3, #0
 800939c:	d11d      	bne.n	80093da <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800939e:	2301      	movs	r3, #1
 80093a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80093a2:	e01a      	b.n	80093da <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80093a4:	4b5a      	ldr	r3, [pc, #360]	; (8009510 <RCCEx_PLLSAI1_Config+0x1e0>)
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d116      	bne.n	80093de <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80093b0:	2301      	movs	r3, #1
 80093b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80093b4:	e013      	b.n	80093de <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80093b6:	4b56      	ldr	r3, [pc, #344]	; (8009510 <RCCEx_PLLSAI1_Config+0x1e0>)
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d10f      	bne.n	80093e2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80093c2:	4b53      	ldr	r3, [pc, #332]	; (8009510 <RCCEx_PLLSAI1_Config+0x1e0>)
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d109      	bne.n	80093e2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80093ce:	2301      	movs	r3, #1
 80093d0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80093d2:	e006      	b.n	80093e2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80093d4:	2301      	movs	r3, #1
 80093d6:	73fb      	strb	r3, [r7, #15]
      break;
 80093d8:	e004      	b.n	80093e4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80093da:	bf00      	nop
 80093dc:	e002      	b.n	80093e4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80093de:	bf00      	nop
 80093e0:	e000      	b.n	80093e4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80093e2:	bf00      	nop
    }

    if(status == HAL_OK)
 80093e4:	7bfb      	ldrb	r3, [r7, #15]
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d10d      	bne.n	8009406 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80093ea:	4b49      	ldr	r3, [pc, #292]	; (8009510 <RCCEx_PLLSAI1_Config+0x1e0>)
 80093ec:	68db      	ldr	r3, [r3, #12]
 80093ee:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6819      	ldr	r1, [r3, #0]
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	685b      	ldr	r3, [r3, #4]
 80093fa:	3b01      	subs	r3, #1
 80093fc:	011b      	lsls	r3, r3, #4
 80093fe:	430b      	orrs	r3, r1
 8009400:	4943      	ldr	r1, [pc, #268]	; (8009510 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009402:	4313      	orrs	r3, r2
 8009404:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8009406:	7bfb      	ldrb	r3, [r7, #15]
 8009408:	2b00      	cmp	r3, #0
 800940a:	d17c      	bne.n	8009506 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800940c:	4b40      	ldr	r3, [pc, #256]	; (8009510 <RCCEx_PLLSAI1_Config+0x1e0>)
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	4a3f      	ldr	r2, [pc, #252]	; (8009510 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009412:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009416:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009418:	f7fc ff62 	bl	80062e0 <HAL_GetTick>
 800941c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800941e:	e009      	b.n	8009434 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009420:	f7fc ff5e 	bl	80062e0 <HAL_GetTick>
 8009424:	4602      	mov	r2, r0
 8009426:	68bb      	ldr	r3, [r7, #8]
 8009428:	1ad3      	subs	r3, r2, r3
 800942a:	2b02      	cmp	r3, #2
 800942c:	d902      	bls.n	8009434 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800942e:	2303      	movs	r3, #3
 8009430:	73fb      	strb	r3, [r7, #15]
        break;
 8009432:	e005      	b.n	8009440 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8009434:	4b36      	ldr	r3, [pc, #216]	; (8009510 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800943c:	2b00      	cmp	r3, #0
 800943e:	d1ef      	bne.n	8009420 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8009440:	7bfb      	ldrb	r3, [r7, #15]
 8009442:	2b00      	cmp	r3, #0
 8009444:	d15f      	bne.n	8009506 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d110      	bne.n	800946e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800944c:	4b30      	ldr	r3, [pc, #192]	; (8009510 <RCCEx_PLLSAI1_Config+0x1e0>)
 800944e:	691b      	ldr	r3, [r3, #16]
 8009450:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8009454:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8009458:	687a      	ldr	r2, [r7, #4]
 800945a:	6892      	ldr	r2, [r2, #8]
 800945c:	0211      	lsls	r1, r2, #8
 800945e:	687a      	ldr	r2, [r7, #4]
 8009460:	68d2      	ldr	r2, [r2, #12]
 8009462:	06d2      	lsls	r2, r2, #27
 8009464:	430a      	orrs	r2, r1
 8009466:	492a      	ldr	r1, [pc, #168]	; (8009510 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009468:	4313      	orrs	r3, r2
 800946a:	610b      	str	r3, [r1, #16]
 800946c:	e027      	b.n	80094be <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	2b01      	cmp	r3, #1
 8009472:	d112      	bne.n	800949a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8009474:	4b26      	ldr	r3, [pc, #152]	; (8009510 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009476:	691b      	ldr	r3, [r3, #16]
 8009478:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800947c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8009480:	687a      	ldr	r2, [r7, #4]
 8009482:	6892      	ldr	r2, [r2, #8]
 8009484:	0211      	lsls	r1, r2, #8
 8009486:	687a      	ldr	r2, [r7, #4]
 8009488:	6912      	ldr	r2, [r2, #16]
 800948a:	0852      	lsrs	r2, r2, #1
 800948c:	3a01      	subs	r2, #1
 800948e:	0552      	lsls	r2, r2, #21
 8009490:	430a      	orrs	r2, r1
 8009492:	491f      	ldr	r1, [pc, #124]	; (8009510 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009494:	4313      	orrs	r3, r2
 8009496:	610b      	str	r3, [r1, #16]
 8009498:	e011      	b.n	80094be <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800949a:	4b1d      	ldr	r3, [pc, #116]	; (8009510 <RCCEx_PLLSAI1_Config+0x1e0>)
 800949c:	691b      	ldr	r3, [r3, #16]
 800949e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80094a2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80094a6:	687a      	ldr	r2, [r7, #4]
 80094a8:	6892      	ldr	r2, [r2, #8]
 80094aa:	0211      	lsls	r1, r2, #8
 80094ac:	687a      	ldr	r2, [r7, #4]
 80094ae:	6952      	ldr	r2, [r2, #20]
 80094b0:	0852      	lsrs	r2, r2, #1
 80094b2:	3a01      	subs	r2, #1
 80094b4:	0652      	lsls	r2, r2, #25
 80094b6:	430a      	orrs	r2, r1
 80094b8:	4915      	ldr	r1, [pc, #84]	; (8009510 <RCCEx_PLLSAI1_Config+0x1e0>)
 80094ba:	4313      	orrs	r3, r2
 80094bc:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80094be:	4b14      	ldr	r3, [pc, #80]	; (8009510 <RCCEx_PLLSAI1_Config+0x1e0>)
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	4a13      	ldr	r2, [pc, #76]	; (8009510 <RCCEx_PLLSAI1_Config+0x1e0>)
 80094c4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80094c8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80094ca:	f7fc ff09 	bl	80062e0 <HAL_GetTick>
 80094ce:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80094d0:	e009      	b.n	80094e6 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80094d2:	f7fc ff05 	bl	80062e0 <HAL_GetTick>
 80094d6:	4602      	mov	r2, r0
 80094d8:	68bb      	ldr	r3, [r7, #8]
 80094da:	1ad3      	subs	r3, r2, r3
 80094dc:	2b02      	cmp	r3, #2
 80094de:	d902      	bls.n	80094e6 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80094e0:	2303      	movs	r3, #3
 80094e2:	73fb      	strb	r3, [r7, #15]
          break;
 80094e4:	e005      	b.n	80094f2 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80094e6:	4b0a      	ldr	r3, [pc, #40]	; (8009510 <RCCEx_PLLSAI1_Config+0x1e0>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d0ef      	beq.n	80094d2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80094f2:	7bfb      	ldrb	r3, [r7, #15]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d106      	bne.n	8009506 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80094f8:	4b05      	ldr	r3, [pc, #20]	; (8009510 <RCCEx_PLLSAI1_Config+0x1e0>)
 80094fa:	691a      	ldr	r2, [r3, #16]
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	699b      	ldr	r3, [r3, #24]
 8009500:	4903      	ldr	r1, [pc, #12]	; (8009510 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009502:	4313      	orrs	r3, r2
 8009504:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8009506:	7bfb      	ldrb	r3, [r7, #15]
}
 8009508:	4618      	mov	r0, r3
 800950a:	3710      	adds	r7, #16
 800950c:	46bd      	mov	sp, r7
 800950e:	bd80      	pop	{r7, pc}
 8009510:	40021000 	.word	0x40021000

08009514 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009514:	b580      	push	{r7, lr}
 8009516:	b084      	sub	sp, #16
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d101      	bne.n	8009526 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009522:	2301      	movs	r3, #1
 8009524:	e095      	b.n	8009652 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800952a:	2b00      	cmp	r3, #0
 800952c:	d108      	bne.n	8009540 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	685b      	ldr	r3, [r3, #4]
 8009532:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009536:	d009      	beq.n	800954c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	2200      	movs	r2, #0
 800953c:	61da      	str	r2, [r3, #28]
 800953e:	e005      	b.n	800954c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2200      	movs	r2, #0
 8009544:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	2200      	movs	r2, #0
 800954a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2200      	movs	r2, #0
 8009550:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009558:	b2db      	uxtb	r3, r3
 800955a:	2b00      	cmp	r3, #0
 800955c:	d106      	bne.n	800956c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	2200      	movs	r2, #0
 8009562:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009566:	6878      	ldr	r0, [r7, #4]
 8009568:	f7fb fef6 	bl	8005358 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2202      	movs	r2, #2
 8009570:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	681a      	ldr	r2, [r3, #0]
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009582:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	68db      	ldr	r3, [r3, #12]
 8009588:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800958c:	d902      	bls.n	8009594 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800958e:	2300      	movs	r3, #0
 8009590:	60fb      	str	r3, [r7, #12]
 8009592:	e002      	b.n	800959a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009594:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009598:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	68db      	ldr	r3, [r3, #12]
 800959e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80095a2:	d007      	beq.n	80095b4 <HAL_SPI_Init+0xa0>
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	68db      	ldr	r3, [r3, #12]
 80095a8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80095ac:	d002      	beq.n	80095b4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2200      	movs	r2, #0
 80095b2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	685b      	ldr	r3, [r3, #4]
 80095b8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	689b      	ldr	r3, [r3, #8]
 80095c0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80095c4:	431a      	orrs	r2, r3
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	691b      	ldr	r3, [r3, #16]
 80095ca:	f003 0302 	and.w	r3, r3, #2
 80095ce:	431a      	orrs	r2, r3
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	695b      	ldr	r3, [r3, #20]
 80095d4:	f003 0301 	and.w	r3, r3, #1
 80095d8:	431a      	orrs	r2, r3
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	699b      	ldr	r3, [r3, #24]
 80095de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80095e2:	431a      	orrs	r2, r3
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	69db      	ldr	r3, [r3, #28]
 80095e8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80095ec:	431a      	orrs	r2, r3
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	6a1b      	ldr	r3, [r3, #32]
 80095f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80095f6:	ea42 0103 	orr.w	r1, r2, r3
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095fe:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	430a      	orrs	r2, r1
 8009608:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	699b      	ldr	r3, [r3, #24]
 800960e:	0c1b      	lsrs	r3, r3, #16
 8009610:	f003 0204 	and.w	r2, r3, #4
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009618:	f003 0310 	and.w	r3, r3, #16
 800961c:	431a      	orrs	r2, r3
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009622:	f003 0308 	and.w	r3, r3, #8
 8009626:	431a      	orrs	r2, r3
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	68db      	ldr	r3, [r3, #12]
 800962c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8009630:	ea42 0103 	orr.w	r1, r2, r3
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	430a      	orrs	r2, r1
 8009640:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	2200      	movs	r2, #0
 8009646:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2201      	movs	r2, #1
 800964c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8009650:	2300      	movs	r3, #0
}
 8009652:	4618      	mov	r0, r3
 8009654:	3710      	adds	r7, #16
 8009656:	46bd      	mov	sp, r7
 8009658:	bd80      	pop	{r7, pc}

0800965a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800965a:	b580      	push	{r7, lr}
 800965c:	b088      	sub	sp, #32
 800965e:	af00      	add	r7, sp, #0
 8009660:	60f8      	str	r0, [r7, #12]
 8009662:	60b9      	str	r1, [r7, #8]
 8009664:	603b      	str	r3, [r7, #0]
 8009666:	4613      	mov	r3, r2
 8009668:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800966a:	2300      	movs	r3, #0
 800966c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8009674:	2b01      	cmp	r3, #1
 8009676:	d101      	bne.n	800967c <HAL_SPI_Transmit+0x22>
 8009678:	2302      	movs	r3, #2
 800967a:	e158      	b.n	800992e <HAL_SPI_Transmit+0x2d4>
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	2201      	movs	r2, #1
 8009680:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009684:	f7fc fe2c 	bl	80062e0 <HAL_GetTick>
 8009688:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800968a:	88fb      	ldrh	r3, [r7, #6]
 800968c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009694:	b2db      	uxtb	r3, r3
 8009696:	2b01      	cmp	r3, #1
 8009698:	d002      	beq.n	80096a0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800969a:	2302      	movs	r3, #2
 800969c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800969e:	e13d      	b.n	800991c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d002      	beq.n	80096ac <HAL_SPI_Transmit+0x52>
 80096a6:	88fb      	ldrh	r3, [r7, #6]
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d102      	bne.n	80096b2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80096ac:	2301      	movs	r3, #1
 80096ae:	77fb      	strb	r3, [r7, #31]
    goto error;
 80096b0:	e134      	b.n	800991c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	2203      	movs	r2, #3
 80096b6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	2200      	movs	r2, #0
 80096be:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	68ba      	ldr	r2, [r7, #8]
 80096c4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	88fa      	ldrh	r2, [r7, #6]
 80096ca:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	88fa      	ldrh	r2, [r7, #6]
 80096d0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	2200      	movs	r2, #0
 80096d6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	2200      	movs	r2, #0
 80096dc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	2200      	movs	r2, #0
 80096e4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	2200      	movs	r2, #0
 80096ec:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	2200      	movs	r2, #0
 80096f2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	689b      	ldr	r3, [r3, #8]
 80096f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80096fc:	d10f      	bne.n	800971e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	681a      	ldr	r2, [r3, #0]
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800970c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	681a      	ldr	r2, [r3, #0]
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800971c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009728:	2b40      	cmp	r3, #64	; 0x40
 800972a:	d007      	beq.n	800973c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	681a      	ldr	r2, [r3, #0]
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800973a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	68db      	ldr	r3, [r3, #12]
 8009740:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009744:	d94b      	bls.n	80097de <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	685b      	ldr	r3, [r3, #4]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d002      	beq.n	8009754 <HAL_SPI_Transmit+0xfa>
 800974e:	8afb      	ldrh	r3, [r7, #22]
 8009750:	2b01      	cmp	r3, #1
 8009752:	d13e      	bne.n	80097d2 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009758:	881a      	ldrh	r2, [r3, #0]
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009764:	1c9a      	adds	r2, r3, #2
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800976e:	b29b      	uxth	r3, r3
 8009770:	3b01      	subs	r3, #1
 8009772:	b29a      	uxth	r2, r3
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009778:	e02b      	b.n	80097d2 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	689b      	ldr	r3, [r3, #8]
 8009780:	f003 0302 	and.w	r3, r3, #2
 8009784:	2b02      	cmp	r3, #2
 8009786:	d112      	bne.n	80097ae <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800978c:	881a      	ldrh	r2, [r3, #0]
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009798:	1c9a      	adds	r2, r3, #2
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80097a2:	b29b      	uxth	r3, r3
 80097a4:	3b01      	subs	r3, #1
 80097a6:	b29a      	uxth	r2, r3
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	87da      	strh	r2, [r3, #62]	; 0x3e
 80097ac:	e011      	b.n	80097d2 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80097ae:	f7fc fd97 	bl	80062e0 <HAL_GetTick>
 80097b2:	4602      	mov	r2, r0
 80097b4:	69bb      	ldr	r3, [r7, #24]
 80097b6:	1ad3      	subs	r3, r2, r3
 80097b8:	683a      	ldr	r2, [r7, #0]
 80097ba:	429a      	cmp	r2, r3
 80097bc:	d803      	bhi.n	80097c6 <HAL_SPI_Transmit+0x16c>
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80097c4:	d102      	bne.n	80097cc <HAL_SPI_Transmit+0x172>
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d102      	bne.n	80097d2 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80097cc:	2303      	movs	r3, #3
 80097ce:	77fb      	strb	r3, [r7, #31]
          goto error;
 80097d0:	e0a4      	b.n	800991c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80097d6:	b29b      	uxth	r3, r3
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d1ce      	bne.n	800977a <HAL_SPI_Transmit+0x120>
 80097dc:	e07c      	b.n	80098d8 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	685b      	ldr	r3, [r3, #4]
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d002      	beq.n	80097ec <HAL_SPI_Transmit+0x192>
 80097e6:	8afb      	ldrh	r3, [r7, #22]
 80097e8:	2b01      	cmp	r3, #1
 80097ea:	d170      	bne.n	80098ce <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80097f0:	b29b      	uxth	r3, r3
 80097f2:	2b01      	cmp	r3, #1
 80097f4:	d912      	bls.n	800981c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097fa:	881a      	ldrh	r2, [r3, #0]
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009806:	1c9a      	adds	r2, r3, #2
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009810:	b29b      	uxth	r3, r3
 8009812:	3b02      	subs	r3, #2
 8009814:	b29a      	uxth	r2, r3
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	87da      	strh	r2, [r3, #62]	; 0x3e
 800981a:	e058      	b.n	80098ce <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	330c      	adds	r3, #12
 8009826:	7812      	ldrb	r2, [r2, #0]
 8009828:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800982e:	1c5a      	adds	r2, r3, #1
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009838:	b29b      	uxth	r3, r3
 800983a:	3b01      	subs	r3, #1
 800983c:	b29a      	uxth	r2, r3
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8009842:	e044      	b.n	80098ce <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	689b      	ldr	r3, [r3, #8]
 800984a:	f003 0302 	and.w	r3, r3, #2
 800984e:	2b02      	cmp	r3, #2
 8009850:	d12b      	bne.n	80098aa <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009856:	b29b      	uxth	r3, r3
 8009858:	2b01      	cmp	r3, #1
 800985a:	d912      	bls.n	8009882 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009860:	881a      	ldrh	r2, [r3, #0]
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800986c:	1c9a      	adds	r2, r3, #2
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009876:	b29b      	uxth	r3, r3
 8009878:	3b02      	subs	r3, #2
 800987a:	b29a      	uxth	r2, r3
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009880:	e025      	b.n	80098ce <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	330c      	adds	r3, #12
 800988c:	7812      	ldrb	r2, [r2, #0]
 800988e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009894:	1c5a      	adds	r2, r3, #1
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800989e:	b29b      	uxth	r3, r3
 80098a0:	3b01      	subs	r3, #1
 80098a2:	b29a      	uxth	r2, r3
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80098a8:	e011      	b.n	80098ce <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80098aa:	f7fc fd19 	bl	80062e0 <HAL_GetTick>
 80098ae:	4602      	mov	r2, r0
 80098b0:	69bb      	ldr	r3, [r7, #24]
 80098b2:	1ad3      	subs	r3, r2, r3
 80098b4:	683a      	ldr	r2, [r7, #0]
 80098b6:	429a      	cmp	r2, r3
 80098b8:	d803      	bhi.n	80098c2 <HAL_SPI_Transmit+0x268>
 80098ba:	683b      	ldr	r3, [r7, #0]
 80098bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80098c0:	d102      	bne.n	80098c8 <HAL_SPI_Transmit+0x26e>
 80098c2:	683b      	ldr	r3, [r7, #0]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d102      	bne.n	80098ce <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 80098c8:	2303      	movs	r3, #3
 80098ca:	77fb      	strb	r3, [r7, #31]
          goto error;
 80098cc:	e026      	b.n	800991c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80098d2:	b29b      	uxth	r3, r3
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d1b5      	bne.n	8009844 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80098d8:	69ba      	ldr	r2, [r7, #24]
 80098da:	6839      	ldr	r1, [r7, #0]
 80098dc:	68f8      	ldr	r0, [r7, #12]
 80098de:	f000 fce3 	bl	800a2a8 <SPI_EndRxTxTransaction>
 80098e2:	4603      	mov	r3, r0
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d002      	beq.n	80098ee <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	2220      	movs	r2, #32
 80098ec:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	689b      	ldr	r3, [r3, #8]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d10a      	bne.n	800990c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80098f6:	2300      	movs	r3, #0
 80098f8:	613b      	str	r3, [r7, #16]
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	68db      	ldr	r3, [r3, #12]
 8009900:	613b      	str	r3, [r7, #16]
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	689b      	ldr	r3, [r3, #8]
 8009908:	613b      	str	r3, [r7, #16]
 800990a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009910:	2b00      	cmp	r3, #0
 8009912:	d002      	beq.n	800991a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8009914:	2301      	movs	r3, #1
 8009916:	77fb      	strb	r3, [r7, #31]
 8009918:	e000      	b.n	800991c <HAL_SPI_Transmit+0x2c2>
  }

error:
 800991a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	2201      	movs	r2, #1
 8009920:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	2200      	movs	r2, #0
 8009928:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800992c:	7ffb      	ldrb	r3, [r7, #31]
}
 800992e:	4618      	mov	r0, r3
 8009930:	3720      	adds	r7, #32
 8009932:	46bd      	mov	sp, r7
 8009934:	bd80      	pop	{r7, pc}

08009936 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009936:	b580      	push	{r7, lr}
 8009938:	b088      	sub	sp, #32
 800993a:	af02      	add	r7, sp, #8
 800993c:	60f8      	str	r0, [r7, #12]
 800993e:	60b9      	str	r1, [r7, #8]
 8009940:	603b      	str	r3, [r7, #0]
 8009942:	4613      	mov	r3, r2
 8009944:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009946:	2300      	movs	r3, #0
 8009948:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	685b      	ldr	r3, [r3, #4]
 800994e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009952:	d112      	bne.n	800997a <HAL_SPI_Receive+0x44>
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	689b      	ldr	r3, [r3, #8]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d10e      	bne.n	800997a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	2204      	movs	r2, #4
 8009960:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009964:	88fa      	ldrh	r2, [r7, #6]
 8009966:	683b      	ldr	r3, [r7, #0]
 8009968:	9300      	str	r3, [sp, #0]
 800996a:	4613      	mov	r3, r2
 800996c:	68ba      	ldr	r2, [r7, #8]
 800996e:	68b9      	ldr	r1, [r7, #8]
 8009970:	68f8      	ldr	r0, [r7, #12]
 8009972:	f000 f910 	bl	8009b96 <HAL_SPI_TransmitReceive>
 8009976:	4603      	mov	r3, r0
 8009978:	e109      	b.n	8009b8e <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8009980:	2b01      	cmp	r3, #1
 8009982:	d101      	bne.n	8009988 <HAL_SPI_Receive+0x52>
 8009984:	2302      	movs	r3, #2
 8009986:	e102      	b.n	8009b8e <HAL_SPI_Receive+0x258>
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	2201      	movs	r2, #1
 800998c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009990:	f7fc fca6 	bl	80062e0 <HAL_GetTick>
 8009994:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800999c:	b2db      	uxtb	r3, r3
 800999e:	2b01      	cmp	r3, #1
 80099a0:	d002      	beq.n	80099a8 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80099a2:	2302      	movs	r3, #2
 80099a4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80099a6:	e0e9      	b.n	8009b7c <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 80099a8:	68bb      	ldr	r3, [r7, #8]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d002      	beq.n	80099b4 <HAL_SPI_Receive+0x7e>
 80099ae:	88fb      	ldrh	r3, [r7, #6]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d102      	bne.n	80099ba <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80099b4:	2301      	movs	r3, #1
 80099b6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80099b8:	e0e0      	b.n	8009b7c <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	2204      	movs	r2, #4
 80099be:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	2200      	movs	r2, #0
 80099c6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	68ba      	ldr	r2, [r7, #8]
 80099cc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	88fa      	ldrh	r2, [r7, #6]
 80099d2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	88fa      	ldrh	r2, [r7, #6]
 80099da:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	2200      	movs	r2, #0
 80099e2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	2200      	movs	r2, #0
 80099e8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	2200      	movs	r2, #0
 80099ee:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	2200      	movs	r2, #0
 80099f4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	2200      	movs	r2, #0
 80099fa:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	68db      	ldr	r3, [r3, #12]
 8009a00:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009a04:	d908      	bls.n	8009a18 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	685a      	ldr	r2, [r3, #4]
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009a14:	605a      	str	r2, [r3, #4]
 8009a16:	e007      	b.n	8009a28 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	685a      	ldr	r2, [r3, #4]
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009a26:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	689b      	ldr	r3, [r3, #8]
 8009a2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009a30:	d10f      	bne.n	8009a52 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	681a      	ldr	r2, [r3, #0]
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009a40:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	681a      	ldr	r2, [r3, #0]
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009a50:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a5c:	2b40      	cmp	r3, #64	; 0x40
 8009a5e:	d007      	beq.n	8009a70 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	681a      	ldr	r2, [r3, #0]
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009a6e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	68db      	ldr	r3, [r3, #12]
 8009a74:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009a78:	d867      	bhi.n	8009b4a <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8009a7a:	e030      	b.n	8009ade <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	689b      	ldr	r3, [r3, #8]
 8009a82:	f003 0301 	and.w	r3, r3, #1
 8009a86:	2b01      	cmp	r3, #1
 8009a88:	d117      	bne.n	8009aba <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	f103 020c 	add.w	r2, r3, #12
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a96:	7812      	ldrb	r2, [r2, #0]
 8009a98:	b2d2      	uxtb	r2, r2
 8009a9a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009aa0:	1c5a      	adds	r2, r3, #1
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009aac:	b29b      	uxth	r3, r3
 8009aae:	3b01      	subs	r3, #1
 8009ab0:	b29a      	uxth	r2, r3
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8009ab8:	e011      	b.n	8009ade <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009aba:	f7fc fc11 	bl	80062e0 <HAL_GetTick>
 8009abe:	4602      	mov	r2, r0
 8009ac0:	693b      	ldr	r3, [r7, #16]
 8009ac2:	1ad3      	subs	r3, r2, r3
 8009ac4:	683a      	ldr	r2, [r7, #0]
 8009ac6:	429a      	cmp	r2, r3
 8009ac8:	d803      	bhi.n	8009ad2 <HAL_SPI_Receive+0x19c>
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009ad0:	d102      	bne.n	8009ad8 <HAL_SPI_Receive+0x1a2>
 8009ad2:	683b      	ldr	r3, [r7, #0]
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d102      	bne.n	8009ade <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8009ad8:	2303      	movs	r3, #3
 8009ada:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009adc:	e04e      	b.n	8009b7c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009ae4:	b29b      	uxth	r3, r3
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d1c8      	bne.n	8009a7c <HAL_SPI_Receive+0x146>
 8009aea:	e034      	b.n	8009b56 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	689b      	ldr	r3, [r3, #8]
 8009af2:	f003 0301 	and.w	r3, r3, #1
 8009af6:	2b01      	cmp	r3, #1
 8009af8:	d115      	bne.n	8009b26 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	68da      	ldr	r2, [r3, #12]
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b04:	b292      	uxth	r2, r2
 8009b06:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b0c:	1c9a      	adds	r2, r3, #2
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009b18:	b29b      	uxth	r3, r3
 8009b1a:	3b01      	subs	r3, #1
 8009b1c:	b29a      	uxth	r2, r3
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8009b24:	e011      	b.n	8009b4a <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009b26:	f7fc fbdb 	bl	80062e0 <HAL_GetTick>
 8009b2a:	4602      	mov	r2, r0
 8009b2c:	693b      	ldr	r3, [r7, #16]
 8009b2e:	1ad3      	subs	r3, r2, r3
 8009b30:	683a      	ldr	r2, [r7, #0]
 8009b32:	429a      	cmp	r2, r3
 8009b34:	d803      	bhi.n	8009b3e <HAL_SPI_Receive+0x208>
 8009b36:	683b      	ldr	r3, [r7, #0]
 8009b38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009b3c:	d102      	bne.n	8009b44 <HAL_SPI_Receive+0x20e>
 8009b3e:	683b      	ldr	r3, [r7, #0]
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d102      	bne.n	8009b4a <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8009b44:	2303      	movs	r3, #3
 8009b46:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009b48:	e018      	b.n	8009b7c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009b50:	b29b      	uxth	r3, r3
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d1ca      	bne.n	8009aec <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009b56:	693a      	ldr	r2, [r7, #16]
 8009b58:	6839      	ldr	r1, [r7, #0]
 8009b5a:	68f8      	ldr	r0, [r7, #12]
 8009b5c:	f000 fb4c 	bl	800a1f8 <SPI_EndRxTransaction>
 8009b60:	4603      	mov	r3, r0
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d002      	beq.n	8009b6c <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	2220      	movs	r2, #32
 8009b6a:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d002      	beq.n	8009b7a <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8009b74:	2301      	movs	r3, #1
 8009b76:	75fb      	strb	r3, [r7, #23]
 8009b78:	e000      	b.n	8009b7c <HAL_SPI_Receive+0x246>
  }

error :
 8009b7a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	2201      	movs	r2, #1
 8009b80:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	2200      	movs	r2, #0
 8009b88:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8009b8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b8e:	4618      	mov	r0, r3
 8009b90:	3718      	adds	r7, #24
 8009b92:	46bd      	mov	sp, r7
 8009b94:	bd80      	pop	{r7, pc}

08009b96 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009b96:	b580      	push	{r7, lr}
 8009b98:	b08a      	sub	sp, #40	; 0x28
 8009b9a:	af00      	add	r7, sp, #0
 8009b9c:	60f8      	str	r0, [r7, #12]
 8009b9e:	60b9      	str	r1, [r7, #8]
 8009ba0:	607a      	str	r2, [r7, #4]
 8009ba2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009ba4:	2301      	movs	r3, #1
 8009ba6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009ba8:	2300      	movs	r3, #0
 8009baa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8009bb4:	2b01      	cmp	r3, #1
 8009bb6:	d101      	bne.n	8009bbc <HAL_SPI_TransmitReceive+0x26>
 8009bb8:	2302      	movs	r3, #2
 8009bba:	e1fb      	b.n	8009fb4 <HAL_SPI_TransmitReceive+0x41e>
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	2201      	movs	r2, #1
 8009bc0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009bc4:	f7fc fb8c 	bl	80062e0 <HAL_GetTick>
 8009bc8:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009bd0:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	685b      	ldr	r3, [r3, #4]
 8009bd6:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8009bd8:	887b      	ldrh	r3, [r7, #2]
 8009bda:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8009bdc:	887b      	ldrh	r3, [r7, #2]
 8009bde:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009be0:	7efb      	ldrb	r3, [r7, #27]
 8009be2:	2b01      	cmp	r3, #1
 8009be4:	d00e      	beq.n	8009c04 <HAL_SPI_TransmitReceive+0x6e>
 8009be6:	697b      	ldr	r3, [r7, #20]
 8009be8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009bec:	d106      	bne.n	8009bfc <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	689b      	ldr	r3, [r3, #8]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d102      	bne.n	8009bfc <HAL_SPI_TransmitReceive+0x66>
 8009bf6:	7efb      	ldrb	r3, [r7, #27]
 8009bf8:	2b04      	cmp	r3, #4
 8009bfa:	d003      	beq.n	8009c04 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8009bfc:	2302      	movs	r3, #2
 8009bfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8009c02:	e1cd      	b.n	8009fa0 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009c04:	68bb      	ldr	r3, [r7, #8]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d005      	beq.n	8009c16 <HAL_SPI_TransmitReceive+0x80>
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d002      	beq.n	8009c16 <HAL_SPI_TransmitReceive+0x80>
 8009c10:	887b      	ldrh	r3, [r7, #2]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d103      	bne.n	8009c1e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8009c16:	2301      	movs	r3, #1
 8009c18:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8009c1c:	e1c0      	b.n	8009fa0 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009c24:	b2db      	uxtb	r3, r3
 8009c26:	2b04      	cmp	r3, #4
 8009c28:	d003      	beq.n	8009c32 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	2205      	movs	r2, #5
 8009c2e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	2200      	movs	r2, #0
 8009c36:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	687a      	ldr	r2, [r7, #4]
 8009c3c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	887a      	ldrh	r2, [r7, #2]
 8009c42:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	887a      	ldrh	r2, [r7, #2]
 8009c4a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	68ba      	ldr	r2, [r7, #8]
 8009c52:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	887a      	ldrh	r2, [r7, #2]
 8009c58:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	887a      	ldrh	r2, [r7, #2]
 8009c5e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	2200      	movs	r2, #0
 8009c64:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	2200      	movs	r2, #0
 8009c6a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	68db      	ldr	r3, [r3, #12]
 8009c70:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009c74:	d802      	bhi.n	8009c7c <HAL_SPI_TransmitReceive+0xe6>
 8009c76:	8a3b      	ldrh	r3, [r7, #16]
 8009c78:	2b01      	cmp	r3, #1
 8009c7a:	d908      	bls.n	8009c8e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	685a      	ldr	r2, [r3, #4]
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009c8a:	605a      	str	r2, [r3, #4]
 8009c8c:	e007      	b.n	8009c9e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	685a      	ldr	r2, [r3, #4]
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009c9c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ca8:	2b40      	cmp	r3, #64	; 0x40
 8009caa:	d007      	beq.n	8009cbc <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	681a      	ldr	r2, [r3, #0]
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009cba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	68db      	ldr	r3, [r3, #12]
 8009cc0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009cc4:	d97c      	bls.n	8009dc0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	685b      	ldr	r3, [r3, #4]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d002      	beq.n	8009cd4 <HAL_SPI_TransmitReceive+0x13e>
 8009cce:	8a7b      	ldrh	r3, [r7, #18]
 8009cd0:	2b01      	cmp	r3, #1
 8009cd2:	d169      	bne.n	8009da8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cd8:	881a      	ldrh	r2, [r3, #0]
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ce4:	1c9a      	adds	r2, r3, #2
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009cee:	b29b      	uxth	r3, r3
 8009cf0:	3b01      	subs	r3, #1
 8009cf2:	b29a      	uxth	r2, r3
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009cf8:	e056      	b.n	8009da8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	689b      	ldr	r3, [r3, #8]
 8009d00:	f003 0302 	and.w	r3, r3, #2
 8009d04:	2b02      	cmp	r3, #2
 8009d06:	d11b      	bne.n	8009d40 <HAL_SPI_TransmitReceive+0x1aa>
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009d0c:	b29b      	uxth	r3, r3
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d016      	beq.n	8009d40 <HAL_SPI_TransmitReceive+0x1aa>
 8009d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d14:	2b01      	cmp	r3, #1
 8009d16:	d113      	bne.n	8009d40 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d1c:	881a      	ldrh	r2, [r3, #0]
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d28:	1c9a      	adds	r2, r3, #2
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009d32:	b29b      	uxth	r3, r3
 8009d34:	3b01      	subs	r3, #1
 8009d36:	b29a      	uxth	r2, r3
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	689b      	ldr	r3, [r3, #8]
 8009d46:	f003 0301 	and.w	r3, r3, #1
 8009d4a:	2b01      	cmp	r3, #1
 8009d4c:	d11c      	bne.n	8009d88 <HAL_SPI_TransmitReceive+0x1f2>
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009d54:	b29b      	uxth	r3, r3
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d016      	beq.n	8009d88 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	68da      	ldr	r2, [r3, #12]
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d64:	b292      	uxth	r2, r2
 8009d66:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d6c:	1c9a      	adds	r2, r3, #2
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009d78:	b29b      	uxth	r3, r3
 8009d7a:	3b01      	subs	r3, #1
 8009d7c:	b29a      	uxth	r2, r3
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009d84:	2301      	movs	r3, #1
 8009d86:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009d88:	f7fc faaa 	bl	80062e0 <HAL_GetTick>
 8009d8c:	4602      	mov	r2, r0
 8009d8e:	69fb      	ldr	r3, [r7, #28]
 8009d90:	1ad3      	subs	r3, r2, r3
 8009d92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009d94:	429a      	cmp	r2, r3
 8009d96:	d807      	bhi.n	8009da8 <HAL_SPI_TransmitReceive+0x212>
 8009d98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d9a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009d9e:	d003      	beq.n	8009da8 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8009da0:	2303      	movs	r3, #3
 8009da2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8009da6:	e0fb      	b.n	8009fa0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009dac:	b29b      	uxth	r3, r3
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d1a3      	bne.n	8009cfa <HAL_SPI_TransmitReceive+0x164>
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009db8:	b29b      	uxth	r3, r3
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d19d      	bne.n	8009cfa <HAL_SPI_TransmitReceive+0x164>
 8009dbe:	e0df      	b.n	8009f80 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	685b      	ldr	r3, [r3, #4]
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d003      	beq.n	8009dd0 <HAL_SPI_TransmitReceive+0x23a>
 8009dc8:	8a7b      	ldrh	r3, [r7, #18]
 8009dca:	2b01      	cmp	r3, #1
 8009dcc:	f040 80cb 	bne.w	8009f66 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009dd4:	b29b      	uxth	r3, r3
 8009dd6:	2b01      	cmp	r3, #1
 8009dd8:	d912      	bls.n	8009e00 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dde:	881a      	ldrh	r2, [r3, #0]
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dea:	1c9a      	adds	r2, r3, #2
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009df4:	b29b      	uxth	r3, r3
 8009df6:	3b02      	subs	r3, #2
 8009df8:	b29a      	uxth	r2, r3
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009dfe:	e0b2      	b.n	8009f66 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	330c      	adds	r3, #12
 8009e0a:	7812      	ldrb	r2, [r2, #0]
 8009e0c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e12:	1c5a      	adds	r2, r3, #1
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e1c:	b29b      	uxth	r3, r3
 8009e1e:	3b01      	subs	r3, #1
 8009e20:	b29a      	uxth	r2, r3
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009e26:	e09e      	b.n	8009f66 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	689b      	ldr	r3, [r3, #8]
 8009e2e:	f003 0302 	and.w	r3, r3, #2
 8009e32:	2b02      	cmp	r3, #2
 8009e34:	d134      	bne.n	8009ea0 <HAL_SPI_TransmitReceive+0x30a>
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e3a:	b29b      	uxth	r3, r3
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d02f      	beq.n	8009ea0 <HAL_SPI_TransmitReceive+0x30a>
 8009e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e42:	2b01      	cmp	r3, #1
 8009e44:	d12c      	bne.n	8009ea0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e4a:	b29b      	uxth	r3, r3
 8009e4c:	2b01      	cmp	r3, #1
 8009e4e:	d912      	bls.n	8009e76 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e54:	881a      	ldrh	r2, [r3, #0]
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e60:	1c9a      	adds	r2, r3, #2
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e6a:	b29b      	uxth	r3, r3
 8009e6c:	3b02      	subs	r3, #2
 8009e6e:	b29a      	uxth	r2, r3
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009e74:	e012      	b.n	8009e9c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	330c      	adds	r3, #12
 8009e80:	7812      	ldrb	r2, [r2, #0]
 8009e82:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e88:	1c5a      	adds	r2, r3, #1
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e92:	b29b      	uxth	r3, r3
 8009e94:	3b01      	subs	r3, #1
 8009e96:	b29a      	uxth	r2, r3
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	689b      	ldr	r3, [r3, #8]
 8009ea6:	f003 0301 	and.w	r3, r3, #1
 8009eaa:	2b01      	cmp	r3, #1
 8009eac:	d148      	bne.n	8009f40 <HAL_SPI_TransmitReceive+0x3aa>
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009eb4:	b29b      	uxth	r3, r3
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d042      	beq.n	8009f40 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009ec0:	b29b      	uxth	r3, r3
 8009ec2:	2b01      	cmp	r3, #1
 8009ec4:	d923      	bls.n	8009f0e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	68da      	ldr	r2, [r3, #12]
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ed0:	b292      	uxth	r2, r2
 8009ed2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ed8:	1c9a      	adds	r2, r3, #2
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009ee4:	b29b      	uxth	r3, r3
 8009ee6:	3b02      	subs	r3, #2
 8009ee8:	b29a      	uxth	r2, r3
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009ef6:	b29b      	uxth	r3, r3
 8009ef8:	2b01      	cmp	r3, #1
 8009efa:	d81f      	bhi.n	8009f3c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	685a      	ldr	r2, [r3, #4]
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009f0a:	605a      	str	r2, [r3, #4]
 8009f0c:	e016      	b.n	8009f3c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	f103 020c 	add.w	r2, r3, #12
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f1a:	7812      	ldrb	r2, [r2, #0]
 8009f1c:	b2d2      	uxtb	r2, r2
 8009f1e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f24:	1c5a      	adds	r2, r3, #1
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009f30:	b29b      	uxth	r3, r3
 8009f32:	3b01      	subs	r3, #1
 8009f34:	b29a      	uxth	r2, r3
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009f3c:	2301      	movs	r3, #1
 8009f3e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009f40:	f7fc f9ce 	bl	80062e0 <HAL_GetTick>
 8009f44:	4602      	mov	r2, r0
 8009f46:	69fb      	ldr	r3, [r7, #28]
 8009f48:	1ad3      	subs	r3, r2, r3
 8009f4a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f4c:	429a      	cmp	r2, r3
 8009f4e:	d803      	bhi.n	8009f58 <HAL_SPI_TransmitReceive+0x3c2>
 8009f50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f52:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009f56:	d102      	bne.n	8009f5e <HAL_SPI_TransmitReceive+0x3c8>
 8009f58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d103      	bne.n	8009f66 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8009f5e:	2303      	movs	r3, #3
 8009f60:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8009f64:	e01c      	b.n	8009fa0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009f6a:	b29b      	uxth	r3, r3
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	f47f af5b 	bne.w	8009e28 <HAL_SPI_TransmitReceive+0x292>
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009f78:	b29b      	uxth	r3, r3
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	f47f af54 	bne.w	8009e28 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009f80:	69fa      	ldr	r2, [r7, #28]
 8009f82:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009f84:	68f8      	ldr	r0, [r7, #12]
 8009f86:	f000 f98f 	bl	800a2a8 <SPI_EndRxTxTransaction>
 8009f8a:	4603      	mov	r3, r0
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d006      	beq.n	8009f9e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8009f90:	2301      	movs	r3, #1
 8009f92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	2220      	movs	r2, #32
 8009f9a:	661a      	str	r2, [r3, #96]	; 0x60
 8009f9c:	e000      	b.n	8009fa0 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8009f9e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	2201      	movs	r2, #1
 8009fa4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	2200      	movs	r2, #0
 8009fac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8009fb0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	3728      	adds	r7, #40	; 0x28
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	bd80      	pop	{r7, pc}

08009fbc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b088      	sub	sp, #32
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	60f8      	str	r0, [r7, #12]
 8009fc4:	60b9      	str	r1, [r7, #8]
 8009fc6:	603b      	str	r3, [r7, #0]
 8009fc8:	4613      	mov	r3, r2
 8009fca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009fcc:	f7fc f988 	bl	80062e0 <HAL_GetTick>
 8009fd0:	4602      	mov	r2, r0
 8009fd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fd4:	1a9b      	subs	r3, r3, r2
 8009fd6:	683a      	ldr	r2, [r7, #0]
 8009fd8:	4413      	add	r3, r2
 8009fda:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009fdc:	f7fc f980 	bl	80062e0 <HAL_GetTick>
 8009fe0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009fe2:	4b39      	ldr	r3, [pc, #228]	; (800a0c8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	015b      	lsls	r3, r3, #5
 8009fe8:	0d1b      	lsrs	r3, r3, #20
 8009fea:	69fa      	ldr	r2, [r7, #28]
 8009fec:	fb02 f303 	mul.w	r3, r2, r3
 8009ff0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009ff2:	e054      	b.n	800a09e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009ff4:	683b      	ldr	r3, [r7, #0]
 8009ff6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009ffa:	d050      	beq.n	800a09e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009ffc:	f7fc f970 	bl	80062e0 <HAL_GetTick>
 800a000:	4602      	mov	r2, r0
 800a002:	69bb      	ldr	r3, [r7, #24]
 800a004:	1ad3      	subs	r3, r2, r3
 800a006:	69fa      	ldr	r2, [r7, #28]
 800a008:	429a      	cmp	r2, r3
 800a00a:	d902      	bls.n	800a012 <SPI_WaitFlagStateUntilTimeout+0x56>
 800a00c:	69fb      	ldr	r3, [r7, #28]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d13d      	bne.n	800a08e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	685a      	ldr	r2, [r3, #4]
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a020:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	685b      	ldr	r3, [r3, #4]
 800a026:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a02a:	d111      	bne.n	800a050 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	689b      	ldr	r3, [r3, #8]
 800a030:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a034:	d004      	beq.n	800a040 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	689b      	ldr	r3, [r3, #8]
 800a03a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a03e:	d107      	bne.n	800a050 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	681a      	ldr	r2, [r3, #0]
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a04e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a054:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a058:	d10f      	bne.n	800a07a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	681a      	ldr	r2, [r3, #0]
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a068:	601a      	str	r2, [r3, #0]
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	681a      	ldr	r2, [r3, #0]
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a078:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	2201      	movs	r2, #1
 800a07e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	2200      	movs	r2, #0
 800a086:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800a08a:	2303      	movs	r3, #3
 800a08c:	e017      	b.n	800a0be <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a08e:	697b      	ldr	r3, [r7, #20]
 800a090:	2b00      	cmp	r3, #0
 800a092:	d101      	bne.n	800a098 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a094:	2300      	movs	r3, #0
 800a096:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a098:	697b      	ldr	r3, [r7, #20]
 800a09a:	3b01      	subs	r3, #1
 800a09c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	689a      	ldr	r2, [r3, #8]
 800a0a4:	68bb      	ldr	r3, [r7, #8]
 800a0a6:	4013      	ands	r3, r2
 800a0a8:	68ba      	ldr	r2, [r7, #8]
 800a0aa:	429a      	cmp	r2, r3
 800a0ac:	bf0c      	ite	eq
 800a0ae:	2301      	moveq	r3, #1
 800a0b0:	2300      	movne	r3, #0
 800a0b2:	b2db      	uxtb	r3, r3
 800a0b4:	461a      	mov	r2, r3
 800a0b6:	79fb      	ldrb	r3, [r7, #7]
 800a0b8:	429a      	cmp	r2, r3
 800a0ba:	d19b      	bne.n	8009ff4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a0bc:	2300      	movs	r3, #0
}
 800a0be:	4618      	mov	r0, r3
 800a0c0:	3720      	adds	r7, #32
 800a0c2:	46bd      	mov	sp, r7
 800a0c4:	bd80      	pop	{r7, pc}
 800a0c6:	bf00      	nop
 800a0c8:	20000028 	.word	0x20000028

0800a0cc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	b08a      	sub	sp, #40	; 0x28
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	60f8      	str	r0, [r7, #12]
 800a0d4:	60b9      	str	r1, [r7, #8]
 800a0d6:	607a      	str	r2, [r7, #4]
 800a0d8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800a0da:	2300      	movs	r3, #0
 800a0dc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800a0de:	f7fc f8ff 	bl	80062e0 <HAL_GetTick>
 800a0e2:	4602      	mov	r2, r0
 800a0e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0e6:	1a9b      	subs	r3, r3, r2
 800a0e8:	683a      	ldr	r2, [r7, #0]
 800a0ea:	4413      	add	r3, r2
 800a0ec:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800a0ee:	f7fc f8f7 	bl	80062e0 <HAL_GetTick>
 800a0f2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	330c      	adds	r3, #12
 800a0fa:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800a0fc:	4b3d      	ldr	r3, [pc, #244]	; (800a1f4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800a0fe:	681a      	ldr	r2, [r3, #0]
 800a100:	4613      	mov	r3, r2
 800a102:	009b      	lsls	r3, r3, #2
 800a104:	4413      	add	r3, r2
 800a106:	00da      	lsls	r2, r3, #3
 800a108:	1ad3      	subs	r3, r2, r3
 800a10a:	0d1b      	lsrs	r3, r3, #20
 800a10c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a10e:	fb02 f303 	mul.w	r3, r2, r3
 800a112:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800a114:	e060      	b.n	800a1d8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800a116:	68bb      	ldr	r3, [r7, #8]
 800a118:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800a11c:	d107      	bne.n	800a12e <SPI_WaitFifoStateUntilTimeout+0x62>
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d104      	bne.n	800a12e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800a124:	69fb      	ldr	r3, [r7, #28]
 800a126:	781b      	ldrb	r3, [r3, #0]
 800a128:	b2db      	uxtb	r3, r3
 800a12a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800a12c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800a12e:	683b      	ldr	r3, [r7, #0]
 800a130:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a134:	d050      	beq.n	800a1d8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a136:	f7fc f8d3 	bl	80062e0 <HAL_GetTick>
 800a13a:	4602      	mov	r2, r0
 800a13c:	6a3b      	ldr	r3, [r7, #32]
 800a13e:	1ad3      	subs	r3, r2, r3
 800a140:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a142:	429a      	cmp	r2, r3
 800a144:	d902      	bls.n	800a14c <SPI_WaitFifoStateUntilTimeout+0x80>
 800a146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d13d      	bne.n	800a1c8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	685a      	ldr	r2, [r3, #4]
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a15a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	685b      	ldr	r3, [r3, #4]
 800a160:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a164:	d111      	bne.n	800a18a <SPI_WaitFifoStateUntilTimeout+0xbe>
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	689b      	ldr	r3, [r3, #8]
 800a16a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a16e:	d004      	beq.n	800a17a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	689b      	ldr	r3, [r3, #8]
 800a174:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a178:	d107      	bne.n	800a18a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	681a      	ldr	r2, [r3, #0]
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a188:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a18e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a192:	d10f      	bne.n	800a1b4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	681a      	ldr	r2, [r3, #0]
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a1a2:	601a      	str	r2, [r3, #0]
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	681a      	ldr	r2, [r3, #0]
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a1b2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	2201      	movs	r2, #1
 800a1b8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	2200      	movs	r2, #0
 800a1c0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800a1c4:	2303      	movs	r3, #3
 800a1c6:	e010      	b.n	800a1ea <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a1c8:	69bb      	ldr	r3, [r7, #24]
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d101      	bne.n	800a1d2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800a1d2:	69bb      	ldr	r3, [r7, #24]
 800a1d4:	3b01      	subs	r3, #1
 800a1d6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	689a      	ldr	r2, [r3, #8]
 800a1de:	68bb      	ldr	r3, [r7, #8]
 800a1e0:	4013      	ands	r3, r2
 800a1e2:	687a      	ldr	r2, [r7, #4]
 800a1e4:	429a      	cmp	r2, r3
 800a1e6:	d196      	bne.n	800a116 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800a1e8:	2300      	movs	r3, #0
}
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	3728      	adds	r7, #40	; 0x28
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	bd80      	pop	{r7, pc}
 800a1f2:	bf00      	nop
 800a1f4:	20000028 	.word	0x20000028

0800a1f8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b086      	sub	sp, #24
 800a1fc:	af02      	add	r7, sp, #8
 800a1fe:	60f8      	str	r0, [r7, #12]
 800a200:	60b9      	str	r1, [r7, #8]
 800a202:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	685b      	ldr	r3, [r3, #4]
 800a208:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a20c:	d111      	bne.n	800a232 <SPI_EndRxTransaction+0x3a>
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	689b      	ldr	r3, [r3, #8]
 800a212:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a216:	d004      	beq.n	800a222 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	689b      	ldr	r3, [r3, #8]
 800a21c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a220:	d107      	bne.n	800a232 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	681a      	ldr	r2, [r3, #0]
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a230:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	9300      	str	r3, [sp, #0]
 800a236:	68bb      	ldr	r3, [r7, #8]
 800a238:	2200      	movs	r2, #0
 800a23a:	2180      	movs	r1, #128	; 0x80
 800a23c:	68f8      	ldr	r0, [r7, #12]
 800a23e:	f7ff febd 	bl	8009fbc <SPI_WaitFlagStateUntilTimeout>
 800a242:	4603      	mov	r3, r0
 800a244:	2b00      	cmp	r3, #0
 800a246:	d007      	beq.n	800a258 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a24c:	f043 0220 	orr.w	r2, r3, #32
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a254:	2303      	movs	r3, #3
 800a256:	e023      	b.n	800a2a0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	685b      	ldr	r3, [r3, #4]
 800a25c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a260:	d11d      	bne.n	800a29e <SPI_EndRxTransaction+0xa6>
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	689b      	ldr	r3, [r3, #8]
 800a266:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a26a:	d004      	beq.n	800a276 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	689b      	ldr	r3, [r3, #8]
 800a270:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a274:	d113      	bne.n	800a29e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	9300      	str	r3, [sp, #0]
 800a27a:	68bb      	ldr	r3, [r7, #8]
 800a27c:	2200      	movs	r2, #0
 800a27e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800a282:	68f8      	ldr	r0, [r7, #12]
 800a284:	f7ff ff22 	bl	800a0cc <SPI_WaitFifoStateUntilTimeout>
 800a288:	4603      	mov	r3, r0
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d007      	beq.n	800a29e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a292:	f043 0220 	orr.w	r2, r3, #32
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800a29a:	2303      	movs	r3, #3
 800a29c:	e000      	b.n	800a2a0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800a29e:	2300      	movs	r3, #0
}
 800a2a0:	4618      	mov	r0, r3
 800a2a2:	3710      	adds	r7, #16
 800a2a4:	46bd      	mov	sp, r7
 800a2a6:	bd80      	pop	{r7, pc}

0800a2a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a2a8:	b580      	push	{r7, lr}
 800a2aa:	b086      	sub	sp, #24
 800a2ac:	af02      	add	r7, sp, #8
 800a2ae:	60f8      	str	r0, [r7, #12]
 800a2b0:	60b9      	str	r1, [r7, #8]
 800a2b2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	9300      	str	r3, [sp, #0]
 800a2b8:	68bb      	ldr	r3, [r7, #8]
 800a2ba:	2200      	movs	r2, #0
 800a2bc:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800a2c0:	68f8      	ldr	r0, [r7, #12]
 800a2c2:	f7ff ff03 	bl	800a0cc <SPI_WaitFifoStateUntilTimeout>
 800a2c6:	4603      	mov	r3, r0
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d007      	beq.n	800a2dc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a2d0:	f043 0220 	orr.w	r2, r3, #32
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a2d8:	2303      	movs	r3, #3
 800a2da:	e027      	b.n	800a32c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	9300      	str	r3, [sp, #0]
 800a2e0:	68bb      	ldr	r3, [r7, #8]
 800a2e2:	2200      	movs	r2, #0
 800a2e4:	2180      	movs	r1, #128	; 0x80
 800a2e6:	68f8      	ldr	r0, [r7, #12]
 800a2e8:	f7ff fe68 	bl	8009fbc <SPI_WaitFlagStateUntilTimeout>
 800a2ec:	4603      	mov	r3, r0
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d007      	beq.n	800a302 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a2f6:	f043 0220 	orr.w	r2, r3, #32
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a2fe:	2303      	movs	r3, #3
 800a300:	e014      	b.n	800a32c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	9300      	str	r3, [sp, #0]
 800a306:	68bb      	ldr	r3, [r7, #8]
 800a308:	2200      	movs	r2, #0
 800a30a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800a30e:	68f8      	ldr	r0, [r7, #12]
 800a310:	f7ff fedc 	bl	800a0cc <SPI_WaitFifoStateUntilTimeout>
 800a314:	4603      	mov	r3, r0
 800a316:	2b00      	cmp	r3, #0
 800a318:	d007      	beq.n	800a32a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a31e:	f043 0220 	orr.w	r2, r3, #32
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a326:	2303      	movs	r3, #3
 800a328:	e000      	b.n	800a32c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800a32a:	2300      	movs	r3, #0
}
 800a32c:	4618      	mov	r0, r3
 800a32e:	3710      	adds	r7, #16
 800a330:	46bd      	mov	sp, r7
 800a332:	bd80      	pop	{r7, pc}

0800a334 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a334:	b580      	push	{r7, lr}
 800a336:	b082      	sub	sp, #8
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d101      	bne.n	800a346 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a342:	2301      	movs	r3, #1
 800a344:	e049      	b.n	800a3da <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a34c:	b2db      	uxtb	r3, r3
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d106      	bne.n	800a360 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	2200      	movs	r2, #0
 800a356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a35a:	6878      	ldr	r0, [r7, #4]
 800a35c:	f7fb fbe8 	bl	8005b30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	2202      	movs	r2, #2
 800a364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681a      	ldr	r2, [r3, #0]
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	3304      	adds	r3, #4
 800a370:	4619      	mov	r1, r3
 800a372:	4610      	mov	r0, r2
 800a374:	f000 fca2 	bl	800acbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2201      	movs	r2, #1
 800a37c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2201      	movs	r2, #1
 800a384:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	2201      	movs	r2, #1
 800a38c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	2201      	movs	r2, #1
 800a394:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	2201      	movs	r2, #1
 800a39c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	2201      	movs	r2, #1
 800a3a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	2201      	movs	r2, #1
 800a3ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	2201      	movs	r2, #1
 800a3b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	2201      	movs	r2, #1
 800a3bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	2201      	movs	r2, #1
 800a3c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	2201      	movs	r2, #1
 800a3cc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	2201      	movs	r2, #1
 800a3d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a3d8:	2300      	movs	r3, #0
}
 800a3da:	4618      	mov	r0, r3
 800a3dc:	3708      	adds	r7, #8
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	bd80      	pop	{r7, pc}
	...

0800a3e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a3e4:	b480      	push	{r7}
 800a3e6:	b085      	sub	sp, #20
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a3f2:	b2db      	uxtb	r3, r3
 800a3f4:	2b01      	cmp	r3, #1
 800a3f6:	d001      	beq.n	800a3fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a3f8:	2301      	movs	r3, #1
 800a3fa:	e040      	b.n	800a47e <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	2202      	movs	r2, #2
 800a400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	68da      	ldr	r2, [r3, #12]
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	f042 0201 	orr.w	r2, r2, #1
 800a412:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	4a1c      	ldr	r2, [pc, #112]	; (800a48c <HAL_TIM_Base_Start_IT+0xa8>)
 800a41a:	4293      	cmp	r3, r2
 800a41c:	d00e      	beq.n	800a43c <HAL_TIM_Base_Start_IT+0x58>
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a426:	d009      	beq.n	800a43c <HAL_TIM_Base_Start_IT+0x58>
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	4a18      	ldr	r2, [pc, #96]	; (800a490 <HAL_TIM_Base_Start_IT+0xac>)
 800a42e:	4293      	cmp	r3, r2
 800a430:	d004      	beq.n	800a43c <HAL_TIM_Base_Start_IT+0x58>
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	4a17      	ldr	r2, [pc, #92]	; (800a494 <HAL_TIM_Base_Start_IT+0xb0>)
 800a438:	4293      	cmp	r3, r2
 800a43a:	d115      	bne.n	800a468 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	689a      	ldr	r2, [r3, #8]
 800a442:	4b15      	ldr	r3, [pc, #84]	; (800a498 <HAL_TIM_Base_Start_IT+0xb4>)
 800a444:	4013      	ands	r3, r2
 800a446:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	2b06      	cmp	r3, #6
 800a44c:	d015      	beq.n	800a47a <HAL_TIM_Base_Start_IT+0x96>
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a454:	d011      	beq.n	800a47a <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	681a      	ldr	r2, [r3, #0]
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	f042 0201 	orr.w	r2, r2, #1
 800a464:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a466:	e008      	b.n	800a47a <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	681a      	ldr	r2, [r3, #0]
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	f042 0201 	orr.w	r2, r2, #1
 800a476:	601a      	str	r2, [r3, #0]
 800a478:	e000      	b.n	800a47c <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a47a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a47c:	2300      	movs	r3, #0
}
 800a47e:	4618      	mov	r0, r3
 800a480:	3714      	adds	r7, #20
 800a482:	46bd      	mov	sp, r7
 800a484:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a488:	4770      	bx	lr
 800a48a:	bf00      	nop
 800a48c:	40012c00 	.word	0x40012c00
 800a490:	40000400 	.word	0x40000400
 800a494:	40014000 	.word	0x40014000
 800a498:	00010007 	.word	0x00010007

0800a49c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a49c:	b580      	push	{r7, lr}
 800a49e:	b082      	sub	sp, #8
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d101      	bne.n	800a4ae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	e049      	b.n	800a542 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a4b4:	b2db      	uxtb	r3, r3
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d106      	bne.n	800a4c8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	2200      	movs	r2, #0
 800a4be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a4c2:	6878      	ldr	r0, [r7, #4]
 800a4c4:	f000 f841 	bl	800a54a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	2202      	movs	r2, #2
 800a4cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681a      	ldr	r2, [r3, #0]
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	3304      	adds	r3, #4
 800a4d8:	4619      	mov	r1, r3
 800a4da:	4610      	mov	r0, r2
 800a4dc:	f000 fbee 	bl	800acbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	2201      	movs	r2, #1
 800a4e4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	2201      	movs	r2, #1
 800a4ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	2201      	movs	r2, #1
 800a4f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	2201      	movs	r2, #1
 800a4fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	2201      	movs	r2, #1
 800a504:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	2201      	movs	r2, #1
 800a50c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	2201      	movs	r2, #1
 800a514:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	2201      	movs	r2, #1
 800a51c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	2201      	movs	r2, #1
 800a524:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	2201      	movs	r2, #1
 800a52c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	2201      	movs	r2, #1
 800a534:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	2201      	movs	r2, #1
 800a53c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a540:	2300      	movs	r3, #0
}
 800a542:	4618      	mov	r0, r3
 800a544:	3708      	adds	r7, #8
 800a546:	46bd      	mov	sp, r7
 800a548:	bd80      	pop	{r7, pc}

0800a54a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a54a:	b480      	push	{r7}
 800a54c:	b083      	sub	sp, #12
 800a54e:	af00      	add	r7, sp, #0
 800a550:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a552:	bf00      	nop
 800a554:	370c      	adds	r7, #12
 800a556:	46bd      	mov	sp, r7
 800a558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55c:	4770      	bx	lr
	...

0800a560 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a560:	b580      	push	{r7, lr}
 800a562:	b082      	sub	sp, #8
 800a564:	af00      	add	r7, sp, #0
 800a566:	6078      	str	r0, [r7, #4]
 800a568:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	2200      	movs	r2, #0
 800a570:	6839      	ldr	r1, [r7, #0]
 800a572:	4618      	mov	r0, r3
 800a574:	f000 ff28 	bl	800b3c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	4a39      	ldr	r2, [pc, #228]	; (800a664 <HAL_TIM_PWM_Stop+0x104>)
 800a57e:	4293      	cmp	r3, r2
 800a580:	d009      	beq.n	800a596 <HAL_TIM_PWM_Stop+0x36>
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	4a38      	ldr	r2, [pc, #224]	; (800a668 <HAL_TIM_PWM_Stop+0x108>)
 800a588:	4293      	cmp	r3, r2
 800a58a:	d004      	beq.n	800a596 <HAL_TIM_PWM_Stop+0x36>
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	4a36      	ldr	r2, [pc, #216]	; (800a66c <HAL_TIM_PWM_Stop+0x10c>)
 800a592:	4293      	cmp	r3, r2
 800a594:	d101      	bne.n	800a59a <HAL_TIM_PWM_Stop+0x3a>
 800a596:	2301      	movs	r3, #1
 800a598:	e000      	b.n	800a59c <HAL_TIM_PWM_Stop+0x3c>
 800a59a:	2300      	movs	r3, #0
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d017      	beq.n	800a5d0 <HAL_TIM_PWM_Stop+0x70>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	6a1a      	ldr	r2, [r3, #32]
 800a5a6:	f241 1311 	movw	r3, #4369	; 0x1111
 800a5aa:	4013      	ands	r3, r2
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d10f      	bne.n	800a5d0 <HAL_TIM_PWM_Stop+0x70>
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	6a1a      	ldr	r2, [r3, #32]
 800a5b6:	f240 4344 	movw	r3, #1092	; 0x444
 800a5ba:	4013      	ands	r3, r2
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d107      	bne.n	800a5d0 <HAL_TIM_PWM_Stop+0x70>
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a5ce:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	6a1a      	ldr	r2, [r3, #32]
 800a5d6:	f241 1311 	movw	r3, #4369	; 0x1111
 800a5da:	4013      	ands	r3, r2
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d10f      	bne.n	800a600 <HAL_TIM_PWM_Stop+0xa0>
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	6a1a      	ldr	r2, [r3, #32]
 800a5e6:	f240 4344 	movw	r3, #1092	; 0x444
 800a5ea:	4013      	ands	r3, r2
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d107      	bne.n	800a600 <HAL_TIM_PWM_Stop+0xa0>
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	681a      	ldr	r2, [r3, #0]
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	f022 0201 	bic.w	r2, r2, #1
 800a5fe:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a600:	683b      	ldr	r3, [r7, #0]
 800a602:	2b00      	cmp	r3, #0
 800a604:	d104      	bne.n	800a610 <HAL_TIM_PWM_Stop+0xb0>
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	2201      	movs	r2, #1
 800a60a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a60e:	e023      	b.n	800a658 <HAL_TIM_PWM_Stop+0xf8>
 800a610:	683b      	ldr	r3, [r7, #0]
 800a612:	2b04      	cmp	r3, #4
 800a614:	d104      	bne.n	800a620 <HAL_TIM_PWM_Stop+0xc0>
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	2201      	movs	r2, #1
 800a61a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a61e:	e01b      	b.n	800a658 <HAL_TIM_PWM_Stop+0xf8>
 800a620:	683b      	ldr	r3, [r7, #0]
 800a622:	2b08      	cmp	r3, #8
 800a624:	d104      	bne.n	800a630 <HAL_TIM_PWM_Stop+0xd0>
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	2201      	movs	r2, #1
 800a62a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a62e:	e013      	b.n	800a658 <HAL_TIM_PWM_Stop+0xf8>
 800a630:	683b      	ldr	r3, [r7, #0]
 800a632:	2b0c      	cmp	r3, #12
 800a634:	d104      	bne.n	800a640 <HAL_TIM_PWM_Stop+0xe0>
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	2201      	movs	r2, #1
 800a63a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a63e:	e00b      	b.n	800a658 <HAL_TIM_PWM_Stop+0xf8>
 800a640:	683b      	ldr	r3, [r7, #0]
 800a642:	2b10      	cmp	r3, #16
 800a644:	d104      	bne.n	800a650 <HAL_TIM_PWM_Stop+0xf0>
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	2201      	movs	r2, #1
 800a64a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a64e:	e003      	b.n	800a658 <HAL_TIM_PWM_Stop+0xf8>
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	2201      	movs	r2, #1
 800a654:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 800a658:	2300      	movs	r3, #0
}
 800a65a:	4618      	mov	r0, r3
 800a65c:	3708      	adds	r7, #8
 800a65e:	46bd      	mov	sp, r7
 800a660:	bd80      	pop	{r7, pc}
 800a662:	bf00      	nop
 800a664:	40012c00 	.word	0x40012c00
 800a668:	40014000 	.word	0x40014000
 800a66c:	40014400 	.word	0x40014400

0800a670 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a670:	b580      	push	{r7, lr}
 800a672:	b082      	sub	sp, #8
 800a674:	af00      	add	r7, sp, #0
 800a676:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	691b      	ldr	r3, [r3, #16]
 800a67e:	f003 0302 	and.w	r3, r3, #2
 800a682:	2b02      	cmp	r3, #2
 800a684:	d122      	bne.n	800a6cc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	68db      	ldr	r3, [r3, #12]
 800a68c:	f003 0302 	and.w	r3, r3, #2
 800a690:	2b02      	cmp	r3, #2
 800a692:	d11b      	bne.n	800a6cc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	f06f 0202 	mvn.w	r2, #2
 800a69c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	2201      	movs	r2, #1
 800a6a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	699b      	ldr	r3, [r3, #24]
 800a6aa:	f003 0303 	and.w	r3, r3, #3
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d003      	beq.n	800a6ba <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a6b2:	6878      	ldr	r0, [r7, #4]
 800a6b4:	f000 fae3 	bl	800ac7e <HAL_TIM_IC_CaptureCallback>
 800a6b8:	e005      	b.n	800a6c6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a6ba:	6878      	ldr	r0, [r7, #4]
 800a6bc:	f000 fad5 	bl	800ac6a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a6c0:	6878      	ldr	r0, [r7, #4]
 800a6c2:	f000 fae6 	bl	800ac92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	691b      	ldr	r3, [r3, #16]
 800a6d2:	f003 0304 	and.w	r3, r3, #4
 800a6d6:	2b04      	cmp	r3, #4
 800a6d8:	d122      	bne.n	800a720 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	68db      	ldr	r3, [r3, #12]
 800a6e0:	f003 0304 	and.w	r3, r3, #4
 800a6e4:	2b04      	cmp	r3, #4
 800a6e6:	d11b      	bne.n	800a720 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	f06f 0204 	mvn.w	r2, #4
 800a6f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	2202      	movs	r2, #2
 800a6f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	699b      	ldr	r3, [r3, #24]
 800a6fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a702:	2b00      	cmp	r3, #0
 800a704:	d003      	beq.n	800a70e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a706:	6878      	ldr	r0, [r7, #4]
 800a708:	f000 fab9 	bl	800ac7e <HAL_TIM_IC_CaptureCallback>
 800a70c:	e005      	b.n	800a71a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a70e:	6878      	ldr	r0, [r7, #4]
 800a710:	f000 faab 	bl	800ac6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a714:	6878      	ldr	r0, [r7, #4]
 800a716:	f000 fabc 	bl	800ac92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	2200      	movs	r2, #0
 800a71e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	691b      	ldr	r3, [r3, #16]
 800a726:	f003 0308 	and.w	r3, r3, #8
 800a72a:	2b08      	cmp	r3, #8
 800a72c:	d122      	bne.n	800a774 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	68db      	ldr	r3, [r3, #12]
 800a734:	f003 0308 	and.w	r3, r3, #8
 800a738:	2b08      	cmp	r3, #8
 800a73a:	d11b      	bne.n	800a774 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	f06f 0208 	mvn.w	r2, #8
 800a744:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	2204      	movs	r2, #4
 800a74a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	69db      	ldr	r3, [r3, #28]
 800a752:	f003 0303 	and.w	r3, r3, #3
 800a756:	2b00      	cmp	r3, #0
 800a758:	d003      	beq.n	800a762 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a75a:	6878      	ldr	r0, [r7, #4]
 800a75c:	f000 fa8f 	bl	800ac7e <HAL_TIM_IC_CaptureCallback>
 800a760:	e005      	b.n	800a76e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a762:	6878      	ldr	r0, [r7, #4]
 800a764:	f000 fa81 	bl	800ac6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a768:	6878      	ldr	r0, [r7, #4]
 800a76a:	f000 fa92 	bl	800ac92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	2200      	movs	r2, #0
 800a772:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	691b      	ldr	r3, [r3, #16]
 800a77a:	f003 0310 	and.w	r3, r3, #16
 800a77e:	2b10      	cmp	r3, #16
 800a780:	d122      	bne.n	800a7c8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	68db      	ldr	r3, [r3, #12]
 800a788:	f003 0310 	and.w	r3, r3, #16
 800a78c:	2b10      	cmp	r3, #16
 800a78e:	d11b      	bne.n	800a7c8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	f06f 0210 	mvn.w	r2, #16
 800a798:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	2208      	movs	r2, #8
 800a79e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	69db      	ldr	r3, [r3, #28]
 800a7a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d003      	beq.n	800a7b6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a7ae:	6878      	ldr	r0, [r7, #4]
 800a7b0:	f000 fa65 	bl	800ac7e <HAL_TIM_IC_CaptureCallback>
 800a7b4:	e005      	b.n	800a7c2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a7b6:	6878      	ldr	r0, [r7, #4]
 800a7b8:	f000 fa57 	bl	800ac6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a7bc:	6878      	ldr	r0, [r7, #4]
 800a7be:	f000 fa68 	bl	800ac92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	2200      	movs	r2, #0
 800a7c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	691b      	ldr	r3, [r3, #16]
 800a7ce:	f003 0301 	and.w	r3, r3, #1
 800a7d2:	2b01      	cmp	r3, #1
 800a7d4:	d10e      	bne.n	800a7f4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	68db      	ldr	r3, [r3, #12]
 800a7dc:	f003 0301 	and.w	r3, r3, #1
 800a7e0:	2b01      	cmp	r3, #1
 800a7e2:	d107      	bne.n	800a7f4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	f06f 0201 	mvn.w	r2, #1
 800a7ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a7ee:	6878      	ldr	r0, [r7, #4]
 800a7f0:	f7f9 fb50 	bl	8003e94 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	691b      	ldr	r3, [r3, #16]
 800a7fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a7fe:	2b80      	cmp	r3, #128	; 0x80
 800a800:	d10e      	bne.n	800a820 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	68db      	ldr	r3, [r3, #12]
 800a808:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a80c:	2b80      	cmp	r3, #128	; 0x80
 800a80e:	d107      	bne.n	800a820 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a818:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a81a:	6878      	ldr	r0, [r7, #4]
 800a81c:	f000 feea 	bl	800b5f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	691b      	ldr	r3, [r3, #16]
 800a826:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a82a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a82e:	d10e      	bne.n	800a84e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	68db      	ldr	r3, [r3, #12]
 800a836:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a83a:	2b80      	cmp	r3, #128	; 0x80
 800a83c:	d107      	bne.n	800a84e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a846:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a848:	6878      	ldr	r0, [r7, #4]
 800a84a:	f000 fedd 	bl	800b608 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	691b      	ldr	r3, [r3, #16]
 800a854:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a858:	2b40      	cmp	r3, #64	; 0x40
 800a85a:	d10e      	bne.n	800a87a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	68db      	ldr	r3, [r3, #12]
 800a862:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a866:	2b40      	cmp	r3, #64	; 0x40
 800a868:	d107      	bne.n	800a87a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a872:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a874:	6878      	ldr	r0, [r7, #4]
 800a876:	f000 fa16 	bl	800aca6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	691b      	ldr	r3, [r3, #16]
 800a880:	f003 0320 	and.w	r3, r3, #32
 800a884:	2b20      	cmp	r3, #32
 800a886:	d10e      	bne.n	800a8a6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	68db      	ldr	r3, [r3, #12]
 800a88e:	f003 0320 	and.w	r3, r3, #32
 800a892:	2b20      	cmp	r3, #32
 800a894:	d107      	bne.n	800a8a6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	f06f 0220 	mvn.w	r2, #32
 800a89e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a8a0:	6878      	ldr	r0, [r7, #4]
 800a8a2:	f000 fe9d 	bl	800b5e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a8a6:	bf00      	nop
 800a8a8:	3708      	adds	r7, #8
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	bd80      	pop	{r7, pc}
	...

0800a8b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b086      	sub	sp, #24
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	60f8      	str	r0, [r7, #12]
 800a8b8:	60b9      	str	r1, [r7, #8]
 800a8ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a8bc:	2300      	movs	r3, #0
 800a8be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a8c6:	2b01      	cmp	r3, #1
 800a8c8:	d101      	bne.n	800a8ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a8ca:	2302      	movs	r3, #2
 800a8cc:	e0ff      	b.n	800aace <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	2201      	movs	r2, #1
 800a8d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	2b14      	cmp	r3, #20
 800a8da:	f200 80f0 	bhi.w	800aabe <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a8de:	a201      	add	r2, pc, #4	; (adr r2, 800a8e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a8e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8e4:	0800a939 	.word	0x0800a939
 800a8e8:	0800aabf 	.word	0x0800aabf
 800a8ec:	0800aabf 	.word	0x0800aabf
 800a8f0:	0800aabf 	.word	0x0800aabf
 800a8f4:	0800a979 	.word	0x0800a979
 800a8f8:	0800aabf 	.word	0x0800aabf
 800a8fc:	0800aabf 	.word	0x0800aabf
 800a900:	0800aabf 	.word	0x0800aabf
 800a904:	0800a9bb 	.word	0x0800a9bb
 800a908:	0800aabf 	.word	0x0800aabf
 800a90c:	0800aabf 	.word	0x0800aabf
 800a910:	0800aabf 	.word	0x0800aabf
 800a914:	0800a9fb 	.word	0x0800a9fb
 800a918:	0800aabf 	.word	0x0800aabf
 800a91c:	0800aabf 	.word	0x0800aabf
 800a920:	0800aabf 	.word	0x0800aabf
 800a924:	0800aa3d 	.word	0x0800aa3d
 800a928:	0800aabf 	.word	0x0800aabf
 800a92c:	0800aabf 	.word	0x0800aabf
 800a930:	0800aabf 	.word	0x0800aabf
 800a934:	0800aa7d 	.word	0x0800aa7d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	68b9      	ldr	r1, [r7, #8]
 800a93e:	4618      	mov	r0, r3
 800a940:	f000 fa2a 	bl	800ad98 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	699a      	ldr	r2, [r3, #24]
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	f042 0208 	orr.w	r2, r2, #8
 800a952:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	699a      	ldr	r2, [r3, #24]
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	f022 0204 	bic.w	r2, r2, #4
 800a962:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	6999      	ldr	r1, [r3, #24]
 800a96a:	68bb      	ldr	r3, [r7, #8]
 800a96c:	691a      	ldr	r2, [r3, #16]
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	430a      	orrs	r2, r1
 800a974:	619a      	str	r2, [r3, #24]
      break;
 800a976:	e0a5      	b.n	800aac4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	68b9      	ldr	r1, [r7, #8]
 800a97e:	4618      	mov	r0, r3
 800a980:	f000 fa86 	bl	800ae90 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	699a      	ldr	r2, [r3, #24]
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a992:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	699a      	ldr	r2, [r3, #24]
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a9a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	6999      	ldr	r1, [r3, #24]
 800a9aa:	68bb      	ldr	r3, [r7, #8]
 800a9ac:	691b      	ldr	r3, [r3, #16]
 800a9ae:	021a      	lsls	r2, r3, #8
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	430a      	orrs	r2, r1
 800a9b6:	619a      	str	r2, [r3, #24]
      break;
 800a9b8:	e084      	b.n	800aac4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	68b9      	ldr	r1, [r7, #8]
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	f000 fadf 	bl	800af84 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	69da      	ldr	r2, [r3, #28]
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	f042 0208 	orr.w	r2, r2, #8
 800a9d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	69da      	ldr	r2, [r3, #28]
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	f022 0204 	bic.w	r2, r2, #4
 800a9e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	69d9      	ldr	r1, [r3, #28]
 800a9ec:	68bb      	ldr	r3, [r7, #8]
 800a9ee:	691a      	ldr	r2, [r3, #16]
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	430a      	orrs	r2, r1
 800a9f6:	61da      	str	r2, [r3, #28]
      break;
 800a9f8:	e064      	b.n	800aac4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	68b9      	ldr	r1, [r7, #8]
 800aa00:	4618      	mov	r0, r3
 800aa02:	f000 fb37 	bl	800b074 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	69da      	ldr	r2, [r3, #28]
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800aa14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	69da      	ldr	r2, [r3, #28]
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800aa24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	69d9      	ldr	r1, [r3, #28]
 800aa2c:	68bb      	ldr	r3, [r7, #8]
 800aa2e:	691b      	ldr	r3, [r3, #16]
 800aa30:	021a      	lsls	r2, r3, #8
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	430a      	orrs	r2, r1
 800aa38:	61da      	str	r2, [r3, #28]
      break;
 800aa3a:	e043      	b.n	800aac4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	68b9      	ldr	r1, [r7, #8]
 800aa42:	4618      	mov	r0, r3
 800aa44:	f000 fb74 	bl	800b130 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	f042 0208 	orr.w	r2, r2, #8
 800aa56:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	f022 0204 	bic.w	r2, r2, #4
 800aa66:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800aa6e:	68bb      	ldr	r3, [r7, #8]
 800aa70:	691a      	ldr	r2, [r3, #16]
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	430a      	orrs	r2, r1
 800aa78:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800aa7a:	e023      	b.n	800aac4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	68b9      	ldr	r1, [r7, #8]
 800aa82:	4618      	mov	r0, r3
 800aa84:	f000 fbac 	bl	800b1e0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800aa96:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800aaa6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800aaae:	68bb      	ldr	r3, [r7, #8]
 800aab0:	691b      	ldr	r3, [r3, #16]
 800aab2:	021a      	lsls	r2, r3, #8
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	430a      	orrs	r2, r1
 800aaba:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800aabc:	e002      	b.n	800aac4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800aabe:	2301      	movs	r3, #1
 800aac0:	75fb      	strb	r3, [r7, #23]
      break;
 800aac2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	2200      	movs	r2, #0
 800aac8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800aacc:	7dfb      	ldrb	r3, [r7, #23]
}
 800aace:	4618      	mov	r0, r3
 800aad0:	3718      	adds	r7, #24
 800aad2:	46bd      	mov	sp, r7
 800aad4:	bd80      	pop	{r7, pc}
 800aad6:	bf00      	nop

0800aad8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b084      	sub	sp, #16
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
 800aae0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800aae2:	2300      	movs	r3, #0
 800aae4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aaec:	2b01      	cmp	r3, #1
 800aaee:	d101      	bne.n	800aaf4 <HAL_TIM_ConfigClockSource+0x1c>
 800aaf0:	2302      	movs	r3, #2
 800aaf2:	e0b6      	b.n	800ac62 <HAL_TIM_ConfigClockSource+0x18a>
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	2201      	movs	r2, #1
 800aaf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	2202      	movs	r2, #2
 800ab00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	689b      	ldr	r3, [r3, #8]
 800ab0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ab0c:	68bb      	ldr	r3, [r7, #8]
 800ab0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ab12:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800ab16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ab18:	68bb      	ldr	r3, [r7, #8]
 800ab1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ab1e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	68ba      	ldr	r2, [r7, #8]
 800ab26:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ab28:	683b      	ldr	r3, [r7, #0]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ab30:	d03e      	beq.n	800abb0 <HAL_TIM_ConfigClockSource+0xd8>
 800ab32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ab36:	f200 8087 	bhi.w	800ac48 <HAL_TIM_ConfigClockSource+0x170>
 800ab3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ab3e:	f000 8086 	beq.w	800ac4e <HAL_TIM_ConfigClockSource+0x176>
 800ab42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ab46:	d87f      	bhi.n	800ac48 <HAL_TIM_ConfigClockSource+0x170>
 800ab48:	2b70      	cmp	r3, #112	; 0x70
 800ab4a:	d01a      	beq.n	800ab82 <HAL_TIM_ConfigClockSource+0xaa>
 800ab4c:	2b70      	cmp	r3, #112	; 0x70
 800ab4e:	d87b      	bhi.n	800ac48 <HAL_TIM_ConfigClockSource+0x170>
 800ab50:	2b60      	cmp	r3, #96	; 0x60
 800ab52:	d050      	beq.n	800abf6 <HAL_TIM_ConfigClockSource+0x11e>
 800ab54:	2b60      	cmp	r3, #96	; 0x60
 800ab56:	d877      	bhi.n	800ac48 <HAL_TIM_ConfigClockSource+0x170>
 800ab58:	2b50      	cmp	r3, #80	; 0x50
 800ab5a:	d03c      	beq.n	800abd6 <HAL_TIM_ConfigClockSource+0xfe>
 800ab5c:	2b50      	cmp	r3, #80	; 0x50
 800ab5e:	d873      	bhi.n	800ac48 <HAL_TIM_ConfigClockSource+0x170>
 800ab60:	2b40      	cmp	r3, #64	; 0x40
 800ab62:	d058      	beq.n	800ac16 <HAL_TIM_ConfigClockSource+0x13e>
 800ab64:	2b40      	cmp	r3, #64	; 0x40
 800ab66:	d86f      	bhi.n	800ac48 <HAL_TIM_ConfigClockSource+0x170>
 800ab68:	2b30      	cmp	r3, #48	; 0x30
 800ab6a:	d064      	beq.n	800ac36 <HAL_TIM_ConfigClockSource+0x15e>
 800ab6c:	2b30      	cmp	r3, #48	; 0x30
 800ab6e:	d86b      	bhi.n	800ac48 <HAL_TIM_ConfigClockSource+0x170>
 800ab70:	2b20      	cmp	r3, #32
 800ab72:	d060      	beq.n	800ac36 <HAL_TIM_ConfigClockSource+0x15e>
 800ab74:	2b20      	cmp	r3, #32
 800ab76:	d867      	bhi.n	800ac48 <HAL_TIM_ConfigClockSource+0x170>
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d05c      	beq.n	800ac36 <HAL_TIM_ConfigClockSource+0x15e>
 800ab7c:	2b10      	cmp	r3, #16
 800ab7e:	d05a      	beq.n	800ac36 <HAL_TIM_ConfigClockSource+0x15e>
 800ab80:	e062      	b.n	800ac48 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ab86:	683b      	ldr	r3, [r7, #0]
 800ab88:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ab8a:	683b      	ldr	r3, [r7, #0]
 800ab8c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ab8e:	683b      	ldr	r3, [r7, #0]
 800ab90:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ab92:	f000 fbf9 	bl	800b388 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	689b      	ldr	r3, [r3, #8]
 800ab9c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ab9e:	68bb      	ldr	r3, [r7, #8]
 800aba0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800aba4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	68ba      	ldr	r2, [r7, #8]
 800abac:	609a      	str	r2, [r3, #8]
      break;
 800abae:	e04f      	b.n	800ac50 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800abb4:	683b      	ldr	r3, [r7, #0]
 800abb6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800abb8:	683b      	ldr	r3, [r7, #0]
 800abba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800abbc:	683b      	ldr	r3, [r7, #0]
 800abbe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800abc0:	f000 fbe2 	bl	800b388 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	689a      	ldr	r2, [r3, #8]
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800abd2:	609a      	str	r2, [r3, #8]
      break;
 800abd4:	e03c      	b.n	800ac50 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800abda:	683b      	ldr	r3, [r7, #0]
 800abdc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800abde:	683b      	ldr	r3, [r7, #0]
 800abe0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800abe2:	461a      	mov	r2, r3
 800abe4:	f000 fb56 	bl	800b294 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	2150      	movs	r1, #80	; 0x50
 800abee:	4618      	mov	r0, r3
 800abf0:	f000 fbaf 	bl	800b352 <TIM_ITRx_SetConfig>
      break;
 800abf4:	e02c      	b.n	800ac50 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800abfa:	683b      	ldr	r3, [r7, #0]
 800abfc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800abfe:	683b      	ldr	r3, [r7, #0]
 800ac00:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ac02:	461a      	mov	r2, r3
 800ac04:	f000 fb75 	bl	800b2f2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	2160      	movs	r1, #96	; 0x60
 800ac0e:	4618      	mov	r0, r3
 800ac10:	f000 fb9f 	bl	800b352 <TIM_ITRx_SetConfig>
      break;
 800ac14:	e01c      	b.n	800ac50 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ac1e:	683b      	ldr	r3, [r7, #0]
 800ac20:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ac22:	461a      	mov	r2, r3
 800ac24:	f000 fb36 	bl	800b294 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	2140      	movs	r1, #64	; 0x40
 800ac2e:	4618      	mov	r0, r3
 800ac30:	f000 fb8f 	bl	800b352 <TIM_ITRx_SetConfig>
      break;
 800ac34:	e00c      	b.n	800ac50 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	681a      	ldr	r2, [r3, #0]
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	4619      	mov	r1, r3
 800ac40:	4610      	mov	r0, r2
 800ac42:	f000 fb86 	bl	800b352 <TIM_ITRx_SetConfig>
      break;
 800ac46:	e003      	b.n	800ac50 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800ac48:	2301      	movs	r3, #1
 800ac4a:	73fb      	strb	r3, [r7, #15]
      break;
 800ac4c:	e000      	b.n	800ac50 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800ac4e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	2201      	movs	r2, #1
 800ac54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	2200      	movs	r2, #0
 800ac5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800ac60:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac62:	4618      	mov	r0, r3
 800ac64:	3710      	adds	r7, #16
 800ac66:	46bd      	mov	sp, r7
 800ac68:	bd80      	pop	{r7, pc}

0800ac6a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ac6a:	b480      	push	{r7}
 800ac6c:	b083      	sub	sp, #12
 800ac6e:	af00      	add	r7, sp, #0
 800ac70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ac72:	bf00      	nop
 800ac74:	370c      	adds	r7, #12
 800ac76:	46bd      	mov	sp, r7
 800ac78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac7c:	4770      	bx	lr

0800ac7e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ac7e:	b480      	push	{r7}
 800ac80:	b083      	sub	sp, #12
 800ac82:	af00      	add	r7, sp, #0
 800ac84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ac86:	bf00      	nop
 800ac88:	370c      	adds	r7, #12
 800ac8a:	46bd      	mov	sp, r7
 800ac8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac90:	4770      	bx	lr

0800ac92 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ac92:	b480      	push	{r7}
 800ac94:	b083      	sub	sp, #12
 800ac96:	af00      	add	r7, sp, #0
 800ac98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ac9a:	bf00      	nop
 800ac9c:	370c      	adds	r7, #12
 800ac9e:	46bd      	mov	sp, r7
 800aca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca4:	4770      	bx	lr

0800aca6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800aca6:	b480      	push	{r7}
 800aca8:	b083      	sub	sp, #12
 800acaa:	af00      	add	r7, sp, #0
 800acac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800acae:	bf00      	nop
 800acb0:	370c      	adds	r7, #12
 800acb2:	46bd      	mov	sp, r7
 800acb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb8:	4770      	bx	lr
	...

0800acbc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800acbc:	b480      	push	{r7}
 800acbe:	b085      	sub	sp, #20
 800acc0:	af00      	add	r7, sp, #0
 800acc2:	6078      	str	r0, [r7, #4]
 800acc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	4a2e      	ldr	r2, [pc, #184]	; (800ad88 <TIM_Base_SetConfig+0xcc>)
 800acd0:	4293      	cmp	r3, r2
 800acd2:	d007      	beq.n	800ace4 <TIM_Base_SetConfig+0x28>
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800acda:	d003      	beq.n	800ace4 <TIM_Base_SetConfig+0x28>
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	4a2b      	ldr	r2, [pc, #172]	; (800ad8c <TIM_Base_SetConfig+0xd0>)
 800ace0:	4293      	cmp	r3, r2
 800ace2:	d108      	bne.n	800acf6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800acea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800acec:	683b      	ldr	r3, [r7, #0]
 800acee:	685b      	ldr	r3, [r3, #4]
 800acf0:	68fa      	ldr	r2, [r7, #12]
 800acf2:	4313      	orrs	r3, r2
 800acf4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	4a23      	ldr	r2, [pc, #140]	; (800ad88 <TIM_Base_SetConfig+0xcc>)
 800acfa:	4293      	cmp	r3, r2
 800acfc:	d00f      	beq.n	800ad1e <TIM_Base_SetConfig+0x62>
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ad04:	d00b      	beq.n	800ad1e <TIM_Base_SetConfig+0x62>
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	4a20      	ldr	r2, [pc, #128]	; (800ad8c <TIM_Base_SetConfig+0xd0>)
 800ad0a:	4293      	cmp	r3, r2
 800ad0c:	d007      	beq.n	800ad1e <TIM_Base_SetConfig+0x62>
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	4a1f      	ldr	r2, [pc, #124]	; (800ad90 <TIM_Base_SetConfig+0xd4>)
 800ad12:	4293      	cmp	r3, r2
 800ad14:	d003      	beq.n	800ad1e <TIM_Base_SetConfig+0x62>
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	4a1e      	ldr	r2, [pc, #120]	; (800ad94 <TIM_Base_SetConfig+0xd8>)
 800ad1a:	4293      	cmp	r3, r2
 800ad1c:	d108      	bne.n	800ad30 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ad24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ad26:	683b      	ldr	r3, [r7, #0]
 800ad28:	68db      	ldr	r3, [r3, #12]
 800ad2a:	68fa      	ldr	r2, [r7, #12]
 800ad2c:	4313      	orrs	r3, r2
 800ad2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ad36:	683b      	ldr	r3, [r7, #0]
 800ad38:	695b      	ldr	r3, [r3, #20]
 800ad3a:	4313      	orrs	r3, r2
 800ad3c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	68fa      	ldr	r2, [r7, #12]
 800ad42:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ad44:	683b      	ldr	r3, [r7, #0]
 800ad46:	689a      	ldr	r2, [r3, #8]
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ad4c:	683b      	ldr	r3, [r7, #0]
 800ad4e:	681a      	ldr	r2, [r3, #0]
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	4a0c      	ldr	r2, [pc, #48]	; (800ad88 <TIM_Base_SetConfig+0xcc>)
 800ad58:	4293      	cmp	r3, r2
 800ad5a:	d007      	beq.n	800ad6c <TIM_Base_SetConfig+0xb0>
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	4a0c      	ldr	r2, [pc, #48]	; (800ad90 <TIM_Base_SetConfig+0xd4>)
 800ad60:	4293      	cmp	r3, r2
 800ad62:	d003      	beq.n	800ad6c <TIM_Base_SetConfig+0xb0>
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	4a0b      	ldr	r2, [pc, #44]	; (800ad94 <TIM_Base_SetConfig+0xd8>)
 800ad68:	4293      	cmp	r3, r2
 800ad6a:	d103      	bne.n	800ad74 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ad6c:	683b      	ldr	r3, [r7, #0]
 800ad6e:	691a      	ldr	r2, [r3, #16]
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	2201      	movs	r2, #1
 800ad78:	615a      	str	r2, [r3, #20]
}
 800ad7a:	bf00      	nop
 800ad7c:	3714      	adds	r7, #20
 800ad7e:	46bd      	mov	sp, r7
 800ad80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad84:	4770      	bx	lr
 800ad86:	bf00      	nop
 800ad88:	40012c00 	.word	0x40012c00
 800ad8c:	40000400 	.word	0x40000400
 800ad90:	40014000 	.word	0x40014000
 800ad94:	40014400 	.word	0x40014400

0800ad98 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ad98:	b480      	push	{r7}
 800ad9a:	b087      	sub	sp, #28
 800ad9c:	af00      	add	r7, sp, #0
 800ad9e:	6078      	str	r0, [r7, #4]
 800ada0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	6a1b      	ldr	r3, [r3, #32]
 800ada6:	f023 0201 	bic.w	r2, r3, #1
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	6a1b      	ldr	r3, [r3, #32]
 800adb2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	685b      	ldr	r3, [r3, #4]
 800adb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	699b      	ldr	r3, [r3, #24]
 800adbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800adc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800adca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	f023 0303 	bic.w	r3, r3, #3
 800add2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800add4:	683b      	ldr	r3, [r7, #0]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	68fa      	ldr	r2, [r7, #12]
 800adda:	4313      	orrs	r3, r2
 800addc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800adde:	697b      	ldr	r3, [r7, #20]
 800ade0:	f023 0302 	bic.w	r3, r3, #2
 800ade4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ade6:	683b      	ldr	r3, [r7, #0]
 800ade8:	689b      	ldr	r3, [r3, #8]
 800adea:	697a      	ldr	r2, [r7, #20]
 800adec:	4313      	orrs	r3, r2
 800adee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	4a24      	ldr	r2, [pc, #144]	; (800ae84 <TIM_OC1_SetConfig+0xec>)
 800adf4:	4293      	cmp	r3, r2
 800adf6:	d007      	beq.n	800ae08 <TIM_OC1_SetConfig+0x70>
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	4a23      	ldr	r2, [pc, #140]	; (800ae88 <TIM_OC1_SetConfig+0xf0>)
 800adfc:	4293      	cmp	r3, r2
 800adfe:	d003      	beq.n	800ae08 <TIM_OC1_SetConfig+0x70>
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	4a22      	ldr	r2, [pc, #136]	; (800ae8c <TIM_OC1_SetConfig+0xf4>)
 800ae04:	4293      	cmp	r3, r2
 800ae06:	d10c      	bne.n	800ae22 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ae08:	697b      	ldr	r3, [r7, #20]
 800ae0a:	f023 0308 	bic.w	r3, r3, #8
 800ae0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ae10:	683b      	ldr	r3, [r7, #0]
 800ae12:	68db      	ldr	r3, [r3, #12]
 800ae14:	697a      	ldr	r2, [r7, #20]
 800ae16:	4313      	orrs	r3, r2
 800ae18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ae1a:	697b      	ldr	r3, [r7, #20]
 800ae1c:	f023 0304 	bic.w	r3, r3, #4
 800ae20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	4a17      	ldr	r2, [pc, #92]	; (800ae84 <TIM_OC1_SetConfig+0xec>)
 800ae26:	4293      	cmp	r3, r2
 800ae28:	d007      	beq.n	800ae3a <TIM_OC1_SetConfig+0xa2>
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	4a16      	ldr	r2, [pc, #88]	; (800ae88 <TIM_OC1_SetConfig+0xf0>)
 800ae2e:	4293      	cmp	r3, r2
 800ae30:	d003      	beq.n	800ae3a <TIM_OC1_SetConfig+0xa2>
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	4a15      	ldr	r2, [pc, #84]	; (800ae8c <TIM_OC1_SetConfig+0xf4>)
 800ae36:	4293      	cmp	r3, r2
 800ae38:	d111      	bne.n	800ae5e <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ae3a:	693b      	ldr	r3, [r7, #16]
 800ae3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ae40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ae42:	693b      	ldr	r3, [r7, #16]
 800ae44:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ae48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ae4a:	683b      	ldr	r3, [r7, #0]
 800ae4c:	695b      	ldr	r3, [r3, #20]
 800ae4e:	693a      	ldr	r2, [r7, #16]
 800ae50:	4313      	orrs	r3, r2
 800ae52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ae54:	683b      	ldr	r3, [r7, #0]
 800ae56:	699b      	ldr	r3, [r3, #24]
 800ae58:	693a      	ldr	r2, [r7, #16]
 800ae5a:	4313      	orrs	r3, r2
 800ae5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	693a      	ldr	r2, [r7, #16]
 800ae62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	68fa      	ldr	r2, [r7, #12]
 800ae68:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ae6a:	683b      	ldr	r3, [r7, #0]
 800ae6c:	685a      	ldr	r2, [r3, #4]
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	697a      	ldr	r2, [r7, #20]
 800ae76:	621a      	str	r2, [r3, #32]
}
 800ae78:	bf00      	nop
 800ae7a:	371c      	adds	r7, #28
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae82:	4770      	bx	lr
 800ae84:	40012c00 	.word	0x40012c00
 800ae88:	40014000 	.word	0x40014000
 800ae8c:	40014400 	.word	0x40014400

0800ae90 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ae90:	b480      	push	{r7}
 800ae92:	b087      	sub	sp, #28
 800ae94:	af00      	add	r7, sp, #0
 800ae96:	6078      	str	r0, [r7, #4]
 800ae98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	6a1b      	ldr	r3, [r3, #32]
 800ae9e:	f023 0210 	bic.w	r2, r3, #16
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	6a1b      	ldr	r3, [r3, #32]
 800aeaa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	685b      	ldr	r3, [r3, #4]
 800aeb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	699b      	ldr	r3, [r3, #24]
 800aeb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800aebe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aec2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aeca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aecc:	683b      	ldr	r3, [r7, #0]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	021b      	lsls	r3, r3, #8
 800aed2:	68fa      	ldr	r2, [r7, #12]
 800aed4:	4313      	orrs	r3, r2
 800aed6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800aed8:	697b      	ldr	r3, [r7, #20]
 800aeda:	f023 0320 	bic.w	r3, r3, #32
 800aede:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800aee0:	683b      	ldr	r3, [r7, #0]
 800aee2:	689b      	ldr	r3, [r3, #8]
 800aee4:	011b      	lsls	r3, r3, #4
 800aee6:	697a      	ldr	r2, [r7, #20]
 800aee8:	4313      	orrs	r3, r2
 800aeea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	4a22      	ldr	r2, [pc, #136]	; (800af78 <TIM_OC2_SetConfig+0xe8>)
 800aef0:	4293      	cmp	r3, r2
 800aef2:	d10d      	bne.n	800af10 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800aef4:	697b      	ldr	r3, [r7, #20]
 800aef6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aefa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800aefc:	683b      	ldr	r3, [r7, #0]
 800aefe:	68db      	ldr	r3, [r3, #12]
 800af00:	011b      	lsls	r3, r3, #4
 800af02:	697a      	ldr	r2, [r7, #20]
 800af04:	4313      	orrs	r3, r2
 800af06:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800af08:	697b      	ldr	r3, [r7, #20]
 800af0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800af0e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	4a19      	ldr	r2, [pc, #100]	; (800af78 <TIM_OC2_SetConfig+0xe8>)
 800af14:	4293      	cmp	r3, r2
 800af16:	d007      	beq.n	800af28 <TIM_OC2_SetConfig+0x98>
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	4a18      	ldr	r2, [pc, #96]	; (800af7c <TIM_OC2_SetConfig+0xec>)
 800af1c:	4293      	cmp	r3, r2
 800af1e:	d003      	beq.n	800af28 <TIM_OC2_SetConfig+0x98>
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	4a17      	ldr	r2, [pc, #92]	; (800af80 <TIM_OC2_SetConfig+0xf0>)
 800af24:	4293      	cmp	r3, r2
 800af26:	d113      	bne.n	800af50 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800af28:	693b      	ldr	r3, [r7, #16]
 800af2a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800af2e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800af30:	693b      	ldr	r3, [r7, #16]
 800af32:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800af36:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800af38:	683b      	ldr	r3, [r7, #0]
 800af3a:	695b      	ldr	r3, [r3, #20]
 800af3c:	009b      	lsls	r3, r3, #2
 800af3e:	693a      	ldr	r2, [r7, #16]
 800af40:	4313      	orrs	r3, r2
 800af42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800af44:	683b      	ldr	r3, [r7, #0]
 800af46:	699b      	ldr	r3, [r3, #24]
 800af48:	009b      	lsls	r3, r3, #2
 800af4a:	693a      	ldr	r2, [r7, #16]
 800af4c:	4313      	orrs	r3, r2
 800af4e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	693a      	ldr	r2, [r7, #16]
 800af54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	68fa      	ldr	r2, [r7, #12]
 800af5a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800af5c:	683b      	ldr	r3, [r7, #0]
 800af5e:	685a      	ldr	r2, [r3, #4]
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	697a      	ldr	r2, [r7, #20]
 800af68:	621a      	str	r2, [r3, #32]
}
 800af6a:	bf00      	nop
 800af6c:	371c      	adds	r7, #28
 800af6e:	46bd      	mov	sp, r7
 800af70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af74:	4770      	bx	lr
 800af76:	bf00      	nop
 800af78:	40012c00 	.word	0x40012c00
 800af7c:	40014000 	.word	0x40014000
 800af80:	40014400 	.word	0x40014400

0800af84 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800af84:	b480      	push	{r7}
 800af86:	b087      	sub	sp, #28
 800af88:	af00      	add	r7, sp, #0
 800af8a:	6078      	str	r0, [r7, #4]
 800af8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	6a1b      	ldr	r3, [r3, #32]
 800af92:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	6a1b      	ldr	r3, [r3, #32]
 800af9e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	685b      	ldr	r3, [r3, #4]
 800afa4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	69db      	ldr	r3, [r3, #28]
 800afaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800afb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800afb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	f023 0303 	bic.w	r3, r3, #3
 800afbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	68fa      	ldr	r2, [r7, #12]
 800afc6:	4313      	orrs	r3, r2
 800afc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800afca:	697b      	ldr	r3, [r7, #20]
 800afcc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800afd0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800afd2:	683b      	ldr	r3, [r7, #0]
 800afd4:	689b      	ldr	r3, [r3, #8]
 800afd6:	021b      	lsls	r3, r3, #8
 800afd8:	697a      	ldr	r2, [r7, #20]
 800afda:	4313      	orrs	r3, r2
 800afdc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	4a21      	ldr	r2, [pc, #132]	; (800b068 <TIM_OC3_SetConfig+0xe4>)
 800afe2:	4293      	cmp	r3, r2
 800afe4:	d10d      	bne.n	800b002 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800afe6:	697b      	ldr	r3, [r7, #20]
 800afe8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800afec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800afee:	683b      	ldr	r3, [r7, #0]
 800aff0:	68db      	ldr	r3, [r3, #12]
 800aff2:	021b      	lsls	r3, r3, #8
 800aff4:	697a      	ldr	r2, [r7, #20]
 800aff6:	4313      	orrs	r3, r2
 800aff8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800affa:	697b      	ldr	r3, [r7, #20]
 800affc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b000:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	4a18      	ldr	r2, [pc, #96]	; (800b068 <TIM_OC3_SetConfig+0xe4>)
 800b006:	4293      	cmp	r3, r2
 800b008:	d007      	beq.n	800b01a <TIM_OC3_SetConfig+0x96>
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	4a17      	ldr	r2, [pc, #92]	; (800b06c <TIM_OC3_SetConfig+0xe8>)
 800b00e:	4293      	cmp	r3, r2
 800b010:	d003      	beq.n	800b01a <TIM_OC3_SetConfig+0x96>
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	4a16      	ldr	r2, [pc, #88]	; (800b070 <TIM_OC3_SetConfig+0xec>)
 800b016:	4293      	cmp	r3, r2
 800b018:	d113      	bne.n	800b042 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b01a:	693b      	ldr	r3, [r7, #16]
 800b01c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b020:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b022:	693b      	ldr	r3, [r7, #16]
 800b024:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b028:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b02a:	683b      	ldr	r3, [r7, #0]
 800b02c:	695b      	ldr	r3, [r3, #20]
 800b02e:	011b      	lsls	r3, r3, #4
 800b030:	693a      	ldr	r2, [r7, #16]
 800b032:	4313      	orrs	r3, r2
 800b034:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b036:	683b      	ldr	r3, [r7, #0]
 800b038:	699b      	ldr	r3, [r3, #24]
 800b03a:	011b      	lsls	r3, r3, #4
 800b03c:	693a      	ldr	r2, [r7, #16]
 800b03e:	4313      	orrs	r3, r2
 800b040:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	693a      	ldr	r2, [r7, #16]
 800b046:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	68fa      	ldr	r2, [r7, #12]
 800b04c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b04e:	683b      	ldr	r3, [r7, #0]
 800b050:	685a      	ldr	r2, [r3, #4]
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	697a      	ldr	r2, [r7, #20]
 800b05a:	621a      	str	r2, [r3, #32]
}
 800b05c:	bf00      	nop
 800b05e:	371c      	adds	r7, #28
 800b060:	46bd      	mov	sp, r7
 800b062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b066:	4770      	bx	lr
 800b068:	40012c00 	.word	0x40012c00
 800b06c:	40014000 	.word	0x40014000
 800b070:	40014400 	.word	0x40014400

0800b074 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b074:	b480      	push	{r7}
 800b076:	b087      	sub	sp, #28
 800b078:	af00      	add	r7, sp, #0
 800b07a:	6078      	str	r0, [r7, #4]
 800b07c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	6a1b      	ldr	r3, [r3, #32]
 800b082:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	6a1b      	ldr	r3, [r3, #32]
 800b08e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	685b      	ldr	r3, [r3, #4]
 800b094:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	69db      	ldr	r3, [r3, #28]
 800b09a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b0a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b0a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b0ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b0b0:	683b      	ldr	r3, [r7, #0]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	021b      	lsls	r3, r3, #8
 800b0b6:	68fa      	ldr	r2, [r7, #12]
 800b0b8:	4313      	orrs	r3, r2
 800b0ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b0bc:	693b      	ldr	r3, [r7, #16]
 800b0be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b0c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b0c4:	683b      	ldr	r3, [r7, #0]
 800b0c6:	689b      	ldr	r3, [r3, #8]
 800b0c8:	031b      	lsls	r3, r3, #12
 800b0ca:	693a      	ldr	r2, [r7, #16]
 800b0cc:	4313      	orrs	r3, r2
 800b0ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	4a14      	ldr	r2, [pc, #80]	; (800b124 <TIM_OC4_SetConfig+0xb0>)
 800b0d4:	4293      	cmp	r3, r2
 800b0d6:	d007      	beq.n	800b0e8 <TIM_OC4_SetConfig+0x74>
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	4a13      	ldr	r2, [pc, #76]	; (800b128 <TIM_OC4_SetConfig+0xb4>)
 800b0dc:	4293      	cmp	r3, r2
 800b0de:	d003      	beq.n	800b0e8 <TIM_OC4_SetConfig+0x74>
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	4a12      	ldr	r2, [pc, #72]	; (800b12c <TIM_OC4_SetConfig+0xb8>)
 800b0e4:	4293      	cmp	r3, r2
 800b0e6:	d109      	bne.n	800b0fc <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b0e8:	697b      	ldr	r3, [r7, #20]
 800b0ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b0ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b0f0:	683b      	ldr	r3, [r7, #0]
 800b0f2:	695b      	ldr	r3, [r3, #20]
 800b0f4:	019b      	lsls	r3, r3, #6
 800b0f6:	697a      	ldr	r2, [r7, #20]
 800b0f8:	4313      	orrs	r3, r2
 800b0fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	697a      	ldr	r2, [r7, #20]
 800b100:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	68fa      	ldr	r2, [r7, #12]
 800b106:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b108:	683b      	ldr	r3, [r7, #0]
 800b10a:	685a      	ldr	r2, [r3, #4]
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	693a      	ldr	r2, [r7, #16]
 800b114:	621a      	str	r2, [r3, #32]
}
 800b116:	bf00      	nop
 800b118:	371c      	adds	r7, #28
 800b11a:	46bd      	mov	sp, r7
 800b11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b120:	4770      	bx	lr
 800b122:	bf00      	nop
 800b124:	40012c00 	.word	0x40012c00
 800b128:	40014000 	.word	0x40014000
 800b12c:	40014400 	.word	0x40014400

0800b130 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b130:	b480      	push	{r7}
 800b132:	b087      	sub	sp, #28
 800b134:	af00      	add	r7, sp, #0
 800b136:	6078      	str	r0, [r7, #4]
 800b138:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	6a1b      	ldr	r3, [r3, #32]
 800b13e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	6a1b      	ldr	r3, [r3, #32]
 800b14a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	685b      	ldr	r3, [r3, #4]
 800b150:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b156:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b15e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b162:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b164:	683b      	ldr	r3, [r7, #0]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	68fa      	ldr	r2, [r7, #12]
 800b16a:	4313      	orrs	r3, r2
 800b16c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b16e:	693b      	ldr	r3, [r7, #16]
 800b170:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800b174:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b176:	683b      	ldr	r3, [r7, #0]
 800b178:	689b      	ldr	r3, [r3, #8]
 800b17a:	041b      	lsls	r3, r3, #16
 800b17c:	693a      	ldr	r2, [r7, #16]
 800b17e:	4313      	orrs	r3, r2
 800b180:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	4a13      	ldr	r2, [pc, #76]	; (800b1d4 <TIM_OC5_SetConfig+0xa4>)
 800b186:	4293      	cmp	r3, r2
 800b188:	d007      	beq.n	800b19a <TIM_OC5_SetConfig+0x6a>
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	4a12      	ldr	r2, [pc, #72]	; (800b1d8 <TIM_OC5_SetConfig+0xa8>)
 800b18e:	4293      	cmp	r3, r2
 800b190:	d003      	beq.n	800b19a <TIM_OC5_SetConfig+0x6a>
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	4a11      	ldr	r2, [pc, #68]	; (800b1dc <TIM_OC5_SetConfig+0xac>)
 800b196:	4293      	cmp	r3, r2
 800b198:	d109      	bne.n	800b1ae <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b19a:	697b      	ldr	r3, [r7, #20]
 800b19c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b1a0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b1a2:	683b      	ldr	r3, [r7, #0]
 800b1a4:	695b      	ldr	r3, [r3, #20]
 800b1a6:	021b      	lsls	r3, r3, #8
 800b1a8:	697a      	ldr	r2, [r7, #20]
 800b1aa:	4313      	orrs	r3, r2
 800b1ac:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	697a      	ldr	r2, [r7, #20]
 800b1b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	68fa      	ldr	r2, [r7, #12]
 800b1b8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b1ba:	683b      	ldr	r3, [r7, #0]
 800b1bc:	685a      	ldr	r2, [r3, #4]
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	693a      	ldr	r2, [r7, #16]
 800b1c6:	621a      	str	r2, [r3, #32]
}
 800b1c8:	bf00      	nop
 800b1ca:	371c      	adds	r7, #28
 800b1cc:	46bd      	mov	sp, r7
 800b1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d2:	4770      	bx	lr
 800b1d4:	40012c00 	.word	0x40012c00
 800b1d8:	40014000 	.word	0x40014000
 800b1dc:	40014400 	.word	0x40014400

0800b1e0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b1e0:	b480      	push	{r7}
 800b1e2:	b087      	sub	sp, #28
 800b1e4:	af00      	add	r7, sp, #0
 800b1e6:	6078      	str	r0, [r7, #4]
 800b1e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	6a1b      	ldr	r3, [r3, #32]
 800b1ee:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	6a1b      	ldr	r3, [r3, #32]
 800b1fa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	685b      	ldr	r3, [r3, #4]
 800b200:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b206:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b20e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b212:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b214:	683b      	ldr	r3, [r7, #0]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	021b      	lsls	r3, r3, #8
 800b21a:	68fa      	ldr	r2, [r7, #12]
 800b21c:	4313      	orrs	r3, r2
 800b21e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b220:	693b      	ldr	r3, [r7, #16]
 800b222:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b226:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b228:	683b      	ldr	r3, [r7, #0]
 800b22a:	689b      	ldr	r3, [r3, #8]
 800b22c:	051b      	lsls	r3, r3, #20
 800b22e:	693a      	ldr	r2, [r7, #16]
 800b230:	4313      	orrs	r3, r2
 800b232:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	4a14      	ldr	r2, [pc, #80]	; (800b288 <TIM_OC6_SetConfig+0xa8>)
 800b238:	4293      	cmp	r3, r2
 800b23a:	d007      	beq.n	800b24c <TIM_OC6_SetConfig+0x6c>
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	4a13      	ldr	r2, [pc, #76]	; (800b28c <TIM_OC6_SetConfig+0xac>)
 800b240:	4293      	cmp	r3, r2
 800b242:	d003      	beq.n	800b24c <TIM_OC6_SetConfig+0x6c>
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	4a12      	ldr	r2, [pc, #72]	; (800b290 <TIM_OC6_SetConfig+0xb0>)
 800b248:	4293      	cmp	r3, r2
 800b24a:	d109      	bne.n	800b260 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b24c:	697b      	ldr	r3, [r7, #20]
 800b24e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b252:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b254:	683b      	ldr	r3, [r7, #0]
 800b256:	695b      	ldr	r3, [r3, #20]
 800b258:	029b      	lsls	r3, r3, #10
 800b25a:	697a      	ldr	r2, [r7, #20]
 800b25c:	4313      	orrs	r3, r2
 800b25e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	697a      	ldr	r2, [r7, #20]
 800b264:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	68fa      	ldr	r2, [r7, #12]
 800b26a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b26c:	683b      	ldr	r3, [r7, #0]
 800b26e:	685a      	ldr	r2, [r3, #4]
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	693a      	ldr	r2, [r7, #16]
 800b278:	621a      	str	r2, [r3, #32]
}
 800b27a:	bf00      	nop
 800b27c:	371c      	adds	r7, #28
 800b27e:	46bd      	mov	sp, r7
 800b280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b284:	4770      	bx	lr
 800b286:	bf00      	nop
 800b288:	40012c00 	.word	0x40012c00
 800b28c:	40014000 	.word	0x40014000
 800b290:	40014400 	.word	0x40014400

0800b294 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b294:	b480      	push	{r7}
 800b296:	b087      	sub	sp, #28
 800b298:	af00      	add	r7, sp, #0
 800b29a:	60f8      	str	r0, [r7, #12]
 800b29c:	60b9      	str	r1, [r7, #8]
 800b29e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	6a1b      	ldr	r3, [r3, #32]
 800b2a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	6a1b      	ldr	r3, [r3, #32]
 800b2aa:	f023 0201 	bic.w	r2, r3, #1
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	699b      	ldr	r3, [r3, #24]
 800b2b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b2b8:	693b      	ldr	r3, [r7, #16]
 800b2ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b2be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	011b      	lsls	r3, r3, #4
 800b2c4:	693a      	ldr	r2, [r7, #16]
 800b2c6:	4313      	orrs	r3, r2
 800b2c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b2ca:	697b      	ldr	r3, [r7, #20]
 800b2cc:	f023 030a 	bic.w	r3, r3, #10
 800b2d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b2d2:	697a      	ldr	r2, [r7, #20]
 800b2d4:	68bb      	ldr	r3, [r7, #8]
 800b2d6:	4313      	orrs	r3, r2
 800b2d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	693a      	ldr	r2, [r7, #16]
 800b2de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	697a      	ldr	r2, [r7, #20]
 800b2e4:	621a      	str	r2, [r3, #32]
}
 800b2e6:	bf00      	nop
 800b2e8:	371c      	adds	r7, #28
 800b2ea:	46bd      	mov	sp, r7
 800b2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2f0:	4770      	bx	lr

0800b2f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b2f2:	b480      	push	{r7}
 800b2f4:	b087      	sub	sp, #28
 800b2f6:	af00      	add	r7, sp, #0
 800b2f8:	60f8      	str	r0, [r7, #12]
 800b2fa:	60b9      	str	r1, [r7, #8]
 800b2fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	6a1b      	ldr	r3, [r3, #32]
 800b302:	f023 0210 	bic.w	r2, r3, #16
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	699b      	ldr	r3, [r3, #24]
 800b30e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	6a1b      	ldr	r3, [r3, #32]
 800b314:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b316:	697b      	ldr	r3, [r7, #20]
 800b318:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b31c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	031b      	lsls	r3, r3, #12
 800b322:	697a      	ldr	r2, [r7, #20]
 800b324:	4313      	orrs	r3, r2
 800b326:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b328:	693b      	ldr	r3, [r7, #16]
 800b32a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b32e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b330:	68bb      	ldr	r3, [r7, #8]
 800b332:	011b      	lsls	r3, r3, #4
 800b334:	693a      	ldr	r2, [r7, #16]
 800b336:	4313      	orrs	r3, r2
 800b338:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	697a      	ldr	r2, [r7, #20]
 800b33e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	693a      	ldr	r2, [r7, #16]
 800b344:	621a      	str	r2, [r3, #32]
}
 800b346:	bf00      	nop
 800b348:	371c      	adds	r7, #28
 800b34a:	46bd      	mov	sp, r7
 800b34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b350:	4770      	bx	lr

0800b352 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b352:	b480      	push	{r7}
 800b354:	b085      	sub	sp, #20
 800b356:	af00      	add	r7, sp, #0
 800b358:	6078      	str	r0, [r7, #4]
 800b35a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	689b      	ldr	r3, [r3, #8]
 800b360:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b368:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b36a:	683a      	ldr	r2, [r7, #0]
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	4313      	orrs	r3, r2
 800b370:	f043 0307 	orr.w	r3, r3, #7
 800b374:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	68fa      	ldr	r2, [r7, #12]
 800b37a:	609a      	str	r2, [r3, #8]
}
 800b37c:	bf00      	nop
 800b37e:	3714      	adds	r7, #20
 800b380:	46bd      	mov	sp, r7
 800b382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b386:	4770      	bx	lr

0800b388 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b388:	b480      	push	{r7}
 800b38a:	b087      	sub	sp, #28
 800b38c:	af00      	add	r7, sp, #0
 800b38e:	60f8      	str	r0, [r7, #12]
 800b390:	60b9      	str	r1, [r7, #8]
 800b392:	607a      	str	r2, [r7, #4]
 800b394:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	689b      	ldr	r3, [r3, #8]
 800b39a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b39c:	697b      	ldr	r3, [r7, #20]
 800b39e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b3a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b3a4:	683b      	ldr	r3, [r7, #0]
 800b3a6:	021a      	lsls	r2, r3, #8
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	431a      	orrs	r2, r3
 800b3ac:	68bb      	ldr	r3, [r7, #8]
 800b3ae:	4313      	orrs	r3, r2
 800b3b0:	697a      	ldr	r2, [r7, #20]
 800b3b2:	4313      	orrs	r3, r2
 800b3b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	697a      	ldr	r2, [r7, #20]
 800b3ba:	609a      	str	r2, [r3, #8]
}
 800b3bc:	bf00      	nop
 800b3be:	371c      	adds	r7, #28
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c6:	4770      	bx	lr

0800b3c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b3c8:	b480      	push	{r7}
 800b3ca:	b087      	sub	sp, #28
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	60f8      	str	r0, [r7, #12]
 800b3d0:	60b9      	str	r1, [r7, #8]
 800b3d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b3d4:	68bb      	ldr	r3, [r7, #8]
 800b3d6:	f003 031f 	and.w	r3, r3, #31
 800b3da:	2201      	movs	r2, #1
 800b3dc:	fa02 f303 	lsl.w	r3, r2, r3
 800b3e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	6a1a      	ldr	r2, [r3, #32]
 800b3e6:	697b      	ldr	r3, [r7, #20]
 800b3e8:	43db      	mvns	r3, r3
 800b3ea:	401a      	ands	r2, r3
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	6a1a      	ldr	r2, [r3, #32]
 800b3f4:	68bb      	ldr	r3, [r7, #8]
 800b3f6:	f003 031f 	and.w	r3, r3, #31
 800b3fa:	6879      	ldr	r1, [r7, #4]
 800b3fc:	fa01 f303 	lsl.w	r3, r1, r3
 800b400:	431a      	orrs	r2, r3
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	621a      	str	r2, [r3, #32]
}
 800b406:	bf00      	nop
 800b408:	371c      	adds	r7, #28
 800b40a:	46bd      	mov	sp, r7
 800b40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b410:	4770      	bx	lr
	...

0800b414 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b414:	b480      	push	{r7}
 800b416:	b085      	sub	sp, #20
 800b418:	af00      	add	r7, sp, #0
 800b41a:	6078      	str	r0, [r7, #4]
 800b41c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b424:	2b01      	cmp	r3, #1
 800b426:	d101      	bne.n	800b42c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b428:	2302      	movs	r3, #2
 800b42a:	e054      	b.n	800b4d6 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	2201      	movs	r2, #1
 800b430:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	2202      	movs	r2, #2
 800b438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	685b      	ldr	r3, [r3, #4]
 800b442:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	689b      	ldr	r3, [r3, #8]
 800b44a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	4a24      	ldr	r2, [pc, #144]	; (800b4e4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800b452:	4293      	cmp	r3, r2
 800b454:	d108      	bne.n	800b468 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800b45c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b45e:	683b      	ldr	r3, [r7, #0]
 800b460:	685b      	ldr	r3, [r3, #4]
 800b462:	68fa      	ldr	r2, [r7, #12]
 800b464:	4313      	orrs	r3, r2
 800b466:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b46e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b470:	683b      	ldr	r3, [r7, #0]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	68fa      	ldr	r2, [r7, #12]
 800b476:	4313      	orrs	r3, r2
 800b478:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	68fa      	ldr	r2, [r7, #12]
 800b480:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	4a17      	ldr	r2, [pc, #92]	; (800b4e4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800b488:	4293      	cmp	r3, r2
 800b48a:	d00e      	beq.n	800b4aa <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b494:	d009      	beq.n	800b4aa <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	4a13      	ldr	r2, [pc, #76]	; (800b4e8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800b49c:	4293      	cmp	r3, r2
 800b49e:	d004      	beq.n	800b4aa <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	4a11      	ldr	r2, [pc, #68]	; (800b4ec <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800b4a6:	4293      	cmp	r3, r2
 800b4a8:	d10c      	bne.n	800b4c4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b4aa:	68bb      	ldr	r3, [r7, #8]
 800b4ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b4b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b4b2:	683b      	ldr	r3, [r7, #0]
 800b4b4:	689b      	ldr	r3, [r3, #8]
 800b4b6:	68ba      	ldr	r2, [r7, #8]
 800b4b8:	4313      	orrs	r3, r2
 800b4ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	68ba      	ldr	r2, [r7, #8]
 800b4c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	2201      	movs	r2, #1
 800b4c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b4d4:	2300      	movs	r3, #0
}
 800b4d6:	4618      	mov	r0, r3
 800b4d8:	3714      	adds	r7, #20
 800b4da:	46bd      	mov	sp, r7
 800b4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e0:	4770      	bx	lr
 800b4e2:	bf00      	nop
 800b4e4:	40012c00 	.word	0x40012c00
 800b4e8:	40000400 	.word	0x40000400
 800b4ec:	40014000 	.word	0x40014000

0800b4f0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b4f0:	b480      	push	{r7}
 800b4f2:	b085      	sub	sp, #20
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	6078      	str	r0, [r7, #4]
 800b4f8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b504:	2b01      	cmp	r3, #1
 800b506:	d101      	bne.n	800b50c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b508:	2302      	movs	r3, #2
 800b50a:	e060      	b.n	800b5ce <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	2201      	movs	r2, #1
 800b510:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800b51a:	683b      	ldr	r3, [r7, #0]
 800b51c:	68db      	ldr	r3, [r3, #12]
 800b51e:	4313      	orrs	r3, r2
 800b520:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b528:	683b      	ldr	r3, [r7, #0]
 800b52a:	689b      	ldr	r3, [r3, #8]
 800b52c:	4313      	orrs	r3, r2
 800b52e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800b536:	683b      	ldr	r3, [r7, #0]
 800b538:	685b      	ldr	r3, [r3, #4]
 800b53a:	4313      	orrs	r3, r2
 800b53c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800b544:	683b      	ldr	r3, [r7, #0]
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	4313      	orrs	r3, r2
 800b54a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b552:	683b      	ldr	r3, [r7, #0]
 800b554:	691b      	ldr	r3, [r3, #16]
 800b556:	4313      	orrs	r3, r2
 800b558:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800b560:	683b      	ldr	r3, [r7, #0]
 800b562:	695b      	ldr	r3, [r3, #20]
 800b564:	4313      	orrs	r3, r2
 800b566:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800b56e:	683b      	ldr	r3, [r7, #0]
 800b570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b572:	4313      	orrs	r3, r2
 800b574:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800b57c:	683b      	ldr	r3, [r7, #0]
 800b57e:	699b      	ldr	r3, [r3, #24]
 800b580:	041b      	lsls	r3, r3, #16
 800b582:	4313      	orrs	r3, r2
 800b584:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	4a14      	ldr	r2, [pc, #80]	; (800b5dc <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 800b58c:	4293      	cmp	r3, r2
 800b58e:	d115      	bne.n	800b5bc <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800b596:	683b      	ldr	r3, [r7, #0]
 800b598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b59a:	051b      	lsls	r3, r3, #20
 800b59c:	4313      	orrs	r3, r2
 800b59e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800b5a6:	683b      	ldr	r3, [r7, #0]
 800b5a8:	69db      	ldr	r3, [r3, #28]
 800b5aa:	4313      	orrs	r3, r2
 800b5ac:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800b5b4:	683b      	ldr	r3, [r7, #0]
 800b5b6:	6a1b      	ldr	r3, [r3, #32]
 800b5b8:	4313      	orrs	r3, r2
 800b5ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	68fa      	ldr	r2, [r7, #12]
 800b5c2:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	2200      	movs	r2, #0
 800b5c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b5cc:	2300      	movs	r3, #0
}
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	3714      	adds	r7, #20
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d8:	4770      	bx	lr
 800b5da:	bf00      	nop
 800b5dc:	40012c00 	.word	0x40012c00

0800b5e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b5e0:	b480      	push	{r7}
 800b5e2:	b083      	sub	sp, #12
 800b5e4:	af00      	add	r7, sp, #0
 800b5e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b5e8:	bf00      	nop
 800b5ea:	370c      	adds	r7, #12
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f2:	4770      	bx	lr

0800b5f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b5f4:	b480      	push	{r7}
 800b5f6:	b083      	sub	sp, #12
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b5fc:	bf00      	nop
 800b5fe:	370c      	adds	r7, #12
 800b600:	46bd      	mov	sp, r7
 800b602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b606:	4770      	bx	lr

0800b608 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b608:	b480      	push	{r7}
 800b60a:	b083      	sub	sp, #12
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b610:	bf00      	nop
 800b612:	370c      	adds	r7, #12
 800b614:	46bd      	mov	sp, r7
 800b616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b61a:	4770      	bx	lr

0800b61c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b61c:	b580      	push	{r7, lr}
 800b61e:	b082      	sub	sp, #8
 800b620:	af00      	add	r7, sp, #0
 800b622:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	2b00      	cmp	r3, #0
 800b628:	d101      	bne.n	800b62e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b62a:	2301      	movs	r3, #1
 800b62c:	e040      	b.n	800b6b0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b632:	2b00      	cmp	r3, #0
 800b634:	d106      	bne.n	800b644 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	2200      	movs	r2, #0
 800b63a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b63e:	6878      	ldr	r0, [r7, #4]
 800b640:	f7fa fc3a 	bl	8005eb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	2224      	movs	r2, #36	; 0x24
 800b648:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	681a      	ldr	r2, [r3, #0]
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	f022 0201 	bic.w	r2, r2, #1
 800b658:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b65a:	6878      	ldr	r0, [r7, #4]
 800b65c:	f000 fbde 	bl	800be1c <UART_SetConfig>
 800b660:	4603      	mov	r3, r0
 800b662:	2b01      	cmp	r3, #1
 800b664:	d101      	bne.n	800b66a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800b666:	2301      	movs	r3, #1
 800b668:	e022      	b.n	800b6b0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d002      	beq.n	800b678 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800b672:	6878      	ldr	r0, [r7, #4]
 800b674:	f000 fe58 	bl	800c328 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	685a      	ldr	r2, [r3, #4]
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b686:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	689a      	ldr	r2, [r3, #8]
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b696:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	681a      	ldr	r2, [r3, #0]
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	f042 0201 	orr.w	r2, r2, #1
 800b6a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b6a8:	6878      	ldr	r0, [r7, #4]
 800b6aa:	f000 fedf 	bl	800c46c <UART_CheckIdleState>
 800b6ae:	4603      	mov	r3, r0
}
 800b6b0:	4618      	mov	r0, r3
 800b6b2:	3708      	adds	r7, #8
 800b6b4:	46bd      	mov	sp, r7
 800b6b6:	bd80      	pop	{r7, pc}

0800b6b8 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800b6b8:	b480      	push	{r7}
 800b6ba:	b08b      	sub	sp, #44	; 0x2c
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	60f8      	str	r0, [r7, #12]
 800b6c0:	60b9      	str	r1, [r7, #8]
 800b6c2:	4613      	mov	r3, r2
 800b6c4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b6ca:	2b20      	cmp	r3, #32
 800b6cc:	d156      	bne.n	800b77c <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 800b6ce:	68bb      	ldr	r3, [r7, #8]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d002      	beq.n	800b6da <HAL_UART_Transmit_IT+0x22>
 800b6d4:	88fb      	ldrh	r3, [r7, #6]
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d101      	bne.n	800b6de <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800b6da:	2301      	movs	r3, #1
 800b6dc:	e04f      	b.n	800b77e <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800b6e4:	2b01      	cmp	r3, #1
 800b6e6:	d101      	bne.n	800b6ec <HAL_UART_Transmit_IT+0x34>
 800b6e8:	2302      	movs	r3, #2
 800b6ea:	e048      	b.n	800b77e <HAL_UART_Transmit_IT+0xc6>
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	2201      	movs	r2, #1
 800b6f0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	68ba      	ldr	r2, [r7, #8]
 800b6f8:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	88fa      	ldrh	r2, [r7, #6]
 800b6fe:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	88fa      	ldrh	r2, [r7, #6]
 800b706:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	2200      	movs	r2, #0
 800b70e:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	2200      	movs	r2, #0
 800b714:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	2221      	movs	r2, #33	; 0x21
 800b71c:	679a      	str	r2, [r3, #120]	; 0x78
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	689b      	ldr	r3, [r3, #8]
 800b722:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b726:	d107      	bne.n	800b738 <HAL_UART_Transmit_IT+0x80>
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	691b      	ldr	r3, [r3, #16]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d103      	bne.n	800b738 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	4a16      	ldr	r2, [pc, #88]	; (800b78c <HAL_UART_Transmit_IT+0xd4>)
 800b734:	669a      	str	r2, [r3, #104]	; 0x68
 800b736:	e002      	b.n	800b73e <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	4a15      	ldr	r2, [pc, #84]	; (800b790 <HAL_UART_Transmit_IT+0xd8>)
 800b73c:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	2200      	movs	r2, #0
 800b742:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b74c:	697b      	ldr	r3, [r7, #20]
 800b74e:	e853 3f00 	ldrex	r3, [r3]
 800b752:	613b      	str	r3, [r7, #16]
   return(result);
 800b754:	693b      	ldr	r3, [r7, #16]
 800b756:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b75a:	627b      	str	r3, [r7, #36]	; 0x24
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	461a      	mov	r2, r3
 800b762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b764:	623b      	str	r3, [r7, #32]
 800b766:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b768:	69f9      	ldr	r1, [r7, #28]
 800b76a:	6a3a      	ldr	r2, [r7, #32]
 800b76c:	e841 2300 	strex	r3, r2, [r1]
 800b770:	61bb      	str	r3, [r7, #24]
   return(result);
 800b772:	69bb      	ldr	r3, [r7, #24]
 800b774:	2b00      	cmp	r3, #0
 800b776:	d1e6      	bne.n	800b746 <HAL_UART_Transmit_IT+0x8e>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800b778:	2300      	movs	r3, #0
 800b77a:	e000      	b.n	800b77e <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 800b77c:	2302      	movs	r3, #2
  }
}
 800b77e:	4618      	mov	r0, r3
 800b780:	372c      	adds	r7, #44	; 0x2c
 800b782:	46bd      	mov	sp, r7
 800b784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b788:	4770      	bx	lr
 800b78a:	bf00      	nop
 800b78c:	0800c9c7 	.word	0x0800c9c7
 800b790:	0800c90f 	.word	0x0800c90f

0800b794 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b794:	b580      	push	{r7, lr}
 800b796:	b08a      	sub	sp, #40	; 0x28
 800b798:	af00      	add	r7, sp, #0
 800b79a:	60f8      	str	r0, [r7, #12]
 800b79c:	60b9      	str	r1, [r7, #8]
 800b79e:	4613      	mov	r3, r2
 800b7a0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b7a6:	2b20      	cmp	r3, #32
 800b7a8:	d142      	bne.n	800b830 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800b7aa:	68bb      	ldr	r3, [r7, #8]
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d002      	beq.n	800b7b6 <HAL_UART_Receive_IT+0x22>
 800b7b0:	88fb      	ldrh	r3, [r7, #6]
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d101      	bne.n	800b7ba <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800b7b6:	2301      	movs	r3, #1
 800b7b8:	e03b      	b.n	800b832 <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800b7c0:	2b01      	cmp	r3, #1
 800b7c2:	d101      	bne.n	800b7c8 <HAL_UART_Receive_IT+0x34>
 800b7c4:	2302      	movs	r3, #2
 800b7c6:	e034      	b.n	800b832 <HAL_UART_Receive_IT+0x9e>
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	2201      	movs	r2, #1
 800b7cc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	2200      	movs	r2, #0
 800b7d4:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	4a18      	ldr	r2, [pc, #96]	; (800b83c <HAL_UART_Receive_IT+0xa8>)
 800b7dc:	4293      	cmp	r3, r2
 800b7de:	d01f      	beq.n	800b820 <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	685b      	ldr	r3, [r3, #4]
 800b7e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d018      	beq.n	800b820 <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7f4:	697b      	ldr	r3, [r7, #20]
 800b7f6:	e853 3f00 	ldrex	r3, [r3]
 800b7fa:	613b      	str	r3, [r7, #16]
   return(result);
 800b7fc:	693b      	ldr	r3, [r7, #16]
 800b7fe:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b802:	627b      	str	r3, [r7, #36]	; 0x24
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	461a      	mov	r2, r3
 800b80a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b80c:	623b      	str	r3, [r7, #32]
 800b80e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b810:	69f9      	ldr	r1, [r7, #28]
 800b812:	6a3a      	ldr	r2, [r7, #32]
 800b814:	e841 2300 	strex	r3, r2, [r1]
 800b818:	61bb      	str	r3, [r7, #24]
   return(result);
 800b81a:	69bb      	ldr	r3, [r7, #24]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d1e6      	bne.n	800b7ee <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800b820:	88fb      	ldrh	r3, [r7, #6]
 800b822:	461a      	mov	r2, r3
 800b824:	68b9      	ldr	r1, [r7, #8]
 800b826:	68f8      	ldr	r0, [r7, #12]
 800b828:	f000 ff2e 	bl	800c688 <UART_Start_Receive_IT>
 800b82c:	4603      	mov	r3, r0
 800b82e:	e000      	b.n	800b832 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800b830:	2302      	movs	r3, #2
  }
}
 800b832:	4618      	mov	r0, r3
 800b834:	3728      	adds	r7, #40	; 0x28
 800b836:	46bd      	mov	sp, r7
 800b838:	bd80      	pop	{r7, pc}
 800b83a:	bf00      	nop
 800b83c:	40008000 	.word	0x40008000

0800b840 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b840:	b580      	push	{r7, lr}
 800b842:	b0ba      	sub	sp, #232	; 0xe8
 800b844:	af00      	add	r7, sp, #0
 800b846:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	69db      	ldr	r3, [r3, #28]
 800b84e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	689b      	ldr	r3, [r3, #8]
 800b862:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800b866:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800b86a:	f640 030f 	movw	r3, #2063	; 0x80f
 800b86e:	4013      	ands	r3, r2
 800b870:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800b874:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d115      	bne.n	800b8a8 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800b87c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b880:	f003 0320 	and.w	r3, r3, #32
 800b884:	2b00      	cmp	r3, #0
 800b886:	d00f      	beq.n	800b8a8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800b888:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b88c:	f003 0320 	and.w	r3, r3, #32
 800b890:	2b00      	cmp	r3, #0
 800b892:	d009      	beq.n	800b8a8 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b898:	2b00      	cmp	r3, #0
 800b89a:	f000 82a6 	beq.w	800bdea <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b8a2:	6878      	ldr	r0, [r7, #4]
 800b8a4:	4798      	blx	r3
      }
      return;
 800b8a6:	e2a0      	b.n	800bdea <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800b8a8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	f000 8117 	beq.w	800bae0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800b8b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b8b6:	f003 0301 	and.w	r3, r3, #1
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d106      	bne.n	800b8cc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800b8be:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800b8c2:	4b85      	ldr	r3, [pc, #532]	; (800bad8 <HAL_UART_IRQHandler+0x298>)
 800b8c4:	4013      	ands	r3, r2
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	f000 810a 	beq.w	800bae0 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b8cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b8d0:	f003 0301 	and.w	r3, r3, #1
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d011      	beq.n	800b8fc <HAL_UART_IRQHandler+0xbc>
 800b8d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b8dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d00b      	beq.n	800b8fc <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	2201      	movs	r2, #1
 800b8ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b8f2:	f043 0201 	orr.w	r2, r3, #1
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b8fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b900:	f003 0302 	and.w	r3, r3, #2
 800b904:	2b00      	cmp	r3, #0
 800b906:	d011      	beq.n	800b92c <HAL_UART_IRQHandler+0xec>
 800b908:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b90c:	f003 0301 	and.w	r3, r3, #1
 800b910:	2b00      	cmp	r3, #0
 800b912:	d00b      	beq.n	800b92c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	2202      	movs	r2, #2
 800b91a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b922:	f043 0204 	orr.w	r2, r3, #4
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b92c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b930:	f003 0304 	and.w	r3, r3, #4
 800b934:	2b00      	cmp	r3, #0
 800b936:	d011      	beq.n	800b95c <HAL_UART_IRQHandler+0x11c>
 800b938:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b93c:	f003 0301 	and.w	r3, r3, #1
 800b940:	2b00      	cmp	r3, #0
 800b942:	d00b      	beq.n	800b95c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	2204      	movs	r2, #4
 800b94a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b952:	f043 0202 	orr.w	r2, r3, #2
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800b95c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b960:	f003 0308 	and.w	r3, r3, #8
 800b964:	2b00      	cmp	r3, #0
 800b966:	d017      	beq.n	800b998 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800b968:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b96c:	f003 0320 	and.w	r3, r3, #32
 800b970:	2b00      	cmp	r3, #0
 800b972:	d105      	bne.n	800b980 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800b974:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b978:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d00b      	beq.n	800b998 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	2208      	movs	r2, #8
 800b986:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b98e:	f043 0208 	orr.w	r2, r3, #8
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800b998:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b99c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d012      	beq.n	800b9ca <HAL_UART_IRQHandler+0x18a>
 800b9a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b9a8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d00c      	beq.n	800b9ca <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b9b8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b9c0:	f043 0220 	orr.w	r2, r3, #32
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	f000 820c 	beq.w	800bdee <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800b9d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b9da:	f003 0320 	and.w	r3, r3, #32
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d00d      	beq.n	800b9fe <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800b9e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b9e6:	f003 0320 	and.w	r3, r3, #32
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d007      	beq.n	800b9fe <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d003      	beq.n	800b9fe <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b9fa:	6878      	ldr	r0, [r7, #4]
 800b9fc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ba04:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	689b      	ldr	r3, [r3, #8]
 800ba0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba12:	2b40      	cmp	r3, #64	; 0x40
 800ba14:	d005      	beq.n	800ba22 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ba16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ba1a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d04f      	beq.n	800bac2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ba22:	6878      	ldr	r0, [r7, #4]
 800ba24:	f000 fefa 	bl	800c81c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	689b      	ldr	r3, [r3, #8]
 800ba2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba32:	2b40      	cmp	r3, #64	; 0x40
 800ba34:	d141      	bne.n	800baba <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	3308      	adds	r3, #8
 800ba3c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba40:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800ba44:	e853 3f00 	ldrex	r3, [r3]
 800ba48:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800ba4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ba50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ba54:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	3308      	adds	r3, #8
 800ba5e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800ba62:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800ba66:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba6a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800ba6e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800ba72:	e841 2300 	strex	r3, r2, [r1]
 800ba76:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800ba7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d1d9      	bne.n	800ba36 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d013      	beq.n	800bab2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ba8e:	4a13      	ldr	r2, [pc, #76]	; (800badc <HAL_UART_IRQHandler+0x29c>)
 800ba90:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ba96:	4618      	mov	r0, r3
 800ba98:	f7fc f93c 	bl	8007d14 <HAL_DMA_Abort_IT>
 800ba9c:	4603      	mov	r3, r0
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d017      	beq.n	800bad2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800baa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800baa8:	687a      	ldr	r2, [r7, #4]
 800baaa:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800baac:	4610      	mov	r0, r2
 800baae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bab0:	e00f      	b.n	800bad2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bab2:	6878      	ldr	r0, [r7, #4]
 800bab4:	f7f5 ff3e 	bl	8001934 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bab8:	e00b      	b.n	800bad2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800baba:	6878      	ldr	r0, [r7, #4]
 800babc:	f7f5 ff3a 	bl	8001934 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bac0:	e007      	b.n	800bad2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800bac2:	6878      	ldr	r0, [r7, #4]
 800bac4:	f7f5 ff36 	bl	8001934 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	2200      	movs	r2, #0
 800bacc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800bad0:	e18d      	b.n	800bdee <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bad2:	bf00      	nop
    return;
 800bad4:	e18b      	b.n	800bdee <HAL_UART_IRQHandler+0x5ae>
 800bad6:	bf00      	nop
 800bad8:	04000120 	.word	0x04000120
 800badc:	0800c8e3 	.word	0x0800c8e3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bae4:	2b01      	cmp	r3, #1
 800bae6:	f040 8146 	bne.w	800bd76 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800baea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800baee:	f003 0310 	and.w	r3, r3, #16
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	f000 813f 	beq.w	800bd76 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800baf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bafc:	f003 0310 	and.w	r3, r3, #16
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	f000 8138 	beq.w	800bd76 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	2210      	movs	r2, #16
 800bb0c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	689b      	ldr	r3, [r3, #8]
 800bb14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb18:	2b40      	cmp	r3, #64	; 0x40
 800bb1a:	f040 80b4 	bne.w	800bc86 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	685b      	ldr	r3, [r3, #4]
 800bb26:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800bb2a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	f000 815f 	beq.w	800bdf2 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800bb3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800bb3e:	429a      	cmp	r2, r3
 800bb40:	f080 8157 	bcs.w	800bdf2 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800bb4a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	f003 0320 	and.w	r3, r3, #32
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	f040 8085 	bne.w	800bc6a <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb68:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800bb6c:	e853 3f00 	ldrex	r3, [r3]
 800bb70:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800bb74:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800bb78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bb7c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	461a      	mov	r2, r3
 800bb86:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800bb8a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800bb8e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb92:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800bb96:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800bb9a:	e841 2300 	strex	r3, r2, [r1]
 800bb9e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800bba2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d1da      	bne.n	800bb60 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	3308      	adds	r3, #8
 800bbb0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbb2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bbb4:	e853 3f00 	ldrex	r3, [r3]
 800bbb8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800bbba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bbbc:	f023 0301 	bic.w	r3, r3, #1
 800bbc0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	3308      	adds	r3, #8
 800bbca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800bbce:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800bbd2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbd4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800bbd6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800bbda:	e841 2300 	strex	r3, r2, [r1]
 800bbde:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800bbe0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d1e1      	bne.n	800bbaa <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	3308      	adds	r3, #8
 800bbec:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800bbf0:	e853 3f00 	ldrex	r3, [r3]
 800bbf4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800bbf6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bbf8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bbfc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	3308      	adds	r3, #8
 800bc06:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800bc0a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800bc0c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc0e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800bc10:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800bc12:	e841 2300 	strex	r3, r2, [r1]
 800bc16:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800bc18:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d1e3      	bne.n	800bbe6 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	2220      	movs	r2, #32
 800bc22:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	2200      	movs	r2, #0
 800bc28:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc32:	e853 3f00 	ldrex	r3, [r3]
 800bc36:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800bc38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bc3a:	f023 0310 	bic.w	r3, r3, #16
 800bc3e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	461a      	mov	r2, r3
 800bc48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800bc4c:	65bb      	str	r3, [r7, #88]	; 0x58
 800bc4e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc50:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bc52:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800bc54:	e841 2300 	strex	r3, r2, [r1]
 800bc58:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800bc5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d1e4      	bne.n	800bc2a <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bc64:	4618      	mov	r0, r3
 800bc66:	f7fc f817 	bl	8007c98 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800bc76:	b29b      	uxth	r3, r3
 800bc78:	1ad3      	subs	r3, r2, r3
 800bc7a:	b29b      	uxth	r3, r3
 800bc7c:	4619      	mov	r1, r3
 800bc7e:	6878      	ldr	r0, [r7, #4]
 800bc80:	f000 f8c0 	bl	800be04 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800bc84:	e0b5      	b.n	800bdf2 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800bc92:	b29b      	uxth	r3, r3
 800bc94:	1ad3      	subs	r3, r2, r3
 800bc96:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800bca0:	b29b      	uxth	r3, r3
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	f000 80a7 	beq.w	800bdf6 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 800bca8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	f000 80a2 	beq.w	800bdf6 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bcba:	e853 3f00 	ldrex	r3, [r3]
 800bcbe:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800bcc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bcc2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800bcc6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	461a      	mov	r2, r3
 800bcd0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800bcd4:	647b      	str	r3, [r7, #68]	; 0x44
 800bcd6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcd8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800bcda:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bcdc:	e841 2300 	strex	r3, r2, [r1]
 800bce0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800bce2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d1e4      	bne.n	800bcb2 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	3308      	adds	r3, #8
 800bcee:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcf2:	e853 3f00 	ldrex	r3, [r3]
 800bcf6:	623b      	str	r3, [r7, #32]
   return(result);
 800bcf8:	6a3b      	ldr	r3, [r7, #32]
 800bcfa:	f023 0301 	bic.w	r3, r3, #1
 800bcfe:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	3308      	adds	r3, #8
 800bd08:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800bd0c:	633a      	str	r2, [r7, #48]	; 0x30
 800bd0e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd10:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bd12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bd14:	e841 2300 	strex	r3, r2, [r1]
 800bd18:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800bd1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d1e3      	bne.n	800bce8 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	2220      	movs	r2, #32
 800bd24:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	2200      	movs	r2, #0
 800bd2a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	2200      	movs	r2, #0
 800bd30:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd38:	693b      	ldr	r3, [r7, #16]
 800bd3a:	e853 3f00 	ldrex	r3, [r3]
 800bd3e:	60fb      	str	r3, [r7, #12]
   return(result);
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	f023 0310 	bic.w	r3, r3, #16
 800bd46:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	461a      	mov	r2, r3
 800bd50:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800bd54:	61fb      	str	r3, [r7, #28]
 800bd56:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd58:	69b9      	ldr	r1, [r7, #24]
 800bd5a:	69fa      	ldr	r2, [r7, #28]
 800bd5c:	e841 2300 	strex	r3, r2, [r1]
 800bd60:	617b      	str	r3, [r7, #20]
   return(result);
 800bd62:	697b      	ldr	r3, [r7, #20]
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d1e4      	bne.n	800bd32 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800bd68:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800bd6c:	4619      	mov	r1, r3
 800bd6e:	6878      	ldr	r0, [r7, #4]
 800bd70:	f000 f848 	bl	800be04 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800bd74:	e03f      	b.n	800bdf6 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800bd76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bd7a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d00e      	beq.n	800bda0 <HAL_UART_IRQHandler+0x560>
 800bd82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bd86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d008      	beq.n	800bda0 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800bd96:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800bd98:	6878      	ldr	r0, [r7, #4]
 800bd9a:	f000 fffe 	bl	800cd9a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800bd9e:	e02d      	b.n	800bdfc <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800bda0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bda4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d00e      	beq.n	800bdca <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800bdac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bdb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d008      	beq.n	800bdca <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d01c      	beq.n	800bdfa <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bdc4:	6878      	ldr	r0, [r7, #4]
 800bdc6:	4798      	blx	r3
    }
    return;
 800bdc8:	e017      	b.n	800bdfa <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800bdca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bdce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d012      	beq.n	800bdfc <HAL_UART_IRQHandler+0x5bc>
 800bdd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bdda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d00c      	beq.n	800bdfc <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 800bde2:	6878      	ldr	r0, [r7, #4]
 800bde4:	f000 fe4f 	bl	800ca86 <UART_EndTransmit_IT>
    return;
 800bde8:	e008      	b.n	800bdfc <HAL_UART_IRQHandler+0x5bc>
      return;
 800bdea:	bf00      	nop
 800bdec:	e006      	b.n	800bdfc <HAL_UART_IRQHandler+0x5bc>
    return;
 800bdee:	bf00      	nop
 800bdf0:	e004      	b.n	800bdfc <HAL_UART_IRQHandler+0x5bc>
      return;
 800bdf2:	bf00      	nop
 800bdf4:	e002      	b.n	800bdfc <HAL_UART_IRQHandler+0x5bc>
      return;
 800bdf6:	bf00      	nop
 800bdf8:	e000      	b.n	800bdfc <HAL_UART_IRQHandler+0x5bc>
    return;
 800bdfa:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800bdfc:	37e8      	adds	r7, #232	; 0xe8
 800bdfe:	46bd      	mov	sp, r7
 800be00:	bd80      	pop	{r7, pc}
 800be02:	bf00      	nop

0800be04 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800be04:	b480      	push	{r7}
 800be06:	b083      	sub	sp, #12
 800be08:	af00      	add	r7, sp, #0
 800be0a:	6078      	str	r0, [r7, #4]
 800be0c:	460b      	mov	r3, r1
 800be0e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800be10:	bf00      	nop
 800be12:	370c      	adds	r7, #12
 800be14:	46bd      	mov	sp, r7
 800be16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be1a:	4770      	bx	lr

0800be1c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800be1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800be20:	b08a      	sub	sp, #40	; 0x28
 800be22:	af00      	add	r7, sp, #0
 800be24:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800be26:	2300      	movs	r3, #0
 800be28:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	689a      	ldr	r2, [r3, #8]
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	691b      	ldr	r3, [r3, #16]
 800be34:	431a      	orrs	r2, r3
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	695b      	ldr	r3, [r3, #20]
 800be3a:	431a      	orrs	r2, r3
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	69db      	ldr	r3, [r3, #28]
 800be40:	4313      	orrs	r3, r2
 800be42:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	681a      	ldr	r2, [r3, #0]
 800be4a:	4ba5      	ldr	r3, [pc, #660]	; (800c0e0 <UART_SetConfig+0x2c4>)
 800be4c:	4013      	ands	r3, r2
 800be4e:	68fa      	ldr	r2, [r7, #12]
 800be50:	6812      	ldr	r2, [r2, #0]
 800be52:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800be54:	430b      	orrs	r3, r1
 800be56:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	685b      	ldr	r3, [r3, #4]
 800be5e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	68da      	ldr	r2, [r3, #12]
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	430a      	orrs	r2, r1
 800be6c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	699b      	ldr	r3, [r3, #24]
 800be72:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	4a9a      	ldr	r2, [pc, #616]	; (800c0e4 <UART_SetConfig+0x2c8>)
 800be7a:	4293      	cmp	r3, r2
 800be7c:	d004      	beq.n	800be88 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	6a1b      	ldr	r3, [r3, #32]
 800be82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800be84:	4313      	orrs	r3, r2
 800be86:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	689b      	ldr	r3, [r3, #8]
 800be8e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800be98:	430a      	orrs	r2, r1
 800be9a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	4a91      	ldr	r2, [pc, #580]	; (800c0e8 <UART_SetConfig+0x2cc>)
 800bea2:	4293      	cmp	r3, r2
 800bea4:	d126      	bne.n	800bef4 <UART_SetConfig+0xd8>
 800bea6:	4b91      	ldr	r3, [pc, #580]	; (800c0ec <UART_SetConfig+0x2d0>)
 800bea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800beac:	f003 0303 	and.w	r3, r3, #3
 800beb0:	2b03      	cmp	r3, #3
 800beb2:	d81b      	bhi.n	800beec <UART_SetConfig+0xd0>
 800beb4:	a201      	add	r2, pc, #4	; (adr r2, 800bebc <UART_SetConfig+0xa0>)
 800beb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800beba:	bf00      	nop
 800bebc:	0800becd 	.word	0x0800becd
 800bec0:	0800bedd 	.word	0x0800bedd
 800bec4:	0800bed5 	.word	0x0800bed5
 800bec8:	0800bee5 	.word	0x0800bee5
 800becc:	2301      	movs	r3, #1
 800bece:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bed2:	e0d6      	b.n	800c082 <UART_SetConfig+0x266>
 800bed4:	2302      	movs	r3, #2
 800bed6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800beda:	e0d2      	b.n	800c082 <UART_SetConfig+0x266>
 800bedc:	2304      	movs	r3, #4
 800bede:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bee2:	e0ce      	b.n	800c082 <UART_SetConfig+0x266>
 800bee4:	2308      	movs	r3, #8
 800bee6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800beea:	e0ca      	b.n	800c082 <UART_SetConfig+0x266>
 800beec:	2310      	movs	r3, #16
 800beee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bef2:	e0c6      	b.n	800c082 <UART_SetConfig+0x266>
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	4a7d      	ldr	r2, [pc, #500]	; (800c0f0 <UART_SetConfig+0x2d4>)
 800befa:	4293      	cmp	r3, r2
 800befc:	d138      	bne.n	800bf70 <UART_SetConfig+0x154>
 800befe:	4b7b      	ldr	r3, [pc, #492]	; (800c0ec <UART_SetConfig+0x2d0>)
 800bf00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bf04:	f003 030c 	and.w	r3, r3, #12
 800bf08:	2b0c      	cmp	r3, #12
 800bf0a:	d82d      	bhi.n	800bf68 <UART_SetConfig+0x14c>
 800bf0c:	a201      	add	r2, pc, #4	; (adr r2, 800bf14 <UART_SetConfig+0xf8>)
 800bf0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf12:	bf00      	nop
 800bf14:	0800bf49 	.word	0x0800bf49
 800bf18:	0800bf69 	.word	0x0800bf69
 800bf1c:	0800bf69 	.word	0x0800bf69
 800bf20:	0800bf69 	.word	0x0800bf69
 800bf24:	0800bf59 	.word	0x0800bf59
 800bf28:	0800bf69 	.word	0x0800bf69
 800bf2c:	0800bf69 	.word	0x0800bf69
 800bf30:	0800bf69 	.word	0x0800bf69
 800bf34:	0800bf51 	.word	0x0800bf51
 800bf38:	0800bf69 	.word	0x0800bf69
 800bf3c:	0800bf69 	.word	0x0800bf69
 800bf40:	0800bf69 	.word	0x0800bf69
 800bf44:	0800bf61 	.word	0x0800bf61
 800bf48:	2300      	movs	r3, #0
 800bf4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bf4e:	e098      	b.n	800c082 <UART_SetConfig+0x266>
 800bf50:	2302      	movs	r3, #2
 800bf52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bf56:	e094      	b.n	800c082 <UART_SetConfig+0x266>
 800bf58:	2304      	movs	r3, #4
 800bf5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bf5e:	e090      	b.n	800c082 <UART_SetConfig+0x266>
 800bf60:	2308      	movs	r3, #8
 800bf62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bf66:	e08c      	b.n	800c082 <UART_SetConfig+0x266>
 800bf68:	2310      	movs	r3, #16
 800bf6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bf6e:	e088      	b.n	800c082 <UART_SetConfig+0x266>
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	4a5f      	ldr	r2, [pc, #380]	; (800c0f4 <UART_SetConfig+0x2d8>)
 800bf76:	4293      	cmp	r3, r2
 800bf78:	d125      	bne.n	800bfc6 <UART_SetConfig+0x1aa>
 800bf7a:	4b5c      	ldr	r3, [pc, #368]	; (800c0ec <UART_SetConfig+0x2d0>)
 800bf7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bf80:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800bf84:	2b30      	cmp	r3, #48	; 0x30
 800bf86:	d016      	beq.n	800bfb6 <UART_SetConfig+0x19a>
 800bf88:	2b30      	cmp	r3, #48	; 0x30
 800bf8a:	d818      	bhi.n	800bfbe <UART_SetConfig+0x1a2>
 800bf8c:	2b20      	cmp	r3, #32
 800bf8e:	d00a      	beq.n	800bfa6 <UART_SetConfig+0x18a>
 800bf90:	2b20      	cmp	r3, #32
 800bf92:	d814      	bhi.n	800bfbe <UART_SetConfig+0x1a2>
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d002      	beq.n	800bf9e <UART_SetConfig+0x182>
 800bf98:	2b10      	cmp	r3, #16
 800bf9a:	d008      	beq.n	800bfae <UART_SetConfig+0x192>
 800bf9c:	e00f      	b.n	800bfbe <UART_SetConfig+0x1a2>
 800bf9e:	2300      	movs	r3, #0
 800bfa0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bfa4:	e06d      	b.n	800c082 <UART_SetConfig+0x266>
 800bfa6:	2302      	movs	r3, #2
 800bfa8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bfac:	e069      	b.n	800c082 <UART_SetConfig+0x266>
 800bfae:	2304      	movs	r3, #4
 800bfb0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bfb4:	e065      	b.n	800c082 <UART_SetConfig+0x266>
 800bfb6:	2308      	movs	r3, #8
 800bfb8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bfbc:	e061      	b.n	800c082 <UART_SetConfig+0x266>
 800bfbe:	2310      	movs	r3, #16
 800bfc0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bfc4:	e05d      	b.n	800c082 <UART_SetConfig+0x266>
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	4a4b      	ldr	r2, [pc, #300]	; (800c0f8 <UART_SetConfig+0x2dc>)
 800bfcc:	4293      	cmp	r3, r2
 800bfce:	d125      	bne.n	800c01c <UART_SetConfig+0x200>
 800bfd0:	4b46      	ldr	r3, [pc, #280]	; (800c0ec <UART_SetConfig+0x2d0>)
 800bfd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bfd6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800bfda:	2bc0      	cmp	r3, #192	; 0xc0
 800bfdc:	d016      	beq.n	800c00c <UART_SetConfig+0x1f0>
 800bfde:	2bc0      	cmp	r3, #192	; 0xc0
 800bfe0:	d818      	bhi.n	800c014 <UART_SetConfig+0x1f8>
 800bfe2:	2b80      	cmp	r3, #128	; 0x80
 800bfe4:	d00a      	beq.n	800bffc <UART_SetConfig+0x1e0>
 800bfe6:	2b80      	cmp	r3, #128	; 0x80
 800bfe8:	d814      	bhi.n	800c014 <UART_SetConfig+0x1f8>
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d002      	beq.n	800bff4 <UART_SetConfig+0x1d8>
 800bfee:	2b40      	cmp	r3, #64	; 0x40
 800bff0:	d008      	beq.n	800c004 <UART_SetConfig+0x1e8>
 800bff2:	e00f      	b.n	800c014 <UART_SetConfig+0x1f8>
 800bff4:	2300      	movs	r3, #0
 800bff6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bffa:	e042      	b.n	800c082 <UART_SetConfig+0x266>
 800bffc:	2302      	movs	r3, #2
 800bffe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c002:	e03e      	b.n	800c082 <UART_SetConfig+0x266>
 800c004:	2304      	movs	r3, #4
 800c006:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c00a:	e03a      	b.n	800c082 <UART_SetConfig+0x266>
 800c00c:	2308      	movs	r3, #8
 800c00e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c012:	e036      	b.n	800c082 <UART_SetConfig+0x266>
 800c014:	2310      	movs	r3, #16
 800c016:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c01a:	e032      	b.n	800c082 <UART_SetConfig+0x266>
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	4a30      	ldr	r2, [pc, #192]	; (800c0e4 <UART_SetConfig+0x2c8>)
 800c022:	4293      	cmp	r3, r2
 800c024:	d12a      	bne.n	800c07c <UART_SetConfig+0x260>
 800c026:	4b31      	ldr	r3, [pc, #196]	; (800c0ec <UART_SetConfig+0x2d0>)
 800c028:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c02c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800c030:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c034:	d01a      	beq.n	800c06c <UART_SetConfig+0x250>
 800c036:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c03a:	d81b      	bhi.n	800c074 <UART_SetConfig+0x258>
 800c03c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c040:	d00c      	beq.n	800c05c <UART_SetConfig+0x240>
 800c042:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c046:	d815      	bhi.n	800c074 <UART_SetConfig+0x258>
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d003      	beq.n	800c054 <UART_SetConfig+0x238>
 800c04c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c050:	d008      	beq.n	800c064 <UART_SetConfig+0x248>
 800c052:	e00f      	b.n	800c074 <UART_SetConfig+0x258>
 800c054:	2300      	movs	r3, #0
 800c056:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c05a:	e012      	b.n	800c082 <UART_SetConfig+0x266>
 800c05c:	2302      	movs	r3, #2
 800c05e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c062:	e00e      	b.n	800c082 <UART_SetConfig+0x266>
 800c064:	2304      	movs	r3, #4
 800c066:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c06a:	e00a      	b.n	800c082 <UART_SetConfig+0x266>
 800c06c:	2308      	movs	r3, #8
 800c06e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c072:	e006      	b.n	800c082 <UART_SetConfig+0x266>
 800c074:	2310      	movs	r3, #16
 800c076:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c07a:	e002      	b.n	800c082 <UART_SetConfig+0x266>
 800c07c:	2310      	movs	r3, #16
 800c07e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	4a17      	ldr	r2, [pc, #92]	; (800c0e4 <UART_SetConfig+0x2c8>)
 800c088:	4293      	cmp	r3, r2
 800c08a:	f040 808b 	bne.w	800c1a4 <UART_SetConfig+0x388>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c08e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c092:	2b08      	cmp	r3, #8
 800c094:	d834      	bhi.n	800c100 <UART_SetConfig+0x2e4>
 800c096:	a201      	add	r2, pc, #4	; (adr r2, 800c09c <UART_SetConfig+0x280>)
 800c098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c09c:	0800c0c1 	.word	0x0800c0c1
 800c0a0:	0800c101 	.word	0x0800c101
 800c0a4:	0800c0c9 	.word	0x0800c0c9
 800c0a8:	0800c101 	.word	0x0800c101
 800c0ac:	0800c0cf 	.word	0x0800c0cf
 800c0b0:	0800c101 	.word	0x0800c101
 800c0b4:	0800c101 	.word	0x0800c101
 800c0b8:	0800c101 	.word	0x0800c101
 800c0bc:	0800c0d7 	.word	0x0800c0d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c0c0:	f7fc fe0c 	bl	8008cdc <HAL_RCC_GetPCLK1Freq>
 800c0c4:	61f8      	str	r0, [r7, #28]
        break;
 800c0c6:	e021      	b.n	800c10c <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c0c8:	4b0c      	ldr	r3, [pc, #48]	; (800c0fc <UART_SetConfig+0x2e0>)
 800c0ca:	61fb      	str	r3, [r7, #28]
        break;
 800c0cc:	e01e      	b.n	800c10c <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c0ce:	f7fc fd6d 	bl	8008bac <HAL_RCC_GetSysClockFreq>
 800c0d2:	61f8      	str	r0, [r7, #28]
        break;
 800c0d4:	e01a      	b.n	800c10c <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c0d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c0da:	61fb      	str	r3, [r7, #28]
        break;
 800c0dc:	e016      	b.n	800c10c <UART_SetConfig+0x2f0>
 800c0de:	bf00      	nop
 800c0e0:	efff69f3 	.word	0xefff69f3
 800c0e4:	40008000 	.word	0x40008000
 800c0e8:	40013800 	.word	0x40013800
 800c0ec:	40021000 	.word	0x40021000
 800c0f0:	40004400 	.word	0x40004400
 800c0f4:	40004800 	.word	0x40004800
 800c0f8:	40004c00 	.word	0x40004c00
 800c0fc:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800c100:	2300      	movs	r3, #0
 800c102:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800c104:	2301      	movs	r3, #1
 800c106:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800c10a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c10c:	69fb      	ldr	r3, [r7, #28]
 800c10e:	2b00      	cmp	r3, #0
 800c110:	f000 80fa 	beq.w	800c308 <UART_SetConfig+0x4ec>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	685a      	ldr	r2, [r3, #4]
 800c118:	4613      	mov	r3, r2
 800c11a:	005b      	lsls	r3, r3, #1
 800c11c:	4413      	add	r3, r2
 800c11e:	69fa      	ldr	r2, [r7, #28]
 800c120:	429a      	cmp	r2, r3
 800c122:	d305      	bcc.n	800c130 <UART_SetConfig+0x314>
          (pclk > (4096U * huart->Init.BaudRate)))
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	685b      	ldr	r3, [r3, #4]
 800c128:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800c12a:	69fa      	ldr	r2, [r7, #28]
 800c12c:	429a      	cmp	r2, r3
 800c12e:	d903      	bls.n	800c138 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 800c130:	2301      	movs	r3, #1
 800c132:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800c136:	e0e7      	b.n	800c308 <UART_SetConfig+0x4ec>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800c138:	69fb      	ldr	r3, [r7, #28]
 800c13a:	2200      	movs	r2, #0
 800c13c:	461c      	mov	r4, r3
 800c13e:	4615      	mov	r5, r2
 800c140:	f04f 0200 	mov.w	r2, #0
 800c144:	f04f 0300 	mov.w	r3, #0
 800c148:	022b      	lsls	r3, r5, #8
 800c14a:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800c14e:	0222      	lsls	r2, r4, #8
 800c150:	68f9      	ldr	r1, [r7, #12]
 800c152:	6849      	ldr	r1, [r1, #4]
 800c154:	0849      	lsrs	r1, r1, #1
 800c156:	2000      	movs	r0, #0
 800c158:	4688      	mov	r8, r1
 800c15a:	4681      	mov	r9, r0
 800c15c:	eb12 0a08 	adds.w	sl, r2, r8
 800c160:	eb43 0b09 	adc.w	fp, r3, r9
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	685b      	ldr	r3, [r3, #4]
 800c168:	2200      	movs	r2, #0
 800c16a:	603b      	str	r3, [r7, #0]
 800c16c:	607a      	str	r2, [r7, #4]
 800c16e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c172:	4650      	mov	r0, sl
 800c174:	4659      	mov	r1, fp
 800c176:	f7f4 fd6f 	bl	8000c58 <__aeabi_uldivmod>
 800c17a:	4602      	mov	r2, r0
 800c17c:	460b      	mov	r3, r1
 800c17e:	4613      	mov	r3, r2
 800c180:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c182:	69bb      	ldr	r3, [r7, #24]
 800c184:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c188:	d308      	bcc.n	800c19c <UART_SetConfig+0x380>
 800c18a:	69bb      	ldr	r3, [r7, #24]
 800c18c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c190:	d204      	bcs.n	800c19c <UART_SetConfig+0x380>
        {
          huart->Instance->BRR = usartdiv;
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	69ba      	ldr	r2, [r7, #24]
 800c198:	60da      	str	r2, [r3, #12]
 800c19a:	e0b5      	b.n	800c308 <UART_SetConfig+0x4ec>
        }
        else
        {
          ret = HAL_ERROR;
 800c19c:	2301      	movs	r3, #1
 800c19e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800c1a2:	e0b1      	b.n	800c308 <UART_SetConfig+0x4ec>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	69db      	ldr	r3, [r3, #28]
 800c1a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c1ac:	d15d      	bne.n	800c26a <UART_SetConfig+0x44e>
  {
    switch (clocksource)
 800c1ae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c1b2:	2b08      	cmp	r3, #8
 800c1b4:	d827      	bhi.n	800c206 <UART_SetConfig+0x3ea>
 800c1b6:	a201      	add	r2, pc, #4	; (adr r2, 800c1bc <UART_SetConfig+0x3a0>)
 800c1b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1bc:	0800c1e1 	.word	0x0800c1e1
 800c1c0:	0800c1e9 	.word	0x0800c1e9
 800c1c4:	0800c1f1 	.word	0x0800c1f1
 800c1c8:	0800c207 	.word	0x0800c207
 800c1cc:	0800c1f7 	.word	0x0800c1f7
 800c1d0:	0800c207 	.word	0x0800c207
 800c1d4:	0800c207 	.word	0x0800c207
 800c1d8:	0800c207 	.word	0x0800c207
 800c1dc:	0800c1ff 	.word	0x0800c1ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c1e0:	f7fc fd7c 	bl	8008cdc <HAL_RCC_GetPCLK1Freq>
 800c1e4:	61f8      	str	r0, [r7, #28]
        break;
 800c1e6:	e014      	b.n	800c212 <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c1e8:	f7fc fd8e 	bl	8008d08 <HAL_RCC_GetPCLK2Freq>
 800c1ec:	61f8      	str	r0, [r7, #28]
        break;
 800c1ee:	e010      	b.n	800c212 <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c1f0:	4b4c      	ldr	r3, [pc, #304]	; (800c324 <UART_SetConfig+0x508>)
 800c1f2:	61fb      	str	r3, [r7, #28]
        break;
 800c1f4:	e00d      	b.n	800c212 <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c1f6:	f7fc fcd9 	bl	8008bac <HAL_RCC_GetSysClockFreq>
 800c1fa:	61f8      	str	r0, [r7, #28]
        break;
 800c1fc:	e009      	b.n	800c212 <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c1fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c202:	61fb      	str	r3, [r7, #28]
        break;
 800c204:	e005      	b.n	800c212 <UART_SetConfig+0x3f6>
      default:
        pclk = 0U;
 800c206:	2300      	movs	r3, #0
 800c208:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800c20a:	2301      	movs	r3, #1
 800c20c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800c210:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c212:	69fb      	ldr	r3, [r7, #28]
 800c214:	2b00      	cmp	r3, #0
 800c216:	d077      	beq.n	800c308 <UART_SetConfig+0x4ec>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800c218:	69fb      	ldr	r3, [r7, #28]
 800c21a:	005a      	lsls	r2, r3, #1
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	685b      	ldr	r3, [r3, #4]
 800c220:	085b      	lsrs	r3, r3, #1
 800c222:	441a      	add	r2, r3
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	685b      	ldr	r3, [r3, #4]
 800c228:	fbb2 f3f3 	udiv	r3, r2, r3
 800c22c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c22e:	69bb      	ldr	r3, [r7, #24]
 800c230:	2b0f      	cmp	r3, #15
 800c232:	d916      	bls.n	800c262 <UART_SetConfig+0x446>
 800c234:	69bb      	ldr	r3, [r7, #24]
 800c236:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c23a:	d212      	bcs.n	800c262 <UART_SetConfig+0x446>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c23c:	69bb      	ldr	r3, [r7, #24]
 800c23e:	b29b      	uxth	r3, r3
 800c240:	f023 030f 	bic.w	r3, r3, #15
 800c244:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c246:	69bb      	ldr	r3, [r7, #24]
 800c248:	085b      	lsrs	r3, r3, #1
 800c24a:	b29b      	uxth	r3, r3
 800c24c:	f003 0307 	and.w	r3, r3, #7
 800c250:	b29a      	uxth	r2, r3
 800c252:	8afb      	ldrh	r3, [r7, #22]
 800c254:	4313      	orrs	r3, r2
 800c256:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	8afa      	ldrh	r2, [r7, #22]
 800c25e:	60da      	str	r2, [r3, #12]
 800c260:	e052      	b.n	800c308 <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 800c262:	2301      	movs	r3, #1
 800c264:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800c268:	e04e      	b.n	800c308 <UART_SetConfig+0x4ec>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c26a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c26e:	2b08      	cmp	r3, #8
 800c270:	d827      	bhi.n	800c2c2 <UART_SetConfig+0x4a6>
 800c272:	a201      	add	r2, pc, #4	; (adr r2, 800c278 <UART_SetConfig+0x45c>)
 800c274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c278:	0800c29d 	.word	0x0800c29d
 800c27c:	0800c2a5 	.word	0x0800c2a5
 800c280:	0800c2ad 	.word	0x0800c2ad
 800c284:	0800c2c3 	.word	0x0800c2c3
 800c288:	0800c2b3 	.word	0x0800c2b3
 800c28c:	0800c2c3 	.word	0x0800c2c3
 800c290:	0800c2c3 	.word	0x0800c2c3
 800c294:	0800c2c3 	.word	0x0800c2c3
 800c298:	0800c2bb 	.word	0x0800c2bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c29c:	f7fc fd1e 	bl	8008cdc <HAL_RCC_GetPCLK1Freq>
 800c2a0:	61f8      	str	r0, [r7, #28]
        break;
 800c2a2:	e014      	b.n	800c2ce <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c2a4:	f7fc fd30 	bl	8008d08 <HAL_RCC_GetPCLK2Freq>
 800c2a8:	61f8      	str	r0, [r7, #28]
        break;
 800c2aa:	e010      	b.n	800c2ce <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c2ac:	4b1d      	ldr	r3, [pc, #116]	; (800c324 <UART_SetConfig+0x508>)
 800c2ae:	61fb      	str	r3, [r7, #28]
        break;
 800c2b0:	e00d      	b.n	800c2ce <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c2b2:	f7fc fc7b 	bl	8008bac <HAL_RCC_GetSysClockFreq>
 800c2b6:	61f8      	str	r0, [r7, #28]
        break;
 800c2b8:	e009      	b.n	800c2ce <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c2ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c2be:	61fb      	str	r3, [r7, #28]
        break;
 800c2c0:	e005      	b.n	800c2ce <UART_SetConfig+0x4b2>
      default:
        pclk = 0U;
 800c2c2:	2300      	movs	r3, #0
 800c2c4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800c2c6:	2301      	movs	r3, #1
 800c2c8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800c2cc:	bf00      	nop
    }

    if (pclk != 0U)
 800c2ce:	69fb      	ldr	r3, [r7, #28]
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d019      	beq.n	800c308 <UART_SetConfig+0x4ec>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	685b      	ldr	r3, [r3, #4]
 800c2d8:	085a      	lsrs	r2, r3, #1
 800c2da:	69fb      	ldr	r3, [r7, #28]
 800c2dc:	441a      	add	r2, r3
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	685b      	ldr	r3, [r3, #4]
 800c2e2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c2e6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c2e8:	69bb      	ldr	r3, [r7, #24]
 800c2ea:	2b0f      	cmp	r3, #15
 800c2ec:	d909      	bls.n	800c302 <UART_SetConfig+0x4e6>
 800c2ee:	69bb      	ldr	r3, [r7, #24]
 800c2f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c2f4:	d205      	bcs.n	800c302 <UART_SetConfig+0x4e6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c2f6:	69bb      	ldr	r3, [r7, #24]
 800c2f8:	b29a      	uxth	r2, r3
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	60da      	str	r2, [r3, #12]
 800c300:	e002      	b.n	800c308 <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 800c302:	2301      	movs	r3, #1
 800c304:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	2200      	movs	r2, #0
 800c30c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	2200      	movs	r2, #0
 800c312:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800c314:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800c318:	4618      	mov	r0, r3
 800c31a:	3728      	adds	r7, #40	; 0x28
 800c31c:	46bd      	mov	sp, r7
 800c31e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c322:	bf00      	nop
 800c324:	00f42400 	.word	0x00f42400

0800c328 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c328:	b480      	push	{r7}
 800c32a:	b083      	sub	sp, #12
 800c32c:	af00      	add	r7, sp, #0
 800c32e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c334:	f003 0301 	and.w	r3, r3, #1
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d00a      	beq.n	800c352 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	685b      	ldr	r3, [r3, #4]
 800c342:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	430a      	orrs	r2, r1
 800c350:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c356:	f003 0302 	and.w	r3, r3, #2
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d00a      	beq.n	800c374 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	685b      	ldr	r3, [r3, #4]
 800c364:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	430a      	orrs	r2, r1
 800c372:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c378:	f003 0304 	and.w	r3, r3, #4
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d00a      	beq.n	800c396 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	685b      	ldr	r3, [r3, #4]
 800c386:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	430a      	orrs	r2, r1
 800c394:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c39a:	f003 0308 	and.w	r3, r3, #8
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d00a      	beq.n	800c3b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	685b      	ldr	r3, [r3, #4]
 800c3a8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	430a      	orrs	r2, r1
 800c3b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3bc:	f003 0310 	and.w	r3, r3, #16
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d00a      	beq.n	800c3da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	689b      	ldr	r3, [r3, #8]
 800c3ca:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	430a      	orrs	r2, r1
 800c3d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3de:	f003 0320 	and.w	r3, r3, #32
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d00a      	beq.n	800c3fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	689b      	ldr	r3, [r3, #8]
 800c3ec:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	430a      	orrs	r2, r1
 800c3fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c400:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c404:	2b00      	cmp	r3, #0
 800c406:	d01a      	beq.n	800c43e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	685b      	ldr	r3, [r3, #4]
 800c40e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	430a      	orrs	r2, r1
 800c41c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c422:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c426:	d10a      	bne.n	800c43e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	685b      	ldr	r3, [r3, #4]
 800c42e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	430a      	orrs	r2, r1
 800c43c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c442:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c446:	2b00      	cmp	r3, #0
 800c448:	d00a      	beq.n	800c460 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	685b      	ldr	r3, [r3, #4]
 800c450:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	430a      	orrs	r2, r1
 800c45e:	605a      	str	r2, [r3, #4]
  }
}
 800c460:	bf00      	nop
 800c462:	370c      	adds	r7, #12
 800c464:	46bd      	mov	sp, r7
 800c466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c46a:	4770      	bx	lr

0800c46c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c46c:	b580      	push	{r7, lr}
 800c46e:	b086      	sub	sp, #24
 800c470:	af02      	add	r7, sp, #8
 800c472:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	2200      	movs	r2, #0
 800c478:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c47c:	f7f9 ff30 	bl	80062e0 <HAL_GetTick>
 800c480:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	f003 0308 	and.w	r3, r3, #8
 800c48c:	2b08      	cmp	r3, #8
 800c48e:	d10e      	bne.n	800c4ae <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c490:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c494:	9300      	str	r3, [sp, #0]
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	2200      	movs	r2, #0
 800c49a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c49e:	6878      	ldr	r0, [r7, #4]
 800c4a0:	f000 f82d 	bl	800c4fe <UART_WaitOnFlagUntilTimeout>
 800c4a4:	4603      	mov	r3, r0
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d001      	beq.n	800c4ae <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c4aa:	2303      	movs	r3, #3
 800c4ac:	e023      	b.n	800c4f6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	f003 0304 	and.w	r3, r3, #4
 800c4b8:	2b04      	cmp	r3, #4
 800c4ba:	d10e      	bne.n	800c4da <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c4bc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c4c0:	9300      	str	r3, [sp, #0]
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	2200      	movs	r2, #0
 800c4c6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800c4ca:	6878      	ldr	r0, [r7, #4]
 800c4cc:	f000 f817 	bl	800c4fe <UART_WaitOnFlagUntilTimeout>
 800c4d0:	4603      	mov	r3, r0
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d001      	beq.n	800c4da <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c4d6:	2303      	movs	r3, #3
 800c4d8:	e00d      	b.n	800c4f6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	2220      	movs	r2, #32
 800c4de:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	2220      	movs	r2, #32
 800c4e4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	2200      	movs	r2, #0
 800c4ea:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	2200      	movs	r2, #0
 800c4f0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800c4f4:	2300      	movs	r3, #0
}
 800c4f6:	4618      	mov	r0, r3
 800c4f8:	3710      	adds	r7, #16
 800c4fa:	46bd      	mov	sp, r7
 800c4fc:	bd80      	pop	{r7, pc}

0800c4fe <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c4fe:	b580      	push	{r7, lr}
 800c500:	b09c      	sub	sp, #112	; 0x70
 800c502:	af00      	add	r7, sp, #0
 800c504:	60f8      	str	r0, [r7, #12]
 800c506:	60b9      	str	r1, [r7, #8]
 800c508:	603b      	str	r3, [r7, #0]
 800c50a:	4613      	mov	r3, r2
 800c50c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c50e:	e0a5      	b.n	800c65c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c510:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c512:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c516:	f000 80a1 	beq.w	800c65c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c51a:	f7f9 fee1 	bl	80062e0 <HAL_GetTick>
 800c51e:	4602      	mov	r2, r0
 800c520:	683b      	ldr	r3, [r7, #0]
 800c522:	1ad3      	subs	r3, r2, r3
 800c524:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800c526:	429a      	cmp	r2, r3
 800c528:	d302      	bcc.n	800c530 <UART_WaitOnFlagUntilTimeout+0x32>
 800c52a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d13e      	bne.n	800c5ae <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c536:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c538:	e853 3f00 	ldrex	r3, [r3]
 800c53c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800c53e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c540:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c544:	667b      	str	r3, [r7, #100]	; 0x64
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	461a      	mov	r2, r3
 800c54c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c54e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c550:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c552:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c554:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c556:	e841 2300 	strex	r3, r2, [r1]
 800c55a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800c55c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d1e6      	bne.n	800c530 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	3308      	adds	r3, #8
 800c568:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c56a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c56c:	e853 3f00 	ldrex	r3, [r3]
 800c570:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c572:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c574:	f023 0301 	bic.w	r3, r3, #1
 800c578:	663b      	str	r3, [r7, #96]	; 0x60
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	3308      	adds	r3, #8
 800c580:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c582:	64ba      	str	r2, [r7, #72]	; 0x48
 800c584:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c586:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c588:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c58a:	e841 2300 	strex	r3, r2, [r1]
 800c58e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800c590:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c592:	2b00      	cmp	r3, #0
 800c594:	d1e5      	bne.n	800c562 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	2220      	movs	r2, #32
 800c59a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	2220      	movs	r2, #32
 800c5a0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	2200      	movs	r2, #0
 800c5a6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800c5aa:	2303      	movs	r3, #3
 800c5ac:	e067      	b.n	800c67e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	f003 0304 	and.w	r3, r3, #4
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d04f      	beq.n	800c65c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	69db      	ldr	r3, [r3, #28]
 800c5c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c5c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c5ca:	d147      	bne.n	800c65c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c5d4:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5de:	e853 3f00 	ldrex	r3, [r3]
 800c5e2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c5e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5e6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c5ea:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	461a      	mov	r2, r3
 800c5f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c5f4:	637b      	str	r3, [r7, #52]	; 0x34
 800c5f6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5f8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c5fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c5fc:	e841 2300 	strex	r3, r2, [r1]
 800c600:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800c602:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c604:	2b00      	cmp	r3, #0
 800c606:	d1e6      	bne.n	800c5d6 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	3308      	adds	r3, #8
 800c60e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c610:	697b      	ldr	r3, [r7, #20]
 800c612:	e853 3f00 	ldrex	r3, [r3]
 800c616:	613b      	str	r3, [r7, #16]
   return(result);
 800c618:	693b      	ldr	r3, [r7, #16]
 800c61a:	f023 0301 	bic.w	r3, r3, #1
 800c61e:	66bb      	str	r3, [r7, #104]	; 0x68
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	3308      	adds	r3, #8
 800c626:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800c628:	623a      	str	r2, [r7, #32]
 800c62a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c62c:	69f9      	ldr	r1, [r7, #28]
 800c62e:	6a3a      	ldr	r2, [r7, #32]
 800c630:	e841 2300 	strex	r3, r2, [r1]
 800c634:	61bb      	str	r3, [r7, #24]
   return(result);
 800c636:	69bb      	ldr	r3, [r7, #24]
 800c638:	2b00      	cmp	r3, #0
 800c63a:	d1e5      	bne.n	800c608 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	2220      	movs	r2, #32
 800c640:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	2220      	movs	r2, #32
 800c646:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	2220      	movs	r2, #32
 800c64c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	2200      	movs	r2, #0
 800c654:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800c658:	2303      	movs	r3, #3
 800c65a:	e010      	b.n	800c67e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c65c:	68fb      	ldr	r3, [r7, #12]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	69da      	ldr	r2, [r3, #28]
 800c662:	68bb      	ldr	r3, [r7, #8]
 800c664:	4013      	ands	r3, r2
 800c666:	68ba      	ldr	r2, [r7, #8]
 800c668:	429a      	cmp	r2, r3
 800c66a:	bf0c      	ite	eq
 800c66c:	2301      	moveq	r3, #1
 800c66e:	2300      	movne	r3, #0
 800c670:	b2db      	uxtb	r3, r3
 800c672:	461a      	mov	r2, r3
 800c674:	79fb      	ldrb	r3, [r7, #7]
 800c676:	429a      	cmp	r2, r3
 800c678:	f43f af4a 	beq.w	800c510 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c67c:	2300      	movs	r3, #0
}
 800c67e:	4618      	mov	r0, r3
 800c680:	3770      	adds	r7, #112	; 0x70
 800c682:	46bd      	mov	sp, r7
 800c684:	bd80      	pop	{r7, pc}
	...

0800c688 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c688:	b480      	push	{r7}
 800c68a:	b097      	sub	sp, #92	; 0x5c
 800c68c:	af00      	add	r7, sp, #0
 800c68e:	60f8      	str	r0, [r7, #12]
 800c690:	60b9      	str	r1, [r7, #8]
 800c692:	4613      	mov	r3, r2
 800c694:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	68ba      	ldr	r2, [r7, #8]
 800c69a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	88fa      	ldrh	r2, [r7, #6]
 800c6a0:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	88fa      	ldrh	r2, [r7, #6]
 800c6a8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	2200      	movs	r2, #0
 800c6b0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800c6b2:	68fb      	ldr	r3, [r7, #12]
 800c6b4:	689b      	ldr	r3, [r3, #8]
 800c6b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c6ba:	d10e      	bne.n	800c6da <UART_Start_Receive_IT+0x52>
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	691b      	ldr	r3, [r3, #16]
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d105      	bne.n	800c6d0 <UART_Start_Receive_IT+0x48>
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	f240 12ff 	movw	r2, #511	; 0x1ff
 800c6ca:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c6ce:	e02d      	b.n	800c72c <UART_Start_Receive_IT+0xa4>
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	22ff      	movs	r2, #255	; 0xff
 800c6d4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c6d8:	e028      	b.n	800c72c <UART_Start_Receive_IT+0xa4>
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	689b      	ldr	r3, [r3, #8]
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d10d      	bne.n	800c6fe <UART_Start_Receive_IT+0x76>
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	691b      	ldr	r3, [r3, #16]
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d104      	bne.n	800c6f4 <UART_Start_Receive_IT+0x6c>
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	22ff      	movs	r2, #255	; 0xff
 800c6ee:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c6f2:	e01b      	b.n	800c72c <UART_Start_Receive_IT+0xa4>
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	227f      	movs	r2, #127	; 0x7f
 800c6f8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c6fc:	e016      	b.n	800c72c <UART_Start_Receive_IT+0xa4>
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	689b      	ldr	r3, [r3, #8]
 800c702:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c706:	d10d      	bne.n	800c724 <UART_Start_Receive_IT+0x9c>
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	691b      	ldr	r3, [r3, #16]
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d104      	bne.n	800c71a <UART_Start_Receive_IT+0x92>
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	227f      	movs	r2, #127	; 0x7f
 800c714:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c718:	e008      	b.n	800c72c <UART_Start_Receive_IT+0xa4>
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	223f      	movs	r2, #63	; 0x3f
 800c71e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c722:	e003      	b.n	800c72c <UART_Start_Receive_IT+0xa4>
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	2200      	movs	r2, #0
 800c728:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	2200      	movs	r2, #0
 800c730:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	2222      	movs	r2, #34	; 0x22
 800c738:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	3308      	adds	r3, #8
 800c740:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c742:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c744:	e853 3f00 	ldrex	r3, [r3]
 800c748:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c74a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c74c:	f043 0301 	orr.w	r3, r3, #1
 800c750:	657b      	str	r3, [r7, #84]	; 0x54
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	3308      	adds	r3, #8
 800c758:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800c75a:	64ba      	str	r2, [r7, #72]	; 0x48
 800c75c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c75e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c760:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c762:	e841 2300 	strex	r3, r2, [r1]
 800c766:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800c768:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d1e5      	bne.n	800c73a <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	689b      	ldr	r3, [r3, #8]
 800c772:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c776:	d107      	bne.n	800c788 <UART_Start_Receive_IT+0x100>
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	691b      	ldr	r3, [r3, #16]
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d103      	bne.n	800c788 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	4a24      	ldr	r2, [pc, #144]	; (800c814 <UART_Start_Receive_IT+0x18c>)
 800c784:	665a      	str	r2, [r3, #100]	; 0x64
 800c786:	e002      	b.n	800c78e <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	4a23      	ldr	r2, [pc, #140]	; (800c818 <UART_Start_Receive_IT+0x190>)
 800c78c:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	2200      	movs	r2, #0
 800c792:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	691b      	ldr	r3, [r3, #16]
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d019      	beq.n	800c7d2 <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7a6:	e853 3f00 	ldrex	r3, [r3]
 800c7aa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c7ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7ae:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800c7b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	461a      	mov	r2, r3
 800c7ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c7bc:	637b      	str	r3, [r7, #52]	; 0x34
 800c7be:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7c0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c7c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c7c4:	e841 2300 	strex	r3, r2, [r1]
 800c7c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800c7ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	d1e6      	bne.n	800c79e <UART_Start_Receive_IT+0x116>
 800c7d0:	e018      	b.n	800c804 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7d8:	697b      	ldr	r3, [r7, #20]
 800c7da:	e853 3f00 	ldrex	r3, [r3]
 800c7de:	613b      	str	r3, [r7, #16]
   return(result);
 800c7e0:	693b      	ldr	r3, [r7, #16]
 800c7e2:	f043 0320 	orr.w	r3, r3, #32
 800c7e6:	653b      	str	r3, [r7, #80]	; 0x50
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	461a      	mov	r2, r3
 800c7ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c7f0:	623b      	str	r3, [r7, #32]
 800c7f2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7f4:	69f9      	ldr	r1, [r7, #28]
 800c7f6:	6a3a      	ldr	r2, [r7, #32]
 800c7f8:	e841 2300 	strex	r3, r2, [r1]
 800c7fc:	61bb      	str	r3, [r7, #24]
   return(result);
 800c7fe:	69bb      	ldr	r3, [r7, #24]
 800c800:	2b00      	cmp	r3, #0
 800c802:	d1e6      	bne.n	800c7d2 <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800c804:	2300      	movs	r3, #0
}
 800c806:	4618      	mov	r0, r3
 800c808:	375c      	adds	r7, #92	; 0x5c
 800c80a:	46bd      	mov	sp, r7
 800c80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c810:	4770      	bx	lr
 800c812:	bf00      	nop
 800c814:	0800cc3b 	.word	0x0800cc3b
 800c818:	0800cadb 	.word	0x0800cadb

0800c81c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c81c:	b480      	push	{r7}
 800c81e:	b095      	sub	sp, #84	; 0x54
 800c820:	af00      	add	r7, sp, #0
 800c822:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c82a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c82c:	e853 3f00 	ldrex	r3, [r3]
 800c830:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800c832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c834:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c838:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	461a      	mov	r2, r3
 800c840:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c842:	643b      	str	r3, [r7, #64]	; 0x40
 800c844:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c846:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c848:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c84a:	e841 2300 	strex	r3, r2, [r1]
 800c84e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c850:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c852:	2b00      	cmp	r3, #0
 800c854:	d1e6      	bne.n	800c824 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	3308      	adds	r3, #8
 800c85c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c85e:	6a3b      	ldr	r3, [r7, #32]
 800c860:	e853 3f00 	ldrex	r3, [r3]
 800c864:	61fb      	str	r3, [r7, #28]
   return(result);
 800c866:	69fb      	ldr	r3, [r7, #28]
 800c868:	f023 0301 	bic.w	r3, r3, #1
 800c86c:	64bb      	str	r3, [r7, #72]	; 0x48
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	3308      	adds	r3, #8
 800c874:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c876:	62fa      	str	r2, [r7, #44]	; 0x2c
 800c878:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c87a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c87c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c87e:	e841 2300 	strex	r3, r2, [r1]
 800c882:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c886:	2b00      	cmp	r3, #0
 800c888:	d1e5      	bne.n	800c856 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c88e:	2b01      	cmp	r3, #1
 800c890:	d118      	bne.n	800c8c4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	e853 3f00 	ldrex	r3, [r3]
 800c89e:	60bb      	str	r3, [r7, #8]
   return(result);
 800c8a0:	68bb      	ldr	r3, [r7, #8]
 800c8a2:	f023 0310 	bic.w	r3, r3, #16
 800c8a6:	647b      	str	r3, [r7, #68]	; 0x44
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	461a      	mov	r2, r3
 800c8ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c8b0:	61bb      	str	r3, [r7, #24]
 800c8b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8b4:	6979      	ldr	r1, [r7, #20]
 800c8b6:	69ba      	ldr	r2, [r7, #24]
 800c8b8:	e841 2300 	strex	r3, r2, [r1]
 800c8bc:	613b      	str	r3, [r7, #16]
   return(result);
 800c8be:	693b      	ldr	r3, [r7, #16]
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	d1e6      	bne.n	800c892 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	2220      	movs	r2, #32
 800c8c8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	2200      	movs	r2, #0
 800c8ce:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	2200      	movs	r2, #0
 800c8d4:	665a      	str	r2, [r3, #100]	; 0x64
}
 800c8d6:	bf00      	nop
 800c8d8:	3754      	adds	r7, #84	; 0x54
 800c8da:	46bd      	mov	sp, r7
 800c8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e0:	4770      	bx	lr

0800c8e2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c8e2:	b580      	push	{r7, lr}
 800c8e4:	b084      	sub	sp, #16
 800c8e6:	af00      	add	r7, sp, #0
 800c8e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c8ee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	2200      	movs	r2, #0
 800c8f4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	2200      	movs	r2, #0
 800c8fc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c900:	68f8      	ldr	r0, [r7, #12]
 800c902:	f7f5 f817 	bl	8001934 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c906:	bf00      	nop
 800c908:	3710      	adds	r7, #16
 800c90a:	46bd      	mov	sp, r7
 800c90c:	bd80      	pop	{r7, pc}

0800c90e <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800c90e:	b480      	push	{r7}
 800c910:	b08f      	sub	sp, #60	; 0x3c
 800c912:	af00      	add	r7, sp, #0
 800c914:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c91a:	2b21      	cmp	r3, #33	; 0x21
 800c91c:	d14d      	bne.n	800c9ba <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800c924:	b29b      	uxth	r3, r3
 800c926:	2b00      	cmp	r3, #0
 800c928:	d132      	bne.n	800c990 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c930:	6a3b      	ldr	r3, [r7, #32]
 800c932:	e853 3f00 	ldrex	r3, [r3]
 800c936:	61fb      	str	r3, [r7, #28]
   return(result);
 800c938:	69fb      	ldr	r3, [r7, #28]
 800c93a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c93e:	637b      	str	r3, [r7, #52]	; 0x34
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	461a      	mov	r2, r3
 800c946:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c948:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c94a:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c94c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c94e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c950:	e841 2300 	strex	r3, r2, [r1]
 800c954:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d1e6      	bne.n	800c92a <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	e853 3f00 	ldrex	r3, [r3]
 800c968:	60bb      	str	r3, [r7, #8]
   return(result);
 800c96a:	68bb      	ldr	r3, [r7, #8]
 800c96c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c970:	633b      	str	r3, [r7, #48]	; 0x30
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	461a      	mov	r2, r3
 800c978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c97a:	61bb      	str	r3, [r7, #24]
 800c97c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c97e:	6979      	ldr	r1, [r7, #20]
 800c980:	69ba      	ldr	r2, [r7, #24]
 800c982:	e841 2300 	strex	r3, r2, [r1]
 800c986:	613b      	str	r3, [r7, #16]
   return(result);
 800c988:	693b      	ldr	r3, [r7, #16]
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d1e6      	bne.n	800c95c <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800c98e:	e014      	b.n	800c9ba <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c994:	781a      	ldrb	r2, [r3, #0]
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	b292      	uxth	r2, r2
 800c99c:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c9a2:	1c5a      	adds	r2, r3, #1
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800c9ae:	b29b      	uxth	r3, r3
 800c9b0:	3b01      	subs	r3, #1
 800c9b2:	b29a      	uxth	r2, r3
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800c9ba:	bf00      	nop
 800c9bc:	373c      	adds	r7, #60	; 0x3c
 800c9be:	46bd      	mov	sp, r7
 800c9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c4:	4770      	bx	lr

0800c9c6 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800c9c6:	b480      	push	{r7}
 800c9c8:	b091      	sub	sp, #68	; 0x44
 800c9ca:	af00      	add	r7, sp, #0
 800c9cc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c9d2:	2b21      	cmp	r3, #33	; 0x21
 800c9d4:	d151      	bne.n	800ca7a <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800c9dc:	b29b      	uxth	r3, r3
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d132      	bne.n	800ca48 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9ea:	e853 3f00 	ldrex	r3, [r3]
 800c9ee:	623b      	str	r3, [r7, #32]
   return(result);
 800c9f0:	6a3b      	ldr	r3, [r7, #32]
 800c9f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c9f6:	63bb      	str	r3, [r7, #56]	; 0x38
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	461a      	mov	r2, r3
 800c9fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca00:	633b      	str	r3, [r7, #48]	; 0x30
 800ca02:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca04:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ca06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ca08:	e841 2300 	strex	r3, r2, [r1]
 800ca0c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ca0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d1e6      	bne.n	800c9e2 <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca1a:	693b      	ldr	r3, [r7, #16]
 800ca1c:	e853 3f00 	ldrex	r3, [r3]
 800ca20:	60fb      	str	r3, [r7, #12]
   return(result);
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ca28:	637b      	str	r3, [r7, #52]	; 0x34
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	461a      	mov	r2, r3
 800ca30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ca32:	61fb      	str	r3, [r7, #28]
 800ca34:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca36:	69b9      	ldr	r1, [r7, #24]
 800ca38:	69fa      	ldr	r2, [r7, #28]
 800ca3a:	e841 2300 	strex	r3, r2, [r1]
 800ca3e:	617b      	str	r3, [r7, #20]
   return(result);
 800ca40:	697b      	ldr	r3, [r7, #20]
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d1e6      	bne.n	800ca14 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800ca46:	e018      	b.n	800ca7a <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ca4c:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800ca4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ca50:	881a      	ldrh	r2, [r3, #0]
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ca5a:	b292      	uxth	r2, r2
 800ca5c:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ca62:	1c9a      	adds	r2, r3, #2
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800ca6e:	b29b      	uxth	r3, r3
 800ca70:	3b01      	subs	r3, #1
 800ca72:	b29a      	uxth	r2, r3
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800ca7a:	bf00      	nop
 800ca7c:	3744      	adds	r7, #68	; 0x44
 800ca7e:	46bd      	mov	sp, r7
 800ca80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca84:	4770      	bx	lr

0800ca86 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ca86:	b580      	push	{r7, lr}
 800ca88:	b088      	sub	sp, #32
 800ca8a:	af00      	add	r7, sp, #0
 800ca8c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	e853 3f00 	ldrex	r3, [r3]
 800ca9a:	60bb      	str	r3, [r7, #8]
   return(result);
 800ca9c:	68bb      	ldr	r3, [r7, #8]
 800ca9e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800caa2:	61fb      	str	r3, [r7, #28]
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	461a      	mov	r2, r3
 800caaa:	69fb      	ldr	r3, [r7, #28]
 800caac:	61bb      	str	r3, [r7, #24]
 800caae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cab0:	6979      	ldr	r1, [r7, #20]
 800cab2:	69ba      	ldr	r2, [r7, #24]
 800cab4:	e841 2300 	strex	r3, r2, [r1]
 800cab8:	613b      	str	r3, [r7, #16]
   return(result);
 800caba:	693b      	ldr	r3, [r7, #16]
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d1e6      	bne.n	800ca8e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	2220      	movs	r2, #32
 800cac4:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	2200      	movs	r2, #0
 800caca:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800cacc:	6878      	ldr	r0, [r7, #4]
 800cace:	f7f4 ffe3 	bl	8001a98 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cad2:	bf00      	nop
 800cad4:	3720      	adds	r7, #32
 800cad6:	46bd      	mov	sp, r7
 800cad8:	bd80      	pop	{r7, pc}

0800cada <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800cada:	b580      	push	{r7, lr}
 800cadc:	b096      	sub	sp, #88	; 0x58
 800cade:	af00      	add	r7, sp, #0
 800cae0:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800cae8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800caf0:	2b22      	cmp	r3, #34	; 0x22
 800caf2:	f040 8094 	bne.w	800cc1e <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800cafc:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800cb00:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800cb04:	b2d9      	uxtb	r1, r3
 800cb06:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800cb0a:	b2da      	uxtb	r2, r3
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cb10:	400a      	ands	r2, r1
 800cb12:	b2d2      	uxtb	r2, r2
 800cb14:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cb1a:	1c5a      	adds	r2, r3, #1
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800cb26:	b29b      	uxth	r3, r3
 800cb28:	3b01      	subs	r3, #1
 800cb2a:	b29a      	uxth	r2, r3
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800cb38:	b29b      	uxth	r3, r3
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d179      	bne.n	800cc32 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb46:	e853 3f00 	ldrex	r3, [r3]
 800cb4a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800cb4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cb4e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800cb52:	653b      	str	r3, [r7, #80]	; 0x50
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	461a      	mov	r2, r3
 800cb5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cb5c:	647b      	str	r3, [r7, #68]	; 0x44
 800cb5e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb60:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800cb62:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800cb64:	e841 2300 	strex	r3, r2, [r1]
 800cb68:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800cb6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	d1e6      	bne.n	800cb3e <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	3308      	adds	r3, #8
 800cb76:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb7a:	e853 3f00 	ldrex	r3, [r3]
 800cb7e:	623b      	str	r3, [r7, #32]
   return(result);
 800cb80:	6a3b      	ldr	r3, [r7, #32]
 800cb82:	f023 0301 	bic.w	r3, r3, #1
 800cb86:	64fb      	str	r3, [r7, #76]	; 0x4c
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	3308      	adds	r3, #8
 800cb8e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800cb90:	633a      	str	r2, [r7, #48]	; 0x30
 800cb92:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb94:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800cb96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cb98:	e841 2300 	strex	r3, r2, [r1]
 800cb9c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800cb9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d1e5      	bne.n	800cb70 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	2220      	movs	r2, #32
 800cba8:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	2200      	movs	r2, #0
 800cbae:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cbb4:	2b01      	cmp	r3, #1
 800cbb6:	d12e      	bne.n	800cc16 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	2200      	movs	r2, #0
 800cbbc:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbc4:	693b      	ldr	r3, [r7, #16]
 800cbc6:	e853 3f00 	ldrex	r3, [r3]
 800cbca:	60fb      	str	r3, [r7, #12]
   return(result);
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	f023 0310 	bic.w	r3, r3, #16
 800cbd2:	64bb      	str	r3, [r7, #72]	; 0x48
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	461a      	mov	r2, r3
 800cbda:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cbdc:	61fb      	str	r3, [r7, #28]
 800cbde:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbe0:	69b9      	ldr	r1, [r7, #24]
 800cbe2:	69fa      	ldr	r2, [r7, #28]
 800cbe4:	e841 2300 	strex	r3, r2, [r1]
 800cbe8:	617b      	str	r3, [r7, #20]
   return(result);
 800cbea:	697b      	ldr	r3, [r7, #20]
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d1e6      	bne.n	800cbbe <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	69db      	ldr	r3, [r3, #28]
 800cbf6:	f003 0310 	and.w	r3, r3, #16
 800cbfa:	2b10      	cmp	r3, #16
 800cbfc:	d103      	bne.n	800cc06 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	2210      	movs	r2, #16
 800cc04:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800cc0c:	4619      	mov	r1, r3
 800cc0e:	6878      	ldr	r0, [r7, #4]
 800cc10:	f7ff f8f8 	bl	800be04 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cc14:	e00d      	b.n	800cc32 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800cc16:	6878      	ldr	r0, [r7, #4]
 800cc18:	f7f4 fec4 	bl	80019a4 <HAL_UART_RxCpltCallback>
}
 800cc1c:	e009      	b.n	800cc32 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	8b1b      	ldrh	r3, [r3, #24]
 800cc24:	b29a      	uxth	r2, r3
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	f042 0208 	orr.w	r2, r2, #8
 800cc2e:	b292      	uxth	r2, r2
 800cc30:	831a      	strh	r2, [r3, #24]
}
 800cc32:	bf00      	nop
 800cc34:	3758      	adds	r7, #88	; 0x58
 800cc36:	46bd      	mov	sp, r7
 800cc38:	bd80      	pop	{r7, pc}

0800cc3a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800cc3a:	b580      	push	{r7, lr}
 800cc3c:	b096      	sub	sp, #88	; 0x58
 800cc3e:	af00      	add	r7, sp, #0
 800cc40:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800cc48:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cc50:	2b22      	cmp	r3, #34	; 0x22
 800cc52:	f040 8094 	bne.w	800cd7e <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800cc5c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cc64:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800cc66:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800cc6a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800cc6e:	4013      	ands	r3, r2
 800cc70:	b29a      	uxth	r2, r3
 800cc72:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cc74:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cc7a:	1c9a      	adds	r2, r3, #2
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800cc86:	b29b      	uxth	r3, r3
 800cc88:	3b01      	subs	r3, #1
 800cc8a:	b29a      	uxth	r2, r3
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800cc98:	b29b      	uxth	r3, r3
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d179      	bne.n	800cd92 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cca4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cca6:	e853 3f00 	ldrex	r3, [r3]
 800ccaa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ccac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccae:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ccb2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	461a      	mov	r2, r3
 800ccba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ccbc:	643b      	str	r3, [r7, #64]	; 0x40
 800ccbe:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccc0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ccc2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ccc4:	e841 2300 	strex	r3, r2, [r1]
 800ccc8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ccca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d1e6      	bne.n	800cc9e <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	3308      	adds	r3, #8
 800ccd6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccd8:	6a3b      	ldr	r3, [r7, #32]
 800ccda:	e853 3f00 	ldrex	r3, [r3]
 800ccde:	61fb      	str	r3, [r7, #28]
   return(result);
 800cce0:	69fb      	ldr	r3, [r7, #28]
 800cce2:	f023 0301 	bic.w	r3, r3, #1
 800cce6:	64bb      	str	r3, [r7, #72]	; 0x48
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	3308      	adds	r3, #8
 800ccee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ccf0:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ccf2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccf4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ccf6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ccf8:	e841 2300 	strex	r3, r2, [r1]
 800ccfc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ccfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	d1e5      	bne.n	800ccd0 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	2220      	movs	r2, #32
 800cd08:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	2200      	movs	r2, #0
 800cd0e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cd14:	2b01      	cmp	r3, #1
 800cd16:	d12e      	bne.n	800cd76 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	2200      	movs	r2, #0
 800cd1c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd24:	68fb      	ldr	r3, [r7, #12]
 800cd26:	e853 3f00 	ldrex	r3, [r3]
 800cd2a:	60bb      	str	r3, [r7, #8]
   return(result);
 800cd2c:	68bb      	ldr	r3, [r7, #8]
 800cd2e:	f023 0310 	bic.w	r3, r3, #16
 800cd32:	647b      	str	r3, [r7, #68]	; 0x44
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	681b      	ldr	r3, [r3, #0]
 800cd38:	461a      	mov	r2, r3
 800cd3a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cd3c:	61bb      	str	r3, [r7, #24]
 800cd3e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd40:	6979      	ldr	r1, [r7, #20]
 800cd42:	69ba      	ldr	r2, [r7, #24]
 800cd44:	e841 2300 	strex	r3, r2, [r1]
 800cd48:	613b      	str	r3, [r7, #16]
   return(result);
 800cd4a:	693b      	ldr	r3, [r7, #16]
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d1e6      	bne.n	800cd1e <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	69db      	ldr	r3, [r3, #28]
 800cd56:	f003 0310 	and.w	r3, r3, #16
 800cd5a:	2b10      	cmp	r3, #16
 800cd5c:	d103      	bne.n	800cd66 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	2210      	movs	r2, #16
 800cd64:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800cd6c:	4619      	mov	r1, r3
 800cd6e:	6878      	ldr	r0, [r7, #4]
 800cd70:	f7ff f848 	bl	800be04 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cd74:	e00d      	b.n	800cd92 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800cd76:	6878      	ldr	r0, [r7, #4]
 800cd78:	f7f4 fe14 	bl	80019a4 <HAL_UART_RxCpltCallback>
}
 800cd7c:	e009      	b.n	800cd92 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	8b1b      	ldrh	r3, [r3, #24]
 800cd84:	b29a      	uxth	r2, r3
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	f042 0208 	orr.w	r2, r2, #8
 800cd8e:	b292      	uxth	r2, r2
 800cd90:	831a      	strh	r2, [r3, #24]
}
 800cd92:	bf00      	nop
 800cd94:	3758      	adds	r7, #88	; 0x58
 800cd96:	46bd      	mov	sp, r7
 800cd98:	bd80      	pop	{r7, pc}

0800cd9a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800cd9a:	b480      	push	{r7}
 800cd9c:	b083      	sub	sp, #12
 800cd9e:	af00      	add	r7, sp, #0
 800cda0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800cda2:	bf00      	nop
 800cda4:	370c      	adds	r7, #12
 800cda6:	46bd      	mov	sp, r7
 800cda8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdac:	4770      	bx	lr

0800cdae <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800cdae:	b480      	push	{r7}
 800cdb0:	b085      	sub	sp, #20
 800cdb2:	af00      	add	r7, sp, #0
 800cdb4:	4603      	mov	r3, r0
 800cdb6:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800cdb8:	2300      	movs	r3, #0
 800cdba:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800cdbc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800cdc0:	2b84      	cmp	r3, #132	; 0x84
 800cdc2:	d005      	beq.n	800cdd0 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800cdc4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800cdc8:	68fb      	ldr	r3, [r7, #12]
 800cdca:	4413      	add	r3, r2
 800cdcc:	3303      	adds	r3, #3
 800cdce:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800cdd0:	68fb      	ldr	r3, [r7, #12]
}
 800cdd2:	4618      	mov	r0, r3
 800cdd4:	3714      	adds	r7, #20
 800cdd6:	46bd      	mov	sp, r7
 800cdd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cddc:	4770      	bx	lr

0800cdde <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800cdde:	b480      	push	{r7}
 800cde0:	b083      	sub	sp, #12
 800cde2:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cde4:	f3ef 8305 	mrs	r3, IPSR
 800cde8:	607b      	str	r3, [r7, #4]
  return(result);
 800cdea:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	bf14      	ite	ne
 800cdf0:	2301      	movne	r3, #1
 800cdf2:	2300      	moveq	r3, #0
 800cdf4:	b2db      	uxtb	r3, r3
}
 800cdf6:	4618      	mov	r0, r3
 800cdf8:	370c      	adds	r7, #12
 800cdfa:	46bd      	mov	sp, r7
 800cdfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce00:	4770      	bx	lr

0800ce02 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800ce02:	b580      	push	{r7, lr}
 800ce04:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800ce06:	f001 f90f 	bl	800e028 <vTaskStartScheduler>
  
  return osOK;
 800ce0a:	2300      	movs	r3, #0
}
 800ce0c:	4618      	mov	r0, r3
 800ce0e:	bd80      	pop	{r7, pc}

0800ce10 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800ce10:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ce12:	b089      	sub	sp, #36	; 0x24
 800ce14:	af04      	add	r7, sp, #16
 800ce16:	6078      	str	r0, [r7, #4]
 800ce18:	6039      	str	r1, [r7, #0]
      return NULL;
    } 
  }
#elif( configSUPPORT_STATIC_ALLOCATION == 1 )

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	685c      	ldr	r4, [r3, #4]
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	691e      	ldr	r6, [r3, #16]
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ce2c:	4618      	mov	r0, r3
 800ce2e:	f7ff ffbe 	bl	800cdae <makeFreeRtosPriority>
 800ce32:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	695b      	ldr	r3, [r3, #20]
 800ce38:	687a      	ldr	r2, [r7, #4]
 800ce3a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ce3c:	9202      	str	r2, [sp, #8]
 800ce3e:	9301      	str	r3, [sp, #4]
 800ce40:	9100      	str	r1, [sp, #0]
 800ce42:	683b      	ldr	r3, [r7, #0]
 800ce44:	4632      	mov	r2, r6
 800ce46:	4629      	mov	r1, r5
 800ce48:	4620      	mov	r0, r4
 800ce4a:	f000 ff6f 	bl	800dd2c <xTaskCreateStatic>
 800ce4e:	60f8      	str	r0, [r7, #12]
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800ce50:	68fb      	ldr	r3, [r7, #12]
}
 800ce52:	4618      	mov	r0, r3
 800ce54:	3714      	adds	r7, #20
 800ce56:	46bd      	mov	sp, r7
 800ce58:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ce5a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800ce5a:	b580      	push	{r7, lr}
 800ce5c:	b084      	sub	sp, #16
 800ce5e:	af00      	add	r7, sp, #0
 800ce60:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d001      	beq.n	800ce70 <osDelay+0x16>
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	e000      	b.n	800ce72 <osDelay+0x18>
 800ce70:	2301      	movs	r3, #1
 800ce72:	4618      	mov	r0, r3
 800ce74:	f001 f8a4 	bl	800dfc0 <vTaskDelay>
  
  return osOK;
 800ce78:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800ce7a:	4618      	mov	r0, r3
 800ce7c:	3710      	adds	r7, #16
 800ce7e:	46bd      	mov	sp, r7
 800ce80:	bd80      	pop	{r7, pc}

0800ce82 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800ce82:	b580      	push	{r7, lr}
 800ce84:	b084      	sub	sp, #16
 800ce86:	af02      	add	r7, sp, #8
 800ce88:	6078      	str	r0, [r7, #4]
 800ce8a:	6039      	str	r1, [r7, #0]
      return NULL;
#endif    
    }
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 ) // configSUPPORT_DYNAMIC_ALLOCATION == 0
  if(count == 1) {
 800ce8c:	683b      	ldr	r3, [r7, #0]
 800ce8e:	2b01      	cmp	r3, #1
 800ce90:	d10a      	bne.n	800cea8 <osSemaphoreCreate+0x26>
    return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	685b      	ldr	r3, [r3, #4]
 800ce96:	2203      	movs	r2, #3
 800ce98:	9200      	str	r2, [sp, #0]
 800ce9a:	2200      	movs	r2, #0
 800ce9c:	2100      	movs	r1, #0
 800ce9e:	2001      	movs	r0, #1
 800cea0:	f000 f9ee 	bl	800d280 <xQueueGenericCreateStatic>
 800cea4:	4603      	mov	r3, r0
 800cea6:	e000      	b.n	800ceaa <osSemaphoreCreate+0x28>
  else
  {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800cea8:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800ceaa:	4618      	mov	r0, r3
 800ceac:	3708      	adds	r7, #8
 800ceae:	46bd      	mov	sp, r7
 800ceb0:	bd80      	pop	{r7, pc}

0800ceb2 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800ceb2:	b590      	push	{r4, r7, lr}
 800ceb4:	b085      	sub	sp, #20
 800ceb6:	af02      	add	r7, sp, #8
 800ceb8:	6078      	str	r0, [r7, #4]
 800ceba:	6039      	str	r1, [r7, #0]
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	6818      	ldr	r0, [r3, #0]
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	6859      	ldr	r1, [r3, #4]
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	689a      	ldr	r2, [r3, #8]
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	68db      	ldr	r3, [r3, #12]
 800cecc:	2400      	movs	r4, #0
 800cece:	9400      	str	r4, [sp, #0]
 800ced0:	f000 f9d6 	bl	800d280 <xQueueGenericCreateStatic>
 800ced4:	4603      	mov	r3, r0
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800ced6:	4618      	mov	r0, r3
 800ced8:	370c      	adds	r7, #12
 800ceda:	46bd      	mov	sp, r7
 800cedc:	bd90      	pop	{r4, r7, pc}
	...

0800cee0 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800cee0:	b580      	push	{r7, lr}
 800cee2:	b086      	sub	sp, #24
 800cee4:	af00      	add	r7, sp, #0
 800cee6:	60f8      	str	r0, [r7, #12]
 800cee8:	60b9      	str	r1, [r7, #8]
 800ceea:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800ceec:	2300      	movs	r3, #0
 800ceee:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800cef4:	697b      	ldr	r3, [r7, #20]
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d101      	bne.n	800cefe <osMessagePut+0x1e>
    ticks = 1;
 800cefa:	2301      	movs	r3, #1
 800cefc:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800cefe:	f7ff ff6e 	bl	800cdde <inHandlerMode>
 800cf02:	4603      	mov	r3, r0
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d018      	beq.n	800cf3a <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800cf08:	f107 0210 	add.w	r2, r7, #16
 800cf0c:	f107 0108 	add.w	r1, r7, #8
 800cf10:	2300      	movs	r3, #0
 800cf12:	68f8      	ldr	r0, [r7, #12]
 800cf14:	f000 fb7a 	bl	800d60c <xQueueGenericSendFromISR>
 800cf18:	4603      	mov	r3, r0
 800cf1a:	2b01      	cmp	r3, #1
 800cf1c:	d001      	beq.n	800cf22 <osMessagePut+0x42>
      return osErrorOS;
 800cf1e:	23ff      	movs	r3, #255	; 0xff
 800cf20:	e018      	b.n	800cf54 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800cf22:	693b      	ldr	r3, [r7, #16]
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d014      	beq.n	800cf52 <osMessagePut+0x72>
 800cf28:	4b0c      	ldr	r3, [pc, #48]	; (800cf5c <osMessagePut+0x7c>)
 800cf2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cf2e:	601a      	str	r2, [r3, #0]
 800cf30:	f3bf 8f4f 	dsb	sy
 800cf34:	f3bf 8f6f 	isb	sy
 800cf38:	e00b      	b.n	800cf52 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800cf3a:	f107 0108 	add.w	r1, r7, #8
 800cf3e:	2300      	movs	r3, #0
 800cf40:	697a      	ldr	r2, [r7, #20]
 800cf42:	68f8      	ldr	r0, [r7, #12]
 800cf44:	f000 fa64 	bl	800d410 <xQueueGenericSend>
 800cf48:	4603      	mov	r3, r0
 800cf4a:	2b01      	cmp	r3, #1
 800cf4c:	d001      	beq.n	800cf52 <osMessagePut+0x72>
      return osErrorOS;
 800cf4e:	23ff      	movs	r3, #255	; 0xff
 800cf50:	e000      	b.n	800cf54 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800cf52:	2300      	movs	r3, #0
}
 800cf54:	4618      	mov	r0, r3
 800cf56:	3718      	adds	r7, #24
 800cf58:	46bd      	mov	sp, r7
 800cf5a:	bd80      	pop	{r7, pc}
 800cf5c:	e000ed04 	.word	0xe000ed04

0800cf60 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800cf60:	b590      	push	{r4, r7, lr}
 800cf62:	b08b      	sub	sp, #44	; 0x2c
 800cf64:	af00      	add	r7, sp, #0
 800cf66:	60f8      	str	r0, [r7, #12]
 800cf68:	60b9      	str	r1, [r7, #8]
 800cf6a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800cf6c:	68bb      	ldr	r3, [r7, #8]
 800cf6e:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800cf70:	2300      	movs	r3, #0
 800cf72:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800cf74:	68bb      	ldr	r3, [r7, #8]
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d10a      	bne.n	800cf90 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800cf7a:	2380      	movs	r3, #128	; 0x80
 800cf7c:	617b      	str	r3, [r7, #20]
    return event;
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	461c      	mov	r4, r3
 800cf82:	f107 0314 	add.w	r3, r7, #20
 800cf86:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cf8a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800cf8e:	e054      	b.n	800d03a <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800cf90:	2300      	movs	r3, #0
 800cf92:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800cf94:	2300      	movs	r3, #0
 800cf96:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cf9e:	d103      	bne.n	800cfa8 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800cfa0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cfa4:	627b      	str	r3, [r7, #36]	; 0x24
 800cfa6:	e009      	b.n	800cfbc <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d006      	beq.n	800cfbc <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800cfb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d101      	bne.n	800cfbc <osMessageGet+0x5c>
      ticks = 1;
 800cfb8:	2301      	movs	r3, #1
 800cfba:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800cfbc:	f7ff ff0f 	bl	800cdde <inHandlerMode>
 800cfc0:	4603      	mov	r3, r0
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d01c      	beq.n	800d000 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800cfc6:	f107 0220 	add.w	r2, r7, #32
 800cfca:	f107 0314 	add.w	r3, r7, #20
 800cfce:	3304      	adds	r3, #4
 800cfd0:	4619      	mov	r1, r3
 800cfd2:	68b8      	ldr	r0, [r7, #8]
 800cfd4:	f000 fc96 	bl	800d904 <xQueueReceiveFromISR>
 800cfd8:	4603      	mov	r3, r0
 800cfda:	2b01      	cmp	r3, #1
 800cfdc:	d102      	bne.n	800cfe4 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800cfde:	2310      	movs	r3, #16
 800cfe0:	617b      	str	r3, [r7, #20]
 800cfe2:	e001      	b.n	800cfe8 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800cfe4:	2300      	movs	r3, #0
 800cfe6:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800cfe8:	6a3b      	ldr	r3, [r7, #32]
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d01d      	beq.n	800d02a <osMessageGet+0xca>
 800cfee:	4b15      	ldr	r3, [pc, #84]	; (800d044 <osMessageGet+0xe4>)
 800cff0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cff4:	601a      	str	r2, [r3, #0]
 800cff6:	f3bf 8f4f 	dsb	sy
 800cffa:	f3bf 8f6f 	isb	sy
 800cffe:	e014      	b.n	800d02a <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800d000:	f107 0314 	add.w	r3, r7, #20
 800d004:	3304      	adds	r3, #4
 800d006:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d008:	4619      	mov	r1, r3
 800d00a:	68b8      	ldr	r0, [r7, #8]
 800d00c:	f000 fb9a 	bl	800d744 <xQueueReceive>
 800d010:	4603      	mov	r3, r0
 800d012:	2b01      	cmp	r3, #1
 800d014:	d102      	bne.n	800d01c <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800d016:	2310      	movs	r3, #16
 800d018:	617b      	str	r3, [r7, #20]
 800d01a:	e006      	b.n	800d02a <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800d01c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d101      	bne.n	800d026 <osMessageGet+0xc6>
 800d022:	2300      	movs	r3, #0
 800d024:	e000      	b.n	800d028 <osMessageGet+0xc8>
 800d026:	2340      	movs	r3, #64	; 0x40
 800d028:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	461c      	mov	r4, r3
 800d02e:	f107 0314 	add.w	r3, r7, #20
 800d032:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d036:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800d03a:	68f8      	ldr	r0, [r7, #12]
 800d03c:	372c      	adds	r7, #44	; 0x2c
 800d03e:	46bd      	mov	sp, r7
 800d040:	bd90      	pop	{r4, r7, pc}
 800d042:	bf00      	nop
 800d044:	e000ed04 	.word	0xe000ed04

0800d048 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d048:	b480      	push	{r7}
 800d04a:	b083      	sub	sp, #12
 800d04c:	af00      	add	r7, sp, #0
 800d04e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	f103 0208 	add.w	r2, r3, #8
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d060:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	f103 0208 	add.w	r2, r3, #8
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	f103 0208 	add.w	r2, r3, #8
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	2200      	movs	r2, #0
 800d07a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d07c:	bf00      	nop
 800d07e:	370c      	adds	r7, #12
 800d080:	46bd      	mov	sp, r7
 800d082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d086:	4770      	bx	lr

0800d088 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d088:	b480      	push	{r7}
 800d08a:	b083      	sub	sp, #12
 800d08c:	af00      	add	r7, sp, #0
 800d08e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	2200      	movs	r2, #0
 800d094:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d096:	bf00      	nop
 800d098:	370c      	adds	r7, #12
 800d09a:	46bd      	mov	sp, r7
 800d09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0a0:	4770      	bx	lr

0800d0a2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d0a2:	b480      	push	{r7}
 800d0a4:	b085      	sub	sp, #20
 800d0a6:	af00      	add	r7, sp, #0
 800d0a8:	6078      	str	r0, [r7, #4]
 800d0aa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	685b      	ldr	r3, [r3, #4]
 800d0b0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d0b2:	683b      	ldr	r3, [r7, #0]
 800d0b4:	68fa      	ldr	r2, [r7, #12]
 800d0b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	689a      	ldr	r2, [r3, #8]
 800d0bc:	683b      	ldr	r3, [r7, #0]
 800d0be:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d0c0:	68fb      	ldr	r3, [r7, #12]
 800d0c2:	689b      	ldr	r3, [r3, #8]
 800d0c4:	683a      	ldr	r2, [r7, #0]
 800d0c6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	683a      	ldr	r2, [r7, #0]
 800d0cc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800d0ce:	683b      	ldr	r3, [r7, #0]
 800d0d0:	687a      	ldr	r2, [r7, #4]
 800d0d2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	1c5a      	adds	r2, r3, #1
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	601a      	str	r2, [r3, #0]
}
 800d0de:	bf00      	nop
 800d0e0:	3714      	adds	r7, #20
 800d0e2:	46bd      	mov	sp, r7
 800d0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e8:	4770      	bx	lr

0800d0ea <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d0ea:	b480      	push	{r7}
 800d0ec:	b085      	sub	sp, #20
 800d0ee:	af00      	add	r7, sp, #0
 800d0f0:	6078      	str	r0, [r7, #4]
 800d0f2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d0f4:	683b      	ldr	r3, [r7, #0]
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d0fa:	68bb      	ldr	r3, [r7, #8]
 800d0fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d100:	d103      	bne.n	800d10a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	691b      	ldr	r3, [r3, #16]
 800d106:	60fb      	str	r3, [r7, #12]
 800d108:	e00c      	b.n	800d124 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	3308      	adds	r3, #8
 800d10e:	60fb      	str	r3, [r7, #12]
 800d110:	e002      	b.n	800d118 <vListInsert+0x2e>
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	685b      	ldr	r3, [r3, #4]
 800d116:	60fb      	str	r3, [r7, #12]
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	685b      	ldr	r3, [r3, #4]
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	68ba      	ldr	r2, [r7, #8]
 800d120:	429a      	cmp	r2, r3
 800d122:	d2f6      	bcs.n	800d112 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	685a      	ldr	r2, [r3, #4]
 800d128:	683b      	ldr	r3, [r7, #0]
 800d12a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d12c:	683b      	ldr	r3, [r7, #0]
 800d12e:	685b      	ldr	r3, [r3, #4]
 800d130:	683a      	ldr	r2, [r7, #0]
 800d132:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d134:	683b      	ldr	r3, [r7, #0]
 800d136:	68fa      	ldr	r2, [r7, #12]
 800d138:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	683a      	ldr	r2, [r7, #0]
 800d13e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d140:	683b      	ldr	r3, [r7, #0]
 800d142:	687a      	ldr	r2, [r7, #4]
 800d144:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	1c5a      	adds	r2, r3, #1
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	601a      	str	r2, [r3, #0]
}
 800d150:	bf00      	nop
 800d152:	3714      	adds	r7, #20
 800d154:	46bd      	mov	sp, r7
 800d156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d15a:	4770      	bx	lr

0800d15c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d15c:	b480      	push	{r7}
 800d15e:	b085      	sub	sp, #20
 800d160:	af00      	add	r7, sp, #0
 800d162:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	691b      	ldr	r3, [r3, #16]
 800d168:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	685b      	ldr	r3, [r3, #4]
 800d16e:	687a      	ldr	r2, [r7, #4]
 800d170:	6892      	ldr	r2, [r2, #8]
 800d172:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	689b      	ldr	r3, [r3, #8]
 800d178:	687a      	ldr	r2, [r7, #4]
 800d17a:	6852      	ldr	r2, [r2, #4]
 800d17c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	685b      	ldr	r3, [r3, #4]
 800d182:	687a      	ldr	r2, [r7, #4]
 800d184:	429a      	cmp	r2, r3
 800d186:	d103      	bne.n	800d190 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	689a      	ldr	r2, [r3, #8]
 800d18c:	68fb      	ldr	r3, [r7, #12]
 800d18e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	2200      	movs	r2, #0
 800d194:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d196:	68fb      	ldr	r3, [r7, #12]
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	1e5a      	subs	r2, r3, #1
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	681b      	ldr	r3, [r3, #0]
}
 800d1a4:	4618      	mov	r0, r3
 800d1a6:	3714      	adds	r7, #20
 800d1a8:	46bd      	mov	sp, r7
 800d1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ae:	4770      	bx	lr

0800d1b0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d1b0:	b580      	push	{r7, lr}
 800d1b2:	b084      	sub	sp, #16
 800d1b4:	af00      	add	r7, sp, #0
 800d1b6:	6078      	str	r0, [r7, #4]
 800d1b8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	d10a      	bne.n	800d1da <xQueueGenericReset+0x2a>
	__asm volatile
 800d1c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1c8:	f383 8811 	msr	BASEPRI, r3
 800d1cc:	f3bf 8f6f 	isb	sy
 800d1d0:	f3bf 8f4f 	dsb	sy
 800d1d4:	60bb      	str	r3, [r7, #8]
}
 800d1d6:	bf00      	nop
 800d1d8:	e7fe      	b.n	800d1d8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800d1da:	f002 f89b 	bl	800f314 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	681a      	ldr	r2, [r3, #0]
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d1e6:	68f9      	ldr	r1, [r7, #12]
 800d1e8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d1ea:	fb01 f303 	mul.w	r3, r1, r3
 800d1ee:	441a      	add	r2, r3
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	2200      	movs	r2, #0
 800d1f8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	681a      	ldr	r2, [r3, #0]
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	681a      	ldr	r2, [r3, #0]
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d20a:	3b01      	subs	r3, #1
 800d20c:	68f9      	ldr	r1, [r7, #12]
 800d20e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d210:	fb01 f303 	mul.w	r3, r1, r3
 800d214:	441a      	add	r2, r3
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d21a:	68fb      	ldr	r3, [r7, #12]
 800d21c:	22ff      	movs	r2, #255	; 0xff
 800d21e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	22ff      	movs	r2, #255	; 0xff
 800d226:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800d22a:	683b      	ldr	r3, [r7, #0]
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d114      	bne.n	800d25a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d230:	68fb      	ldr	r3, [r7, #12]
 800d232:	691b      	ldr	r3, [r3, #16]
 800d234:	2b00      	cmp	r3, #0
 800d236:	d01a      	beq.n	800d26e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	3310      	adds	r3, #16
 800d23c:	4618      	mov	r0, r3
 800d23e:	f001 f977 	bl	800e530 <xTaskRemoveFromEventList>
 800d242:	4603      	mov	r3, r0
 800d244:	2b00      	cmp	r3, #0
 800d246:	d012      	beq.n	800d26e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d248:	4b0c      	ldr	r3, [pc, #48]	; (800d27c <xQueueGenericReset+0xcc>)
 800d24a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d24e:	601a      	str	r2, [r3, #0]
 800d250:	f3bf 8f4f 	dsb	sy
 800d254:	f3bf 8f6f 	isb	sy
 800d258:	e009      	b.n	800d26e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	3310      	adds	r3, #16
 800d25e:	4618      	mov	r0, r3
 800d260:	f7ff fef2 	bl	800d048 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	3324      	adds	r3, #36	; 0x24
 800d268:	4618      	mov	r0, r3
 800d26a:	f7ff feed 	bl	800d048 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d26e:	f002 f881 	bl	800f374 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d272:	2301      	movs	r3, #1
}
 800d274:	4618      	mov	r0, r3
 800d276:	3710      	adds	r7, #16
 800d278:	46bd      	mov	sp, r7
 800d27a:	bd80      	pop	{r7, pc}
 800d27c:	e000ed04 	.word	0xe000ed04

0800d280 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800d280:	b580      	push	{r7, lr}
 800d282:	b08e      	sub	sp, #56	; 0x38
 800d284:	af02      	add	r7, sp, #8
 800d286:	60f8      	str	r0, [r7, #12]
 800d288:	60b9      	str	r1, [r7, #8]
 800d28a:	607a      	str	r2, [r7, #4]
 800d28c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	2b00      	cmp	r3, #0
 800d292:	d10a      	bne.n	800d2aa <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800d294:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d298:	f383 8811 	msr	BASEPRI, r3
 800d29c:	f3bf 8f6f 	isb	sy
 800d2a0:	f3bf 8f4f 	dsb	sy
 800d2a4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d2a6:	bf00      	nop
 800d2a8:	e7fe      	b.n	800d2a8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800d2aa:	683b      	ldr	r3, [r7, #0]
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d10a      	bne.n	800d2c6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800d2b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2b4:	f383 8811 	msr	BASEPRI, r3
 800d2b8:	f3bf 8f6f 	isb	sy
 800d2bc:	f3bf 8f4f 	dsb	sy
 800d2c0:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d2c2:	bf00      	nop
 800d2c4:	e7fe      	b.n	800d2c4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d002      	beq.n	800d2d2 <xQueueGenericCreateStatic+0x52>
 800d2cc:	68bb      	ldr	r3, [r7, #8]
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d001      	beq.n	800d2d6 <xQueueGenericCreateStatic+0x56>
 800d2d2:	2301      	movs	r3, #1
 800d2d4:	e000      	b.n	800d2d8 <xQueueGenericCreateStatic+0x58>
 800d2d6:	2300      	movs	r3, #0
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	d10a      	bne.n	800d2f2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800d2dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2e0:	f383 8811 	msr	BASEPRI, r3
 800d2e4:	f3bf 8f6f 	isb	sy
 800d2e8:	f3bf 8f4f 	dsb	sy
 800d2ec:	623b      	str	r3, [r7, #32]
}
 800d2ee:	bf00      	nop
 800d2f0:	e7fe      	b.n	800d2f0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d102      	bne.n	800d2fe <xQueueGenericCreateStatic+0x7e>
 800d2f8:	68bb      	ldr	r3, [r7, #8]
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	d101      	bne.n	800d302 <xQueueGenericCreateStatic+0x82>
 800d2fe:	2301      	movs	r3, #1
 800d300:	e000      	b.n	800d304 <xQueueGenericCreateStatic+0x84>
 800d302:	2300      	movs	r3, #0
 800d304:	2b00      	cmp	r3, #0
 800d306:	d10a      	bne.n	800d31e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800d308:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d30c:	f383 8811 	msr	BASEPRI, r3
 800d310:	f3bf 8f6f 	isb	sy
 800d314:	f3bf 8f4f 	dsb	sy
 800d318:	61fb      	str	r3, [r7, #28]
}
 800d31a:	bf00      	nop
 800d31c:	e7fe      	b.n	800d31c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d31e:	2348      	movs	r3, #72	; 0x48
 800d320:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d322:	697b      	ldr	r3, [r7, #20]
 800d324:	2b48      	cmp	r3, #72	; 0x48
 800d326:	d00a      	beq.n	800d33e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800d328:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d32c:	f383 8811 	msr	BASEPRI, r3
 800d330:	f3bf 8f6f 	isb	sy
 800d334:	f3bf 8f4f 	dsb	sy
 800d338:	61bb      	str	r3, [r7, #24]
}
 800d33a:	bf00      	nop
 800d33c:	e7fe      	b.n	800d33c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d33e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d340:	683b      	ldr	r3, [r7, #0]
 800d342:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800d344:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d346:	2b00      	cmp	r3, #0
 800d348:	d009      	beq.n	800d35e <xQueueGenericCreateStatic+0xde>
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d34a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800d34e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d350:	9300      	str	r3, [sp, #0]
 800d352:	4613      	mov	r3, r2
 800d354:	687a      	ldr	r2, [r7, #4]
 800d356:	68b9      	ldr	r1, [r7, #8]
 800d358:	68f8      	ldr	r0, [r7, #12]
 800d35a:	f000 f805 	bl	800d368 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d35e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800d360:	4618      	mov	r0, r3
 800d362:	3730      	adds	r7, #48	; 0x30
 800d364:	46bd      	mov	sp, r7
 800d366:	bd80      	pop	{r7, pc}

0800d368 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d368:	b580      	push	{r7, lr}
 800d36a:	b084      	sub	sp, #16
 800d36c:	af00      	add	r7, sp, #0
 800d36e:	60f8      	str	r0, [r7, #12]
 800d370:	60b9      	str	r1, [r7, #8]
 800d372:	607a      	str	r2, [r7, #4]
 800d374:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d376:	68bb      	ldr	r3, [r7, #8]
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d103      	bne.n	800d384 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d37c:	69bb      	ldr	r3, [r7, #24]
 800d37e:	69ba      	ldr	r2, [r7, #24]
 800d380:	601a      	str	r2, [r3, #0]
 800d382:	e002      	b.n	800d38a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d384:	69bb      	ldr	r3, [r7, #24]
 800d386:	687a      	ldr	r2, [r7, #4]
 800d388:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d38a:	69bb      	ldr	r3, [r7, #24]
 800d38c:	68fa      	ldr	r2, [r7, #12]
 800d38e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d390:	69bb      	ldr	r3, [r7, #24]
 800d392:	68ba      	ldr	r2, [r7, #8]
 800d394:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d396:	2101      	movs	r1, #1
 800d398:	69b8      	ldr	r0, [r7, #24]
 800d39a:	f7ff ff09 	bl	800d1b0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d39e:	bf00      	nop
 800d3a0:	3710      	adds	r7, #16
 800d3a2:	46bd      	mov	sp, r7
 800d3a4:	bd80      	pop	{r7, pc}

0800d3a6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800d3a6:	b580      	push	{r7, lr}
 800d3a8:	b082      	sub	sp, #8
 800d3aa:	af00      	add	r7, sp, #0
 800d3ac:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d00e      	beq.n	800d3d2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	2200      	movs	r2, #0
 800d3b8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	2200      	movs	r2, #0
 800d3be:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	2200      	movs	r2, #0
 800d3c4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800d3c6:	2300      	movs	r3, #0
 800d3c8:	2200      	movs	r2, #0
 800d3ca:	2100      	movs	r1, #0
 800d3cc:	6878      	ldr	r0, [r7, #4]
 800d3ce:	f000 f81f 	bl	800d410 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800d3d2:	bf00      	nop
 800d3d4:	3708      	adds	r7, #8
 800d3d6:	46bd      	mov	sp, r7
 800d3d8:	bd80      	pop	{r7, pc}

0800d3da <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800d3da:	b580      	push	{r7, lr}
 800d3dc:	b088      	sub	sp, #32
 800d3de:	af02      	add	r7, sp, #8
 800d3e0:	4603      	mov	r3, r0
 800d3e2:	6039      	str	r1, [r7, #0]
 800d3e4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800d3e6:	2301      	movs	r3, #1
 800d3e8:	617b      	str	r3, [r7, #20]
 800d3ea:	2300      	movs	r3, #0
 800d3ec:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800d3ee:	79fb      	ldrb	r3, [r7, #7]
 800d3f0:	9300      	str	r3, [sp, #0]
 800d3f2:	683b      	ldr	r3, [r7, #0]
 800d3f4:	2200      	movs	r2, #0
 800d3f6:	6939      	ldr	r1, [r7, #16]
 800d3f8:	6978      	ldr	r0, [r7, #20]
 800d3fa:	f7ff ff41 	bl	800d280 <xQueueGenericCreateStatic>
 800d3fe:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800d400:	68f8      	ldr	r0, [r7, #12]
 800d402:	f7ff ffd0 	bl	800d3a6 <prvInitialiseMutex>

		return xNewQueue;
 800d406:	68fb      	ldr	r3, [r7, #12]
	}
 800d408:	4618      	mov	r0, r3
 800d40a:	3718      	adds	r7, #24
 800d40c:	46bd      	mov	sp, r7
 800d40e:	bd80      	pop	{r7, pc}

0800d410 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d410:	b580      	push	{r7, lr}
 800d412:	b08e      	sub	sp, #56	; 0x38
 800d414:	af00      	add	r7, sp, #0
 800d416:	60f8      	str	r0, [r7, #12]
 800d418:	60b9      	str	r1, [r7, #8]
 800d41a:	607a      	str	r2, [r7, #4]
 800d41c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d41e:	2300      	movs	r3, #0
 800d420:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800d426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d10a      	bne.n	800d442 <xQueueGenericSend+0x32>
	__asm volatile
 800d42c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d430:	f383 8811 	msr	BASEPRI, r3
 800d434:	f3bf 8f6f 	isb	sy
 800d438:	f3bf 8f4f 	dsb	sy
 800d43c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d43e:	bf00      	nop
 800d440:	e7fe      	b.n	800d440 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d442:	68bb      	ldr	r3, [r7, #8]
 800d444:	2b00      	cmp	r3, #0
 800d446:	d103      	bne.n	800d450 <xQueueGenericSend+0x40>
 800d448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d44a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d101      	bne.n	800d454 <xQueueGenericSend+0x44>
 800d450:	2301      	movs	r3, #1
 800d452:	e000      	b.n	800d456 <xQueueGenericSend+0x46>
 800d454:	2300      	movs	r3, #0
 800d456:	2b00      	cmp	r3, #0
 800d458:	d10a      	bne.n	800d470 <xQueueGenericSend+0x60>
	__asm volatile
 800d45a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d45e:	f383 8811 	msr	BASEPRI, r3
 800d462:	f3bf 8f6f 	isb	sy
 800d466:	f3bf 8f4f 	dsb	sy
 800d46a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d46c:	bf00      	nop
 800d46e:	e7fe      	b.n	800d46e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d470:	683b      	ldr	r3, [r7, #0]
 800d472:	2b02      	cmp	r3, #2
 800d474:	d103      	bne.n	800d47e <xQueueGenericSend+0x6e>
 800d476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d478:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d47a:	2b01      	cmp	r3, #1
 800d47c:	d101      	bne.n	800d482 <xQueueGenericSend+0x72>
 800d47e:	2301      	movs	r3, #1
 800d480:	e000      	b.n	800d484 <xQueueGenericSend+0x74>
 800d482:	2300      	movs	r3, #0
 800d484:	2b00      	cmp	r3, #0
 800d486:	d10a      	bne.n	800d49e <xQueueGenericSend+0x8e>
	__asm volatile
 800d488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d48c:	f383 8811 	msr	BASEPRI, r3
 800d490:	f3bf 8f6f 	isb	sy
 800d494:	f3bf 8f4f 	dsb	sy
 800d498:	623b      	str	r3, [r7, #32]
}
 800d49a:	bf00      	nop
 800d49c:	e7fe      	b.n	800d49c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d49e:	f001 f9dd 	bl	800e85c <xTaskGetSchedulerState>
 800d4a2:	4603      	mov	r3, r0
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d102      	bne.n	800d4ae <xQueueGenericSend+0x9e>
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d101      	bne.n	800d4b2 <xQueueGenericSend+0xa2>
 800d4ae:	2301      	movs	r3, #1
 800d4b0:	e000      	b.n	800d4b4 <xQueueGenericSend+0xa4>
 800d4b2:	2300      	movs	r3, #0
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d10a      	bne.n	800d4ce <xQueueGenericSend+0xbe>
	__asm volatile
 800d4b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4bc:	f383 8811 	msr	BASEPRI, r3
 800d4c0:	f3bf 8f6f 	isb	sy
 800d4c4:	f3bf 8f4f 	dsb	sy
 800d4c8:	61fb      	str	r3, [r7, #28]
}
 800d4ca:	bf00      	nop
 800d4cc:	e7fe      	b.n	800d4cc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d4ce:	f001 ff21 	bl	800f314 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d4d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d4d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d4da:	429a      	cmp	r2, r3
 800d4dc:	d302      	bcc.n	800d4e4 <xQueueGenericSend+0xd4>
 800d4de:	683b      	ldr	r3, [r7, #0]
 800d4e0:	2b02      	cmp	r3, #2
 800d4e2:	d129      	bne.n	800d538 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d4e4:	683a      	ldr	r2, [r7, #0]
 800d4e6:	68b9      	ldr	r1, [r7, #8]
 800d4e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d4ea:	f000 fa8b 	bl	800da04 <prvCopyDataToQueue>
 800d4ee:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d4f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d010      	beq.n	800d51a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d4f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4fa:	3324      	adds	r3, #36	; 0x24
 800d4fc:	4618      	mov	r0, r3
 800d4fe:	f001 f817 	bl	800e530 <xTaskRemoveFromEventList>
 800d502:	4603      	mov	r3, r0
 800d504:	2b00      	cmp	r3, #0
 800d506:	d013      	beq.n	800d530 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d508:	4b3f      	ldr	r3, [pc, #252]	; (800d608 <xQueueGenericSend+0x1f8>)
 800d50a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d50e:	601a      	str	r2, [r3, #0]
 800d510:	f3bf 8f4f 	dsb	sy
 800d514:	f3bf 8f6f 	isb	sy
 800d518:	e00a      	b.n	800d530 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d51a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d007      	beq.n	800d530 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d520:	4b39      	ldr	r3, [pc, #228]	; (800d608 <xQueueGenericSend+0x1f8>)
 800d522:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d526:	601a      	str	r2, [r3, #0]
 800d528:	f3bf 8f4f 	dsb	sy
 800d52c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d530:	f001 ff20 	bl	800f374 <vPortExitCritical>
				return pdPASS;
 800d534:	2301      	movs	r3, #1
 800d536:	e063      	b.n	800d600 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d103      	bne.n	800d546 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d53e:	f001 ff19 	bl	800f374 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d542:	2300      	movs	r3, #0
 800d544:	e05c      	b.n	800d600 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d546:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d548:	2b00      	cmp	r3, #0
 800d54a:	d106      	bne.n	800d55a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d54c:	f107 0314 	add.w	r3, r7, #20
 800d550:	4618      	mov	r0, r3
 800d552:	f001 f84f 	bl	800e5f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d556:	2301      	movs	r3, #1
 800d558:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d55a:	f001 ff0b 	bl	800f374 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d55e:	f000 fdc9 	bl	800e0f4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d562:	f001 fed7 	bl	800f314 <vPortEnterCritical>
 800d566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d568:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d56c:	b25b      	sxtb	r3, r3
 800d56e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d572:	d103      	bne.n	800d57c <xQueueGenericSend+0x16c>
 800d574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d576:	2200      	movs	r2, #0
 800d578:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d57c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d57e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d582:	b25b      	sxtb	r3, r3
 800d584:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d588:	d103      	bne.n	800d592 <xQueueGenericSend+0x182>
 800d58a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d58c:	2200      	movs	r2, #0
 800d58e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d592:	f001 feef 	bl	800f374 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d596:	1d3a      	adds	r2, r7, #4
 800d598:	f107 0314 	add.w	r3, r7, #20
 800d59c:	4611      	mov	r1, r2
 800d59e:	4618      	mov	r0, r3
 800d5a0:	f001 f83e 	bl	800e620 <xTaskCheckForTimeOut>
 800d5a4:	4603      	mov	r3, r0
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d124      	bne.n	800d5f4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d5aa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d5ac:	f000 fb22 	bl	800dbf4 <prvIsQueueFull>
 800d5b0:	4603      	mov	r3, r0
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d018      	beq.n	800d5e8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d5b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5b8:	3310      	adds	r3, #16
 800d5ba:	687a      	ldr	r2, [r7, #4]
 800d5bc:	4611      	mov	r1, r2
 800d5be:	4618      	mov	r0, r3
 800d5c0:	f000 ff66 	bl	800e490 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d5c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d5c6:	f000 faad 	bl	800db24 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d5ca:	f000 fda1 	bl	800e110 <xTaskResumeAll>
 800d5ce:	4603      	mov	r3, r0
 800d5d0:	2b00      	cmp	r3, #0
 800d5d2:	f47f af7c 	bne.w	800d4ce <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800d5d6:	4b0c      	ldr	r3, [pc, #48]	; (800d608 <xQueueGenericSend+0x1f8>)
 800d5d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d5dc:	601a      	str	r2, [r3, #0]
 800d5de:	f3bf 8f4f 	dsb	sy
 800d5e2:	f3bf 8f6f 	isb	sy
 800d5e6:	e772      	b.n	800d4ce <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d5e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d5ea:	f000 fa9b 	bl	800db24 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d5ee:	f000 fd8f 	bl	800e110 <xTaskResumeAll>
 800d5f2:	e76c      	b.n	800d4ce <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d5f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d5f6:	f000 fa95 	bl	800db24 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d5fa:	f000 fd89 	bl	800e110 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d5fe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d600:	4618      	mov	r0, r3
 800d602:	3738      	adds	r7, #56	; 0x38
 800d604:	46bd      	mov	sp, r7
 800d606:	bd80      	pop	{r7, pc}
 800d608:	e000ed04 	.word	0xe000ed04

0800d60c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d60c:	b580      	push	{r7, lr}
 800d60e:	b090      	sub	sp, #64	; 0x40
 800d610:	af00      	add	r7, sp, #0
 800d612:	60f8      	str	r0, [r7, #12]
 800d614:	60b9      	str	r1, [r7, #8]
 800d616:	607a      	str	r2, [r7, #4]
 800d618:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800d61e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d620:	2b00      	cmp	r3, #0
 800d622:	d10a      	bne.n	800d63a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800d624:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d628:	f383 8811 	msr	BASEPRI, r3
 800d62c:	f3bf 8f6f 	isb	sy
 800d630:	f3bf 8f4f 	dsb	sy
 800d634:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d636:	bf00      	nop
 800d638:	e7fe      	b.n	800d638 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d63a:	68bb      	ldr	r3, [r7, #8]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d103      	bne.n	800d648 <xQueueGenericSendFromISR+0x3c>
 800d640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d644:	2b00      	cmp	r3, #0
 800d646:	d101      	bne.n	800d64c <xQueueGenericSendFromISR+0x40>
 800d648:	2301      	movs	r3, #1
 800d64a:	e000      	b.n	800d64e <xQueueGenericSendFromISR+0x42>
 800d64c:	2300      	movs	r3, #0
 800d64e:	2b00      	cmp	r3, #0
 800d650:	d10a      	bne.n	800d668 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800d652:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d656:	f383 8811 	msr	BASEPRI, r3
 800d65a:	f3bf 8f6f 	isb	sy
 800d65e:	f3bf 8f4f 	dsb	sy
 800d662:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d664:	bf00      	nop
 800d666:	e7fe      	b.n	800d666 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d668:	683b      	ldr	r3, [r7, #0]
 800d66a:	2b02      	cmp	r3, #2
 800d66c:	d103      	bne.n	800d676 <xQueueGenericSendFromISR+0x6a>
 800d66e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d670:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d672:	2b01      	cmp	r3, #1
 800d674:	d101      	bne.n	800d67a <xQueueGenericSendFromISR+0x6e>
 800d676:	2301      	movs	r3, #1
 800d678:	e000      	b.n	800d67c <xQueueGenericSendFromISR+0x70>
 800d67a:	2300      	movs	r3, #0
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d10a      	bne.n	800d696 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800d680:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d684:	f383 8811 	msr	BASEPRI, r3
 800d688:	f3bf 8f6f 	isb	sy
 800d68c:	f3bf 8f4f 	dsb	sy
 800d690:	623b      	str	r3, [r7, #32]
}
 800d692:	bf00      	nop
 800d694:	e7fe      	b.n	800d694 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d696:	f001 ff1f 	bl	800f4d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d69a:	f3ef 8211 	mrs	r2, BASEPRI
 800d69e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6a2:	f383 8811 	msr	BASEPRI, r3
 800d6a6:	f3bf 8f6f 	isb	sy
 800d6aa:	f3bf 8f4f 	dsb	sy
 800d6ae:	61fa      	str	r2, [r7, #28]
 800d6b0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d6b2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d6b4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d6b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d6ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d6be:	429a      	cmp	r2, r3
 800d6c0:	d302      	bcc.n	800d6c8 <xQueueGenericSendFromISR+0xbc>
 800d6c2:	683b      	ldr	r3, [r7, #0]
 800d6c4:	2b02      	cmp	r3, #2
 800d6c6:	d12f      	bne.n	800d728 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d6c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d6ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d6d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d6d6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d6d8:	683a      	ldr	r2, [r7, #0]
 800d6da:	68b9      	ldr	r1, [r7, #8]
 800d6dc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d6de:	f000 f991 	bl	800da04 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d6e2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800d6e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d6ea:	d112      	bne.n	800d712 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d6ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d016      	beq.n	800d722 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d6f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6f6:	3324      	adds	r3, #36	; 0x24
 800d6f8:	4618      	mov	r0, r3
 800d6fa:	f000 ff19 	bl	800e530 <xTaskRemoveFromEventList>
 800d6fe:	4603      	mov	r3, r0
 800d700:	2b00      	cmp	r3, #0
 800d702:	d00e      	beq.n	800d722 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	2b00      	cmp	r3, #0
 800d708:	d00b      	beq.n	800d722 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	2201      	movs	r2, #1
 800d70e:	601a      	str	r2, [r3, #0]
 800d710:	e007      	b.n	800d722 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d712:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800d716:	3301      	adds	r3, #1
 800d718:	b2db      	uxtb	r3, r3
 800d71a:	b25a      	sxtb	r2, r3
 800d71c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d71e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800d722:	2301      	movs	r3, #1
 800d724:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800d726:	e001      	b.n	800d72c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d728:	2300      	movs	r3, #0
 800d72a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d72c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d72e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d730:	697b      	ldr	r3, [r7, #20]
 800d732:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d736:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d738:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800d73a:	4618      	mov	r0, r3
 800d73c:	3740      	adds	r7, #64	; 0x40
 800d73e:	46bd      	mov	sp, r7
 800d740:	bd80      	pop	{r7, pc}
	...

0800d744 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d744:	b580      	push	{r7, lr}
 800d746:	b08c      	sub	sp, #48	; 0x30
 800d748:	af00      	add	r7, sp, #0
 800d74a:	60f8      	str	r0, [r7, #12]
 800d74c:	60b9      	str	r1, [r7, #8]
 800d74e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d750:	2300      	movs	r3, #0
 800d752:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d754:	68fb      	ldr	r3, [r7, #12]
 800d756:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d758:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d10a      	bne.n	800d774 <xQueueReceive+0x30>
	__asm volatile
 800d75e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d762:	f383 8811 	msr	BASEPRI, r3
 800d766:	f3bf 8f6f 	isb	sy
 800d76a:	f3bf 8f4f 	dsb	sy
 800d76e:	623b      	str	r3, [r7, #32]
}
 800d770:	bf00      	nop
 800d772:	e7fe      	b.n	800d772 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d774:	68bb      	ldr	r3, [r7, #8]
 800d776:	2b00      	cmp	r3, #0
 800d778:	d103      	bne.n	800d782 <xQueueReceive+0x3e>
 800d77a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d77c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d77e:	2b00      	cmp	r3, #0
 800d780:	d101      	bne.n	800d786 <xQueueReceive+0x42>
 800d782:	2301      	movs	r3, #1
 800d784:	e000      	b.n	800d788 <xQueueReceive+0x44>
 800d786:	2300      	movs	r3, #0
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d10a      	bne.n	800d7a2 <xQueueReceive+0x5e>
	__asm volatile
 800d78c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d790:	f383 8811 	msr	BASEPRI, r3
 800d794:	f3bf 8f6f 	isb	sy
 800d798:	f3bf 8f4f 	dsb	sy
 800d79c:	61fb      	str	r3, [r7, #28]
}
 800d79e:	bf00      	nop
 800d7a0:	e7fe      	b.n	800d7a0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d7a2:	f001 f85b 	bl	800e85c <xTaskGetSchedulerState>
 800d7a6:	4603      	mov	r3, r0
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d102      	bne.n	800d7b2 <xQueueReceive+0x6e>
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d101      	bne.n	800d7b6 <xQueueReceive+0x72>
 800d7b2:	2301      	movs	r3, #1
 800d7b4:	e000      	b.n	800d7b8 <xQueueReceive+0x74>
 800d7b6:	2300      	movs	r3, #0
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	d10a      	bne.n	800d7d2 <xQueueReceive+0x8e>
	__asm volatile
 800d7bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7c0:	f383 8811 	msr	BASEPRI, r3
 800d7c4:	f3bf 8f6f 	isb	sy
 800d7c8:	f3bf 8f4f 	dsb	sy
 800d7cc:	61bb      	str	r3, [r7, #24]
}
 800d7ce:	bf00      	nop
 800d7d0:	e7fe      	b.n	800d7d0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d7d2:	f001 fd9f 	bl	800f314 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d7d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7da:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d7dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d01f      	beq.n	800d822 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d7e2:	68b9      	ldr	r1, [r7, #8]
 800d7e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d7e6:	f000 f977 	bl	800dad8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d7ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7ec:	1e5a      	subs	r2, r3, #1
 800d7ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7f0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d7f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7f4:	691b      	ldr	r3, [r3, #16]
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d00f      	beq.n	800d81a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d7fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7fc:	3310      	adds	r3, #16
 800d7fe:	4618      	mov	r0, r3
 800d800:	f000 fe96 	bl	800e530 <xTaskRemoveFromEventList>
 800d804:	4603      	mov	r3, r0
 800d806:	2b00      	cmp	r3, #0
 800d808:	d007      	beq.n	800d81a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d80a:	4b3d      	ldr	r3, [pc, #244]	; (800d900 <xQueueReceive+0x1bc>)
 800d80c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d810:	601a      	str	r2, [r3, #0]
 800d812:	f3bf 8f4f 	dsb	sy
 800d816:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d81a:	f001 fdab 	bl	800f374 <vPortExitCritical>
				return pdPASS;
 800d81e:	2301      	movs	r3, #1
 800d820:	e069      	b.n	800d8f6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	2b00      	cmp	r3, #0
 800d826:	d103      	bne.n	800d830 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d828:	f001 fda4 	bl	800f374 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d82c:	2300      	movs	r3, #0
 800d82e:	e062      	b.n	800d8f6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d832:	2b00      	cmp	r3, #0
 800d834:	d106      	bne.n	800d844 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d836:	f107 0310 	add.w	r3, r7, #16
 800d83a:	4618      	mov	r0, r3
 800d83c:	f000 feda 	bl	800e5f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d840:	2301      	movs	r3, #1
 800d842:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d844:	f001 fd96 	bl	800f374 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d848:	f000 fc54 	bl	800e0f4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d84c:	f001 fd62 	bl	800f314 <vPortEnterCritical>
 800d850:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d852:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d856:	b25b      	sxtb	r3, r3
 800d858:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d85c:	d103      	bne.n	800d866 <xQueueReceive+0x122>
 800d85e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d860:	2200      	movs	r2, #0
 800d862:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d868:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d86c:	b25b      	sxtb	r3, r3
 800d86e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d872:	d103      	bne.n	800d87c <xQueueReceive+0x138>
 800d874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d876:	2200      	movs	r2, #0
 800d878:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d87c:	f001 fd7a 	bl	800f374 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d880:	1d3a      	adds	r2, r7, #4
 800d882:	f107 0310 	add.w	r3, r7, #16
 800d886:	4611      	mov	r1, r2
 800d888:	4618      	mov	r0, r3
 800d88a:	f000 fec9 	bl	800e620 <xTaskCheckForTimeOut>
 800d88e:	4603      	mov	r3, r0
 800d890:	2b00      	cmp	r3, #0
 800d892:	d123      	bne.n	800d8dc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d894:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d896:	f000 f997 	bl	800dbc8 <prvIsQueueEmpty>
 800d89a:	4603      	mov	r3, r0
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d017      	beq.n	800d8d0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d8a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8a2:	3324      	adds	r3, #36	; 0x24
 800d8a4:	687a      	ldr	r2, [r7, #4]
 800d8a6:	4611      	mov	r1, r2
 800d8a8:	4618      	mov	r0, r3
 800d8aa:	f000 fdf1 	bl	800e490 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d8ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d8b0:	f000 f938 	bl	800db24 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d8b4:	f000 fc2c 	bl	800e110 <xTaskResumeAll>
 800d8b8:	4603      	mov	r3, r0
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d189      	bne.n	800d7d2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800d8be:	4b10      	ldr	r3, [pc, #64]	; (800d900 <xQueueReceive+0x1bc>)
 800d8c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d8c4:	601a      	str	r2, [r3, #0]
 800d8c6:	f3bf 8f4f 	dsb	sy
 800d8ca:	f3bf 8f6f 	isb	sy
 800d8ce:	e780      	b.n	800d7d2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d8d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d8d2:	f000 f927 	bl	800db24 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d8d6:	f000 fc1b 	bl	800e110 <xTaskResumeAll>
 800d8da:	e77a      	b.n	800d7d2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d8dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d8de:	f000 f921 	bl	800db24 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d8e2:	f000 fc15 	bl	800e110 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d8e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d8e8:	f000 f96e 	bl	800dbc8 <prvIsQueueEmpty>
 800d8ec:	4603      	mov	r3, r0
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	f43f af6f 	beq.w	800d7d2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d8f4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d8f6:	4618      	mov	r0, r3
 800d8f8:	3730      	adds	r7, #48	; 0x30
 800d8fa:	46bd      	mov	sp, r7
 800d8fc:	bd80      	pop	{r7, pc}
 800d8fe:	bf00      	nop
 800d900:	e000ed04 	.word	0xe000ed04

0800d904 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800d904:	b580      	push	{r7, lr}
 800d906:	b08e      	sub	sp, #56	; 0x38
 800d908:	af00      	add	r7, sp, #0
 800d90a:	60f8      	str	r0, [r7, #12]
 800d90c:	60b9      	str	r1, [r7, #8]
 800d90e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d910:	68fb      	ldr	r3, [r7, #12]
 800d912:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800d914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d916:	2b00      	cmp	r3, #0
 800d918:	d10a      	bne.n	800d930 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800d91a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d91e:	f383 8811 	msr	BASEPRI, r3
 800d922:	f3bf 8f6f 	isb	sy
 800d926:	f3bf 8f4f 	dsb	sy
 800d92a:	623b      	str	r3, [r7, #32]
}
 800d92c:	bf00      	nop
 800d92e:	e7fe      	b.n	800d92e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d930:	68bb      	ldr	r3, [r7, #8]
 800d932:	2b00      	cmp	r3, #0
 800d934:	d103      	bne.n	800d93e <xQueueReceiveFromISR+0x3a>
 800d936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	d101      	bne.n	800d942 <xQueueReceiveFromISR+0x3e>
 800d93e:	2301      	movs	r3, #1
 800d940:	e000      	b.n	800d944 <xQueueReceiveFromISR+0x40>
 800d942:	2300      	movs	r3, #0
 800d944:	2b00      	cmp	r3, #0
 800d946:	d10a      	bne.n	800d95e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800d948:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d94c:	f383 8811 	msr	BASEPRI, r3
 800d950:	f3bf 8f6f 	isb	sy
 800d954:	f3bf 8f4f 	dsb	sy
 800d958:	61fb      	str	r3, [r7, #28]
}
 800d95a:	bf00      	nop
 800d95c:	e7fe      	b.n	800d95c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d95e:	f001 fdbb 	bl	800f4d8 <vPortValidateInterruptPriority>
	__asm volatile
 800d962:	f3ef 8211 	mrs	r2, BASEPRI
 800d966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d96a:	f383 8811 	msr	BASEPRI, r3
 800d96e:	f3bf 8f6f 	isb	sy
 800d972:	f3bf 8f4f 	dsb	sy
 800d976:	61ba      	str	r2, [r7, #24]
 800d978:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800d97a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d97c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d97e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d982:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d984:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d986:	2b00      	cmp	r3, #0
 800d988:	d02f      	beq.n	800d9ea <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800d98a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d98c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d990:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d994:	68b9      	ldr	r1, [r7, #8]
 800d996:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d998:	f000 f89e 	bl	800dad8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d99c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d99e:	1e5a      	subs	r2, r3, #1
 800d9a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9a2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800d9a4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d9a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d9ac:	d112      	bne.n	800d9d4 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d9ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9b0:	691b      	ldr	r3, [r3, #16]
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d016      	beq.n	800d9e4 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d9b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9b8:	3310      	adds	r3, #16
 800d9ba:	4618      	mov	r0, r3
 800d9bc:	f000 fdb8 	bl	800e530 <xTaskRemoveFromEventList>
 800d9c0:	4603      	mov	r3, r0
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d00e      	beq.n	800d9e4 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d00b      	beq.n	800d9e4 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	2201      	movs	r2, #1
 800d9d0:	601a      	str	r2, [r3, #0]
 800d9d2:	e007      	b.n	800d9e4 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800d9d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d9d8:	3301      	adds	r3, #1
 800d9da:	b2db      	uxtb	r3, r3
 800d9dc:	b25a      	sxtb	r2, r3
 800d9de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800d9e4:	2301      	movs	r3, #1
 800d9e6:	637b      	str	r3, [r7, #52]	; 0x34
 800d9e8:	e001      	b.n	800d9ee <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800d9ea:	2300      	movs	r3, #0
 800d9ec:	637b      	str	r3, [r7, #52]	; 0x34
 800d9ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9f0:	613b      	str	r3, [r7, #16]
	__asm volatile
 800d9f2:	693b      	ldr	r3, [r7, #16]
 800d9f4:	f383 8811 	msr	BASEPRI, r3
}
 800d9f8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d9fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800d9fc:	4618      	mov	r0, r3
 800d9fe:	3738      	adds	r7, #56	; 0x38
 800da00:	46bd      	mov	sp, r7
 800da02:	bd80      	pop	{r7, pc}

0800da04 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800da04:	b580      	push	{r7, lr}
 800da06:	b086      	sub	sp, #24
 800da08:	af00      	add	r7, sp, #0
 800da0a:	60f8      	str	r0, [r7, #12]
 800da0c:	60b9      	str	r1, [r7, #8]
 800da0e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800da10:	2300      	movs	r3, #0
 800da12:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da18:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d10d      	bne.n	800da3e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	681b      	ldr	r3, [r3, #0]
 800da26:	2b00      	cmp	r3, #0
 800da28:	d14d      	bne.n	800dac6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800da2a:	68fb      	ldr	r3, [r7, #12]
 800da2c:	689b      	ldr	r3, [r3, #8]
 800da2e:	4618      	mov	r0, r3
 800da30:	f000 ff32 	bl	800e898 <xTaskPriorityDisinherit>
 800da34:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	2200      	movs	r2, #0
 800da3a:	609a      	str	r2, [r3, #8]
 800da3c:	e043      	b.n	800dac6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	2b00      	cmp	r3, #0
 800da42:	d119      	bne.n	800da78 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800da44:	68fb      	ldr	r3, [r7, #12]
 800da46:	6858      	ldr	r0, [r3, #4]
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da4c:	461a      	mov	r2, r3
 800da4e:	68b9      	ldr	r1, [r7, #8]
 800da50:	f002 fd3b 	bl	80104ca <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	685a      	ldr	r2, [r3, #4]
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da5c:	441a      	add	r2, r3
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	685a      	ldr	r2, [r3, #4]
 800da66:	68fb      	ldr	r3, [r7, #12]
 800da68:	689b      	ldr	r3, [r3, #8]
 800da6a:	429a      	cmp	r2, r3
 800da6c:	d32b      	bcc.n	800dac6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	681a      	ldr	r2, [r3, #0]
 800da72:	68fb      	ldr	r3, [r7, #12]
 800da74:	605a      	str	r2, [r3, #4]
 800da76:	e026      	b.n	800dac6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	68d8      	ldr	r0, [r3, #12]
 800da7c:	68fb      	ldr	r3, [r7, #12]
 800da7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da80:	461a      	mov	r2, r3
 800da82:	68b9      	ldr	r1, [r7, #8]
 800da84:	f002 fd21 	bl	80104ca <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	68da      	ldr	r2, [r3, #12]
 800da8c:	68fb      	ldr	r3, [r7, #12]
 800da8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da90:	425b      	negs	r3, r3
 800da92:	441a      	add	r2, r3
 800da94:	68fb      	ldr	r3, [r7, #12]
 800da96:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800da98:	68fb      	ldr	r3, [r7, #12]
 800da9a:	68da      	ldr	r2, [r3, #12]
 800da9c:	68fb      	ldr	r3, [r7, #12]
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	429a      	cmp	r2, r3
 800daa2:	d207      	bcs.n	800dab4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800daa4:	68fb      	ldr	r3, [r7, #12]
 800daa6:	689a      	ldr	r2, [r3, #8]
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800daac:	425b      	negs	r3, r3
 800daae:	441a      	add	r2, r3
 800dab0:	68fb      	ldr	r3, [r7, #12]
 800dab2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	2b02      	cmp	r3, #2
 800dab8:	d105      	bne.n	800dac6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800daba:	693b      	ldr	r3, [r7, #16]
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d002      	beq.n	800dac6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800dac0:	693b      	ldr	r3, [r7, #16]
 800dac2:	3b01      	subs	r3, #1
 800dac4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800dac6:	693b      	ldr	r3, [r7, #16]
 800dac8:	1c5a      	adds	r2, r3, #1
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800dace:	697b      	ldr	r3, [r7, #20]
}
 800dad0:	4618      	mov	r0, r3
 800dad2:	3718      	adds	r7, #24
 800dad4:	46bd      	mov	sp, r7
 800dad6:	bd80      	pop	{r7, pc}

0800dad8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800dad8:	b580      	push	{r7, lr}
 800dada:	b082      	sub	sp, #8
 800dadc:	af00      	add	r7, sp, #0
 800dade:	6078      	str	r0, [r7, #4]
 800dae0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d018      	beq.n	800db1c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	68da      	ldr	r2, [r3, #12]
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800daf2:	441a      	add	r2, r3
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	68da      	ldr	r2, [r3, #12]
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	689b      	ldr	r3, [r3, #8]
 800db00:	429a      	cmp	r2, r3
 800db02:	d303      	bcc.n	800db0c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	681a      	ldr	r2, [r3, #0]
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	68d9      	ldr	r1, [r3, #12]
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db14:	461a      	mov	r2, r3
 800db16:	6838      	ldr	r0, [r7, #0]
 800db18:	f002 fcd7 	bl	80104ca <memcpy>
	}
}
 800db1c:	bf00      	nop
 800db1e:	3708      	adds	r7, #8
 800db20:	46bd      	mov	sp, r7
 800db22:	bd80      	pop	{r7, pc}

0800db24 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800db24:	b580      	push	{r7, lr}
 800db26:	b084      	sub	sp, #16
 800db28:	af00      	add	r7, sp, #0
 800db2a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800db2c:	f001 fbf2 	bl	800f314 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800db36:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800db38:	e011      	b.n	800db5e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db3e:	2b00      	cmp	r3, #0
 800db40:	d012      	beq.n	800db68 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	3324      	adds	r3, #36	; 0x24
 800db46:	4618      	mov	r0, r3
 800db48:	f000 fcf2 	bl	800e530 <xTaskRemoveFromEventList>
 800db4c:	4603      	mov	r3, r0
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d001      	beq.n	800db56 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800db52:	f000 fdc7 	bl	800e6e4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800db56:	7bfb      	ldrb	r3, [r7, #15]
 800db58:	3b01      	subs	r3, #1
 800db5a:	b2db      	uxtb	r3, r3
 800db5c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800db5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800db62:	2b00      	cmp	r3, #0
 800db64:	dce9      	bgt.n	800db3a <prvUnlockQueue+0x16>
 800db66:	e000      	b.n	800db6a <prvUnlockQueue+0x46>
					break;
 800db68:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	22ff      	movs	r2, #255	; 0xff
 800db6e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800db72:	f001 fbff 	bl	800f374 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800db76:	f001 fbcd 	bl	800f314 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800db80:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800db82:	e011      	b.n	800dba8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	691b      	ldr	r3, [r3, #16]
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d012      	beq.n	800dbb2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	3310      	adds	r3, #16
 800db90:	4618      	mov	r0, r3
 800db92:	f000 fccd 	bl	800e530 <xTaskRemoveFromEventList>
 800db96:	4603      	mov	r3, r0
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d001      	beq.n	800dba0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800db9c:	f000 fda2 	bl	800e6e4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800dba0:	7bbb      	ldrb	r3, [r7, #14]
 800dba2:	3b01      	subs	r3, #1
 800dba4:	b2db      	uxtb	r3, r3
 800dba6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800dba8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	dce9      	bgt.n	800db84 <prvUnlockQueue+0x60>
 800dbb0:	e000      	b.n	800dbb4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800dbb2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	22ff      	movs	r2, #255	; 0xff
 800dbb8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800dbbc:	f001 fbda 	bl	800f374 <vPortExitCritical>
}
 800dbc0:	bf00      	nop
 800dbc2:	3710      	adds	r7, #16
 800dbc4:	46bd      	mov	sp, r7
 800dbc6:	bd80      	pop	{r7, pc}

0800dbc8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800dbc8:	b580      	push	{r7, lr}
 800dbca:	b084      	sub	sp, #16
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800dbd0:	f001 fba0 	bl	800f314 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	d102      	bne.n	800dbe2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800dbdc:	2301      	movs	r3, #1
 800dbde:	60fb      	str	r3, [r7, #12]
 800dbe0:	e001      	b.n	800dbe6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800dbe2:	2300      	movs	r3, #0
 800dbe4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800dbe6:	f001 fbc5 	bl	800f374 <vPortExitCritical>

	return xReturn;
 800dbea:	68fb      	ldr	r3, [r7, #12]
}
 800dbec:	4618      	mov	r0, r3
 800dbee:	3710      	adds	r7, #16
 800dbf0:	46bd      	mov	sp, r7
 800dbf2:	bd80      	pop	{r7, pc}

0800dbf4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800dbf4:	b580      	push	{r7, lr}
 800dbf6:	b084      	sub	sp, #16
 800dbf8:	af00      	add	r7, sp, #0
 800dbfa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800dbfc:	f001 fb8a 	bl	800f314 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dc08:	429a      	cmp	r2, r3
 800dc0a:	d102      	bne.n	800dc12 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800dc0c:	2301      	movs	r3, #1
 800dc0e:	60fb      	str	r3, [r7, #12]
 800dc10:	e001      	b.n	800dc16 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800dc12:	2300      	movs	r3, #0
 800dc14:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800dc16:	f001 fbad 	bl	800f374 <vPortExitCritical>

	return xReturn;
 800dc1a:	68fb      	ldr	r3, [r7, #12]
}
 800dc1c:	4618      	mov	r0, r3
 800dc1e:	3710      	adds	r7, #16
 800dc20:	46bd      	mov	sp, r7
 800dc22:	bd80      	pop	{r7, pc}

0800dc24 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
 800dc24:	b480      	push	{r7}
 800dc26:	b087      	sub	sp, #28
 800dc28:	af00      	add	r7, sp, #0
 800dc2a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Queue_t * const pxQueue = xQueue;
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
 800dc30:	693b      	ldr	r3, [r7, #16]
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	d10a      	bne.n	800dc4c <xQueueIsQueueFullFromISR+0x28>
	__asm volatile
 800dc36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc3a:	f383 8811 	msr	BASEPRI, r3
 800dc3e:	f3bf 8f6f 	isb	sy
 800dc42:	f3bf 8f4f 	dsb	sy
 800dc46:	60fb      	str	r3, [r7, #12]
}
 800dc48:	bf00      	nop
 800dc4a:	e7fe      	b.n	800dc4a <xQueueIsQueueFullFromISR+0x26>
	if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800dc4c:	693b      	ldr	r3, [r7, #16]
 800dc4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dc50:	693b      	ldr	r3, [r7, #16]
 800dc52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dc54:	429a      	cmp	r2, r3
 800dc56:	d102      	bne.n	800dc5e <xQueueIsQueueFullFromISR+0x3a>
	{
		xReturn = pdTRUE;
 800dc58:	2301      	movs	r3, #1
 800dc5a:	617b      	str	r3, [r7, #20]
 800dc5c:	e001      	b.n	800dc62 <xQueueIsQueueFullFromISR+0x3e>
	}
	else
	{
		xReturn = pdFALSE;
 800dc5e:	2300      	movs	r3, #0
 800dc60:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800dc62:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800dc64:	4618      	mov	r0, r3
 800dc66:	371c      	adds	r7, #28
 800dc68:	46bd      	mov	sp, r7
 800dc6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc6e:	4770      	bx	lr

0800dc70 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800dc70:	b480      	push	{r7}
 800dc72:	b085      	sub	sp, #20
 800dc74:	af00      	add	r7, sp, #0
 800dc76:	6078      	str	r0, [r7, #4]
 800dc78:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800dc7a:	2300      	movs	r3, #0
 800dc7c:	60fb      	str	r3, [r7, #12]
 800dc7e:	e014      	b.n	800dcaa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800dc80:	4a0f      	ldr	r2, [pc, #60]	; (800dcc0 <vQueueAddToRegistry+0x50>)
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d10b      	bne.n	800dca4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800dc8c:	490c      	ldr	r1, [pc, #48]	; (800dcc0 <vQueueAddToRegistry+0x50>)
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	683a      	ldr	r2, [r7, #0]
 800dc92:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800dc96:	4a0a      	ldr	r2, [pc, #40]	; (800dcc0 <vQueueAddToRegistry+0x50>)
 800dc98:	68fb      	ldr	r3, [r7, #12]
 800dc9a:	00db      	lsls	r3, r3, #3
 800dc9c:	4413      	add	r3, r2
 800dc9e:	687a      	ldr	r2, [r7, #4]
 800dca0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800dca2:	e006      	b.n	800dcb2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800dca4:	68fb      	ldr	r3, [r7, #12]
 800dca6:	3301      	adds	r3, #1
 800dca8:	60fb      	str	r3, [r7, #12]
 800dcaa:	68fb      	ldr	r3, [r7, #12]
 800dcac:	2b07      	cmp	r3, #7
 800dcae:	d9e7      	bls.n	800dc80 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800dcb0:	bf00      	nop
 800dcb2:	bf00      	nop
 800dcb4:	3714      	adds	r7, #20
 800dcb6:	46bd      	mov	sp, r7
 800dcb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcbc:	4770      	bx	lr
 800dcbe:	bf00      	nop
 800dcc0:	20023554 	.word	0x20023554

0800dcc4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800dcc4:	b580      	push	{r7, lr}
 800dcc6:	b086      	sub	sp, #24
 800dcc8:	af00      	add	r7, sp, #0
 800dcca:	60f8      	str	r0, [r7, #12]
 800dccc:	60b9      	str	r1, [r7, #8]
 800dcce:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800dcd4:	f001 fb1e 	bl	800f314 <vPortEnterCritical>
 800dcd8:	697b      	ldr	r3, [r7, #20]
 800dcda:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800dcde:	b25b      	sxtb	r3, r3
 800dce0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dce4:	d103      	bne.n	800dcee <vQueueWaitForMessageRestricted+0x2a>
 800dce6:	697b      	ldr	r3, [r7, #20]
 800dce8:	2200      	movs	r2, #0
 800dcea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800dcee:	697b      	ldr	r3, [r7, #20]
 800dcf0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800dcf4:	b25b      	sxtb	r3, r3
 800dcf6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dcfa:	d103      	bne.n	800dd04 <vQueueWaitForMessageRestricted+0x40>
 800dcfc:	697b      	ldr	r3, [r7, #20]
 800dcfe:	2200      	movs	r2, #0
 800dd00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800dd04:	f001 fb36 	bl	800f374 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800dd08:	697b      	ldr	r3, [r7, #20]
 800dd0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d106      	bne.n	800dd1e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800dd10:	697b      	ldr	r3, [r7, #20]
 800dd12:	3324      	adds	r3, #36	; 0x24
 800dd14:	687a      	ldr	r2, [r7, #4]
 800dd16:	68b9      	ldr	r1, [r7, #8]
 800dd18:	4618      	mov	r0, r3
 800dd1a:	f000 fbdd 	bl	800e4d8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800dd1e:	6978      	ldr	r0, [r7, #20]
 800dd20:	f7ff ff00 	bl	800db24 <prvUnlockQueue>
	}
 800dd24:	bf00      	nop
 800dd26:	3718      	adds	r7, #24
 800dd28:	46bd      	mov	sp, r7
 800dd2a:	bd80      	pop	{r7, pc}

0800dd2c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800dd2c:	b580      	push	{r7, lr}
 800dd2e:	b08e      	sub	sp, #56	; 0x38
 800dd30:	af04      	add	r7, sp, #16
 800dd32:	60f8      	str	r0, [r7, #12]
 800dd34:	60b9      	str	r1, [r7, #8]
 800dd36:	607a      	str	r2, [r7, #4]
 800dd38:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800dd3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	d10a      	bne.n	800dd56 <xTaskCreateStatic+0x2a>
	__asm volatile
 800dd40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd44:	f383 8811 	msr	BASEPRI, r3
 800dd48:	f3bf 8f6f 	isb	sy
 800dd4c:	f3bf 8f4f 	dsb	sy
 800dd50:	623b      	str	r3, [r7, #32]
}
 800dd52:	bf00      	nop
 800dd54:	e7fe      	b.n	800dd54 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800dd56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d10a      	bne.n	800dd72 <xTaskCreateStatic+0x46>
	__asm volatile
 800dd5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd60:	f383 8811 	msr	BASEPRI, r3
 800dd64:	f3bf 8f6f 	isb	sy
 800dd68:	f3bf 8f4f 	dsb	sy
 800dd6c:	61fb      	str	r3, [r7, #28]
}
 800dd6e:	bf00      	nop
 800dd70:	e7fe      	b.n	800dd70 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800dd72:	2354      	movs	r3, #84	; 0x54
 800dd74:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800dd76:	693b      	ldr	r3, [r7, #16]
 800dd78:	2b54      	cmp	r3, #84	; 0x54
 800dd7a:	d00a      	beq.n	800dd92 <xTaskCreateStatic+0x66>
	__asm volatile
 800dd7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd80:	f383 8811 	msr	BASEPRI, r3
 800dd84:	f3bf 8f6f 	isb	sy
 800dd88:	f3bf 8f4f 	dsb	sy
 800dd8c:	61bb      	str	r3, [r7, #24]
}
 800dd8e:	bf00      	nop
 800dd90:	e7fe      	b.n	800dd90 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800dd92:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800dd94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	d01a      	beq.n	800ddd0 <xTaskCreateStatic+0xa4>
 800dd9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d017      	beq.n	800ddd0 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800dda0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dda2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800dda4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dda6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800dda8:	631a      	str	r2, [r3, #48]	; 0x30
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ddaa:	2300      	movs	r3, #0
 800ddac:	9303      	str	r3, [sp, #12]
 800ddae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddb0:	9302      	str	r3, [sp, #8]
 800ddb2:	f107 0314 	add.w	r3, r7, #20
 800ddb6:	9301      	str	r3, [sp, #4]
 800ddb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddba:	9300      	str	r3, [sp, #0]
 800ddbc:	683b      	ldr	r3, [r7, #0]
 800ddbe:	687a      	ldr	r2, [r7, #4]
 800ddc0:	68b9      	ldr	r1, [r7, #8]
 800ddc2:	68f8      	ldr	r0, [r7, #12]
 800ddc4:	f000 f80b 	bl	800ddde <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ddc8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ddca:	f000 f88f 	bl	800deec <prvAddNewTaskToReadyList>
 800ddce:	e001      	b.n	800ddd4 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 800ddd0:	2300      	movs	r3, #0
 800ddd2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800ddd4:	697b      	ldr	r3, [r7, #20]
	}
 800ddd6:	4618      	mov	r0, r3
 800ddd8:	3728      	adds	r7, #40	; 0x28
 800ddda:	46bd      	mov	sp, r7
 800dddc:	bd80      	pop	{r7, pc}

0800ddde <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ddde:	b580      	push	{r7, lr}
 800dde0:	b088      	sub	sp, #32
 800dde2:	af00      	add	r7, sp, #0
 800dde4:	60f8      	str	r0, [r7, #12]
 800dde6:	60b9      	str	r1, [r7, #8]
 800dde8:	607a      	str	r2, [r7, #4]
 800ddea:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ddec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800ddf6:	3b01      	subs	r3, #1
 800ddf8:	009b      	lsls	r3, r3, #2
 800ddfa:	4413      	add	r3, r2
 800ddfc:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ddfe:	69bb      	ldr	r3, [r7, #24]
 800de00:	f023 0307 	bic.w	r3, r3, #7
 800de04:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800de06:	69bb      	ldr	r3, [r7, #24]
 800de08:	f003 0307 	and.w	r3, r3, #7
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d00a      	beq.n	800de26 <prvInitialiseNewTask+0x48>
	__asm volatile
 800de10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de14:	f383 8811 	msr	BASEPRI, r3
 800de18:	f3bf 8f6f 	isb	sy
 800de1c:	f3bf 8f4f 	dsb	sy
 800de20:	617b      	str	r3, [r7, #20]
}
 800de22:	bf00      	nop
 800de24:	e7fe      	b.n	800de24 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800de26:	68bb      	ldr	r3, [r7, #8]
 800de28:	2b00      	cmp	r3, #0
 800de2a:	d01f      	beq.n	800de6c <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800de2c:	2300      	movs	r3, #0
 800de2e:	61fb      	str	r3, [r7, #28]
 800de30:	e012      	b.n	800de58 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800de32:	68ba      	ldr	r2, [r7, #8]
 800de34:	69fb      	ldr	r3, [r7, #28]
 800de36:	4413      	add	r3, r2
 800de38:	7819      	ldrb	r1, [r3, #0]
 800de3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800de3c:	69fb      	ldr	r3, [r7, #28]
 800de3e:	4413      	add	r3, r2
 800de40:	3334      	adds	r3, #52	; 0x34
 800de42:	460a      	mov	r2, r1
 800de44:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800de46:	68ba      	ldr	r2, [r7, #8]
 800de48:	69fb      	ldr	r3, [r7, #28]
 800de4a:	4413      	add	r3, r2
 800de4c:	781b      	ldrb	r3, [r3, #0]
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d006      	beq.n	800de60 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800de52:	69fb      	ldr	r3, [r7, #28]
 800de54:	3301      	adds	r3, #1
 800de56:	61fb      	str	r3, [r7, #28]
 800de58:	69fb      	ldr	r3, [r7, #28]
 800de5a:	2b0f      	cmp	r3, #15
 800de5c:	d9e9      	bls.n	800de32 <prvInitialiseNewTask+0x54>
 800de5e:	e000      	b.n	800de62 <prvInitialiseNewTask+0x84>
			{
				break;
 800de60:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800de62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de64:	2200      	movs	r2, #0
 800de66:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800de6a:	e003      	b.n	800de74 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800de6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de6e:	2200      	movs	r2, #0
 800de70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800de74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de76:	2b06      	cmp	r3, #6
 800de78:	d901      	bls.n	800de7e <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800de7a:	2306      	movs	r3, #6
 800de7c:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800de7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de80:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800de82:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800de84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de86:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800de88:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800de8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de8c:	2200      	movs	r2, #0
 800de8e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800de90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de92:	3304      	adds	r3, #4
 800de94:	4618      	mov	r0, r3
 800de96:	f7ff f8f7 	bl	800d088 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800de9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de9c:	3318      	adds	r3, #24
 800de9e:	4618      	mov	r0, r3
 800dea0:	f7ff f8f2 	bl	800d088 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800dea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dea6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dea8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800deaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800deac:	f1c3 0207 	rsb	r2, r3, #7
 800deb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800deb2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800deb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800deb6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800deb8:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800deba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800debc:	2200      	movs	r2, #0
 800debe:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800dec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dec2:	2200      	movs	r2, #0
 800dec4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800dec8:	683a      	ldr	r2, [r7, #0]
 800deca:	68f9      	ldr	r1, [r7, #12]
 800decc:	69b8      	ldr	r0, [r7, #24]
 800dece:	f001 f8f7 	bl	800f0c0 <pxPortInitialiseStack>
 800ded2:	4602      	mov	r2, r0
 800ded4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ded6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ded8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d002      	beq.n	800dee4 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800dede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dee0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dee2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800dee4:	bf00      	nop
 800dee6:	3720      	adds	r7, #32
 800dee8:	46bd      	mov	sp, r7
 800deea:	bd80      	pop	{r7, pc}

0800deec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800deec:	b580      	push	{r7, lr}
 800deee:	b082      	sub	sp, #8
 800def0:	af00      	add	r7, sp, #0
 800def2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800def4:	f001 fa0e 	bl	800f314 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800def8:	4b2a      	ldr	r3, [pc, #168]	; (800dfa4 <prvAddNewTaskToReadyList+0xb8>)
 800defa:	681b      	ldr	r3, [r3, #0]
 800defc:	3301      	adds	r3, #1
 800defe:	4a29      	ldr	r2, [pc, #164]	; (800dfa4 <prvAddNewTaskToReadyList+0xb8>)
 800df00:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800df02:	4b29      	ldr	r3, [pc, #164]	; (800dfa8 <prvAddNewTaskToReadyList+0xbc>)
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	2b00      	cmp	r3, #0
 800df08:	d109      	bne.n	800df1e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800df0a:	4a27      	ldr	r2, [pc, #156]	; (800dfa8 <prvAddNewTaskToReadyList+0xbc>)
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800df10:	4b24      	ldr	r3, [pc, #144]	; (800dfa4 <prvAddNewTaskToReadyList+0xb8>)
 800df12:	681b      	ldr	r3, [r3, #0]
 800df14:	2b01      	cmp	r3, #1
 800df16:	d110      	bne.n	800df3a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800df18:	f000 fc08 	bl	800e72c <prvInitialiseTaskLists>
 800df1c:	e00d      	b.n	800df3a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800df1e:	4b23      	ldr	r3, [pc, #140]	; (800dfac <prvAddNewTaskToReadyList+0xc0>)
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	2b00      	cmp	r3, #0
 800df24:	d109      	bne.n	800df3a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800df26:	4b20      	ldr	r3, [pc, #128]	; (800dfa8 <prvAddNewTaskToReadyList+0xbc>)
 800df28:	681b      	ldr	r3, [r3, #0]
 800df2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df30:	429a      	cmp	r2, r3
 800df32:	d802      	bhi.n	800df3a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800df34:	4a1c      	ldr	r2, [pc, #112]	; (800dfa8 <prvAddNewTaskToReadyList+0xbc>)
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800df3a:	4b1d      	ldr	r3, [pc, #116]	; (800dfb0 <prvAddNewTaskToReadyList+0xc4>)
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	3301      	adds	r3, #1
 800df40:	4a1b      	ldr	r2, [pc, #108]	; (800dfb0 <prvAddNewTaskToReadyList+0xc4>)
 800df42:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df48:	2201      	movs	r2, #1
 800df4a:	409a      	lsls	r2, r3
 800df4c:	4b19      	ldr	r3, [pc, #100]	; (800dfb4 <prvAddNewTaskToReadyList+0xc8>)
 800df4e:	681b      	ldr	r3, [r3, #0]
 800df50:	4313      	orrs	r3, r2
 800df52:	4a18      	ldr	r2, [pc, #96]	; (800dfb4 <prvAddNewTaskToReadyList+0xc8>)
 800df54:	6013      	str	r3, [r2, #0]
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800df5a:	4613      	mov	r3, r2
 800df5c:	009b      	lsls	r3, r3, #2
 800df5e:	4413      	add	r3, r2
 800df60:	009b      	lsls	r3, r3, #2
 800df62:	4a15      	ldr	r2, [pc, #84]	; (800dfb8 <prvAddNewTaskToReadyList+0xcc>)
 800df64:	441a      	add	r2, r3
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	3304      	adds	r3, #4
 800df6a:	4619      	mov	r1, r3
 800df6c:	4610      	mov	r0, r2
 800df6e:	f7ff f898 	bl	800d0a2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800df72:	f001 f9ff 	bl	800f374 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800df76:	4b0d      	ldr	r3, [pc, #52]	; (800dfac <prvAddNewTaskToReadyList+0xc0>)
 800df78:	681b      	ldr	r3, [r3, #0]
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	d00e      	beq.n	800df9c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800df7e:	4b0a      	ldr	r3, [pc, #40]	; (800dfa8 <prvAddNewTaskToReadyList+0xbc>)
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df88:	429a      	cmp	r2, r3
 800df8a:	d207      	bcs.n	800df9c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800df8c:	4b0b      	ldr	r3, [pc, #44]	; (800dfbc <prvAddNewTaskToReadyList+0xd0>)
 800df8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800df92:	601a      	str	r2, [r3, #0]
 800df94:	f3bf 8f4f 	dsb	sy
 800df98:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800df9c:	bf00      	nop
 800df9e:	3708      	adds	r7, #8
 800dfa0:	46bd      	mov	sp, r7
 800dfa2:	bd80      	pop	{r7, pc}
 800dfa4:	20023694 	.word	0x20023694
 800dfa8:	20023594 	.word	0x20023594
 800dfac:	200236a0 	.word	0x200236a0
 800dfb0:	200236b0 	.word	0x200236b0
 800dfb4:	2002369c 	.word	0x2002369c
 800dfb8:	20023598 	.word	0x20023598
 800dfbc:	e000ed04 	.word	0xe000ed04

0800dfc0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800dfc0:	b580      	push	{r7, lr}
 800dfc2:	b084      	sub	sp, #16
 800dfc4:	af00      	add	r7, sp, #0
 800dfc6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800dfc8:	2300      	movs	r3, #0
 800dfca:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d017      	beq.n	800e002 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800dfd2:	4b13      	ldr	r3, [pc, #76]	; (800e020 <vTaskDelay+0x60>)
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d00a      	beq.n	800dff0 <vTaskDelay+0x30>
	__asm volatile
 800dfda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfde:	f383 8811 	msr	BASEPRI, r3
 800dfe2:	f3bf 8f6f 	isb	sy
 800dfe6:	f3bf 8f4f 	dsb	sy
 800dfea:	60bb      	str	r3, [r7, #8]
}
 800dfec:	bf00      	nop
 800dfee:	e7fe      	b.n	800dfee <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800dff0:	f000 f880 	bl	800e0f4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800dff4:	2100      	movs	r1, #0
 800dff6:	6878      	ldr	r0, [r7, #4]
 800dff8:	f000 fcd4 	bl	800e9a4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800dffc:	f000 f888 	bl	800e110 <xTaskResumeAll>
 800e000:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e002:	68fb      	ldr	r3, [r7, #12]
 800e004:	2b00      	cmp	r3, #0
 800e006:	d107      	bne.n	800e018 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800e008:	4b06      	ldr	r3, [pc, #24]	; (800e024 <vTaskDelay+0x64>)
 800e00a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e00e:	601a      	str	r2, [r3, #0]
 800e010:	f3bf 8f4f 	dsb	sy
 800e014:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e018:	bf00      	nop
 800e01a:	3710      	adds	r7, #16
 800e01c:	46bd      	mov	sp, r7
 800e01e:	bd80      	pop	{r7, pc}
 800e020:	200236bc 	.word	0x200236bc
 800e024:	e000ed04 	.word	0xe000ed04

0800e028 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e028:	b580      	push	{r7, lr}
 800e02a:	b08a      	sub	sp, #40	; 0x28
 800e02c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e02e:	2300      	movs	r3, #0
 800e030:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e032:	2300      	movs	r3, #0
 800e034:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e036:	463a      	mov	r2, r7
 800e038:	1d39      	adds	r1, r7, #4
 800e03a:	f107 0308 	add.w	r3, r7, #8
 800e03e:	4618      	mov	r0, r3
 800e040:	f7f5 f95c 	bl	80032fc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e044:	6839      	ldr	r1, [r7, #0]
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	68ba      	ldr	r2, [r7, #8]
 800e04a:	9202      	str	r2, [sp, #8]
 800e04c:	9301      	str	r3, [sp, #4]
 800e04e:	2300      	movs	r3, #0
 800e050:	9300      	str	r3, [sp, #0]
 800e052:	2300      	movs	r3, #0
 800e054:	460a      	mov	r2, r1
 800e056:	4921      	ldr	r1, [pc, #132]	; (800e0dc <vTaskStartScheduler+0xb4>)
 800e058:	4821      	ldr	r0, [pc, #132]	; (800e0e0 <vTaskStartScheduler+0xb8>)
 800e05a:	f7ff fe67 	bl	800dd2c <xTaskCreateStatic>
 800e05e:	4603      	mov	r3, r0
 800e060:	4a20      	ldr	r2, [pc, #128]	; (800e0e4 <vTaskStartScheduler+0xbc>)
 800e062:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e064:	4b1f      	ldr	r3, [pc, #124]	; (800e0e4 <vTaskStartScheduler+0xbc>)
 800e066:	681b      	ldr	r3, [r3, #0]
 800e068:	2b00      	cmp	r3, #0
 800e06a:	d002      	beq.n	800e072 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e06c:	2301      	movs	r3, #1
 800e06e:	617b      	str	r3, [r7, #20]
 800e070:	e001      	b.n	800e076 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e072:	2300      	movs	r3, #0
 800e074:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800e076:	697b      	ldr	r3, [r7, #20]
 800e078:	2b01      	cmp	r3, #1
 800e07a:	d102      	bne.n	800e082 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800e07c:	f000 fcf8 	bl	800ea70 <xTimerCreateTimerTask>
 800e080:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e082:	697b      	ldr	r3, [r7, #20]
 800e084:	2b01      	cmp	r3, #1
 800e086:	d116      	bne.n	800e0b6 <vTaskStartScheduler+0x8e>
	__asm volatile
 800e088:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e08c:	f383 8811 	msr	BASEPRI, r3
 800e090:	f3bf 8f6f 	isb	sy
 800e094:	f3bf 8f4f 	dsb	sy
 800e098:	613b      	str	r3, [r7, #16]
}
 800e09a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e09c:	4b12      	ldr	r3, [pc, #72]	; (800e0e8 <vTaskStartScheduler+0xc0>)
 800e09e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e0a2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e0a4:	4b11      	ldr	r3, [pc, #68]	; (800e0ec <vTaskStartScheduler+0xc4>)
 800e0a6:	2201      	movs	r2, #1
 800e0a8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e0aa:	4b11      	ldr	r3, [pc, #68]	; (800e0f0 <vTaskStartScheduler+0xc8>)
 800e0ac:	2200      	movs	r2, #0
 800e0ae:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e0b0:	f001 f88e 	bl	800f1d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e0b4:	e00e      	b.n	800e0d4 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e0b6:	697b      	ldr	r3, [r7, #20]
 800e0b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e0bc:	d10a      	bne.n	800e0d4 <vTaskStartScheduler+0xac>
	__asm volatile
 800e0be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0c2:	f383 8811 	msr	BASEPRI, r3
 800e0c6:	f3bf 8f6f 	isb	sy
 800e0ca:	f3bf 8f4f 	dsb	sy
 800e0ce:	60fb      	str	r3, [r7, #12]
}
 800e0d0:	bf00      	nop
 800e0d2:	e7fe      	b.n	800e0d2 <vTaskStartScheduler+0xaa>
}
 800e0d4:	bf00      	nop
 800e0d6:	3718      	adds	r7, #24
 800e0d8:	46bd      	mov	sp, r7
 800e0da:	bd80      	pop	{r7, pc}
 800e0dc:	08012708 	.word	0x08012708
 800e0e0:	0800e6fd 	.word	0x0800e6fd
 800e0e4:	200236b8 	.word	0x200236b8
 800e0e8:	200236b4 	.word	0x200236b4
 800e0ec:	200236a0 	.word	0x200236a0
 800e0f0:	20023698 	.word	0x20023698

0800e0f4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e0f4:	b480      	push	{r7}
 800e0f6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800e0f8:	4b04      	ldr	r3, [pc, #16]	; (800e10c <vTaskSuspendAll+0x18>)
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	3301      	adds	r3, #1
 800e0fe:	4a03      	ldr	r2, [pc, #12]	; (800e10c <vTaskSuspendAll+0x18>)
 800e100:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800e102:	bf00      	nop
 800e104:	46bd      	mov	sp, r7
 800e106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e10a:	4770      	bx	lr
 800e10c:	200236bc 	.word	0x200236bc

0800e110 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e110:	b580      	push	{r7, lr}
 800e112:	b084      	sub	sp, #16
 800e114:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e116:	2300      	movs	r3, #0
 800e118:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e11a:	2300      	movs	r3, #0
 800e11c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e11e:	4b41      	ldr	r3, [pc, #260]	; (800e224 <xTaskResumeAll+0x114>)
 800e120:	681b      	ldr	r3, [r3, #0]
 800e122:	2b00      	cmp	r3, #0
 800e124:	d10a      	bne.n	800e13c <xTaskResumeAll+0x2c>
	__asm volatile
 800e126:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e12a:	f383 8811 	msr	BASEPRI, r3
 800e12e:	f3bf 8f6f 	isb	sy
 800e132:	f3bf 8f4f 	dsb	sy
 800e136:	603b      	str	r3, [r7, #0]
}
 800e138:	bf00      	nop
 800e13a:	e7fe      	b.n	800e13a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e13c:	f001 f8ea 	bl	800f314 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e140:	4b38      	ldr	r3, [pc, #224]	; (800e224 <xTaskResumeAll+0x114>)
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	3b01      	subs	r3, #1
 800e146:	4a37      	ldr	r2, [pc, #220]	; (800e224 <xTaskResumeAll+0x114>)
 800e148:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e14a:	4b36      	ldr	r3, [pc, #216]	; (800e224 <xTaskResumeAll+0x114>)
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d161      	bne.n	800e216 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e152:	4b35      	ldr	r3, [pc, #212]	; (800e228 <xTaskResumeAll+0x118>)
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	2b00      	cmp	r3, #0
 800e158:	d05d      	beq.n	800e216 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e15a:	e02e      	b.n	800e1ba <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e15c:	4b33      	ldr	r3, [pc, #204]	; (800e22c <xTaskResumeAll+0x11c>)
 800e15e:	68db      	ldr	r3, [r3, #12]
 800e160:	68db      	ldr	r3, [r3, #12]
 800e162:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	3318      	adds	r3, #24
 800e168:	4618      	mov	r0, r3
 800e16a:	f7fe fff7 	bl	800d15c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e16e:	68fb      	ldr	r3, [r7, #12]
 800e170:	3304      	adds	r3, #4
 800e172:	4618      	mov	r0, r3
 800e174:	f7fe fff2 	bl	800d15c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e178:	68fb      	ldr	r3, [r7, #12]
 800e17a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e17c:	2201      	movs	r2, #1
 800e17e:	409a      	lsls	r2, r3
 800e180:	4b2b      	ldr	r3, [pc, #172]	; (800e230 <xTaskResumeAll+0x120>)
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	4313      	orrs	r3, r2
 800e186:	4a2a      	ldr	r2, [pc, #168]	; (800e230 <xTaskResumeAll+0x120>)
 800e188:	6013      	str	r3, [r2, #0]
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e18e:	4613      	mov	r3, r2
 800e190:	009b      	lsls	r3, r3, #2
 800e192:	4413      	add	r3, r2
 800e194:	009b      	lsls	r3, r3, #2
 800e196:	4a27      	ldr	r2, [pc, #156]	; (800e234 <xTaskResumeAll+0x124>)
 800e198:	441a      	add	r2, r3
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	3304      	adds	r3, #4
 800e19e:	4619      	mov	r1, r3
 800e1a0:	4610      	mov	r0, r2
 800e1a2:	f7fe ff7e 	bl	800d0a2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e1aa:	4b23      	ldr	r3, [pc, #140]	; (800e238 <xTaskResumeAll+0x128>)
 800e1ac:	681b      	ldr	r3, [r3, #0]
 800e1ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e1b0:	429a      	cmp	r2, r3
 800e1b2:	d302      	bcc.n	800e1ba <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800e1b4:	4b21      	ldr	r3, [pc, #132]	; (800e23c <xTaskResumeAll+0x12c>)
 800e1b6:	2201      	movs	r2, #1
 800e1b8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e1ba:	4b1c      	ldr	r3, [pc, #112]	; (800e22c <xTaskResumeAll+0x11c>)
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d1cc      	bne.n	800e15c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d001      	beq.n	800e1cc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e1c8:	f000 fb28 	bl	800e81c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800e1cc:	4b1c      	ldr	r3, [pc, #112]	; (800e240 <xTaskResumeAll+0x130>)
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	d010      	beq.n	800e1fa <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e1d8:	f000 f846 	bl	800e268 <xTaskIncrementTick>
 800e1dc:	4603      	mov	r3, r0
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d002      	beq.n	800e1e8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800e1e2:	4b16      	ldr	r3, [pc, #88]	; (800e23c <xTaskResumeAll+0x12c>)
 800e1e4:	2201      	movs	r2, #1
 800e1e6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	3b01      	subs	r3, #1
 800e1ec:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d1f1      	bne.n	800e1d8 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800e1f4:	4b12      	ldr	r3, [pc, #72]	; (800e240 <xTaskResumeAll+0x130>)
 800e1f6:	2200      	movs	r2, #0
 800e1f8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e1fa:	4b10      	ldr	r3, [pc, #64]	; (800e23c <xTaskResumeAll+0x12c>)
 800e1fc:	681b      	ldr	r3, [r3, #0]
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	d009      	beq.n	800e216 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e202:	2301      	movs	r3, #1
 800e204:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e206:	4b0f      	ldr	r3, [pc, #60]	; (800e244 <xTaskResumeAll+0x134>)
 800e208:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e20c:	601a      	str	r2, [r3, #0]
 800e20e:	f3bf 8f4f 	dsb	sy
 800e212:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e216:	f001 f8ad 	bl	800f374 <vPortExitCritical>

	return xAlreadyYielded;
 800e21a:	68bb      	ldr	r3, [r7, #8]
}
 800e21c:	4618      	mov	r0, r3
 800e21e:	3710      	adds	r7, #16
 800e220:	46bd      	mov	sp, r7
 800e222:	bd80      	pop	{r7, pc}
 800e224:	200236bc 	.word	0x200236bc
 800e228:	20023694 	.word	0x20023694
 800e22c:	20023654 	.word	0x20023654
 800e230:	2002369c 	.word	0x2002369c
 800e234:	20023598 	.word	0x20023598
 800e238:	20023594 	.word	0x20023594
 800e23c:	200236a8 	.word	0x200236a8
 800e240:	200236a4 	.word	0x200236a4
 800e244:	e000ed04 	.word	0xe000ed04

0800e248 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e248:	b480      	push	{r7}
 800e24a:	b083      	sub	sp, #12
 800e24c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e24e:	4b05      	ldr	r3, [pc, #20]	; (800e264 <xTaskGetTickCount+0x1c>)
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e254:	687b      	ldr	r3, [r7, #4]
}
 800e256:	4618      	mov	r0, r3
 800e258:	370c      	adds	r7, #12
 800e25a:	46bd      	mov	sp, r7
 800e25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e260:	4770      	bx	lr
 800e262:	bf00      	nop
 800e264:	20023698 	.word	0x20023698

0800e268 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e268:	b580      	push	{r7, lr}
 800e26a:	b086      	sub	sp, #24
 800e26c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e26e:	2300      	movs	r3, #0
 800e270:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e272:	4b4e      	ldr	r3, [pc, #312]	; (800e3ac <xTaskIncrementTick+0x144>)
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	2b00      	cmp	r3, #0
 800e278:	f040 808e 	bne.w	800e398 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e27c:	4b4c      	ldr	r3, [pc, #304]	; (800e3b0 <xTaskIncrementTick+0x148>)
 800e27e:	681b      	ldr	r3, [r3, #0]
 800e280:	3301      	adds	r3, #1
 800e282:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e284:	4a4a      	ldr	r2, [pc, #296]	; (800e3b0 <xTaskIncrementTick+0x148>)
 800e286:	693b      	ldr	r3, [r7, #16]
 800e288:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e28a:	693b      	ldr	r3, [r7, #16]
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d120      	bne.n	800e2d2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800e290:	4b48      	ldr	r3, [pc, #288]	; (800e3b4 <xTaskIncrementTick+0x14c>)
 800e292:	681b      	ldr	r3, [r3, #0]
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	2b00      	cmp	r3, #0
 800e298:	d00a      	beq.n	800e2b0 <xTaskIncrementTick+0x48>
	__asm volatile
 800e29a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e29e:	f383 8811 	msr	BASEPRI, r3
 800e2a2:	f3bf 8f6f 	isb	sy
 800e2a6:	f3bf 8f4f 	dsb	sy
 800e2aa:	603b      	str	r3, [r7, #0]
}
 800e2ac:	bf00      	nop
 800e2ae:	e7fe      	b.n	800e2ae <xTaskIncrementTick+0x46>
 800e2b0:	4b40      	ldr	r3, [pc, #256]	; (800e3b4 <xTaskIncrementTick+0x14c>)
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	60fb      	str	r3, [r7, #12]
 800e2b6:	4b40      	ldr	r3, [pc, #256]	; (800e3b8 <xTaskIncrementTick+0x150>)
 800e2b8:	681b      	ldr	r3, [r3, #0]
 800e2ba:	4a3e      	ldr	r2, [pc, #248]	; (800e3b4 <xTaskIncrementTick+0x14c>)
 800e2bc:	6013      	str	r3, [r2, #0]
 800e2be:	4a3e      	ldr	r2, [pc, #248]	; (800e3b8 <xTaskIncrementTick+0x150>)
 800e2c0:	68fb      	ldr	r3, [r7, #12]
 800e2c2:	6013      	str	r3, [r2, #0]
 800e2c4:	4b3d      	ldr	r3, [pc, #244]	; (800e3bc <xTaskIncrementTick+0x154>)
 800e2c6:	681b      	ldr	r3, [r3, #0]
 800e2c8:	3301      	adds	r3, #1
 800e2ca:	4a3c      	ldr	r2, [pc, #240]	; (800e3bc <xTaskIncrementTick+0x154>)
 800e2cc:	6013      	str	r3, [r2, #0]
 800e2ce:	f000 faa5 	bl	800e81c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e2d2:	4b3b      	ldr	r3, [pc, #236]	; (800e3c0 <xTaskIncrementTick+0x158>)
 800e2d4:	681b      	ldr	r3, [r3, #0]
 800e2d6:	693a      	ldr	r2, [r7, #16]
 800e2d8:	429a      	cmp	r2, r3
 800e2da:	d348      	bcc.n	800e36e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e2dc:	4b35      	ldr	r3, [pc, #212]	; (800e3b4 <xTaskIncrementTick+0x14c>)
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d104      	bne.n	800e2f0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e2e6:	4b36      	ldr	r3, [pc, #216]	; (800e3c0 <xTaskIncrementTick+0x158>)
 800e2e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e2ec:	601a      	str	r2, [r3, #0]
					break;
 800e2ee:	e03e      	b.n	800e36e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e2f0:	4b30      	ldr	r3, [pc, #192]	; (800e3b4 <xTaskIncrementTick+0x14c>)
 800e2f2:	681b      	ldr	r3, [r3, #0]
 800e2f4:	68db      	ldr	r3, [r3, #12]
 800e2f6:	68db      	ldr	r3, [r3, #12]
 800e2f8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e2fa:	68bb      	ldr	r3, [r7, #8]
 800e2fc:	685b      	ldr	r3, [r3, #4]
 800e2fe:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e300:	693a      	ldr	r2, [r7, #16]
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	429a      	cmp	r2, r3
 800e306:	d203      	bcs.n	800e310 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e308:	4a2d      	ldr	r2, [pc, #180]	; (800e3c0 <xTaskIncrementTick+0x158>)
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e30e:	e02e      	b.n	800e36e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e310:	68bb      	ldr	r3, [r7, #8]
 800e312:	3304      	adds	r3, #4
 800e314:	4618      	mov	r0, r3
 800e316:	f7fe ff21 	bl	800d15c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e31a:	68bb      	ldr	r3, [r7, #8]
 800e31c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d004      	beq.n	800e32c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e322:	68bb      	ldr	r3, [r7, #8]
 800e324:	3318      	adds	r3, #24
 800e326:	4618      	mov	r0, r3
 800e328:	f7fe ff18 	bl	800d15c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e32c:	68bb      	ldr	r3, [r7, #8]
 800e32e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e330:	2201      	movs	r2, #1
 800e332:	409a      	lsls	r2, r3
 800e334:	4b23      	ldr	r3, [pc, #140]	; (800e3c4 <xTaskIncrementTick+0x15c>)
 800e336:	681b      	ldr	r3, [r3, #0]
 800e338:	4313      	orrs	r3, r2
 800e33a:	4a22      	ldr	r2, [pc, #136]	; (800e3c4 <xTaskIncrementTick+0x15c>)
 800e33c:	6013      	str	r3, [r2, #0]
 800e33e:	68bb      	ldr	r3, [r7, #8]
 800e340:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e342:	4613      	mov	r3, r2
 800e344:	009b      	lsls	r3, r3, #2
 800e346:	4413      	add	r3, r2
 800e348:	009b      	lsls	r3, r3, #2
 800e34a:	4a1f      	ldr	r2, [pc, #124]	; (800e3c8 <xTaskIncrementTick+0x160>)
 800e34c:	441a      	add	r2, r3
 800e34e:	68bb      	ldr	r3, [r7, #8]
 800e350:	3304      	adds	r3, #4
 800e352:	4619      	mov	r1, r3
 800e354:	4610      	mov	r0, r2
 800e356:	f7fe fea4 	bl	800d0a2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e35a:	68bb      	ldr	r3, [r7, #8]
 800e35c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e35e:	4b1b      	ldr	r3, [pc, #108]	; (800e3cc <xTaskIncrementTick+0x164>)
 800e360:	681b      	ldr	r3, [r3, #0]
 800e362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e364:	429a      	cmp	r2, r3
 800e366:	d3b9      	bcc.n	800e2dc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800e368:	2301      	movs	r3, #1
 800e36a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e36c:	e7b6      	b.n	800e2dc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e36e:	4b17      	ldr	r3, [pc, #92]	; (800e3cc <xTaskIncrementTick+0x164>)
 800e370:	681b      	ldr	r3, [r3, #0]
 800e372:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e374:	4914      	ldr	r1, [pc, #80]	; (800e3c8 <xTaskIncrementTick+0x160>)
 800e376:	4613      	mov	r3, r2
 800e378:	009b      	lsls	r3, r3, #2
 800e37a:	4413      	add	r3, r2
 800e37c:	009b      	lsls	r3, r3, #2
 800e37e:	440b      	add	r3, r1
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	2b01      	cmp	r3, #1
 800e384:	d901      	bls.n	800e38a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800e386:	2301      	movs	r3, #1
 800e388:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800e38a:	4b11      	ldr	r3, [pc, #68]	; (800e3d0 <xTaskIncrementTick+0x168>)
 800e38c:	681b      	ldr	r3, [r3, #0]
 800e38e:	2b00      	cmp	r3, #0
 800e390:	d007      	beq.n	800e3a2 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800e392:	2301      	movs	r3, #1
 800e394:	617b      	str	r3, [r7, #20]
 800e396:	e004      	b.n	800e3a2 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800e398:	4b0e      	ldr	r3, [pc, #56]	; (800e3d4 <xTaskIncrementTick+0x16c>)
 800e39a:	681b      	ldr	r3, [r3, #0]
 800e39c:	3301      	adds	r3, #1
 800e39e:	4a0d      	ldr	r2, [pc, #52]	; (800e3d4 <xTaskIncrementTick+0x16c>)
 800e3a0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800e3a2:	697b      	ldr	r3, [r7, #20]
}
 800e3a4:	4618      	mov	r0, r3
 800e3a6:	3718      	adds	r7, #24
 800e3a8:	46bd      	mov	sp, r7
 800e3aa:	bd80      	pop	{r7, pc}
 800e3ac:	200236bc 	.word	0x200236bc
 800e3b0:	20023698 	.word	0x20023698
 800e3b4:	2002364c 	.word	0x2002364c
 800e3b8:	20023650 	.word	0x20023650
 800e3bc:	200236ac 	.word	0x200236ac
 800e3c0:	200236b4 	.word	0x200236b4
 800e3c4:	2002369c 	.word	0x2002369c
 800e3c8:	20023598 	.word	0x20023598
 800e3cc:	20023594 	.word	0x20023594
 800e3d0:	200236a8 	.word	0x200236a8
 800e3d4:	200236a4 	.word	0x200236a4

0800e3d8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e3d8:	b480      	push	{r7}
 800e3da:	b087      	sub	sp, #28
 800e3dc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e3de:	4b27      	ldr	r3, [pc, #156]	; (800e47c <vTaskSwitchContext+0xa4>)
 800e3e0:	681b      	ldr	r3, [r3, #0]
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d003      	beq.n	800e3ee <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e3e6:	4b26      	ldr	r3, [pc, #152]	; (800e480 <vTaskSwitchContext+0xa8>)
 800e3e8:	2201      	movs	r2, #1
 800e3ea:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e3ec:	e03f      	b.n	800e46e <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800e3ee:	4b24      	ldr	r3, [pc, #144]	; (800e480 <vTaskSwitchContext+0xa8>)
 800e3f0:	2200      	movs	r2, #0
 800e3f2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e3f4:	4b23      	ldr	r3, [pc, #140]	; (800e484 <vTaskSwitchContext+0xac>)
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	fab3 f383 	clz	r3, r3
 800e400:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800e402:	7afb      	ldrb	r3, [r7, #11]
 800e404:	f1c3 031f 	rsb	r3, r3, #31
 800e408:	617b      	str	r3, [r7, #20]
 800e40a:	491f      	ldr	r1, [pc, #124]	; (800e488 <vTaskSwitchContext+0xb0>)
 800e40c:	697a      	ldr	r2, [r7, #20]
 800e40e:	4613      	mov	r3, r2
 800e410:	009b      	lsls	r3, r3, #2
 800e412:	4413      	add	r3, r2
 800e414:	009b      	lsls	r3, r3, #2
 800e416:	440b      	add	r3, r1
 800e418:	681b      	ldr	r3, [r3, #0]
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d10a      	bne.n	800e434 <vTaskSwitchContext+0x5c>
	__asm volatile
 800e41e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e422:	f383 8811 	msr	BASEPRI, r3
 800e426:	f3bf 8f6f 	isb	sy
 800e42a:	f3bf 8f4f 	dsb	sy
 800e42e:	607b      	str	r3, [r7, #4]
}
 800e430:	bf00      	nop
 800e432:	e7fe      	b.n	800e432 <vTaskSwitchContext+0x5a>
 800e434:	697a      	ldr	r2, [r7, #20]
 800e436:	4613      	mov	r3, r2
 800e438:	009b      	lsls	r3, r3, #2
 800e43a:	4413      	add	r3, r2
 800e43c:	009b      	lsls	r3, r3, #2
 800e43e:	4a12      	ldr	r2, [pc, #72]	; (800e488 <vTaskSwitchContext+0xb0>)
 800e440:	4413      	add	r3, r2
 800e442:	613b      	str	r3, [r7, #16]
 800e444:	693b      	ldr	r3, [r7, #16]
 800e446:	685b      	ldr	r3, [r3, #4]
 800e448:	685a      	ldr	r2, [r3, #4]
 800e44a:	693b      	ldr	r3, [r7, #16]
 800e44c:	605a      	str	r2, [r3, #4]
 800e44e:	693b      	ldr	r3, [r7, #16]
 800e450:	685a      	ldr	r2, [r3, #4]
 800e452:	693b      	ldr	r3, [r7, #16]
 800e454:	3308      	adds	r3, #8
 800e456:	429a      	cmp	r2, r3
 800e458:	d104      	bne.n	800e464 <vTaskSwitchContext+0x8c>
 800e45a:	693b      	ldr	r3, [r7, #16]
 800e45c:	685b      	ldr	r3, [r3, #4]
 800e45e:	685a      	ldr	r2, [r3, #4]
 800e460:	693b      	ldr	r3, [r7, #16]
 800e462:	605a      	str	r2, [r3, #4]
 800e464:	693b      	ldr	r3, [r7, #16]
 800e466:	685b      	ldr	r3, [r3, #4]
 800e468:	68db      	ldr	r3, [r3, #12]
 800e46a:	4a08      	ldr	r2, [pc, #32]	; (800e48c <vTaskSwitchContext+0xb4>)
 800e46c:	6013      	str	r3, [r2, #0]
}
 800e46e:	bf00      	nop
 800e470:	371c      	adds	r7, #28
 800e472:	46bd      	mov	sp, r7
 800e474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e478:	4770      	bx	lr
 800e47a:	bf00      	nop
 800e47c:	200236bc 	.word	0x200236bc
 800e480:	200236a8 	.word	0x200236a8
 800e484:	2002369c 	.word	0x2002369c
 800e488:	20023598 	.word	0x20023598
 800e48c:	20023594 	.word	0x20023594

0800e490 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e490:	b580      	push	{r7, lr}
 800e492:	b084      	sub	sp, #16
 800e494:	af00      	add	r7, sp, #0
 800e496:	6078      	str	r0, [r7, #4]
 800e498:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d10a      	bne.n	800e4b6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800e4a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4a4:	f383 8811 	msr	BASEPRI, r3
 800e4a8:	f3bf 8f6f 	isb	sy
 800e4ac:	f3bf 8f4f 	dsb	sy
 800e4b0:	60fb      	str	r3, [r7, #12]
}
 800e4b2:	bf00      	nop
 800e4b4:	e7fe      	b.n	800e4b4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e4b6:	4b07      	ldr	r3, [pc, #28]	; (800e4d4 <vTaskPlaceOnEventList+0x44>)
 800e4b8:	681b      	ldr	r3, [r3, #0]
 800e4ba:	3318      	adds	r3, #24
 800e4bc:	4619      	mov	r1, r3
 800e4be:	6878      	ldr	r0, [r7, #4]
 800e4c0:	f7fe fe13 	bl	800d0ea <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e4c4:	2101      	movs	r1, #1
 800e4c6:	6838      	ldr	r0, [r7, #0]
 800e4c8:	f000 fa6c 	bl	800e9a4 <prvAddCurrentTaskToDelayedList>
}
 800e4cc:	bf00      	nop
 800e4ce:	3710      	adds	r7, #16
 800e4d0:	46bd      	mov	sp, r7
 800e4d2:	bd80      	pop	{r7, pc}
 800e4d4:	20023594 	.word	0x20023594

0800e4d8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e4d8:	b580      	push	{r7, lr}
 800e4da:	b086      	sub	sp, #24
 800e4dc:	af00      	add	r7, sp, #0
 800e4de:	60f8      	str	r0, [r7, #12]
 800e4e0:	60b9      	str	r1, [r7, #8]
 800e4e2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d10a      	bne.n	800e500 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800e4ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4ee:	f383 8811 	msr	BASEPRI, r3
 800e4f2:	f3bf 8f6f 	isb	sy
 800e4f6:	f3bf 8f4f 	dsb	sy
 800e4fa:	617b      	str	r3, [r7, #20]
}
 800e4fc:	bf00      	nop
 800e4fe:	e7fe      	b.n	800e4fe <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e500:	4b0a      	ldr	r3, [pc, #40]	; (800e52c <vTaskPlaceOnEventListRestricted+0x54>)
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	3318      	adds	r3, #24
 800e506:	4619      	mov	r1, r3
 800e508:	68f8      	ldr	r0, [r7, #12]
 800e50a:	f7fe fdca 	bl	800d0a2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	2b00      	cmp	r3, #0
 800e512:	d002      	beq.n	800e51a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800e514:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e518:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e51a:	6879      	ldr	r1, [r7, #4]
 800e51c:	68b8      	ldr	r0, [r7, #8]
 800e51e:	f000 fa41 	bl	800e9a4 <prvAddCurrentTaskToDelayedList>
	}
 800e522:	bf00      	nop
 800e524:	3718      	adds	r7, #24
 800e526:	46bd      	mov	sp, r7
 800e528:	bd80      	pop	{r7, pc}
 800e52a:	bf00      	nop
 800e52c:	20023594 	.word	0x20023594

0800e530 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e530:	b580      	push	{r7, lr}
 800e532:	b086      	sub	sp, #24
 800e534:	af00      	add	r7, sp, #0
 800e536:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	68db      	ldr	r3, [r3, #12]
 800e53c:	68db      	ldr	r3, [r3, #12]
 800e53e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e540:	693b      	ldr	r3, [r7, #16]
 800e542:	2b00      	cmp	r3, #0
 800e544:	d10a      	bne.n	800e55c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800e546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e54a:	f383 8811 	msr	BASEPRI, r3
 800e54e:	f3bf 8f6f 	isb	sy
 800e552:	f3bf 8f4f 	dsb	sy
 800e556:	60fb      	str	r3, [r7, #12]
}
 800e558:	bf00      	nop
 800e55a:	e7fe      	b.n	800e55a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e55c:	693b      	ldr	r3, [r7, #16]
 800e55e:	3318      	adds	r3, #24
 800e560:	4618      	mov	r0, r3
 800e562:	f7fe fdfb 	bl	800d15c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e566:	4b1d      	ldr	r3, [pc, #116]	; (800e5dc <xTaskRemoveFromEventList+0xac>)
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d11c      	bne.n	800e5a8 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e56e:	693b      	ldr	r3, [r7, #16]
 800e570:	3304      	adds	r3, #4
 800e572:	4618      	mov	r0, r3
 800e574:	f7fe fdf2 	bl	800d15c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e578:	693b      	ldr	r3, [r7, #16]
 800e57a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e57c:	2201      	movs	r2, #1
 800e57e:	409a      	lsls	r2, r3
 800e580:	4b17      	ldr	r3, [pc, #92]	; (800e5e0 <xTaskRemoveFromEventList+0xb0>)
 800e582:	681b      	ldr	r3, [r3, #0]
 800e584:	4313      	orrs	r3, r2
 800e586:	4a16      	ldr	r2, [pc, #88]	; (800e5e0 <xTaskRemoveFromEventList+0xb0>)
 800e588:	6013      	str	r3, [r2, #0]
 800e58a:	693b      	ldr	r3, [r7, #16]
 800e58c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e58e:	4613      	mov	r3, r2
 800e590:	009b      	lsls	r3, r3, #2
 800e592:	4413      	add	r3, r2
 800e594:	009b      	lsls	r3, r3, #2
 800e596:	4a13      	ldr	r2, [pc, #76]	; (800e5e4 <xTaskRemoveFromEventList+0xb4>)
 800e598:	441a      	add	r2, r3
 800e59a:	693b      	ldr	r3, [r7, #16]
 800e59c:	3304      	adds	r3, #4
 800e59e:	4619      	mov	r1, r3
 800e5a0:	4610      	mov	r0, r2
 800e5a2:	f7fe fd7e 	bl	800d0a2 <vListInsertEnd>
 800e5a6:	e005      	b.n	800e5b4 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e5a8:	693b      	ldr	r3, [r7, #16]
 800e5aa:	3318      	adds	r3, #24
 800e5ac:	4619      	mov	r1, r3
 800e5ae:	480e      	ldr	r0, [pc, #56]	; (800e5e8 <xTaskRemoveFromEventList+0xb8>)
 800e5b0:	f7fe fd77 	bl	800d0a2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e5b4:	693b      	ldr	r3, [r7, #16]
 800e5b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e5b8:	4b0c      	ldr	r3, [pc, #48]	; (800e5ec <xTaskRemoveFromEventList+0xbc>)
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e5be:	429a      	cmp	r2, r3
 800e5c0:	d905      	bls.n	800e5ce <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e5c2:	2301      	movs	r3, #1
 800e5c4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e5c6:	4b0a      	ldr	r3, [pc, #40]	; (800e5f0 <xTaskRemoveFromEventList+0xc0>)
 800e5c8:	2201      	movs	r2, #1
 800e5ca:	601a      	str	r2, [r3, #0]
 800e5cc:	e001      	b.n	800e5d2 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800e5ce:	2300      	movs	r3, #0
 800e5d0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e5d2:	697b      	ldr	r3, [r7, #20]
}
 800e5d4:	4618      	mov	r0, r3
 800e5d6:	3718      	adds	r7, #24
 800e5d8:	46bd      	mov	sp, r7
 800e5da:	bd80      	pop	{r7, pc}
 800e5dc:	200236bc 	.word	0x200236bc
 800e5e0:	2002369c 	.word	0x2002369c
 800e5e4:	20023598 	.word	0x20023598
 800e5e8:	20023654 	.word	0x20023654
 800e5ec:	20023594 	.word	0x20023594
 800e5f0:	200236a8 	.word	0x200236a8

0800e5f4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e5f4:	b480      	push	{r7}
 800e5f6:	b083      	sub	sp, #12
 800e5f8:	af00      	add	r7, sp, #0
 800e5fa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e5fc:	4b06      	ldr	r3, [pc, #24]	; (800e618 <vTaskInternalSetTimeOutState+0x24>)
 800e5fe:	681a      	ldr	r2, [r3, #0]
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e604:	4b05      	ldr	r3, [pc, #20]	; (800e61c <vTaskInternalSetTimeOutState+0x28>)
 800e606:	681a      	ldr	r2, [r3, #0]
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	605a      	str	r2, [r3, #4]
}
 800e60c:	bf00      	nop
 800e60e:	370c      	adds	r7, #12
 800e610:	46bd      	mov	sp, r7
 800e612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e616:	4770      	bx	lr
 800e618:	200236ac 	.word	0x200236ac
 800e61c:	20023698 	.word	0x20023698

0800e620 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e620:	b580      	push	{r7, lr}
 800e622:	b088      	sub	sp, #32
 800e624:	af00      	add	r7, sp, #0
 800e626:	6078      	str	r0, [r7, #4]
 800e628:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	2b00      	cmp	r3, #0
 800e62e:	d10a      	bne.n	800e646 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800e630:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e634:	f383 8811 	msr	BASEPRI, r3
 800e638:	f3bf 8f6f 	isb	sy
 800e63c:	f3bf 8f4f 	dsb	sy
 800e640:	613b      	str	r3, [r7, #16]
}
 800e642:	bf00      	nop
 800e644:	e7fe      	b.n	800e644 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800e646:	683b      	ldr	r3, [r7, #0]
 800e648:	2b00      	cmp	r3, #0
 800e64a:	d10a      	bne.n	800e662 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800e64c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e650:	f383 8811 	msr	BASEPRI, r3
 800e654:	f3bf 8f6f 	isb	sy
 800e658:	f3bf 8f4f 	dsb	sy
 800e65c:	60fb      	str	r3, [r7, #12]
}
 800e65e:	bf00      	nop
 800e660:	e7fe      	b.n	800e660 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800e662:	f000 fe57 	bl	800f314 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e666:	4b1d      	ldr	r3, [pc, #116]	; (800e6dc <xTaskCheckForTimeOut+0xbc>)
 800e668:	681b      	ldr	r3, [r3, #0]
 800e66a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	685b      	ldr	r3, [r3, #4]
 800e670:	69ba      	ldr	r2, [r7, #24]
 800e672:	1ad3      	subs	r3, r2, r3
 800e674:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e676:	683b      	ldr	r3, [r7, #0]
 800e678:	681b      	ldr	r3, [r3, #0]
 800e67a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e67e:	d102      	bne.n	800e686 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e680:	2300      	movs	r3, #0
 800e682:	61fb      	str	r3, [r7, #28]
 800e684:	e023      	b.n	800e6ce <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	681a      	ldr	r2, [r3, #0]
 800e68a:	4b15      	ldr	r3, [pc, #84]	; (800e6e0 <xTaskCheckForTimeOut+0xc0>)
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	429a      	cmp	r2, r3
 800e690:	d007      	beq.n	800e6a2 <xTaskCheckForTimeOut+0x82>
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	685b      	ldr	r3, [r3, #4]
 800e696:	69ba      	ldr	r2, [r7, #24]
 800e698:	429a      	cmp	r2, r3
 800e69a:	d302      	bcc.n	800e6a2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e69c:	2301      	movs	r3, #1
 800e69e:	61fb      	str	r3, [r7, #28]
 800e6a0:	e015      	b.n	800e6ce <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e6a2:	683b      	ldr	r3, [r7, #0]
 800e6a4:	681b      	ldr	r3, [r3, #0]
 800e6a6:	697a      	ldr	r2, [r7, #20]
 800e6a8:	429a      	cmp	r2, r3
 800e6aa:	d20b      	bcs.n	800e6c4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800e6ac:	683b      	ldr	r3, [r7, #0]
 800e6ae:	681a      	ldr	r2, [r3, #0]
 800e6b0:	697b      	ldr	r3, [r7, #20]
 800e6b2:	1ad2      	subs	r2, r2, r3
 800e6b4:	683b      	ldr	r3, [r7, #0]
 800e6b6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e6b8:	6878      	ldr	r0, [r7, #4]
 800e6ba:	f7ff ff9b 	bl	800e5f4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e6be:	2300      	movs	r3, #0
 800e6c0:	61fb      	str	r3, [r7, #28]
 800e6c2:	e004      	b.n	800e6ce <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800e6c4:	683b      	ldr	r3, [r7, #0]
 800e6c6:	2200      	movs	r2, #0
 800e6c8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800e6ca:	2301      	movs	r3, #1
 800e6cc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800e6ce:	f000 fe51 	bl	800f374 <vPortExitCritical>

	return xReturn;
 800e6d2:	69fb      	ldr	r3, [r7, #28]
}
 800e6d4:	4618      	mov	r0, r3
 800e6d6:	3720      	adds	r7, #32
 800e6d8:	46bd      	mov	sp, r7
 800e6da:	bd80      	pop	{r7, pc}
 800e6dc:	20023698 	.word	0x20023698
 800e6e0:	200236ac 	.word	0x200236ac

0800e6e4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800e6e4:	b480      	push	{r7}
 800e6e6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800e6e8:	4b03      	ldr	r3, [pc, #12]	; (800e6f8 <vTaskMissedYield+0x14>)
 800e6ea:	2201      	movs	r2, #1
 800e6ec:	601a      	str	r2, [r3, #0]
}
 800e6ee:	bf00      	nop
 800e6f0:	46bd      	mov	sp, r7
 800e6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6f6:	4770      	bx	lr
 800e6f8:	200236a8 	.word	0x200236a8

0800e6fc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e6fc:	b580      	push	{r7, lr}
 800e6fe:	b082      	sub	sp, #8
 800e700:	af00      	add	r7, sp, #0
 800e702:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e704:	f000 f852 	bl	800e7ac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e708:	4b06      	ldr	r3, [pc, #24]	; (800e724 <prvIdleTask+0x28>)
 800e70a:	681b      	ldr	r3, [r3, #0]
 800e70c:	2b01      	cmp	r3, #1
 800e70e:	d9f9      	bls.n	800e704 <prvIdleTask+0x8>
			{
				taskYIELD();
 800e710:	4b05      	ldr	r3, [pc, #20]	; (800e728 <prvIdleTask+0x2c>)
 800e712:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e716:	601a      	str	r2, [r3, #0]
 800e718:	f3bf 8f4f 	dsb	sy
 800e71c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800e720:	e7f0      	b.n	800e704 <prvIdleTask+0x8>
 800e722:	bf00      	nop
 800e724:	20023598 	.word	0x20023598
 800e728:	e000ed04 	.word	0xe000ed04

0800e72c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e72c:	b580      	push	{r7, lr}
 800e72e:	b082      	sub	sp, #8
 800e730:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e732:	2300      	movs	r3, #0
 800e734:	607b      	str	r3, [r7, #4]
 800e736:	e00c      	b.n	800e752 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e738:	687a      	ldr	r2, [r7, #4]
 800e73a:	4613      	mov	r3, r2
 800e73c:	009b      	lsls	r3, r3, #2
 800e73e:	4413      	add	r3, r2
 800e740:	009b      	lsls	r3, r3, #2
 800e742:	4a12      	ldr	r2, [pc, #72]	; (800e78c <prvInitialiseTaskLists+0x60>)
 800e744:	4413      	add	r3, r2
 800e746:	4618      	mov	r0, r3
 800e748:	f7fe fc7e 	bl	800d048 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	3301      	adds	r3, #1
 800e750:	607b      	str	r3, [r7, #4]
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	2b06      	cmp	r3, #6
 800e756:	d9ef      	bls.n	800e738 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e758:	480d      	ldr	r0, [pc, #52]	; (800e790 <prvInitialiseTaskLists+0x64>)
 800e75a:	f7fe fc75 	bl	800d048 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e75e:	480d      	ldr	r0, [pc, #52]	; (800e794 <prvInitialiseTaskLists+0x68>)
 800e760:	f7fe fc72 	bl	800d048 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e764:	480c      	ldr	r0, [pc, #48]	; (800e798 <prvInitialiseTaskLists+0x6c>)
 800e766:	f7fe fc6f 	bl	800d048 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e76a:	480c      	ldr	r0, [pc, #48]	; (800e79c <prvInitialiseTaskLists+0x70>)
 800e76c:	f7fe fc6c 	bl	800d048 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e770:	480b      	ldr	r0, [pc, #44]	; (800e7a0 <prvInitialiseTaskLists+0x74>)
 800e772:	f7fe fc69 	bl	800d048 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e776:	4b0b      	ldr	r3, [pc, #44]	; (800e7a4 <prvInitialiseTaskLists+0x78>)
 800e778:	4a05      	ldr	r2, [pc, #20]	; (800e790 <prvInitialiseTaskLists+0x64>)
 800e77a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e77c:	4b0a      	ldr	r3, [pc, #40]	; (800e7a8 <prvInitialiseTaskLists+0x7c>)
 800e77e:	4a05      	ldr	r2, [pc, #20]	; (800e794 <prvInitialiseTaskLists+0x68>)
 800e780:	601a      	str	r2, [r3, #0]
}
 800e782:	bf00      	nop
 800e784:	3708      	adds	r7, #8
 800e786:	46bd      	mov	sp, r7
 800e788:	bd80      	pop	{r7, pc}
 800e78a:	bf00      	nop
 800e78c:	20023598 	.word	0x20023598
 800e790:	20023624 	.word	0x20023624
 800e794:	20023638 	.word	0x20023638
 800e798:	20023654 	.word	0x20023654
 800e79c:	20023668 	.word	0x20023668
 800e7a0:	20023680 	.word	0x20023680
 800e7a4:	2002364c 	.word	0x2002364c
 800e7a8:	20023650 	.word	0x20023650

0800e7ac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e7ac:	b580      	push	{r7, lr}
 800e7ae:	b082      	sub	sp, #8
 800e7b0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e7b2:	e019      	b.n	800e7e8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e7b4:	f000 fdae 	bl	800f314 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e7b8:	4b10      	ldr	r3, [pc, #64]	; (800e7fc <prvCheckTasksWaitingTermination+0x50>)
 800e7ba:	68db      	ldr	r3, [r3, #12]
 800e7bc:	68db      	ldr	r3, [r3, #12]
 800e7be:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	3304      	adds	r3, #4
 800e7c4:	4618      	mov	r0, r3
 800e7c6:	f7fe fcc9 	bl	800d15c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e7ca:	4b0d      	ldr	r3, [pc, #52]	; (800e800 <prvCheckTasksWaitingTermination+0x54>)
 800e7cc:	681b      	ldr	r3, [r3, #0]
 800e7ce:	3b01      	subs	r3, #1
 800e7d0:	4a0b      	ldr	r2, [pc, #44]	; (800e800 <prvCheckTasksWaitingTermination+0x54>)
 800e7d2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e7d4:	4b0b      	ldr	r3, [pc, #44]	; (800e804 <prvCheckTasksWaitingTermination+0x58>)
 800e7d6:	681b      	ldr	r3, [r3, #0]
 800e7d8:	3b01      	subs	r3, #1
 800e7da:	4a0a      	ldr	r2, [pc, #40]	; (800e804 <prvCheckTasksWaitingTermination+0x58>)
 800e7dc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e7de:	f000 fdc9 	bl	800f374 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e7e2:	6878      	ldr	r0, [r7, #4]
 800e7e4:	f000 f810 	bl	800e808 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e7e8:	4b06      	ldr	r3, [pc, #24]	; (800e804 <prvCheckTasksWaitingTermination+0x58>)
 800e7ea:	681b      	ldr	r3, [r3, #0]
 800e7ec:	2b00      	cmp	r3, #0
 800e7ee:	d1e1      	bne.n	800e7b4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e7f0:	bf00      	nop
 800e7f2:	bf00      	nop
 800e7f4:	3708      	adds	r7, #8
 800e7f6:	46bd      	mov	sp, r7
 800e7f8:	bd80      	pop	{r7, pc}
 800e7fa:	bf00      	nop
 800e7fc:	20023668 	.word	0x20023668
 800e800:	20023694 	.word	0x20023694
 800e804:	2002367c 	.word	0x2002367c

0800e808 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e808:	b480      	push	{r7}
 800e80a:	b083      	sub	sp, #12
 800e80c:	af00      	add	r7, sp, #0
 800e80e:	6078      	str	r0, [r7, #4]
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e810:	bf00      	nop
 800e812:	370c      	adds	r7, #12
 800e814:	46bd      	mov	sp, r7
 800e816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e81a:	4770      	bx	lr

0800e81c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e81c:	b480      	push	{r7}
 800e81e:	b083      	sub	sp, #12
 800e820:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e822:	4b0c      	ldr	r3, [pc, #48]	; (800e854 <prvResetNextTaskUnblockTime+0x38>)
 800e824:	681b      	ldr	r3, [r3, #0]
 800e826:	681b      	ldr	r3, [r3, #0]
 800e828:	2b00      	cmp	r3, #0
 800e82a:	d104      	bne.n	800e836 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e82c:	4b0a      	ldr	r3, [pc, #40]	; (800e858 <prvResetNextTaskUnblockTime+0x3c>)
 800e82e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e832:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e834:	e008      	b.n	800e848 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e836:	4b07      	ldr	r3, [pc, #28]	; (800e854 <prvResetNextTaskUnblockTime+0x38>)
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	68db      	ldr	r3, [r3, #12]
 800e83c:	68db      	ldr	r3, [r3, #12]
 800e83e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	685b      	ldr	r3, [r3, #4]
 800e844:	4a04      	ldr	r2, [pc, #16]	; (800e858 <prvResetNextTaskUnblockTime+0x3c>)
 800e846:	6013      	str	r3, [r2, #0]
}
 800e848:	bf00      	nop
 800e84a:	370c      	adds	r7, #12
 800e84c:	46bd      	mov	sp, r7
 800e84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e852:	4770      	bx	lr
 800e854:	2002364c 	.word	0x2002364c
 800e858:	200236b4 	.word	0x200236b4

0800e85c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e85c:	b480      	push	{r7}
 800e85e:	b083      	sub	sp, #12
 800e860:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e862:	4b0b      	ldr	r3, [pc, #44]	; (800e890 <xTaskGetSchedulerState+0x34>)
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	2b00      	cmp	r3, #0
 800e868:	d102      	bne.n	800e870 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e86a:	2301      	movs	r3, #1
 800e86c:	607b      	str	r3, [r7, #4]
 800e86e:	e008      	b.n	800e882 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e870:	4b08      	ldr	r3, [pc, #32]	; (800e894 <xTaskGetSchedulerState+0x38>)
 800e872:	681b      	ldr	r3, [r3, #0]
 800e874:	2b00      	cmp	r3, #0
 800e876:	d102      	bne.n	800e87e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e878:	2302      	movs	r3, #2
 800e87a:	607b      	str	r3, [r7, #4]
 800e87c:	e001      	b.n	800e882 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e87e:	2300      	movs	r3, #0
 800e880:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e882:	687b      	ldr	r3, [r7, #4]
	}
 800e884:	4618      	mov	r0, r3
 800e886:	370c      	adds	r7, #12
 800e888:	46bd      	mov	sp, r7
 800e88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e88e:	4770      	bx	lr
 800e890:	200236a0 	.word	0x200236a0
 800e894:	200236bc 	.word	0x200236bc

0800e898 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e898:	b580      	push	{r7, lr}
 800e89a:	b086      	sub	sp, #24
 800e89c:	af00      	add	r7, sp, #0
 800e89e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e8a4:	2300      	movs	r3, #0
 800e8a6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	2b00      	cmp	r3, #0
 800e8ac:	d06e      	beq.n	800e98c <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e8ae:	4b3a      	ldr	r3, [pc, #232]	; (800e998 <xTaskPriorityDisinherit+0x100>)
 800e8b0:	681b      	ldr	r3, [r3, #0]
 800e8b2:	693a      	ldr	r2, [r7, #16]
 800e8b4:	429a      	cmp	r2, r3
 800e8b6:	d00a      	beq.n	800e8ce <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800e8b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8bc:	f383 8811 	msr	BASEPRI, r3
 800e8c0:	f3bf 8f6f 	isb	sy
 800e8c4:	f3bf 8f4f 	dsb	sy
 800e8c8:	60fb      	str	r3, [r7, #12]
}
 800e8ca:	bf00      	nop
 800e8cc:	e7fe      	b.n	800e8cc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800e8ce:	693b      	ldr	r3, [r7, #16]
 800e8d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	d10a      	bne.n	800e8ec <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800e8d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8da:	f383 8811 	msr	BASEPRI, r3
 800e8de:	f3bf 8f6f 	isb	sy
 800e8e2:	f3bf 8f4f 	dsb	sy
 800e8e6:	60bb      	str	r3, [r7, #8]
}
 800e8e8:	bf00      	nop
 800e8ea:	e7fe      	b.n	800e8ea <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800e8ec:	693b      	ldr	r3, [r7, #16]
 800e8ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e8f0:	1e5a      	subs	r2, r3, #1
 800e8f2:	693b      	ldr	r3, [r7, #16]
 800e8f4:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e8f6:	693b      	ldr	r3, [r7, #16]
 800e8f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e8fa:	693b      	ldr	r3, [r7, #16]
 800e8fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e8fe:	429a      	cmp	r2, r3
 800e900:	d044      	beq.n	800e98c <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e902:	693b      	ldr	r3, [r7, #16]
 800e904:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e906:	2b00      	cmp	r3, #0
 800e908:	d140      	bne.n	800e98c <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e90a:	693b      	ldr	r3, [r7, #16]
 800e90c:	3304      	adds	r3, #4
 800e90e:	4618      	mov	r0, r3
 800e910:	f7fe fc24 	bl	800d15c <uxListRemove>
 800e914:	4603      	mov	r3, r0
 800e916:	2b00      	cmp	r3, #0
 800e918:	d115      	bne.n	800e946 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800e91a:	693b      	ldr	r3, [r7, #16]
 800e91c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e91e:	491f      	ldr	r1, [pc, #124]	; (800e99c <xTaskPriorityDisinherit+0x104>)
 800e920:	4613      	mov	r3, r2
 800e922:	009b      	lsls	r3, r3, #2
 800e924:	4413      	add	r3, r2
 800e926:	009b      	lsls	r3, r3, #2
 800e928:	440b      	add	r3, r1
 800e92a:	681b      	ldr	r3, [r3, #0]
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d10a      	bne.n	800e946 <xTaskPriorityDisinherit+0xae>
 800e930:	693b      	ldr	r3, [r7, #16]
 800e932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e934:	2201      	movs	r2, #1
 800e936:	fa02 f303 	lsl.w	r3, r2, r3
 800e93a:	43da      	mvns	r2, r3
 800e93c:	4b18      	ldr	r3, [pc, #96]	; (800e9a0 <xTaskPriorityDisinherit+0x108>)
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	4013      	ands	r3, r2
 800e942:	4a17      	ldr	r2, [pc, #92]	; (800e9a0 <xTaskPriorityDisinherit+0x108>)
 800e944:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e946:	693b      	ldr	r3, [r7, #16]
 800e948:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e94a:	693b      	ldr	r3, [r7, #16]
 800e94c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e94e:	693b      	ldr	r3, [r7, #16]
 800e950:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e952:	f1c3 0207 	rsb	r2, r3, #7
 800e956:	693b      	ldr	r3, [r7, #16]
 800e958:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e95a:	693b      	ldr	r3, [r7, #16]
 800e95c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e95e:	2201      	movs	r2, #1
 800e960:	409a      	lsls	r2, r3
 800e962:	4b0f      	ldr	r3, [pc, #60]	; (800e9a0 <xTaskPriorityDisinherit+0x108>)
 800e964:	681b      	ldr	r3, [r3, #0]
 800e966:	4313      	orrs	r3, r2
 800e968:	4a0d      	ldr	r2, [pc, #52]	; (800e9a0 <xTaskPriorityDisinherit+0x108>)
 800e96a:	6013      	str	r3, [r2, #0]
 800e96c:	693b      	ldr	r3, [r7, #16]
 800e96e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e970:	4613      	mov	r3, r2
 800e972:	009b      	lsls	r3, r3, #2
 800e974:	4413      	add	r3, r2
 800e976:	009b      	lsls	r3, r3, #2
 800e978:	4a08      	ldr	r2, [pc, #32]	; (800e99c <xTaskPriorityDisinherit+0x104>)
 800e97a:	441a      	add	r2, r3
 800e97c:	693b      	ldr	r3, [r7, #16]
 800e97e:	3304      	adds	r3, #4
 800e980:	4619      	mov	r1, r3
 800e982:	4610      	mov	r0, r2
 800e984:	f7fe fb8d 	bl	800d0a2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e988:	2301      	movs	r3, #1
 800e98a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e98c:	697b      	ldr	r3, [r7, #20]
	}
 800e98e:	4618      	mov	r0, r3
 800e990:	3718      	adds	r7, #24
 800e992:	46bd      	mov	sp, r7
 800e994:	bd80      	pop	{r7, pc}
 800e996:	bf00      	nop
 800e998:	20023594 	.word	0x20023594
 800e99c:	20023598 	.word	0x20023598
 800e9a0:	2002369c 	.word	0x2002369c

0800e9a4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e9a4:	b580      	push	{r7, lr}
 800e9a6:	b084      	sub	sp, #16
 800e9a8:	af00      	add	r7, sp, #0
 800e9aa:	6078      	str	r0, [r7, #4]
 800e9ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e9ae:	4b29      	ldr	r3, [pc, #164]	; (800ea54 <prvAddCurrentTaskToDelayedList+0xb0>)
 800e9b0:	681b      	ldr	r3, [r3, #0]
 800e9b2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e9b4:	4b28      	ldr	r3, [pc, #160]	; (800ea58 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e9b6:	681b      	ldr	r3, [r3, #0]
 800e9b8:	3304      	adds	r3, #4
 800e9ba:	4618      	mov	r0, r3
 800e9bc:	f7fe fbce 	bl	800d15c <uxListRemove>
 800e9c0:	4603      	mov	r3, r0
 800e9c2:	2b00      	cmp	r3, #0
 800e9c4:	d10b      	bne.n	800e9de <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800e9c6:	4b24      	ldr	r3, [pc, #144]	; (800ea58 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e9cc:	2201      	movs	r2, #1
 800e9ce:	fa02 f303 	lsl.w	r3, r2, r3
 800e9d2:	43da      	mvns	r2, r3
 800e9d4:	4b21      	ldr	r3, [pc, #132]	; (800ea5c <prvAddCurrentTaskToDelayedList+0xb8>)
 800e9d6:	681b      	ldr	r3, [r3, #0]
 800e9d8:	4013      	ands	r3, r2
 800e9da:	4a20      	ldr	r2, [pc, #128]	; (800ea5c <prvAddCurrentTaskToDelayedList+0xb8>)
 800e9dc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e9e4:	d10a      	bne.n	800e9fc <prvAddCurrentTaskToDelayedList+0x58>
 800e9e6:	683b      	ldr	r3, [r7, #0]
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d007      	beq.n	800e9fc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e9ec:	4b1a      	ldr	r3, [pc, #104]	; (800ea58 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	3304      	adds	r3, #4
 800e9f2:	4619      	mov	r1, r3
 800e9f4:	481a      	ldr	r0, [pc, #104]	; (800ea60 <prvAddCurrentTaskToDelayedList+0xbc>)
 800e9f6:	f7fe fb54 	bl	800d0a2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e9fa:	e026      	b.n	800ea4a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e9fc:	68fa      	ldr	r2, [r7, #12]
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	4413      	add	r3, r2
 800ea02:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ea04:	4b14      	ldr	r3, [pc, #80]	; (800ea58 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ea06:	681b      	ldr	r3, [r3, #0]
 800ea08:	68ba      	ldr	r2, [r7, #8]
 800ea0a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ea0c:	68ba      	ldr	r2, [r7, #8]
 800ea0e:	68fb      	ldr	r3, [r7, #12]
 800ea10:	429a      	cmp	r2, r3
 800ea12:	d209      	bcs.n	800ea28 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ea14:	4b13      	ldr	r3, [pc, #76]	; (800ea64 <prvAddCurrentTaskToDelayedList+0xc0>)
 800ea16:	681a      	ldr	r2, [r3, #0]
 800ea18:	4b0f      	ldr	r3, [pc, #60]	; (800ea58 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ea1a:	681b      	ldr	r3, [r3, #0]
 800ea1c:	3304      	adds	r3, #4
 800ea1e:	4619      	mov	r1, r3
 800ea20:	4610      	mov	r0, r2
 800ea22:	f7fe fb62 	bl	800d0ea <vListInsert>
}
 800ea26:	e010      	b.n	800ea4a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ea28:	4b0f      	ldr	r3, [pc, #60]	; (800ea68 <prvAddCurrentTaskToDelayedList+0xc4>)
 800ea2a:	681a      	ldr	r2, [r3, #0]
 800ea2c:	4b0a      	ldr	r3, [pc, #40]	; (800ea58 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ea2e:	681b      	ldr	r3, [r3, #0]
 800ea30:	3304      	adds	r3, #4
 800ea32:	4619      	mov	r1, r3
 800ea34:	4610      	mov	r0, r2
 800ea36:	f7fe fb58 	bl	800d0ea <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ea3a:	4b0c      	ldr	r3, [pc, #48]	; (800ea6c <prvAddCurrentTaskToDelayedList+0xc8>)
 800ea3c:	681b      	ldr	r3, [r3, #0]
 800ea3e:	68ba      	ldr	r2, [r7, #8]
 800ea40:	429a      	cmp	r2, r3
 800ea42:	d202      	bcs.n	800ea4a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800ea44:	4a09      	ldr	r2, [pc, #36]	; (800ea6c <prvAddCurrentTaskToDelayedList+0xc8>)
 800ea46:	68bb      	ldr	r3, [r7, #8]
 800ea48:	6013      	str	r3, [r2, #0]
}
 800ea4a:	bf00      	nop
 800ea4c:	3710      	adds	r7, #16
 800ea4e:	46bd      	mov	sp, r7
 800ea50:	bd80      	pop	{r7, pc}
 800ea52:	bf00      	nop
 800ea54:	20023698 	.word	0x20023698
 800ea58:	20023594 	.word	0x20023594
 800ea5c:	2002369c 	.word	0x2002369c
 800ea60:	20023680 	.word	0x20023680
 800ea64:	20023650 	.word	0x20023650
 800ea68:	2002364c 	.word	0x2002364c
 800ea6c:	200236b4 	.word	0x200236b4

0800ea70 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ea70:	b580      	push	{r7, lr}
 800ea72:	b08a      	sub	sp, #40	; 0x28
 800ea74:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ea76:	2300      	movs	r3, #0
 800ea78:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ea7a:	f000 fae1 	bl	800f040 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ea7e:	4b1c      	ldr	r3, [pc, #112]	; (800eaf0 <xTimerCreateTimerTask+0x80>)
 800ea80:	681b      	ldr	r3, [r3, #0]
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	d021      	beq.n	800eaca <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ea86:	2300      	movs	r3, #0
 800ea88:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ea8a:	2300      	movs	r3, #0
 800ea8c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ea8e:	1d3a      	adds	r2, r7, #4
 800ea90:	f107 0108 	add.w	r1, r7, #8
 800ea94:	f107 030c 	add.w	r3, r7, #12
 800ea98:	4618      	mov	r0, r3
 800ea9a:	f7f4 fc49 	bl	8003330 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ea9e:	6879      	ldr	r1, [r7, #4]
 800eaa0:	68bb      	ldr	r3, [r7, #8]
 800eaa2:	68fa      	ldr	r2, [r7, #12]
 800eaa4:	9202      	str	r2, [sp, #8]
 800eaa6:	9301      	str	r3, [sp, #4]
 800eaa8:	2302      	movs	r3, #2
 800eaaa:	9300      	str	r3, [sp, #0]
 800eaac:	2300      	movs	r3, #0
 800eaae:	460a      	mov	r2, r1
 800eab0:	4910      	ldr	r1, [pc, #64]	; (800eaf4 <xTimerCreateTimerTask+0x84>)
 800eab2:	4811      	ldr	r0, [pc, #68]	; (800eaf8 <xTimerCreateTimerTask+0x88>)
 800eab4:	f7ff f93a 	bl	800dd2c <xTaskCreateStatic>
 800eab8:	4603      	mov	r3, r0
 800eaba:	4a10      	ldr	r2, [pc, #64]	; (800eafc <xTimerCreateTimerTask+0x8c>)
 800eabc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800eabe:	4b0f      	ldr	r3, [pc, #60]	; (800eafc <xTimerCreateTimerTask+0x8c>)
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	2b00      	cmp	r3, #0
 800eac4:	d001      	beq.n	800eaca <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800eac6:	2301      	movs	r3, #1
 800eac8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800eaca:	697b      	ldr	r3, [r7, #20]
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d10a      	bne.n	800eae6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800ead0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ead4:	f383 8811 	msr	BASEPRI, r3
 800ead8:	f3bf 8f6f 	isb	sy
 800eadc:	f3bf 8f4f 	dsb	sy
 800eae0:	613b      	str	r3, [r7, #16]
}
 800eae2:	bf00      	nop
 800eae4:	e7fe      	b.n	800eae4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800eae6:	697b      	ldr	r3, [r7, #20]
}
 800eae8:	4618      	mov	r0, r3
 800eaea:	3718      	adds	r7, #24
 800eaec:	46bd      	mov	sp, r7
 800eaee:	bd80      	pop	{r7, pc}
 800eaf0:	200236f0 	.word	0x200236f0
 800eaf4:	08012710 	.word	0x08012710
 800eaf8:	0800ec35 	.word	0x0800ec35
 800eafc:	200236f4 	.word	0x200236f4

0800eb00 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800eb00:	b580      	push	{r7, lr}
 800eb02:	b08a      	sub	sp, #40	; 0x28
 800eb04:	af00      	add	r7, sp, #0
 800eb06:	60f8      	str	r0, [r7, #12]
 800eb08:	60b9      	str	r1, [r7, #8]
 800eb0a:	607a      	str	r2, [r7, #4]
 800eb0c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800eb0e:	2300      	movs	r3, #0
 800eb10:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800eb12:	68fb      	ldr	r3, [r7, #12]
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	d10a      	bne.n	800eb2e <xTimerGenericCommand+0x2e>
	__asm volatile
 800eb18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb1c:	f383 8811 	msr	BASEPRI, r3
 800eb20:	f3bf 8f6f 	isb	sy
 800eb24:	f3bf 8f4f 	dsb	sy
 800eb28:	623b      	str	r3, [r7, #32]
}
 800eb2a:	bf00      	nop
 800eb2c:	e7fe      	b.n	800eb2c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800eb2e:	4b1a      	ldr	r3, [pc, #104]	; (800eb98 <xTimerGenericCommand+0x98>)
 800eb30:	681b      	ldr	r3, [r3, #0]
 800eb32:	2b00      	cmp	r3, #0
 800eb34:	d02a      	beq.n	800eb8c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800eb36:	68bb      	ldr	r3, [r7, #8]
 800eb38:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800eb3e:	68fb      	ldr	r3, [r7, #12]
 800eb40:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800eb42:	68bb      	ldr	r3, [r7, #8]
 800eb44:	2b05      	cmp	r3, #5
 800eb46:	dc18      	bgt.n	800eb7a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800eb48:	f7ff fe88 	bl	800e85c <xTaskGetSchedulerState>
 800eb4c:	4603      	mov	r3, r0
 800eb4e:	2b02      	cmp	r3, #2
 800eb50:	d109      	bne.n	800eb66 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800eb52:	4b11      	ldr	r3, [pc, #68]	; (800eb98 <xTimerGenericCommand+0x98>)
 800eb54:	6818      	ldr	r0, [r3, #0]
 800eb56:	f107 0114 	add.w	r1, r7, #20
 800eb5a:	2300      	movs	r3, #0
 800eb5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800eb5e:	f7fe fc57 	bl	800d410 <xQueueGenericSend>
 800eb62:	6278      	str	r0, [r7, #36]	; 0x24
 800eb64:	e012      	b.n	800eb8c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800eb66:	4b0c      	ldr	r3, [pc, #48]	; (800eb98 <xTimerGenericCommand+0x98>)
 800eb68:	6818      	ldr	r0, [r3, #0]
 800eb6a:	f107 0114 	add.w	r1, r7, #20
 800eb6e:	2300      	movs	r3, #0
 800eb70:	2200      	movs	r2, #0
 800eb72:	f7fe fc4d 	bl	800d410 <xQueueGenericSend>
 800eb76:	6278      	str	r0, [r7, #36]	; 0x24
 800eb78:	e008      	b.n	800eb8c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800eb7a:	4b07      	ldr	r3, [pc, #28]	; (800eb98 <xTimerGenericCommand+0x98>)
 800eb7c:	6818      	ldr	r0, [r3, #0]
 800eb7e:	f107 0114 	add.w	r1, r7, #20
 800eb82:	2300      	movs	r3, #0
 800eb84:	683a      	ldr	r2, [r7, #0]
 800eb86:	f7fe fd41 	bl	800d60c <xQueueGenericSendFromISR>
 800eb8a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800eb8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800eb8e:	4618      	mov	r0, r3
 800eb90:	3728      	adds	r7, #40	; 0x28
 800eb92:	46bd      	mov	sp, r7
 800eb94:	bd80      	pop	{r7, pc}
 800eb96:	bf00      	nop
 800eb98:	200236f0 	.word	0x200236f0

0800eb9c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800eb9c:	b580      	push	{r7, lr}
 800eb9e:	b088      	sub	sp, #32
 800eba0:	af02      	add	r7, sp, #8
 800eba2:	6078      	str	r0, [r7, #4]
 800eba4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eba6:	4b22      	ldr	r3, [pc, #136]	; (800ec30 <prvProcessExpiredTimer+0x94>)
 800eba8:	681b      	ldr	r3, [r3, #0]
 800ebaa:	68db      	ldr	r3, [r3, #12]
 800ebac:	68db      	ldr	r3, [r3, #12]
 800ebae:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ebb0:	697b      	ldr	r3, [r7, #20]
 800ebb2:	3304      	adds	r3, #4
 800ebb4:	4618      	mov	r0, r3
 800ebb6:	f7fe fad1 	bl	800d15c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ebba:	697b      	ldr	r3, [r7, #20]
 800ebbc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800ebc0:	f003 0304 	and.w	r3, r3, #4
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	d022      	beq.n	800ec0e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ebc8:	697b      	ldr	r3, [r7, #20]
 800ebca:	699a      	ldr	r2, [r3, #24]
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	18d1      	adds	r1, r2, r3
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	683a      	ldr	r2, [r7, #0]
 800ebd4:	6978      	ldr	r0, [r7, #20]
 800ebd6:	f000 f8d1 	bl	800ed7c <prvInsertTimerInActiveList>
 800ebda:	4603      	mov	r3, r0
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	d01f      	beq.n	800ec20 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ebe0:	2300      	movs	r3, #0
 800ebe2:	9300      	str	r3, [sp, #0]
 800ebe4:	2300      	movs	r3, #0
 800ebe6:	687a      	ldr	r2, [r7, #4]
 800ebe8:	2100      	movs	r1, #0
 800ebea:	6978      	ldr	r0, [r7, #20]
 800ebec:	f7ff ff88 	bl	800eb00 <xTimerGenericCommand>
 800ebf0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ebf2:	693b      	ldr	r3, [r7, #16]
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	d113      	bne.n	800ec20 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800ebf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ebfc:	f383 8811 	msr	BASEPRI, r3
 800ec00:	f3bf 8f6f 	isb	sy
 800ec04:	f3bf 8f4f 	dsb	sy
 800ec08:	60fb      	str	r3, [r7, #12]
}
 800ec0a:	bf00      	nop
 800ec0c:	e7fe      	b.n	800ec0c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ec0e:	697b      	ldr	r3, [r7, #20]
 800ec10:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800ec14:	f023 0301 	bic.w	r3, r3, #1
 800ec18:	b2da      	uxtb	r2, r3
 800ec1a:	697b      	ldr	r3, [r7, #20]
 800ec1c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ec20:	697b      	ldr	r3, [r7, #20]
 800ec22:	6a1b      	ldr	r3, [r3, #32]
 800ec24:	6978      	ldr	r0, [r7, #20]
 800ec26:	4798      	blx	r3
}
 800ec28:	bf00      	nop
 800ec2a:	3718      	adds	r7, #24
 800ec2c:	46bd      	mov	sp, r7
 800ec2e:	bd80      	pop	{r7, pc}
 800ec30:	200236e8 	.word	0x200236e8

0800ec34 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800ec34:	b580      	push	{r7, lr}
 800ec36:	b084      	sub	sp, #16
 800ec38:	af00      	add	r7, sp, #0
 800ec3a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ec3c:	f107 0308 	add.w	r3, r7, #8
 800ec40:	4618      	mov	r0, r3
 800ec42:	f000 f857 	bl	800ecf4 <prvGetNextExpireTime>
 800ec46:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ec48:	68bb      	ldr	r3, [r7, #8]
 800ec4a:	4619      	mov	r1, r3
 800ec4c:	68f8      	ldr	r0, [r7, #12]
 800ec4e:	f000 f803 	bl	800ec58 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800ec52:	f000 f8d5 	bl	800ee00 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ec56:	e7f1      	b.n	800ec3c <prvTimerTask+0x8>

0800ec58 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ec58:	b580      	push	{r7, lr}
 800ec5a:	b084      	sub	sp, #16
 800ec5c:	af00      	add	r7, sp, #0
 800ec5e:	6078      	str	r0, [r7, #4]
 800ec60:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ec62:	f7ff fa47 	bl	800e0f4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ec66:	f107 0308 	add.w	r3, r7, #8
 800ec6a:	4618      	mov	r0, r3
 800ec6c:	f000 f866 	bl	800ed3c <prvSampleTimeNow>
 800ec70:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ec72:	68bb      	ldr	r3, [r7, #8]
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d130      	bne.n	800ecda <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ec78:	683b      	ldr	r3, [r7, #0]
 800ec7a:	2b00      	cmp	r3, #0
 800ec7c:	d10a      	bne.n	800ec94 <prvProcessTimerOrBlockTask+0x3c>
 800ec7e:	687a      	ldr	r2, [r7, #4]
 800ec80:	68fb      	ldr	r3, [r7, #12]
 800ec82:	429a      	cmp	r2, r3
 800ec84:	d806      	bhi.n	800ec94 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ec86:	f7ff fa43 	bl	800e110 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ec8a:	68f9      	ldr	r1, [r7, #12]
 800ec8c:	6878      	ldr	r0, [r7, #4]
 800ec8e:	f7ff ff85 	bl	800eb9c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ec92:	e024      	b.n	800ecde <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ec94:	683b      	ldr	r3, [r7, #0]
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	d008      	beq.n	800ecac <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ec9a:	4b13      	ldr	r3, [pc, #76]	; (800ece8 <prvProcessTimerOrBlockTask+0x90>)
 800ec9c:	681b      	ldr	r3, [r3, #0]
 800ec9e:	681b      	ldr	r3, [r3, #0]
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	d101      	bne.n	800eca8 <prvProcessTimerOrBlockTask+0x50>
 800eca4:	2301      	movs	r3, #1
 800eca6:	e000      	b.n	800ecaa <prvProcessTimerOrBlockTask+0x52>
 800eca8:	2300      	movs	r3, #0
 800ecaa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ecac:	4b0f      	ldr	r3, [pc, #60]	; (800ecec <prvProcessTimerOrBlockTask+0x94>)
 800ecae:	6818      	ldr	r0, [r3, #0]
 800ecb0:	687a      	ldr	r2, [r7, #4]
 800ecb2:	68fb      	ldr	r3, [r7, #12]
 800ecb4:	1ad3      	subs	r3, r2, r3
 800ecb6:	683a      	ldr	r2, [r7, #0]
 800ecb8:	4619      	mov	r1, r3
 800ecba:	f7ff f803 	bl	800dcc4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ecbe:	f7ff fa27 	bl	800e110 <xTaskResumeAll>
 800ecc2:	4603      	mov	r3, r0
 800ecc4:	2b00      	cmp	r3, #0
 800ecc6:	d10a      	bne.n	800ecde <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ecc8:	4b09      	ldr	r3, [pc, #36]	; (800ecf0 <prvProcessTimerOrBlockTask+0x98>)
 800ecca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ecce:	601a      	str	r2, [r3, #0]
 800ecd0:	f3bf 8f4f 	dsb	sy
 800ecd4:	f3bf 8f6f 	isb	sy
}
 800ecd8:	e001      	b.n	800ecde <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ecda:	f7ff fa19 	bl	800e110 <xTaskResumeAll>
}
 800ecde:	bf00      	nop
 800ece0:	3710      	adds	r7, #16
 800ece2:	46bd      	mov	sp, r7
 800ece4:	bd80      	pop	{r7, pc}
 800ece6:	bf00      	nop
 800ece8:	200236ec 	.word	0x200236ec
 800ecec:	200236f0 	.word	0x200236f0
 800ecf0:	e000ed04 	.word	0xe000ed04

0800ecf4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ecf4:	b480      	push	{r7}
 800ecf6:	b085      	sub	sp, #20
 800ecf8:	af00      	add	r7, sp, #0
 800ecfa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ecfc:	4b0e      	ldr	r3, [pc, #56]	; (800ed38 <prvGetNextExpireTime+0x44>)
 800ecfe:	681b      	ldr	r3, [r3, #0]
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	2b00      	cmp	r3, #0
 800ed04:	d101      	bne.n	800ed0a <prvGetNextExpireTime+0x16>
 800ed06:	2201      	movs	r2, #1
 800ed08:	e000      	b.n	800ed0c <prvGetNextExpireTime+0x18>
 800ed0a:	2200      	movs	r2, #0
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	681b      	ldr	r3, [r3, #0]
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	d105      	bne.n	800ed24 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ed18:	4b07      	ldr	r3, [pc, #28]	; (800ed38 <prvGetNextExpireTime+0x44>)
 800ed1a:	681b      	ldr	r3, [r3, #0]
 800ed1c:	68db      	ldr	r3, [r3, #12]
 800ed1e:	681b      	ldr	r3, [r3, #0]
 800ed20:	60fb      	str	r3, [r7, #12]
 800ed22:	e001      	b.n	800ed28 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ed24:	2300      	movs	r3, #0
 800ed26:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ed28:	68fb      	ldr	r3, [r7, #12]
}
 800ed2a:	4618      	mov	r0, r3
 800ed2c:	3714      	adds	r7, #20
 800ed2e:	46bd      	mov	sp, r7
 800ed30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed34:	4770      	bx	lr
 800ed36:	bf00      	nop
 800ed38:	200236e8 	.word	0x200236e8

0800ed3c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ed3c:	b580      	push	{r7, lr}
 800ed3e:	b084      	sub	sp, #16
 800ed40:	af00      	add	r7, sp, #0
 800ed42:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ed44:	f7ff fa80 	bl	800e248 <xTaskGetTickCount>
 800ed48:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ed4a:	4b0b      	ldr	r3, [pc, #44]	; (800ed78 <prvSampleTimeNow+0x3c>)
 800ed4c:	681b      	ldr	r3, [r3, #0]
 800ed4e:	68fa      	ldr	r2, [r7, #12]
 800ed50:	429a      	cmp	r2, r3
 800ed52:	d205      	bcs.n	800ed60 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ed54:	f000 f910 	bl	800ef78 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	2201      	movs	r2, #1
 800ed5c:	601a      	str	r2, [r3, #0]
 800ed5e:	e002      	b.n	800ed66 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	2200      	movs	r2, #0
 800ed64:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ed66:	4a04      	ldr	r2, [pc, #16]	; (800ed78 <prvSampleTimeNow+0x3c>)
 800ed68:	68fb      	ldr	r3, [r7, #12]
 800ed6a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ed6c:	68fb      	ldr	r3, [r7, #12]
}
 800ed6e:	4618      	mov	r0, r3
 800ed70:	3710      	adds	r7, #16
 800ed72:	46bd      	mov	sp, r7
 800ed74:	bd80      	pop	{r7, pc}
 800ed76:	bf00      	nop
 800ed78:	200236f8 	.word	0x200236f8

0800ed7c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ed7c:	b580      	push	{r7, lr}
 800ed7e:	b086      	sub	sp, #24
 800ed80:	af00      	add	r7, sp, #0
 800ed82:	60f8      	str	r0, [r7, #12]
 800ed84:	60b9      	str	r1, [r7, #8]
 800ed86:	607a      	str	r2, [r7, #4]
 800ed88:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ed8a:	2300      	movs	r3, #0
 800ed8c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	68ba      	ldr	r2, [r7, #8]
 800ed92:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	68fa      	ldr	r2, [r7, #12]
 800ed98:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ed9a:	68ba      	ldr	r2, [r7, #8]
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	429a      	cmp	r2, r3
 800eda0:	d812      	bhi.n	800edc8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800eda2:	687a      	ldr	r2, [r7, #4]
 800eda4:	683b      	ldr	r3, [r7, #0]
 800eda6:	1ad2      	subs	r2, r2, r3
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	699b      	ldr	r3, [r3, #24]
 800edac:	429a      	cmp	r2, r3
 800edae:	d302      	bcc.n	800edb6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800edb0:	2301      	movs	r3, #1
 800edb2:	617b      	str	r3, [r7, #20]
 800edb4:	e01b      	b.n	800edee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800edb6:	4b10      	ldr	r3, [pc, #64]	; (800edf8 <prvInsertTimerInActiveList+0x7c>)
 800edb8:	681a      	ldr	r2, [r3, #0]
 800edba:	68fb      	ldr	r3, [r7, #12]
 800edbc:	3304      	adds	r3, #4
 800edbe:	4619      	mov	r1, r3
 800edc0:	4610      	mov	r0, r2
 800edc2:	f7fe f992 	bl	800d0ea <vListInsert>
 800edc6:	e012      	b.n	800edee <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800edc8:	687a      	ldr	r2, [r7, #4]
 800edca:	683b      	ldr	r3, [r7, #0]
 800edcc:	429a      	cmp	r2, r3
 800edce:	d206      	bcs.n	800edde <prvInsertTimerInActiveList+0x62>
 800edd0:	68ba      	ldr	r2, [r7, #8]
 800edd2:	683b      	ldr	r3, [r7, #0]
 800edd4:	429a      	cmp	r2, r3
 800edd6:	d302      	bcc.n	800edde <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800edd8:	2301      	movs	r3, #1
 800edda:	617b      	str	r3, [r7, #20]
 800eddc:	e007      	b.n	800edee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800edde:	4b07      	ldr	r3, [pc, #28]	; (800edfc <prvInsertTimerInActiveList+0x80>)
 800ede0:	681a      	ldr	r2, [r3, #0]
 800ede2:	68fb      	ldr	r3, [r7, #12]
 800ede4:	3304      	adds	r3, #4
 800ede6:	4619      	mov	r1, r3
 800ede8:	4610      	mov	r0, r2
 800edea:	f7fe f97e 	bl	800d0ea <vListInsert>
		}
	}

	return xProcessTimerNow;
 800edee:	697b      	ldr	r3, [r7, #20]
}
 800edf0:	4618      	mov	r0, r3
 800edf2:	3718      	adds	r7, #24
 800edf4:	46bd      	mov	sp, r7
 800edf6:	bd80      	pop	{r7, pc}
 800edf8:	200236ec 	.word	0x200236ec
 800edfc:	200236e8 	.word	0x200236e8

0800ee00 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ee00:	b580      	push	{r7, lr}
 800ee02:	b08c      	sub	sp, #48	; 0x30
 800ee04:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ee06:	e0a3      	b.n	800ef50 <prvProcessReceivedCommands+0x150>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ee08:	68bb      	ldr	r3, [r7, #8]
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	f2c0 80a0 	blt.w	800ef50 <prvProcessReceivedCommands+0x150>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ee10:	693b      	ldr	r3, [r7, #16]
 800ee12:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ee14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee16:	695b      	ldr	r3, [r3, #20]
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	d004      	beq.n	800ee26 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ee1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee1e:	3304      	adds	r3, #4
 800ee20:	4618      	mov	r0, r3
 800ee22:	f7fe f99b 	bl	800d15c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ee26:	1d3b      	adds	r3, r7, #4
 800ee28:	4618      	mov	r0, r3
 800ee2a:	f7ff ff87 	bl	800ed3c <prvSampleTimeNow>
 800ee2e:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800ee30:	68bb      	ldr	r3, [r7, #8]
 800ee32:	2b09      	cmp	r3, #9
 800ee34:	f200 808b 	bhi.w	800ef4e <prvProcessReceivedCommands+0x14e>
 800ee38:	a201      	add	r2, pc, #4	; (adr r2, 800ee40 <prvProcessReceivedCommands+0x40>)
 800ee3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee3e:	bf00      	nop
 800ee40:	0800ee69 	.word	0x0800ee69
 800ee44:	0800ee69 	.word	0x0800ee69
 800ee48:	0800ee69 	.word	0x0800ee69
 800ee4c:	0800eedd 	.word	0x0800eedd
 800ee50:	0800eef1 	.word	0x0800eef1
 800ee54:	0800ef3b 	.word	0x0800ef3b
 800ee58:	0800ee69 	.word	0x0800ee69
 800ee5c:	0800ee69 	.word	0x0800ee69
 800ee60:	0800eedd 	.word	0x0800eedd
 800ee64:	0800eef1 	.word	0x0800eef1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ee68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee6a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800ee6e:	f043 0301 	orr.w	r3, r3, #1
 800ee72:	b2da      	uxtb	r2, r3
 800ee74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ee7a:	68fa      	ldr	r2, [r7, #12]
 800ee7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee7e:	699b      	ldr	r3, [r3, #24]
 800ee80:	18d1      	adds	r1, r2, r3
 800ee82:	68fb      	ldr	r3, [r7, #12]
 800ee84:	6a3a      	ldr	r2, [r7, #32]
 800ee86:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ee88:	f7ff ff78 	bl	800ed7c <prvInsertTimerInActiveList>
 800ee8c:	4603      	mov	r3, r0
 800ee8e:	2b00      	cmp	r3, #0
 800ee90:	d05e      	beq.n	800ef50 <prvProcessReceivedCommands+0x150>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ee92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee94:	6a1b      	ldr	r3, [r3, #32]
 800ee96:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ee98:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ee9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee9c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800eea0:	f003 0304 	and.w	r3, r3, #4
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d053      	beq.n	800ef50 <prvProcessReceivedCommands+0x150>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800eea8:	68fa      	ldr	r2, [r7, #12]
 800eeaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eeac:	699b      	ldr	r3, [r3, #24]
 800eeae:	441a      	add	r2, r3
 800eeb0:	2300      	movs	r3, #0
 800eeb2:	9300      	str	r3, [sp, #0]
 800eeb4:	2300      	movs	r3, #0
 800eeb6:	2100      	movs	r1, #0
 800eeb8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800eeba:	f7ff fe21 	bl	800eb00 <xTimerGenericCommand>
 800eebe:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800eec0:	69fb      	ldr	r3, [r7, #28]
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	d144      	bne.n	800ef50 <prvProcessReceivedCommands+0x150>
	__asm volatile
 800eec6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eeca:	f383 8811 	msr	BASEPRI, r3
 800eece:	f3bf 8f6f 	isb	sy
 800eed2:	f3bf 8f4f 	dsb	sy
 800eed6:	61bb      	str	r3, [r7, #24]
}
 800eed8:	bf00      	nop
 800eeda:	e7fe      	b.n	800eeda <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800eedc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eede:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800eee2:	f023 0301 	bic.w	r3, r3, #1
 800eee6:	b2da      	uxtb	r2, r3
 800eee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eeea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					break;
 800eeee:	e02f      	b.n	800ef50 <prvProcessReceivedCommands+0x150>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800eef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eef2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800eef6:	f043 0301 	orr.w	r3, r3, #1
 800eefa:	b2da      	uxtb	r2, r3
 800eefc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eefe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ef02:	68fa      	ldr	r2, [r7, #12]
 800ef04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef06:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ef08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef0a:	699b      	ldr	r3, [r3, #24]
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	d10a      	bne.n	800ef26 <prvProcessReceivedCommands+0x126>
	__asm volatile
 800ef10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef14:	f383 8811 	msr	BASEPRI, r3
 800ef18:	f3bf 8f6f 	isb	sy
 800ef1c:	f3bf 8f4f 	dsb	sy
 800ef20:	617b      	str	r3, [r7, #20]
}
 800ef22:	bf00      	nop
 800ef24:	e7fe      	b.n	800ef24 <prvProcessReceivedCommands+0x124>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ef26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef28:	699a      	ldr	r2, [r3, #24]
 800ef2a:	6a3b      	ldr	r3, [r7, #32]
 800ef2c:	18d1      	adds	r1, r2, r3
 800ef2e:	6a3b      	ldr	r3, [r7, #32]
 800ef30:	6a3a      	ldr	r2, [r7, #32]
 800ef32:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ef34:	f7ff ff22 	bl	800ed7c <prvInsertTimerInActiveList>
					break;
 800ef38:	e00a      	b.n	800ef50 <prvProcessReceivedCommands+0x150>
					{
						/* If dynamic allocation is not enabled, the memory
						could not have been dynamically allocated. So there is
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ef3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef3c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800ef40:	f023 0301 	bic.w	r3, r3, #1
 800ef44:	b2da      	uxtb	r2, r3
 800ef46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ef4c:	e000      	b.n	800ef50 <prvProcessReceivedCommands+0x150>

				default	:
					/* Don't expect to get here. */
					break;
 800ef4e:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ef50:	4b08      	ldr	r3, [pc, #32]	; (800ef74 <prvProcessReceivedCommands+0x174>)
 800ef52:	681b      	ldr	r3, [r3, #0]
 800ef54:	f107 0108 	add.w	r1, r7, #8
 800ef58:	2200      	movs	r2, #0
 800ef5a:	4618      	mov	r0, r3
 800ef5c:	f7fe fbf2 	bl	800d744 <xQueueReceive>
 800ef60:	4603      	mov	r3, r0
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	f47f af50 	bne.w	800ee08 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ef68:	bf00      	nop
 800ef6a:	bf00      	nop
 800ef6c:	3728      	adds	r7, #40	; 0x28
 800ef6e:	46bd      	mov	sp, r7
 800ef70:	bd80      	pop	{r7, pc}
 800ef72:	bf00      	nop
 800ef74:	200236f0 	.word	0x200236f0

0800ef78 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ef78:	b580      	push	{r7, lr}
 800ef7a:	b088      	sub	sp, #32
 800ef7c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ef7e:	e048      	b.n	800f012 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ef80:	4b2d      	ldr	r3, [pc, #180]	; (800f038 <prvSwitchTimerLists+0xc0>)
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	68db      	ldr	r3, [r3, #12]
 800ef86:	681b      	ldr	r3, [r3, #0]
 800ef88:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ef8a:	4b2b      	ldr	r3, [pc, #172]	; (800f038 <prvSwitchTimerLists+0xc0>)
 800ef8c:	681b      	ldr	r3, [r3, #0]
 800ef8e:	68db      	ldr	r3, [r3, #12]
 800ef90:	68db      	ldr	r3, [r3, #12]
 800ef92:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ef94:	68fb      	ldr	r3, [r7, #12]
 800ef96:	3304      	adds	r3, #4
 800ef98:	4618      	mov	r0, r3
 800ef9a:	f7fe f8df 	bl	800d15c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ef9e:	68fb      	ldr	r3, [r7, #12]
 800efa0:	6a1b      	ldr	r3, [r3, #32]
 800efa2:	68f8      	ldr	r0, [r7, #12]
 800efa4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800efa6:	68fb      	ldr	r3, [r7, #12]
 800efa8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800efac:	f003 0304 	and.w	r3, r3, #4
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d02e      	beq.n	800f012 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800efb4:	68fb      	ldr	r3, [r7, #12]
 800efb6:	699b      	ldr	r3, [r3, #24]
 800efb8:	693a      	ldr	r2, [r7, #16]
 800efba:	4413      	add	r3, r2
 800efbc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800efbe:	68ba      	ldr	r2, [r7, #8]
 800efc0:	693b      	ldr	r3, [r7, #16]
 800efc2:	429a      	cmp	r2, r3
 800efc4:	d90e      	bls.n	800efe4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800efc6:	68fb      	ldr	r3, [r7, #12]
 800efc8:	68ba      	ldr	r2, [r7, #8]
 800efca:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800efcc:	68fb      	ldr	r3, [r7, #12]
 800efce:	68fa      	ldr	r2, [r7, #12]
 800efd0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800efd2:	4b19      	ldr	r3, [pc, #100]	; (800f038 <prvSwitchTimerLists+0xc0>)
 800efd4:	681a      	ldr	r2, [r3, #0]
 800efd6:	68fb      	ldr	r3, [r7, #12]
 800efd8:	3304      	adds	r3, #4
 800efda:	4619      	mov	r1, r3
 800efdc:	4610      	mov	r0, r2
 800efde:	f7fe f884 	bl	800d0ea <vListInsert>
 800efe2:	e016      	b.n	800f012 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800efe4:	2300      	movs	r3, #0
 800efe6:	9300      	str	r3, [sp, #0]
 800efe8:	2300      	movs	r3, #0
 800efea:	693a      	ldr	r2, [r7, #16]
 800efec:	2100      	movs	r1, #0
 800efee:	68f8      	ldr	r0, [r7, #12]
 800eff0:	f7ff fd86 	bl	800eb00 <xTimerGenericCommand>
 800eff4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	2b00      	cmp	r3, #0
 800effa:	d10a      	bne.n	800f012 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800effc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f000:	f383 8811 	msr	BASEPRI, r3
 800f004:	f3bf 8f6f 	isb	sy
 800f008:	f3bf 8f4f 	dsb	sy
 800f00c:	603b      	str	r3, [r7, #0]
}
 800f00e:	bf00      	nop
 800f010:	e7fe      	b.n	800f010 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f012:	4b09      	ldr	r3, [pc, #36]	; (800f038 <prvSwitchTimerLists+0xc0>)
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	681b      	ldr	r3, [r3, #0]
 800f018:	2b00      	cmp	r3, #0
 800f01a:	d1b1      	bne.n	800ef80 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800f01c:	4b06      	ldr	r3, [pc, #24]	; (800f038 <prvSwitchTimerLists+0xc0>)
 800f01e:	681b      	ldr	r3, [r3, #0]
 800f020:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800f022:	4b06      	ldr	r3, [pc, #24]	; (800f03c <prvSwitchTimerLists+0xc4>)
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	4a04      	ldr	r2, [pc, #16]	; (800f038 <prvSwitchTimerLists+0xc0>)
 800f028:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800f02a:	4a04      	ldr	r2, [pc, #16]	; (800f03c <prvSwitchTimerLists+0xc4>)
 800f02c:	697b      	ldr	r3, [r7, #20]
 800f02e:	6013      	str	r3, [r2, #0]
}
 800f030:	bf00      	nop
 800f032:	3718      	adds	r7, #24
 800f034:	46bd      	mov	sp, r7
 800f036:	bd80      	pop	{r7, pc}
 800f038:	200236e8 	.word	0x200236e8
 800f03c:	200236ec 	.word	0x200236ec

0800f040 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800f040:	b580      	push	{r7, lr}
 800f042:	b082      	sub	sp, #8
 800f044:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800f046:	f000 f965 	bl	800f314 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800f04a:	4b15      	ldr	r3, [pc, #84]	; (800f0a0 <prvCheckForValidListAndQueue+0x60>)
 800f04c:	681b      	ldr	r3, [r3, #0]
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d120      	bne.n	800f094 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800f052:	4814      	ldr	r0, [pc, #80]	; (800f0a4 <prvCheckForValidListAndQueue+0x64>)
 800f054:	f7fd fff8 	bl	800d048 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800f058:	4813      	ldr	r0, [pc, #76]	; (800f0a8 <prvCheckForValidListAndQueue+0x68>)
 800f05a:	f7fd fff5 	bl	800d048 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800f05e:	4b13      	ldr	r3, [pc, #76]	; (800f0ac <prvCheckForValidListAndQueue+0x6c>)
 800f060:	4a10      	ldr	r2, [pc, #64]	; (800f0a4 <prvCheckForValidListAndQueue+0x64>)
 800f062:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800f064:	4b12      	ldr	r3, [pc, #72]	; (800f0b0 <prvCheckForValidListAndQueue+0x70>)
 800f066:	4a10      	ldr	r2, [pc, #64]	; (800f0a8 <prvCheckForValidListAndQueue+0x68>)
 800f068:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800f06a:	2300      	movs	r3, #0
 800f06c:	9300      	str	r3, [sp, #0]
 800f06e:	4b11      	ldr	r3, [pc, #68]	; (800f0b4 <prvCheckForValidListAndQueue+0x74>)
 800f070:	4a11      	ldr	r2, [pc, #68]	; (800f0b8 <prvCheckForValidListAndQueue+0x78>)
 800f072:	210c      	movs	r1, #12
 800f074:	200a      	movs	r0, #10
 800f076:	f7fe f903 	bl	800d280 <xQueueGenericCreateStatic>
 800f07a:	4603      	mov	r3, r0
 800f07c:	4a08      	ldr	r2, [pc, #32]	; (800f0a0 <prvCheckForValidListAndQueue+0x60>)
 800f07e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800f080:	4b07      	ldr	r3, [pc, #28]	; (800f0a0 <prvCheckForValidListAndQueue+0x60>)
 800f082:	681b      	ldr	r3, [r3, #0]
 800f084:	2b00      	cmp	r3, #0
 800f086:	d005      	beq.n	800f094 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800f088:	4b05      	ldr	r3, [pc, #20]	; (800f0a0 <prvCheckForValidListAndQueue+0x60>)
 800f08a:	681b      	ldr	r3, [r3, #0]
 800f08c:	490b      	ldr	r1, [pc, #44]	; (800f0bc <prvCheckForValidListAndQueue+0x7c>)
 800f08e:	4618      	mov	r0, r3
 800f090:	f7fe fdee 	bl	800dc70 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f094:	f000 f96e 	bl	800f374 <vPortExitCritical>
}
 800f098:	bf00      	nop
 800f09a:	46bd      	mov	sp, r7
 800f09c:	bd80      	pop	{r7, pc}
 800f09e:	bf00      	nop
 800f0a0:	200236f0 	.word	0x200236f0
 800f0a4:	200236c0 	.word	0x200236c0
 800f0a8:	200236d4 	.word	0x200236d4
 800f0ac:	200236e8 	.word	0x200236e8
 800f0b0:	200236ec 	.word	0x200236ec
 800f0b4:	20023774 	.word	0x20023774
 800f0b8:	200236fc 	.word	0x200236fc
 800f0bc:	08012718 	.word	0x08012718

0800f0c0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f0c0:	b480      	push	{r7}
 800f0c2:	b085      	sub	sp, #20
 800f0c4:	af00      	add	r7, sp, #0
 800f0c6:	60f8      	str	r0, [r7, #12]
 800f0c8:	60b9      	str	r1, [r7, #8]
 800f0ca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f0cc:	68fb      	ldr	r3, [r7, #12]
 800f0ce:	3b04      	subs	r3, #4
 800f0d0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f0d2:	68fb      	ldr	r3, [r7, #12]
 800f0d4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800f0d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f0da:	68fb      	ldr	r3, [r7, #12]
 800f0dc:	3b04      	subs	r3, #4
 800f0de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f0e0:	68bb      	ldr	r3, [r7, #8]
 800f0e2:	f023 0201 	bic.w	r2, r3, #1
 800f0e6:	68fb      	ldr	r3, [r7, #12]
 800f0e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f0ea:	68fb      	ldr	r3, [r7, #12]
 800f0ec:	3b04      	subs	r3, #4
 800f0ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f0f0:	4a0c      	ldr	r2, [pc, #48]	; (800f124 <pxPortInitialiseStack+0x64>)
 800f0f2:	68fb      	ldr	r3, [r7, #12]
 800f0f4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f0f6:	68fb      	ldr	r3, [r7, #12]
 800f0f8:	3b14      	subs	r3, #20
 800f0fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f0fc:	687a      	ldr	r2, [r7, #4]
 800f0fe:	68fb      	ldr	r3, [r7, #12]
 800f100:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f102:	68fb      	ldr	r3, [r7, #12]
 800f104:	3b04      	subs	r3, #4
 800f106:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f108:	68fb      	ldr	r3, [r7, #12]
 800f10a:	f06f 0202 	mvn.w	r2, #2
 800f10e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	3b20      	subs	r3, #32
 800f114:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f116:	68fb      	ldr	r3, [r7, #12]
}
 800f118:	4618      	mov	r0, r3
 800f11a:	3714      	adds	r7, #20
 800f11c:	46bd      	mov	sp, r7
 800f11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f122:	4770      	bx	lr
 800f124:	0800f129 	.word	0x0800f129

0800f128 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f128:	b480      	push	{r7}
 800f12a:	b085      	sub	sp, #20
 800f12c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f12e:	2300      	movs	r3, #0
 800f130:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f132:	4b12      	ldr	r3, [pc, #72]	; (800f17c <prvTaskExitError+0x54>)
 800f134:	681b      	ldr	r3, [r3, #0]
 800f136:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f13a:	d00a      	beq.n	800f152 <prvTaskExitError+0x2a>
	__asm volatile
 800f13c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f140:	f383 8811 	msr	BASEPRI, r3
 800f144:	f3bf 8f6f 	isb	sy
 800f148:	f3bf 8f4f 	dsb	sy
 800f14c:	60fb      	str	r3, [r7, #12]
}
 800f14e:	bf00      	nop
 800f150:	e7fe      	b.n	800f150 <prvTaskExitError+0x28>
	__asm volatile
 800f152:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f156:	f383 8811 	msr	BASEPRI, r3
 800f15a:	f3bf 8f6f 	isb	sy
 800f15e:	f3bf 8f4f 	dsb	sy
 800f162:	60bb      	str	r3, [r7, #8]
}
 800f164:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f166:	bf00      	nop
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	d0fc      	beq.n	800f168 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f16e:	bf00      	nop
 800f170:	bf00      	nop
 800f172:	3714      	adds	r7, #20
 800f174:	46bd      	mov	sp, r7
 800f176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f17a:	4770      	bx	lr
 800f17c:	20000034 	.word	0x20000034

0800f180 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f180:	4b07      	ldr	r3, [pc, #28]	; (800f1a0 <pxCurrentTCBConst2>)
 800f182:	6819      	ldr	r1, [r3, #0]
 800f184:	6808      	ldr	r0, [r1, #0]
 800f186:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f18a:	f380 8809 	msr	PSP, r0
 800f18e:	f3bf 8f6f 	isb	sy
 800f192:	f04f 0000 	mov.w	r0, #0
 800f196:	f380 8811 	msr	BASEPRI, r0
 800f19a:	4770      	bx	lr
 800f19c:	f3af 8000 	nop.w

0800f1a0 <pxCurrentTCBConst2>:
 800f1a0:	20023594 	.word	0x20023594
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f1a4:	bf00      	nop
 800f1a6:	bf00      	nop

0800f1a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f1a8:	4808      	ldr	r0, [pc, #32]	; (800f1cc <prvPortStartFirstTask+0x24>)
 800f1aa:	6800      	ldr	r0, [r0, #0]
 800f1ac:	6800      	ldr	r0, [r0, #0]
 800f1ae:	f380 8808 	msr	MSP, r0
 800f1b2:	f04f 0000 	mov.w	r0, #0
 800f1b6:	f380 8814 	msr	CONTROL, r0
 800f1ba:	b662      	cpsie	i
 800f1bc:	b661      	cpsie	f
 800f1be:	f3bf 8f4f 	dsb	sy
 800f1c2:	f3bf 8f6f 	isb	sy
 800f1c6:	df00      	svc	0
 800f1c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f1ca:	bf00      	nop
 800f1cc:	e000ed08 	.word	0xe000ed08

0800f1d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f1d0:	b580      	push	{r7, lr}
 800f1d2:	b086      	sub	sp, #24
 800f1d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f1d6:	4b46      	ldr	r3, [pc, #280]	; (800f2f0 <xPortStartScheduler+0x120>)
 800f1d8:	681b      	ldr	r3, [r3, #0]
 800f1da:	4a46      	ldr	r2, [pc, #280]	; (800f2f4 <xPortStartScheduler+0x124>)
 800f1dc:	4293      	cmp	r3, r2
 800f1de:	d10a      	bne.n	800f1f6 <xPortStartScheduler+0x26>
	__asm volatile
 800f1e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1e4:	f383 8811 	msr	BASEPRI, r3
 800f1e8:	f3bf 8f6f 	isb	sy
 800f1ec:	f3bf 8f4f 	dsb	sy
 800f1f0:	613b      	str	r3, [r7, #16]
}
 800f1f2:	bf00      	nop
 800f1f4:	e7fe      	b.n	800f1f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f1f6:	4b3e      	ldr	r3, [pc, #248]	; (800f2f0 <xPortStartScheduler+0x120>)
 800f1f8:	681b      	ldr	r3, [r3, #0]
 800f1fa:	4a3f      	ldr	r2, [pc, #252]	; (800f2f8 <xPortStartScheduler+0x128>)
 800f1fc:	4293      	cmp	r3, r2
 800f1fe:	d10a      	bne.n	800f216 <xPortStartScheduler+0x46>
	__asm volatile
 800f200:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f204:	f383 8811 	msr	BASEPRI, r3
 800f208:	f3bf 8f6f 	isb	sy
 800f20c:	f3bf 8f4f 	dsb	sy
 800f210:	60fb      	str	r3, [r7, #12]
}
 800f212:	bf00      	nop
 800f214:	e7fe      	b.n	800f214 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f216:	4b39      	ldr	r3, [pc, #228]	; (800f2fc <xPortStartScheduler+0x12c>)
 800f218:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f21a:	697b      	ldr	r3, [r7, #20]
 800f21c:	781b      	ldrb	r3, [r3, #0]
 800f21e:	b2db      	uxtb	r3, r3
 800f220:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f222:	697b      	ldr	r3, [r7, #20]
 800f224:	22ff      	movs	r2, #255	; 0xff
 800f226:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f228:	697b      	ldr	r3, [r7, #20]
 800f22a:	781b      	ldrb	r3, [r3, #0]
 800f22c:	b2db      	uxtb	r3, r3
 800f22e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f230:	78fb      	ldrb	r3, [r7, #3]
 800f232:	b2db      	uxtb	r3, r3
 800f234:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800f238:	b2da      	uxtb	r2, r3
 800f23a:	4b31      	ldr	r3, [pc, #196]	; (800f300 <xPortStartScheduler+0x130>)
 800f23c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f23e:	4b31      	ldr	r3, [pc, #196]	; (800f304 <xPortStartScheduler+0x134>)
 800f240:	2207      	movs	r2, #7
 800f242:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f244:	e009      	b.n	800f25a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800f246:	4b2f      	ldr	r3, [pc, #188]	; (800f304 <xPortStartScheduler+0x134>)
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	3b01      	subs	r3, #1
 800f24c:	4a2d      	ldr	r2, [pc, #180]	; (800f304 <xPortStartScheduler+0x134>)
 800f24e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f250:	78fb      	ldrb	r3, [r7, #3]
 800f252:	b2db      	uxtb	r3, r3
 800f254:	005b      	lsls	r3, r3, #1
 800f256:	b2db      	uxtb	r3, r3
 800f258:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f25a:	78fb      	ldrb	r3, [r7, #3]
 800f25c:	b2db      	uxtb	r3, r3
 800f25e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f262:	2b80      	cmp	r3, #128	; 0x80
 800f264:	d0ef      	beq.n	800f246 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f266:	4b27      	ldr	r3, [pc, #156]	; (800f304 <xPortStartScheduler+0x134>)
 800f268:	681b      	ldr	r3, [r3, #0]
 800f26a:	f1c3 0307 	rsb	r3, r3, #7
 800f26e:	2b04      	cmp	r3, #4
 800f270:	d00a      	beq.n	800f288 <xPortStartScheduler+0xb8>
	__asm volatile
 800f272:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f276:	f383 8811 	msr	BASEPRI, r3
 800f27a:	f3bf 8f6f 	isb	sy
 800f27e:	f3bf 8f4f 	dsb	sy
 800f282:	60bb      	str	r3, [r7, #8]
}
 800f284:	bf00      	nop
 800f286:	e7fe      	b.n	800f286 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f288:	4b1e      	ldr	r3, [pc, #120]	; (800f304 <xPortStartScheduler+0x134>)
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	021b      	lsls	r3, r3, #8
 800f28e:	4a1d      	ldr	r2, [pc, #116]	; (800f304 <xPortStartScheduler+0x134>)
 800f290:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f292:	4b1c      	ldr	r3, [pc, #112]	; (800f304 <xPortStartScheduler+0x134>)
 800f294:	681b      	ldr	r3, [r3, #0]
 800f296:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800f29a:	4a1a      	ldr	r2, [pc, #104]	; (800f304 <xPortStartScheduler+0x134>)
 800f29c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	b2da      	uxtb	r2, r3
 800f2a2:	697b      	ldr	r3, [r7, #20]
 800f2a4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f2a6:	4b18      	ldr	r3, [pc, #96]	; (800f308 <xPortStartScheduler+0x138>)
 800f2a8:	681b      	ldr	r3, [r3, #0]
 800f2aa:	4a17      	ldr	r2, [pc, #92]	; (800f308 <xPortStartScheduler+0x138>)
 800f2ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800f2b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f2b2:	4b15      	ldr	r3, [pc, #84]	; (800f308 <xPortStartScheduler+0x138>)
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	4a14      	ldr	r2, [pc, #80]	; (800f308 <xPortStartScheduler+0x138>)
 800f2b8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800f2bc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f2be:	f000 f8dd 	bl	800f47c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f2c2:	4b12      	ldr	r3, [pc, #72]	; (800f30c <xPortStartScheduler+0x13c>)
 800f2c4:	2200      	movs	r2, #0
 800f2c6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f2c8:	f000 f8fc 	bl	800f4c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f2cc:	4b10      	ldr	r3, [pc, #64]	; (800f310 <xPortStartScheduler+0x140>)
 800f2ce:	681b      	ldr	r3, [r3, #0]
 800f2d0:	4a0f      	ldr	r2, [pc, #60]	; (800f310 <xPortStartScheduler+0x140>)
 800f2d2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800f2d6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f2d8:	f7ff ff66 	bl	800f1a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f2dc:	f7ff f87c 	bl	800e3d8 <vTaskSwitchContext>
	prvTaskExitError();
 800f2e0:	f7ff ff22 	bl	800f128 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f2e4:	2300      	movs	r3, #0
}
 800f2e6:	4618      	mov	r0, r3
 800f2e8:	3718      	adds	r7, #24
 800f2ea:	46bd      	mov	sp, r7
 800f2ec:	bd80      	pop	{r7, pc}
 800f2ee:	bf00      	nop
 800f2f0:	e000ed00 	.word	0xe000ed00
 800f2f4:	410fc271 	.word	0x410fc271
 800f2f8:	410fc270 	.word	0x410fc270
 800f2fc:	e000e400 	.word	0xe000e400
 800f300:	200237bc 	.word	0x200237bc
 800f304:	200237c0 	.word	0x200237c0
 800f308:	e000ed20 	.word	0xe000ed20
 800f30c:	20000034 	.word	0x20000034
 800f310:	e000ef34 	.word	0xe000ef34

0800f314 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f314:	b480      	push	{r7}
 800f316:	b083      	sub	sp, #12
 800f318:	af00      	add	r7, sp, #0
	__asm volatile
 800f31a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f31e:	f383 8811 	msr	BASEPRI, r3
 800f322:	f3bf 8f6f 	isb	sy
 800f326:	f3bf 8f4f 	dsb	sy
 800f32a:	607b      	str	r3, [r7, #4]
}
 800f32c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f32e:	4b0f      	ldr	r3, [pc, #60]	; (800f36c <vPortEnterCritical+0x58>)
 800f330:	681b      	ldr	r3, [r3, #0]
 800f332:	3301      	adds	r3, #1
 800f334:	4a0d      	ldr	r2, [pc, #52]	; (800f36c <vPortEnterCritical+0x58>)
 800f336:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f338:	4b0c      	ldr	r3, [pc, #48]	; (800f36c <vPortEnterCritical+0x58>)
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	2b01      	cmp	r3, #1
 800f33e:	d10f      	bne.n	800f360 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f340:	4b0b      	ldr	r3, [pc, #44]	; (800f370 <vPortEnterCritical+0x5c>)
 800f342:	681b      	ldr	r3, [r3, #0]
 800f344:	b2db      	uxtb	r3, r3
 800f346:	2b00      	cmp	r3, #0
 800f348:	d00a      	beq.n	800f360 <vPortEnterCritical+0x4c>
	__asm volatile
 800f34a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f34e:	f383 8811 	msr	BASEPRI, r3
 800f352:	f3bf 8f6f 	isb	sy
 800f356:	f3bf 8f4f 	dsb	sy
 800f35a:	603b      	str	r3, [r7, #0]
}
 800f35c:	bf00      	nop
 800f35e:	e7fe      	b.n	800f35e <vPortEnterCritical+0x4a>
	}
}
 800f360:	bf00      	nop
 800f362:	370c      	adds	r7, #12
 800f364:	46bd      	mov	sp, r7
 800f366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f36a:	4770      	bx	lr
 800f36c:	20000034 	.word	0x20000034
 800f370:	e000ed04 	.word	0xe000ed04

0800f374 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f374:	b480      	push	{r7}
 800f376:	b083      	sub	sp, #12
 800f378:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f37a:	4b12      	ldr	r3, [pc, #72]	; (800f3c4 <vPortExitCritical+0x50>)
 800f37c:	681b      	ldr	r3, [r3, #0]
 800f37e:	2b00      	cmp	r3, #0
 800f380:	d10a      	bne.n	800f398 <vPortExitCritical+0x24>
	__asm volatile
 800f382:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f386:	f383 8811 	msr	BASEPRI, r3
 800f38a:	f3bf 8f6f 	isb	sy
 800f38e:	f3bf 8f4f 	dsb	sy
 800f392:	607b      	str	r3, [r7, #4]
}
 800f394:	bf00      	nop
 800f396:	e7fe      	b.n	800f396 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f398:	4b0a      	ldr	r3, [pc, #40]	; (800f3c4 <vPortExitCritical+0x50>)
 800f39a:	681b      	ldr	r3, [r3, #0]
 800f39c:	3b01      	subs	r3, #1
 800f39e:	4a09      	ldr	r2, [pc, #36]	; (800f3c4 <vPortExitCritical+0x50>)
 800f3a0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f3a2:	4b08      	ldr	r3, [pc, #32]	; (800f3c4 <vPortExitCritical+0x50>)
 800f3a4:	681b      	ldr	r3, [r3, #0]
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d105      	bne.n	800f3b6 <vPortExitCritical+0x42>
 800f3aa:	2300      	movs	r3, #0
 800f3ac:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f3ae:	683b      	ldr	r3, [r7, #0]
 800f3b0:	f383 8811 	msr	BASEPRI, r3
}
 800f3b4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f3b6:	bf00      	nop
 800f3b8:	370c      	adds	r7, #12
 800f3ba:	46bd      	mov	sp, r7
 800f3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3c0:	4770      	bx	lr
 800f3c2:	bf00      	nop
 800f3c4:	20000034 	.word	0x20000034
	...

0800f3d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f3d0:	f3ef 8009 	mrs	r0, PSP
 800f3d4:	f3bf 8f6f 	isb	sy
 800f3d8:	4b15      	ldr	r3, [pc, #84]	; (800f430 <pxCurrentTCBConst>)
 800f3da:	681a      	ldr	r2, [r3, #0]
 800f3dc:	f01e 0f10 	tst.w	lr, #16
 800f3e0:	bf08      	it	eq
 800f3e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f3e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3ea:	6010      	str	r0, [r2, #0]
 800f3ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f3f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800f3f4:	f380 8811 	msr	BASEPRI, r0
 800f3f8:	f3bf 8f4f 	dsb	sy
 800f3fc:	f3bf 8f6f 	isb	sy
 800f400:	f7fe ffea 	bl	800e3d8 <vTaskSwitchContext>
 800f404:	f04f 0000 	mov.w	r0, #0
 800f408:	f380 8811 	msr	BASEPRI, r0
 800f40c:	bc09      	pop	{r0, r3}
 800f40e:	6819      	ldr	r1, [r3, #0]
 800f410:	6808      	ldr	r0, [r1, #0]
 800f412:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f416:	f01e 0f10 	tst.w	lr, #16
 800f41a:	bf08      	it	eq
 800f41c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f420:	f380 8809 	msr	PSP, r0
 800f424:	f3bf 8f6f 	isb	sy
 800f428:	4770      	bx	lr
 800f42a:	bf00      	nop
 800f42c:	f3af 8000 	nop.w

0800f430 <pxCurrentTCBConst>:
 800f430:	20023594 	.word	0x20023594
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f434:	bf00      	nop
 800f436:	bf00      	nop

0800f438 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f438:	b580      	push	{r7, lr}
 800f43a:	b082      	sub	sp, #8
 800f43c:	af00      	add	r7, sp, #0
	__asm volatile
 800f43e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f442:	f383 8811 	msr	BASEPRI, r3
 800f446:	f3bf 8f6f 	isb	sy
 800f44a:	f3bf 8f4f 	dsb	sy
 800f44e:	607b      	str	r3, [r7, #4]
}
 800f450:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f452:	f7fe ff09 	bl	800e268 <xTaskIncrementTick>
 800f456:	4603      	mov	r3, r0
 800f458:	2b00      	cmp	r3, #0
 800f45a:	d003      	beq.n	800f464 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f45c:	4b06      	ldr	r3, [pc, #24]	; (800f478 <SysTick_Handler+0x40>)
 800f45e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f462:	601a      	str	r2, [r3, #0]
 800f464:	2300      	movs	r3, #0
 800f466:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f468:	683b      	ldr	r3, [r7, #0]
 800f46a:	f383 8811 	msr	BASEPRI, r3
}
 800f46e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f470:	bf00      	nop
 800f472:	3708      	adds	r7, #8
 800f474:	46bd      	mov	sp, r7
 800f476:	bd80      	pop	{r7, pc}
 800f478:	e000ed04 	.word	0xe000ed04

0800f47c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f47c:	b480      	push	{r7}
 800f47e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f480:	4b0b      	ldr	r3, [pc, #44]	; (800f4b0 <vPortSetupTimerInterrupt+0x34>)
 800f482:	2200      	movs	r2, #0
 800f484:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f486:	4b0b      	ldr	r3, [pc, #44]	; (800f4b4 <vPortSetupTimerInterrupt+0x38>)
 800f488:	2200      	movs	r2, #0
 800f48a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f48c:	4b0a      	ldr	r3, [pc, #40]	; (800f4b8 <vPortSetupTimerInterrupt+0x3c>)
 800f48e:	681b      	ldr	r3, [r3, #0]
 800f490:	4a0a      	ldr	r2, [pc, #40]	; (800f4bc <vPortSetupTimerInterrupt+0x40>)
 800f492:	fba2 2303 	umull	r2, r3, r2, r3
 800f496:	099b      	lsrs	r3, r3, #6
 800f498:	4a09      	ldr	r2, [pc, #36]	; (800f4c0 <vPortSetupTimerInterrupt+0x44>)
 800f49a:	3b01      	subs	r3, #1
 800f49c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f49e:	4b04      	ldr	r3, [pc, #16]	; (800f4b0 <vPortSetupTimerInterrupt+0x34>)
 800f4a0:	2207      	movs	r2, #7
 800f4a2:	601a      	str	r2, [r3, #0]
}
 800f4a4:	bf00      	nop
 800f4a6:	46bd      	mov	sp, r7
 800f4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ac:	4770      	bx	lr
 800f4ae:	bf00      	nop
 800f4b0:	e000e010 	.word	0xe000e010
 800f4b4:	e000e018 	.word	0xe000e018
 800f4b8:	20000028 	.word	0x20000028
 800f4bc:	10624dd3 	.word	0x10624dd3
 800f4c0:	e000e014 	.word	0xe000e014

0800f4c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f4c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800f4d4 <vPortEnableVFP+0x10>
 800f4c8:	6801      	ldr	r1, [r0, #0]
 800f4ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800f4ce:	6001      	str	r1, [r0, #0]
 800f4d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f4d2:	bf00      	nop
 800f4d4:	e000ed88 	.word	0xe000ed88

0800f4d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f4d8:	b480      	push	{r7}
 800f4da:	b085      	sub	sp, #20
 800f4dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f4de:	f3ef 8305 	mrs	r3, IPSR
 800f4e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f4e4:	68fb      	ldr	r3, [r7, #12]
 800f4e6:	2b0f      	cmp	r3, #15
 800f4e8:	d914      	bls.n	800f514 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f4ea:	4a17      	ldr	r2, [pc, #92]	; (800f548 <vPortValidateInterruptPriority+0x70>)
 800f4ec:	68fb      	ldr	r3, [r7, #12]
 800f4ee:	4413      	add	r3, r2
 800f4f0:	781b      	ldrb	r3, [r3, #0]
 800f4f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f4f4:	4b15      	ldr	r3, [pc, #84]	; (800f54c <vPortValidateInterruptPriority+0x74>)
 800f4f6:	781b      	ldrb	r3, [r3, #0]
 800f4f8:	7afa      	ldrb	r2, [r7, #11]
 800f4fa:	429a      	cmp	r2, r3
 800f4fc:	d20a      	bcs.n	800f514 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800f4fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f502:	f383 8811 	msr	BASEPRI, r3
 800f506:	f3bf 8f6f 	isb	sy
 800f50a:	f3bf 8f4f 	dsb	sy
 800f50e:	607b      	str	r3, [r7, #4]
}
 800f510:	bf00      	nop
 800f512:	e7fe      	b.n	800f512 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f514:	4b0e      	ldr	r3, [pc, #56]	; (800f550 <vPortValidateInterruptPriority+0x78>)
 800f516:	681b      	ldr	r3, [r3, #0]
 800f518:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800f51c:	4b0d      	ldr	r3, [pc, #52]	; (800f554 <vPortValidateInterruptPriority+0x7c>)
 800f51e:	681b      	ldr	r3, [r3, #0]
 800f520:	429a      	cmp	r2, r3
 800f522:	d90a      	bls.n	800f53a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800f524:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f528:	f383 8811 	msr	BASEPRI, r3
 800f52c:	f3bf 8f6f 	isb	sy
 800f530:	f3bf 8f4f 	dsb	sy
 800f534:	603b      	str	r3, [r7, #0]
}
 800f536:	bf00      	nop
 800f538:	e7fe      	b.n	800f538 <vPortValidateInterruptPriority+0x60>
	}
 800f53a:	bf00      	nop
 800f53c:	3714      	adds	r7, #20
 800f53e:	46bd      	mov	sp, r7
 800f540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f544:	4770      	bx	lr
 800f546:	bf00      	nop
 800f548:	e000e3f0 	.word	0xe000e3f0
 800f54c:	200237bc 	.word	0x200237bc
 800f550:	e000ed0c 	.word	0xe000ed0c
 800f554:	200237c0 	.word	0x200237c0

0800f558 <malloc>:
 800f558:	4b02      	ldr	r3, [pc, #8]	; (800f564 <malloc+0xc>)
 800f55a:	4601      	mov	r1, r0
 800f55c:	6818      	ldr	r0, [r3, #0]
 800f55e:	f000 b82b 	b.w	800f5b8 <_malloc_r>
 800f562:	bf00      	nop
 800f564:	20000090 	.word	0x20000090

0800f568 <free>:
 800f568:	4b02      	ldr	r3, [pc, #8]	; (800f574 <free+0xc>)
 800f56a:	4601      	mov	r1, r0
 800f56c:	6818      	ldr	r0, [r3, #0]
 800f56e:	f001 be35 	b.w	80111dc <_free_r>
 800f572:	bf00      	nop
 800f574:	20000090 	.word	0x20000090

0800f578 <sbrk_aligned>:
 800f578:	b570      	push	{r4, r5, r6, lr}
 800f57a:	4e0e      	ldr	r6, [pc, #56]	; (800f5b4 <sbrk_aligned+0x3c>)
 800f57c:	460c      	mov	r4, r1
 800f57e:	6831      	ldr	r1, [r6, #0]
 800f580:	4605      	mov	r5, r0
 800f582:	b911      	cbnz	r1, 800f58a <sbrk_aligned+0x12>
 800f584:	f000 ff52 	bl	801042c <_sbrk_r>
 800f588:	6030      	str	r0, [r6, #0]
 800f58a:	4621      	mov	r1, r4
 800f58c:	4628      	mov	r0, r5
 800f58e:	f000 ff4d 	bl	801042c <_sbrk_r>
 800f592:	1c43      	adds	r3, r0, #1
 800f594:	d00a      	beq.n	800f5ac <sbrk_aligned+0x34>
 800f596:	1cc4      	adds	r4, r0, #3
 800f598:	f024 0403 	bic.w	r4, r4, #3
 800f59c:	42a0      	cmp	r0, r4
 800f59e:	d007      	beq.n	800f5b0 <sbrk_aligned+0x38>
 800f5a0:	1a21      	subs	r1, r4, r0
 800f5a2:	4628      	mov	r0, r5
 800f5a4:	f000 ff42 	bl	801042c <_sbrk_r>
 800f5a8:	3001      	adds	r0, #1
 800f5aa:	d101      	bne.n	800f5b0 <sbrk_aligned+0x38>
 800f5ac:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800f5b0:	4620      	mov	r0, r4
 800f5b2:	bd70      	pop	{r4, r5, r6, pc}
 800f5b4:	200237c8 	.word	0x200237c8

0800f5b8 <_malloc_r>:
 800f5b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f5bc:	1ccd      	adds	r5, r1, #3
 800f5be:	f025 0503 	bic.w	r5, r5, #3
 800f5c2:	3508      	adds	r5, #8
 800f5c4:	2d0c      	cmp	r5, #12
 800f5c6:	bf38      	it	cc
 800f5c8:	250c      	movcc	r5, #12
 800f5ca:	2d00      	cmp	r5, #0
 800f5cc:	4607      	mov	r7, r0
 800f5ce:	db01      	blt.n	800f5d4 <_malloc_r+0x1c>
 800f5d0:	42a9      	cmp	r1, r5
 800f5d2:	d905      	bls.n	800f5e0 <_malloc_r+0x28>
 800f5d4:	230c      	movs	r3, #12
 800f5d6:	603b      	str	r3, [r7, #0]
 800f5d8:	2600      	movs	r6, #0
 800f5da:	4630      	mov	r0, r6
 800f5dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f5e0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800f6b4 <_malloc_r+0xfc>
 800f5e4:	f000 f868 	bl	800f6b8 <__malloc_lock>
 800f5e8:	f8d8 3000 	ldr.w	r3, [r8]
 800f5ec:	461c      	mov	r4, r3
 800f5ee:	bb5c      	cbnz	r4, 800f648 <_malloc_r+0x90>
 800f5f0:	4629      	mov	r1, r5
 800f5f2:	4638      	mov	r0, r7
 800f5f4:	f7ff ffc0 	bl	800f578 <sbrk_aligned>
 800f5f8:	1c43      	adds	r3, r0, #1
 800f5fa:	4604      	mov	r4, r0
 800f5fc:	d155      	bne.n	800f6aa <_malloc_r+0xf2>
 800f5fe:	f8d8 4000 	ldr.w	r4, [r8]
 800f602:	4626      	mov	r6, r4
 800f604:	2e00      	cmp	r6, #0
 800f606:	d145      	bne.n	800f694 <_malloc_r+0xdc>
 800f608:	2c00      	cmp	r4, #0
 800f60a:	d048      	beq.n	800f69e <_malloc_r+0xe6>
 800f60c:	6823      	ldr	r3, [r4, #0]
 800f60e:	4631      	mov	r1, r6
 800f610:	4638      	mov	r0, r7
 800f612:	eb04 0903 	add.w	r9, r4, r3
 800f616:	f000 ff09 	bl	801042c <_sbrk_r>
 800f61a:	4581      	cmp	r9, r0
 800f61c:	d13f      	bne.n	800f69e <_malloc_r+0xe6>
 800f61e:	6821      	ldr	r1, [r4, #0]
 800f620:	1a6d      	subs	r5, r5, r1
 800f622:	4629      	mov	r1, r5
 800f624:	4638      	mov	r0, r7
 800f626:	f7ff ffa7 	bl	800f578 <sbrk_aligned>
 800f62a:	3001      	adds	r0, #1
 800f62c:	d037      	beq.n	800f69e <_malloc_r+0xe6>
 800f62e:	6823      	ldr	r3, [r4, #0]
 800f630:	442b      	add	r3, r5
 800f632:	6023      	str	r3, [r4, #0]
 800f634:	f8d8 3000 	ldr.w	r3, [r8]
 800f638:	2b00      	cmp	r3, #0
 800f63a:	d038      	beq.n	800f6ae <_malloc_r+0xf6>
 800f63c:	685a      	ldr	r2, [r3, #4]
 800f63e:	42a2      	cmp	r2, r4
 800f640:	d12b      	bne.n	800f69a <_malloc_r+0xe2>
 800f642:	2200      	movs	r2, #0
 800f644:	605a      	str	r2, [r3, #4]
 800f646:	e00f      	b.n	800f668 <_malloc_r+0xb0>
 800f648:	6822      	ldr	r2, [r4, #0]
 800f64a:	1b52      	subs	r2, r2, r5
 800f64c:	d41f      	bmi.n	800f68e <_malloc_r+0xd6>
 800f64e:	2a0b      	cmp	r2, #11
 800f650:	d917      	bls.n	800f682 <_malloc_r+0xca>
 800f652:	1961      	adds	r1, r4, r5
 800f654:	42a3      	cmp	r3, r4
 800f656:	6025      	str	r5, [r4, #0]
 800f658:	bf18      	it	ne
 800f65a:	6059      	strne	r1, [r3, #4]
 800f65c:	6863      	ldr	r3, [r4, #4]
 800f65e:	bf08      	it	eq
 800f660:	f8c8 1000 	streq.w	r1, [r8]
 800f664:	5162      	str	r2, [r4, r5]
 800f666:	604b      	str	r3, [r1, #4]
 800f668:	4638      	mov	r0, r7
 800f66a:	f104 060b 	add.w	r6, r4, #11
 800f66e:	f000 f829 	bl	800f6c4 <__malloc_unlock>
 800f672:	f026 0607 	bic.w	r6, r6, #7
 800f676:	1d23      	adds	r3, r4, #4
 800f678:	1af2      	subs	r2, r6, r3
 800f67a:	d0ae      	beq.n	800f5da <_malloc_r+0x22>
 800f67c:	1b9b      	subs	r3, r3, r6
 800f67e:	50a3      	str	r3, [r4, r2]
 800f680:	e7ab      	b.n	800f5da <_malloc_r+0x22>
 800f682:	42a3      	cmp	r3, r4
 800f684:	6862      	ldr	r2, [r4, #4]
 800f686:	d1dd      	bne.n	800f644 <_malloc_r+0x8c>
 800f688:	f8c8 2000 	str.w	r2, [r8]
 800f68c:	e7ec      	b.n	800f668 <_malloc_r+0xb0>
 800f68e:	4623      	mov	r3, r4
 800f690:	6864      	ldr	r4, [r4, #4]
 800f692:	e7ac      	b.n	800f5ee <_malloc_r+0x36>
 800f694:	4634      	mov	r4, r6
 800f696:	6876      	ldr	r6, [r6, #4]
 800f698:	e7b4      	b.n	800f604 <_malloc_r+0x4c>
 800f69a:	4613      	mov	r3, r2
 800f69c:	e7cc      	b.n	800f638 <_malloc_r+0x80>
 800f69e:	230c      	movs	r3, #12
 800f6a0:	603b      	str	r3, [r7, #0]
 800f6a2:	4638      	mov	r0, r7
 800f6a4:	f000 f80e 	bl	800f6c4 <__malloc_unlock>
 800f6a8:	e797      	b.n	800f5da <_malloc_r+0x22>
 800f6aa:	6025      	str	r5, [r4, #0]
 800f6ac:	e7dc      	b.n	800f668 <_malloc_r+0xb0>
 800f6ae:	605b      	str	r3, [r3, #4]
 800f6b0:	deff      	udf	#255	; 0xff
 800f6b2:	bf00      	nop
 800f6b4:	200237c4 	.word	0x200237c4

0800f6b8 <__malloc_lock>:
 800f6b8:	4801      	ldr	r0, [pc, #4]	; (800f6c0 <__malloc_lock+0x8>)
 800f6ba:	f000 bf04 	b.w	80104c6 <__retarget_lock_acquire_recursive>
 800f6be:	bf00      	nop
 800f6c0:	2002390c 	.word	0x2002390c

0800f6c4 <__malloc_unlock>:
 800f6c4:	4801      	ldr	r0, [pc, #4]	; (800f6cc <__malloc_unlock+0x8>)
 800f6c6:	f000 beff 	b.w	80104c8 <__retarget_lock_release_recursive>
 800f6ca:	bf00      	nop
 800f6cc:	2002390c 	.word	0x2002390c

0800f6d0 <__cvt>:
 800f6d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f6d4:	ec55 4b10 	vmov	r4, r5, d0
 800f6d8:	2d00      	cmp	r5, #0
 800f6da:	460e      	mov	r6, r1
 800f6dc:	4619      	mov	r1, r3
 800f6de:	462b      	mov	r3, r5
 800f6e0:	bfbb      	ittet	lt
 800f6e2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800f6e6:	461d      	movlt	r5, r3
 800f6e8:	2300      	movge	r3, #0
 800f6ea:	232d      	movlt	r3, #45	; 0x2d
 800f6ec:	700b      	strb	r3, [r1, #0]
 800f6ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f6f0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800f6f4:	4691      	mov	r9, r2
 800f6f6:	f023 0820 	bic.w	r8, r3, #32
 800f6fa:	bfbc      	itt	lt
 800f6fc:	4622      	movlt	r2, r4
 800f6fe:	4614      	movlt	r4, r2
 800f700:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800f704:	d005      	beq.n	800f712 <__cvt+0x42>
 800f706:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800f70a:	d100      	bne.n	800f70e <__cvt+0x3e>
 800f70c:	3601      	adds	r6, #1
 800f70e:	2102      	movs	r1, #2
 800f710:	e000      	b.n	800f714 <__cvt+0x44>
 800f712:	2103      	movs	r1, #3
 800f714:	ab03      	add	r3, sp, #12
 800f716:	9301      	str	r3, [sp, #4]
 800f718:	ab02      	add	r3, sp, #8
 800f71a:	9300      	str	r3, [sp, #0]
 800f71c:	ec45 4b10 	vmov	d0, r4, r5
 800f720:	4653      	mov	r3, sl
 800f722:	4632      	mov	r2, r6
 800f724:	f000 ff68 	bl	80105f8 <_dtoa_r>
 800f728:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800f72c:	4607      	mov	r7, r0
 800f72e:	d102      	bne.n	800f736 <__cvt+0x66>
 800f730:	f019 0f01 	tst.w	r9, #1
 800f734:	d022      	beq.n	800f77c <__cvt+0xac>
 800f736:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800f73a:	eb07 0906 	add.w	r9, r7, r6
 800f73e:	d110      	bne.n	800f762 <__cvt+0x92>
 800f740:	783b      	ldrb	r3, [r7, #0]
 800f742:	2b30      	cmp	r3, #48	; 0x30
 800f744:	d10a      	bne.n	800f75c <__cvt+0x8c>
 800f746:	2200      	movs	r2, #0
 800f748:	2300      	movs	r3, #0
 800f74a:	4620      	mov	r0, r4
 800f74c:	4629      	mov	r1, r5
 800f74e:	f7f1 f9c3 	bl	8000ad8 <__aeabi_dcmpeq>
 800f752:	b918      	cbnz	r0, 800f75c <__cvt+0x8c>
 800f754:	f1c6 0601 	rsb	r6, r6, #1
 800f758:	f8ca 6000 	str.w	r6, [sl]
 800f75c:	f8da 3000 	ldr.w	r3, [sl]
 800f760:	4499      	add	r9, r3
 800f762:	2200      	movs	r2, #0
 800f764:	2300      	movs	r3, #0
 800f766:	4620      	mov	r0, r4
 800f768:	4629      	mov	r1, r5
 800f76a:	f7f1 f9b5 	bl	8000ad8 <__aeabi_dcmpeq>
 800f76e:	b108      	cbz	r0, 800f774 <__cvt+0xa4>
 800f770:	f8cd 900c 	str.w	r9, [sp, #12]
 800f774:	2230      	movs	r2, #48	; 0x30
 800f776:	9b03      	ldr	r3, [sp, #12]
 800f778:	454b      	cmp	r3, r9
 800f77a:	d307      	bcc.n	800f78c <__cvt+0xbc>
 800f77c:	9b03      	ldr	r3, [sp, #12]
 800f77e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f780:	1bdb      	subs	r3, r3, r7
 800f782:	4638      	mov	r0, r7
 800f784:	6013      	str	r3, [r2, #0]
 800f786:	b004      	add	sp, #16
 800f788:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f78c:	1c59      	adds	r1, r3, #1
 800f78e:	9103      	str	r1, [sp, #12]
 800f790:	701a      	strb	r2, [r3, #0]
 800f792:	e7f0      	b.n	800f776 <__cvt+0xa6>

0800f794 <__exponent>:
 800f794:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f796:	4603      	mov	r3, r0
 800f798:	2900      	cmp	r1, #0
 800f79a:	bfb8      	it	lt
 800f79c:	4249      	neglt	r1, r1
 800f79e:	f803 2b02 	strb.w	r2, [r3], #2
 800f7a2:	bfb4      	ite	lt
 800f7a4:	222d      	movlt	r2, #45	; 0x2d
 800f7a6:	222b      	movge	r2, #43	; 0x2b
 800f7a8:	2909      	cmp	r1, #9
 800f7aa:	7042      	strb	r2, [r0, #1]
 800f7ac:	dd2a      	ble.n	800f804 <__exponent+0x70>
 800f7ae:	f10d 0207 	add.w	r2, sp, #7
 800f7b2:	4617      	mov	r7, r2
 800f7b4:	260a      	movs	r6, #10
 800f7b6:	4694      	mov	ip, r2
 800f7b8:	fb91 f5f6 	sdiv	r5, r1, r6
 800f7bc:	fb06 1415 	mls	r4, r6, r5, r1
 800f7c0:	3430      	adds	r4, #48	; 0x30
 800f7c2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800f7c6:	460c      	mov	r4, r1
 800f7c8:	2c63      	cmp	r4, #99	; 0x63
 800f7ca:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 800f7ce:	4629      	mov	r1, r5
 800f7d0:	dcf1      	bgt.n	800f7b6 <__exponent+0x22>
 800f7d2:	3130      	adds	r1, #48	; 0x30
 800f7d4:	f1ac 0402 	sub.w	r4, ip, #2
 800f7d8:	f802 1c01 	strb.w	r1, [r2, #-1]
 800f7dc:	1c41      	adds	r1, r0, #1
 800f7de:	4622      	mov	r2, r4
 800f7e0:	42ba      	cmp	r2, r7
 800f7e2:	d30a      	bcc.n	800f7fa <__exponent+0x66>
 800f7e4:	f10d 0209 	add.w	r2, sp, #9
 800f7e8:	eba2 020c 	sub.w	r2, r2, ip
 800f7ec:	42bc      	cmp	r4, r7
 800f7ee:	bf88      	it	hi
 800f7f0:	2200      	movhi	r2, #0
 800f7f2:	4413      	add	r3, r2
 800f7f4:	1a18      	subs	r0, r3, r0
 800f7f6:	b003      	add	sp, #12
 800f7f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f7fa:	f812 5b01 	ldrb.w	r5, [r2], #1
 800f7fe:	f801 5f01 	strb.w	r5, [r1, #1]!
 800f802:	e7ed      	b.n	800f7e0 <__exponent+0x4c>
 800f804:	2330      	movs	r3, #48	; 0x30
 800f806:	3130      	adds	r1, #48	; 0x30
 800f808:	7083      	strb	r3, [r0, #2]
 800f80a:	70c1      	strb	r1, [r0, #3]
 800f80c:	1d03      	adds	r3, r0, #4
 800f80e:	e7f1      	b.n	800f7f4 <__exponent+0x60>

0800f810 <_printf_float>:
 800f810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f814:	ed2d 8b02 	vpush	{d8}
 800f818:	b08d      	sub	sp, #52	; 0x34
 800f81a:	460c      	mov	r4, r1
 800f81c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800f820:	4616      	mov	r6, r2
 800f822:	461f      	mov	r7, r3
 800f824:	4605      	mov	r5, r0
 800f826:	f000 fdc9 	bl	80103bc <_localeconv_r>
 800f82a:	f8d0 a000 	ldr.w	sl, [r0]
 800f82e:	4650      	mov	r0, sl
 800f830:	f7f0 fd26 	bl	8000280 <strlen>
 800f834:	2300      	movs	r3, #0
 800f836:	930a      	str	r3, [sp, #40]	; 0x28
 800f838:	6823      	ldr	r3, [r4, #0]
 800f83a:	9305      	str	r3, [sp, #20]
 800f83c:	f8d8 3000 	ldr.w	r3, [r8]
 800f840:	f894 b018 	ldrb.w	fp, [r4, #24]
 800f844:	3307      	adds	r3, #7
 800f846:	f023 0307 	bic.w	r3, r3, #7
 800f84a:	f103 0208 	add.w	r2, r3, #8
 800f84e:	f8c8 2000 	str.w	r2, [r8]
 800f852:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f856:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800f85a:	9307      	str	r3, [sp, #28]
 800f85c:	f8cd 8018 	str.w	r8, [sp, #24]
 800f860:	ee08 0a10 	vmov	s16, r0
 800f864:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800f868:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f86c:	4b9e      	ldr	r3, [pc, #632]	; (800fae8 <_printf_float+0x2d8>)
 800f86e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f872:	f7f1 f963 	bl	8000b3c <__aeabi_dcmpun>
 800f876:	bb88      	cbnz	r0, 800f8dc <_printf_float+0xcc>
 800f878:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f87c:	4b9a      	ldr	r3, [pc, #616]	; (800fae8 <_printf_float+0x2d8>)
 800f87e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f882:	f7f1 f93d 	bl	8000b00 <__aeabi_dcmple>
 800f886:	bb48      	cbnz	r0, 800f8dc <_printf_float+0xcc>
 800f888:	2200      	movs	r2, #0
 800f88a:	2300      	movs	r3, #0
 800f88c:	4640      	mov	r0, r8
 800f88e:	4649      	mov	r1, r9
 800f890:	f7f1 f92c 	bl	8000aec <__aeabi_dcmplt>
 800f894:	b110      	cbz	r0, 800f89c <_printf_float+0x8c>
 800f896:	232d      	movs	r3, #45	; 0x2d
 800f898:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f89c:	4a93      	ldr	r2, [pc, #588]	; (800faec <_printf_float+0x2dc>)
 800f89e:	4b94      	ldr	r3, [pc, #592]	; (800faf0 <_printf_float+0x2e0>)
 800f8a0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800f8a4:	bf94      	ite	ls
 800f8a6:	4690      	movls	r8, r2
 800f8a8:	4698      	movhi	r8, r3
 800f8aa:	2303      	movs	r3, #3
 800f8ac:	6123      	str	r3, [r4, #16]
 800f8ae:	9b05      	ldr	r3, [sp, #20]
 800f8b0:	f023 0304 	bic.w	r3, r3, #4
 800f8b4:	6023      	str	r3, [r4, #0]
 800f8b6:	f04f 0900 	mov.w	r9, #0
 800f8ba:	9700      	str	r7, [sp, #0]
 800f8bc:	4633      	mov	r3, r6
 800f8be:	aa0b      	add	r2, sp, #44	; 0x2c
 800f8c0:	4621      	mov	r1, r4
 800f8c2:	4628      	mov	r0, r5
 800f8c4:	f000 f9da 	bl	800fc7c <_printf_common>
 800f8c8:	3001      	adds	r0, #1
 800f8ca:	f040 8090 	bne.w	800f9ee <_printf_float+0x1de>
 800f8ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f8d2:	b00d      	add	sp, #52	; 0x34
 800f8d4:	ecbd 8b02 	vpop	{d8}
 800f8d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8dc:	4642      	mov	r2, r8
 800f8de:	464b      	mov	r3, r9
 800f8e0:	4640      	mov	r0, r8
 800f8e2:	4649      	mov	r1, r9
 800f8e4:	f7f1 f92a 	bl	8000b3c <__aeabi_dcmpun>
 800f8e8:	b140      	cbz	r0, 800f8fc <_printf_float+0xec>
 800f8ea:	464b      	mov	r3, r9
 800f8ec:	2b00      	cmp	r3, #0
 800f8ee:	bfbc      	itt	lt
 800f8f0:	232d      	movlt	r3, #45	; 0x2d
 800f8f2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800f8f6:	4a7f      	ldr	r2, [pc, #508]	; (800faf4 <_printf_float+0x2e4>)
 800f8f8:	4b7f      	ldr	r3, [pc, #508]	; (800faf8 <_printf_float+0x2e8>)
 800f8fa:	e7d1      	b.n	800f8a0 <_printf_float+0x90>
 800f8fc:	6863      	ldr	r3, [r4, #4]
 800f8fe:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800f902:	9206      	str	r2, [sp, #24]
 800f904:	1c5a      	adds	r2, r3, #1
 800f906:	d13f      	bne.n	800f988 <_printf_float+0x178>
 800f908:	2306      	movs	r3, #6
 800f90a:	6063      	str	r3, [r4, #4]
 800f90c:	9b05      	ldr	r3, [sp, #20]
 800f90e:	6861      	ldr	r1, [r4, #4]
 800f910:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800f914:	2300      	movs	r3, #0
 800f916:	9303      	str	r3, [sp, #12]
 800f918:	ab0a      	add	r3, sp, #40	; 0x28
 800f91a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800f91e:	ab09      	add	r3, sp, #36	; 0x24
 800f920:	ec49 8b10 	vmov	d0, r8, r9
 800f924:	9300      	str	r3, [sp, #0]
 800f926:	6022      	str	r2, [r4, #0]
 800f928:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f92c:	4628      	mov	r0, r5
 800f92e:	f7ff fecf 	bl	800f6d0 <__cvt>
 800f932:	9b06      	ldr	r3, [sp, #24]
 800f934:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f936:	2b47      	cmp	r3, #71	; 0x47
 800f938:	4680      	mov	r8, r0
 800f93a:	d108      	bne.n	800f94e <_printf_float+0x13e>
 800f93c:	1cc8      	adds	r0, r1, #3
 800f93e:	db02      	blt.n	800f946 <_printf_float+0x136>
 800f940:	6863      	ldr	r3, [r4, #4]
 800f942:	4299      	cmp	r1, r3
 800f944:	dd41      	ble.n	800f9ca <_printf_float+0x1ba>
 800f946:	f1ab 0302 	sub.w	r3, fp, #2
 800f94a:	fa5f fb83 	uxtb.w	fp, r3
 800f94e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f952:	d820      	bhi.n	800f996 <_printf_float+0x186>
 800f954:	3901      	subs	r1, #1
 800f956:	465a      	mov	r2, fp
 800f958:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800f95c:	9109      	str	r1, [sp, #36]	; 0x24
 800f95e:	f7ff ff19 	bl	800f794 <__exponent>
 800f962:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f964:	1813      	adds	r3, r2, r0
 800f966:	2a01      	cmp	r2, #1
 800f968:	4681      	mov	r9, r0
 800f96a:	6123      	str	r3, [r4, #16]
 800f96c:	dc02      	bgt.n	800f974 <_printf_float+0x164>
 800f96e:	6822      	ldr	r2, [r4, #0]
 800f970:	07d2      	lsls	r2, r2, #31
 800f972:	d501      	bpl.n	800f978 <_printf_float+0x168>
 800f974:	3301      	adds	r3, #1
 800f976:	6123      	str	r3, [r4, #16]
 800f978:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800f97c:	2b00      	cmp	r3, #0
 800f97e:	d09c      	beq.n	800f8ba <_printf_float+0xaa>
 800f980:	232d      	movs	r3, #45	; 0x2d
 800f982:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f986:	e798      	b.n	800f8ba <_printf_float+0xaa>
 800f988:	9a06      	ldr	r2, [sp, #24]
 800f98a:	2a47      	cmp	r2, #71	; 0x47
 800f98c:	d1be      	bne.n	800f90c <_printf_float+0xfc>
 800f98e:	2b00      	cmp	r3, #0
 800f990:	d1bc      	bne.n	800f90c <_printf_float+0xfc>
 800f992:	2301      	movs	r3, #1
 800f994:	e7b9      	b.n	800f90a <_printf_float+0xfa>
 800f996:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800f99a:	d118      	bne.n	800f9ce <_printf_float+0x1be>
 800f99c:	2900      	cmp	r1, #0
 800f99e:	6863      	ldr	r3, [r4, #4]
 800f9a0:	dd0b      	ble.n	800f9ba <_printf_float+0x1aa>
 800f9a2:	6121      	str	r1, [r4, #16]
 800f9a4:	b913      	cbnz	r3, 800f9ac <_printf_float+0x19c>
 800f9a6:	6822      	ldr	r2, [r4, #0]
 800f9a8:	07d0      	lsls	r0, r2, #31
 800f9aa:	d502      	bpl.n	800f9b2 <_printf_float+0x1a2>
 800f9ac:	3301      	adds	r3, #1
 800f9ae:	440b      	add	r3, r1
 800f9b0:	6123      	str	r3, [r4, #16]
 800f9b2:	65a1      	str	r1, [r4, #88]	; 0x58
 800f9b4:	f04f 0900 	mov.w	r9, #0
 800f9b8:	e7de      	b.n	800f978 <_printf_float+0x168>
 800f9ba:	b913      	cbnz	r3, 800f9c2 <_printf_float+0x1b2>
 800f9bc:	6822      	ldr	r2, [r4, #0]
 800f9be:	07d2      	lsls	r2, r2, #31
 800f9c0:	d501      	bpl.n	800f9c6 <_printf_float+0x1b6>
 800f9c2:	3302      	adds	r3, #2
 800f9c4:	e7f4      	b.n	800f9b0 <_printf_float+0x1a0>
 800f9c6:	2301      	movs	r3, #1
 800f9c8:	e7f2      	b.n	800f9b0 <_printf_float+0x1a0>
 800f9ca:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800f9ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f9d0:	4299      	cmp	r1, r3
 800f9d2:	db05      	blt.n	800f9e0 <_printf_float+0x1d0>
 800f9d4:	6823      	ldr	r3, [r4, #0]
 800f9d6:	6121      	str	r1, [r4, #16]
 800f9d8:	07d8      	lsls	r0, r3, #31
 800f9da:	d5ea      	bpl.n	800f9b2 <_printf_float+0x1a2>
 800f9dc:	1c4b      	adds	r3, r1, #1
 800f9de:	e7e7      	b.n	800f9b0 <_printf_float+0x1a0>
 800f9e0:	2900      	cmp	r1, #0
 800f9e2:	bfd4      	ite	le
 800f9e4:	f1c1 0202 	rsble	r2, r1, #2
 800f9e8:	2201      	movgt	r2, #1
 800f9ea:	4413      	add	r3, r2
 800f9ec:	e7e0      	b.n	800f9b0 <_printf_float+0x1a0>
 800f9ee:	6823      	ldr	r3, [r4, #0]
 800f9f0:	055a      	lsls	r2, r3, #21
 800f9f2:	d407      	bmi.n	800fa04 <_printf_float+0x1f4>
 800f9f4:	6923      	ldr	r3, [r4, #16]
 800f9f6:	4642      	mov	r2, r8
 800f9f8:	4631      	mov	r1, r6
 800f9fa:	4628      	mov	r0, r5
 800f9fc:	47b8      	blx	r7
 800f9fe:	3001      	adds	r0, #1
 800fa00:	d12c      	bne.n	800fa5c <_printf_float+0x24c>
 800fa02:	e764      	b.n	800f8ce <_printf_float+0xbe>
 800fa04:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800fa08:	f240 80e0 	bls.w	800fbcc <_printf_float+0x3bc>
 800fa0c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800fa10:	2200      	movs	r2, #0
 800fa12:	2300      	movs	r3, #0
 800fa14:	f7f1 f860 	bl	8000ad8 <__aeabi_dcmpeq>
 800fa18:	2800      	cmp	r0, #0
 800fa1a:	d034      	beq.n	800fa86 <_printf_float+0x276>
 800fa1c:	4a37      	ldr	r2, [pc, #220]	; (800fafc <_printf_float+0x2ec>)
 800fa1e:	2301      	movs	r3, #1
 800fa20:	4631      	mov	r1, r6
 800fa22:	4628      	mov	r0, r5
 800fa24:	47b8      	blx	r7
 800fa26:	3001      	adds	r0, #1
 800fa28:	f43f af51 	beq.w	800f8ce <_printf_float+0xbe>
 800fa2c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800fa30:	429a      	cmp	r2, r3
 800fa32:	db02      	blt.n	800fa3a <_printf_float+0x22a>
 800fa34:	6823      	ldr	r3, [r4, #0]
 800fa36:	07d8      	lsls	r0, r3, #31
 800fa38:	d510      	bpl.n	800fa5c <_printf_float+0x24c>
 800fa3a:	ee18 3a10 	vmov	r3, s16
 800fa3e:	4652      	mov	r2, sl
 800fa40:	4631      	mov	r1, r6
 800fa42:	4628      	mov	r0, r5
 800fa44:	47b8      	blx	r7
 800fa46:	3001      	adds	r0, #1
 800fa48:	f43f af41 	beq.w	800f8ce <_printf_float+0xbe>
 800fa4c:	f04f 0800 	mov.w	r8, #0
 800fa50:	f104 091a 	add.w	r9, r4, #26
 800fa54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fa56:	3b01      	subs	r3, #1
 800fa58:	4543      	cmp	r3, r8
 800fa5a:	dc09      	bgt.n	800fa70 <_printf_float+0x260>
 800fa5c:	6823      	ldr	r3, [r4, #0]
 800fa5e:	079b      	lsls	r3, r3, #30
 800fa60:	f100 8107 	bmi.w	800fc72 <_printf_float+0x462>
 800fa64:	68e0      	ldr	r0, [r4, #12]
 800fa66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fa68:	4298      	cmp	r0, r3
 800fa6a:	bfb8      	it	lt
 800fa6c:	4618      	movlt	r0, r3
 800fa6e:	e730      	b.n	800f8d2 <_printf_float+0xc2>
 800fa70:	2301      	movs	r3, #1
 800fa72:	464a      	mov	r2, r9
 800fa74:	4631      	mov	r1, r6
 800fa76:	4628      	mov	r0, r5
 800fa78:	47b8      	blx	r7
 800fa7a:	3001      	adds	r0, #1
 800fa7c:	f43f af27 	beq.w	800f8ce <_printf_float+0xbe>
 800fa80:	f108 0801 	add.w	r8, r8, #1
 800fa84:	e7e6      	b.n	800fa54 <_printf_float+0x244>
 800fa86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	dc39      	bgt.n	800fb00 <_printf_float+0x2f0>
 800fa8c:	4a1b      	ldr	r2, [pc, #108]	; (800fafc <_printf_float+0x2ec>)
 800fa8e:	2301      	movs	r3, #1
 800fa90:	4631      	mov	r1, r6
 800fa92:	4628      	mov	r0, r5
 800fa94:	47b8      	blx	r7
 800fa96:	3001      	adds	r0, #1
 800fa98:	f43f af19 	beq.w	800f8ce <_printf_float+0xbe>
 800fa9c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800faa0:	4313      	orrs	r3, r2
 800faa2:	d102      	bne.n	800faaa <_printf_float+0x29a>
 800faa4:	6823      	ldr	r3, [r4, #0]
 800faa6:	07d9      	lsls	r1, r3, #31
 800faa8:	d5d8      	bpl.n	800fa5c <_printf_float+0x24c>
 800faaa:	ee18 3a10 	vmov	r3, s16
 800faae:	4652      	mov	r2, sl
 800fab0:	4631      	mov	r1, r6
 800fab2:	4628      	mov	r0, r5
 800fab4:	47b8      	blx	r7
 800fab6:	3001      	adds	r0, #1
 800fab8:	f43f af09 	beq.w	800f8ce <_printf_float+0xbe>
 800fabc:	f04f 0900 	mov.w	r9, #0
 800fac0:	f104 0a1a 	add.w	sl, r4, #26
 800fac4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fac6:	425b      	negs	r3, r3
 800fac8:	454b      	cmp	r3, r9
 800faca:	dc01      	bgt.n	800fad0 <_printf_float+0x2c0>
 800facc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800face:	e792      	b.n	800f9f6 <_printf_float+0x1e6>
 800fad0:	2301      	movs	r3, #1
 800fad2:	4652      	mov	r2, sl
 800fad4:	4631      	mov	r1, r6
 800fad6:	4628      	mov	r0, r5
 800fad8:	47b8      	blx	r7
 800fada:	3001      	adds	r0, #1
 800fadc:	f43f aef7 	beq.w	800f8ce <_printf_float+0xbe>
 800fae0:	f109 0901 	add.w	r9, r9, #1
 800fae4:	e7ee      	b.n	800fac4 <_printf_float+0x2b4>
 800fae6:	bf00      	nop
 800fae8:	7fefffff 	.word	0x7fefffff
 800faec:	080129a8 	.word	0x080129a8
 800faf0:	080129ac 	.word	0x080129ac
 800faf4:	080129b0 	.word	0x080129b0
 800faf8:	080129b4 	.word	0x080129b4
 800fafc:	080129b8 	.word	0x080129b8
 800fb00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fb02:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800fb04:	429a      	cmp	r2, r3
 800fb06:	bfa8      	it	ge
 800fb08:	461a      	movge	r2, r3
 800fb0a:	2a00      	cmp	r2, #0
 800fb0c:	4691      	mov	r9, r2
 800fb0e:	dc37      	bgt.n	800fb80 <_printf_float+0x370>
 800fb10:	f04f 0b00 	mov.w	fp, #0
 800fb14:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fb18:	f104 021a 	add.w	r2, r4, #26
 800fb1c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800fb1e:	9305      	str	r3, [sp, #20]
 800fb20:	eba3 0309 	sub.w	r3, r3, r9
 800fb24:	455b      	cmp	r3, fp
 800fb26:	dc33      	bgt.n	800fb90 <_printf_float+0x380>
 800fb28:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800fb2c:	429a      	cmp	r2, r3
 800fb2e:	db3b      	blt.n	800fba8 <_printf_float+0x398>
 800fb30:	6823      	ldr	r3, [r4, #0]
 800fb32:	07da      	lsls	r2, r3, #31
 800fb34:	d438      	bmi.n	800fba8 <_printf_float+0x398>
 800fb36:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800fb3a:	eba2 0903 	sub.w	r9, r2, r3
 800fb3e:	9b05      	ldr	r3, [sp, #20]
 800fb40:	1ad2      	subs	r2, r2, r3
 800fb42:	4591      	cmp	r9, r2
 800fb44:	bfa8      	it	ge
 800fb46:	4691      	movge	r9, r2
 800fb48:	f1b9 0f00 	cmp.w	r9, #0
 800fb4c:	dc35      	bgt.n	800fbba <_printf_float+0x3aa>
 800fb4e:	f04f 0800 	mov.w	r8, #0
 800fb52:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fb56:	f104 0a1a 	add.w	sl, r4, #26
 800fb5a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800fb5e:	1a9b      	subs	r3, r3, r2
 800fb60:	eba3 0309 	sub.w	r3, r3, r9
 800fb64:	4543      	cmp	r3, r8
 800fb66:	f77f af79 	ble.w	800fa5c <_printf_float+0x24c>
 800fb6a:	2301      	movs	r3, #1
 800fb6c:	4652      	mov	r2, sl
 800fb6e:	4631      	mov	r1, r6
 800fb70:	4628      	mov	r0, r5
 800fb72:	47b8      	blx	r7
 800fb74:	3001      	adds	r0, #1
 800fb76:	f43f aeaa 	beq.w	800f8ce <_printf_float+0xbe>
 800fb7a:	f108 0801 	add.w	r8, r8, #1
 800fb7e:	e7ec      	b.n	800fb5a <_printf_float+0x34a>
 800fb80:	4613      	mov	r3, r2
 800fb82:	4631      	mov	r1, r6
 800fb84:	4642      	mov	r2, r8
 800fb86:	4628      	mov	r0, r5
 800fb88:	47b8      	blx	r7
 800fb8a:	3001      	adds	r0, #1
 800fb8c:	d1c0      	bne.n	800fb10 <_printf_float+0x300>
 800fb8e:	e69e      	b.n	800f8ce <_printf_float+0xbe>
 800fb90:	2301      	movs	r3, #1
 800fb92:	4631      	mov	r1, r6
 800fb94:	4628      	mov	r0, r5
 800fb96:	9205      	str	r2, [sp, #20]
 800fb98:	47b8      	blx	r7
 800fb9a:	3001      	adds	r0, #1
 800fb9c:	f43f ae97 	beq.w	800f8ce <_printf_float+0xbe>
 800fba0:	9a05      	ldr	r2, [sp, #20]
 800fba2:	f10b 0b01 	add.w	fp, fp, #1
 800fba6:	e7b9      	b.n	800fb1c <_printf_float+0x30c>
 800fba8:	ee18 3a10 	vmov	r3, s16
 800fbac:	4652      	mov	r2, sl
 800fbae:	4631      	mov	r1, r6
 800fbb0:	4628      	mov	r0, r5
 800fbb2:	47b8      	blx	r7
 800fbb4:	3001      	adds	r0, #1
 800fbb6:	d1be      	bne.n	800fb36 <_printf_float+0x326>
 800fbb8:	e689      	b.n	800f8ce <_printf_float+0xbe>
 800fbba:	9a05      	ldr	r2, [sp, #20]
 800fbbc:	464b      	mov	r3, r9
 800fbbe:	4442      	add	r2, r8
 800fbc0:	4631      	mov	r1, r6
 800fbc2:	4628      	mov	r0, r5
 800fbc4:	47b8      	blx	r7
 800fbc6:	3001      	adds	r0, #1
 800fbc8:	d1c1      	bne.n	800fb4e <_printf_float+0x33e>
 800fbca:	e680      	b.n	800f8ce <_printf_float+0xbe>
 800fbcc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fbce:	2a01      	cmp	r2, #1
 800fbd0:	dc01      	bgt.n	800fbd6 <_printf_float+0x3c6>
 800fbd2:	07db      	lsls	r3, r3, #31
 800fbd4:	d53a      	bpl.n	800fc4c <_printf_float+0x43c>
 800fbd6:	2301      	movs	r3, #1
 800fbd8:	4642      	mov	r2, r8
 800fbda:	4631      	mov	r1, r6
 800fbdc:	4628      	mov	r0, r5
 800fbde:	47b8      	blx	r7
 800fbe0:	3001      	adds	r0, #1
 800fbe2:	f43f ae74 	beq.w	800f8ce <_printf_float+0xbe>
 800fbe6:	ee18 3a10 	vmov	r3, s16
 800fbea:	4652      	mov	r2, sl
 800fbec:	4631      	mov	r1, r6
 800fbee:	4628      	mov	r0, r5
 800fbf0:	47b8      	blx	r7
 800fbf2:	3001      	adds	r0, #1
 800fbf4:	f43f ae6b 	beq.w	800f8ce <_printf_float+0xbe>
 800fbf8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800fbfc:	2200      	movs	r2, #0
 800fbfe:	2300      	movs	r3, #0
 800fc00:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800fc04:	f7f0 ff68 	bl	8000ad8 <__aeabi_dcmpeq>
 800fc08:	b9d8      	cbnz	r0, 800fc42 <_printf_float+0x432>
 800fc0a:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800fc0e:	f108 0201 	add.w	r2, r8, #1
 800fc12:	4631      	mov	r1, r6
 800fc14:	4628      	mov	r0, r5
 800fc16:	47b8      	blx	r7
 800fc18:	3001      	adds	r0, #1
 800fc1a:	d10e      	bne.n	800fc3a <_printf_float+0x42a>
 800fc1c:	e657      	b.n	800f8ce <_printf_float+0xbe>
 800fc1e:	2301      	movs	r3, #1
 800fc20:	4652      	mov	r2, sl
 800fc22:	4631      	mov	r1, r6
 800fc24:	4628      	mov	r0, r5
 800fc26:	47b8      	blx	r7
 800fc28:	3001      	adds	r0, #1
 800fc2a:	f43f ae50 	beq.w	800f8ce <_printf_float+0xbe>
 800fc2e:	f108 0801 	add.w	r8, r8, #1
 800fc32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fc34:	3b01      	subs	r3, #1
 800fc36:	4543      	cmp	r3, r8
 800fc38:	dcf1      	bgt.n	800fc1e <_printf_float+0x40e>
 800fc3a:	464b      	mov	r3, r9
 800fc3c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800fc40:	e6da      	b.n	800f9f8 <_printf_float+0x1e8>
 800fc42:	f04f 0800 	mov.w	r8, #0
 800fc46:	f104 0a1a 	add.w	sl, r4, #26
 800fc4a:	e7f2      	b.n	800fc32 <_printf_float+0x422>
 800fc4c:	2301      	movs	r3, #1
 800fc4e:	4642      	mov	r2, r8
 800fc50:	e7df      	b.n	800fc12 <_printf_float+0x402>
 800fc52:	2301      	movs	r3, #1
 800fc54:	464a      	mov	r2, r9
 800fc56:	4631      	mov	r1, r6
 800fc58:	4628      	mov	r0, r5
 800fc5a:	47b8      	blx	r7
 800fc5c:	3001      	adds	r0, #1
 800fc5e:	f43f ae36 	beq.w	800f8ce <_printf_float+0xbe>
 800fc62:	f108 0801 	add.w	r8, r8, #1
 800fc66:	68e3      	ldr	r3, [r4, #12]
 800fc68:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fc6a:	1a5b      	subs	r3, r3, r1
 800fc6c:	4543      	cmp	r3, r8
 800fc6e:	dcf0      	bgt.n	800fc52 <_printf_float+0x442>
 800fc70:	e6f8      	b.n	800fa64 <_printf_float+0x254>
 800fc72:	f04f 0800 	mov.w	r8, #0
 800fc76:	f104 0919 	add.w	r9, r4, #25
 800fc7a:	e7f4      	b.n	800fc66 <_printf_float+0x456>

0800fc7c <_printf_common>:
 800fc7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fc80:	4616      	mov	r6, r2
 800fc82:	4699      	mov	r9, r3
 800fc84:	688a      	ldr	r2, [r1, #8]
 800fc86:	690b      	ldr	r3, [r1, #16]
 800fc88:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800fc8c:	4293      	cmp	r3, r2
 800fc8e:	bfb8      	it	lt
 800fc90:	4613      	movlt	r3, r2
 800fc92:	6033      	str	r3, [r6, #0]
 800fc94:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800fc98:	4607      	mov	r7, r0
 800fc9a:	460c      	mov	r4, r1
 800fc9c:	b10a      	cbz	r2, 800fca2 <_printf_common+0x26>
 800fc9e:	3301      	adds	r3, #1
 800fca0:	6033      	str	r3, [r6, #0]
 800fca2:	6823      	ldr	r3, [r4, #0]
 800fca4:	0699      	lsls	r1, r3, #26
 800fca6:	bf42      	ittt	mi
 800fca8:	6833      	ldrmi	r3, [r6, #0]
 800fcaa:	3302      	addmi	r3, #2
 800fcac:	6033      	strmi	r3, [r6, #0]
 800fcae:	6825      	ldr	r5, [r4, #0]
 800fcb0:	f015 0506 	ands.w	r5, r5, #6
 800fcb4:	d106      	bne.n	800fcc4 <_printf_common+0x48>
 800fcb6:	f104 0a19 	add.w	sl, r4, #25
 800fcba:	68e3      	ldr	r3, [r4, #12]
 800fcbc:	6832      	ldr	r2, [r6, #0]
 800fcbe:	1a9b      	subs	r3, r3, r2
 800fcc0:	42ab      	cmp	r3, r5
 800fcc2:	dc26      	bgt.n	800fd12 <_printf_common+0x96>
 800fcc4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800fcc8:	1e13      	subs	r3, r2, #0
 800fcca:	6822      	ldr	r2, [r4, #0]
 800fccc:	bf18      	it	ne
 800fcce:	2301      	movne	r3, #1
 800fcd0:	0692      	lsls	r2, r2, #26
 800fcd2:	d42b      	bmi.n	800fd2c <_printf_common+0xb0>
 800fcd4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800fcd8:	4649      	mov	r1, r9
 800fcda:	4638      	mov	r0, r7
 800fcdc:	47c0      	blx	r8
 800fcde:	3001      	adds	r0, #1
 800fce0:	d01e      	beq.n	800fd20 <_printf_common+0xa4>
 800fce2:	6823      	ldr	r3, [r4, #0]
 800fce4:	6922      	ldr	r2, [r4, #16]
 800fce6:	f003 0306 	and.w	r3, r3, #6
 800fcea:	2b04      	cmp	r3, #4
 800fcec:	bf02      	ittt	eq
 800fcee:	68e5      	ldreq	r5, [r4, #12]
 800fcf0:	6833      	ldreq	r3, [r6, #0]
 800fcf2:	1aed      	subeq	r5, r5, r3
 800fcf4:	68a3      	ldr	r3, [r4, #8]
 800fcf6:	bf0c      	ite	eq
 800fcf8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fcfc:	2500      	movne	r5, #0
 800fcfe:	4293      	cmp	r3, r2
 800fd00:	bfc4      	itt	gt
 800fd02:	1a9b      	subgt	r3, r3, r2
 800fd04:	18ed      	addgt	r5, r5, r3
 800fd06:	2600      	movs	r6, #0
 800fd08:	341a      	adds	r4, #26
 800fd0a:	42b5      	cmp	r5, r6
 800fd0c:	d11a      	bne.n	800fd44 <_printf_common+0xc8>
 800fd0e:	2000      	movs	r0, #0
 800fd10:	e008      	b.n	800fd24 <_printf_common+0xa8>
 800fd12:	2301      	movs	r3, #1
 800fd14:	4652      	mov	r2, sl
 800fd16:	4649      	mov	r1, r9
 800fd18:	4638      	mov	r0, r7
 800fd1a:	47c0      	blx	r8
 800fd1c:	3001      	adds	r0, #1
 800fd1e:	d103      	bne.n	800fd28 <_printf_common+0xac>
 800fd20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fd24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fd28:	3501      	adds	r5, #1
 800fd2a:	e7c6      	b.n	800fcba <_printf_common+0x3e>
 800fd2c:	18e1      	adds	r1, r4, r3
 800fd2e:	1c5a      	adds	r2, r3, #1
 800fd30:	2030      	movs	r0, #48	; 0x30
 800fd32:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800fd36:	4422      	add	r2, r4
 800fd38:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800fd3c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800fd40:	3302      	adds	r3, #2
 800fd42:	e7c7      	b.n	800fcd4 <_printf_common+0x58>
 800fd44:	2301      	movs	r3, #1
 800fd46:	4622      	mov	r2, r4
 800fd48:	4649      	mov	r1, r9
 800fd4a:	4638      	mov	r0, r7
 800fd4c:	47c0      	blx	r8
 800fd4e:	3001      	adds	r0, #1
 800fd50:	d0e6      	beq.n	800fd20 <_printf_common+0xa4>
 800fd52:	3601      	adds	r6, #1
 800fd54:	e7d9      	b.n	800fd0a <_printf_common+0x8e>
	...

0800fd58 <_printf_i>:
 800fd58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fd5c:	7e0f      	ldrb	r7, [r1, #24]
 800fd5e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800fd60:	2f78      	cmp	r7, #120	; 0x78
 800fd62:	4691      	mov	r9, r2
 800fd64:	4680      	mov	r8, r0
 800fd66:	460c      	mov	r4, r1
 800fd68:	469a      	mov	sl, r3
 800fd6a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800fd6e:	d807      	bhi.n	800fd80 <_printf_i+0x28>
 800fd70:	2f62      	cmp	r7, #98	; 0x62
 800fd72:	d80a      	bhi.n	800fd8a <_printf_i+0x32>
 800fd74:	2f00      	cmp	r7, #0
 800fd76:	f000 80d4 	beq.w	800ff22 <_printf_i+0x1ca>
 800fd7a:	2f58      	cmp	r7, #88	; 0x58
 800fd7c:	f000 80c0 	beq.w	800ff00 <_printf_i+0x1a8>
 800fd80:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fd84:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800fd88:	e03a      	b.n	800fe00 <_printf_i+0xa8>
 800fd8a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800fd8e:	2b15      	cmp	r3, #21
 800fd90:	d8f6      	bhi.n	800fd80 <_printf_i+0x28>
 800fd92:	a101      	add	r1, pc, #4	; (adr r1, 800fd98 <_printf_i+0x40>)
 800fd94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800fd98:	0800fdf1 	.word	0x0800fdf1
 800fd9c:	0800fe05 	.word	0x0800fe05
 800fda0:	0800fd81 	.word	0x0800fd81
 800fda4:	0800fd81 	.word	0x0800fd81
 800fda8:	0800fd81 	.word	0x0800fd81
 800fdac:	0800fd81 	.word	0x0800fd81
 800fdb0:	0800fe05 	.word	0x0800fe05
 800fdb4:	0800fd81 	.word	0x0800fd81
 800fdb8:	0800fd81 	.word	0x0800fd81
 800fdbc:	0800fd81 	.word	0x0800fd81
 800fdc0:	0800fd81 	.word	0x0800fd81
 800fdc4:	0800ff09 	.word	0x0800ff09
 800fdc8:	0800fe31 	.word	0x0800fe31
 800fdcc:	0800fec3 	.word	0x0800fec3
 800fdd0:	0800fd81 	.word	0x0800fd81
 800fdd4:	0800fd81 	.word	0x0800fd81
 800fdd8:	0800ff2b 	.word	0x0800ff2b
 800fddc:	0800fd81 	.word	0x0800fd81
 800fde0:	0800fe31 	.word	0x0800fe31
 800fde4:	0800fd81 	.word	0x0800fd81
 800fde8:	0800fd81 	.word	0x0800fd81
 800fdec:	0800fecb 	.word	0x0800fecb
 800fdf0:	682b      	ldr	r3, [r5, #0]
 800fdf2:	1d1a      	adds	r2, r3, #4
 800fdf4:	681b      	ldr	r3, [r3, #0]
 800fdf6:	602a      	str	r2, [r5, #0]
 800fdf8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fdfc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800fe00:	2301      	movs	r3, #1
 800fe02:	e09f      	b.n	800ff44 <_printf_i+0x1ec>
 800fe04:	6820      	ldr	r0, [r4, #0]
 800fe06:	682b      	ldr	r3, [r5, #0]
 800fe08:	0607      	lsls	r7, r0, #24
 800fe0a:	f103 0104 	add.w	r1, r3, #4
 800fe0e:	6029      	str	r1, [r5, #0]
 800fe10:	d501      	bpl.n	800fe16 <_printf_i+0xbe>
 800fe12:	681e      	ldr	r6, [r3, #0]
 800fe14:	e003      	b.n	800fe1e <_printf_i+0xc6>
 800fe16:	0646      	lsls	r6, r0, #25
 800fe18:	d5fb      	bpl.n	800fe12 <_printf_i+0xba>
 800fe1a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800fe1e:	2e00      	cmp	r6, #0
 800fe20:	da03      	bge.n	800fe2a <_printf_i+0xd2>
 800fe22:	232d      	movs	r3, #45	; 0x2d
 800fe24:	4276      	negs	r6, r6
 800fe26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fe2a:	485a      	ldr	r0, [pc, #360]	; (800ff94 <_printf_i+0x23c>)
 800fe2c:	230a      	movs	r3, #10
 800fe2e:	e012      	b.n	800fe56 <_printf_i+0xfe>
 800fe30:	682b      	ldr	r3, [r5, #0]
 800fe32:	6820      	ldr	r0, [r4, #0]
 800fe34:	1d19      	adds	r1, r3, #4
 800fe36:	6029      	str	r1, [r5, #0]
 800fe38:	0605      	lsls	r5, r0, #24
 800fe3a:	d501      	bpl.n	800fe40 <_printf_i+0xe8>
 800fe3c:	681e      	ldr	r6, [r3, #0]
 800fe3e:	e002      	b.n	800fe46 <_printf_i+0xee>
 800fe40:	0641      	lsls	r1, r0, #25
 800fe42:	d5fb      	bpl.n	800fe3c <_printf_i+0xe4>
 800fe44:	881e      	ldrh	r6, [r3, #0]
 800fe46:	4853      	ldr	r0, [pc, #332]	; (800ff94 <_printf_i+0x23c>)
 800fe48:	2f6f      	cmp	r7, #111	; 0x6f
 800fe4a:	bf0c      	ite	eq
 800fe4c:	2308      	moveq	r3, #8
 800fe4e:	230a      	movne	r3, #10
 800fe50:	2100      	movs	r1, #0
 800fe52:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800fe56:	6865      	ldr	r5, [r4, #4]
 800fe58:	60a5      	str	r5, [r4, #8]
 800fe5a:	2d00      	cmp	r5, #0
 800fe5c:	bfa2      	ittt	ge
 800fe5e:	6821      	ldrge	r1, [r4, #0]
 800fe60:	f021 0104 	bicge.w	r1, r1, #4
 800fe64:	6021      	strge	r1, [r4, #0]
 800fe66:	b90e      	cbnz	r6, 800fe6c <_printf_i+0x114>
 800fe68:	2d00      	cmp	r5, #0
 800fe6a:	d04b      	beq.n	800ff04 <_printf_i+0x1ac>
 800fe6c:	4615      	mov	r5, r2
 800fe6e:	fbb6 f1f3 	udiv	r1, r6, r3
 800fe72:	fb03 6711 	mls	r7, r3, r1, r6
 800fe76:	5dc7      	ldrb	r7, [r0, r7]
 800fe78:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800fe7c:	4637      	mov	r7, r6
 800fe7e:	42bb      	cmp	r3, r7
 800fe80:	460e      	mov	r6, r1
 800fe82:	d9f4      	bls.n	800fe6e <_printf_i+0x116>
 800fe84:	2b08      	cmp	r3, #8
 800fe86:	d10b      	bne.n	800fea0 <_printf_i+0x148>
 800fe88:	6823      	ldr	r3, [r4, #0]
 800fe8a:	07de      	lsls	r6, r3, #31
 800fe8c:	d508      	bpl.n	800fea0 <_printf_i+0x148>
 800fe8e:	6923      	ldr	r3, [r4, #16]
 800fe90:	6861      	ldr	r1, [r4, #4]
 800fe92:	4299      	cmp	r1, r3
 800fe94:	bfde      	ittt	le
 800fe96:	2330      	movle	r3, #48	; 0x30
 800fe98:	f805 3c01 	strble.w	r3, [r5, #-1]
 800fe9c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800fea0:	1b52      	subs	r2, r2, r5
 800fea2:	6122      	str	r2, [r4, #16]
 800fea4:	f8cd a000 	str.w	sl, [sp]
 800fea8:	464b      	mov	r3, r9
 800feaa:	aa03      	add	r2, sp, #12
 800feac:	4621      	mov	r1, r4
 800feae:	4640      	mov	r0, r8
 800feb0:	f7ff fee4 	bl	800fc7c <_printf_common>
 800feb4:	3001      	adds	r0, #1
 800feb6:	d14a      	bne.n	800ff4e <_printf_i+0x1f6>
 800feb8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800febc:	b004      	add	sp, #16
 800febe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fec2:	6823      	ldr	r3, [r4, #0]
 800fec4:	f043 0320 	orr.w	r3, r3, #32
 800fec8:	6023      	str	r3, [r4, #0]
 800feca:	4833      	ldr	r0, [pc, #204]	; (800ff98 <_printf_i+0x240>)
 800fecc:	2778      	movs	r7, #120	; 0x78
 800fece:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800fed2:	6823      	ldr	r3, [r4, #0]
 800fed4:	6829      	ldr	r1, [r5, #0]
 800fed6:	061f      	lsls	r7, r3, #24
 800fed8:	f851 6b04 	ldr.w	r6, [r1], #4
 800fedc:	d402      	bmi.n	800fee4 <_printf_i+0x18c>
 800fede:	065f      	lsls	r7, r3, #25
 800fee0:	bf48      	it	mi
 800fee2:	b2b6      	uxthmi	r6, r6
 800fee4:	07df      	lsls	r7, r3, #31
 800fee6:	bf48      	it	mi
 800fee8:	f043 0320 	orrmi.w	r3, r3, #32
 800feec:	6029      	str	r1, [r5, #0]
 800feee:	bf48      	it	mi
 800fef0:	6023      	strmi	r3, [r4, #0]
 800fef2:	b91e      	cbnz	r6, 800fefc <_printf_i+0x1a4>
 800fef4:	6823      	ldr	r3, [r4, #0]
 800fef6:	f023 0320 	bic.w	r3, r3, #32
 800fefa:	6023      	str	r3, [r4, #0]
 800fefc:	2310      	movs	r3, #16
 800fefe:	e7a7      	b.n	800fe50 <_printf_i+0xf8>
 800ff00:	4824      	ldr	r0, [pc, #144]	; (800ff94 <_printf_i+0x23c>)
 800ff02:	e7e4      	b.n	800fece <_printf_i+0x176>
 800ff04:	4615      	mov	r5, r2
 800ff06:	e7bd      	b.n	800fe84 <_printf_i+0x12c>
 800ff08:	682b      	ldr	r3, [r5, #0]
 800ff0a:	6826      	ldr	r6, [r4, #0]
 800ff0c:	6961      	ldr	r1, [r4, #20]
 800ff0e:	1d18      	adds	r0, r3, #4
 800ff10:	6028      	str	r0, [r5, #0]
 800ff12:	0635      	lsls	r5, r6, #24
 800ff14:	681b      	ldr	r3, [r3, #0]
 800ff16:	d501      	bpl.n	800ff1c <_printf_i+0x1c4>
 800ff18:	6019      	str	r1, [r3, #0]
 800ff1a:	e002      	b.n	800ff22 <_printf_i+0x1ca>
 800ff1c:	0670      	lsls	r0, r6, #25
 800ff1e:	d5fb      	bpl.n	800ff18 <_printf_i+0x1c0>
 800ff20:	8019      	strh	r1, [r3, #0]
 800ff22:	2300      	movs	r3, #0
 800ff24:	6123      	str	r3, [r4, #16]
 800ff26:	4615      	mov	r5, r2
 800ff28:	e7bc      	b.n	800fea4 <_printf_i+0x14c>
 800ff2a:	682b      	ldr	r3, [r5, #0]
 800ff2c:	1d1a      	adds	r2, r3, #4
 800ff2e:	602a      	str	r2, [r5, #0]
 800ff30:	681d      	ldr	r5, [r3, #0]
 800ff32:	6862      	ldr	r2, [r4, #4]
 800ff34:	2100      	movs	r1, #0
 800ff36:	4628      	mov	r0, r5
 800ff38:	f7f0 f952 	bl	80001e0 <memchr>
 800ff3c:	b108      	cbz	r0, 800ff42 <_printf_i+0x1ea>
 800ff3e:	1b40      	subs	r0, r0, r5
 800ff40:	6060      	str	r0, [r4, #4]
 800ff42:	6863      	ldr	r3, [r4, #4]
 800ff44:	6123      	str	r3, [r4, #16]
 800ff46:	2300      	movs	r3, #0
 800ff48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ff4c:	e7aa      	b.n	800fea4 <_printf_i+0x14c>
 800ff4e:	6923      	ldr	r3, [r4, #16]
 800ff50:	462a      	mov	r2, r5
 800ff52:	4649      	mov	r1, r9
 800ff54:	4640      	mov	r0, r8
 800ff56:	47d0      	blx	sl
 800ff58:	3001      	adds	r0, #1
 800ff5a:	d0ad      	beq.n	800feb8 <_printf_i+0x160>
 800ff5c:	6823      	ldr	r3, [r4, #0]
 800ff5e:	079b      	lsls	r3, r3, #30
 800ff60:	d413      	bmi.n	800ff8a <_printf_i+0x232>
 800ff62:	68e0      	ldr	r0, [r4, #12]
 800ff64:	9b03      	ldr	r3, [sp, #12]
 800ff66:	4298      	cmp	r0, r3
 800ff68:	bfb8      	it	lt
 800ff6a:	4618      	movlt	r0, r3
 800ff6c:	e7a6      	b.n	800febc <_printf_i+0x164>
 800ff6e:	2301      	movs	r3, #1
 800ff70:	4632      	mov	r2, r6
 800ff72:	4649      	mov	r1, r9
 800ff74:	4640      	mov	r0, r8
 800ff76:	47d0      	blx	sl
 800ff78:	3001      	adds	r0, #1
 800ff7a:	d09d      	beq.n	800feb8 <_printf_i+0x160>
 800ff7c:	3501      	adds	r5, #1
 800ff7e:	68e3      	ldr	r3, [r4, #12]
 800ff80:	9903      	ldr	r1, [sp, #12]
 800ff82:	1a5b      	subs	r3, r3, r1
 800ff84:	42ab      	cmp	r3, r5
 800ff86:	dcf2      	bgt.n	800ff6e <_printf_i+0x216>
 800ff88:	e7eb      	b.n	800ff62 <_printf_i+0x20a>
 800ff8a:	2500      	movs	r5, #0
 800ff8c:	f104 0619 	add.w	r6, r4, #25
 800ff90:	e7f5      	b.n	800ff7e <_printf_i+0x226>
 800ff92:	bf00      	nop
 800ff94:	080129ba 	.word	0x080129ba
 800ff98:	080129cb 	.word	0x080129cb

0800ff9c <std>:
 800ff9c:	2300      	movs	r3, #0
 800ff9e:	b510      	push	{r4, lr}
 800ffa0:	4604      	mov	r4, r0
 800ffa2:	e9c0 3300 	strd	r3, r3, [r0]
 800ffa6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ffaa:	6083      	str	r3, [r0, #8]
 800ffac:	8181      	strh	r1, [r0, #12]
 800ffae:	6643      	str	r3, [r0, #100]	; 0x64
 800ffb0:	81c2      	strh	r2, [r0, #14]
 800ffb2:	6183      	str	r3, [r0, #24]
 800ffb4:	4619      	mov	r1, r3
 800ffb6:	2208      	movs	r2, #8
 800ffb8:	305c      	adds	r0, #92	; 0x5c
 800ffba:	f000 f9f7 	bl	80103ac <memset>
 800ffbe:	4b0d      	ldr	r3, [pc, #52]	; (800fff4 <std+0x58>)
 800ffc0:	6263      	str	r3, [r4, #36]	; 0x24
 800ffc2:	4b0d      	ldr	r3, [pc, #52]	; (800fff8 <std+0x5c>)
 800ffc4:	62a3      	str	r3, [r4, #40]	; 0x28
 800ffc6:	4b0d      	ldr	r3, [pc, #52]	; (800fffc <std+0x60>)
 800ffc8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ffca:	4b0d      	ldr	r3, [pc, #52]	; (8010000 <std+0x64>)
 800ffcc:	6323      	str	r3, [r4, #48]	; 0x30
 800ffce:	4b0d      	ldr	r3, [pc, #52]	; (8010004 <std+0x68>)
 800ffd0:	6224      	str	r4, [r4, #32]
 800ffd2:	429c      	cmp	r4, r3
 800ffd4:	d006      	beq.n	800ffe4 <std+0x48>
 800ffd6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800ffda:	4294      	cmp	r4, r2
 800ffdc:	d002      	beq.n	800ffe4 <std+0x48>
 800ffde:	33d0      	adds	r3, #208	; 0xd0
 800ffe0:	429c      	cmp	r4, r3
 800ffe2:	d105      	bne.n	800fff0 <std+0x54>
 800ffe4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ffe8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ffec:	f000 ba6a 	b.w	80104c4 <__retarget_lock_init_recursive>
 800fff0:	bd10      	pop	{r4, pc}
 800fff2:	bf00      	nop
 800fff4:	080101fd 	.word	0x080101fd
 800fff8:	0801021f 	.word	0x0801021f
 800fffc:	08010257 	.word	0x08010257
 8010000:	0801027b 	.word	0x0801027b
 8010004:	200237cc 	.word	0x200237cc

08010008 <stdio_exit_handler>:
 8010008:	4a02      	ldr	r2, [pc, #8]	; (8010014 <stdio_exit_handler+0xc>)
 801000a:	4903      	ldr	r1, [pc, #12]	; (8010018 <stdio_exit_handler+0x10>)
 801000c:	4803      	ldr	r0, [pc, #12]	; (801001c <stdio_exit_handler+0x14>)
 801000e:	f000 b869 	b.w	80100e4 <_fwalk_sglue>
 8010012:	bf00      	nop
 8010014:	20000038 	.word	0x20000038
 8010018:	08011d01 	.word	0x08011d01
 801001c:	20000044 	.word	0x20000044

08010020 <cleanup_stdio>:
 8010020:	6841      	ldr	r1, [r0, #4]
 8010022:	4b0c      	ldr	r3, [pc, #48]	; (8010054 <cleanup_stdio+0x34>)
 8010024:	4299      	cmp	r1, r3
 8010026:	b510      	push	{r4, lr}
 8010028:	4604      	mov	r4, r0
 801002a:	d001      	beq.n	8010030 <cleanup_stdio+0x10>
 801002c:	f001 fe68 	bl	8011d00 <_fflush_r>
 8010030:	68a1      	ldr	r1, [r4, #8]
 8010032:	4b09      	ldr	r3, [pc, #36]	; (8010058 <cleanup_stdio+0x38>)
 8010034:	4299      	cmp	r1, r3
 8010036:	d002      	beq.n	801003e <cleanup_stdio+0x1e>
 8010038:	4620      	mov	r0, r4
 801003a:	f001 fe61 	bl	8011d00 <_fflush_r>
 801003e:	68e1      	ldr	r1, [r4, #12]
 8010040:	4b06      	ldr	r3, [pc, #24]	; (801005c <cleanup_stdio+0x3c>)
 8010042:	4299      	cmp	r1, r3
 8010044:	d004      	beq.n	8010050 <cleanup_stdio+0x30>
 8010046:	4620      	mov	r0, r4
 8010048:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801004c:	f001 be58 	b.w	8011d00 <_fflush_r>
 8010050:	bd10      	pop	{r4, pc}
 8010052:	bf00      	nop
 8010054:	200237cc 	.word	0x200237cc
 8010058:	20023834 	.word	0x20023834
 801005c:	2002389c 	.word	0x2002389c

08010060 <global_stdio_init.part.0>:
 8010060:	b510      	push	{r4, lr}
 8010062:	4b0b      	ldr	r3, [pc, #44]	; (8010090 <global_stdio_init.part.0+0x30>)
 8010064:	4c0b      	ldr	r4, [pc, #44]	; (8010094 <global_stdio_init.part.0+0x34>)
 8010066:	4a0c      	ldr	r2, [pc, #48]	; (8010098 <global_stdio_init.part.0+0x38>)
 8010068:	601a      	str	r2, [r3, #0]
 801006a:	4620      	mov	r0, r4
 801006c:	2200      	movs	r2, #0
 801006e:	2104      	movs	r1, #4
 8010070:	f7ff ff94 	bl	800ff9c <std>
 8010074:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8010078:	2201      	movs	r2, #1
 801007a:	2109      	movs	r1, #9
 801007c:	f7ff ff8e 	bl	800ff9c <std>
 8010080:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8010084:	2202      	movs	r2, #2
 8010086:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801008a:	2112      	movs	r1, #18
 801008c:	f7ff bf86 	b.w	800ff9c <std>
 8010090:	20023904 	.word	0x20023904
 8010094:	200237cc 	.word	0x200237cc
 8010098:	08010009 	.word	0x08010009

0801009c <__sfp_lock_acquire>:
 801009c:	4801      	ldr	r0, [pc, #4]	; (80100a4 <__sfp_lock_acquire+0x8>)
 801009e:	f000 ba12 	b.w	80104c6 <__retarget_lock_acquire_recursive>
 80100a2:	bf00      	nop
 80100a4:	2002390d 	.word	0x2002390d

080100a8 <__sfp_lock_release>:
 80100a8:	4801      	ldr	r0, [pc, #4]	; (80100b0 <__sfp_lock_release+0x8>)
 80100aa:	f000 ba0d 	b.w	80104c8 <__retarget_lock_release_recursive>
 80100ae:	bf00      	nop
 80100b0:	2002390d 	.word	0x2002390d

080100b4 <__sinit>:
 80100b4:	b510      	push	{r4, lr}
 80100b6:	4604      	mov	r4, r0
 80100b8:	f7ff fff0 	bl	801009c <__sfp_lock_acquire>
 80100bc:	6a23      	ldr	r3, [r4, #32]
 80100be:	b11b      	cbz	r3, 80100c8 <__sinit+0x14>
 80100c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80100c4:	f7ff bff0 	b.w	80100a8 <__sfp_lock_release>
 80100c8:	4b04      	ldr	r3, [pc, #16]	; (80100dc <__sinit+0x28>)
 80100ca:	6223      	str	r3, [r4, #32]
 80100cc:	4b04      	ldr	r3, [pc, #16]	; (80100e0 <__sinit+0x2c>)
 80100ce:	681b      	ldr	r3, [r3, #0]
 80100d0:	2b00      	cmp	r3, #0
 80100d2:	d1f5      	bne.n	80100c0 <__sinit+0xc>
 80100d4:	f7ff ffc4 	bl	8010060 <global_stdio_init.part.0>
 80100d8:	e7f2      	b.n	80100c0 <__sinit+0xc>
 80100da:	bf00      	nop
 80100dc:	08010021 	.word	0x08010021
 80100e0:	20023904 	.word	0x20023904

080100e4 <_fwalk_sglue>:
 80100e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80100e8:	4607      	mov	r7, r0
 80100ea:	4688      	mov	r8, r1
 80100ec:	4614      	mov	r4, r2
 80100ee:	2600      	movs	r6, #0
 80100f0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80100f4:	f1b9 0901 	subs.w	r9, r9, #1
 80100f8:	d505      	bpl.n	8010106 <_fwalk_sglue+0x22>
 80100fa:	6824      	ldr	r4, [r4, #0]
 80100fc:	2c00      	cmp	r4, #0
 80100fe:	d1f7      	bne.n	80100f0 <_fwalk_sglue+0xc>
 8010100:	4630      	mov	r0, r6
 8010102:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010106:	89ab      	ldrh	r3, [r5, #12]
 8010108:	2b01      	cmp	r3, #1
 801010a:	d907      	bls.n	801011c <_fwalk_sglue+0x38>
 801010c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010110:	3301      	adds	r3, #1
 8010112:	d003      	beq.n	801011c <_fwalk_sglue+0x38>
 8010114:	4629      	mov	r1, r5
 8010116:	4638      	mov	r0, r7
 8010118:	47c0      	blx	r8
 801011a:	4306      	orrs	r6, r0
 801011c:	3568      	adds	r5, #104	; 0x68
 801011e:	e7e9      	b.n	80100f4 <_fwalk_sglue+0x10>

08010120 <iprintf>:
 8010120:	b40f      	push	{r0, r1, r2, r3}
 8010122:	b507      	push	{r0, r1, r2, lr}
 8010124:	4906      	ldr	r1, [pc, #24]	; (8010140 <iprintf+0x20>)
 8010126:	ab04      	add	r3, sp, #16
 8010128:	6808      	ldr	r0, [r1, #0]
 801012a:	f853 2b04 	ldr.w	r2, [r3], #4
 801012e:	6881      	ldr	r1, [r0, #8]
 8010130:	9301      	str	r3, [sp, #4]
 8010132:	f001 fc45 	bl	80119c0 <_vfiprintf_r>
 8010136:	b003      	add	sp, #12
 8010138:	f85d eb04 	ldr.w	lr, [sp], #4
 801013c:	b004      	add	sp, #16
 801013e:	4770      	bx	lr
 8010140:	20000090 	.word	0x20000090

08010144 <_puts_r>:
 8010144:	6a03      	ldr	r3, [r0, #32]
 8010146:	b570      	push	{r4, r5, r6, lr}
 8010148:	6884      	ldr	r4, [r0, #8]
 801014a:	4605      	mov	r5, r0
 801014c:	460e      	mov	r6, r1
 801014e:	b90b      	cbnz	r3, 8010154 <_puts_r+0x10>
 8010150:	f7ff ffb0 	bl	80100b4 <__sinit>
 8010154:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010156:	07db      	lsls	r3, r3, #31
 8010158:	d405      	bmi.n	8010166 <_puts_r+0x22>
 801015a:	89a3      	ldrh	r3, [r4, #12]
 801015c:	0598      	lsls	r0, r3, #22
 801015e:	d402      	bmi.n	8010166 <_puts_r+0x22>
 8010160:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010162:	f000 f9b0 	bl	80104c6 <__retarget_lock_acquire_recursive>
 8010166:	89a3      	ldrh	r3, [r4, #12]
 8010168:	0719      	lsls	r1, r3, #28
 801016a:	d513      	bpl.n	8010194 <_puts_r+0x50>
 801016c:	6923      	ldr	r3, [r4, #16]
 801016e:	b18b      	cbz	r3, 8010194 <_puts_r+0x50>
 8010170:	3e01      	subs	r6, #1
 8010172:	68a3      	ldr	r3, [r4, #8]
 8010174:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8010178:	3b01      	subs	r3, #1
 801017a:	60a3      	str	r3, [r4, #8]
 801017c:	b9e9      	cbnz	r1, 80101ba <_puts_r+0x76>
 801017e:	2b00      	cmp	r3, #0
 8010180:	da2e      	bge.n	80101e0 <_puts_r+0x9c>
 8010182:	4622      	mov	r2, r4
 8010184:	210a      	movs	r1, #10
 8010186:	4628      	mov	r0, r5
 8010188:	f000 f87b 	bl	8010282 <__swbuf_r>
 801018c:	3001      	adds	r0, #1
 801018e:	d007      	beq.n	80101a0 <_puts_r+0x5c>
 8010190:	250a      	movs	r5, #10
 8010192:	e007      	b.n	80101a4 <_puts_r+0x60>
 8010194:	4621      	mov	r1, r4
 8010196:	4628      	mov	r0, r5
 8010198:	f000 f8b0 	bl	80102fc <__swsetup_r>
 801019c:	2800      	cmp	r0, #0
 801019e:	d0e7      	beq.n	8010170 <_puts_r+0x2c>
 80101a0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80101a4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80101a6:	07da      	lsls	r2, r3, #31
 80101a8:	d405      	bmi.n	80101b6 <_puts_r+0x72>
 80101aa:	89a3      	ldrh	r3, [r4, #12]
 80101ac:	059b      	lsls	r3, r3, #22
 80101ae:	d402      	bmi.n	80101b6 <_puts_r+0x72>
 80101b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80101b2:	f000 f989 	bl	80104c8 <__retarget_lock_release_recursive>
 80101b6:	4628      	mov	r0, r5
 80101b8:	bd70      	pop	{r4, r5, r6, pc}
 80101ba:	2b00      	cmp	r3, #0
 80101bc:	da04      	bge.n	80101c8 <_puts_r+0x84>
 80101be:	69a2      	ldr	r2, [r4, #24]
 80101c0:	429a      	cmp	r2, r3
 80101c2:	dc06      	bgt.n	80101d2 <_puts_r+0x8e>
 80101c4:	290a      	cmp	r1, #10
 80101c6:	d004      	beq.n	80101d2 <_puts_r+0x8e>
 80101c8:	6823      	ldr	r3, [r4, #0]
 80101ca:	1c5a      	adds	r2, r3, #1
 80101cc:	6022      	str	r2, [r4, #0]
 80101ce:	7019      	strb	r1, [r3, #0]
 80101d0:	e7cf      	b.n	8010172 <_puts_r+0x2e>
 80101d2:	4622      	mov	r2, r4
 80101d4:	4628      	mov	r0, r5
 80101d6:	f000 f854 	bl	8010282 <__swbuf_r>
 80101da:	3001      	adds	r0, #1
 80101dc:	d1c9      	bne.n	8010172 <_puts_r+0x2e>
 80101de:	e7df      	b.n	80101a0 <_puts_r+0x5c>
 80101e0:	6823      	ldr	r3, [r4, #0]
 80101e2:	250a      	movs	r5, #10
 80101e4:	1c5a      	adds	r2, r3, #1
 80101e6:	6022      	str	r2, [r4, #0]
 80101e8:	701d      	strb	r5, [r3, #0]
 80101ea:	e7db      	b.n	80101a4 <_puts_r+0x60>

080101ec <puts>:
 80101ec:	4b02      	ldr	r3, [pc, #8]	; (80101f8 <puts+0xc>)
 80101ee:	4601      	mov	r1, r0
 80101f0:	6818      	ldr	r0, [r3, #0]
 80101f2:	f7ff bfa7 	b.w	8010144 <_puts_r>
 80101f6:	bf00      	nop
 80101f8:	20000090 	.word	0x20000090

080101fc <__sread>:
 80101fc:	b510      	push	{r4, lr}
 80101fe:	460c      	mov	r4, r1
 8010200:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010204:	f000 f900 	bl	8010408 <_read_r>
 8010208:	2800      	cmp	r0, #0
 801020a:	bfab      	itete	ge
 801020c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801020e:	89a3      	ldrhlt	r3, [r4, #12]
 8010210:	181b      	addge	r3, r3, r0
 8010212:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010216:	bfac      	ite	ge
 8010218:	6563      	strge	r3, [r4, #84]	; 0x54
 801021a:	81a3      	strhlt	r3, [r4, #12]
 801021c:	bd10      	pop	{r4, pc}

0801021e <__swrite>:
 801021e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010222:	461f      	mov	r7, r3
 8010224:	898b      	ldrh	r3, [r1, #12]
 8010226:	05db      	lsls	r3, r3, #23
 8010228:	4605      	mov	r5, r0
 801022a:	460c      	mov	r4, r1
 801022c:	4616      	mov	r6, r2
 801022e:	d505      	bpl.n	801023c <__swrite+0x1e>
 8010230:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010234:	2302      	movs	r3, #2
 8010236:	2200      	movs	r2, #0
 8010238:	f000 f8d4 	bl	80103e4 <_lseek_r>
 801023c:	89a3      	ldrh	r3, [r4, #12]
 801023e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010242:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010246:	81a3      	strh	r3, [r4, #12]
 8010248:	4632      	mov	r2, r6
 801024a:	463b      	mov	r3, r7
 801024c:	4628      	mov	r0, r5
 801024e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010252:	f000 b8fb 	b.w	801044c <_write_r>

08010256 <__sseek>:
 8010256:	b510      	push	{r4, lr}
 8010258:	460c      	mov	r4, r1
 801025a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801025e:	f000 f8c1 	bl	80103e4 <_lseek_r>
 8010262:	1c43      	adds	r3, r0, #1
 8010264:	89a3      	ldrh	r3, [r4, #12]
 8010266:	bf15      	itete	ne
 8010268:	6560      	strne	r0, [r4, #84]	; 0x54
 801026a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801026e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010272:	81a3      	strheq	r3, [r4, #12]
 8010274:	bf18      	it	ne
 8010276:	81a3      	strhne	r3, [r4, #12]
 8010278:	bd10      	pop	{r4, pc}

0801027a <__sclose>:
 801027a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801027e:	f000 b8a1 	b.w	80103c4 <_close_r>

08010282 <__swbuf_r>:
 8010282:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010284:	460e      	mov	r6, r1
 8010286:	4614      	mov	r4, r2
 8010288:	4605      	mov	r5, r0
 801028a:	b118      	cbz	r0, 8010294 <__swbuf_r+0x12>
 801028c:	6a03      	ldr	r3, [r0, #32]
 801028e:	b90b      	cbnz	r3, 8010294 <__swbuf_r+0x12>
 8010290:	f7ff ff10 	bl	80100b4 <__sinit>
 8010294:	69a3      	ldr	r3, [r4, #24]
 8010296:	60a3      	str	r3, [r4, #8]
 8010298:	89a3      	ldrh	r3, [r4, #12]
 801029a:	071a      	lsls	r2, r3, #28
 801029c:	d525      	bpl.n	80102ea <__swbuf_r+0x68>
 801029e:	6923      	ldr	r3, [r4, #16]
 80102a0:	b31b      	cbz	r3, 80102ea <__swbuf_r+0x68>
 80102a2:	6823      	ldr	r3, [r4, #0]
 80102a4:	6922      	ldr	r2, [r4, #16]
 80102a6:	1a98      	subs	r0, r3, r2
 80102a8:	6963      	ldr	r3, [r4, #20]
 80102aa:	b2f6      	uxtb	r6, r6
 80102ac:	4283      	cmp	r3, r0
 80102ae:	4637      	mov	r7, r6
 80102b0:	dc04      	bgt.n	80102bc <__swbuf_r+0x3a>
 80102b2:	4621      	mov	r1, r4
 80102b4:	4628      	mov	r0, r5
 80102b6:	f001 fd23 	bl	8011d00 <_fflush_r>
 80102ba:	b9e0      	cbnz	r0, 80102f6 <__swbuf_r+0x74>
 80102bc:	68a3      	ldr	r3, [r4, #8]
 80102be:	3b01      	subs	r3, #1
 80102c0:	60a3      	str	r3, [r4, #8]
 80102c2:	6823      	ldr	r3, [r4, #0]
 80102c4:	1c5a      	adds	r2, r3, #1
 80102c6:	6022      	str	r2, [r4, #0]
 80102c8:	701e      	strb	r6, [r3, #0]
 80102ca:	6962      	ldr	r2, [r4, #20]
 80102cc:	1c43      	adds	r3, r0, #1
 80102ce:	429a      	cmp	r2, r3
 80102d0:	d004      	beq.n	80102dc <__swbuf_r+0x5a>
 80102d2:	89a3      	ldrh	r3, [r4, #12]
 80102d4:	07db      	lsls	r3, r3, #31
 80102d6:	d506      	bpl.n	80102e6 <__swbuf_r+0x64>
 80102d8:	2e0a      	cmp	r6, #10
 80102da:	d104      	bne.n	80102e6 <__swbuf_r+0x64>
 80102dc:	4621      	mov	r1, r4
 80102de:	4628      	mov	r0, r5
 80102e0:	f001 fd0e 	bl	8011d00 <_fflush_r>
 80102e4:	b938      	cbnz	r0, 80102f6 <__swbuf_r+0x74>
 80102e6:	4638      	mov	r0, r7
 80102e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80102ea:	4621      	mov	r1, r4
 80102ec:	4628      	mov	r0, r5
 80102ee:	f000 f805 	bl	80102fc <__swsetup_r>
 80102f2:	2800      	cmp	r0, #0
 80102f4:	d0d5      	beq.n	80102a2 <__swbuf_r+0x20>
 80102f6:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80102fa:	e7f4      	b.n	80102e6 <__swbuf_r+0x64>

080102fc <__swsetup_r>:
 80102fc:	b538      	push	{r3, r4, r5, lr}
 80102fe:	4b2a      	ldr	r3, [pc, #168]	; (80103a8 <__swsetup_r+0xac>)
 8010300:	4605      	mov	r5, r0
 8010302:	6818      	ldr	r0, [r3, #0]
 8010304:	460c      	mov	r4, r1
 8010306:	b118      	cbz	r0, 8010310 <__swsetup_r+0x14>
 8010308:	6a03      	ldr	r3, [r0, #32]
 801030a:	b90b      	cbnz	r3, 8010310 <__swsetup_r+0x14>
 801030c:	f7ff fed2 	bl	80100b4 <__sinit>
 8010310:	89a3      	ldrh	r3, [r4, #12]
 8010312:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010316:	0718      	lsls	r0, r3, #28
 8010318:	d422      	bmi.n	8010360 <__swsetup_r+0x64>
 801031a:	06d9      	lsls	r1, r3, #27
 801031c:	d407      	bmi.n	801032e <__swsetup_r+0x32>
 801031e:	2309      	movs	r3, #9
 8010320:	602b      	str	r3, [r5, #0]
 8010322:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010326:	81a3      	strh	r3, [r4, #12]
 8010328:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801032c:	e034      	b.n	8010398 <__swsetup_r+0x9c>
 801032e:	0758      	lsls	r0, r3, #29
 8010330:	d512      	bpl.n	8010358 <__swsetup_r+0x5c>
 8010332:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010334:	b141      	cbz	r1, 8010348 <__swsetup_r+0x4c>
 8010336:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801033a:	4299      	cmp	r1, r3
 801033c:	d002      	beq.n	8010344 <__swsetup_r+0x48>
 801033e:	4628      	mov	r0, r5
 8010340:	f000 ff4c 	bl	80111dc <_free_r>
 8010344:	2300      	movs	r3, #0
 8010346:	6363      	str	r3, [r4, #52]	; 0x34
 8010348:	89a3      	ldrh	r3, [r4, #12]
 801034a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801034e:	81a3      	strh	r3, [r4, #12]
 8010350:	2300      	movs	r3, #0
 8010352:	6063      	str	r3, [r4, #4]
 8010354:	6923      	ldr	r3, [r4, #16]
 8010356:	6023      	str	r3, [r4, #0]
 8010358:	89a3      	ldrh	r3, [r4, #12]
 801035a:	f043 0308 	orr.w	r3, r3, #8
 801035e:	81a3      	strh	r3, [r4, #12]
 8010360:	6923      	ldr	r3, [r4, #16]
 8010362:	b94b      	cbnz	r3, 8010378 <__swsetup_r+0x7c>
 8010364:	89a3      	ldrh	r3, [r4, #12]
 8010366:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801036a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801036e:	d003      	beq.n	8010378 <__swsetup_r+0x7c>
 8010370:	4621      	mov	r1, r4
 8010372:	4628      	mov	r0, r5
 8010374:	f001 fd12 	bl	8011d9c <__smakebuf_r>
 8010378:	89a0      	ldrh	r0, [r4, #12]
 801037a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801037e:	f010 0301 	ands.w	r3, r0, #1
 8010382:	d00a      	beq.n	801039a <__swsetup_r+0x9e>
 8010384:	2300      	movs	r3, #0
 8010386:	60a3      	str	r3, [r4, #8]
 8010388:	6963      	ldr	r3, [r4, #20]
 801038a:	425b      	negs	r3, r3
 801038c:	61a3      	str	r3, [r4, #24]
 801038e:	6923      	ldr	r3, [r4, #16]
 8010390:	b943      	cbnz	r3, 80103a4 <__swsetup_r+0xa8>
 8010392:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010396:	d1c4      	bne.n	8010322 <__swsetup_r+0x26>
 8010398:	bd38      	pop	{r3, r4, r5, pc}
 801039a:	0781      	lsls	r1, r0, #30
 801039c:	bf58      	it	pl
 801039e:	6963      	ldrpl	r3, [r4, #20]
 80103a0:	60a3      	str	r3, [r4, #8]
 80103a2:	e7f4      	b.n	801038e <__swsetup_r+0x92>
 80103a4:	2000      	movs	r0, #0
 80103a6:	e7f7      	b.n	8010398 <__swsetup_r+0x9c>
 80103a8:	20000090 	.word	0x20000090

080103ac <memset>:
 80103ac:	4402      	add	r2, r0
 80103ae:	4603      	mov	r3, r0
 80103b0:	4293      	cmp	r3, r2
 80103b2:	d100      	bne.n	80103b6 <memset+0xa>
 80103b4:	4770      	bx	lr
 80103b6:	f803 1b01 	strb.w	r1, [r3], #1
 80103ba:	e7f9      	b.n	80103b0 <memset+0x4>

080103bc <_localeconv_r>:
 80103bc:	4800      	ldr	r0, [pc, #0]	; (80103c0 <_localeconv_r+0x4>)
 80103be:	4770      	bx	lr
 80103c0:	20000184 	.word	0x20000184

080103c4 <_close_r>:
 80103c4:	b538      	push	{r3, r4, r5, lr}
 80103c6:	4d06      	ldr	r5, [pc, #24]	; (80103e0 <_close_r+0x1c>)
 80103c8:	2300      	movs	r3, #0
 80103ca:	4604      	mov	r4, r0
 80103cc:	4608      	mov	r0, r1
 80103ce:	602b      	str	r3, [r5, #0]
 80103d0:	f7f5 f94b 	bl	800566a <_close>
 80103d4:	1c43      	adds	r3, r0, #1
 80103d6:	d102      	bne.n	80103de <_close_r+0x1a>
 80103d8:	682b      	ldr	r3, [r5, #0]
 80103da:	b103      	cbz	r3, 80103de <_close_r+0x1a>
 80103dc:	6023      	str	r3, [r4, #0]
 80103de:	bd38      	pop	{r3, r4, r5, pc}
 80103e0:	20023908 	.word	0x20023908

080103e4 <_lseek_r>:
 80103e4:	b538      	push	{r3, r4, r5, lr}
 80103e6:	4d07      	ldr	r5, [pc, #28]	; (8010404 <_lseek_r+0x20>)
 80103e8:	4604      	mov	r4, r0
 80103ea:	4608      	mov	r0, r1
 80103ec:	4611      	mov	r1, r2
 80103ee:	2200      	movs	r2, #0
 80103f0:	602a      	str	r2, [r5, #0]
 80103f2:	461a      	mov	r2, r3
 80103f4:	f7f5 f960 	bl	80056b8 <_lseek>
 80103f8:	1c43      	adds	r3, r0, #1
 80103fa:	d102      	bne.n	8010402 <_lseek_r+0x1e>
 80103fc:	682b      	ldr	r3, [r5, #0]
 80103fe:	b103      	cbz	r3, 8010402 <_lseek_r+0x1e>
 8010400:	6023      	str	r3, [r4, #0]
 8010402:	bd38      	pop	{r3, r4, r5, pc}
 8010404:	20023908 	.word	0x20023908

08010408 <_read_r>:
 8010408:	b538      	push	{r3, r4, r5, lr}
 801040a:	4d07      	ldr	r5, [pc, #28]	; (8010428 <_read_r+0x20>)
 801040c:	4604      	mov	r4, r0
 801040e:	4608      	mov	r0, r1
 8010410:	4611      	mov	r1, r2
 8010412:	2200      	movs	r2, #0
 8010414:	602a      	str	r2, [r5, #0]
 8010416:	461a      	mov	r2, r3
 8010418:	f7f5 f8ee 	bl	80055f8 <_read>
 801041c:	1c43      	adds	r3, r0, #1
 801041e:	d102      	bne.n	8010426 <_read_r+0x1e>
 8010420:	682b      	ldr	r3, [r5, #0]
 8010422:	b103      	cbz	r3, 8010426 <_read_r+0x1e>
 8010424:	6023      	str	r3, [r4, #0]
 8010426:	bd38      	pop	{r3, r4, r5, pc}
 8010428:	20023908 	.word	0x20023908

0801042c <_sbrk_r>:
 801042c:	b538      	push	{r3, r4, r5, lr}
 801042e:	4d06      	ldr	r5, [pc, #24]	; (8010448 <_sbrk_r+0x1c>)
 8010430:	2300      	movs	r3, #0
 8010432:	4604      	mov	r4, r0
 8010434:	4608      	mov	r0, r1
 8010436:	602b      	str	r3, [r5, #0]
 8010438:	f7f5 f94c 	bl	80056d4 <_sbrk>
 801043c:	1c43      	adds	r3, r0, #1
 801043e:	d102      	bne.n	8010446 <_sbrk_r+0x1a>
 8010440:	682b      	ldr	r3, [r5, #0]
 8010442:	b103      	cbz	r3, 8010446 <_sbrk_r+0x1a>
 8010444:	6023      	str	r3, [r4, #0]
 8010446:	bd38      	pop	{r3, r4, r5, pc}
 8010448:	20023908 	.word	0x20023908

0801044c <_write_r>:
 801044c:	b538      	push	{r3, r4, r5, lr}
 801044e:	4d07      	ldr	r5, [pc, #28]	; (801046c <_write_r+0x20>)
 8010450:	4604      	mov	r4, r0
 8010452:	4608      	mov	r0, r1
 8010454:	4611      	mov	r1, r2
 8010456:	2200      	movs	r2, #0
 8010458:	602a      	str	r2, [r5, #0]
 801045a:	461a      	mov	r2, r3
 801045c:	f7f5 f8e9 	bl	8005632 <_write>
 8010460:	1c43      	adds	r3, r0, #1
 8010462:	d102      	bne.n	801046a <_write_r+0x1e>
 8010464:	682b      	ldr	r3, [r5, #0]
 8010466:	b103      	cbz	r3, 801046a <_write_r+0x1e>
 8010468:	6023      	str	r3, [r4, #0]
 801046a:	bd38      	pop	{r3, r4, r5, pc}
 801046c:	20023908 	.word	0x20023908

08010470 <__errno>:
 8010470:	4b01      	ldr	r3, [pc, #4]	; (8010478 <__errno+0x8>)
 8010472:	6818      	ldr	r0, [r3, #0]
 8010474:	4770      	bx	lr
 8010476:	bf00      	nop
 8010478:	20000090 	.word	0x20000090

0801047c <__libc_init_array>:
 801047c:	b570      	push	{r4, r5, r6, lr}
 801047e:	4d0d      	ldr	r5, [pc, #52]	; (80104b4 <__libc_init_array+0x38>)
 8010480:	4c0d      	ldr	r4, [pc, #52]	; (80104b8 <__libc_init_array+0x3c>)
 8010482:	1b64      	subs	r4, r4, r5
 8010484:	10a4      	asrs	r4, r4, #2
 8010486:	2600      	movs	r6, #0
 8010488:	42a6      	cmp	r6, r4
 801048a:	d109      	bne.n	80104a0 <__libc_init_array+0x24>
 801048c:	4d0b      	ldr	r5, [pc, #44]	; (80104bc <__libc_init_array+0x40>)
 801048e:	4c0c      	ldr	r4, [pc, #48]	; (80104c0 <__libc_init_array+0x44>)
 8010490:	f001 ffbc 	bl	801240c <_init>
 8010494:	1b64      	subs	r4, r4, r5
 8010496:	10a4      	asrs	r4, r4, #2
 8010498:	2600      	movs	r6, #0
 801049a:	42a6      	cmp	r6, r4
 801049c:	d105      	bne.n	80104aa <__libc_init_array+0x2e>
 801049e:	bd70      	pop	{r4, r5, r6, pc}
 80104a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80104a4:	4798      	blx	r3
 80104a6:	3601      	adds	r6, #1
 80104a8:	e7ee      	b.n	8010488 <__libc_init_array+0xc>
 80104aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80104ae:	4798      	blx	r3
 80104b0:	3601      	adds	r6, #1
 80104b2:	e7f2      	b.n	801049a <__libc_init_array+0x1e>
 80104b4:	08012d24 	.word	0x08012d24
 80104b8:	08012d24 	.word	0x08012d24
 80104bc:	08012d24 	.word	0x08012d24
 80104c0:	08012d28 	.word	0x08012d28

080104c4 <__retarget_lock_init_recursive>:
 80104c4:	4770      	bx	lr

080104c6 <__retarget_lock_acquire_recursive>:
 80104c6:	4770      	bx	lr

080104c8 <__retarget_lock_release_recursive>:
 80104c8:	4770      	bx	lr

080104ca <memcpy>:
 80104ca:	440a      	add	r2, r1
 80104cc:	4291      	cmp	r1, r2
 80104ce:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80104d2:	d100      	bne.n	80104d6 <memcpy+0xc>
 80104d4:	4770      	bx	lr
 80104d6:	b510      	push	{r4, lr}
 80104d8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80104dc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80104e0:	4291      	cmp	r1, r2
 80104e2:	d1f9      	bne.n	80104d8 <memcpy+0xe>
 80104e4:	bd10      	pop	{r4, pc}

080104e6 <quorem>:
 80104e6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104ea:	6903      	ldr	r3, [r0, #16]
 80104ec:	690c      	ldr	r4, [r1, #16]
 80104ee:	42a3      	cmp	r3, r4
 80104f0:	4607      	mov	r7, r0
 80104f2:	db7e      	blt.n	80105f2 <quorem+0x10c>
 80104f4:	3c01      	subs	r4, #1
 80104f6:	f101 0814 	add.w	r8, r1, #20
 80104fa:	f100 0514 	add.w	r5, r0, #20
 80104fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010502:	9301      	str	r3, [sp, #4]
 8010504:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010508:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801050c:	3301      	adds	r3, #1
 801050e:	429a      	cmp	r2, r3
 8010510:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8010514:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010518:	fbb2 f6f3 	udiv	r6, r2, r3
 801051c:	d331      	bcc.n	8010582 <quorem+0x9c>
 801051e:	f04f 0e00 	mov.w	lr, #0
 8010522:	4640      	mov	r0, r8
 8010524:	46ac      	mov	ip, r5
 8010526:	46f2      	mov	sl, lr
 8010528:	f850 2b04 	ldr.w	r2, [r0], #4
 801052c:	b293      	uxth	r3, r2
 801052e:	fb06 e303 	mla	r3, r6, r3, lr
 8010532:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8010536:	0c1a      	lsrs	r2, r3, #16
 8010538:	b29b      	uxth	r3, r3
 801053a:	ebaa 0303 	sub.w	r3, sl, r3
 801053e:	f8dc a000 	ldr.w	sl, [ip]
 8010542:	fa13 f38a 	uxtah	r3, r3, sl
 8010546:	fb06 220e 	mla	r2, r6, lr, r2
 801054a:	9300      	str	r3, [sp, #0]
 801054c:	9b00      	ldr	r3, [sp, #0]
 801054e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8010552:	b292      	uxth	r2, r2
 8010554:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8010558:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801055c:	f8bd 3000 	ldrh.w	r3, [sp]
 8010560:	4581      	cmp	r9, r0
 8010562:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010566:	f84c 3b04 	str.w	r3, [ip], #4
 801056a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801056e:	d2db      	bcs.n	8010528 <quorem+0x42>
 8010570:	f855 300b 	ldr.w	r3, [r5, fp]
 8010574:	b92b      	cbnz	r3, 8010582 <quorem+0x9c>
 8010576:	9b01      	ldr	r3, [sp, #4]
 8010578:	3b04      	subs	r3, #4
 801057a:	429d      	cmp	r5, r3
 801057c:	461a      	mov	r2, r3
 801057e:	d32c      	bcc.n	80105da <quorem+0xf4>
 8010580:	613c      	str	r4, [r7, #16]
 8010582:	4638      	mov	r0, r7
 8010584:	f001 f8f2 	bl	801176c <__mcmp>
 8010588:	2800      	cmp	r0, #0
 801058a:	db22      	blt.n	80105d2 <quorem+0xec>
 801058c:	3601      	adds	r6, #1
 801058e:	4629      	mov	r1, r5
 8010590:	2000      	movs	r0, #0
 8010592:	f858 2b04 	ldr.w	r2, [r8], #4
 8010596:	f8d1 c000 	ldr.w	ip, [r1]
 801059a:	b293      	uxth	r3, r2
 801059c:	1ac3      	subs	r3, r0, r3
 801059e:	0c12      	lsrs	r2, r2, #16
 80105a0:	fa13 f38c 	uxtah	r3, r3, ip
 80105a4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80105a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80105ac:	b29b      	uxth	r3, r3
 80105ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80105b2:	45c1      	cmp	r9, r8
 80105b4:	f841 3b04 	str.w	r3, [r1], #4
 80105b8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80105bc:	d2e9      	bcs.n	8010592 <quorem+0xac>
 80105be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80105c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80105c6:	b922      	cbnz	r2, 80105d2 <quorem+0xec>
 80105c8:	3b04      	subs	r3, #4
 80105ca:	429d      	cmp	r5, r3
 80105cc:	461a      	mov	r2, r3
 80105ce:	d30a      	bcc.n	80105e6 <quorem+0x100>
 80105d0:	613c      	str	r4, [r7, #16]
 80105d2:	4630      	mov	r0, r6
 80105d4:	b003      	add	sp, #12
 80105d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105da:	6812      	ldr	r2, [r2, #0]
 80105dc:	3b04      	subs	r3, #4
 80105de:	2a00      	cmp	r2, #0
 80105e0:	d1ce      	bne.n	8010580 <quorem+0x9a>
 80105e2:	3c01      	subs	r4, #1
 80105e4:	e7c9      	b.n	801057a <quorem+0x94>
 80105e6:	6812      	ldr	r2, [r2, #0]
 80105e8:	3b04      	subs	r3, #4
 80105ea:	2a00      	cmp	r2, #0
 80105ec:	d1f0      	bne.n	80105d0 <quorem+0xea>
 80105ee:	3c01      	subs	r4, #1
 80105f0:	e7eb      	b.n	80105ca <quorem+0xe4>
 80105f2:	2000      	movs	r0, #0
 80105f4:	e7ee      	b.n	80105d4 <quorem+0xee>
	...

080105f8 <_dtoa_r>:
 80105f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105fc:	ed2d 8b04 	vpush	{d8-d9}
 8010600:	69c5      	ldr	r5, [r0, #28]
 8010602:	b093      	sub	sp, #76	; 0x4c
 8010604:	ed8d 0b02 	vstr	d0, [sp, #8]
 8010608:	ec57 6b10 	vmov	r6, r7, d0
 801060c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8010610:	9107      	str	r1, [sp, #28]
 8010612:	4604      	mov	r4, r0
 8010614:	920a      	str	r2, [sp, #40]	; 0x28
 8010616:	930d      	str	r3, [sp, #52]	; 0x34
 8010618:	b975      	cbnz	r5, 8010638 <_dtoa_r+0x40>
 801061a:	2010      	movs	r0, #16
 801061c:	f7fe ff9c 	bl	800f558 <malloc>
 8010620:	4602      	mov	r2, r0
 8010622:	61e0      	str	r0, [r4, #28]
 8010624:	b920      	cbnz	r0, 8010630 <_dtoa_r+0x38>
 8010626:	4bae      	ldr	r3, [pc, #696]	; (80108e0 <_dtoa_r+0x2e8>)
 8010628:	21ef      	movs	r1, #239	; 0xef
 801062a:	48ae      	ldr	r0, [pc, #696]	; (80108e4 <_dtoa_r+0x2ec>)
 801062c:	f001 fc14 	bl	8011e58 <__assert_func>
 8010630:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010634:	6005      	str	r5, [r0, #0]
 8010636:	60c5      	str	r5, [r0, #12]
 8010638:	69e3      	ldr	r3, [r4, #28]
 801063a:	6819      	ldr	r1, [r3, #0]
 801063c:	b151      	cbz	r1, 8010654 <_dtoa_r+0x5c>
 801063e:	685a      	ldr	r2, [r3, #4]
 8010640:	604a      	str	r2, [r1, #4]
 8010642:	2301      	movs	r3, #1
 8010644:	4093      	lsls	r3, r2
 8010646:	608b      	str	r3, [r1, #8]
 8010648:	4620      	mov	r0, r4
 801064a:	f000 fe53 	bl	80112f4 <_Bfree>
 801064e:	69e3      	ldr	r3, [r4, #28]
 8010650:	2200      	movs	r2, #0
 8010652:	601a      	str	r2, [r3, #0]
 8010654:	1e3b      	subs	r3, r7, #0
 8010656:	bfbb      	ittet	lt
 8010658:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801065c:	9303      	strlt	r3, [sp, #12]
 801065e:	2300      	movge	r3, #0
 8010660:	2201      	movlt	r2, #1
 8010662:	bfac      	ite	ge
 8010664:	f8c8 3000 	strge.w	r3, [r8]
 8010668:	f8c8 2000 	strlt.w	r2, [r8]
 801066c:	4b9e      	ldr	r3, [pc, #632]	; (80108e8 <_dtoa_r+0x2f0>)
 801066e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8010672:	ea33 0308 	bics.w	r3, r3, r8
 8010676:	d11b      	bne.n	80106b0 <_dtoa_r+0xb8>
 8010678:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801067a:	f242 730f 	movw	r3, #9999	; 0x270f
 801067e:	6013      	str	r3, [r2, #0]
 8010680:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8010684:	4333      	orrs	r3, r6
 8010686:	f000 8593 	beq.w	80111b0 <_dtoa_r+0xbb8>
 801068a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801068c:	b963      	cbnz	r3, 80106a8 <_dtoa_r+0xb0>
 801068e:	4b97      	ldr	r3, [pc, #604]	; (80108ec <_dtoa_r+0x2f4>)
 8010690:	e027      	b.n	80106e2 <_dtoa_r+0xea>
 8010692:	4b97      	ldr	r3, [pc, #604]	; (80108f0 <_dtoa_r+0x2f8>)
 8010694:	9300      	str	r3, [sp, #0]
 8010696:	3308      	adds	r3, #8
 8010698:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801069a:	6013      	str	r3, [r2, #0]
 801069c:	9800      	ldr	r0, [sp, #0]
 801069e:	b013      	add	sp, #76	; 0x4c
 80106a0:	ecbd 8b04 	vpop	{d8-d9}
 80106a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80106a8:	4b90      	ldr	r3, [pc, #576]	; (80108ec <_dtoa_r+0x2f4>)
 80106aa:	9300      	str	r3, [sp, #0]
 80106ac:	3303      	adds	r3, #3
 80106ae:	e7f3      	b.n	8010698 <_dtoa_r+0xa0>
 80106b0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80106b4:	2200      	movs	r2, #0
 80106b6:	ec51 0b17 	vmov	r0, r1, d7
 80106ba:	eeb0 8a47 	vmov.f32	s16, s14
 80106be:	eef0 8a67 	vmov.f32	s17, s15
 80106c2:	2300      	movs	r3, #0
 80106c4:	f7f0 fa08 	bl	8000ad8 <__aeabi_dcmpeq>
 80106c8:	4681      	mov	r9, r0
 80106ca:	b160      	cbz	r0, 80106e6 <_dtoa_r+0xee>
 80106cc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80106ce:	2301      	movs	r3, #1
 80106d0:	6013      	str	r3, [r2, #0]
 80106d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80106d4:	2b00      	cmp	r3, #0
 80106d6:	f000 8568 	beq.w	80111aa <_dtoa_r+0xbb2>
 80106da:	4b86      	ldr	r3, [pc, #536]	; (80108f4 <_dtoa_r+0x2fc>)
 80106dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80106de:	6013      	str	r3, [r2, #0]
 80106e0:	3b01      	subs	r3, #1
 80106e2:	9300      	str	r3, [sp, #0]
 80106e4:	e7da      	b.n	801069c <_dtoa_r+0xa4>
 80106e6:	aa10      	add	r2, sp, #64	; 0x40
 80106e8:	a911      	add	r1, sp, #68	; 0x44
 80106ea:	4620      	mov	r0, r4
 80106ec:	eeb0 0a48 	vmov.f32	s0, s16
 80106f0:	eef0 0a68 	vmov.f32	s1, s17
 80106f4:	f001 f8e0 	bl	80118b8 <__d2b>
 80106f8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80106fc:	4682      	mov	sl, r0
 80106fe:	2d00      	cmp	r5, #0
 8010700:	d07f      	beq.n	8010802 <_dtoa_r+0x20a>
 8010702:	ee18 3a90 	vmov	r3, s17
 8010706:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801070a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 801070e:	ec51 0b18 	vmov	r0, r1, d8
 8010712:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8010716:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801071a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 801071e:	4619      	mov	r1, r3
 8010720:	2200      	movs	r2, #0
 8010722:	4b75      	ldr	r3, [pc, #468]	; (80108f8 <_dtoa_r+0x300>)
 8010724:	f7ef fdb8 	bl	8000298 <__aeabi_dsub>
 8010728:	a367      	add	r3, pc, #412	; (adr r3, 80108c8 <_dtoa_r+0x2d0>)
 801072a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801072e:	f7ef ff6b 	bl	8000608 <__aeabi_dmul>
 8010732:	a367      	add	r3, pc, #412	; (adr r3, 80108d0 <_dtoa_r+0x2d8>)
 8010734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010738:	f7ef fdb0 	bl	800029c <__adddf3>
 801073c:	4606      	mov	r6, r0
 801073e:	4628      	mov	r0, r5
 8010740:	460f      	mov	r7, r1
 8010742:	f7ef fef7 	bl	8000534 <__aeabi_i2d>
 8010746:	a364      	add	r3, pc, #400	; (adr r3, 80108d8 <_dtoa_r+0x2e0>)
 8010748:	e9d3 2300 	ldrd	r2, r3, [r3]
 801074c:	f7ef ff5c 	bl	8000608 <__aeabi_dmul>
 8010750:	4602      	mov	r2, r0
 8010752:	460b      	mov	r3, r1
 8010754:	4630      	mov	r0, r6
 8010756:	4639      	mov	r1, r7
 8010758:	f7ef fda0 	bl	800029c <__adddf3>
 801075c:	4606      	mov	r6, r0
 801075e:	460f      	mov	r7, r1
 8010760:	f7f0 fa02 	bl	8000b68 <__aeabi_d2iz>
 8010764:	2200      	movs	r2, #0
 8010766:	4683      	mov	fp, r0
 8010768:	2300      	movs	r3, #0
 801076a:	4630      	mov	r0, r6
 801076c:	4639      	mov	r1, r7
 801076e:	f7f0 f9bd 	bl	8000aec <__aeabi_dcmplt>
 8010772:	b148      	cbz	r0, 8010788 <_dtoa_r+0x190>
 8010774:	4658      	mov	r0, fp
 8010776:	f7ef fedd 	bl	8000534 <__aeabi_i2d>
 801077a:	4632      	mov	r2, r6
 801077c:	463b      	mov	r3, r7
 801077e:	f7f0 f9ab 	bl	8000ad8 <__aeabi_dcmpeq>
 8010782:	b908      	cbnz	r0, 8010788 <_dtoa_r+0x190>
 8010784:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8010788:	f1bb 0f16 	cmp.w	fp, #22
 801078c:	d857      	bhi.n	801083e <_dtoa_r+0x246>
 801078e:	4b5b      	ldr	r3, [pc, #364]	; (80108fc <_dtoa_r+0x304>)
 8010790:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8010794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010798:	ec51 0b18 	vmov	r0, r1, d8
 801079c:	f7f0 f9a6 	bl	8000aec <__aeabi_dcmplt>
 80107a0:	2800      	cmp	r0, #0
 80107a2:	d04e      	beq.n	8010842 <_dtoa_r+0x24a>
 80107a4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80107a8:	2300      	movs	r3, #0
 80107aa:	930c      	str	r3, [sp, #48]	; 0x30
 80107ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80107ae:	1b5b      	subs	r3, r3, r5
 80107b0:	1e5a      	subs	r2, r3, #1
 80107b2:	bf45      	ittet	mi
 80107b4:	f1c3 0301 	rsbmi	r3, r3, #1
 80107b8:	9305      	strmi	r3, [sp, #20]
 80107ba:	2300      	movpl	r3, #0
 80107bc:	2300      	movmi	r3, #0
 80107be:	9206      	str	r2, [sp, #24]
 80107c0:	bf54      	ite	pl
 80107c2:	9305      	strpl	r3, [sp, #20]
 80107c4:	9306      	strmi	r3, [sp, #24]
 80107c6:	f1bb 0f00 	cmp.w	fp, #0
 80107ca:	db3c      	blt.n	8010846 <_dtoa_r+0x24e>
 80107cc:	9b06      	ldr	r3, [sp, #24]
 80107ce:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80107d2:	445b      	add	r3, fp
 80107d4:	9306      	str	r3, [sp, #24]
 80107d6:	2300      	movs	r3, #0
 80107d8:	9308      	str	r3, [sp, #32]
 80107da:	9b07      	ldr	r3, [sp, #28]
 80107dc:	2b09      	cmp	r3, #9
 80107de:	d868      	bhi.n	80108b2 <_dtoa_r+0x2ba>
 80107e0:	2b05      	cmp	r3, #5
 80107e2:	bfc4      	itt	gt
 80107e4:	3b04      	subgt	r3, #4
 80107e6:	9307      	strgt	r3, [sp, #28]
 80107e8:	9b07      	ldr	r3, [sp, #28]
 80107ea:	f1a3 0302 	sub.w	r3, r3, #2
 80107ee:	bfcc      	ite	gt
 80107f0:	2500      	movgt	r5, #0
 80107f2:	2501      	movle	r5, #1
 80107f4:	2b03      	cmp	r3, #3
 80107f6:	f200 8085 	bhi.w	8010904 <_dtoa_r+0x30c>
 80107fa:	e8df f003 	tbb	[pc, r3]
 80107fe:	3b2e      	.short	0x3b2e
 8010800:	5839      	.short	0x5839
 8010802:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8010806:	441d      	add	r5, r3
 8010808:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801080c:	2b20      	cmp	r3, #32
 801080e:	bfc1      	itttt	gt
 8010810:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8010814:	fa08 f803 	lslgt.w	r8, r8, r3
 8010818:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 801081c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8010820:	bfd6      	itet	le
 8010822:	f1c3 0320 	rsble	r3, r3, #32
 8010826:	ea48 0003 	orrgt.w	r0, r8, r3
 801082a:	fa06 f003 	lslle.w	r0, r6, r3
 801082e:	f7ef fe71 	bl	8000514 <__aeabi_ui2d>
 8010832:	2201      	movs	r2, #1
 8010834:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8010838:	3d01      	subs	r5, #1
 801083a:	920e      	str	r2, [sp, #56]	; 0x38
 801083c:	e76f      	b.n	801071e <_dtoa_r+0x126>
 801083e:	2301      	movs	r3, #1
 8010840:	e7b3      	b.n	80107aa <_dtoa_r+0x1b2>
 8010842:	900c      	str	r0, [sp, #48]	; 0x30
 8010844:	e7b2      	b.n	80107ac <_dtoa_r+0x1b4>
 8010846:	9b05      	ldr	r3, [sp, #20]
 8010848:	eba3 030b 	sub.w	r3, r3, fp
 801084c:	9305      	str	r3, [sp, #20]
 801084e:	f1cb 0300 	rsb	r3, fp, #0
 8010852:	9308      	str	r3, [sp, #32]
 8010854:	2300      	movs	r3, #0
 8010856:	930b      	str	r3, [sp, #44]	; 0x2c
 8010858:	e7bf      	b.n	80107da <_dtoa_r+0x1e2>
 801085a:	2300      	movs	r3, #0
 801085c:	9309      	str	r3, [sp, #36]	; 0x24
 801085e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010860:	2b00      	cmp	r3, #0
 8010862:	dc52      	bgt.n	801090a <_dtoa_r+0x312>
 8010864:	2301      	movs	r3, #1
 8010866:	9301      	str	r3, [sp, #4]
 8010868:	9304      	str	r3, [sp, #16]
 801086a:	461a      	mov	r2, r3
 801086c:	920a      	str	r2, [sp, #40]	; 0x28
 801086e:	e00b      	b.n	8010888 <_dtoa_r+0x290>
 8010870:	2301      	movs	r3, #1
 8010872:	e7f3      	b.n	801085c <_dtoa_r+0x264>
 8010874:	2300      	movs	r3, #0
 8010876:	9309      	str	r3, [sp, #36]	; 0x24
 8010878:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801087a:	445b      	add	r3, fp
 801087c:	9301      	str	r3, [sp, #4]
 801087e:	3301      	adds	r3, #1
 8010880:	2b01      	cmp	r3, #1
 8010882:	9304      	str	r3, [sp, #16]
 8010884:	bfb8      	it	lt
 8010886:	2301      	movlt	r3, #1
 8010888:	69e0      	ldr	r0, [r4, #28]
 801088a:	2100      	movs	r1, #0
 801088c:	2204      	movs	r2, #4
 801088e:	f102 0614 	add.w	r6, r2, #20
 8010892:	429e      	cmp	r6, r3
 8010894:	d93d      	bls.n	8010912 <_dtoa_r+0x31a>
 8010896:	6041      	str	r1, [r0, #4]
 8010898:	4620      	mov	r0, r4
 801089a:	f000 fceb 	bl	8011274 <_Balloc>
 801089e:	9000      	str	r0, [sp, #0]
 80108a0:	2800      	cmp	r0, #0
 80108a2:	d139      	bne.n	8010918 <_dtoa_r+0x320>
 80108a4:	4b16      	ldr	r3, [pc, #88]	; (8010900 <_dtoa_r+0x308>)
 80108a6:	4602      	mov	r2, r0
 80108a8:	f240 11af 	movw	r1, #431	; 0x1af
 80108ac:	e6bd      	b.n	801062a <_dtoa_r+0x32>
 80108ae:	2301      	movs	r3, #1
 80108b0:	e7e1      	b.n	8010876 <_dtoa_r+0x27e>
 80108b2:	2501      	movs	r5, #1
 80108b4:	2300      	movs	r3, #0
 80108b6:	9307      	str	r3, [sp, #28]
 80108b8:	9509      	str	r5, [sp, #36]	; 0x24
 80108ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80108be:	9301      	str	r3, [sp, #4]
 80108c0:	9304      	str	r3, [sp, #16]
 80108c2:	2200      	movs	r2, #0
 80108c4:	2312      	movs	r3, #18
 80108c6:	e7d1      	b.n	801086c <_dtoa_r+0x274>
 80108c8:	636f4361 	.word	0x636f4361
 80108cc:	3fd287a7 	.word	0x3fd287a7
 80108d0:	8b60c8b3 	.word	0x8b60c8b3
 80108d4:	3fc68a28 	.word	0x3fc68a28
 80108d8:	509f79fb 	.word	0x509f79fb
 80108dc:	3fd34413 	.word	0x3fd34413
 80108e0:	080129e9 	.word	0x080129e9
 80108e4:	08012a00 	.word	0x08012a00
 80108e8:	7ff00000 	.word	0x7ff00000
 80108ec:	080129e5 	.word	0x080129e5
 80108f0:	080129dc 	.word	0x080129dc
 80108f4:	080129b9 	.word	0x080129b9
 80108f8:	3ff80000 	.word	0x3ff80000
 80108fc:	08012af0 	.word	0x08012af0
 8010900:	08012a58 	.word	0x08012a58
 8010904:	2301      	movs	r3, #1
 8010906:	9309      	str	r3, [sp, #36]	; 0x24
 8010908:	e7d7      	b.n	80108ba <_dtoa_r+0x2c2>
 801090a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801090c:	9301      	str	r3, [sp, #4]
 801090e:	9304      	str	r3, [sp, #16]
 8010910:	e7ba      	b.n	8010888 <_dtoa_r+0x290>
 8010912:	3101      	adds	r1, #1
 8010914:	0052      	lsls	r2, r2, #1
 8010916:	e7ba      	b.n	801088e <_dtoa_r+0x296>
 8010918:	69e3      	ldr	r3, [r4, #28]
 801091a:	9a00      	ldr	r2, [sp, #0]
 801091c:	601a      	str	r2, [r3, #0]
 801091e:	9b04      	ldr	r3, [sp, #16]
 8010920:	2b0e      	cmp	r3, #14
 8010922:	f200 80a8 	bhi.w	8010a76 <_dtoa_r+0x47e>
 8010926:	2d00      	cmp	r5, #0
 8010928:	f000 80a5 	beq.w	8010a76 <_dtoa_r+0x47e>
 801092c:	f1bb 0f00 	cmp.w	fp, #0
 8010930:	dd38      	ble.n	80109a4 <_dtoa_r+0x3ac>
 8010932:	4bc0      	ldr	r3, [pc, #768]	; (8010c34 <_dtoa_r+0x63c>)
 8010934:	f00b 020f 	and.w	r2, fp, #15
 8010938:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801093c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8010940:	e9d3 6700 	ldrd	r6, r7, [r3]
 8010944:	ea4f 182b 	mov.w	r8, fp, asr #4
 8010948:	d019      	beq.n	801097e <_dtoa_r+0x386>
 801094a:	4bbb      	ldr	r3, [pc, #748]	; (8010c38 <_dtoa_r+0x640>)
 801094c:	ec51 0b18 	vmov	r0, r1, d8
 8010950:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010954:	f7ef ff82 	bl	800085c <__aeabi_ddiv>
 8010958:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801095c:	f008 080f 	and.w	r8, r8, #15
 8010960:	2503      	movs	r5, #3
 8010962:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8010c38 <_dtoa_r+0x640>
 8010966:	f1b8 0f00 	cmp.w	r8, #0
 801096a:	d10a      	bne.n	8010982 <_dtoa_r+0x38a>
 801096c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010970:	4632      	mov	r2, r6
 8010972:	463b      	mov	r3, r7
 8010974:	f7ef ff72 	bl	800085c <__aeabi_ddiv>
 8010978:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801097c:	e02b      	b.n	80109d6 <_dtoa_r+0x3de>
 801097e:	2502      	movs	r5, #2
 8010980:	e7ef      	b.n	8010962 <_dtoa_r+0x36a>
 8010982:	f018 0f01 	tst.w	r8, #1
 8010986:	d008      	beq.n	801099a <_dtoa_r+0x3a2>
 8010988:	4630      	mov	r0, r6
 801098a:	4639      	mov	r1, r7
 801098c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8010990:	f7ef fe3a 	bl	8000608 <__aeabi_dmul>
 8010994:	3501      	adds	r5, #1
 8010996:	4606      	mov	r6, r0
 8010998:	460f      	mov	r7, r1
 801099a:	ea4f 0868 	mov.w	r8, r8, asr #1
 801099e:	f109 0908 	add.w	r9, r9, #8
 80109a2:	e7e0      	b.n	8010966 <_dtoa_r+0x36e>
 80109a4:	f000 809f 	beq.w	8010ae6 <_dtoa_r+0x4ee>
 80109a8:	f1cb 0600 	rsb	r6, fp, #0
 80109ac:	4ba1      	ldr	r3, [pc, #644]	; (8010c34 <_dtoa_r+0x63c>)
 80109ae:	4fa2      	ldr	r7, [pc, #648]	; (8010c38 <_dtoa_r+0x640>)
 80109b0:	f006 020f 	and.w	r2, r6, #15
 80109b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80109b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109bc:	ec51 0b18 	vmov	r0, r1, d8
 80109c0:	f7ef fe22 	bl	8000608 <__aeabi_dmul>
 80109c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80109c8:	1136      	asrs	r6, r6, #4
 80109ca:	2300      	movs	r3, #0
 80109cc:	2502      	movs	r5, #2
 80109ce:	2e00      	cmp	r6, #0
 80109d0:	d17e      	bne.n	8010ad0 <_dtoa_r+0x4d8>
 80109d2:	2b00      	cmp	r3, #0
 80109d4:	d1d0      	bne.n	8010978 <_dtoa_r+0x380>
 80109d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80109d8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80109dc:	2b00      	cmp	r3, #0
 80109de:	f000 8084 	beq.w	8010aea <_dtoa_r+0x4f2>
 80109e2:	4b96      	ldr	r3, [pc, #600]	; (8010c3c <_dtoa_r+0x644>)
 80109e4:	2200      	movs	r2, #0
 80109e6:	4640      	mov	r0, r8
 80109e8:	4649      	mov	r1, r9
 80109ea:	f7f0 f87f 	bl	8000aec <__aeabi_dcmplt>
 80109ee:	2800      	cmp	r0, #0
 80109f0:	d07b      	beq.n	8010aea <_dtoa_r+0x4f2>
 80109f2:	9b04      	ldr	r3, [sp, #16]
 80109f4:	2b00      	cmp	r3, #0
 80109f6:	d078      	beq.n	8010aea <_dtoa_r+0x4f2>
 80109f8:	9b01      	ldr	r3, [sp, #4]
 80109fa:	2b00      	cmp	r3, #0
 80109fc:	dd39      	ble.n	8010a72 <_dtoa_r+0x47a>
 80109fe:	4b90      	ldr	r3, [pc, #576]	; (8010c40 <_dtoa_r+0x648>)
 8010a00:	2200      	movs	r2, #0
 8010a02:	4640      	mov	r0, r8
 8010a04:	4649      	mov	r1, r9
 8010a06:	f7ef fdff 	bl	8000608 <__aeabi_dmul>
 8010a0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010a0e:	9e01      	ldr	r6, [sp, #4]
 8010a10:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8010a14:	3501      	adds	r5, #1
 8010a16:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8010a1a:	4628      	mov	r0, r5
 8010a1c:	f7ef fd8a 	bl	8000534 <__aeabi_i2d>
 8010a20:	4642      	mov	r2, r8
 8010a22:	464b      	mov	r3, r9
 8010a24:	f7ef fdf0 	bl	8000608 <__aeabi_dmul>
 8010a28:	4b86      	ldr	r3, [pc, #536]	; (8010c44 <_dtoa_r+0x64c>)
 8010a2a:	2200      	movs	r2, #0
 8010a2c:	f7ef fc36 	bl	800029c <__adddf3>
 8010a30:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8010a34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010a38:	9303      	str	r3, [sp, #12]
 8010a3a:	2e00      	cmp	r6, #0
 8010a3c:	d158      	bne.n	8010af0 <_dtoa_r+0x4f8>
 8010a3e:	4b82      	ldr	r3, [pc, #520]	; (8010c48 <_dtoa_r+0x650>)
 8010a40:	2200      	movs	r2, #0
 8010a42:	4640      	mov	r0, r8
 8010a44:	4649      	mov	r1, r9
 8010a46:	f7ef fc27 	bl	8000298 <__aeabi_dsub>
 8010a4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010a4e:	4680      	mov	r8, r0
 8010a50:	4689      	mov	r9, r1
 8010a52:	f7f0 f869 	bl	8000b28 <__aeabi_dcmpgt>
 8010a56:	2800      	cmp	r0, #0
 8010a58:	f040 8296 	bne.w	8010f88 <_dtoa_r+0x990>
 8010a5c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8010a60:	4640      	mov	r0, r8
 8010a62:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010a66:	4649      	mov	r1, r9
 8010a68:	f7f0 f840 	bl	8000aec <__aeabi_dcmplt>
 8010a6c:	2800      	cmp	r0, #0
 8010a6e:	f040 8289 	bne.w	8010f84 <_dtoa_r+0x98c>
 8010a72:	ed8d 8b02 	vstr	d8, [sp, #8]
 8010a76:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010a78:	2b00      	cmp	r3, #0
 8010a7a:	f2c0 814e 	blt.w	8010d1a <_dtoa_r+0x722>
 8010a7e:	f1bb 0f0e 	cmp.w	fp, #14
 8010a82:	f300 814a 	bgt.w	8010d1a <_dtoa_r+0x722>
 8010a86:	4b6b      	ldr	r3, [pc, #428]	; (8010c34 <_dtoa_r+0x63c>)
 8010a88:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8010a8c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010a90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010a92:	2b00      	cmp	r3, #0
 8010a94:	f280 80dc 	bge.w	8010c50 <_dtoa_r+0x658>
 8010a98:	9b04      	ldr	r3, [sp, #16]
 8010a9a:	2b00      	cmp	r3, #0
 8010a9c:	f300 80d8 	bgt.w	8010c50 <_dtoa_r+0x658>
 8010aa0:	f040 826f 	bne.w	8010f82 <_dtoa_r+0x98a>
 8010aa4:	4b68      	ldr	r3, [pc, #416]	; (8010c48 <_dtoa_r+0x650>)
 8010aa6:	2200      	movs	r2, #0
 8010aa8:	4640      	mov	r0, r8
 8010aaa:	4649      	mov	r1, r9
 8010aac:	f7ef fdac 	bl	8000608 <__aeabi_dmul>
 8010ab0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010ab4:	f7f0 f82e 	bl	8000b14 <__aeabi_dcmpge>
 8010ab8:	9e04      	ldr	r6, [sp, #16]
 8010aba:	4637      	mov	r7, r6
 8010abc:	2800      	cmp	r0, #0
 8010abe:	f040 8245 	bne.w	8010f4c <_dtoa_r+0x954>
 8010ac2:	9d00      	ldr	r5, [sp, #0]
 8010ac4:	2331      	movs	r3, #49	; 0x31
 8010ac6:	f805 3b01 	strb.w	r3, [r5], #1
 8010aca:	f10b 0b01 	add.w	fp, fp, #1
 8010ace:	e241      	b.n	8010f54 <_dtoa_r+0x95c>
 8010ad0:	07f2      	lsls	r2, r6, #31
 8010ad2:	d505      	bpl.n	8010ae0 <_dtoa_r+0x4e8>
 8010ad4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010ad8:	f7ef fd96 	bl	8000608 <__aeabi_dmul>
 8010adc:	3501      	adds	r5, #1
 8010ade:	2301      	movs	r3, #1
 8010ae0:	1076      	asrs	r6, r6, #1
 8010ae2:	3708      	adds	r7, #8
 8010ae4:	e773      	b.n	80109ce <_dtoa_r+0x3d6>
 8010ae6:	2502      	movs	r5, #2
 8010ae8:	e775      	b.n	80109d6 <_dtoa_r+0x3de>
 8010aea:	9e04      	ldr	r6, [sp, #16]
 8010aec:	465f      	mov	r7, fp
 8010aee:	e792      	b.n	8010a16 <_dtoa_r+0x41e>
 8010af0:	9900      	ldr	r1, [sp, #0]
 8010af2:	4b50      	ldr	r3, [pc, #320]	; (8010c34 <_dtoa_r+0x63c>)
 8010af4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010af8:	4431      	add	r1, r6
 8010afa:	9102      	str	r1, [sp, #8]
 8010afc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010afe:	eeb0 9a47 	vmov.f32	s18, s14
 8010b02:	eef0 9a67 	vmov.f32	s19, s15
 8010b06:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8010b0a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010b0e:	2900      	cmp	r1, #0
 8010b10:	d044      	beq.n	8010b9c <_dtoa_r+0x5a4>
 8010b12:	494e      	ldr	r1, [pc, #312]	; (8010c4c <_dtoa_r+0x654>)
 8010b14:	2000      	movs	r0, #0
 8010b16:	f7ef fea1 	bl	800085c <__aeabi_ddiv>
 8010b1a:	ec53 2b19 	vmov	r2, r3, d9
 8010b1e:	f7ef fbbb 	bl	8000298 <__aeabi_dsub>
 8010b22:	9d00      	ldr	r5, [sp, #0]
 8010b24:	ec41 0b19 	vmov	d9, r0, r1
 8010b28:	4649      	mov	r1, r9
 8010b2a:	4640      	mov	r0, r8
 8010b2c:	f7f0 f81c 	bl	8000b68 <__aeabi_d2iz>
 8010b30:	4606      	mov	r6, r0
 8010b32:	f7ef fcff 	bl	8000534 <__aeabi_i2d>
 8010b36:	4602      	mov	r2, r0
 8010b38:	460b      	mov	r3, r1
 8010b3a:	4640      	mov	r0, r8
 8010b3c:	4649      	mov	r1, r9
 8010b3e:	f7ef fbab 	bl	8000298 <__aeabi_dsub>
 8010b42:	3630      	adds	r6, #48	; 0x30
 8010b44:	f805 6b01 	strb.w	r6, [r5], #1
 8010b48:	ec53 2b19 	vmov	r2, r3, d9
 8010b4c:	4680      	mov	r8, r0
 8010b4e:	4689      	mov	r9, r1
 8010b50:	f7ef ffcc 	bl	8000aec <__aeabi_dcmplt>
 8010b54:	2800      	cmp	r0, #0
 8010b56:	d164      	bne.n	8010c22 <_dtoa_r+0x62a>
 8010b58:	4642      	mov	r2, r8
 8010b5a:	464b      	mov	r3, r9
 8010b5c:	4937      	ldr	r1, [pc, #220]	; (8010c3c <_dtoa_r+0x644>)
 8010b5e:	2000      	movs	r0, #0
 8010b60:	f7ef fb9a 	bl	8000298 <__aeabi_dsub>
 8010b64:	ec53 2b19 	vmov	r2, r3, d9
 8010b68:	f7ef ffc0 	bl	8000aec <__aeabi_dcmplt>
 8010b6c:	2800      	cmp	r0, #0
 8010b6e:	f040 80b6 	bne.w	8010cde <_dtoa_r+0x6e6>
 8010b72:	9b02      	ldr	r3, [sp, #8]
 8010b74:	429d      	cmp	r5, r3
 8010b76:	f43f af7c 	beq.w	8010a72 <_dtoa_r+0x47a>
 8010b7a:	4b31      	ldr	r3, [pc, #196]	; (8010c40 <_dtoa_r+0x648>)
 8010b7c:	ec51 0b19 	vmov	r0, r1, d9
 8010b80:	2200      	movs	r2, #0
 8010b82:	f7ef fd41 	bl	8000608 <__aeabi_dmul>
 8010b86:	4b2e      	ldr	r3, [pc, #184]	; (8010c40 <_dtoa_r+0x648>)
 8010b88:	ec41 0b19 	vmov	d9, r0, r1
 8010b8c:	2200      	movs	r2, #0
 8010b8e:	4640      	mov	r0, r8
 8010b90:	4649      	mov	r1, r9
 8010b92:	f7ef fd39 	bl	8000608 <__aeabi_dmul>
 8010b96:	4680      	mov	r8, r0
 8010b98:	4689      	mov	r9, r1
 8010b9a:	e7c5      	b.n	8010b28 <_dtoa_r+0x530>
 8010b9c:	ec51 0b17 	vmov	r0, r1, d7
 8010ba0:	f7ef fd32 	bl	8000608 <__aeabi_dmul>
 8010ba4:	9b02      	ldr	r3, [sp, #8]
 8010ba6:	9d00      	ldr	r5, [sp, #0]
 8010ba8:	930f      	str	r3, [sp, #60]	; 0x3c
 8010baa:	ec41 0b19 	vmov	d9, r0, r1
 8010bae:	4649      	mov	r1, r9
 8010bb0:	4640      	mov	r0, r8
 8010bb2:	f7ef ffd9 	bl	8000b68 <__aeabi_d2iz>
 8010bb6:	4606      	mov	r6, r0
 8010bb8:	f7ef fcbc 	bl	8000534 <__aeabi_i2d>
 8010bbc:	3630      	adds	r6, #48	; 0x30
 8010bbe:	4602      	mov	r2, r0
 8010bc0:	460b      	mov	r3, r1
 8010bc2:	4640      	mov	r0, r8
 8010bc4:	4649      	mov	r1, r9
 8010bc6:	f7ef fb67 	bl	8000298 <__aeabi_dsub>
 8010bca:	f805 6b01 	strb.w	r6, [r5], #1
 8010bce:	9b02      	ldr	r3, [sp, #8]
 8010bd0:	429d      	cmp	r5, r3
 8010bd2:	4680      	mov	r8, r0
 8010bd4:	4689      	mov	r9, r1
 8010bd6:	f04f 0200 	mov.w	r2, #0
 8010bda:	d124      	bne.n	8010c26 <_dtoa_r+0x62e>
 8010bdc:	4b1b      	ldr	r3, [pc, #108]	; (8010c4c <_dtoa_r+0x654>)
 8010bde:	ec51 0b19 	vmov	r0, r1, d9
 8010be2:	f7ef fb5b 	bl	800029c <__adddf3>
 8010be6:	4602      	mov	r2, r0
 8010be8:	460b      	mov	r3, r1
 8010bea:	4640      	mov	r0, r8
 8010bec:	4649      	mov	r1, r9
 8010bee:	f7ef ff9b 	bl	8000b28 <__aeabi_dcmpgt>
 8010bf2:	2800      	cmp	r0, #0
 8010bf4:	d173      	bne.n	8010cde <_dtoa_r+0x6e6>
 8010bf6:	ec53 2b19 	vmov	r2, r3, d9
 8010bfa:	4914      	ldr	r1, [pc, #80]	; (8010c4c <_dtoa_r+0x654>)
 8010bfc:	2000      	movs	r0, #0
 8010bfe:	f7ef fb4b 	bl	8000298 <__aeabi_dsub>
 8010c02:	4602      	mov	r2, r0
 8010c04:	460b      	mov	r3, r1
 8010c06:	4640      	mov	r0, r8
 8010c08:	4649      	mov	r1, r9
 8010c0a:	f7ef ff6f 	bl	8000aec <__aeabi_dcmplt>
 8010c0e:	2800      	cmp	r0, #0
 8010c10:	f43f af2f 	beq.w	8010a72 <_dtoa_r+0x47a>
 8010c14:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8010c16:	1e6b      	subs	r3, r5, #1
 8010c18:	930f      	str	r3, [sp, #60]	; 0x3c
 8010c1a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010c1e:	2b30      	cmp	r3, #48	; 0x30
 8010c20:	d0f8      	beq.n	8010c14 <_dtoa_r+0x61c>
 8010c22:	46bb      	mov	fp, r7
 8010c24:	e04a      	b.n	8010cbc <_dtoa_r+0x6c4>
 8010c26:	4b06      	ldr	r3, [pc, #24]	; (8010c40 <_dtoa_r+0x648>)
 8010c28:	f7ef fcee 	bl	8000608 <__aeabi_dmul>
 8010c2c:	4680      	mov	r8, r0
 8010c2e:	4689      	mov	r9, r1
 8010c30:	e7bd      	b.n	8010bae <_dtoa_r+0x5b6>
 8010c32:	bf00      	nop
 8010c34:	08012af0 	.word	0x08012af0
 8010c38:	08012ac8 	.word	0x08012ac8
 8010c3c:	3ff00000 	.word	0x3ff00000
 8010c40:	40240000 	.word	0x40240000
 8010c44:	401c0000 	.word	0x401c0000
 8010c48:	40140000 	.word	0x40140000
 8010c4c:	3fe00000 	.word	0x3fe00000
 8010c50:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8010c54:	9d00      	ldr	r5, [sp, #0]
 8010c56:	4642      	mov	r2, r8
 8010c58:	464b      	mov	r3, r9
 8010c5a:	4630      	mov	r0, r6
 8010c5c:	4639      	mov	r1, r7
 8010c5e:	f7ef fdfd 	bl	800085c <__aeabi_ddiv>
 8010c62:	f7ef ff81 	bl	8000b68 <__aeabi_d2iz>
 8010c66:	9001      	str	r0, [sp, #4]
 8010c68:	f7ef fc64 	bl	8000534 <__aeabi_i2d>
 8010c6c:	4642      	mov	r2, r8
 8010c6e:	464b      	mov	r3, r9
 8010c70:	f7ef fcca 	bl	8000608 <__aeabi_dmul>
 8010c74:	4602      	mov	r2, r0
 8010c76:	460b      	mov	r3, r1
 8010c78:	4630      	mov	r0, r6
 8010c7a:	4639      	mov	r1, r7
 8010c7c:	f7ef fb0c 	bl	8000298 <__aeabi_dsub>
 8010c80:	9e01      	ldr	r6, [sp, #4]
 8010c82:	9f04      	ldr	r7, [sp, #16]
 8010c84:	3630      	adds	r6, #48	; 0x30
 8010c86:	f805 6b01 	strb.w	r6, [r5], #1
 8010c8a:	9e00      	ldr	r6, [sp, #0]
 8010c8c:	1bae      	subs	r6, r5, r6
 8010c8e:	42b7      	cmp	r7, r6
 8010c90:	4602      	mov	r2, r0
 8010c92:	460b      	mov	r3, r1
 8010c94:	d134      	bne.n	8010d00 <_dtoa_r+0x708>
 8010c96:	f7ef fb01 	bl	800029c <__adddf3>
 8010c9a:	4642      	mov	r2, r8
 8010c9c:	464b      	mov	r3, r9
 8010c9e:	4606      	mov	r6, r0
 8010ca0:	460f      	mov	r7, r1
 8010ca2:	f7ef ff41 	bl	8000b28 <__aeabi_dcmpgt>
 8010ca6:	b9c8      	cbnz	r0, 8010cdc <_dtoa_r+0x6e4>
 8010ca8:	4642      	mov	r2, r8
 8010caa:	464b      	mov	r3, r9
 8010cac:	4630      	mov	r0, r6
 8010cae:	4639      	mov	r1, r7
 8010cb0:	f7ef ff12 	bl	8000ad8 <__aeabi_dcmpeq>
 8010cb4:	b110      	cbz	r0, 8010cbc <_dtoa_r+0x6c4>
 8010cb6:	9b01      	ldr	r3, [sp, #4]
 8010cb8:	07db      	lsls	r3, r3, #31
 8010cba:	d40f      	bmi.n	8010cdc <_dtoa_r+0x6e4>
 8010cbc:	4651      	mov	r1, sl
 8010cbe:	4620      	mov	r0, r4
 8010cc0:	f000 fb18 	bl	80112f4 <_Bfree>
 8010cc4:	2300      	movs	r3, #0
 8010cc6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010cc8:	702b      	strb	r3, [r5, #0]
 8010cca:	f10b 0301 	add.w	r3, fp, #1
 8010cce:	6013      	str	r3, [r2, #0]
 8010cd0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010cd2:	2b00      	cmp	r3, #0
 8010cd4:	f43f ace2 	beq.w	801069c <_dtoa_r+0xa4>
 8010cd8:	601d      	str	r5, [r3, #0]
 8010cda:	e4df      	b.n	801069c <_dtoa_r+0xa4>
 8010cdc:	465f      	mov	r7, fp
 8010cde:	462b      	mov	r3, r5
 8010ce0:	461d      	mov	r5, r3
 8010ce2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010ce6:	2a39      	cmp	r2, #57	; 0x39
 8010ce8:	d106      	bne.n	8010cf8 <_dtoa_r+0x700>
 8010cea:	9a00      	ldr	r2, [sp, #0]
 8010cec:	429a      	cmp	r2, r3
 8010cee:	d1f7      	bne.n	8010ce0 <_dtoa_r+0x6e8>
 8010cf0:	9900      	ldr	r1, [sp, #0]
 8010cf2:	2230      	movs	r2, #48	; 0x30
 8010cf4:	3701      	adds	r7, #1
 8010cf6:	700a      	strb	r2, [r1, #0]
 8010cf8:	781a      	ldrb	r2, [r3, #0]
 8010cfa:	3201      	adds	r2, #1
 8010cfc:	701a      	strb	r2, [r3, #0]
 8010cfe:	e790      	b.n	8010c22 <_dtoa_r+0x62a>
 8010d00:	4ba3      	ldr	r3, [pc, #652]	; (8010f90 <_dtoa_r+0x998>)
 8010d02:	2200      	movs	r2, #0
 8010d04:	f7ef fc80 	bl	8000608 <__aeabi_dmul>
 8010d08:	2200      	movs	r2, #0
 8010d0a:	2300      	movs	r3, #0
 8010d0c:	4606      	mov	r6, r0
 8010d0e:	460f      	mov	r7, r1
 8010d10:	f7ef fee2 	bl	8000ad8 <__aeabi_dcmpeq>
 8010d14:	2800      	cmp	r0, #0
 8010d16:	d09e      	beq.n	8010c56 <_dtoa_r+0x65e>
 8010d18:	e7d0      	b.n	8010cbc <_dtoa_r+0x6c4>
 8010d1a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010d1c:	2a00      	cmp	r2, #0
 8010d1e:	f000 80ca 	beq.w	8010eb6 <_dtoa_r+0x8be>
 8010d22:	9a07      	ldr	r2, [sp, #28]
 8010d24:	2a01      	cmp	r2, #1
 8010d26:	f300 80ad 	bgt.w	8010e84 <_dtoa_r+0x88c>
 8010d2a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010d2c:	2a00      	cmp	r2, #0
 8010d2e:	f000 80a5 	beq.w	8010e7c <_dtoa_r+0x884>
 8010d32:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8010d36:	9e08      	ldr	r6, [sp, #32]
 8010d38:	9d05      	ldr	r5, [sp, #20]
 8010d3a:	9a05      	ldr	r2, [sp, #20]
 8010d3c:	441a      	add	r2, r3
 8010d3e:	9205      	str	r2, [sp, #20]
 8010d40:	9a06      	ldr	r2, [sp, #24]
 8010d42:	2101      	movs	r1, #1
 8010d44:	441a      	add	r2, r3
 8010d46:	4620      	mov	r0, r4
 8010d48:	9206      	str	r2, [sp, #24]
 8010d4a:	f000 fb89 	bl	8011460 <__i2b>
 8010d4e:	4607      	mov	r7, r0
 8010d50:	b165      	cbz	r5, 8010d6c <_dtoa_r+0x774>
 8010d52:	9b06      	ldr	r3, [sp, #24]
 8010d54:	2b00      	cmp	r3, #0
 8010d56:	dd09      	ble.n	8010d6c <_dtoa_r+0x774>
 8010d58:	42ab      	cmp	r3, r5
 8010d5a:	9a05      	ldr	r2, [sp, #20]
 8010d5c:	bfa8      	it	ge
 8010d5e:	462b      	movge	r3, r5
 8010d60:	1ad2      	subs	r2, r2, r3
 8010d62:	9205      	str	r2, [sp, #20]
 8010d64:	9a06      	ldr	r2, [sp, #24]
 8010d66:	1aed      	subs	r5, r5, r3
 8010d68:	1ad3      	subs	r3, r2, r3
 8010d6a:	9306      	str	r3, [sp, #24]
 8010d6c:	9b08      	ldr	r3, [sp, #32]
 8010d6e:	b1f3      	cbz	r3, 8010dae <_dtoa_r+0x7b6>
 8010d70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010d72:	2b00      	cmp	r3, #0
 8010d74:	f000 80a3 	beq.w	8010ebe <_dtoa_r+0x8c6>
 8010d78:	2e00      	cmp	r6, #0
 8010d7a:	dd10      	ble.n	8010d9e <_dtoa_r+0x7a6>
 8010d7c:	4639      	mov	r1, r7
 8010d7e:	4632      	mov	r2, r6
 8010d80:	4620      	mov	r0, r4
 8010d82:	f000 fc2d 	bl	80115e0 <__pow5mult>
 8010d86:	4652      	mov	r2, sl
 8010d88:	4601      	mov	r1, r0
 8010d8a:	4607      	mov	r7, r0
 8010d8c:	4620      	mov	r0, r4
 8010d8e:	f000 fb7d 	bl	801148c <__multiply>
 8010d92:	4651      	mov	r1, sl
 8010d94:	4680      	mov	r8, r0
 8010d96:	4620      	mov	r0, r4
 8010d98:	f000 faac 	bl	80112f4 <_Bfree>
 8010d9c:	46c2      	mov	sl, r8
 8010d9e:	9b08      	ldr	r3, [sp, #32]
 8010da0:	1b9a      	subs	r2, r3, r6
 8010da2:	d004      	beq.n	8010dae <_dtoa_r+0x7b6>
 8010da4:	4651      	mov	r1, sl
 8010da6:	4620      	mov	r0, r4
 8010da8:	f000 fc1a 	bl	80115e0 <__pow5mult>
 8010dac:	4682      	mov	sl, r0
 8010dae:	2101      	movs	r1, #1
 8010db0:	4620      	mov	r0, r4
 8010db2:	f000 fb55 	bl	8011460 <__i2b>
 8010db6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010db8:	2b00      	cmp	r3, #0
 8010dba:	4606      	mov	r6, r0
 8010dbc:	f340 8081 	ble.w	8010ec2 <_dtoa_r+0x8ca>
 8010dc0:	461a      	mov	r2, r3
 8010dc2:	4601      	mov	r1, r0
 8010dc4:	4620      	mov	r0, r4
 8010dc6:	f000 fc0b 	bl	80115e0 <__pow5mult>
 8010dca:	9b07      	ldr	r3, [sp, #28]
 8010dcc:	2b01      	cmp	r3, #1
 8010dce:	4606      	mov	r6, r0
 8010dd0:	dd7a      	ble.n	8010ec8 <_dtoa_r+0x8d0>
 8010dd2:	f04f 0800 	mov.w	r8, #0
 8010dd6:	6933      	ldr	r3, [r6, #16]
 8010dd8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8010ddc:	6918      	ldr	r0, [r3, #16]
 8010dde:	f000 faf1 	bl	80113c4 <__hi0bits>
 8010de2:	f1c0 0020 	rsb	r0, r0, #32
 8010de6:	9b06      	ldr	r3, [sp, #24]
 8010de8:	4418      	add	r0, r3
 8010dea:	f010 001f 	ands.w	r0, r0, #31
 8010dee:	f000 8094 	beq.w	8010f1a <_dtoa_r+0x922>
 8010df2:	f1c0 0320 	rsb	r3, r0, #32
 8010df6:	2b04      	cmp	r3, #4
 8010df8:	f340 8085 	ble.w	8010f06 <_dtoa_r+0x90e>
 8010dfc:	9b05      	ldr	r3, [sp, #20]
 8010dfe:	f1c0 001c 	rsb	r0, r0, #28
 8010e02:	4403      	add	r3, r0
 8010e04:	9305      	str	r3, [sp, #20]
 8010e06:	9b06      	ldr	r3, [sp, #24]
 8010e08:	4403      	add	r3, r0
 8010e0a:	4405      	add	r5, r0
 8010e0c:	9306      	str	r3, [sp, #24]
 8010e0e:	9b05      	ldr	r3, [sp, #20]
 8010e10:	2b00      	cmp	r3, #0
 8010e12:	dd05      	ble.n	8010e20 <_dtoa_r+0x828>
 8010e14:	4651      	mov	r1, sl
 8010e16:	461a      	mov	r2, r3
 8010e18:	4620      	mov	r0, r4
 8010e1a:	f000 fc3b 	bl	8011694 <__lshift>
 8010e1e:	4682      	mov	sl, r0
 8010e20:	9b06      	ldr	r3, [sp, #24]
 8010e22:	2b00      	cmp	r3, #0
 8010e24:	dd05      	ble.n	8010e32 <_dtoa_r+0x83a>
 8010e26:	4631      	mov	r1, r6
 8010e28:	461a      	mov	r2, r3
 8010e2a:	4620      	mov	r0, r4
 8010e2c:	f000 fc32 	bl	8011694 <__lshift>
 8010e30:	4606      	mov	r6, r0
 8010e32:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010e34:	2b00      	cmp	r3, #0
 8010e36:	d072      	beq.n	8010f1e <_dtoa_r+0x926>
 8010e38:	4631      	mov	r1, r6
 8010e3a:	4650      	mov	r0, sl
 8010e3c:	f000 fc96 	bl	801176c <__mcmp>
 8010e40:	2800      	cmp	r0, #0
 8010e42:	da6c      	bge.n	8010f1e <_dtoa_r+0x926>
 8010e44:	2300      	movs	r3, #0
 8010e46:	4651      	mov	r1, sl
 8010e48:	220a      	movs	r2, #10
 8010e4a:	4620      	mov	r0, r4
 8010e4c:	f000 fa74 	bl	8011338 <__multadd>
 8010e50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010e52:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8010e56:	4682      	mov	sl, r0
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	f000 81b0 	beq.w	80111be <_dtoa_r+0xbc6>
 8010e5e:	2300      	movs	r3, #0
 8010e60:	4639      	mov	r1, r7
 8010e62:	220a      	movs	r2, #10
 8010e64:	4620      	mov	r0, r4
 8010e66:	f000 fa67 	bl	8011338 <__multadd>
 8010e6a:	9b01      	ldr	r3, [sp, #4]
 8010e6c:	2b00      	cmp	r3, #0
 8010e6e:	4607      	mov	r7, r0
 8010e70:	f300 8096 	bgt.w	8010fa0 <_dtoa_r+0x9a8>
 8010e74:	9b07      	ldr	r3, [sp, #28]
 8010e76:	2b02      	cmp	r3, #2
 8010e78:	dc59      	bgt.n	8010f2e <_dtoa_r+0x936>
 8010e7a:	e091      	b.n	8010fa0 <_dtoa_r+0x9a8>
 8010e7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010e7e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8010e82:	e758      	b.n	8010d36 <_dtoa_r+0x73e>
 8010e84:	9b04      	ldr	r3, [sp, #16]
 8010e86:	1e5e      	subs	r6, r3, #1
 8010e88:	9b08      	ldr	r3, [sp, #32]
 8010e8a:	42b3      	cmp	r3, r6
 8010e8c:	bfbf      	itttt	lt
 8010e8e:	9b08      	ldrlt	r3, [sp, #32]
 8010e90:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8010e92:	9608      	strlt	r6, [sp, #32]
 8010e94:	1af3      	sublt	r3, r6, r3
 8010e96:	bfb4      	ite	lt
 8010e98:	18d2      	addlt	r2, r2, r3
 8010e9a:	1b9e      	subge	r6, r3, r6
 8010e9c:	9b04      	ldr	r3, [sp, #16]
 8010e9e:	bfbc      	itt	lt
 8010ea0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8010ea2:	2600      	movlt	r6, #0
 8010ea4:	2b00      	cmp	r3, #0
 8010ea6:	bfb7      	itett	lt
 8010ea8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8010eac:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8010eb0:	1a9d      	sublt	r5, r3, r2
 8010eb2:	2300      	movlt	r3, #0
 8010eb4:	e741      	b.n	8010d3a <_dtoa_r+0x742>
 8010eb6:	9e08      	ldr	r6, [sp, #32]
 8010eb8:	9d05      	ldr	r5, [sp, #20]
 8010eba:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8010ebc:	e748      	b.n	8010d50 <_dtoa_r+0x758>
 8010ebe:	9a08      	ldr	r2, [sp, #32]
 8010ec0:	e770      	b.n	8010da4 <_dtoa_r+0x7ac>
 8010ec2:	9b07      	ldr	r3, [sp, #28]
 8010ec4:	2b01      	cmp	r3, #1
 8010ec6:	dc19      	bgt.n	8010efc <_dtoa_r+0x904>
 8010ec8:	9b02      	ldr	r3, [sp, #8]
 8010eca:	b9bb      	cbnz	r3, 8010efc <_dtoa_r+0x904>
 8010ecc:	9b03      	ldr	r3, [sp, #12]
 8010ece:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010ed2:	b99b      	cbnz	r3, 8010efc <_dtoa_r+0x904>
 8010ed4:	9b03      	ldr	r3, [sp, #12]
 8010ed6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010eda:	0d1b      	lsrs	r3, r3, #20
 8010edc:	051b      	lsls	r3, r3, #20
 8010ede:	b183      	cbz	r3, 8010f02 <_dtoa_r+0x90a>
 8010ee0:	9b05      	ldr	r3, [sp, #20]
 8010ee2:	3301      	adds	r3, #1
 8010ee4:	9305      	str	r3, [sp, #20]
 8010ee6:	9b06      	ldr	r3, [sp, #24]
 8010ee8:	3301      	adds	r3, #1
 8010eea:	9306      	str	r3, [sp, #24]
 8010eec:	f04f 0801 	mov.w	r8, #1
 8010ef0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010ef2:	2b00      	cmp	r3, #0
 8010ef4:	f47f af6f 	bne.w	8010dd6 <_dtoa_r+0x7de>
 8010ef8:	2001      	movs	r0, #1
 8010efa:	e774      	b.n	8010de6 <_dtoa_r+0x7ee>
 8010efc:	f04f 0800 	mov.w	r8, #0
 8010f00:	e7f6      	b.n	8010ef0 <_dtoa_r+0x8f8>
 8010f02:	4698      	mov	r8, r3
 8010f04:	e7f4      	b.n	8010ef0 <_dtoa_r+0x8f8>
 8010f06:	d082      	beq.n	8010e0e <_dtoa_r+0x816>
 8010f08:	9a05      	ldr	r2, [sp, #20]
 8010f0a:	331c      	adds	r3, #28
 8010f0c:	441a      	add	r2, r3
 8010f0e:	9205      	str	r2, [sp, #20]
 8010f10:	9a06      	ldr	r2, [sp, #24]
 8010f12:	441a      	add	r2, r3
 8010f14:	441d      	add	r5, r3
 8010f16:	9206      	str	r2, [sp, #24]
 8010f18:	e779      	b.n	8010e0e <_dtoa_r+0x816>
 8010f1a:	4603      	mov	r3, r0
 8010f1c:	e7f4      	b.n	8010f08 <_dtoa_r+0x910>
 8010f1e:	9b04      	ldr	r3, [sp, #16]
 8010f20:	2b00      	cmp	r3, #0
 8010f22:	dc37      	bgt.n	8010f94 <_dtoa_r+0x99c>
 8010f24:	9b07      	ldr	r3, [sp, #28]
 8010f26:	2b02      	cmp	r3, #2
 8010f28:	dd34      	ble.n	8010f94 <_dtoa_r+0x99c>
 8010f2a:	9b04      	ldr	r3, [sp, #16]
 8010f2c:	9301      	str	r3, [sp, #4]
 8010f2e:	9b01      	ldr	r3, [sp, #4]
 8010f30:	b963      	cbnz	r3, 8010f4c <_dtoa_r+0x954>
 8010f32:	4631      	mov	r1, r6
 8010f34:	2205      	movs	r2, #5
 8010f36:	4620      	mov	r0, r4
 8010f38:	f000 f9fe 	bl	8011338 <__multadd>
 8010f3c:	4601      	mov	r1, r0
 8010f3e:	4606      	mov	r6, r0
 8010f40:	4650      	mov	r0, sl
 8010f42:	f000 fc13 	bl	801176c <__mcmp>
 8010f46:	2800      	cmp	r0, #0
 8010f48:	f73f adbb 	bgt.w	8010ac2 <_dtoa_r+0x4ca>
 8010f4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010f4e:	9d00      	ldr	r5, [sp, #0]
 8010f50:	ea6f 0b03 	mvn.w	fp, r3
 8010f54:	f04f 0800 	mov.w	r8, #0
 8010f58:	4631      	mov	r1, r6
 8010f5a:	4620      	mov	r0, r4
 8010f5c:	f000 f9ca 	bl	80112f4 <_Bfree>
 8010f60:	2f00      	cmp	r7, #0
 8010f62:	f43f aeab 	beq.w	8010cbc <_dtoa_r+0x6c4>
 8010f66:	f1b8 0f00 	cmp.w	r8, #0
 8010f6a:	d005      	beq.n	8010f78 <_dtoa_r+0x980>
 8010f6c:	45b8      	cmp	r8, r7
 8010f6e:	d003      	beq.n	8010f78 <_dtoa_r+0x980>
 8010f70:	4641      	mov	r1, r8
 8010f72:	4620      	mov	r0, r4
 8010f74:	f000 f9be 	bl	80112f4 <_Bfree>
 8010f78:	4639      	mov	r1, r7
 8010f7a:	4620      	mov	r0, r4
 8010f7c:	f000 f9ba 	bl	80112f4 <_Bfree>
 8010f80:	e69c      	b.n	8010cbc <_dtoa_r+0x6c4>
 8010f82:	2600      	movs	r6, #0
 8010f84:	4637      	mov	r7, r6
 8010f86:	e7e1      	b.n	8010f4c <_dtoa_r+0x954>
 8010f88:	46bb      	mov	fp, r7
 8010f8a:	4637      	mov	r7, r6
 8010f8c:	e599      	b.n	8010ac2 <_dtoa_r+0x4ca>
 8010f8e:	bf00      	nop
 8010f90:	40240000 	.word	0x40240000
 8010f94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010f96:	2b00      	cmp	r3, #0
 8010f98:	f000 80c8 	beq.w	801112c <_dtoa_r+0xb34>
 8010f9c:	9b04      	ldr	r3, [sp, #16]
 8010f9e:	9301      	str	r3, [sp, #4]
 8010fa0:	2d00      	cmp	r5, #0
 8010fa2:	dd05      	ble.n	8010fb0 <_dtoa_r+0x9b8>
 8010fa4:	4639      	mov	r1, r7
 8010fa6:	462a      	mov	r2, r5
 8010fa8:	4620      	mov	r0, r4
 8010faa:	f000 fb73 	bl	8011694 <__lshift>
 8010fae:	4607      	mov	r7, r0
 8010fb0:	f1b8 0f00 	cmp.w	r8, #0
 8010fb4:	d05b      	beq.n	801106e <_dtoa_r+0xa76>
 8010fb6:	6879      	ldr	r1, [r7, #4]
 8010fb8:	4620      	mov	r0, r4
 8010fba:	f000 f95b 	bl	8011274 <_Balloc>
 8010fbe:	4605      	mov	r5, r0
 8010fc0:	b928      	cbnz	r0, 8010fce <_dtoa_r+0x9d6>
 8010fc2:	4b83      	ldr	r3, [pc, #524]	; (80111d0 <_dtoa_r+0xbd8>)
 8010fc4:	4602      	mov	r2, r0
 8010fc6:	f240 21ef 	movw	r1, #751	; 0x2ef
 8010fca:	f7ff bb2e 	b.w	801062a <_dtoa_r+0x32>
 8010fce:	693a      	ldr	r2, [r7, #16]
 8010fd0:	3202      	adds	r2, #2
 8010fd2:	0092      	lsls	r2, r2, #2
 8010fd4:	f107 010c 	add.w	r1, r7, #12
 8010fd8:	300c      	adds	r0, #12
 8010fda:	f7ff fa76 	bl	80104ca <memcpy>
 8010fde:	2201      	movs	r2, #1
 8010fe0:	4629      	mov	r1, r5
 8010fe2:	4620      	mov	r0, r4
 8010fe4:	f000 fb56 	bl	8011694 <__lshift>
 8010fe8:	9b00      	ldr	r3, [sp, #0]
 8010fea:	3301      	adds	r3, #1
 8010fec:	9304      	str	r3, [sp, #16]
 8010fee:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010ff2:	4413      	add	r3, r2
 8010ff4:	9308      	str	r3, [sp, #32]
 8010ff6:	9b02      	ldr	r3, [sp, #8]
 8010ff8:	f003 0301 	and.w	r3, r3, #1
 8010ffc:	46b8      	mov	r8, r7
 8010ffe:	9306      	str	r3, [sp, #24]
 8011000:	4607      	mov	r7, r0
 8011002:	9b04      	ldr	r3, [sp, #16]
 8011004:	4631      	mov	r1, r6
 8011006:	3b01      	subs	r3, #1
 8011008:	4650      	mov	r0, sl
 801100a:	9301      	str	r3, [sp, #4]
 801100c:	f7ff fa6b 	bl	80104e6 <quorem>
 8011010:	4641      	mov	r1, r8
 8011012:	9002      	str	r0, [sp, #8]
 8011014:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8011018:	4650      	mov	r0, sl
 801101a:	f000 fba7 	bl	801176c <__mcmp>
 801101e:	463a      	mov	r2, r7
 8011020:	9005      	str	r0, [sp, #20]
 8011022:	4631      	mov	r1, r6
 8011024:	4620      	mov	r0, r4
 8011026:	f000 fbbd 	bl	80117a4 <__mdiff>
 801102a:	68c2      	ldr	r2, [r0, #12]
 801102c:	4605      	mov	r5, r0
 801102e:	bb02      	cbnz	r2, 8011072 <_dtoa_r+0xa7a>
 8011030:	4601      	mov	r1, r0
 8011032:	4650      	mov	r0, sl
 8011034:	f000 fb9a 	bl	801176c <__mcmp>
 8011038:	4602      	mov	r2, r0
 801103a:	4629      	mov	r1, r5
 801103c:	4620      	mov	r0, r4
 801103e:	9209      	str	r2, [sp, #36]	; 0x24
 8011040:	f000 f958 	bl	80112f4 <_Bfree>
 8011044:	9b07      	ldr	r3, [sp, #28]
 8011046:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011048:	9d04      	ldr	r5, [sp, #16]
 801104a:	ea43 0102 	orr.w	r1, r3, r2
 801104e:	9b06      	ldr	r3, [sp, #24]
 8011050:	4319      	orrs	r1, r3
 8011052:	d110      	bne.n	8011076 <_dtoa_r+0xa7e>
 8011054:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8011058:	d029      	beq.n	80110ae <_dtoa_r+0xab6>
 801105a:	9b05      	ldr	r3, [sp, #20]
 801105c:	2b00      	cmp	r3, #0
 801105e:	dd02      	ble.n	8011066 <_dtoa_r+0xa6e>
 8011060:	9b02      	ldr	r3, [sp, #8]
 8011062:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8011066:	9b01      	ldr	r3, [sp, #4]
 8011068:	f883 9000 	strb.w	r9, [r3]
 801106c:	e774      	b.n	8010f58 <_dtoa_r+0x960>
 801106e:	4638      	mov	r0, r7
 8011070:	e7ba      	b.n	8010fe8 <_dtoa_r+0x9f0>
 8011072:	2201      	movs	r2, #1
 8011074:	e7e1      	b.n	801103a <_dtoa_r+0xa42>
 8011076:	9b05      	ldr	r3, [sp, #20]
 8011078:	2b00      	cmp	r3, #0
 801107a:	db04      	blt.n	8011086 <_dtoa_r+0xa8e>
 801107c:	9907      	ldr	r1, [sp, #28]
 801107e:	430b      	orrs	r3, r1
 8011080:	9906      	ldr	r1, [sp, #24]
 8011082:	430b      	orrs	r3, r1
 8011084:	d120      	bne.n	80110c8 <_dtoa_r+0xad0>
 8011086:	2a00      	cmp	r2, #0
 8011088:	dded      	ble.n	8011066 <_dtoa_r+0xa6e>
 801108a:	4651      	mov	r1, sl
 801108c:	2201      	movs	r2, #1
 801108e:	4620      	mov	r0, r4
 8011090:	f000 fb00 	bl	8011694 <__lshift>
 8011094:	4631      	mov	r1, r6
 8011096:	4682      	mov	sl, r0
 8011098:	f000 fb68 	bl	801176c <__mcmp>
 801109c:	2800      	cmp	r0, #0
 801109e:	dc03      	bgt.n	80110a8 <_dtoa_r+0xab0>
 80110a0:	d1e1      	bne.n	8011066 <_dtoa_r+0xa6e>
 80110a2:	f019 0f01 	tst.w	r9, #1
 80110a6:	d0de      	beq.n	8011066 <_dtoa_r+0xa6e>
 80110a8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80110ac:	d1d8      	bne.n	8011060 <_dtoa_r+0xa68>
 80110ae:	9a01      	ldr	r2, [sp, #4]
 80110b0:	2339      	movs	r3, #57	; 0x39
 80110b2:	7013      	strb	r3, [r2, #0]
 80110b4:	462b      	mov	r3, r5
 80110b6:	461d      	mov	r5, r3
 80110b8:	3b01      	subs	r3, #1
 80110ba:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80110be:	2a39      	cmp	r2, #57	; 0x39
 80110c0:	d06c      	beq.n	801119c <_dtoa_r+0xba4>
 80110c2:	3201      	adds	r2, #1
 80110c4:	701a      	strb	r2, [r3, #0]
 80110c6:	e747      	b.n	8010f58 <_dtoa_r+0x960>
 80110c8:	2a00      	cmp	r2, #0
 80110ca:	dd07      	ble.n	80110dc <_dtoa_r+0xae4>
 80110cc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80110d0:	d0ed      	beq.n	80110ae <_dtoa_r+0xab6>
 80110d2:	9a01      	ldr	r2, [sp, #4]
 80110d4:	f109 0301 	add.w	r3, r9, #1
 80110d8:	7013      	strb	r3, [r2, #0]
 80110da:	e73d      	b.n	8010f58 <_dtoa_r+0x960>
 80110dc:	9b04      	ldr	r3, [sp, #16]
 80110de:	9a08      	ldr	r2, [sp, #32]
 80110e0:	f803 9c01 	strb.w	r9, [r3, #-1]
 80110e4:	4293      	cmp	r3, r2
 80110e6:	d043      	beq.n	8011170 <_dtoa_r+0xb78>
 80110e8:	4651      	mov	r1, sl
 80110ea:	2300      	movs	r3, #0
 80110ec:	220a      	movs	r2, #10
 80110ee:	4620      	mov	r0, r4
 80110f0:	f000 f922 	bl	8011338 <__multadd>
 80110f4:	45b8      	cmp	r8, r7
 80110f6:	4682      	mov	sl, r0
 80110f8:	f04f 0300 	mov.w	r3, #0
 80110fc:	f04f 020a 	mov.w	r2, #10
 8011100:	4641      	mov	r1, r8
 8011102:	4620      	mov	r0, r4
 8011104:	d107      	bne.n	8011116 <_dtoa_r+0xb1e>
 8011106:	f000 f917 	bl	8011338 <__multadd>
 801110a:	4680      	mov	r8, r0
 801110c:	4607      	mov	r7, r0
 801110e:	9b04      	ldr	r3, [sp, #16]
 8011110:	3301      	adds	r3, #1
 8011112:	9304      	str	r3, [sp, #16]
 8011114:	e775      	b.n	8011002 <_dtoa_r+0xa0a>
 8011116:	f000 f90f 	bl	8011338 <__multadd>
 801111a:	4639      	mov	r1, r7
 801111c:	4680      	mov	r8, r0
 801111e:	2300      	movs	r3, #0
 8011120:	220a      	movs	r2, #10
 8011122:	4620      	mov	r0, r4
 8011124:	f000 f908 	bl	8011338 <__multadd>
 8011128:	4607      	mov	r7, r0
 801112a:	e7f0      	b.n	801110e <_dtoa_r+0xb16>
 801112c:	9b04      	ldr	r3, [sp, #16]
 801112e:	9301      	str	r3, [sp, #4]
 8011130:	9d00      	ldr	r5, [sp, #0]
 8011132:	4631      	mov	r1, r6
 8011134:	4650      	mov	r0, sl
 8011136:	f7ff f9d6 	bl	80104e6 <quorem>
 801113a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 801113e:	9b00      	ldr	r3, [sp, #0]
 8011140:	f805 9b01 	strb.w	r9, [r5], #1
 8011144:	1aea      	subs	r2, r5, r3
 8011146:	9b01      	ldr	r3, [sp, #4]
 8011148:	4293      	cmp	r3, r2
 801114a:	dd07      	ble.n	801115c <_dtoa_r+0xb64>
 801114c:	4651      	mov	r1, sl
 801114e:	2300      	movs	r3, #0
 8011150:	220a      	movs	r2, #10
 8011152:	4620      	mov	r0, r4
 8011154:	f000 f8f0 	bl	8011338 <__multadd>
 8011158:	4682      	mov	sl, r0
 801115a:	e7ea      	b.n	8011132 <_dtoa_r+0xb3a>
 801115c:	9b01      	ldr	r3, [sp, #4]
 801115e:	2b00      	cmp	r3, #0
 8011160:	bfc8      	it	gt
 8011162:	461d      	movgt	r5, r3
 8011164:	9b00      	ldr	r3, [sp, #0]
 8011166:	bfd8      	it	le
 8011168:	2501      	movle	r5, #1
 801116a:	441d      	add	r5, r3
 801116c:	f04f 0800 	mov.w	r8, #0
 8011170:	4651      	mov	r1, sl
 8011172:	2201      	movs	r2, #1
 8011174:	4620      	mov	r0, r4
 8011176:	f000 fa8d 	bl	8011694 <__lshift>
 801117a:	4631      	mov	r1, r6
 801117c:	4682      	mov	sl, r0
 801117e:	f000 faf5 	bl	801176c <__mcmp>
 8011182:	2800      	cmp	r0, #0
 8011184:	dc96      	bgt.n	80110b4 <_dtoa_r+0xabc>
 8011186:	d102      	bne.n	801118e <_dtoa_r+0xb96>
 8011188:	f019 0f01 	tst.w	r9, #1
 801118c:	d192      	bne.n	80110b4 <_dtoa_r+0xabc>
 801118e:	462b      	mov	r3, r5
 8011190:	461d      	mov	r5, r3
 8011192:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011196:	2a30      	cmp	r2, #48	; 0x30
 8011198:	d0fa      	beq.n	8011190 <_dtoa_r+0xb98>
 801119a:	e6dd      	b.n	8010f58 <_dtoa_r+0x960>
 801119c:	9a00      	ldr	r2, [sp, #0]
 801119e:	429a      	cmp	r2, r3
 80111a0:	d189      	bne.n	80110b6 <_dtoa_r+0xabe>
 80111a2:	f10b 0b01 	add.w	fp, fp, #1
 80111a6:	2331      	movs	r3, #49	; 0x31
 80111a8:	e796      	b.n	80110d8 <_dtoa_r+0xae0>
 80111aa:	4b0a      	ldr	r3, [pc, #40]	; (80111d4 <_dtoa_r+0xbdc>)
 80111ac:	f7ff ba99 	b.w	80106e2 <_dtoa_r+0xea>
 80111b0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	f47f aa6d 	bne.w	8010692 <_dtoa_r+0x9a>
 80111b8:	4b07      	ldr	r3, [pc, #28]	; (80111d8 <_dtoa_r+0xbe0>)
 80111ba:	f7ff ba92 	b.w	80106e2 <_dtoa_r+0xea>
 80111be:	9b01      	ldr	r3, [sp, #4]
 80111c0:	2b00      	cmp	r3, #0
 80111c2:	dcb5      	bgt.n	8011130 <_dtoa_r+0xb38>
 80111c4:	9b07      	ldr	r3, [sp, #28]
 80111c6:	2b02      	cmp	r3, #2
 80111c8:	f73f aeb1 	bgt.w	8010f2e <_dtoa_r+0x936>
 80111cc:	e7b0      	b.n	8011130 <_dtoa_r+0xb38>
 80111ce:	bf00      	nop
 80111d0:	08012a58 	.word	0x08012a58
 80111d4:	080129b8 	.word	0x080129b8
 80111d8:	080129dc 	.word	0x080129dc

080111dc <_free_r>:
 80111dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80111de:	2900      	cmp	r1, #0
 80111e0:	d044      	beq.n	801126c <_free_r+0x90>
 80111e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80111e6:	9001      	str	r0, [sp, #4]
 80111e8:	2b00      	cmp	r3, #0
 80111ea:	f1a1 0404 	sub.w	r4, r1, #4
 80111ee:	bfb8      	it	lt
 80111f0:	18e4      	addlt	r4, r4, r3
 80111f2:	f7fe fa61 	bl	800f6b8 <__malloc_lock>
 80111f6:	4a1e      	ldr	r2, [pc, #120]	; (8011270 <_free_r+0x94>)
 80111f8:	9801      	ldr	r0, [sp, #4]
 80111fa:	6813      	ldr	r3, [r2, #0]
 80111fc:	b933      	cbnz	r3, 801120c <_free_r+0x30>
 80111fe:	6063      	str	r3, [r4, #4]
 8011200:	6014      	str	r4, [r2, #0]
 8011202:	b003      	add	sp, #12
 8011204:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011208:	f7fe ba5c 	b.w	800f6c4 <__malloc_unlock>
 801120c:	42a3      	cmp	r3, r4
 801120e:	d908      	bls.n	8011222 <_free_r+0x46>
 8011210:	6825      	ldr	r5, [r4, #0]
 8011212:	1961      	adds	r1, r4, r5
 8011214:	428b      	cmp	r3, r1
 8011216:	bf01      	itttt	eq
 8011218:	6819      	ldreq	r1, [r3, #0]
 801121a:	685b      	ldreq	r3, [r3, #4]
 801121c:	1949      	addeq	r1, r1, r5
 801121e:	6021      	streq	r1, [r4, #0]
 8011220:	e7ed      	b.n	80111fe <_free_r+0x22>
 8011222:	461a      	mov	r2, r3
 8011224:	685b      	ldr	r3, [r3, #4]
 8011226:	b10b      	cbz	r3, 801122c <_free_r+0x50>
 8011228:	42a3      	cmp	r3, r4
 801122a:	d9fa      	bls.n	8011222 <_free_r+0x46>
 801122c:	6811      	ldr	r1, [r2, #0]
 801122e:	1855      	adds	r5, r2, r1
 8011230:	42a5      	cmp	r5, r4
 8011232:	d10b      	bne.n	801124c <_free_r+0x70>
 8011234:	6824      	ldr	r4, [r4, #0]
 8011236:	4421      	add	r1, r4
 8011238:	1854      	adds	r4, r2, r1
 801123a:	42a3      	cmp	r3, r4
 801123c:	6011      	str	r1, [r2, #0]
 801123e:	d1e0      	bne.n	8011202 <_free_r+0x26>
 8011240:	681c      	ldr	r4, [r3, #0]
 8011242:	685b      	ldr	r3, [r3, #4]
 8011244:	6053      	str	r3, [r2, #4]
 8011246:	440c      	add	r4, r1
 8011248:	6014      	str	r4, [r2, #0]
 801124a:	e7da      	b.n	8011202 <_free_r+0x26>
 801124c:	d902      	bls.n	8011254 <_free_r+0x78>
 801124e:	230c      	movs	r3, #12
 8011250:	6003      	str	r3, [r0, #0]
 8011252:	e7d6      	b.n	8011202 <_free_r+0x26>
 8011254:	6825      	ldr	r5, [r4, #0]
 8011256:	1961      	adds	r1, r4, r5
 8011258:	428b      	cmp	r3, r1
 801125a:	bf04      	itt	eq
 801125c:	6819      	ldreq	r1, [r3, #0]
 801125e:	685b      	ldreq	r3, [r3, #4]
 8011260:	6063      	str	r3, [r4, #4]
 8011262:	bf04      	itt	eq
 8011264:	1949      	addeq	r1, r1, r5
 8011266:	6021      	streq	r1, [r4, #0]
 8011268:	6054      	str	r4, [r2, #4]
 801126a:	e7ca      	b.n	8011202 <_free_r+0x26>
 801126c:	b003      	add	sp, #12
 801126e:	bd30      	pop	{r4, r5, pc}
 8011270:	200237c4 	.word	0x200237c4

08011274 <_Balloc>:
 8011274:	b570      	push	{r4, r5, r6, lr}
 8011276:	69c6      	ldr	r6, [r0, #28]
 8011278:	4604      	mov	r4, r0
 801127a:	460d      	mov	r5, r1
 801127c:	b976      	cbnz	r6, 801129c <_Balloc+0x28>
 801127e:	2010      	movs	r0, #16
 8011280:	f7fe f96a 	bl	800f558 <malloc>
 8011284:	4602      	mov	r2, r0
 8011286:	61e0      	str	r0, [r4, #28]
 8011288:	b920      	cbnz	r0, 8011294 <_Balloc+0x20>
 801128a:	4b18      	ldr	r3, [pc, #96]	; (80112ec <_Balloc+0x78>)
 801128c:	4818      	ldr	r0, [pc, #96]	; (80112f0 <_Balloc+0x7c>)
 801128e:	216b      	movs	r1, #107	; 0x6b
 8011290:	f000 fde2 	bl	8011e58 <__assert_func>
 8011294:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011298:	6006      	str	r6, [r0, #0]
 801129a:	60c6      	str	r6, [r0, #12]
 801129c:	69e6      	ldr	r6, [r4, #28]
 801129e:	68f3      	ldr	r3, [r6, #12]
 80112a0:	b183      	cbz	r3, 80112c4 <_Balloc+0x50>
 80112a2:	69e3      	ldr	r3, [r4, #28]
 80112a4:	68db      	ldr	r3, [r3, #12]
 80112a6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80112aa:	b9b8      	cbnz	r0, 80112dc <_Balloc+0x68>
 80112ac:	2101      	movs	r1, #1
 80112ae:	fa01 f605 	lsl.w	r6, r1, r5
 80112b2:	1d72      	adds	r2, r6, #5
 80112b4:	0092      	lsls	r2, r2, #2
 80112b6:	4620      	mov	r0, r4
 80112b8:	f000 fdec 	bl	8011e94 <_calloc_r>
 80112bc:	b160      	cbz	r0, 80112d8 <_Balloc+0x64>
 80112be:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80112c2:	e00e      	b.n	80112e2 <_Balloc+0x6e>
 80112c4:	2221      	movs	r2, #33	; 0x21
 80112c6:	2104      	movs	r1, #4
 80112c8:	4620      	mov	r0, r4
 80112ca:	f000 fde3 	bl	8011e94 <_calloc_r>
 80112ce:	69e3      	ldr	r3, [r4, #28]
 80112d0:	60f0      	str	r0, [r6, #12]
 80112d2:	68db      	ldr	r3, [r3, #12]
 80112d4:	2b00      	cmp	r3, #0
 80112d6:	d1e4      	bne.n	80112a2 <_Balloc+0x2e>
 80112d8:	2000      	movs	r0, #0
 80112da:	bd70      	pop	{r4, r5, r6, pc}
 80112dc:	6802      	ldr	r2, [r0, #0]
 80112de:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80112e2:	2300      	movs	r3, #0
 80112e4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80112e8:	e7f7      	b.n	80112da <_Balloc+0x66>
 80112ea:	bf00      	nop
 80112ec:	080129e9 	.word	0x080129e9
 80112f0:	08012a69 	.word	0x08012a69

080112f4 <_Bfree>:
 80112f4:	b570      	push	{r4, r5, r6, lr}
 80112f6:	69c6      	ldr	r6, [r0, #28]
 80112f8:	4605      	mov	r5, r0
 80112fa:	460c      	mov	r4, r1
 80112fc:	b976      	cbnz	r6, 801131c <_Bfree+0x28>
 80112fe:	2010      	movs	r0, #16
 8011300:	f7fe f92a 	bl	800f558 <malloc>
 8011304:	4602      	mov	r2, r0
 8011306:	61e8      	str	r0, [r5, #28]
 8011308:	b920      	cbnz	r0, 8011314 <_Bfree+0x20>
 801130a:	4b09      	ldr	r3, [pc, #36]	; (8011330 <_Bfree+0x3c>)
 801130c:	4809      	ldr	r0, [pc, #36]	; (8011334 <_Bfree+0x40>)
 801130e:	218f      	movs	r1, #143	; 0x8f
 8011310:	f000 fda2 	bl	8011e58 <__assert_func>
 8011314:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011318:	6006      	str	r6, [r0, #0]
 801131a:	60c6      	str	r6, [r0, #12]
 801131c:	b13c      	cbz	r4, 801132e <_Bfree+0x3a>
 801131e:	69eb      	ldr	r3, [r5, #28]
 8011320:	6862      	ldr	r2, [r4, #4]
 8011322:	68db      	ldr	r3, [r3, #12]
 8011324:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011328:	6021      	str	r1, [r4, #0]
 801132a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801132e:	bd70      	pop	{r4, r5, r6, pc}
 8011330:	080129e9 	.word	0x080129e9
 8011334:	08012a69 	.word	0x08012a69

08011338 <__multadd>:
 8011338:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801133c:	690d      	ldr	r5, [r1, #16]
 801133e:	4607      	mov	r7, r0
 8011340:	460c      	mov	r4, r1
 8011342:	461e      	mov	r6, r3
 8011344:	f101 0c14 	add.w	ip, r1, #20
 8011348:	2000      	movs	r0, #0
 801134a:	f8dc 3000 	ldr.w	r3, [ip]
 801134e:	b299      	uxth	r1, r3
 8011350:	fb02 6101 	mla	r1, r2, r1, r6
 8011354:	0c1e      	lsrs	r6, r3, #16
 8011356:	0c0b      	lsrs	r3, r1, #16
 8011358:	fb02 3306 	mla	r3, r2, r6, r3
 801135c:	b289      	uxth	r1, r1
 801135e:	3001      	adds	r0, #1
 8011360:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011364:	4285      	cmp	r5, r0
 8011366:	f84c 1b04 	str.w	r1, [ip], #4
 801136a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801136e:	dcec      	bgt.n	801134a <__multadd+0x12>
 8011370:	b30e      	cbz	r6, 80113b6 <__multadd+0x7e>
 8011372:	68a3      	ldr	r3, [r4, #8]
 8011374:	42ab      	cmp	r3, r5
 8011376:	dc19      	bgt.n	80113ac <__multadd+0x74>
 8011378:	6861      	ldr	r1, [r4, #4]
 801137a:	4638      	mov	r0, r7
 801137c:	3101      	adds	r1, #1
 801137e:	f7ff ff79 	bl	8011274 <_Balloc>
 8011382:	4680      	mov	r8, r0
 8011384:	b928      	cbnz	r0, 8011392 <__multadd+0x5a>
 8011386:	4602      	mov	r2, r0
 8011388:	4b0c      	ldr	r3, [pc, #48]	; (80113bc <__multadd+0x84>)
 801138a:	480d      	ldr	r0, [pc, #52]	; (80113c0 <__multadd+0x88>)
 801138c:	21ba      	movs	r1, #186	; 0xba
 801138e:	f000 fd63 	bl	8011e58 <__assert_func>
 8011392:	6922      	ldr	r2, [r4, #16]
 8011394:	3202      	adds	r2, #2
 8011396:	f104 010c 	add.w	r1, r4, #12
 801139a:	0092      	lsls	r2, r2, #2
 801139c:	300c      	adds	r0, #12
 801139e:	f7ff f894 	bl	80104ca <memcpy>
 80113a2:	4621      	mov	r1, r4
 80113a4:	4638      	mov	r0, r7
 80113a6:	f7ff ffa5 	bl	80112f4 <_Bfree>
 80113aa:	4644      	mov	r4, r8
 80113ac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80113b0:	3501      	adds	r5, #1
 80113b2:	615e      	str	r6, [r3, #20]
 80113b4:	6125      	str	r5, [r4, #16]
 80113b6:	4620      	mov	r0, r4
 80113b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80113bc:	08012a58 	.word	0x08012a58
 80113c0:	08012a69 	.word	0x08012a69

080113c4 <__hi0bits>:
 80113c4:	0c03      	lsrs	r3, r0, #16
 80113c6:	041b      	lsls	r3, r3, #16
 80113c8:	b9d3      	cbnz	r3, 8011400 <__hi0bits+0x3c>
 80113ca:	0400      	lsls	r0, r0, #16
 80113cc:	2310      	movs	r3, #16
 80113ce:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80113d2:	bf04      	itt	eq
 80113d4:	0200      	lsleq	r0, r0, #8
 80113d6:	3308      	addeq	r3, #8
 80113d8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80113dc:	bf04      	itt	eq
 80113de:	0100      	lsleq	r0, r0, #4
 80113e0:	3304      	addeq	r3, #4
 80113e2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80113e6:	bf04      	itt	eq
 80113e8:	0080      	lsleq	r0, r0, #2
 80113ea:	3302      	addeq	r3, #2
 80113ec:	2800      	cmp	r0, #0
 80113ee:	db05      	blt.n	80113fc <__hi0bits+0x38>
 80113f0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80113f4:	f103 0301 	add.w	r3, r3, #1
 80113f8:	bf08      	it	eq
 80113fa:	2320      	moveq	r3, #32
 80113fc:	4618      	mov	r0, r3
 80113fe:	4770      	bx	lr
 8011400:	2300      	movs	r3, #0
 8011402:	e7e4      	b.n	80113ce <__hi0bits+0xa>

08011404 <__lo0bits>:
 8011404:	6803      	ldr	r3, [r0, #0]
 8011406:	f013 0207 	ands.w	r2, r3, #7
 801140a:	d00c      	beq.n	8011426 <__lo0bits+0x22>
 801140c:	07d9      	lsls	r1, r3, #31
 801140e:	d422      	bmi.n	8011456 <__lo0bits+0x52>
 8011410:	079a      	lsls	r2, r3, #30
 8011412:	bf49      	itett	mi
 8011414:	085b      	lsrmi	r3, r3, #1
 8011416:	089b      	lsrpl	r3, r3, #2
 8011418:	6003      	strmi	r3, [r0, #0]
 801141a:	2201      	movmi	r2, #1
 801141c:	bf5c      	itt	pl
 801141e:	6003      	strpl	r3, [r0, #0]
 8011420:	2202      	movpl	r2, #2
 8011422:	4610      	mov	r0, r2
 8011424:	4770      	bx	lr
 8011426:	b299      	uxth	r1, r3
 8011428:	b909      	cbnz	r1, 801142e <__lo0bits+0x2a>
 801142a:	0c1b      	lsrs	r3, r3, #16
 801142c:	2210      	movs	r2, #16
 801142e:	b2d9      	uxtb	r1, r3
 8011430:	b909      	cbnz	r1, 8011436 <__lo0bits+0x32>
 8011432:	3208      	adds	r2, #8
 8011434:	0a1b      	lsrs	r3, r3, #8
 8011436:	0719      	lsls	r1, r3, #28
 8011438:	bf04      	itt	eq
 801143a:	091b      	lsreq	r3, r3, #4
 801143c:	3204      	addeq	r2, #4
 801143e:	0799      	lsls	r1, r3, #30
 8011440:	bf04      	itt	eq
 8011442:	089b      	lsreq	r3, r3, #2
 8011444:	3202      	addeq	r2, #2
 8011446:	07d9      	lsls	r1, r3, #31
 8011448:	d403      	bmi.n	8011452 <__lo0bits+0x4e>
 801144a:	085b      	lsrs	r3, r3, #1
 801144c:	f102 0201 	add.w	r2, r2, #1
 8011450:	d003      	beq.n	801145a <__lo0bits+0x56>
 8011452:	6003      	str	r3, [r0, #0]
 8011454:	e7e5      	b.n	8011422 <__lo0bits+0x1e>
 8011456:	2200      	movs	r2, #0
 8011458:	e7e3      	b.n	8011422 <__lo0bits+0x1e>
 801145a:	2220      	movs	r2, #32
 801145c:	e7e1      	b.n	8011422 <__lo0bits+0x1e>
	...

08011460 <__i2b>:
 8011460:	b510      	push	{r4, lr}
 8011462:	460c      	mov	r4, r1
 8011464:	2101      	movs	r1, #1
 8011466:	f7ff ff05 	bl	8011274 <_Balloc>
 801146a:	4602      	mov	r2, r0
 801146c:	b928      	cbnz	r0, 801147a <__i2b+0x1a>
 801146e:	4b05      	ldr	r3, [pc, #20]	; (8011484 <__i2b+0x24>)
 8011470:	4805      	ldr	r0, [pc, #20]	; (8011488 <__i2b+0x28>)
 8011472:	f240 1145 	movw	r1, #325	; 0x145
 8011476:	f000 fcef 	bl	8011e58 <__assert_func>
 801147a:	2301      	movs	r3, #1
 801147c:	6144      	str	r4, [r0, #20]
 801147e:	6103      	str	r3, [r0, #16]
 8011480:	bd10      	pop	{r4, pc}
 8011482:	bf00      	nop
 8011484:	08012a58 	.word	0x08012a58
 8011488:	08012a69 	.word	0x08012a69

0801148c <__multiply>:
 801148c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011490:	4691      	mov	r9, r2
 8011492:	690a      	ldr	r2, [r1, #16]
 8011494:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011498:	429a      	cmp	r2, r3
 801149a:	bfb8      	it	lt
 801149c:	460b      	movlt	r3, r1
 801149e:	460c      	mov	r4, r1
 80114a0:	bfbc      	itt	lt
 80114a2:	464c      	movlt	r4, r9
 80114a4:	4699      	movlt	r9, r3
 80114a6:	6927      	ldr	r7, [r4, #16]
 80114a8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80114ac:	68a3      	ldr	r3, [r4, #8]
 80114ae:	6861      	ldr	r1, [r4, #4]
 80114b0:	eb07 060a 	add.w	r6, r7, sl
 80114b4:	42b3      	cmp	r3, r6
 80114b6:	b085      	sub	sp, #20
 80114b8:	bfb8      	it	lt
 80114ba:	3101      	addlt	r1, #1
 80114bc:	f7ff feda 	bl	8011274 <_Balloc>
 80114c0:	b930      	cbnz	r0, 80114d0 <__multiply+0x44>
 80114c2:	4602      	mov	r2, r0
 80114c4:	4b44      	ldr	r3, [pc, #272]	; (80115d8 <__multiply+0x14c>)
 80114c6:	4845      	ldr	r0, [pc, #276]	; (80115dc <__multiply+0x150>)
 80114c8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80114cc:	f000 fcc4 	bl	8011e58 <__assert_func>
 80114d0:	f100 0514 	add.w	r5, r0, #20
 80114d4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80114d8:	462b      	mov	r3, r5
 80114da:	2200      	movs	r2, #0
 80114dc:	4543      	cmp	r3, r8
 80114de:	d321      	bcc.n	8011524 <__multiply+0x98>
 80114e0:	f104 0314 	add.w	r3, r4, #20
 80114e4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80114e8:	f109 0314 	add.w	r3, r9, #20
 80114ec:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80114f0:	9202      	str	r2, [sp, #8]
 80114f2:	1b3a      	subs	r2, r7, r4
 80114f4:	3a15      	subs	r2, #21
 80114f6:	f022 0203 	bic.w	r2, r2, #3
 80114fa:	3204      	adds	r2, #4
 80114fc:	f104 0115 	add.w	r1, r4, #21
 8011500:	428f      	cmp	r7, r1
 8011502:	bf38      	it	cc
 8011504:	2204      	movcc	r2, #4
 8011506:	9201      	str	r2, [sp, #4]
 8011508:	9a02      	ldr	r2, [sp, #8]
 801150a:	9303      	str	r3, [sp, #12]
 801150c:	429a      	cmp	r2, r3
 801150e:	d80c      	bhi.n	801152a <__multiply+0x9e>
 8011510:	2e00      	cmp	r6, #0
 8011512:	dd03      	ble.n	801151c <__multiply+0x90>
 8011514:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011518:	2b00      	cmp	r3, #0
 801151a:	d05b      	beq.n	80115d4 <__multiply+0x148>
 801151c:	6106      	str	r6, [r0, #16]
 801151e:	b005      	add	sp, #20
 8011520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011524:	f843 2b04 	str.w	r2, [r3], #4
 8011528:	e7d8      	b.n	80114dc <__multiply+0x50>
 801152a:	f8b3 a000 	ldrh.w	sl, [r3]
 801152e:	f1ba 0f00 	cmp.w	sl, #0
 8011532:	d024      	beq.n	801157e <__multiply+0xf2>
 8011534:	f104 0e14 	add.w	lr, r4, #20
 8011538:	46a9      	mov	r9, r5
 801153a:	f04f 0c00 	mov.w	ip, #0
 801153e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8011542:	f8d9 1000 	ldr.w	r1, [r9]
 8011546:	fa1f fb82 	uxth.w	fp, r2
 801154a:	b289      	uxth	r1, r1
 801154c:	fb0a 110b 	mla	r1, sl, fp, r1
 8011550:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8011554:	f8d9 2000 	ldr.w	r2, [r9]
 8011558:	4461      	add	r1, ip
 801155a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801155e:	fb0a c20b 	mla	r2, sl, fp, ip
 8011562:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8011566:	b289      	uxth	r1, r1
 8011568:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801156c:	4577      	cmp	r7, lr
 801156e:	f849 1b04 	str.w	r1, [r9], #4
 8011572:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8011576:	d8e2      	bhi.n	801153e <__multiply+0xb2>
 8011578:	9a01      	ldr	r2, [sp, #4]
 801157a:	f845 c002 	str.w	ip, [r5, r2]
 801157e:	9a03      	ldr	r2, [sp, #12]
 8011580:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8011584:	3304      	adds	r3, #4
 8011586:	f1b9 0f00 	cmp.w	r9, #0
 801158a:	d021      	beq.n	80115d0 <__multiply+0x144>
 801158c:	6829      	ldr	r1, [r5, #0]
 801158e:	f104 0c14 	add.w	ip, r4, #20
 8011592:	46ae      	mov	lr, r5
 8011594:	f04f 0a00 	mov.w	sl, #0
 8011598:	f8bc b000 	ldrh.w	fp, [ip]
 801159c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80115a0:	fb09 220b 	mla	r2, r9, fp, r2
 80115a4:	4452      	add	r2, sl
 80115a6:	b289      	uxth	r1, r1
 80115a8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80115ac:	f84e 1b04 	str.w	r1, [lr], #4
 80115b0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80115b4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80115b8:	f8be 1000 	ldrh.w	r1, [lr]
 80115bc:	fb09 110a 	mla	r1, r9, sl, r1
 80115c0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80115c4:	4567      	cmp	r7, ip
 80115c6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80115ca:	d8e5      	bhi.n	8011598 <__multiply+0x10c>
 80115cc:	9a01      	ldr	r2, [sp, #4]
 80115ce:	50a9      	str	r1, [r5, r2]
 80115d0:	3504      	adds	r5, #4
 80115d2:	e799      	b.n	8011508 <__multiply+0x7c>
 80115d4:	3e01      	subs	r6, #1
 80115d6:	e79b      	b.n	8011510 <__multiply+0x84>
 80115d8:	08012a58 	.word	0x08012a58
 80115dc:	08012a69 	.word	0x08012a69

080115e0 <__pow5mult>:
 80115e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80115e4:	4615      	mov	r5, r2
 80115e6:	f012 0203 	ands.w	r2, r2, #3
 80115ea:	4606      	mov	r6, r0
 80115ec:	460f      	mov	r7, r1
 80115ee:	d007      	beq.n	8011600 <__pow5mult+0x20>
 80115f0:	4c25      	ldr	r4, [pc, #148]	; (8011688 <__pow5mult+0xa8>)
 80115f2:	3a01      	subs	r2, #1
 80115f4:	2300      	movs	r3, #0
 80115f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80115fa:	f7ff fe9d 	bl	8011338 <__multadd>
 80115fe:	4607      	mov	r7, r0
 8011600:	10ad      	asrs	r5, r5, #2
 8011602:	d03d      	beq.n	8011680 <__pow5mult+0xa0>
 8011604:	69f4      	ldr	r4, [r6, #28]
 8011606:	b97c      	cbnz	r4, 8011628 <__pow5mult+0x48>
 8011608:	2010      	movs	r0, #16
 801160a:	f7fd ffa5 	bl	800f558 <malloc>
 801160e:	4602      	mov	r2, r0
 8011610:	61f0      	str	r0, [r6, #28]
 8011612:	b928      	cbnz	r0, 8011620 <__pow5mult+0x40>
 8011614:	4b1d      	ldr	r3, [pc, #116]	; (801168c <__pow5mult+0xac>)
 8011616:	481e      	ldr	r0, [pc, #120]	; (8011690 <__pow5mult+0xb0>)
 8011618:	f240 11b3 	movw	r1, #435	; 0x1b3
 801161c:	f000 fc1c 	bl	8011e58 <__assert_func>
 8011620:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011624:	6004      	str	r4, [r0, #0]
 8011626:	60c4      	str	r4, [r0, #12]
 8011628:	f8d6 801c 	ldr.w	r8, [r6, #28]
 801162c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011630:	b94c      	cbnz	r4, 8011646 <__pow5mult+0x66>
 8011632:	f240 2171 	movw	r1, #625	; 0x271
 8011636:	4630      	mov	r0, r6
 8011638:	f7ff ff12 	bl	8011460 <__i2b>
 801163c:	2300      	movs	r3, #0
 801163e:	f8c8 0008 	str.w	r0, [r8, #8]
 8011642:	4604      	mov	r4, r0
 8011644:	6003      	str	r3, [r0, #0]
 8011646:	f04f 0900 	mov.w	r9, #0
 801164a:	07eb      	lsls	r3, r5, #31
 801164c:	d50a      	bpl.n	8011664 <__pow5mult+0x84>
 801164e:	4639      	mov	r1, r7
 8011650:	4622      	mov	r2, r4
 8011652:	4630      	mov	r0, r6
 8011654:	f7ff ff1a 	bl	801148c <__multiply>
 8011658:	4639      	mov	r1, r7
 801165a:	4680      	mov	r8, r0
 801165c:	4630      	mov	r0, r6
 801165e:	f7ff fe49 	bl	80112f4 <_Bfree>
 8011662:	4647      	mov	r7, r8
 8011664:	106d      	asrs	r5, r5, #1
 8011666:	d00b      	beq.n	8011680 <__pow5mult+0xa0>
 8011668:	6820      	ldr	r0, [r4, #0]
 801166a:	b938      	cbnz	r0, 801167c <__pow5mult+0x9c>
 801166c:	4622      	mov	r2, r4
 801166e:	4621      	mov	r1, r4
 8011670:	4630      	mov	r0, r6
 8011672:	f7ff ff0b 	bl	801148c <__multiply>
 8011676:	6020      	str	r0, [r4, #0]
 8011678:	f8c0 9000 	str.w	r9, [r0]
 801167c:	4604      	mov	r4, r0
 801167e:	e7e4      	b.n	801164a <__pow5mult+0x6a>
 8011680:	4638      	mov	r0, r7
 8011682:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011686:	bf00      	nop
 8011688:	08012bb8 	.word	0x08012bb8
 801168c:	080129e9 	.word	0x080129e9
 8011690:	08012a69 	.word	0x08012a69

08011694 <__lshift>:
 8011694:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011698:	460c      	mov	r4, r1
 801169a:	6849      	ldr	r1, [r1, #4]
 801169c:	6923      	ldr	r3, [r4, #16]
 801169e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80116a2:	68a3      	ldr	r3, [r4, #8]
 80116a4:	4607      	mov	r7, r0
 80116a6:	4691      	mov	r9, r2
 80116a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80116ac:	f108 0601 	add.w	r6, r8, #1
 80116b0:	42b3      	cmp	r3, r6
 80116b2:	db0b      	blt.n	80116cc <__lshift+0x38>
 80116b4:	4638      	mov	r0, r7
 80116b6:	f7ff fddd 	bl	8011274 <_Balloc>
 80116ba:	4605      	mov	r5, r0
 80116bc:	b948      	cbnz	r0, 80116d2 <__lshift+0x3e>
 80116be:	4602      	mov	r2, r0
 80116c0:	4b28      	ldr	r3, [pc, #160]	; (8011764 <__lshift+0xd0>)
 80116c2:	4829      	ldr	r0, [pc, #164]	; (8011768 <__lshift+0xd4>)
 80116c4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80116c8:	f000 fbc6 	bl	8011e58 <__assert_func>
 80116cc:	3101      	adds	r1, #1
 80116ce:	005b      	lsls	r3, r3, #1
 80116d0:	e7ee      	b.n	80116b0 <__lshift+0x1c>
 80116d2:	2300      	movs	r3, #0
 80116d4:	f100 0114 	add.w	r1, r0, #20
 80116d8:	f100 0210 	add.w	r2, r0, #16
 80116dc:	4618      	mov	r0, r3
 80116de:	4553      	cmp	r3, sl
 80116e0:	db33      	blt.n	801174a <__lshift+0xb6>
 80116e2:	6920      	ldr	r0, [r4, #16]
 80116e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80116e8:	f104 0314 	add.w	r3, r4, #20
 80116ec:	f019 091f 	ands.w	r9, r9, #31
 80116f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80116f4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80116f8:	d02b      	beq.n	8011752 <__lshift+0xbe>
 80116fa:	f1c9 0e20 	rsb	lr, r9, #32
 80116fe:	468a      	mov	sl, r1
 8011700:	2200      	movs	r2, #0
 8011702:	6818      	ldr	r0, [r3, #0]
 8011704:	fa00 f009 	lsl.w	r0, r0, r9
 8011708:	4310      	orrs	r0, r2
 801170a:	f84a 0b04 	str.w	r0, [sl], #4
 801170e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011712:	459c      	cmp	ip, r3
 8011714:	fa22 f20e 	lsr.w	r2, r2, lr
 8011718:	d8f3      	bhi.n	8011702 <__lshift+0x6e>
 801171a:	ebac 0304 	sub.w	r3, ip, r4
 801171e:	3b15      	subs	r3, #21
 8011720:	f023 0303 	bic.w	r3, r3, #3
 8011724:	3304      	adds	r3, #4
 8011726:	f104 0015 	add.w	r0, r4, #21
 801172a:	4584      	cmp	ip, r0
 801172c:	bf38      	it	cc
 801172e:	2304      	movcc	r3, #4
 8011730:	50ca      	str	r2, [r1, r3]
 8011732:	b10a      	cbz	r2, 8011738 <__lshift+0xa4>
 8011734:	f108 0602 	add.w	r6, r8, #2
 8011738:	3e01      	subs	r6, #1
 801173a:	4638      	mov	r0, r7
 801173c:	612e      	str	r6, [r5, #16]
 801173e:	4621      	mov	r1, r4
 8011740:	f7ff fdd8 	bl	80112f4 <_Bfree>
 8011744:	4628      	mov	r0, r5
 8011746:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801174a:	f842 0f04 	str.w	r0, [r2, #4]!
 801174e:	3301      	adds	r3, #1
 8011750:	e7c5      	b.n	80116de <__lshift+0x4a>
 8011752:	3904      	subs	r1, #4
 8011754:	f853 2b04 	ldr.w	r2, [r3], #4
 8011758:	f841 2f04 	str.w	r2, [r1, #4]!
 801175c:	459c      	cmp	ip, r3
 801175e:	d8f9      	bhi.n	8011754 <__lshift+0xc0>
 8011760:	e7ea      	b.n	8011738 <__lshift+0xa4>
 8011762:	bf00      	nop
 8011764:	08012a58 	.word	0x08012a58
 8011768:	08012a69 	.word	0x08012a69

0801176c <__mcmp>:
 801176c:	b530      	push	{r4, r5, lr}
 801176e:	6902      	ldr	r2, [r0, #16]
 8011770:	690c      	ldr	r4, [r1, #16]
 8011772:	1b12      	subs	r2, r2, r4
 8011774:	d10e      	bne.n	8011794 <__mcmp+0x28>
 8011776:	f100 0314 	add.w	r3, r0, #20
 801177a:	3114      	adds	r1, #20
 801177c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8011780:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8011784:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8011788:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801178c:	42a5      	cmp	r5, r4
 801178e:	d003      	beq.n	8011798 <__mcmp+0x2c>
 8011790:	d305      	bcc.n	801179e <__mcmp+0x32>
 8011792:	2201      	movs	r2, #1
 8011794:	4610      	mov	r0, r2
 8011796:	bd30      	pop	{r4, r5, pc}
 8011798:	4283      	cmp	r3, r0
 801179a:	d3f3      	bcc.n	8011784 <__mcmp+0x18>
 801179c:	e7fa      	b.n	8011794 <__mcmp+0x28>
 801179e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80117a2:	e7f7      	b.n	8011794 <__mcmp+0x28>

080117a4 <__mdiff>:
 80117a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117a8:	460c      	mov	r4, r1
 80117aa:	4606      	mov	r6, r0
 80117ac:	4611      	mov	r1, r2
 80117ae:	4620      	mov	r0, r4
 80117b0:	4690      	mov	r8, r2
 80117b2:	f7ff ffdb 	bl	801176c <__mcmp>
 80117b6:	1e05      	subs	r5, r0, #0
 80117b8:	d110      	bne.n	80117dc <__mdiff+0x38>
 80117ba:	4629      	mov	r1, r5
 80117bc:	4630      	mov	r0, r6
 80117be:	f7ff fd59 	bl	8011274 <_Balloc>
 80117c2:	b930      	cbnz	r0, 80117d2 <__mdiff+0x2e>
 80117c4:	4b3a      	ldr	r3, [pc, #232]	; (80118b0 <__mdiff+0x10c>)
 80117c6:	4602      	mov	r2, r0
 80117c8:	f240 2137 	movw	r1, #567	; 0x237
 80117cc:	4839      	ldr	r0, [pc, #228]	; (80118b4 <__mdiff+0x110>)
 80117ce:	f000 fb43 	bl	8011e58 <__assert_func>
 80117d2:	2301      	movs	r3, #1
 80117d4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80117d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80117dc:	bfa4      	itt	ge
 80117de:	4643      	movge	r3, r8
 80117e0:	46a0      	movge	r8, r4
 80117e2:	4630      	mov	r0, r6
 80117e4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80117e8:	bfa6      	itte	ge
 80117ea:	461c      	movge	r4, r3
 80117ec:	2500      	movge	r5, #0
 80117ee:	2501      	movlt	r5, #1
 80117f0:	f7ff fd40 	bl	8011274 <_Balloc>
 80117f4:	b920      	cbnz	r0, 8011800 <__mdiff+0x5c>
 80117f6:	4b2e      	ldr	r3, [pc, #184]	; (80118b0 <__mdiff+0x10c>)
 80117f8:	4602      	mov	r2, r0
 80117fa:	f240 2145 	movw	r1, #581	; 0x245
 80117fe:	e7e5      	b.n	80117cc <__mdiff+0x28>
 8011800:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8011804:	6926      	ldr	r6, [r4, #16]
 8011806:	60c5      	str	r5, [r0, #12]
 8011808:	f104 0914 	add.w	r9, r4, #20
 801180c:	f108 0514 	add.w	r5, r8, #20
 8011810:	f100 0e14 	add.w	lr, r0, #20
 8011814:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8011818:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801181c:	f108 0210 	add.w	r2, r8, #16
 8011820:	46f2      	mov	sl, lr
 8011822:	2100      	movs	r1, #0
 8011824:	f859 3b04 	ldr.w	r3, [r9], #4
 8011828:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801182c:	fa11 f88b 	uxtah	r8, r1, fp
 8011830:	b299      	uxth	r1, r3
 8011832:	0c1b      	lsrs	r3, r3, #16
 8011834:	eba8 0801 	sub.w	r8, r8, r1
 8011838:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801183c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8011840:	fa1f f888 	uxth.w	r8, r8
 8011844:	1419      	asrs	r1, r3, #16
 8011846:	454e      	cmp	r6, r9
 8011848:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801184c:	f84a 3b04 	str.w	r3, [sl], #4
 8011850:	d8e8      	bhi.n	8011824 <__mdiff+0x80>
 8011852:	1b33      	subs	r3, r6, r4
 8011854:	3b15      	subs	r3, #21
 8011856:	f023 0303 	bic.w	r3, r3, #3
 801185a:	3304      	adds	r3, #4
 801185c:	3415      	adds	r4, #21
 801185e:	42a6      	cmp	r6, r4
 8011860:	bf38      	it	cc
 8011862:	2304      	movcc	r3, #4
 8011864:	441d      	add	r5, r3
 8011866:	4473      	add	r3, lr
 8011868:	469e      	mov	lr, r3
 801186a:	462e      	mov	r6, r5
 801186c:	4566      	cmp	r6, ip
 801186e:	d30e      	bcc.n	801188e <__mdiff+0xea>
 8011870:	f10c 0203 	add.w	r2, ip, #3
 8011874:	1b52      	subs	r2, r2, r5
 8011876:	f022 0203 	bic.w	r2, r2, #3
 801187a:	3d03      	subs	r5, #3
 801187c:	45ac      	cmp	ip, r5
 801187e:	bf38      	it	cc
 8011880:	2200      	movcc	r2, #0
 8011882:	4413      	add	r3, r2
 8011884:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8011888:	b17a      	cbz	r2, 80118aa <__mdiff+0x106>
 801188a:	6107      	str	r7, [r0, #16]
 801188c:	e7a4      	b.n	80117d8 <__mdiff+0x34>
 801188e:	f856 8b04 	ldr.w	r8, [r6], #4
 8011892:	fa11 f288 	uxtah	r2, r1, r8
 8011896:	1414      	asrs	r4, r2, #16
 8011898:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801189c:	b292      	uxth	r2, r2
 801189e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80118a2:	f84e 2b04 	str.w	r2, [lr], #4
 80118a6:	1421      	asrs	r1, r4, #16
 80118a8:	e7e0      	b.n	801186c <__mdiff+0xc8>
 80118aa:	3f01      	subs	r7, #1
 80118ac:	e7ea      	b.n	8011884 <__mdiff+0xe0>
 80118ae:	bf00      	nop
 80118b0:	08012a58 	.word	0x08012a58
 80118b4:	08012a69 	.word	0x08012a69

080118b8 <__d2b>:
 80118b8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80118bc:	460f      	mov	r7, r1
 80118be:	2101      	movs	r1, #1
 80118c0:	ec59 8b10 	vmov	r8, r9, d0
 80118c4:	4616      	mov	r6, r2
 80118c6:	f7ff fcd5 	bl	8011274 <_Balloc>
 80118ca:	4604      	mov	r4, r0
 80118cc:	b930      	cbnz	r0, 80118dc <__d2b+0x24>
 80118ce:	4602      	mov	r2, r0
 80118d0:	4b24      	ldr	r3, [pc, #144]	; (8011964 <__d2b+0xac>)
 80118d2:	4825      	ldr	r0, [pc, #148]	; (8011968 <__d2b+0xb0>)
 80118d4:	f240 310f 	movw	r1, #783	; 0x30f
 80118d8:	f000 fabe 	bl	8011e58 <__assert_func>
 80118dc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80118e0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80118e4:	bb2d      	cbnz	r5, 8011932 <__d2b+0x7a>
 80118e6:	9301      	str	r3, [sp, #4]
 80118e8:	f1b8 0300 	subs.w	r3, r8, #0
 80118ec:	d026      	beq.n	801193c <__d2b+0x84>
 80118ee:	4668      	mov	r0, sp
 80118f0:	9300      	str	r3, [sp, #0]
 80118f2:	f7ff fd87 	bl	8011404 <__lo0bits>
 80118f6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80118fa:	b1e8      	cbz	r0, 8011938 <__d2b+0x80>
 80118fc:	f1c0 0320 	rsb	r3, r0, #32
 8011900:	fa02 f303 	lsl.w	r3, r2, r3
 8011904:	430b      	orrs	r3, r1
 8011906:	40c2      	lsrs	r2, r0
 8011908:	6163      	str	r3, [r4, #20]
 801190a:	9201      	str	r2, [sp, #4]
 801190c:	9b01      	ldr	r3, [sp, #4]
 801190e:	61a3      	str	r3, [r4, #24]
 8011910:	2b00      	cmp	r3, #0
 8011912:	bf14      	ite	ne
 8011914:	2202      	movne	r2, #2
 8011916:	2201      	moveq	r2, #1
 8011918:	6122      	str	r2, [r4, #16]
 801191a:	b1bd      	cbz	r5, 801194c <__d2b+0x94>
 801191c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8011920:	4405      	add	r5, r0
 8011922:	603d      	str	r5, [r7, #0]
 8011924:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011928:	6030      	str	r0, [r6, #0]
 801192a:	4620      	mov	r0, r4
 801192c:	b003      	add	sp, #12
 801192e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011932:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011936:	e7d6      	b.n	80118e6 <__d2b+0x2e>
 8011938:	6161      	str	r1, [r4, #20]
 801193a:	e7e7      	b.n	801190c <__d2b+0x54>
 801193c:	a801      	add	r0, sp, #4
 801193e:	f7ff fd61 	bl	8011404 <__lo0bits>
 8011942:	9b01      	ldr	r3, [sp, #4]
 8011944:	6163      	str	r3, [r4, #20]
 8011946:	3020      	adds	r0, #32
 8011948:	2201      	movs	r2, #1
 801194a:	e7e5      	b.n	8011918 <__d2b+0x60>
 801194c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011950:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011954:	6038      	str	r0, [r7, #0]
 8011956:	6918      	ldr	r0, [r3, #16]
 8011958:	f7ff fd34 	bl	80113c4 <__hi0bits>
 801195c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011960:	e7e2      	b.n	8011928 <__d2b+0x70>
 8011962:	bf00      	nop
 8011964:	08012a58 	.word	0x08012a58
 8011968:	08012a69 	.word	0x08012a69

0801196c <__sfputc_r>:
 801196c:	6893      	ldr	r3, [r2, #8]
 801196e:	3b01      	subs	r3, #1
 8011970:	2b00      	cmp	r3, #0
 8011972:	b410      	push	{r4}
 8011974:	6093      	str	r3, [r2, #8]
 8011976:	da08      	bge.n	801198a <__sfputc_r+0x1e>
 8011978:	6994      	ldr	r4, [r2, #24]
 801197a:	42a3      	cmp	r3, r4
 801197c:	db01      	blt.n	8011982 <__sfputc_r+0x16>
 801197e:	290a      	cmp	r1, #10
 8011980:	d103      	bne.n	801198a <__sfputc_r+0x1e>
 8011982:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011986:	f7fe bc7c 	b.w	8010282 <__swbuf_r>
 801198a:	6813      	ldr	r3, [r2, #0]
 801198c:	1c58      	adds	r0, r3, #1
 801198e:	6010      	str	r0, [r2, #0]
 8011990:	7019      	strb	r1, [r3, #0]
 8011992:	4608      	mov	r0, r1
 8011994:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011998:	4770      	bx	lr

0801199a <__sfputs_r>:
 801199a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801199c:	4606      	mov	r6, r0
 801199e:	460f      	mov	r7, r1
 80119a0:	4614      	mov	r4, r2
 80119a2:	18d5      	adds	r5, r2, r3
 80119a4:	42ac      	cmp	r4, r5
 80119a6:	d101      	bne.n	80119ac <__sfputs_r+0x12>
 80119a8:	2000      	movs	r0, #0
 80119aa:	e007      	b.n	80119bc <__sfputs_r+0x22>
 80119ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80119b0:	463a      	mov	r2, r7
 80119b2:	4630      	mov	r0, r6
 80119b4:	f7ff ffda 	bl	801196c <__sfputc_r>
 80119b8:	1c43      	adds	r3, r0, #1
 80119ba:	d1f3      	bne.n	80119a4 <__sfputs_r+0xa>
 80119bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080119c0 <_vfiprintf_r>:
 80119c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119c4:	460d      	mov	r5, r1
 80119c6:	b09d      	sub	sp, #116	; 0x74
 80119c8:	4614      	mov	r4, r2
 80119ca:	4698      	mov	r8, r3
 80119cc:	4606      	mov	r6, r0
 80119ce:	b118      	cbz	r0, 80119d8 <_vfiprintf_r+0x18>
 80119d0:	6a03      	ldr	r3, [r0, #32]
 80119d2:	b90b      	cbnz	r3, 80119d8 <_vfiprintf_r+0x18>
 80119d4:	f7fe fb6e 	bl	80100b4 <__sinit>
 80119d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80119da:	07d9      	lsls	r1, r3, #31
 80119dc:	d405      	bmi.n	80119ea <_vfiprintf_r+0x2a>
 80119de:	89ab      	ldrh	r3, [r5, #12]
 80119e0:	059a      	lsls	r2, r3, #22
 80119e2:	d402      	bmi.n	80119ea <_vfiprintf_r+0x2a>
 80119e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80119e6:	f7fe fd6e 	bl	80104c6 <__retarget_lock_acquire_recursive>
 80119ea:	89ab      	ldrh	r3, [r5, #12]
 80119ec:	071b      	lsls	r3, r3, #28
 80119ee:	d501      	bpl.n	80119f4 <_vfiprintf_r+0x34>
 80119f0:	692b      	ldr	r3, [r5, #16]
 80119f2:	b99b      	cbnz	r3, 8011a1c <_vfiprintf_r+0x5c>
 80119f4:	4629      	mov	r1, r5
 80119f6:	4630      	mov	r0, r6
 80119f8:	f7fe fc80 	bl	80102fc <__swsetup_r>
 80119fc:	b170      	cbz	r0, 8011a1c <_vfiprintf_r+0x5c>
 80119fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011a00:	07dc      	lsls	r4, r3, #31
 8011a02:	d504      	bpl.n	8011a0e <_vfiprintf_r+0x4e>
 8011a04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011a08:	b01d      	add	sp, #116	; 0x74
 8011a0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a0e:	89ab      	ldrh	r3, [r5, #12]
 8011a10:	0598      	lsls	r0, r3, #22
 8011a12:	d4f7      	bmi.n	8011a04 <_vfiprintf_r+0x44>
 8011a14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011a16:	f7fe fd57 	bl	80104c8 <__retarget_lock_release_recursive>
 8011a1a:	e7f3      	b.n	8011a04 <_vfiprintf_r+0x44>
 8011a1c:	2300      	movs	r3, #0
 8011a1e:	9309      	str	r3, [sp, #36]	; 0x24
 8011a20:	2320      	movs	r3, #32
 8011a22:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011a26:	f8cd 800c 	str.w	r8, [sp, #12]
 8011a2a:	2330      	movs	r3, #48	; 0x30
 8011a2c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8011be0 <_vfiprintf_r+0x220>
 8011a30:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011a34:	f04f 0901 	mov.w	r9, #1
 8011a38:	4623      	mov	r3, r4
 8011a3a:	469a      	mov	sl, r3
 8011a3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011a40:	b10a      	cbz	r2, 8011a46 <_vfiprintf_r+0x86>
 8011a42:	2a25      	cmp	r2, #37	; 0x25
 8011a44:	d1f9      	bne.n	8011a3a <_vfiprintf_r+0x7a>
 8011a46:	ebba 0b04 	subs.w	fp, sl, r4
 8011a4a:	d00b      	beq.n	8011a64 <_vfiprintf_r+0xa4>
 8011a4c:	465b      	mov	r3, fp
 8011a4e:	4622      	mov	r2, r4
 8011a50:	4629      	mov	r1, r5
 8011a52:	4630      	mov	r0, r6
 8011a54:	f7ff ffa1 	bl	801199a <__sfputs_r>
 8011a58:	3001      	adds	r0, #1
 8011a5a:	f000 80a9 	beq.w	8011bb0 <_vfiprintf_r+0x1f0>
 8011a5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011a60:	445a      	add	r2, fp
 8011a62:	9209      	str	r2, [sp, #36]	; 0x24
 8011a64:	f89a 3000 	ldrb.w	r3, [sl]
 8011a68:	2b00      	cmp	r3, #0
 8011a6a:	f000 80a1 	beq.w	8011bb0 <_vfiprintf_r+0x1f0>
 8011a6e:	2300      	movs	r3, #0
 8011a70:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011a74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011a78:	f10a 0a01 	add.w	sl, sl, #1
 8011a7c:	9304      	str	r3, [sp, #16]
 8011a7e:	9307      	str	r3, [sp, #28]
 8011a80:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011a84:	931a      	str	r3, [sp, #104]	; 0x68
 8011a86:	4654      	mov	r4, sl
 8011a88:	2205      	movs	r2, #5
 8011a8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a8e:	4854      	ldr	r0, [pc, #336]	; (8011be0 <_vfiprintf_r+0x220>)
 8011a90:	f7ee fba6 	bl	80001e0 <memchr>
 8011a94:	9a04      	ldr	r2, [sp, #16]
 8011a96:	b9d8      	cbnz	r0, 8011ad0 <_vfiprintf_r+0x110>
 8011a98:	06d1      	lsls	r1, r2, #27
 8011a9a:	bf44      	itt	mi
 8011a9c:	2320      	movmi	r3, #32
 8011a9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011aa2:	0713      	lsls	r3, r2, #28
 8011aa4:	bf44      	itt	mi
 8011aa6:	232b      	movmi	r3, #43	; 0x2b
 8011aa8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011aac:	f89a 3000 	ldrb.w	r3, [sl]
 8011ab0:	2b2a      	cmp	r3, #42	; 0x2a
 8011ab2:	d015      	beq.n	8011ae0 <_vfiprintf_r+0x120>
 8011ab4:	9a07      	ldr	r2, [sp, #28]
 8011ab6:	4654      	mov	r4, sl
 8011ab8:	2000      	movs	r0, #0
 8011aba:	f04f 0c0a 	mov.w	ip, #10
 8011abe:	4621      	mov	r1, r4
 8011ac0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011ac4:	3b30      	subs	r3, #48	; 0x30
 8011ac6:	2b09      	cmp	r3, #9
 8011ac8:	d94d      	bls.n	8011b66 <_vfiprintf_r+0x1a6>
 8011aca:	b1b0      	cbz	r0, 8011afa <_vfiprintf_r+0x13a>
 8011acc:	9207      	str	r2, [sp, #28]
 8011ace:	e014      	b.n	8011afa <_vfiprintf_r+0x13a>
 8011ad0:	eba0 0308 	sub.w	r3, r0, r8
 8011ad4:	fa09 f303 	lsl.w	r3, r9, r3
 8011ad8:	4313      	orrs	r3, r2
 8011ada:	9304      	str	r3, [sp, #16]
 8011adc:	46a2      	mov	sl, r4
 8011ade:	e7d2      	b.n	8011a86 <_vfiprintf_r+0xc6>
 8011ae0:	9b03      	ldr	r3, [sp, #12]
 8011ae2:	1d19      	adds	r1, r3, #4
 8011ae4:	681b      	ldr	r3, [r3, #0]
 8011ae6:	9103      	str	r1, [sp, #12]
 8011ae8:	2b00      	cmp	r3, #0
 8011aea:	bfbb      	ittet	lt
 8011aec:	425b      	neglt	r3, r3
 8011aee:	f042 0202 	orrlt.w	r2, r2, #2
 8011af2:	9307      	strge	r3, [sp, #28]
 8011af4:	9307      	strlt	r3, [sp, #28]
 8011af6:	bfb8      	it	lt
 8011af8:	9204      	strlt	r2, [sp, #16]
 8011afa:	7823      	ldrb	r3, [r4, #0]
 8011afc:	2b2e      	cmp	r3, #46	; 0x2e
 8011afe:	d10c      	bne.n	8011b1a <_vfiprintf_r+0x15a>
 8011b00:	7863      	ldrb	r3, [r4, #1]
 8011b02:	2b2a      	cmp	r3, #42	; 0x2a
 8011b04:	d134      	bne.n	8011b70 <_vfiprintf_r+0x1b0>
 8011b06:	9b03      	ldr	r3, [sp, #12]
 8011b08:	1d1a      	adds	r2, r3, #4
 8011b0a:	681b      	ldr	r3, [r3, #0]
 8011b0c:	9203      	str	r2, [sp, #12]
 8011b0e:	2b00      	cmp	r3, #0
 8011b10:	bfb8      	it	lt
 8011b12:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8011b16:	3402      	adds	r4, #2
 8011b18:	9305      	str	r3, [sp, #20]
 8011b1a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8011bf0 <_vfiprintf_r+0x230>
 8011b1e:	7821      	ldrb	r1, [r4, #0]
 8011b20:	2203      	movs	r2, #3
 8011b22:	4650      	mov	r0, sl
 8011b24:	f7ee fb5c 	bl	80001e0 <memchr>
 8011b28:	b138      	cbz	r0, 8011b3a <_vfiprintf_r+0x17a>
 8011b2a:	9b04      	ldr	r3, [sp, #16]
 8011b2c:	eba0 000a 	sub.w	r0, r0, sl
 8011b30:	2240      	movs	r2, #64	; 0x40
 8011b32:	4082      	lsls	r2, r0
 8011b34:	4313      	orrs	r3, r2
 8011b36:	3401      	adds	r4, #1
 8011b38:	9304      	str	r3, [sp, #16]
 8011b3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011b3e:	4829      	ldr	r0, [pc, #164]	; (8011be4 <_vfiprintf_r+0x224>)
 8011b40:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011b44:	2206      	movs	r2, #6
 8011b46:	f7ee fb4b 	bl	80001e0 <memchr>
 8011b4a:	2800      	cmp	r0, #0
 8011b4c:	d03f      	beq.n	8011bce <_vfiprintf_r+0x20e>
 8011b4e:	4b26      	ldr	r3, [pc, #152]	; (8011be8 <_vfiprintf_r+0x228>)
 8011b50:	bb1b      	cbnz	r3, 8011b9a <_vfiprintf_r+0x1da>
 8011b52:	9b03      	ldr	r3, [sp, #12]
 8011b54:	3307      	adds	r3, #7
 8011b56:	f023 0307 	bic.w	r3, r3, #7
 8011b5a:	3308      	adds	r3, #8
 8011b5c:	9303      	str	r3, [sp, #12]
 8011b5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011b60:	443b      	add	r3, r7
 8011b62:	9309      	str	r3, [sp, #36]	; 0x24
 8011b64:	e768      	b.n	8011a38 <_vfiprintf_r+0x78>
 8011b66:	fb0c 3202 	mla	r2, ip, r2, r3
 8011b6a:	460c      	mov	r4, r1
 8011b6c:	2001      	movs	r0, #1
 8011b6e:	e7a6      	b.n	8011abe <_vfiprintf_r+0xfe>
 8011b70:	2300      	movs	r3, #0
 8011b72:	3401      	adds	r4, #1
 8011b74:	9305      	str	r3, [sp, #20]
 8011b76:	4619      	mov	r1, r3
 8011b78:	f04f 0c0a 	mov.w	ip, #10
 8011b7c:	4620      	mov	r0, r4
 8011b7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011b82:	3a30      	subs	r2, #48	; 0x30
 8011b84:	2a09      	cmp	r2, #9
 8011b86:	d903      	bls.n	8011b90 <_vfiprintf_r+0x1d0>
 8011b88:	2b00      	cmp	r3, #0
 8011b8a:	d0c6      	beq.n	8011b1a <_vfiprintf_r+0x15a>
 8011b8c:	9105      	str	r1, [sp, #20]
 8011b8e:	e7c4      	b.n	8011b1a <_vfiprintf_r+0x15a>
 8011b90:	fb0c 2101 	mla	r1, ip, r1, r2
 8011b94:	4604      	mov	r4, r0
 8011b96:	2301      	movs	r3, #1
 8011b98:	e7f0      	b.n	8011b7c <_vfiprintf_r+0x1bc>
 8011b9a:	ab03      	add	r3, sp, #12
 8011b9c:	9300      	str	r3, [sp, #0]
 8011b9e:	462a      	mov	r2, r5
 8011ba0:	4b12      	ldr	r3, [pc, #72]	; (8011bec <_vfiprintf_r+0x22c>)
 8011ba2:	a904      	add	r1, sp, #16
 8011ba4:	4630      	mov	r0, r6
 8011ba6:	f7fd fe33 	bl	800f810 <_printf_float>
 8011baa:	4607      	mov	r7, r0
 8011bac:	1c78      	adds	r0, r7, #1
 8011bae:	d1d6      	bne.n	8011b5e <_vfiprintf_r+0x19e>
 8011bb0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011bb2:	07d9      	lsls	r1, r3, #31
 8011bb4:	d405      	bmi.n	8011bc2 <_vfiprintf_r+0x202>
 8011bb6:	89ab      	ldrh	r3, [r5, #12]
 8011bb8:	059a      	lsls	r2, r3, #22
 8011bba:	d402      	bmi.n	8011bc2 <_vfiprintf_r+0x202>
 8011bbc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011bbe:	f7fe fc83 	bl	80104c8 <__retarget_lock_release_recursive>
 8011bc2:	89ab      	ldrh	r3, [r5, #12]
 8011bc4:	065b      	lsls	r3, r3, #25
 8011bc6:	f53f af1d 	bmi.w	8011a04 <_vfiprintf_r+0x44>
 8011bca:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011bcc:	e71c      	b.n	8011a08 <_vfiprintf_r+0x48>
 8011bce:	ab03      	add	r3, sp, #12
 8011bd0:	9300      	str	r3, [sp, #0]
 8011bd2:	462a      	mov	r2, r5
 8011bd4:	4b05      	ldr	r3, [pc, #20]	; (8011bec <_vfiprintf_r+0x22c>)
 8011bd6:	a904      	add	r1, sp, #16
 8011bd8:	4630      	mov	r0, r6
 8011bda:	f7fe f8bd 	bl	800fd58 <_printf_i>
 8011bde:	e7e4      	b.n	8011baa <_vfiprintf_r+0x1ea>
 8011be0:	08012bc4 	.word	0x08012bc4
 8011be4:	08012bce 	.word	0x08012bce
 8011be8:	0800f811 	.word	0x0800f811
 8011bec:	0801199b 	.word	0x0801199b
 8011bf0:	08012bca 	.word	0x08012bca

08011bf4 <__sflush_r>:
 8011bf4:	898a      	ldrh	r2, [r1, #12]
 8011bf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011bfa:	4605      	mov	r5, r0
 8011bfc:	0710      	lsls	r0, r2, #28
 8011bfe:	460c      	mov	r4, r1
 8011c00:	d458      	bmi.n	8011cb4 <__sflush_r+0xc0>
 8011c02:	684b      	ldr	r3, [r1, #4]
 8011c04:	2b00      	cmp	r3, #0
 8011c06:	dc05      	bgt.n	8011c14 <__sflush_r+0x20>
 8011c08:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011c0a:	2b00      	cmp	r3, #0
 8011c0c:	dc02      	bgt.n	8011c14 <__sflush_r+0x20>
 8011c0e:	2000      	movs	r0, #0
 8011c10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011c14:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011c16:	2e00      	cmp	r6, #0
 8011c18:	d0f9      	beq.n	8011c0e <__sflush_r+0x1a>
 8011c1a:	2300      	movs	r3, #0
 8011c1c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011c20:	682f      	ldr	r7, [r5, #0]
 8011c22:	6a21      	ldr	r1, [r4, #32]
 8011c24:	602b      	str	r3, [r5, #0]
 8011c26:	d032      	beq.n	8011c8e <__sflush_r+0x9a>
 8011c28:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011c2a:	89a3      	ldrh	r3, [r4, #12]
 8011c2c:	075a      	lsls	r2, r3, #29
 8011c2e:	d505      	bpl.n	8011c3c <__sflush_r+0x48>
 8011c30:	6863      	ldr	r3, [r4, #4]
 8011c32:	1ac0      	subs	r0, r0, r3
 8011c34:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011c36:	b10b      	cbz	r3, 8011c3c <__sflush_r+0x48>
 8011c38:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011c3a:	1ac0      	subs	r0, r0, r3
 8011c3c:	2300      	movs	r3, #0
 8011c3e:	4602      	mov	r2, r0
 8011c40:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011c42:	6a21      	ldr	r1, [r4, #32]
 8011c44:	4628      	mov	r0, r5
 8011c46:	47b0      	blx	r6
 8011c48:	1c43      	adds	r3, r0, #1
 8011c4a:	89a3      	ldrh	r3, [r4, #12]
 8011c4c:	d106      	bne.n	8011c5c <__sflush_r+0x68>
 8011c4e:	6829      	ldr	r1, [r5, #0]
 8011c50:	291d      	cmp	r1, #29
 8011c52:	d82b      	bhi.n	8011cac <__sflush_r+0xb8>
 8011c54:	4a29      	ldr	r2, [pc, #164]	; (8011cfc <__sflush_r+0x108>)
 8011c56:	410a      	asrs	r2, r1
 8011c58:	07d6      	lsls	r6, r2, #31
 8011c5a:	d427      	bmi.n	8011cac <__sflush_r+0xb8>
 8011c5c:	2200      	movs	r2, #0
 8011c5e:	6062      	str	r2, [r4, #4]
 8011c60:	04d9      	lsls	r1, r3, #19
 8011c62:	6922      	ldr	r2, [r4, #16]
 8011c64:	6022      	str	r2, [r4, #0]
 8011c66:	d504      	bpl.n	8011c72 <__sflush_r+0x7e>
 8011c68:	1c42      	adds	r2, r0, #1
 8011c6a:	d101      	bne.n	8011c70 <__sflush_r+0x7c>
 8011c6c:	682b      	ldr	r3, [r5, #0]
 8011c6e:	b903      	cbnz	r3, 8011c72 <__sflush_r+0x7e>
 8011c70:	6560      	str	r0, [r4, #84]	; 0x54
 8011c72:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011c74:	602f      	str	r7, [r5, #0]
 8011c76:	2900      	cmp	r1, #0
 8011c78:	d0c9      	beq.n	8011c0e <__sflush_r+0x1a>
 8011c7a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011c7e:	4299      	cmp	r1, r3
 8011c80:	d002      	beq.n	8011c88 <__sflush_r+0x94>
 8011c82:	4628      	mov	r0, r5
 8011c84:	f7ff faaa 	bl	80111dc <_free_r>
 8011c88:	2000      	movs	r0, #0
 8011c8a:	6360      	str	r0, [r4, #52]	; 0x34
 8011c8c:	e7c0      	b.n	8011c10 <__sflush_r+0x1c>
 8011c8e:	2301      	movs	r3, #1
 8011c90:	4628      	mov	r0, r5
 8011c92:	47b0      	blx	r6
 8011c94:	1c41      	adds	r1, r0, #1
 8011c96:	d1c8      	bne.n	8011c2a <__sflush_r+0x36>
 8011c98:	682b      	ldr	r3, [r5, #0]
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	d0c5      	beq.n	8011c2a <__sflush_r+0x36>
 8011c9e:	2b1d      	cmp	r3, #29
 8011ca0:	d001      	beq.n	8011ca6 <__sflush_r+0xb2>
 8011ca2:	2b16      	cmp	r3, #22
 8011ca4:	d101      	bne.n	8011caa <__sflush_r+0xb6>
 8011ca6:	602f      	str	r7, [r5, #0]
 8011ca8:	e7b1      	b.n	8011c0e <__sflush_r+0x1a>
 8011caa:	89a3      	ldrh	r3, [r4, #12]
 8011cac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011cb0:	81a3      	strh	r3, [r4, #12]
 8011cb2:	e7ad      	b.n	8011c10 <__sflush_r+0x1c>
 8011cb4:	690f      	ldr	r7, [r1, #16]
 8011cb6:	2f00      	cmp	r7, #0
 8011cb8:	d0a9      	beq.n	8011c0e <__sflush_r+0x1a>
 8011cba:	0793      	lsls	r3, r2, #30
 8011cbc:	680e      	ldr	r6, [r1, #0]
 8011cbe:	bf08      	it	eq
 8011cc0:	694b      	ldreq	r3, [r1, #20]
 8011cc2:	600f      	str	r7, [r1, #0]
 8011cc4:	bf18      	it	ne
 8011cc6:	2300      	movne	r3, #0
 8011cc8:	eba6 0807 	sub.w	r8, r6, r7
 8011ccc:	608b      	str	r3, [r1, #8]
 8011cce:	f1b8 0f00 	cmp.w	r8, #0
 8011cd2:	dd9c      	ble.n	8011c0e <__sflush_r+0x1a>
 8011cd4:	6a21      	ldr	r1, [r4, #32]
 8011cd6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011cd8:	4643      	mov	r3, r8
 8011cda:	463a      	mov	r2, r7
 8011cdc:	4628      	mov	r0, r5
 8011cde:	47b0      	blx	r6
 8011ce0:	2800      	cmp	r0, #0
 8011ce2:	dc06      	bgt.n	8011cf2 <__sflush_r+0xfe>
 8011ce4:	89a3      	ldrh	r3, [r4, #12]
 8011ce6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011cea:	81a3      	strh	r3, [r4, #12]
 8011cec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011cf0:	e78e      	b.n	8011c10 <__sflush_r+0x1c>
 8011cf2:	4407      	add	r7, r0
 8011cf4:	eba8 0800 	sub.w	r8, r8, r0
 8011cf8:	e7e9      	b.n	8011cce <__sflush_r+0xda>
 8011cfa:	bf00      	nop
 8011cfc:	dfbffffe 	.word	0xdfbffffe

08011d00 <_fflush_r>:
 8011d00:	b538      	push	{r3, r4, r5, lr}
 8011d02:	690b      	ldr	r3, [r1, #16]
 8011d04:	4605      	mov	r5, r0
 8011d06:	460c      	mov	r4, r1
 8011d08:	b913      	cbnz	r3, 8011d10 <_fflush_r+0x10>
 8011d0a:	2500      	movs	r5, #0
 8011d0c:	4628      	mov	r0, r5
 8011d0e:	bd38      	pop	{r3, r4, r5, pc}
 8011d10:	b118      	cbz	r0, 8011d1a <_fflush_r+0x1a>
 8011d12:	6a03      	ldr	r3, [r0, #32]
 8011d14:	b90b      	cbnz	r3, 8011d1a <_fflush_r+0x1a>
 8011d16:	f7fe f9cd 	bl	80100b4 <__sinit>
 8011d1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011d1e:	2b00      	cmp	r3, #0
 8011d20:	d0f3      	beq.n	8011d0a <_fflush_r+0xa>
 8011d22:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011d24:	07d0      	lsls	r0, r2, #31
 8011d26:	d404      	bmi.n	8011d32 <_fflush_r+0x32>
 8011d28:	0599      	lsls	r1, r3, #22
 8011d2a:	d402      	bmi.n	8011d32 <_fflush_r+0x32>
 8011d2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011d2e:	f7fe fbca 	bl	80104c6 <__retarget_lock_acquire_recursive>
 8011d32:	4628      	mov	r0, r5
 8011d34:	4621      	mov	r1, r4
 8011d36:	f7ff ff5d 	bl	8011bf4 <__sflush_r>
 8011d3a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011d3c:	07da      	lsls	r2, r3, #31
 8011d3e:	4605      	mov	r5, r0
 8011d40:	d4e4      	bmi.n	8011d0c <_fflush_r+0xc>
 8011d42:	89a3      	ldrh	r3, [r4, #12]
 8011d44:	059b      	lsls	r3, r3, #22
 8011d46:	d4e1      	bmi.n	8011d0c <_fflush_r+0xc>
 8011d48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011d4a:	f7fe fbbd 	bl	80104c8 <__retarget_lock_release_recursive>
 8011d4e:	e7dd      	b.n	8011d0c <_fflush_r+0xc>

08011d50 <__swhatbuf_r>:
 8011d50:	b570      	push	{r4, r5, r6, lr}
 8011d52:	460c      	mov	r4, r1
 8011d54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d58:	2900      	cmp	r1, #0
 8011d5a:	b096      	sub	sp, #88	; 0x58
 8011d5c:	4615      	mov	r5, r2
 8011d5e:	461e      	mov	r6, r3
 8011d60:	da0d      	bge.n	8011d7e <__swhatbuf_r+0x2e>
 8011d62:	89a3      	ldrh	r3, [r4, #12]
 8011d64:	f013 0f80 	tst.w	r3, #128	; 0x80
 8011d68:	f04f 0100 	mov.w	r1, #0
 8011d6c:	bf0c      	ite	eq
 8011d6e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8011d72:	2340      	movne	r3, #64	; 0x40
 8011d74:	2000      	movs	r0, #0
 8011d76:	6031      	str	r1, [r6, #0]
 8011d78:	602b      	str	r3, [r5, #0]
 8011d7a:	b016      	add	sp, #88	; 0x58
 8011d7c:	bd70      	pop	{r4, r5, r6, pc}
 8011d7e:	466a      	mov	r2, sp
 8011d80:	f000 f848 	bl	8011e14 <_fstat_r>
 8011d84:	2800      	cmp	r0, #0
 8011d86:	dbec      	blt.n	8011d62 <__swhatbuf_r+0x12>
 8011d88:	9901      	ldr	r1, [sp, #4]
 8011d8a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8011d8e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8011d92:	4259      	negs	r1, r3
 8011d94:	4159      	adcs	r1, r3
 8011d96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011d9a:	e7eb      	b.n	8011d74 <__swhatbuf_r+0x24>

08011d9c <__smakebuf_r>:
 8011d9c:	898b      	ldrh	r3, [r1, #12]
 8011d9e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011da0:	079d      	lsls	r5, r3, #30
 8011da2:	4606      	mov	r6, r0
 8011da4:	460c      	mov	r4, r1
 8011da6:	d507      	bpl.n	8011db8 <__smakebuf_r+0x1c>
 8011da8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011dac:	6023      	str	r3, [r4, #0]
 8011dae:	6123      	str	r3, [r4, #16]
 8011db0:	2301      	movs	r3, #1
 8011db2:	6163      	str	r3, [r4, #20]
 8011db4:	b002      	add	sp, #8
 8011db6:	bd70      	pop	{r4, r5, r6, pc}
 8011db8:	ab01      	add	r3, sp, #4
 8011dba:	466a      	mov	r2, sp
 8011dbc:	f7ff ffc8 	bl	8011d50 <__swhatbuf_r>
 8011dc0:	9900      	ldr	r1, [sp, #0]
 8011dc2:	4605      	mov	r5, r0
 8011dc4:	4630      	mov	r0, r6
 8011dc6:	f7fd fbf7 	bl	800f5b8 <_malloc_r>
 8011dca:	b948      	cbnz	r0, 8011de0 <__smakebuf_r+0x44>
 8011dcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011dd0:	059a      	lsls	r2, r3, #22
 8011dd2:	d4ef      	bmi.n	8011db4 <__smakebuf_r+0x18>
 8011dd4:	f023 0303 	bic.w	r3, r3, #3
 8011dd8:	f043 0302 	orr.w	r3, r3, #2
 8011ddc:	81a3      	strh	r3, [r4, #12]
 8011dde:	e7e3      	b.n	8011da8 <__smakebuf_r+0xc>
 8011de0:	89a3      	ldrh	r3, [r4, #12]
 8011de2:	6020      	str	r0, [r4, #0]
 8011de4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011de8:	81a3      	strh	r3, [r4, #12]
 8011dea:	9b00      	ldr	r3, [sp, #0]
 8011dec:	6163      	str	r3, [r4, #20]
 8011dee:	9b01      	ldr	r3, [sp, #4]
 8011df0:	6120      	str	r0, [r4, #16]
 8011df2:	b15b      	cbz	r3, 8011e0c <__smakebuf_r+0x70>
 8011df4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011df8:	4630      	mov	r0, r6
 8011dfa:	f000 f81d 	bl	8011e38 <_isatty_r>
 8011dfe:	b128      	cbz	r0, 8011e0c <__smakebuf_r+0x70>
 8011e00:	89a3      	ldrh	r3, [r4, #12]
 8011e02:	f023 0303 	bic.w	r3, r3, #3
 8011e06:	f043 0301 	orr.w	r3, r3, #1
 8011e0a:	81a3      	strh	r3, [r4, #12]
 8011e0c:	89a3      	ldrh	r3, [r4, #12]
 8011e0e:	431d      	orrs	r5, r3
 8011e10:	81a5      	strh	r5, [r4, #12]
 8011e12:	e7cf      	b.n	8011db4 <__smakebuf_r+0x18>

08011e14 <_fstat_r>:
 8011e14:	b538      	push	{r3, r4, r5, lr}
 8011e16:	4d07      	ldr	r5, [pc, #28]	; (8011e34 <_fstat_r+0x20>)
 8011e18:	2300      	movs	r3, #0
 8011e1a:	4604      	mov	r4, r0
 8011e1c:	4608      	mov	r0, r1
 8011e1e:	4611      	mov	r1, r2
 8011e20:	602b      	str	r3, [r5, #0]
 8011e22:	f7f3 fc2e 	bl	8005682 <_fstat>
 8011e26:	1c43      	adds	r3, r0, #1
 8011e28:	d102      	bne.n	8011e30 <_fstat_r+0x1c>
 8011e2a:	682b      	ldr	r3, [r5, #0]
 8011e2c:	b103      	cbz	r3, 8011e30 <_fstat_r+0x1c>
 8011e2e:	6023      	str	r3, [r4, #0]
 8011e30:	bd38      	pop	{r3, r4, r5, pc}
 8011e32:	bf00      	nop
 8011e34:	20023908 	.word	0x20023908

08011e38 <_isatty_r>:
 8011e38:	b538      	push	{r3, r4, r5, lr}
 8011e3a:	4d06      	ldr	r5, [pc, #24]	; (8011e54 <_isatty_r+0x1c>)
 8011e3c:	2300      	movs	r3, #0
 8011e3e:	4604      	mov	r4, r0
 8011e40:	4608      	mov	r0, r1
 8011e42:	602b      	str	r3, [r5, #0]
 8011e44:	f7f3 fc2d 	bl	80056a2 <_isatty>
 8011e48:	1c43      	adds	r3, r0, #1
 8011e4a:	d102      	bne.n	8011e52 <_isatty_r+0x1a>
 8011e4c:	682b      	ldr	r3, [r5, #0]
 8011e4e:	b103      	cbz	r3, 8011e52 <_isatty_r+0x1a>
 8011e50:	6023      	str	r3, [r4, #0]
 8011e52:	bd38      	pop	{r3, r4, r5, pc}
 8011e54:	20023908 	.word	0x20023908

08011e58 <__assert_func>:
 8011e58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011e5a:	4614      	mov	r4, r2
 8011e5c:	461a      	mov	r2, r3
 8011e5e:	4b09      	ldr	r3, [pc, #36]	; (8011e84 <__assert_func+0x2c>)
 8011e60:	681b      	ldr	r3, [r3, #0]
 8011e62:	4605      	mov	r5, r0
 8011e64:	68d8      	ldr	r0, [r3, #12]
 8011e66:	b14c      	cbz	r4, 8011e7c <__assert_func+0x24>
 8011e68:	4b07      	ldr	r3, [pc, #28]	; (8011e88 <__assert_func+0x30>)
 8011e6a:	9100      	str	r1, [sp, #0]
 8011e6c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011e70:	4906      	ldr	r1, [pc, #24]	; (8011e8c <__assert_func+0x34>)
 8011e72:	462b      	mov	r3, r5
 8011e74:	f000 f844 	bl	8011f00 <fiprintf>
 8011e78:	f000 f854 	bl	8011f24 <abort>
 8011e7c:	4b04      	ldr	r3, [pc, #16]	; (8011e90 <__assert_func+0x38>)
 8011e7e:	461c      	mov	r4, r3
 8011e80:	e7f3      	b.n	8011e6a <__assert_func+0x12>
 8011e82:	bf00      	nop
 8011e84:	20000090 	.word	0x20000090
 8011e88:	08012bdf 	.word	0x08012bdf
 8011e8c:	08012bec 	.word	0x08012bec
 8011e90:	08012c1a 	.word	0x08012c1a

08011e94 <_calloc_r>:
 8011e94:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011e96:	fba1 2402 	umull	r2, r4, r1, r2
 8011e9a:	b94c      	cbnz	r4, 8011eb0 <_calloc_r+0x1c>
 8011e9c:	4611      	mov	r1, r2
 8011e9e:	9201      	str	r2, [sp, #4]
 8011ea0:	f7fd fb8a 	bl	800f5b8 <_malloc_r>
 8011ea4:	9a01      	ldr	r2, [sp, #4]
 8011ea6:	4605      	mov	r5, r0
 8011ea8:	b930      	cbnz	r0, 8011eb8 <_calloc_r+0x24>
 8011eaa:	4628      	mov	r0, r5
 8011eac:	b003      	add	sp, #12
 8011eae:	bd30      	pop	{r4, r5, pc}
 8011eb0:	220c      	movs	r2, #12
 8011eb2:	6002      	str	r2, [r0, #0]
 8011eb4:	2500      	movs	r5, #0
 8011eb6:	e7f8      	b.n	8011eaa <_calloc_r+0x16>
 8011eb8:	4621      	mov	r1, r4
 8011eba:	f7fe fa77 	bl	80103ac <memset>
 8011ebe:	e7f4      	b.n	8011eaa <_calloc_r+0x16>

08011ec0 <__ascii_mbtowc>:
 8011ec0:	b082      	sub	sp, #8
 8011ec2:	b901      	cbnz	r1, 8011ec6 <__ascii_mbtowc+0x6>
 8011ec4:	a901      	add	r1, sp, #4
 8011ec6:	b142      	cbz	r2, 8011eda <__ascii_mbtowc+0x1a>
 8011ec8:	b14b      	cbz	r3, 8011ede <__ascii_mbtowc+0x1e>
 8011eca:	7813      	ldrb	r3, [r2, #0]
 8011ecc:	600b      	str	r3, [r1, #0]
 8011ece:	7812      	ldrb	r2, [r2, #0]
 8011ed0:	1e10      	subs	r0, r2, #0
 8011ed2:	bf18      	it	ne
 8011ed4:	2001      	movne	r0, #1
 8011ed6:	b002      	add	sp, #8
 8011ed8:	4770      	bx	lr
 8011eda:	4610      	mov	r0, r2
 8011edc:	e7fb      	b.n	8011ed6 <__ascii_mbtowc+0x16>
 8011ede:	f06f 0001 	mvn.w	r0, #1
 8011ee2:	e7f8      	b.n	8011ed6 <__ascii_mbtowc+0x16>

08011ee4 <__ascii_wctomb>:
 8011ee4:	b149      	cbz	r1, 8011efa <__ascii_wctomb+0x16>
 8011ee6:	2aff      	cmp	r2, #255	; 0xff
 8011ee8:	bf85      	ittet	hi
 8011eea:	238a      	movhi	r3, #138	; 0x8a
 8011eec:	6003      	strhi	r3, [r0, #0]
 8011eee:	700a      	strbls	r2, [r1, #0]
 8011ef0:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8011ef4:	bf98      	it	ls
 8011ef6:	2001      	movls	r0, #1
 8011ef8:	4770      	bx	lr
 8011efa:	4608      	mov	r0, r1
 8011efc:	4770      	bx	lr
	...

08011f00 <fiprintf>:
 8011f00:	b40e      	push	{r1, r2, r3}
 8011f02:	b503      	push	{r0, r1, lr}
 8011f04:	4601      	mov	r1, r0
 8011f06:	ab03      	add	r3, sp, #12
 8011f08:	4805      	ldr	r0, [pc, #20]	; (8011f20 <fiprintf+0x20>)
 8011f0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8011f0e:	6800      	ldr	r0, [r0, #0]
 8011f10:	9301      	str	r3, [sp, #4]
 8011f12:	f7ff fd55 	bl	80119c0 <_vfiprintf_r>
 8011f16:	b002      	add	sp, #8
 8011f18:	f85d eb04 	ldr.w	lr, [sp], #4
 8011f1c:	b003      	add	sp, #12
 8011f1e:	4770      	bx	lr
 8011f20:	20000090 	.word	0x20000090

08011f24 <abort>:
 8011f24:	b508      	push	{r3, lr}
 8011f26:	2006      	movs	r0, #6
 8011f28:	f000 f82c 	bl	8011f84 <raise>
 8011f2c:	2001      	movs	r0, #1
 8011f2e:	f7f3 fb59 	bl	80055e4 <_exit>

08011f32 <_raise_r>:
 8011f32:	291f      	cmp	r1, #31
 8011f34:	b538      	push	{r3, r4, r5, lr}
 8011f36:	4604      	mov	r4, r0
 8011f38:	460d      	mov	r5, r1
 8011f3a:	d904      	bls.n	8011f46 <_raise_r+0x14>
 8011f3c:	2316      	movs	r3, #22
 8011f3e:	6003      	str	r3, [r0, #0]
 8011f40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011f44:	bd38      	pop	{r3, r4, r5, pc}
 8011f46:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8011f48:	b112      	cbz	r2, 8011f50 <_raise_r+0x1e>
 8011f4a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011f4e:	b94b      	cbnz	r3, 8011f64 <_raise_r+0x32>
 8011f50:	4620      	mov	r0, r4
 8011f52:	f000 f831 	bl	8011fb8 <_getpid_r>
 8011f56:	462a      	mov	r2, r5
 8011f58:	4601      	mov	r1, r0
 8011f5a:	4620      	mov	r0, r4
 8011f5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011f60:	f000 b818 	b.w	8011f94 <_kill_r>
 8011f64:	2b01      	cmp	r3, #1
 8011f66:	d00a      	beq.n	8011f7e <_raise_r+0x4c>
 8011f68:	1c59      	adds	r1, r3, #1
 8011f6a:	d103      	bne.n	8011f74 <_raise_r+0x42>
 8011f6c:	2316      	movs	r3, #22
 8011f6e:	6003      	str	r3, [r0, #0]
 8011f70:	2001      	movs	r0, #1
 8011f72:	e7e7      	b.n	8011f44 <_raise_r+0x12>
 8011f74:	2400      	movs	r4, #0
 8011f76:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011f7a:	4628      	mov	r0, r5
 8011f7c:	4798      	blx	r3
 8011f7e:	2000      	movs	r0, #0
 8011f80:	e7e0      	b.n	8011f44 <_raise_r+0x12>
	...

08011f84 <raise>:
 8011f84:	4b02      	ldr	r3, [pc, #8]	; (8011f90 <raise+0xc>)
 8011f86:	4601      	mov	r1, r0
 8011f88:	6818      	ldr	r0, [r3, #0]
 8011f8a:	f7ff bfd2 	b.w	8011f32 <_raise_r>
 8011f8e:	bf00      	nop
 8011f90:	20000090 	.word	0x20000090

08011f94 <_kill_r>:
 8011f94:	b538      	push	{r3, r4, r5, lr}
 8011f96:	4d07      	ldr	r5, [pc, #28]	; (8011fb4 <_kill_r+0x20>)
 8011f98:	2300      	movs	r3, #0
 8011f9a:	4604      	mov	r4, r0
 8011f9c:	4608      	mov	r0, r1
 8011f9e:	4611      	mov	r1, r2
 8011fa0:	602b      	str	r3, [r5, #0]
 8011fa2:	f7f3 fb0f 	bl	80055c4 <_kill>
 8011fa6:	1c43      	adds	r3, r0, #1
 8011fa8:	d102      	bne.n	8011fb0 <_kill_r+0x1c>
 8011faa:	682b      	ldr	r3, [r5, #0]
 8011fac:	b103      	cbz	r3, 8011fb0 <_kill_r+0x1c>
 8011fae:	6023      	str	r3, [r4, #0]
 8011fb0:	bd38      	pop	{r3, r4, r5, pc}
 8011fb2:	bf00      	nop
 8011fb4:	20023908 	.word	0x20023908

08011fb8 <_getpid_r>:
 8011fb8:	f7f3 bafc 	b.w	80055b4 <_getpid>
 8011fbc:	0000      	movs	r0, r0
	...

08011fc0 <log>:
 8011fc0:	b538      	push	{r3, r4, r5, lr}
 8011fc2:	ed2d 8b02 	vpush	{d8}
 8011fc6:	ec55 4b10 	vmov	r4, r5, d0
 8011fca:	f000 f865 	bl	8012098 <__ieee754_log>
 8011fce:	4622      	mov	r2, r4
 8011fd0:	462b      	mov	r3, r5
 8011fd2:	4620      	mov	r0, r4
 8011fd4:	4629      	mov	r1, r5
 8011fd6:	eeb0 8a40 	vmov.f32	s16, s0
 8011fda:	eef0 8a60 	vmov.f32	s17, s1
 8011fde:	f7ee fdad 	bl	8000b3c <__aeabi_dcmpun>
 8011fe2:	b998      	cbnz	r0, 801200c <log+0x4c>
 8011fe4:	2200      	movs	r2, #0
 8011fe6:	2300      	movs	r3, #0
 8011fe8:	4620      	mov	r0, r4
 8011fea:	4629      	mov	r1, r5
 8011fec:	f7ee fd9c 	bl	8000b28 <__aeabi_dcmpgt>
 8011ff0:	b960      	cbnz	r0, 801200c <log+0x4c>
 8011ff2:	2200      	movs	r2, #0
 8011ff4:	2300      	movs	r3, #0
 8011ff6:	4620      	mov	r0, r4
 8011ff8:	4629      	mov	r1, r5
 8011ffa:	f7ee fd6d 	bl	8000ad8 <__aeabi_dcmpeq>
 8011ffe:	b160      	cbz	r0, 801201a <log+0x5a>
 8012000:	f7fe fa36 	bl	8010470 <__errno>
 8012004:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 8012030 <log+0x70>
 8012008:	2322      	movs	r3, #34	; 0x22
 801200a:	6003      	str	r3, [r0, #0]
 801200c:	eeb0 0a48 	vmov.f32	s0, s16
 8012010:	eef0 0a68 	vmov.f32	s1, s17
 8012014:	ecbd 8b02 	vpop	{d8}
 8012018:	bd38      	pop	{r3, r4, r5, pc}
 801201a:	f7fe fa29 	bl	8010470 <__errno>
 801201e:	ecbd 8b02 	vpop	{d8}
 8012022:	2321      	movs	r3, #33	; 0x21
 8012024:	6003      	str	r3, [r0, #0]
 8012026:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801202a:	4803      	ldr	r0, [pc, #12]	; (8012038 <log+0x78>)
 801202c:	f000 b808 	b.w	8012040 <nan>
 8012030:	00000000 	.word	0x00000000
 8012034:	fff00000 	.word	0xfff00000
 8012038:	08012c1a 	.word	0x08012c1a
 801203c:	00000000 	.word	0x00000000

08012040 <nan>:
 8012040:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8012048 <nan+0x8>
 8012044:	4770      	bx	lr
 8012046:	bf00      	nop
 8012048:	00000000 	.word	0x00000000
 801204c:	7ff80000 	.word	0x7ff80000

08012050 <roundf>:
 8012050:	ee10 0a10 	vmov	r0, s0
 8012054:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8012058:	3a7f      	subs	r2, #127	; 0x7f
 801205a:	2a16      	cmp	r2, #22
 801205c:	dc15      	bgt.n	801208a <roundf+0x3a>
 801205e:	2a00      	cmp	r2, #0
 8012060:	da08      	bge.n	8012074 <roundf+0x24>
 8012062:	3201      	adds	r2, #1
 8012064:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8012068:	d101      	bne.n	801206e <roundf+0x1e>
 801206a:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 801206e:	ee00 3a10 	vmov	s0, r3
 8012072:	4770      	bx	lr
 8012074:	4907      	ldr	r1, [pc, #28]	; (8012094 <roundf+0x44>)
 8012076:	4111      	asrs	r1, r2
 8012078:	4208      	tst	r0, r1
 801207a:	d0fa      	beq.n	8012072 <roundf+0x22>
 801207c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8012080:	4113      	asrs	r3, r2
 8012082:	4403      	add	r3, r0
 8012084:	ea23 0301 	bic.w	r3, r3, r1
 8012088:	e7f1      	b.n	801206e <roundf+0x1e>
 801208a:	2a80      	cmp	r2, #128	; 0x80
 801208c:	d1f1      	bne.n	8012072 <roundf+0x22>
 801208e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8012092:	4770      	bx	lr
 8012094:	007fffff 	.word	0x007fffff

08012098 <__ieee754_log>:
 8012098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801209c:	ec51 0b10 	vmov	r0, r1, d0
 80120a0:	ed2d 8b04 	vpush	{d8-d9}
 80120a4:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80120a8:	b083      	sub	sp, #12
 80120aa:	460d      	mov	r5, r1
 80120ac:	da29      	bge.n	8012102 <__ieee754_log+0x6a>
 80120ae:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80120b2:	4303      	orrs	r3, r0
 80120b4:	ee10 2a10 	vmov	r2, s0
 80120b8:	d10c      	bne.n	80120d4 <__ieee754_log+0x3c>
 80120ba:	49cf      	ldr	r1, [pc, #828]	; (80123f8 <__ieee754_log+0x360>)
 80120bc:	2200      	movs	r2, #0
 80120be:	2300      	movs	r3, #0
 80120c0:	2000      	movs	r0, #0
 80120c2:	f7ee fbcb 	bl	800085c <__aeabi_ddiv>
 80120c6:	ec41 0b10 	vmov	d0, r0, r1
 80120ca:	b003      	add	sp, #12
 80120cc:	ecbd 8b04 	vpop	{d8-d9}
 80120d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120d4:	2900      	cmp	r1, #0
 80120d6:	da05      	bge.n	80120e4 <__ieee754_log+0x4c>
 80120d8:	460b      	mov	r3, r1
 80120da:	f7ee f8dd 	bl	8000298 <__aeabi_dsub>
 80120de:	2200      	movs	r2, #0
 80120e0:	2300      	movs	r3, #0
 80120e2:	e7ee      	b.n	80120c2 <__ieee754_log+0x2a>
 80120e4:	4bc5      	ldr	r3, [pc, #788]	; (80123fc <__ieee754_log+0x364>)
 80120e6:	2200      	movs	r2, #0
 80120e8:	f7ee fa8e 	bl	8000608 <__aeabi_dmul>
 80120ec:	f06f 0335 	mvn.w	r3, #53	; 0x35
 80120f0:	460d      	mov	r5, r1
 80120f2:	4ac3      	ldr	r2, [pc, #780]	; (8012400 <__ieee754_log+0x368>)
 80120f4:	4295      	cmp	r5, r2
 80120f6:	dd06      	ble.n	8012106 <__ieee754_log+0x6e>
 80120f8:	4602      	mov	r2, r0
 80120fa:	460b      	mov	r3, r1
 80120fc:	f7ee f8ce 	bl	800029c <__adddf3>
 8012100:	e7e1      	b.n	80120c6 <__ieee754_log+0x2e>
 8012102:	2300      	movs	r3, #0
 8012104:	e7f5      	b.n	80120f2 <__ieee754_log+0x5a>
 8012106:	152c      	asrs	r4, r5, #20
 8012108:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 801210c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8012110:	441c      	add	r4, r3
 8012112:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 8012116:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 801211a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 801211e:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 8012122:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 8012126:	ea42 0105 	orr.w	r1, r2, r5
 801212a:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 801212e:	2200      	movs	r2, #0
 8012130:	4bb4      	ldr	r3, [pc, #720]	; (8012404 <__ieee754_log+0x36c>)
 8012132:	f7ee f8b1 	bl	8000298 <__aeabi_dsub>
 8012136:	1cab      	adds	r3, r5, #2
 8012138:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801213c:	2b02      	cmp	r3, #2
 801213e:	4682      	mov	sl, r0
 8012140:	468b      	mov	fp, r1
 8012142:	f04f 0200 	mov.w	r2, #0
 8012146:	dc53      	bgt.n	80121f0 <__ieee754_log+0x158>
 8012148:	2300      	movs	r3, #0
 801214a:	f7ee fcc5 	bl	8000ad8 <__aeabi_dcmpeq>
 801214e:	b1d0      	cbz	r0, 8012186 <__ieee754_log+0xee>
 8012150:	2c00      	cmp	r4, #0
 8012152:	f000 8122 	beq.w	801239a <__ieee754_log+0x302>
 8012156:	4620      	mov	r0, r4
 8012158:	f7ee f9ec 	bl	8000534 <__aeabi_i2d>
 801215c:	a390      	add	r3, pc, #576	; (adr r3, 80123a0 <__ieee754_log+0x308>)
 801215e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012162:	4606      	mov	r6, r0
 8012164:	460f      	mov	r7, r1
 8012166:	f7ee fa4f 	bl	8000608 <__aeabi_dmul>
 801216a:	a38f      	add	r3, pc, #572	; (adr r3, 80123a8 <__ieee754_log+0x310>)
 801216c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012170:	4604      	mov	r4, r0
 8012172:	460d      	mov	r5, r1
 8012174:	4630      	mov	r0, r6
 8012176:	4639      	mov	r1, r7
 8012178:	f7ee fa46 	bl	8000608 <__aeabi_dmul>
 801217c:	4602      	mov	r2, r0
 801217e:	460b      	mov	r3, r1
 8012180:	4620      	mov	r0, r4
 8012182:	4629      	mov	r1, r5
 8012184:	e7ba      	b.n	80120fc <__ieee754_log+0x64>
 8012186:	a38a      	add	r3, pc, #552	; (adr r3, 80123b0 <__ieee754_log+0x318>)
 8012188:	e9d3 2300 	ldrd	r2, r3, [r3]
 801218c:	4650      	mov	r0, sl
 801218e:	4659      	mov	r1, fp
 8012190:	f7ee fa3a 	bl	8000608 <__aeabi_dmul>
 8012194:	4602      	mov	r2, r0
 8012196:	460b      	mov	r3, r1
 8012198:	2000      	movs	r0, #0
 801219a:	499b      	ldr	r1, [pc, #620]	; (8012408 <__ieee754_log+0x370>)
 801219c:	f7ee f87c 	bl	8000298 <__aeabi_dsub>
 80121a0:	4652      	mov	r2, sl
 80121a2:	4606      	mov	r6, r0
 80121a4:	460f      	mov	r7, r1
 80121a6:	465b      	mov	r3, fp
 80121a8:	4650      	mov	r0, sl
 80121aa:	4659      	mov	r1, fp
 80121ac:	f7ee fa2c 	bl	8000608 <__aeabi_dmul>
 80121b0:	4602      	mov	r2, r0
 80121b2:	460b      	mov	r3, r1
 80121b4:	4630      	mov	r0, r6
 80121b6:	4639      	mov	r1, r7
 80121b8:	f7ee fa26 	bl	8000608 <__aeabi_dmul>
 80121bc:	4606      	mov	r6, r0
 80121be:	460f      	mov	r7, r1
 80121c0:	b914      	cbnz	r4, 80121c8 <__ieee754_log+0x130>
 80121c2:	4632      	mov	r2, r6
 80121c4:	463b      	mov	r3, r7
 80121c6:	e0a2      	b.n	801230e <__ieee754_log+0x276>
 80121c8:	4620      	mov	r0, r4
 80121ca:	f7ee f9b3 	bl	8000534 <__aeabi_i2d>
 80121ce:	a374      	add	r3, pc, #464	; (adr r3, 80123a0 <__ieee754_log+0x308>)
 80121d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121d4:	4680      	mov	r8, r0
 80121d6:	4689      	mov	r9, r1
 80121d8:	f7ee fa16 	bl	8000608 <__aeabi_dmul>
 80121dc:	a372      	add	r3, pc, #456	; (adr r3, 80123a8 <__ieee754_log+0x310>)
 80121de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121e2:	4604      	mov	r4, r0
 80121e4:	460d      	mov	r5, r1
 80121e6:	4640      	mov	r0, r8
 80121e8:	4649      	mov	r1, r9
 80121ea:	f7ee fa0d 	bl	8000608 <__aeabi_dmul>
 80121ee:	e0a7      	b.n	8012340 <__ieee754_log+0x2a8>
 80121f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80121f4:	f7ee f852 	bl	800029c <__adddf3>
 80121f8:	4602      	mov	r2, r0
 80121fa:	460b      	mov	r3, r1
 80121fc:	4650      	mov	r0, sl
 80121fe:	4659      	mov	r1, fp
 8012200:	f7ee fb2c 	bl	800085c <__aeabi_ddiv>
 8012204:	ec41 0b18 	vmov	d8, r0, r1
 8012208:	4620      	mov	r0, r4
 801220a:	f7ee f993 	bl	8000534 <__aeabi_i2d>
 801220e:	ec53 2b18 	vmov	r2, r3, d8
 8012212:	ec41 0b19 	vmov	d9, r0, r1
 8012216:	ec51 0b18 	vmov	r0, r1, d8
 801221a:	f7ee f9f5 	bl	8000608 <__aeabi_dmul>
 801221e:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 8012222:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 8012226:	9301      	str	r3, [sp, #4]
 8012228:	4602      	mov	r2, r0
 801222a:	460b      	mov	r3, r1
 801222c:	4680      	mov	r8, r0
 801222e:	4689      	mov	r9, r1
 8012230:	f7ee f9ea 	bl	8000608 <__aeabi_dmul>
 8012234:	a360      	add	r3, pc, #384	; (adr r3, 80123b8 <__ieee754_log+0x320>)
 8012236:	e9d3 2300 	ldrd	r2, r3, [r3]
 801223a:	4606      	mov	r6, r0
 801223c:	460f      	mov	r7, r1
 801223e:	f7ee f9e3 	bl	8000608 <__aeabi_dmul>
 8012242:	a35f      	add	r3, pc, #380	; (adr r3, 80123c0 <__ieee754_log+0x328>)
 8012244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012248:	f7ee f828 	bl	800029c <__adddf3>
 801224c:	4632      	mov	r2, r6
 801224e:	463b      	mov	r3, r7
 8012250:	f7ee f9da 	bl	8000608 <__aeabi_dmul>
 8012254:	a35c      	add	r3, pc, #368	; (adr r3, 80123c8 <__ieee754_log+0x330>)
 8012256:	e9d3 2300 	ldrd	r2, r3, [r3]
 801225a:	f7ee f81f 	bl	800029c <__adddf3>
 801225e:	4632      	mov	r2, r6
 8012260:	463b      	mov	r3, r7
 8012262:	f7ee f9d1 	bl	8000608 <__aeabi_dmul>
 8012266:	a35a      	add	r3, pc, #360	; (adr r3, 80123d0 <__ieee754_log+0x338>)
 8012268:	e9d3 2300 	ldrd	r2, r3, [r3]
 801226c:	f7ee f816 	bl	800029c <__adddf3>
 8012270:	4642      	mov	r2, r8
 8012272:	464b      	mov	r3, r9
 8012274:	f7ee f9c8 	bl	8000608 <__aeabi_dmul>
 8012278:	a357      	add	r3, pc, #348	; (adr r3, 80123d8 <__ieee754_log+0x340>)
 801227a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801227e:	4680      	mov	r8, r0
 8012280:	4689      	mov	r9, r1
 8012282:	4630      	mov	r0, r6
 8012284:	4639      	mov	r1, r7
 8012286:	f7ee f9bf 	bl	8000608 <__aeabi_dmul>
 801228a:	a355      	add	r3, pc, #340	; (adr r3, 80123e0 <__ieee754_log+0x348>)
 801228c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012290:	f7ee f804 	bl	800029c <__adddf3>
 8012294:	4632      	mov	r2, r6
 8012296:	463b      	mov	r3, r7
 8012298:	f7ee f9b6 	bl	8000608 <__aeabi_dmul>
 801229c:	a352      	add	r3, pc, #328	; (adr r3, 80123e8 <__ieee754_log+0x350>)
 801229e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122a2:	f7ed fffb 	bl	800029c <__adddf3>
 80122a6:	4632      	mov	r2, r6
 80122a8:	463b      	mov	r3, r7
 80122aa:	f7ee f9ad 	bl	8000608 <__aeabi_dmul>
 80122ae:	460b      	mov	r3, r1
 80122b0:	4602      	mov	r2, r0
 80122b2:	4649      	mov	r1, r9
 80122b4:	4640      	mov	r0, r8
 80122b6:	f7ed fff1 	bl	800029c <__adddf3>
 80122ba:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 80122be:	9b01      	ldr	r3, [sp, #4]
 80122c0:	3551      	adds	r5, #81	; 0x51
 80122c2:	431d      	orrs	r5, r3
 80122c4:	2d00      	cmp	r5, #0
 80122c6:	4680      	mov	r8, r0
 80122c8:	4689      	mov	r9, r1
 80122ca:	dd48      	ble.n	801235e <__ieee754_log+0x2c6>
 80122cc:	4b4e      	ldr	r3, [pc, #312]	; (8012408 <__ieee754_log+0x370>)
 80122ce:	2200      	movs	r2, #0
 80122d0:	4650      	mov	r0, sl
 80122d2:	4659      	mov	r1, fp
 80122d4:	f7ee f998 	bl	8000608 <__aeabi_dmul>
 80122d8:	4652      	mov	r2, sl
 80122da:	465b      	mov	r3, fp
 80122dc:	f7ee f994 	bl	8000608 <__aeabi_dmul>
 80122e0:	4602      	mov	r2, r0
 80122e2:	460b      	mov	r3, r1
 80122e4:	4606      	mov	r6, r0
 80122e6:	460f      	mov	r7, r1
 80122e8:	4640      	mov	r0, r8
 80122ea:	4649      	mov	r1, r9
 80122ec:	f7ed ffd6 	bl	800029c <__adddf3>
 80122f0:	ec53 2b18 	vmov	r2, r3, d8
 80122f4:	f7ee f988 	bl	8000608 <__aeabi_dmul>
 80122f8:	4680      	mov	r8, r0
 80122fa:	4689      	mov	r9, r1
 80122fc:	b964      	cbnz	r4, 8012318 <__ieee754_log+0x280>
 80122fe:	4602      	mov	r2, r0
 8012300:	460b      	mov	r3, r1
 8012302:	4630      	mov	r0, r6
 8012304:	4639      	mov	r1, r7
 8012306:	f7ed ffc7 	bl	8000298 <__aeabi_dsub>
 801230a:	4602      	mov	r2, r0
 801230c:	460b      	mov	r3, r1
 801230e:	4650      	mov	r0, sl
 8012310:	4659      	mov	r1, fp
 8012312:	f7ed ffc1 	bl	8000298 <__aeabi_dsub>
 8012316:	e6d6      	b.n	80120c6 <__ieee754_log+0x2e>
 8012318:	a321      	add	r3, pc, #132	; (adr r3, 80123a0 <__ieee754_log+0x308>)
 801231a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801231e:	ec51 0b19 	vmov	r0, r1, d9
 8012322:	f7ee f971 	bl	8000608 <__aeabi_dmul>
 8012326:	a320      	add	r3, pc, #128	; (adr r3, 80123a8 <__ieee754_log+0x310>)
 8012328:	e9d3 2300 	ldrd	r2, r3, [r3]
 801232c:	4604      	mov	r4, r0
 801232e:	460d      	mov	r5, r1
 8012330:	ec51 0b19 	vmov	r0, r1, d9
 8012334:	f7ee f968 	bl	8000608 <__aeabi_dmul>
 8012338:	4642      	mov	r2, r8
 801233a:	464b      	mov	r3, r9
 801233c:	f7ed ffae 	bl	800029c <__adddf3>
 8012340:	4602      	mov	r2, r0
 8012342:	460b      	mov	r3, r1
 8012344:	4630      	mov	r0, r6
 8012346:	4639      	mov	r1, r7
 8012348:	f7ed ffa6 	bl	8000298 <__aeabi_dsub>
 801234c:	4652      	mov	r2, sl
 801234e:	465b      	mov	r3, fp
 8012350:	f7ed ffa2 	bl	8000298 <__aeabi_dsub>
 8012354:	4602      	mov	r2, r0
 8012356:	460b      	mov	r3, r1
 8012358:	4620      	mov	r0, r4
 801235a:	4629      	mov	r1, r5
 801235c:	e7d9      	b.n	8012312 <__ieee754_log+0x27a>
 801235e:	4602      	mov	r2, r0
 8012360:	460b      	mov	r3, r1
 8012362:	4650      	mov	r0, sl
 8012364:	4659      	mov	r1, fp
 8012366:	f7ed ff97 	bl	8000298 <__aeabi_dsub>
 801236a:	ec53 2b18 	vmov	r2, r3, d8
 801236e:	f7ee f94b 	bl	8000608 <__aeabi_dmul>
 8012372:	4606      	mov	r6, r0
 8012374:	460f      	mov	r7, r1
 8012376:	2c00      	cmp	r4, #0
 8012378:	f43f af23 	beq.w	80121c2 <__ieee754_log+0x12a>
 801237c:	a308      	add	r3, pc, #32	; (adr r3, 80123a0 <__ieee754_log+0x308>)
 801237e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012382:	ec51 0b19 	vmov	r0, r1, d9
 8012386:	f7ee f93f 	bl	8000608 <__aeabi_dmul>
 801238a:	a307      	add	r3, pc, #28	; (adr r3, 80123a8 <__ieee754_log+0x310>)
 801238c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012390:	4604      	mov	r4, r0
 8012392:	460d      	mov	r5, r1
 8012394:	ec51 0b19 	vmov	r0, r1, d9
 8012398:	e727      	b.n	80121ea <__ieee754_log+0x152>
 801239a:	ed9f 0b15 	vldr	d0, [pc, #84]	; 80123f0 <__ieee754_log+0x358>
 801239e:	e694      	b.n	80120ca <__ieee754_log+0x32>
 80123a0:	fee00000 	.word	0xfee00000
 80123a4:	3fe62e42 	.word	0x3fe62e42
 80123a8:	35793c76 	.word	0x35793c76
 80123ac:	3dea39ef 	.word	0x3dea39ef
 80123b0:	55555555 	.word	0x55555555
 80123b4:	3fd55555 	.word	0x3fd55555
 80123b8:	df3e5244 	.word	0xdf3e5244
 80123bc:	3fc2f112 	.word	0x3fc2f112
 80123c0:	96cb03de 	.word	0x96cb03de
 80123c4:	3fc74664 	.word	0x3fc74664
 80123c8:	94229359 	.word	0x94229359
 80123cc:	3fd24924 	.word	0x3fd24924
 80123d0:	55555593 	.word	0x55555593
 80123d4:	3fe55555 	.word	0x3fe55555
 80123d8:	d078c69f 	.word	0xd078c69f
 80123dc:	3fc39a09 	.word	0x3fc39a09
 80123e0:	1d8e78af 	.word	0x1d8e78af
 80123e4:	3fcc71c5 	.word	0x3fcc71c5
 80123e8:	9997fa04 	.word	0x9997fa04
 80123ec:	3fd99999 	.word	0x3fd99999
	...
 80123f8:	c3500000 	.word	0xc3500000
 80123fc:	43500000 	.word	0x43500000
 8012400:	7fefffff 	.word	0x7fefffff
 8012404:	3ff00000 	.word	0x3ff00000
 8012408:	3fe00000 	.word	0x3fe00000

0801240c <_init>:
 801240c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801240e:	bf00      	nop
 8012410:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012412:	bc08      	pop	{r3}
 8012414:	469e      	mov	lr, r3
 8012416:	4770      	bx	lr

08012418 <_fini>:
 8012418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801241a:	bf00      	nop
 801241c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801241e:	bc08      	pop	{r3}
 8012420:	469e      	mov	lr, r3
 8012422:	4770      	bx	lr
