// See LICENSE for license details.
#ifndef _RISCV_PLATFORM_H
#define _RISCV_PLATFORM_H

#define DEFAULT_KERNEL_BOOTARGS "console=ttyS0 earlycon"
#define DEFAULT_RSTVEC     0x00001000
#define CLINT_BASE         0x02000000
#define CLINT_SIZE         0x000c0000
#define PLIC_BASE          0x0c000000
#define PLIC_SIZE          0x01000000
#define PLIC_NDEV          31
#define PLIC_PRIO_BITS     4
#define NS16550_BASE       0x10000000
#define NS16550_SIZE       0x100
#define NS16550_REG_SHIFT  2
#define NS16550_REG_IO_WIDTH 4
#define NS16550_INTERRUPT_ID 1
#define EXT_IO_BASE        0x40000000
#define DRAM_BASE          0x80000000

#define JH7110_SYS_CRG_BASE     0x13020000
#define JH7110_SYS_CRG_SIZE     0x10000

#define JH7110_SYS_IOMUX_BASE   0x13040000
#define JH7110_SYS_IOMUX_SIZE   0x10000

#define JH7110_AON_CRG_BASE     0x17000000
#define JH7110_AON_CRG_SIZE     0x10000

#define JH7110_AON_IOMUX_BASE   0x17020000
#define JH7110_AON_IOMUX_SIZE   0x10000

#define JH7110_OTP_BASE         0x17050000
#define JH7110_OTP_SIZE         0x10000

#endif
