OpenROAD b79f266fe41540eabc064bcaddfe19ed715ac5c2 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/mgmt_core/runs/RUN_2021.11.23_18.34.59/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/mgmt_core/runs/RUN_2021.11.23_18.34.59/tmp/merged_unpadded.lef at line 922.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/mgmt_core/runs/RUN_2021.11.23_18.34.59/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/mgmt_core/runs/RUN_2021.11.23_18.34.59/tmp/placement/13-resizer_timing.def
[INFO ODB-0128] Design: mgmt_core
[INFO ODB-0130]     Created 818 pins.
[INFO ODB-0131]     Created 40003 components and 201090 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 127860 connections.
[INFO ODB-0133]     Created 23391 nets and 73201 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/mgmt_core/runs/RUN_2021.11.23_18.34.59/tmp/placement/13-resizer_timing.def
###############################################################################
# Created by write_sdc
# Tue Nov 23 18:38:31 2021
###############################################################################
current_design mgmt_core
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name core_clk -period 30.0000 [get_ports {core_clk}]
set_clock_transition 0.1500 [get_clocks {core_clk}]
set_clock_uncertainty 0.2500 core_clk
set_propagated_clock [get_clocks {core_clk}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {core_rst}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {debug_rx}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io0_di}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io1_di}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io1_do}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io1_oeb}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io2_di}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io2_do}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io2_oeb}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io3_di}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io3_do}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io3_oeb}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {gpio_in_pad}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_ack_i}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[0]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[10]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[11]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[12]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[13]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[14]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[15]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[16]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[17]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[18]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[19]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[1]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[20]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[21]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[22]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[23]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[24]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[25]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[26]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[27]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[28]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[29]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[2]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[30]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[31]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[3]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[4]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[5]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[6]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[7]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[8]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[9]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[0]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[100]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[101]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[102]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[103]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[104]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[105]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[106]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[107]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[108]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[109]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[10]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[110]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[111]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[112]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[113]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[114]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[115]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[116]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[117]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[118]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[119]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[11]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[120]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[121]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[122]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[123]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[124]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[125]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[126]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[127]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[12]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[13]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[14]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[15]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[16]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[17]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[18]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[19]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[1]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[20]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[21]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[22]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[23]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[24]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[25]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[26]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[27]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[28]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[29]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[2]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[30]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[31]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[32]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[33]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[34]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[35]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[36]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[37]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[38]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[39]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[3]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[40]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[41]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[42]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[43]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[44]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[45]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[46]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[47]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[48]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[49]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[4]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[50]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[51]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[52]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[53]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[54]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[55]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[56]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[57]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[58]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[59]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[5]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[60]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[61]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[62]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[63]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[64]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[65]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[66]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[67]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[68]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[69]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[6]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[70]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[71]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[72]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[73]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[74]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[75]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[76]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[77]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[78]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[79]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[7]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[80]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[81]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[82]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[83]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[84]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[85]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[86]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[87]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[88]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[89]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[8]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[90]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[91]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[92]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[93]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[94]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[95]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[96]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[97]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[98]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[99]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[9]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[0]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[10]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[11]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[12]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[13]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[14]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[15]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[16]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[17]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[18]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[19]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[1]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[20]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[21]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[22]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[23]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[24]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[25]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[26]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[27]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[28]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[29]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[2]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[30]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[31]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[3]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[4]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[5]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[6]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[7]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[8]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[9]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_ack_i}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[0]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[10]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[11]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[12]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[13]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[14]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[15]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[16]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[17]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[18]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[19]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[1]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[20]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[21]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[22]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[23]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[24]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[25]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[26]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[27]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[28]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[29]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[2]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[30]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[31]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[3]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[4]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[5]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[6]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[7]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[8]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[9]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {serial_rx}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {spi_miso}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {trap}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq[0]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq[1]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq[2]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq[3]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq[4]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {debug_mode}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {debug_oeb}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {debug_tx}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_clk}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_cs_n}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io0_do}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io0_oeb}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {gpio_inenb_pad}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {gpio_mode0_pad}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {gpio_mode1_pad}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {gpio_out_pad}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {gpio_outenb_pad}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_stb_o}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[100]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[101]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[102]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[103]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[104]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[105]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[106]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[107]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[108]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[109]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[10]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[110]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[111]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[112]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[113]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[114]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[115]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[116]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[117]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[118]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[119]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[11]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[120]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[121]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[122]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[123]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[124]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[125]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[126]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[127]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[12]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[13]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[14]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[15]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[16]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[17]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[18]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[19]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[20]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[21]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[22]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[23]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[24]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[25]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[26]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[27]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[28]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[29]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[30]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[31]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[32]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[33]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[34]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[35]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[36]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[37]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[38]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[39]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[40]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[41]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[42]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[43]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[44]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[45]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[46]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[47]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[48]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[49]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[4]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[50]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[51]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[52]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[53]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[54]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[55]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[56]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[57]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[58]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[59]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[60]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[61]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[62]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[63]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[64]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[65]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[66]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[67]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[68]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[69]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[6]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[70]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[71]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[72]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[73]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[74]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[75]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[76]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[77]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[78]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[79]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[7]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[80]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[81]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[82]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[83]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[84]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[85]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[86]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[87]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[88]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[89]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[8]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[90]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[91]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[92]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[93]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[94]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[95]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[96]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[97]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[98]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[99]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[9]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[100]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[101]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[102]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[103]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[104]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[105]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[106]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[107]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[108]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[109]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[10]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[110]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[111]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[112]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[113]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[114]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[115]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[116]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[117]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[118]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[119]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[11]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[120]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[121]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[122]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[123]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[124]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[125]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[126]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[127]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[12]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[13]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[14]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[15]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[16]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[17]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[18]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[19]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[20]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[21]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[22]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[23]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[24]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[25]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[26]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[27]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[28]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[29]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[30]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[31]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[32]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[33]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[34]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[35]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[36]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[37]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[38]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[39]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[40]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[41]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[42]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[43]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[44]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[45]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[46]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[47]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[48]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[49]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[4]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[50]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[51]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[52]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[53]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[54]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[55]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[56]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[57]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[58]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[59]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[60]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[61]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[62]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[63]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[64]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[65]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[66]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[67]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[68]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[69]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[6]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[70]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[71]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[72]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[73]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[74]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[75]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[76]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[77]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[78]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[79]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[7]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[80]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[81]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[82]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[83]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[84]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[85]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[86]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[87]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[88]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[89]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[8]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[90]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[91]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[92]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[93]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[94]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[95]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[96]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[97]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[98]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[99]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[9]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[100]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[101]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[102]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[103]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[104]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[105]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[106]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[107]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[108]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[109]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[10]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[110]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[111]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[112]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[113]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[114]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[115]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[116]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[117]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[118]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[119]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[11]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[120]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[121]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[122]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[123]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[124]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[125]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[126]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[127]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[12]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[13]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[14]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[15]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[16]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[17]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[18]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[19]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[20]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[21]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[22]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[23]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[24]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[25]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[26]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[27]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[28]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[29]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[30]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[31]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[32]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[33]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[34]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[35]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[36]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[37]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[38]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[39]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[40]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[41]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[42]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[43]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[44]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[45]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[46]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[47]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[48]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[49]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[4]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[50]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[51]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[52]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[53]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[54]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[55]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[56]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[57]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[58]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[59]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[60]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[61]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[62]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[63]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[64]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[65]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[66]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[67]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[68]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[69]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[6]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[70]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[71]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[72]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[73]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[74]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[75]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[76]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[77]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[78]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[79]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[7]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[80]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[81]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[82]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[83]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[84]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[85]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[86]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[87]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[88]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[89]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[8]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[90]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[91]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[92]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[93]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[94]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[95]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[96]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[97]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[98]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[99]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[9]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_A[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_A[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_A[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_A[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_A[4]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_A[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_A[6]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_A[7]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[10]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[11]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[12]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[13]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[14]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[15]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[16]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[17]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[18]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[19]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[20]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[21]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[22]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[23]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[24]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[25]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[26]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[27]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[28]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[29]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[30]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[31]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[4]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[6]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[7]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[8]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[9]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_EN}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_WE[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_WE[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_WE[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_WE[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[10]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[11]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[12]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[13]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[14]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[15]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[16]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[17]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[18]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[19]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[20]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[21]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[22]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[23]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[24]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[25]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[26]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[27]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[28]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[29]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[30]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[31]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[4]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[6]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[7]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[8]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[9]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_cyc_o}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[10]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[11]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[12]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[13]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[14]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[15]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[16]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[17]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[18]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[19]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[20]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[21]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[22]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[23]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[24]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[25]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[26]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[27]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[28]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[29]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[30]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[31]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[4]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[6]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[7]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[8]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[9]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_sel_o[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_sel_o[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_sel_o[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_sel_o[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_stb_o}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_wb_iena}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_we_o}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {qspi_enabled}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {serial_tx}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {spi_clk}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {spi_cs_n}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {spi_enabled}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {spi_mosi}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {spi_sdoenb}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[4]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[6]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[7]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_clk}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_csb}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[10]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[11]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[12]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[13]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[14]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[15]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[16]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[17]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[18]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[19]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[20]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[21]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[22]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[23]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[24]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[25]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[26]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[27]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[28]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[29]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[30]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[31]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[4]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[6]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[7]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[8]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[9]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {uart_enabled}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq_ena[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq_ena[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq_ena[2]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {debug_mode}]
set_load -pin_load 0.0334 [get_ports {debug_oeb}]
set_load -pin_load 0.0334 [get_ports {debug_tx}]
set_load -pin_load 0.0334 [get_ports {flash_clk}]
set_load -pin_load 0.0334 [get_ports {flash_cs_n}]
set_load -pin_load 0.0334 [get_ports {flash_io0_do}]
set_load -pin_load 0.0334 [get_ports {flash_io0_oeb}]
set_load -pin_load 0.0334 [get_ports {gpio_inenb_pad}]
set_load -pin_load 0.0334 [get_ports {gpio_mode0_pad}]
set_load -pin_load 0.0334 [get_ports {gpio_mode1_pad}]
set_load -pin_load 0.0334 [get_ports {gpio_out_pad}]
set_load -pin_load 0.0334 [get_ports {gpio_outenb_pad}]
set_load -pin_load 0.0334 [get_ports {hk_stb_o}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_EN}]
set_load -pin_load 0.0334 [get_ports {mprj_cyc_o}]
set_load -pin_load 0.0334 [get_ports {mprj_stb_o}]
set_load -pin_load 0.0334 [get_ports {mprj_wb_iena}]
set_load -pin_load 0.0334 [get_ports {mprj_we_o}]
set_load -pin_load 0.0334 [get_ports {qspi_enabled}]
set_load -pin_load 0.0334 [get_ports {serial_tx}]
set_load -pin_load 0.0334 [get_ports {spi_clk}]
set_load -pin_load 0.0334 [get_ports {spi_cs_n}]
set_load -pin_load 0.0334 [get_ports {spi_enabled}]
set_load -pin_load 0.0334 [get_ports {spi_mosi}]
set_load -pin_load 0.0334 [get_ports {spi_sdoenb}]
set_load -pin_load 0.0334 [get_ports {sram_ro_clk}]
set_load -pin_load 0.0334 [get_ports {sram_ro_csb}]
set_load -pin_load 0.0334 [get_ports {uart_enabled}]
set_load -pin_load 0.0334 [get_ports {la_iena[127]}]
set_load -pin_load 0.0334 [get_ports {la_iena[126]}]
set_load -pin_load 0.0334 [get_ports {la_iena[125]}]
set_load -pin_load 0.0334 [get_ports {la_iena[124]}]
set_load -pin_load 0.0334 [get_ports {la_iena[123]}]
set_load -pin_load 0.0334 [get_ports {la_iena[122]}]
set_load -pin_load 0.0334 [get_ports {la_iena[121]}]
set_load -pin_load 0.0334 [get_ports {la_iena[120]}]
set_load -pin_load 0.0334 [get_ports {la_iena[119]}]
set_load -pin_load 0.0334 [get_ports {la_iena[118]}]
set_load -pin_load 0.0334 [get_ports {la_iena[117]}]
set_load -pin_load 0.0334 [get_ports {la_iena[116]}]
set_load -pin_load 0.0334 [get_ports {la_iena[115]}]
set_load -pin_load 0.0334 [get_ports {la_iena[114]}]
set_load -pin_load 0.0334 [get_ports {la_iena[113]}]
set_load -pin_load 0.0334 [get_ports {la_iena[112]}]
set_load -pin_load 0.0334 [get_ports {la_iena[111]}]
set_load -pin_load 0.0334 [get_ports {la_iena[110]}]
set_load -pin_load 0.0334 [get_ports {la_iena[109]}]
set_load -pin_load 0.0334 [get_ports {la_iena[108]}]
set_load -pin_load 0.0334 [get_ports {la_iena[107]}]
set_load -pin_load 0.0334 [get_ports {la_iena[106]}]
set_load -pin_load 0.0334 [get_ports {la_iena[105]}]
set_load -pin_load 0.0334 [get_ports {la_iena[104]}]
set_load -pin_load 0.0334 [get_ports {la_iena[103]}]
set_load -pin_load 0.0334 [get_ports {la_iena[102]}]
set_load -pin_load 0.0334 [get_ports {la_iena[101]}]
set_load -pin_load 0.0334 [get_ports {la_iena[100]}]
set_load -pin_load 0.0334 [get_ports {la_iena[99]}]
set_load -pin_load 0.0334 [get_ports {la_iena[98]}]
set_load -pin_load 0.0334 [get_ports {la_iena[97]}]
set_load -pin_load 0.0334 [get_ports {la_iena[96]}]
set_load -pin_load 0.0334 [get_ports {la_iena[95]}]
set_load -pin_load 0.0334 [get_ports {la_iena[94]}]
set_load -pin_load 0.0334 [get_ports {la_iena[93]}]
set_load -pin_load 0.0334 [get_ports {la_iena[92]}]
set_load -pin_load 0.0334 [get_ports {la_iena[91]}]
set_load -pin_load 0.0334 [get_ports {la_iena[90]}]
set_load -pin_load 0.0334 [get_ports {la_iena[89]}]
set_load -pin_load 0.0334 [get_ports {la_iena[88]}]
set_load -pin_load 0.0334 [get_ports {la_iena[87]}]
set_load -pin_load 0.0334 [get_ports {la_iena[86]}]
set_load -pin_load 0.0334 [get_ports {la_iena[85]}]
set_load -pin_load 0.0334 [get_ports {la_iena[84]}]
set_load -pin_load 0.0334 [get_ports {la_iena[83]}]
set_load -pin_load 0.0334 [get_ports {la_iena[82]}]
set_load -pin_load 0.0334 [get_ports {la_iena[81]}]
set_load -pin_load 0.0334 [get_ports {la_iena[80]}]
set_load -pin_load 0.0334 [get_ports {la_iena[79]}]
set_load -pin_load 0.0334 [get_ports {la_iena[78]}]
set_load -pin_load 0.0334 [get_ports {la_iena[77]}]
set_load -pin_load 0.0334 [get_ports {la_iena[76]}]
set_load -pin_load 0.0334 [get_ports {la_iena[75]}]
set_load -pin_load 0.0334 [get_ports {la_iena[74]}]
set_load -pin_load 0.0334 [get_ports {la_iena[73]}]
set_load -pin_load 0.0334 [get_ports {la_iena[72]}]
set_load -pin_load 0.0334 [get_ports {la_iena[71]}]
set_load -pin_load 0.0334 [get_ports {la_iena[70]}]
set_load -pin_load 0.0334 [get_ports {la_iena[69]}]
set_load -pin_load 0.0334 [get_ports {la_iena[68]}]
set_load -pin_load 0.0334 [get_ports {la_iena[67]}]
set_load -pin_load 0.0334 [get_ports {la_iena[66]}]
set_load -pin_load 0.0334 [get_ports {la_iena[65]}]
set_load -pin_load 0.0334 [get_ports {la_iena[64]}]
set_load -pin_load 0.0334 [get_ports {la_iena[63]}]
set_load -pin_load 0.0334 [get_ports {la_iena[62]}]
set_load -pin_load 0.0334 [get_ports {la_iena[61]}]
set_load -pin_load 0.0334 [get_ports {la_iena[60]}]
set_load -pin_load 0.0334 [get_ports {la_iena[59]}]
set_load -pin_load 0.0334 [get_ports {la_iena[58]}]
set_load -pin_load 0.0334 [get_ports {la_iena[57]}]
set_load -pin_load 0.0334 [get_ports {la_iena[56]}]
set_load -pin_load 0.0334 [get_ports {la_iena[55]}]
set_load -pin_load 0.0334 [get_ports {la_iena[54]}]
set_load -pin_load 0.0334 [get_ports {la_iena[53]}]
set_load -pin_load 0.0334 [get_ports {la_iena[52]}]
set_load -pin_load 0.0334 [get_ports {la_iena[51]}]
set_load -pin_load 0.0334 [get_ports {la_iena[50]}]
set_load -pin_load 0.0334 [get_ports {la_iena[49]}]
set_load -pin_load 0.0334 [get_ports {la_iena[48]}]
set_load -pin_load 0.0334 [get_ports {la_iena[47]}]
set_load -pin_load 0.0334 [get_ports {la_iena[46]}]
set_load -pin_load 0.0334 [get_ports {la_iena[45]}]
set_load -pin_load 0.0334 [get_ports {la_iena[44]}]
set_load -pin_load 0.0334 [get_ports {la_iena[43]}]
set_load -pin_load 0.0334 [get_ports {la_iena[42]}]
set_load -pin_load 0.0334 [get_ports {la_iena[41]}]
set_load -pin_load 0.0334 [get_ports {la_iena[40]}]
set_load -pin_load 0.0334 [get_ports {la_iena[39]}]
set_load -pin_load 0.0334 [get_ports {la_iena[38]}]
set_load -pin_load 0.0334 [get_ports {la_iena[37]}]
set_load -pin_load 0.0334 [get_ports {la_iena[36]}]
set_load -pin_load 0.0334 [get_ports {la_iena[35]}]
set_load -pin_load 0.0334 [get_ports {la_iena[34]}]
set_load -pin_load 0.0334 [get_ports {la_iena[33]}]
set_load -pin_load 0.0334 [get_ports {la_iena[32]}]
set_load -pin_load 0.0334 [get_ports {la_iena[31]}]
set_load -pin_load 0.0334 [get_ports {la_iena[30]}]
set_load -pin_load 0.0334 [get_ports {la_iena[29]}]
set_load -pin_load 0.0334 [get_ports {la_iena[28]}]
set_load -pin_load 0.0334 [get_ports {la_iena[27]}]
set_load -pin_load 0.0334 [get_ports {la_iena[26]}]
set_load -pin_load 0.0334 [get_ports {la_iena[25]}]
set_load -pin_load 0.0334 [get_ports {la_iena[24]}]
set_load -pin_load 0.0334 [get_ports {la_iena[23]}]
set_load -pin_load 0.0334 [get_ports {la_iena[22]}]
set_load -pin_load 0.0334 [get_ports {la_iena[21]}]
set_load -pin_load 0.0334 [get_ports {la_iena[20]}]
set_load -pin_load 0.0334 [get_ports {la_iena[19]}]
set_load -pin_load 0.0334 [get_ports {la_iena[18]}]
set_load -pin_load 0.0334 [get_ports {la_iena[17]}]
set_load -pin_load 0.0334 [get_ports {la_iena[16]}]
set_load -pin_load 0.0334 [get_ports {la_iena[15]}]
set_load -pin_load 0.0334 [get_ports {la_iena[14]}]
set_load -pin_load 0.0334 [get_ports {la_iena[13]}]
set_load -pin_load 0.0334 [get_ports {la_iena[12]}]
set_load -pin_load 0.0334 [get_ports {la_iena[11]}]
set_load -pin_load 0.0334 [get_ports {la_iena[10]}]
set_load -pin_load 0.0334 [get_ports {la_iena[9]}]
set_load -pin_load 0.0334 [get_ports {la_iena[8]}]
set_load -pin_load 0.0334 [get_ports {la_iena[7]}]
set_load -pin_load 0.0334 [get_ports {la_iena[6]}]
set_load -pin_load 0.0334 [get_ports {la_iena[5]}]
set_load -pin_load 0.0334 [get_ports {la_iena[4]}]
set_load -pin_load 0.0334 [get_ports {la_iena[3]}]
set_load -pin_load 0.0334 [get_ports {la_iena[2]}]
set_load -pin_load 0.0334 [get_ports {la_iena[1]}]
set_load -pin_load 0.0334 [get_ports {la_iena[0]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[127]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[126]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[125]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[124]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[123]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[122]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[121]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[120]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[119]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[118]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[117]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[116]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[115]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[114]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[113]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[112]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[111]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[110]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[109]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[108]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[107]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[106]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[105]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[104]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[103]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[102]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[101]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[100]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[99]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[98]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[97]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[96]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[95]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[94]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[93]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[92]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[91]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[90]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[89]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[88]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[87]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[86]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[85]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[84]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[83]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[82]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[81]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[80]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[79]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[78]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[77]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[76]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[75]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[74]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[73]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[72]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[71]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[70]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[69]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[68]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[67]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[66]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[65]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[64]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[63]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[62]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[61]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[60]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[59]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[58]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[57]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[56]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[55]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[54]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[53]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[52]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[51]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[50]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[49]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[48]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[47]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[46]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[45]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[44]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[43]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[42]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[41]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[40]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[39]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[38]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[37]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[36]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[35]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[34]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[33]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[32]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[31]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[30]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[29]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[28]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[27]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[26]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[25]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[24]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[23]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[22]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[21]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[20]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[19]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[18]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[17]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[16]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[15]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[14]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[13]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[12]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[11]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[10]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[9]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[8]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[7]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[6]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[5]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[4]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[3]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[2]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[1]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[0]}]
set_load -pin_load 0.0334 [get_ports {la_output[127]}]
set_load -pin_load 0.0334 [get_ports {la_output[126]}]
set_load -pin_load 0.0334 [get_ports {la_output[125]}]
set_load -pin_load 0.0334 [get_ports {la_output[124]}]
set_load -pin_load 0.0334 [get_ports {la_output[123]}]
set_load -pin_load 0.0334 [get_ports {la_output[122]}]
set_load -pin_load 0.0334 [get_ports {la_output[121]}]
set_load -pin_load 0.0334 [get_ports {la_output[120]}]
set_load -pin_load 0.0334 [get_ports {la_output[119]}]
set_load -pin_load 0.0334 [get_ports {la_output[118]}]
set_load -pin_load 0.0334 [get_ports {la_output[117]}]
set_load -pin_load 0.0334 [get_ports {la_output[116]}]
set_load -pin_load 0.0334 [get_ports {la_output[115]}]
set_load -pin_load 0.0334 [get_ports {la_output[114]}]
set_load -pin_load 0.0334 [get_ports {la_output[113]}]
set_load -pin_load 0.0334 [get_ports {la_output[112]}]
set_load -pin_load 0.0334 [get_ports {la_output[111]}]
set_load -pin_load 0.0334 [get_ports {la_output[110]}]
set_load -pin_load 0.0334 [get_ports {la_output[109]}]
set_load -pin_load 0.0334 [get_ports {la_output[108]}]
set_load -pin_load 0.0334 [get_ports {la_output[107]}]
set_load -pin_load 0.0334 [get_ports {la_output[106]}]
set_load -pin_load 0.0334 [get_ports {la_output[105]}]
set_load -pin_load 0.0334 [get_ports {la_output[104]}]
set_load -pin_load 0.0334 [get_ports {la_output[103]}]
set_load -pin_load 0.0334 [get_ports {la_output[102]}]
set_load -pin_load 0.0334 [get_ports {la_output[101]}]
set_load -pin_load 0.0334 [get_ports {la_output[100]}]
set_load -pin_load 0.0334 [get_ports {la_output[99]}]
set_load -pin_load 0.0334 [get_ports {la_output[98]}]
set_load -pin_load 0.0334 [get_ports {la_output[97]}]
set_load -pin_load 0.0334 [get_ports {la_output[96]}]
set_load -pin_load 0.0334 [get_ports {la_output[95]}]
set_load -pin_load 0.0334 [get_ports {la_output[94]}]
set_load -pin_load 0.0334 [get_ports {la_output[93]}]
set_load -pin_load 0.0334 [get_ports {la_output[92]}]
set_load -pin_load 0.0334 [get_ports {la_output[91]}]
set_load -pin_load 0.0334 [get_ports {la_output[90]}]
set_load -pin_load 0.0334 [get_ports {la_output[89]}]
set_load -pin_load 0.0334 [get_ports {la_output[88]}]
set_load -pin_load 0.0334 [get_ports {la_output[87]}]
set_load -pin_load 0.0334 [get_ports {la_output[86]}]
set_load -pin_load 0.0334 [get_ports {la_output[85]}]
set_load -pin_load 0.0334 [get_ports {la_output[84]}]
set_load -pin_load 0.0334 [get_ports {la_output[83]}]
set_load -pin_load 0.0334 [get_ports {la_output[82]}]
set_load -pin_load 0.0334 [get_ports {la_output[81]}]
set_load -pin_load 0.0334 [get_ports {la_output[80]}]
set_load -pin_load 0.0334 [get_ports {la_output[79]}]
set_load -pin_load 0.0334 [get_ports {la_output[78]}]
set_load -pin_load 0.0334 [get_ports {la_output[77]}]
set_load -pin_load 0.0334 [get_ports {la_output[76]}]
set_load -pin_load 0.0334 [get_ports {la_output[75]}]
set_load -pin_load 0.0334 [get_ports {la_output[74]}]
set_load -pin_load 0.0334 [get_ports {la_output[73]}]
set_load -pin_load 0.0334 [get_ports {la_output[72]}]
set_load -pin_load 0.0334 [get_ports {la_output[71]}]
set_load -pin_load 0.0334 [get_ports {la_output[70]}]
set_load -pin_load 0.0334 [get_ports {la_output[69]}]
set_load -pin_load 0.0334 [get_ports {la_output[68]}]
set_load -pin_load 0.0334 [get_ports {la_output[67]}]
set_load -pin_load 0.0334 [get_ports {la_output[66]}]
set_load -pin_load 0.0334 [get_ports {la_output[65]}]
set_load -pin_load 0.0334 [get_ports {la_output[64]}]
set_load -pin_load 0.0334 [get_ports {la_output[63]}]
set_load -pin_load 0.0334 [get_ports {la_output[62]}]
set_load -pin_load 0.0334 [get_ports {la_output[61]}]
set_load -pin_load 0.0334 [get_ports {la_output[60]}]
set_load -pin_load 0.0334 [get_ports {la_output[59]}]
set_load -pin_load 0.0334 [get_ports {la_output[58]}]
set_load -pin_load 0.0334 [get_ports {la_output[57]}]
set_load -pin_load 0.0334 [get_ports {la_output[56]}]
set_load -pin_load 0.0334 [get_ports {la_output[55]}]
set_load -pin_load 0.0334 [get_ports {la_output[54]}]
set_load -pin_load 0.0334 [get_ports {la_output[53]}]
set_load -pin_load 0.0334 [get_ports {la_output[52]}]
set_load -pin_load 0.0334 [get_ports {la_output[51]}]
set_load -pin_load 0.0334 [get_ports {la_output[50]}]
set_load -pin_load 0.0334 [get_ports {la_output[49]}]
set_load -pin_load 0.0334 [get_ports {la_output[48]}]
set_load -pin_load 0.0334 [get_ports {la_output[47]}]
set_load -pin_load 0.0334 [get_ports {la_output[46]}]
set_load -pin_load 0.0334 [get_ports {la_output[45]}]
set_load -pin_load 0.0334 [get_ports {la_output[44]}]
set_load -pin_load 0.0334 [get_ports {la_output[43]}]
set_load -pin_load 0.0334 [get_ports {la_output[42]}]
set_load -pin_load 0.0334 [get_ports {la_output[41]}]
set_load -pin_load 0.0334 [get_ports {la_output[40]}]
set_load -pin_load 0.0334 [get_ports {la_output[39]}]
set_load -pin_load 0.0334 [get_ports {la_output[38]}]
set_load -pin_load 0.0334 [get_ports {la_output[37]}]
set_load -pin_load 0.0334 [get_ports {la_output[36]}]
set_load -pin_load 0.0334 [get_ports {la_output[35]}]
set_load -pin_load 0.0334 [get_ports {la_output[34]}]
set_load -pin_load 0.0334 [get_ports {la_output[33]}]
set_load -pin_load 0.0334 [get_ports {la_output[32]}]
set_load -pin_load 0.0334 [get_ports {la_output[31]}]
set_load -pin_load 0.0334 [get_ports {la_output[30]}]
set_load -pin_load 0.0334 [get_ports {la_output[29]}]
set_load -pin_load 0.0334 [get_ports {la_output[28]}]
set_load -pin_load 0.0334 [get_ports {la_output[27]}]
set_load -pin_load 0.0334 [get_ports {la_output[26]}]
set_load -pin_load 0.0334 [get_ports {la_output[25]}]
set_load -pin_load 0.0334 [get_ports {la_output[24]}]
set_load -pin_load 0.0334 [get_ports {la_output[23]}]
set_load -pin_load 0.0334 [get_ports {la_output[22]}]
set_load -pin_load 0.0334 [get_ports {la_output[21]}]
set_load -pin_load 0.0334 [get_ports {la_output[20]}]
set_load -pin_load 0.0334 [get_ports {la_output[19]}]
set_load -pin_load 0.0334 [get_ports {la_output[18]}]
set_load -pin_load 0.0334 [get_ports {la_output[17]}]
set_load -pin_load 0.0334 [get_ports {la_output[16]}]
set_load -pin_load 0.0334 [get_ports {la_output[15]}]
set_load -pin_load 0.0334 [get_ports {la_output[14]}]
set_load -pin_load 0.0334 [get_ports {la_output[13]}]
set_load -pin_load 0.0334 [get_ports {la_output[12]}]
set_load -pin_load 0.0334 [get_ports {la_output[11]}]
set_load -pin_load 0.0334 [get_ports {la_output[10]}]
set_load -pin_load 0.0334 [get_ports {la_output[9]}]
set_load -pin_load 0.0334 [get_ports {la_output[8]}]
set_load -pin_load 0.0334 [get_ports {la_output[7]}]
set_load -pin_load 0.0334 [get_ports {la_output[6]}]
set_load -pin_load 0.0334 [get_ports {la_output[5]}]
set_load -pin_load 0.0334 [get_ports {la_output[4]}]
set_load -pin_load 0.0334 [get_ports {la_output[3]}]
set_load -pin_load 0.0334 [get_ports {la_output[2]}]
set_load -pin_load 0.0334 [get_ports {la_output[1]}]
set_load -pin_load 0.0334 [get_ports {la_output[0]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_A[7]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_A[6]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_A[5]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_A[4]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_A[3]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_A[2]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_A[1]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_A[0]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[31]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[30]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[29]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[28]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[27]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[26]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[25]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[24]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[23]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[22]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[21]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[20]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[19]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[18]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[17]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[16]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[15]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[14]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[13]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[12]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[11]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[10]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[9]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[8]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[7]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[6]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[5]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[4]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[3]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[2]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[1]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[0]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_WE[3]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_WE[2]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_WE[1]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_WE[0]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[31]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[30]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[29]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[28]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[27]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[26]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[25]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[24]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[23]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[22]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[21]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[20]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[19]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[18]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[17]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[16]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[15]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[14]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[13]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[12]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[11]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[10]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[9]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[8]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[7]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[6]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[5]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[4]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[3]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[2]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[1]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[0]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[31]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[30]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[29]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[28]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[27]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[26]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[25]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[24]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[23]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[22]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[21]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[20]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[19]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[18]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[17]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[16]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[15]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[14]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[13]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[12]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[11]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[10]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[9]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[8]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[7]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[6]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[5]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[4]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[3]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[2]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[1]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[0]}]
set_load -pin_load 0.0334 [get_ports {mprj_sel_o[3]}]
set_load -pin_load 0.0334 [get_ports {mprj_sel_o[2]}]
set_load -pin_load 0.0334 [get_ports {mprj_sel_o[1]}]
set_load -pin_load 0.0334 [get_ports {mprj_sel_o[0]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_addr[7]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_addr[6]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_addr[5]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_addr[4]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_addr[3]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_addr[2]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_addr[1]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_addr[0]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[31]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[30]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[29]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[28]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[27]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[26]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[25]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[24]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[23]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[22]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[21]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[20]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[19]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[18]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[17]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[16]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[15]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[14]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[13]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[12]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[11]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[10]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[9]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[8]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[7]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[6]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[5]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[4]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[3]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[2]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[1]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[0]}]
set_load -pin_load 0.0334 [get_ports {user_irq_ena[2]}]
set_load -pin_load 0.0334 [get_ports {user_irq_ena[1]}]
set_load -pin_load 0.0334 [get_ports {user_irq_ena[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {core_clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {core_rst}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {debug_rx}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io0_di}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io1_di}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io1_do}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io1_oeb}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io2_di}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io2_do}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io2_oeb}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io3_di}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io3_do}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io3_oeb}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {gpio_in_pad}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_ack_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_ack_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {serial_rx}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {spi_miso}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {trap}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {user_irq[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {user_irq[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {user_irq[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {user_irq[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {user_irq[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {user_irq[0]}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 8.0000 [current_design]
[INFO]: Setting signal min routing layer to: met1 and clock min routing layer to met1. 
[INFO]: Setting signal max routing layer to: met5 and clock max routing layer to met5. 
[DEPRECATION WARNING] A GLB_RT_LX_ADJUSTMENT variable is still used by your design and will be removed in a future version of OpenLane. We recommend you update to GLB_RT_LAYER_ADJUSTMENTS. Check configuration/README.md for more info.
Recommended replacement:
set ::env(GLB_RT_LAYER_ADJUSTMENTS) 0.99,0.21,0.21,0.1,0.1,0.1
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 1
[INFO GRT-0004] Blockages: 72584
[INFO GRT-0019] Found 632 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 83
[INFO GRT-0017] Processing 155888 blockages on layer met1.
[INFO GRT-0017] Processing 1 blockages on layer met2.
[INFO GRT-0017] Processing 81 blockages on layer met3.
[INFO GRT-0017] Processing 365 blockages on layer met4.
[INFO GRT-0017] Processing 15 blockages on layer met5.

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal     618460        410710          33.59%
met2       Vertical       463845        371756          19.85%
met3       Horizontal     309230        249245          19.40%
met4       Vertical       185538        142051          23.44%
met5       Horizontal      61846         61344          0.81%
---------------------------------------------------------------

[INFO GRT-0191] Wirelength: 269459, Wirelength1: 0
[INFO GRT-0192] Number of segments: 41342
[INFO GRT-0193] Number of shifts: 0
[INFO GRT-0097] First L Route.
[INFO GRT-0191] Wirelength: 269459, Wirelength1: 269459
[INFO GRT-0192] Number of segments: 41342
[INFO GRT-0193] Number of shifts: 0
[INFO GRT-0135] Overflow report.
[INFO GRT-0136] Total hCap               : 721299
[INFO GRT-0137] Total vCap               : 513807
[INFO GRT-0138] Total usage              : 269459
[INFO GRT-0139] Max H overflow           : 14
[INFO GRT-0140] Max V overflow           : 5
[INFO GRT-0141] Max overflow             : 14
[INFO GRT-0142] Number of overflow edges : 2953
[INFO GRT-0143] H   overflow             : 1163
[INFO GRT-0144] V   overflow             : 2983
[INFO GRT-0145] Final overflow           : 4146

[INFO GRT-0098] Second L Route.
[INFO GRT-0135] Overflow report.
[INFO GRT-0136] Total hCap               : 721299
[INFO GRT-0137] Total vCap               : 513807
[INFO GRT-0138] Total usage              : 269459
[INFO GRT-0139] Max H overflow           : 14
[INFO GRT-0140] Max V overflow           : 4
[INFO GRT-0141] Max overflow             : 14
[INFO GRT-0142] Number of overflow edges : 2900
[INFO GRT-0143] H   overflow             : 1193
[INFO GRT-0144] V   overflow             : 2898
[INFO GRT-0145] Final overflow           : 4091

[INFO GRT-0099] First Z Route.
[INFO GRT-0135] Overflow report.
[INFO GRT-0136] Total hCap               : 721299
[INFO GRT-0137] Total vCap               : 513807
[INFO GRT-0138] Total usage              : 269459
[INFO GRT-0139] Max H overflow           : 13
[INFO GRT-0140] Max V overflow           : 1
[INFO GRT-0141] Max overflow             : 13
[INFO GRT-0142] Number of overflow edges : 2067
[INFO GRT-0143] H   overflow             : 653
[INFO GRT-0144] V   overflow             : 1940
[INFO GRT-0145] Final overflow           : 2593

[INFO GRT-0100] LV routing round 0, enlarge 10.
[INFO GRT-0182] 10 threshold, 10 expand.
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 269849
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 5
[INFO GRT-0130] Max overflow         : 5
[INFO GRT-0131] Number overflow edges: 2115
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 2121
[INFO GRT-0134] Final overflow       : 2121

[INFO GRT-0100] LV routing round 1, enlarge 15.
[INFO GRT-0182] 5 threshold, 15 expand.
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 269855
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 4
[INFO GRT-0130] Max overflow         : 4
[INFO GRT-0131] Number overflow edges: 2104
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 2107
[INFO GRT-0134] Final overflow       : 2107

[INFO GRT-0100] LV routing round 2, enlarge 20.
[INFO GRT-0182] 1 threshold, 20 expand.
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 269893
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 4
[INFO GRT-0130] Max overflow         : 4
[INFO GRT-0131] Number overflow edges: 2103
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 2106
[INFO GRT-0134] Final overflow       : 2106

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0102] Iteration 1
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 270463
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 2
[INFO GRT-0130] Max overflow         : 2
[INFO GRT-0131] Number overflow edges: 1321
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 1322
[INFO GRT-0134] Final overflow       : 1322

[INFO GRT-0102] Iteration 2
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 270521
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 1
[INFO GRT-0130] Max overflow         : 1
[INFO GRT-0131] Number overflow edges: 1023
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 1023
[INFO GRT-0134] Final overflow       : 1023

[INFO GRT-0102] Iteration 3
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 270880
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 1
[INFO GRT-0130] Max overflow         : 1
[INFO GRT-0131] Number overflow edges: 781
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 781
[INFO GRT-0134] Final overflow       : 781

[INFO GRT-0102] Iteration 4
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 271150
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 1
[INFO GRT-0130] Max overflow         : 1
[INFO GRT-0131] Number overflow edges: 542
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 542
[INFO GRT-0134] Final overflow       : 542

[INFO GRT-0102] Iteration 5
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 271643
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 1
[INFO GRT-0130] Max overflow         : 1
[INFO GRT-0131] Number overflow edges: 240
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 240
[INFO GRT-0134] Final overflow       : 240

[INFO GRT-0102] Iteration 6
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 272037
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 1
[INFO GRT-0130] Max overflow         : 1
[INFO GRT-0131] Number overflow edges: 1
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 1
[INFO GRT-0134] Final overflow       : 1

[INFO GRT-0102] Iteration 7
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 272041
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 0
[INFO GRT-0130] Max overflow         : 0
[INFO GRT-0131] Number overflow edges: 0
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 0
[INFO GRT-0134] Final overflow       : 0

Usage checked
[INFO GRT-0105] Maze routing finished.
Final 2D results:
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 272041
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 0
[INFO GRT-0130] Max overflow         : 0
[INFO GRT-0131] Number overflow edges: 0
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 0
[INFO GRT-0134] Final overflow       : 0

[INFO GRT-0106] Layer assignment begins.
[INFO GRT-0107] Layer assignment finished.
[INFO GRT-0108] Post-processing begins.
[INFO GRT-0109] Post-processing finished.
 Starting via filling.
[INFO GRT-0197] Via related to pin nodes: 89671
[INFO GRT-0198] Via related Steiner nodes: 3478
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 108009
[INFO GRT-0112] Final usage 3D: 592460

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1            410710        169103           41.17%             0 /  0 /  0
met2            371756         65298           17.56%             0 /  0 /  0
met3            249245         28648           11.49%             0 /  0 /  0
met4            142051          2169            1.53%             0 /  0 /  0
met5             61344          3215            5.24%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total          1235106        268433           21.73%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 2292538 um
[INFO]: Setting RC values...
[INFO RSZ-0046] Found 6 endpoints with hold violations.
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 1
[INFO GRT-0004] Blockages: 72584
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 6
[INFO GRT-0017] Processing 155890 blockages on layer met1.
[INFO GRT-0017] Processing 1 blockages on layer met2.
[INFO GRT-0017] Processing 81 blockages on layer met3.
[INFO GRT-0017] Processing 365 blockages on layer met4.
[INFO GRT-0017] Processing 15 blockages on layer met5.
[INFO GRT-0009] Nets to reroute: 2.
[INFO GRT-0111] Final number of vias: 14
[INFO GRT-0112] Final usage 3D: 61
[WARNING GRT-0211] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 1
[INFO GRT-0004] Blockages: 72584
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 6
[INFO GRT-0017] Processing 155890 blockages on layer met1.
[INFO GRT-0017] Processing 1 blockages on layer met2.
[INFO GRT-0017] Processing 81 blockages on layer met3.
[INFO GRT-0017] Processing 365 blockages on layer met4.
[INFO GRT-0017] Processing 15 blockages on layer met5.
[INFO GRT-0009] Nets to reroute: 2.
[INFO GRT-0111] Final number of vias: 14
[INFO GRT-0112] Final usage 3D: 61
[WARNING GRT-0211] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 1
[INFO GRT-0004] Blockages: 72584
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 2
[INFO GRT-0017] Processing 155892 blockages on layer met1.
[INFO GRT-0017] Processing 1 blockages on layer met2.
[INFO GRT-0017] Processing 81 blockages on layer met3.
[INFO GRT-0017] Processing 365 blockages on layer met4.
[INFO GRT-0017] Processing 15 blockages on layer met5.
[INFO GRT-0009] Nets to reroute: 2.
[INFO GRT-0111] Final number of vias: 14
[INFO GRT-0112] Final usage 3D: 268
[WARNING GRT-0211] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.
[WARNING GRT-0115] Global routing finished with overflow.
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 1
[INFO GRT-0004] Blockages: 72584
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 2
[INFO GRT-0017] Processing 155892 blockages on layer met1.
[INFO GRT-0017] Processing 1 blockages on layer met2.
[INFO GRT-0017] Processing 81 blockages on layer met3.
[INFO GRT-0017] Processing 365 blockages on layer met4.
[INFO GRT-0017] Processing 15 blockages on layer met5.
[INFO GRT-0009] Nets to reroute: 2.
[INFO GRT-0111] Final number of vias: 14
[INFO GRT-0112] Final usage 3D: 268
[WARNING GRT-0211] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 1
[INFO GRT-0004] Blockages: 72584
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 3
[INFO GRT-0017] Processing 155894 blockages on layer met1.
[INFO GRT-0017] Processing 1 blockages on layer met2.
[INFO GRT-0017] Processing 81 blockages on layer met3.
[INFO GRT-0017] Processing 365 blockages on layer met4.
[INFO GRT-0017] Processing 15 blockages on layer met5.
[INFO GRT-0009] Nets to reroute: 2.
[INFO GRT-0111] Final number of vias: 8
[INFO GRT-0112] Final usage 3D: 28
[WARNING GRT-0211] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 1
[INFO GRT-0004] Blockages: 72584
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 3
[INFO GRT-0017] Processing 155894 blockages on layer met1.
[INFO GRT-0017] Processing 1 blockages on layer met2.
[INFO GRT-0017] Processing 81 blockages on layer met3.
[INFO GRT-0017] Processing 365 blockages on layer met4.
[INFO GRT-0017] Processing 15 blockages on layer met5.
[INFO GRT-0009] Nets to reroute: 2.
[INFO GRT-0111] Final number of vias: 8
[INFO GRT-0112] Final usage 3D: 28
[WARNING GRT-0211] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 1
[INFO GRT-0004] Blockages: 72584
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 2
[INFO GRT-0017] Processing 155896 blockages on layer met1.
[INFO GRT-0017] Processing 1 blockages on layer met2.
[INFO GRT-0017] Processing 81 blockages on layer met3.
[INFO GRT-0017] Processing 365 blockages on layer met4.
[INFO GRT-0017] Processing 15 blockages on layer met5.
[INFO GRT-0009] Nets to reroute: 2.
[INFO GRT-0111] Final number of vias: 4
[INFO GRT-0112] Final usage 3D: 13
[WARNING GRT-0211] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 1
[INFO GRT-0004] Blockages: 72584
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 2
[INFO GRT-0017] Processing 155896 blockages on layer met1.
[INFO GRT-0017] Processing 1 blockages on layer met2.
[INFO GRT-0017] Processing 81 blockages on layer met3.
[INFO GRT-0017] Processing 365 blockages on layer met4.
[INFO GRT-0017] Processing 15 blockages on layer met5.
[INFO GRT-0009] Nets to reroute: 2.
[INFO GRT-0111] Final number of vias: 4
[INFO GRT-0112] Final usage 3D: 13
[WARNING GRT-0211] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 1
[INFO GRT-0004] Blockages: 72584
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 5
[INFO GRT-0017] Processing 155898 blockages on layer met1.
[INFO GRT-0017] Processing 1 blockages on layer met2.
[INFO GRT-0017] Processing 81 blockages on layer met3.
[INFO GRT-0017] Processing 365 blockages on layer met4.
[INFO GRT-0017] Processing 15 blockages on layer met5.
[INFO GRT-0009] Nets to reroute: 2.
[INFO GRT-0111] Final number of vias: 11
[INFO GRT-0112] Final usage 3D: 188
[WARNING GRT-0211] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 1
[INFO GRT-0004] Blockages: 72584
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 5
[INFO GRT-0017] Processing 155898 blockages on layer met1.
[INFO GRT-0017] Processing 1 blockages on layer met2.
[INFO GRT-0017] Processing 81 blockages on layer met3.
[INFO GRT-0017] Processing 365 blockages on layer met4.
[INFO GRT-0017] Processing 15 blockages on layer met5.
[INFO GRT-0009] Nets to reroute: 2.
[INFO GRT-0111] Final number of vias: 11
[INFO GRT-0112] Final usage 3D: 189
[WARNING GRT-0211] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 1
[INFO GRT-0004] Blockages: 72584
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 2
[INFO GRT-0017] Processing 155900 blockages on layer met1.
[INFO GRT-0017] Processing 1 blockages on layer met2.
[INFO GRT-0017] Processing 81 blockages on layer met3.
[INFO GRT-0017] Processing 365 blockages on layer met4.
[INFO GRT-0017] Processing 15 blockages on layer met5.
[INFO GRT-0009] Nets to reroute: 2.
[INFO GRT-0111] Final number of vias: 6
[INFO GRT-0112] Final usage 3D: 158
[WARNING GRT-0211] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 1
[INFO GRT-0004] Blockages: 72584
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 2
[INFO GRT-0017] Processing 155900 blockages on layer met1.
[INFO GRT-0017] Processing 1 blockages on layer met2.
[INFO GRT-0017] Processing 81 blockages on layer met3.
[INFO GRT-0017] Processing 365 blockages on layer met4.
[INFO GRT-0017] Processing 15 blockages on layer met5.
[INFO GRT-0009] Nets to reroute: 2.
[INFO GRT-0111] Final number of vias: 6
[INFO GRT-0112] Final usage 3D: 158
[WARNING GRT-0211] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 1
[INFO GRT-0004] Blockages: 72584
[INFO GRT-0001] Minimum degree: 3
[INFO GRT-0002] Maximum degree: 3
[INFO GRT-0017] Processing 155902 blockages on layer met1.
[INFO GRT-0017] Processing 1 blockages on layer met2.
[INFO GRT-0017] Processing 81 blockages on layer met3.
[INFO GRT-0017] Processing 365 blockages on layer met4.
[INFO GRT-0017] Processing 15 blockages on layer met5.
[INFO GRT-0009] Nets to reroute: 2.
[INFO GRT-0111] Final number of vias: 2
[INFO GRT-0112] Final usage 3D: 7
[WARNING GRT-0211] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 1
[INFO GRT-0004] Blockages: 72584
[INFO GRT-0001] Minimum degree: 3
[INFO GRT-0002] Maximum degree: 3
[INFO GRT-0017] Processing 155902 blockages on layer met1.
[INFO GRT-0017] Processing 1 blockages on layer met2.
[INFO GRT-0017] Processing 81 blockages on layer met3.
[INFO GRT-0017] Processing 365 blockages on layer met4.
[INFO GRT-0017] Processing 15 blockages on layer met5.
[INFO GRT-0009] Nets to reroute: 2.
[INFO GRT-0111] Final number of vias: 2
[INFO GRT-0112] Final usage 3D: 7
[WARNING GRT-0211] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 1
[INFO GRT-0004] Blockages: 72584
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 2
[INFO GRT-0017] Processing 155904 blockages on layer met1.
[INFO GRT-0017] Processing 1 blockages on layer met2.
[INFO GRT-0017] Processing 81 blockages on layer met3.
[INFO GRT-0017] Processing 365 blockages on layer met4.
[INFO GRT-0017] Processing 15 blockages on layer met5.
[INFO GRT-0009] Nets to reroute: 2.
[INFO GRT-0111] Final number of vias: 4
[INFO GRT-0112] Final usage 3D: 22
[WARNING GRT-0211] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 1
[INFO GRT-0004] Blockages: 72584
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 2
[INFO GRT-0017] Processing 155904 blockages on layer met1.
[INFO GRT-0017] Processing 1 blockages on layer met2.
[INFO GRT-0017] Processing 81 blockages on layer met3.
[INFO GRT-0017] Processing 365 blockages on layer met4.
[INFO GRT-0017] Processing 15 blockages on layer met5.
[INFO GRT-0009] Nets to reroute: 2.
[INFO GRT-0111] Final number of vias: 6
[INFO GRT-0112] Final usage 3D: 28
[WARNING GRT-0211] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 1
[INFO GRT-0004] Blockages: 72584
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 5
[INFO GRT-0017] Processing 155906 blockages on layer met1.
[INFO GRT-0017] Processing 1 blockages on layer met2.
[INFO GRT-0017] Processing 81 blockages on layer met3.
[INFO GRT-0017] Processing 365 blockages on layer met4.
[INFO GRT-0017] Processing 15 blockages on layer met5.
[INFO GRT-0009] Nets to reroute: 2.
[INFO GRT-0111] Final number of vias: 11
[INFO GRT-0112] Final usage 3D: 55
[WARNING GRT-0211] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 1
[INFO GRT-0004] Blockages: 72584
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 5
[INFO GRT-0017] Processing 155906 blockages on layer met1.
[INFO GRT-0017] Processing 1 blockages on layer met2.
[INFO GRT-0017] Processing 81 blockages on layer met3.
[INFO GRT-0017] Processing 365 blockages on layer met4.
[INFO GRT-0017] Processing 15 blockages on layer met5.
[INFO GRT-0009] Nets to reroute: 2.
[INFO GRT-0111] Final number of vias: 11
[INFO GRT-0112] Final usage 3D: 55
[WARNING GRT-0211] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 1
[INFO GRT-0004] Blockages: 72584
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 2
[INFO GRT-0017] Processing 155908 blockages on layer met1.
[INFO GRT-0017] Processing 1 blockages on layer met2.
[INFO GRT-0017] Processing 81 blockages on layer met3.
[INFO GRT-0017] Processing 365 blockages on layer met4.
[INFO GRT-0017] Processing 15 blockages on layer met5.
[INFO GRT-0009] Nets to reroute: 2.
[INFO GRT-0111] Final number of vias: 10
[INFO GRT-0112] Final usage 3D: 255
[WARNING GRT-0211] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 1
[INFO GRT-0004] Blockages: 72584
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 2
[INFO GRT-0017] Processing 155908 blockages on layer met1.
[INFO GRT-0017] Processing 1 blockages on layer met2.
[INFO GRT-0017] Processing 81 blockages on layer met3.
[INFO GRT-0017] Processing 365 blockages on layer met4.
[INFO GRT-0017] Processing 15 blockages on layer met5.
[INFO GRT-0009] Nets to reroute: 2.
[INFO GRT-0111] Final number of vias: 10
[INFO GRT-0112] Final usage 3D: 255
[WARNING GRT-0211] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 1
[INFO GRT-0004] Blockages: 72584
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 2
[INFO GRT-0017] Processing 155910 blockages on layer met1.
[INFO GRT-0017] Processing 1 blockages on layer met2.
[INFO GRT-0017] Processing 81 blockages on layer met3.
[INFO GRT-0017] Processing 365 blockages on layer met4.
[INFO GRT-0017] Processing 15 blockages on layer met5.
[INFO GRT-0009] Nets to reroute: 2.
[INFO GRT-0111] Final number of vias: 6
[INFO GRT-0112] Final usage 3D: 20
[WARNING GRT-0211] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 1
[INFO GRT-0004] Blockages: 72584
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 2
[INFO GRT-0017] Processing 155910 blockages on layer met1.
[INFO GRT-0017] Processing 1 blockages on layer met2.
[INFO GRT-0017] Processing 81 blockages on layer met3.
[INFO GRT-0017] Processing 365 blockages on layer met4.
[INFO GRT-0017] Processing 15 blockages on layer met5.
[INFO GRT-0009] Nets to reroute: 2.
[INFO GRT-0111] Final number of vias: 4
[INFO GRT-0112] Final usage 3D: 13
[WARNING GRT-0211] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.
[WARNING RSZ-0064] Unable to repair all hold checks within margin.
[INFO RSZ-0032] Inserted 11 hold buffers.
Placement Analysis
---------------------------------
total displacement         52.8 u
average displacement        0.0 u
max displacement            5.1 u
original HPWL         1667836.4 u
legalized HPWL        1687505.9 u
delta HPWL                    1 %

[INFO DPL-0020] Mirrored 8566 instances
[INFO DPL-0021] HPWL before          1687505.9 u
[INFO DPL-0022] HPWL after           1667866.6 u
[INFO DPL-0023] HPWL delta               -1.2 %
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _31272_ (rising edge-triggered flip-flop clocked by core_clk)
Endpoint: _29867_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock source latency
                  1.64    1.13    1.13 ^ core_clk (in)
     1    0.20                           core_clk (net)
                  1.65    0.00    1.13 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.33    1.46 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_core_clk (net)
                  0.09    0.01    1.47 ^ clkbuf_1_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    1.61 ^ clkbuf_1_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_0_core_clk (net)
                  0.05    0.00    1.62 ^ clkbuf_1_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13    1.74 ^ clkbuf_1_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_1_core_clk (net)
                  0.05    0.00    1.75 ^ clkbuf_1_1_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13    1.87 ^ clkbuf_1_1_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_2_core_clk (net)
                  0.05    0.00    1.88 ^ clkbuf_1_1_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13    2.01 ^ clkbuf_1_1_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_3_core_clk (net)
                  0.05    0.00    2.01 ^ clkbuf_1_1_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.16    0.19    2.20 ^ clkbuf_1_1_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.05                           clknet_1_1_4_core_clk (net)
                  0.17    0.02    2.22 ^ clkbuf_2_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.17    2.39 ^ clkbuf_2_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_2_0_core_clk (net)
                  0.05    0.00    2.39 ^ clkbuf_2_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.13    0.18    2.57 ^ clkbuf_2_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.04                           clknet_2_2_1_core_clk (net)
                  0.14    0.01    2.59 ^ clkbuf_3_5_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.16    2.75 ^ clkbuf_3_5_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_5_0_core_clk (net)
                  0.05    0.00    2.75 ^ clkbuf_3_5_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.12    2.87 ^ clkbuf_3_5_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_5_1_core_clk (net)
                  0.04    0.00    2.87 ^ clkbuf_3_5_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.12    0.17    3.04 ^ clkbuf_3_5_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.04                           clknet_3_5_2_core_clk (net)
                  0.12    0.01    3.05 ^ clkbuf_4_11_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.18    3.23 ^ clkbuf_4_11_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_11_0_core_clk (net)
                  0.09    0.01    3.24 ^ clkbuf_5_23_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.13    3.38 ^ clkbuf_5_23_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_23_0_core_clk (net)
                  0.04    0.00    3.38 ^ clkbuf_5_23_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.76    0.54    3.92 ^ clkbuf_5_23_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    19    0.26                           clknet_5_23_1_core_clk (net)
                  0.77    0.07    3.99 ^ clkbuf_leaf_265_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.27    4.26 ^ clkbuf_leaf_265_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.03                           clknet_leaf_265_core_clk (net)
                  0.07    0.00    4.27 ^ _31272_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.06    0.35    4.62 v _31272_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.03                           VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20] (net)
                  0.07    0.02    4.63 v hold800/A (sky130_fd_sc_hd__buf_12)
                  0.08    0.15    4.79 v hold800/X (sky130_fd_sc_hd__buf_12)
     1    0.14                           net3152 (net)
                  0.12    0.04    4.83 v _29867_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.83   data arrival time

                          0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock source latency
                  1.64    1.25    1.25 ^ core_clk (in)
     1    0.20                           core_clk (net)
                  1.65    0.00    1.25 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.36    1.61 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_core_clk (net)
                  0.09    0.01    1.63 ^ clkbuf_1_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.15    1.78 ^ clkbuf_1_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_0_core_clk (net)
                  0.05    0.00    1.78 ^ clkbuf_1_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    1.92 ^ clkbuf_1_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_1_core_clk (net)
                  0.05    0.00    1.93 ^ clkbuf_1_0_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14    2.06 ^ clkbuf_1_0_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_2_core_clk (net)
                  0.04    0.00    2.06 ^ clkbuf_1_0_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.12    2.18 ^ clkbuf_1_0_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_1_0_3_core_clk (net)
                  0.03    0.00    2.18 ^ clkbuf_1_0_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.22    0.25    2.43 ^ clkbuf_1_0_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.07                           clknet_1_0_4_core_clk (net)
                  0.22    0.03    2.46 ^ clkbuf_2_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.18    2.64 ^ clkbuf_2_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_2_0_0_core_clk (net)
                  0.03    0.00    2.65 ^ clkbuf_2_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.37    0.32    2.97 ^ clkbuf_2_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.12                           clknet_2_0_1_core_clk (net)
                  0.39    0.07    3.04 ^ clkbuf_3_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.22    3.26 ^ clkbuf_3_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_3_1_0_core_clk (net)
                  0.04    0.00    3.26 ^ clkbuf_3_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.12    3.38 ^ clkbuf_3_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_3_1_1_core_clk (net)
                  0.03    0.00    3.39 ^ clkbuf_3_1_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.17    3.55 ^ clkbuf_3_1_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.03                           clknet_3_1_2_core_clk (net)
                  0.09    0.01    3.56 ^ clkbuf_4_3_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.18    3.75 ^ clkbuf_4_3_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_3_0_core_clk (net)
                  0.08    0.01    3.76 ^ clkbuf_5_6_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14    3.90 ^ clkbuf_5_6_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_6_0_core_clk (net)
                  0.04    0.00    3.90 ^ clkbuf_5_6_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.37    0.36    4.26 ^ clkbuf_5_6_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     9    0.12                           clknet_5_6_1_core_clk (net)
                  0.38    0.04    4.29 ^ clkbuf_leaf_360_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.24    4.54 ^ clkbuf_leaf_360_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
    10    0.05                           clknet_leaf_360_core_clk (net)
                  0.08    0.02    4.56 ^ _29867_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    4.81   clock uncertainty
                         -0.15    4.65   clock reconvergence pessimism
                         -0.08    4.58   library hold time
                                  4.58   data required time
-----------------------------------------------------------------------------
                                  4.58   data required time
                                 -4.83   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)


Startpoint: _29912_ (rising edge-triggered flip-flop clocked by core_clk)
Endpoint: _29666_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock source latency
                  1.64    1.13    1.13 ^ core_clk (in)
     1    0.20                           core_clk (net)
                  1.65    0.00    1.13 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.33    1.46 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_core_clk (net)
                  0.09    0.01    1.47 ^ clkbuf_1_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    1.61 ^ clkbuf_1_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_0_core_clk (net)
                  0.05    0.00    1.62 ^ clkbuf_1_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13    1.74 ^ clkbuf_1_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_1_core_clk (net)
                  0.05    0.00    1.75 ^ clkbuf_1_1_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13    1.87 ^ clkbuf_1_1_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_2_core_clk (net)
                  0.05    0.00    1.88 ^ clkbuf_1_1_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13    2.01 ^ clkbuf_1_1_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_3_core_clk (net)
                  0.05    0.00    2.01 ^ clkbuf_1_1_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.16    0.19    2.20 ^ clkbuf_1_1_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.05                           clknet_1_1_4_core_clk (net)
                  0.17    0.02    2.23 ^ clkbuf_2_3_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.17    2.39 ^ clkbuf_2_3_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_3_0_core_clk (net)
                  0.05    0.00    2.39 ^ clkbuf_2_3_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.14    0.19    2.58 ^ clkbuf_2_3_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.04                           clknet_2_3_1_core_clk (net)
                  0.14    0.01    2.59 ^ clkbuf_3_6_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.16    2.75 ^ clkbuf_3_6_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_6_0_core_clk (net)
                  0.05    0.00    2.75 ^ clkbuf_3_6_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.12    2.87 ^ clkbuf_3_6_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_6_1_core_clk (net)
                  0.04    0.00    2.88 ^ clkbuf_3_6_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.10    0.16    3.03 ^ clkbuf_3_6_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.03                           clknet_3_6_2_core_clk (net)
                  0.10    0.01    3.04 ^ clkbuf_4_12_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.17    3.22 ^ clkbuf_4_12_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_12_0_core_clk (net)
                  0.09    0.01    3.22 ^ clkbuf_5_24_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.13    3.35 ^ clkbuf_5_24_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_24_0_core_clk (net)
                  0.04    0.00    3.36 ^ clkbuf_5_24_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.56    0.43    3.79 ^ clkbuf_5_24_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    13    0.19                           clknet_5_24_1_core_clk (net)
                  0.57    0.05    3.84 ^ clkbuf_leaf_106_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.24    4.09 ^ clkbuf_leaf_106_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.03                           clknet_leaf_106_core_clk (net)
                  0.06    0.01    4.09 ^ _29912_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.12    0.38    4.47 ^ _29912_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.04                           VexRiscv._zz_when_DebugPlugin_l244 (net)
                  0.12    0.01    4.49 ^ _27827_/S (sky130_fd_sc_hd__mux2_8)
                  0.30    0.31    4.79 ^ _27827_/X (sky130_fd_sc_hd__mux2_8)
     1    0.17                           VexRiscv.debug_bus_rsp_data[0] (net)
                  0.32    0.07    4.86 ^ _29666_/D (sky130_fd_sc_hd__dfxtp_2)
                                  4.86   data arrival time

                          0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock source latency
                  1.64    1.25    1.25 ^ core_clk (in)
     1    0.20                           core_clk (net)
                  1.65    0.00    1.25 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.36    1.61 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_core_clk (net)
                  0.09    0.01    1.63 ^ clkbuf_1_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.15    1.78 ^ clkbuf_1_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_0_core_clk (net)
                  0.05    0.00    1.78 ^ clkbuf_1_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    1.92 ^ clkbuf_1_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_1_core_clk (net)
                  0.05    0.00    1.93 ^ clkbuf_1_0_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14    2.06 ^ clkbuf_1_0_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_2_core_clk (net)
                  0.04    0.00    2.06 ^ clkbuf_1_0_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.12    2.18 ^ clkbuf_1_0_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_1_0_3_core_clk (net)
                  0.03    0.00    2.18 ^ clkbuf_1_0_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.22    0.25    2.43 ^ clkbuf_1_0_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.07                           clknet_1_0_4_core_clk (net)
                  0.22    0.03    2.46 ^ clkbuf_2_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.19    2.65 ^ clkbuf_2_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_1_0_core_clk (net)
                  0.04    0.00    2.66 ^ clkbuf_2_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.12    0.19    2.84 ^ clkbuf_2_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.04                           clknet_2_1_1_core_clk (net)
                  0.12    0.02    2.86 ^ clkbuf_3_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.17    3.03 ^ clkbuf_3_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_0_core_clk (net)
                  0.05    0.00    3.03 ^ clkbuf_3_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.13    3.16 ^ clkbuf_3_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_1_core_clk (net)
                  0.04    0.00    3.16 ^ clkbuf_3_2_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.17    3.33 ^ clkbuf_3_2_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.03                           clknet_3_2_2_core_clk (net)
                  0.09    0.01    3.34 ^ clkbuf_4_4_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.07    0.17    3.51 ^ clkbuf_4_4_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_4_0_core_clk (net)
                  0.07    0.01    3.52 ^ clkbuf_5_9_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14    3.66 ^ clkbuf_5_9_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_9_0_core_clk (net)
                  0.04    0.00    3.66 ^ clkbuf_5_9_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.54    0.46    4.12 ^ clkbuf_5_9_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    13    0.18                           clknet_5_9_1_core_clk (net)
                  0.55    0.06    4.18 ^ clkbuf_opt_25_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.25    4.44 ^ clkbuf_opt_25_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.02                           clknet_opt_25_0_core_clk (net)
                  0.05    0.01    4.45 ^ clkbuf_opt_25_1_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.13    4.58 ^ clkbuf_opt_25_1_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.02                           clknet_opt_25_1_core_clk (net)
                  0.06    0.02    4.60 ^ _29666_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    4.85   clock uncertainty
                         -0.15    4.69   clock reconvergence pessimism
                         -0.09    4.61   library hold time
                                  4.61   data required time
-----------------------------------------------------------------------------
                                  4.61   data required time
                                 -4.86   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)


Startpoint: _33104_ (rising edge-triggered flip-flop clocked by core_clk)
Endpoint: _32143_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock source latency
                  1.64    1.13    1.13 ^ core_clk (in)
     1    0.20                           core_clk (net)
                  1.65    0.00    1.13 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.33    1.46 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_core_clk (net)
                  0.09    0.01    1.47 ^ clkbuf_1_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    1.61 ^ clkbuf_1_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_0_core_clk (net)
                  0.05    0.00    1.61 ^ clkbuf_1_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13    1.74 ^ clkbuf_1_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_1_core_clk (net)
                  0.05    0.00    1.74 ^ clkbuf_1_0_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.12    1.87 ^ clkbuf_1_0_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_2_core_clk (net)
                  0.04    0.00    1.87 ^ clkbuf_1_0_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.11    1.97 ^ clkbuf_1_0_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_1_0_3_core_clk (net)
                  0.03    0.00    1.97 ^ clkbuf_1_0_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.22    0.23    2.20 ^ clkbuf_1_0_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.07                           clknet_1_0_4_core_clk (net)
                  0.22    0.02    2.23 ^ clkbuf_2_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.17    2.40 ^ clkbuf_2_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_1_0_core_clk (net)
                  0.04    0.00    2.40 ^ clkbuf_2_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.12    0.17    2.57 ^ clkbuf_2_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.04                           clknet_2_1_1_core_clk (net)
                  0.12    0.01    2.59 ^ clkbuf_3_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.15    2.74 ^ clkbuf_3_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_0_core_clk (net)
                  0.05    0.00    2.74 ^ clkbuf_3_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.12    2.86 ^ clkbuf_3_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_1_core_clk (net)
                  0.04    0.00    2.86 ^ clkbuf_3_2_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.15    3.01 ^ clkbuf_3_2_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.03                           clknet_3_2_2_core_clk (net)
                  0.09    0.01    3.02 ^ clkbuf_4_5_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.17    3.19 ^ clkbuf_4_5_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_5_0_core_clk (net)
                  0.08    0.00    3.19 ^ clkbuf_5_11_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.13    3.32 ^ clkbuf_5_11_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_11_0_core_clk (net)
                  0.04    0.00    3.32 ^ clkbuf_5_11_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.46    0.39    3.71 ^ clkbuf_5_11_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    11    0.16                           clknet_5_11_1_core_clk (net)
                  0.46    0.02    3.73 ^ clkbuf_leaf_19_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.24    3.97 ^ clkbuf_leaf_19_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
    10    0.05                           clknet_leaf_19_core_clk (net)
                  0.08    0.01    3.99 ^ _33104_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.04    0.30    4.28 v _33104_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.01                           mgmtsoc_master_rx_fifo_source_payload_data[19] (net)
                  0.04    0.00    4.29 v _15843_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.05    4.34 ^ _15843_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _06646_ (net)
                  0.04    0.00    4.34 ^ _18911_/B1 (sky130_fd_sc_hd__o22a_1)
                  0.05    0.12    4.46 ^ _18911_/X (sky130_fd_sc_hd__o22a_1)
     1    0.00                           _08620_ (net)
                  0.05    0.00    4.46 ^ _18912_/B (sky130_fd_sc_hd__nor2_1)
                  0.02    0.04    4.50 v _18912_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.00                           _04815_ (net)
                  0.02    0.00    4.50 v _32143_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.50   data arrival time

                          0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock source latency
                  1.64    1.25    1.25 ^ core_clk (in)
     1    0.20                           core_clk (net)
                  1.65    0.00    1.25 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.36    1.61 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_core_clk (net)
                  0.09    0.01    1.63 ^ clkbuf_1_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.15    1.78 ^ clkbuf_1_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_0_core_clk (net)
                  0.05    0.00    1.78 ^ clkbuf_1_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    1.92 ^ clkbuf_1_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_1_core_clk (net)
                  0.05    0.00    1.93 ^ clkbuf_1_0_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14    2.06 ^ clkbuf_1_0_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_2_core_clk (net)
                  0.04    0.00    2.06 ^ clkbuf_1_0_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.12    2.18 ^ clkbuf_1_0_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_1_0_3_core_clk (net)
                  0.03    0.00    2.18 ^ clkbuf_1_0_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.22    0.25    2.43 ^ clkbuf_1_0_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.07                           clknet_1_0_4_core_clk (net)
                  0.22    0.03    2.46 ^ clkbuf_2_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.19    2.65 ^ clkbuf_2_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_1_0_core_clk (net)
                  0.04    0.00    2.66 ^ clkbuf_2_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.12    0.19    2.84 ^ clkbuf_2_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.04                           clknet_2_1_1_core_clk (net)
                  0.12    0.02    2.86 ^ clkbuf_3_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.17    3.03 ^ clkbuf_3_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_0_core_clk (net)
                  0.05    0.00    3.03 ^ clkbuf_3_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.13    3.16 ^ clkbuf_3_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_1_core_clk (net)
                  0.04    0.00    3.16 ^ clkbuf_3_2_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.17    3.33 ^ clkbuf_3_2_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.03                           clknet_3_2_2_core_clk (net)
                  0.09    0.01    3.34 ^ clkbuf_4_5_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.19    3.52 ^ clkbuf_4_5_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_5_0_core_clk (net)
                  0.08    0.01    3.53 ^ clkbuf_5_11_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14    3.67 ^ clkbuf_5_11_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_11_0_core_clk (net)
                  0.04    0.00    3.67 ^ clkbuf_5_11_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.46    0.43    4.10 ^ clkbuf_5_11_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    11    0.16                           clknet_5_11_1_core_clk (net)
                  0.46    0.03    4.13 ^ clkbuf_leaf_55_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.26    4.39 ^ clkbuf_leaf_55_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.06                           clknet_leaf_55_core_clk (net)
                  0.10    0.03    4.42 ^ _32143_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    4.67   clock uncertainty
                         -0.39    4.28   clock reconvergence pessimism
                         -0.03    4.24   library hold time
                                  4.24   data required time
-----------------------------------------------------------------------------
                                  4.24   data required time
                                 -4.50   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)


Startpoint: _30570_ (rising edge-triggered flip-flop clocked by core_clk)
Endpoint: _30538_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock source latency
                  1.64    1.13    1.13 ^ core_clk (in)
     1    0.20                           core_clk (net)
                  1.65    0.00    1.13 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.33    1.46 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_core_clk (net)
                  0.09    0.01    1.47 ^ clkbuf_1_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    1.61 ^ clkbuf_1_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_0_core_clk (net)
                  0.05    0.00    1.62 ^ clkbuf_1_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13    1.74 ^ clkbuf_1_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_1_core_clk (net)
                  0.05    0.00    1.75 ^ clkbuf_1_1_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13    1.87 ^ clkbuf_1_1_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_2_core_clk (net)
                  0.05    0.00    1.88 ^ clkbuf_1_1_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13    2.01 ^ clkbuf_1_1_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_3_core_clk (net)
                  0.05    0.00    2.01 ^ clkbuf_1_1_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.16    0.19    2.20 ^ clkbuf_1_1_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.05                           clknet_1_1_4_core_clk (net)
                  0.17    0.02    2.22 ^ clkbuf_2_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.17    2.39 ^ clkbuf_2_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_2_0_core_clk (net)
                  0.05    0.00    2.39 ^ clkbuf_2_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.13    0.18    2.57 ^ clkbuf_2_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.04                           clknet_2_2_1_core_clk (net)
                  0.14    0.01    2.59 ^ clkbuf_3_4_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.16    2.75 ^ clkbuf_3_4_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_4_0_core_clk (net)
                  0.05    0.00    2.75 ^ clkbuf_3_4_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.12    2.87 ^ clkbuf_3_4_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_4_1_core_clk (net)
                  0.04    0.00    2.87 ^ clkbuf_3_4_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.12    0.17    3.04 ^ clkbuf_3_4_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.04                           clknet_3_4_2_core_clk (net)
                  0.13    0.01    3.05 ^ clkbuf_4_9_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.18    3.23 ^ clkbuf_4_9_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_9_0_core_clk (net)
                  0.09    0.01    3.24 ^ clkbuf_5_18_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.13    3.38 ^ clkbuf_5_18_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_18_0_core_clk (net)
                  0.04    0.00    3.38 ^ clkbuf_5_18_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.64    0.44    3.82 ^ clkbuf_5_18_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    15    0.21                           clknet_5_18_1_core_clk (net)
                  0.66    0.09    3.91 ^ clkbuf_leaf_351_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.27    4.18 ^ clkbuf_leaf_351_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.05                           clknet_leaf_351_core_clk (net)
                  0.09    0.02    4.20 ^ _30570_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.08    0.33    4.53 ^ _30570_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9] (net)
                  0.08    0.00    4.53 ^ _23949_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.04    0.13    4.65 ^ _23949_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _11874_ (net)
                  0.04    0.00    4.66 ^ _23950_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.04    0.07    4.73 ^ _23950_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _03210_ (net)
                  0.04    0.00    4.73 ^ _30538_/D (sky130_fd_sc_hd__dfxtp_2)
                                  4.73   data arrival time

                          0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock source latency
                  1.64    1.25    1.25 ^ core_clk (in)
     1    0.20                           core_clk (net)
                  1.65    0.00    1.25 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.36    1.61 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_core_clk (net)
                  0.09    0.01    1.63 ^ clkbuf_1_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.16    1.78 ^ clkbuf_1_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_0_core_clk (net)
                  0.05    0.00    1.79 ^ clkbuf_1_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    1.93 ^ clkbuf_1_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_1_core_clk (net)
                  0.05    0.00    1.93 ^ clkbuf_1_1_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    2.07 ^ clkbuf_1_1_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_2_core_clk (net)
                  0.05    0.01    2.08 ^ clkbuf_1_1_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    2.22 ^ clkbuf_1_1_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_3_core_clk (net)
                  0.05    0.00    2.22 ^ clkbuf_1_1_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.16    0.21    2.43 ^ clkbuf_1_1_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.05                           clknet_1_1_4_core_clk (net)
                  0.17    0.03    2.46 ^ clkbuf_2_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.18    2.64 ^ clkbuf_2_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_2_0_core_clk (net)
                  0.05    0.00    2.65 ^ clkbuf_2_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.13    0.20    2.84 ^ clkbuf_2_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.04                           clknet_2_2_1_core_clk (net)
                  0.14    0.02    2.86 ^ clkbuf_3_4_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.17    3.03 ^ clkbuf_3_4_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_4_0_core_clk (net)
                  0.05    0.00    3.04 ^ clkbuf_3_4_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.13    3.17 ^ clkbuf_3_4_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_4_1_core_clk (net)
                  0.04    0.00    3.17 ^ clkbuf_3_4_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.12    0.19    3.36 ^ clkbuf_3_4_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.04                           clknet_3_4_2_core_clk (net)
                  0.13    0.01    3.38 ^ clkbuf_4_9_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.20    3.57 ^ clkbuf_4_9_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_9_0_core_clk (net)
                  0.09    0.01    3.59 ^ clkbuf_5_18_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.15    3.73 ^ clkbuf_5_18_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_18_0_core_clk (net)
                  0.04    0.00    3.73 ^ clkbuf_5_18_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.64    0.49    4.22 ^ clkbuf_5_18_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    15    0.21                           clknet_5_18_1_core_clk (net)
                  0.66    0.10    4.32 ^ clkbuf_leaf_352_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.30    4.62 ^ clkbuf_leaf_352_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
    12    0.05                           clknet_leaf_352_core_clk (net)
                  0.09    0.02    4.65 ^ _30538_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    4.90   clock uncertainty
                         -0.40    4.50   clock reconvergence pessimism
                         -0.02    4.47   library hold time
                                  4.47   data required time
-----------------------------------------------------------------------------
                                  4.47   data required time
                                 -4.73   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)


Startpoint: _33261_ (rising edge-triggered flip-flop clocked by core_clk)
Endpoint: _33261_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock source latency
                  1.64    1.13    1.13 ^ core_clk (in)
     1    0.20                           core_clk (net)
                  1.65    0.00    1.13 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.33    1.46 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_core_clk (net)
                  0.09    0.01    1.47 ^ clkbuf_1_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    1.61 ^ clkbuf_1_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_0_core_clk (net)
                  0.05    0.00    1.61 ^ clkbuf_1_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13    1.74 ^ clkbuf_1_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_1_core_clk (net)
                  0.05    0.00    1.74 ^ clkbuf_1_0_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.12    1.87 ^ clkbuf_1_0_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_2_core_clk (net)
                  0.04    0.00    1.87 ^ clkbuf_1_0_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.11    1.97 ^ clkbuf_1_0_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_1_0_3_core_clk (net)
                  0.03    0.00    1.97 ^ clkbuf_1_0_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.22    0.23    2.20 ^ clkbuf_1_0_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.07                           clknet_1_0_4_core_clk (net)
                  0.22    0.02    2.23 ^ clkbuf_2_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.17    2.39 ^ clkbuf_2_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_2_0_0_core_clk (net)
                  0.03    0.00    2.39 ^ clkbuf_2_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.37    0.29    2.68 ^ clkbuf_2_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.12                           clknet_2_0_1_core_clk (net)
                  0.39    0.07    2.75 ^ clkbuf_3_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.20    2.95 ^ clkbuf_3_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_3_1_0_core_clk (net)
                  0.04    0.00    2.95 ^ clkbuf_3_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.11    3.06 ^ clkbuf_3_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_3_1_1_core_clk (net)
                  0.03    0.00    3.06 ^ clkbuf_3_1_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.15    3.22 ^ clkbuf_3_1_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.03                           clknet_3_1_2_core_clk (net)
                  0.09    0.01    3.22 ^ clkbuf_4_3_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.17    3.39 ^ clkbuf_4_3_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_3_0_core_clk (net)
                  0.08    0.01    3.40 ^ clkbuf_5_7_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.13    3.53 ^ clkbuf_5_7_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_7_0_core_clk (net)
                  0.04    0.00    3.53 ^ clkbuf_5_7_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.55    0.40    3.93 ^ clkbuf_5_7_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    13    0.18                           clknet_5_7_1_core_clk (net)
                  0.57    0.08    4.01 ^ clkbuf_leaf_362_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.25    4.26 ^ clkbuf_leaf_362_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.04                           clknet_leaf_362_core_clk (net)
                  0.07    0.01    4.27 ^ _33261_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.10    0.33    4.60 ^ _33261_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.01                           VexRiscv.IBusSimplePlugin_injectionPort_payload[20] (net)
                  0.10    0.00    4.60 ^ _15173_/A1 (sky130_fd_sc_hd__o211a_1)
                  0.04    0.14    4.75 ^ _15173_/X (sky130_fd_sc_hd__o211a_1)
     1    0.00                           _05933_ (net)
                  0.04    0.00    4.75 ^ _33261_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.75   data arrival time

                          0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock source latency
                  1.64    1.25    1.25 ^ core_clk (in)
     1    0.20                           core_clk (net)
                  1.65    0.00    1.25 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.36    1.61 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_core_clk (net)
                  0.09    0.01    1.63 ^ clkbuf_1_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.15    1.78 ^ clkbuf_1_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_0_core_clk (net)
                  0.05    0.00    1.78 ^ clkbuf_1_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    1.92 ^ clkbuf_1_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_1_core_clk (net)
                  0.05    0.00    1.93 ^ clkbuf_1_0_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14    2.06 ^ clkbuf_1_0_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_2_core_clk (net)
                  0.04    0.00    2.06 ^ clkbuf_1_0_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.12    2.18 ^ clkbuf_1_0_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_1_0_3_core_clk (net)
                  0.03    0.00    2.18 ^ clkbuf_1_0_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.22    0.25    2.43 ^ clkbuf_1_0_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.07                           clknet_1_0_4_core_clk (net)
                  0.22    0.03    2.46 ^ clkbuf_2_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.18    2.64 ^ clkbuf_2_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_2_0_0_core_clk (net)
                  0.03    0.00    2.65 ^ clkbuf_2_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.37    0.32    2.97 ^ clkbuf_2_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.12                           clknet_2_0_1_core_clk (net)
                  0.39    0.07    3.04 ^ clkbuf_3_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.22    3.26 ^ clkbuf_3_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_3_1_0_core_clk (net)
                  0.04    0.00    3.26 ^ clkbuf_3_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.12    3.38 ^ clkbuf_3_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_3_1_1_core_clk (net)
                  0.03    0.00    3.39 ^ clkbuf_3_1_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.17    3.55 ^ clkbuf_3_1_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.03                           clknet_3_1_2_core_clk (net)
                  0.09    0.01    3.56 ^ clkbuf_4_3_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.18    3.75 ^ clkbuf_4_3_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_3_0_core_clk (net)
                  0.08    0.01    3.76 ^ clkbuf_5_7_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.15    3.90 ^ clkbuf_5_7_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_7_0_core_clk (net)
                  0.04    0.00    3.91 ^ clkbuf_5_7_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.55    0.44    4.35 ^ clkbuf_5_7_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    13    0.18                           clknet_5_7_1_core_clk (net)
                  0.57    0.09    4.43 ^ clkbuf_leaf_362_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.28    4.71 ^ clkbuf_leaf_362_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.04                           clknet_leaf_362_core_clk (net)
                  0.07    0.01    4.72 ^ _33261_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    4.97   clock uncertainty
                         -0.45    4.52   clock reconvergence pessimism
                         -0.03    4.49   library hold time
                                  4.49   data required time
-----------------------------------------------------------------------------
                                  4.49   data required time
                                 -4.75   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: sky130_sram_2kbyte_1rw1r_32x512_8
            (falling edge-triggered flip-flop clocked by core_clk)
Endpoint: _29632_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock core_clk (fall edge)
                          0.00   15.00   clock source latency
                  0.92    0.75   15.75 v core_clk (in)
     1    0.20                           core_clk (net)
                  0.94    0.00   15.75 v clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.48   16.23 v clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_core_clk (net)
                  0.06    0.01   16.24 v clkbuf_1_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.16   16.40 v clkbuf_1_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_0_core_clk (net)
                  0.04    0.00   16.40 v clkbuf_1_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   16.55 v clkbuf_1_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_1_core_clk (net)
                  0.04    0.00   16.55 v clkbuf_1_0_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   16.69 v clkbuf_1_0_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_2_core_clk (net)
                  0.04    0.00   16.69 v clkbuf_1_0_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.13   16.82 v clkbuf_1_0_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_1_0_3_core_clk (net)
                  0.03    0.00   16.82 v clkbuf_1_0_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.15    0.22   17.04 v clkbuf_1_0_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.07                           clknet_1_0_4_core_clk (net)
                  0.15    0.03   17.07 v clkbuf_2_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.19   17.26 v clkbuf_2_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_1_0_core_clk (net)
                  0.03    0.00   17.26 v clkbuf_2_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.18   17.44 v clkbuf_2_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.04                           clknet_2_1_1_core_clk (net)
                  0.09    0.01   17.45 v clkbuf_3_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.17   17.62 v clkbuf_3_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_0_core_clk (net)
                  0.04    0.00   17.63 v clkbuf_3_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.14   17.76 v clkbuf_3_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_1_core_clk (net)
                  0.03    0.00   17.76 v clkbuf_3_2_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.07    0.17   17.93 v clkbuf_3_2_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.03                           clknet_3_2_2_core_clk (net)
                  0.07    0.01   17.94 v clkbuf_4_4_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.17   18.11 v clkbuf_4_4_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_4_0_core_clk (net)
                  0.05    0.01   18.12 v clkbuf_5_9_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.14   18.26 v clkbuf_5_9_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_9_0_core_clk (net)
                  0.03    0.00   18.27 v clkbuf_5_9_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.32    0.34   18.60 v clkbuf_5_9_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    13    0.17                           clknet_5_9_1_core_clk (net)
                  0.34    0.06   18.66 v clkbuf_opt_26_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.29   18.95 v clkbuf_opt_26_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.02                           clknet_opt_26_0_core_clk (net)
                  0.04    0.01   18.96 v clkbuf_opt_26_1_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15   19.10 v clkbuf_opt_26_1_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.02                           clknet_opt_26_1_core_clk (net)
                  0.04    0.01   19.12 v clkbuf_leaf_15_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.16   19.28 v clkbuf_leaf_15_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.04                           clknet_leaf_15_core_clk (net)
                  0.07    0.02   19.29 v sky130_sram_2kbyte_1rw1r_32x512_8/clk0 (sky130_sram_2kbyte_1rw1r_32x512_8)
                  0.00    0.43   19.72 v sky130_sram_2kbyte_1rw1r_32x512_8/dout0[15] (sky130_sram_2kbyte_1rw1r_32x512_8)
     1    0.01                           sram_bus_dat_r[15] (net)
                  0.00    0.00   19.72 v repeater2142/A (sky130_fd_sc_hd__clkbuf_2)
                  0.61    0.48   20.20 v repeater2142/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.16                           net2142 (net)
                  0.63    0.08   20.27 v _22855_/B2 (sky130_fd_sc_hd__a221o_4)
                  0.28    0.79   21.07 v _22855_/X (sky130_fd_sc_hd__a221o_4)
     1    0.16                           _11220_ (net)
                  0.36    0.12   21.19 v _22858_/B1 (sky130_fd_sc_hd__a2111o_4)
                  0.23    0.73   21.92 v _22858_/X (sky130_fd_sc_hd__a2111o_4)
     4    0.11                           VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_inst[15] (net)
                  0.26    0.07   21.99 v _28158_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.41   22.41 v _28158_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02368_ (net)
                  0.09    0.01   22.42 v _25575_/A (sky130_fd_sc_hd__clkinv_2)
                  0.10    0.11   22.53 ^ _25575_/Y (sky130_fd_sc_hd__clkinv_2)
     1    0.03                           _02369_ (net)
                  0.10    0.01   22.54 ^ _28157_/A0 (sky130_fd_sc_hd__mux2_8)
                  0.49    0.46   23.00 ^ _28157_/X (sky130_fd_sc_hd__mux2_8)
    30    0.30                           _02370_ (net)
                  0.51    0.08   23.08 ^ repeater796/A (sky130_fd_sc_hd__buf_12)
                  0.38    0.28   23.36 ^ repeater796/X (sky130_fd_sc_hd__buf_12)
    40    0.36                           net796 (net)
                  0.52    0.19   23.55 ^ repeater795/A (sky130_fd_sc_hd__buf_12)
                  0.40    0.30   23.85 ^ repeater795/X (sky130_fd_sc_hd__buf_12)
    41    0.37                           net795 (net)
                  0.58    0.23   24.09 ^ repeater793/A (sky130_fd_sc_hd__buf_12)
                  0.37    0.26   24.35 ^ repeater793/X (sky130_fd_sc_hd__buf_12)
    37    0.37                           net793 (net)
                  0.67    0.31   24.66 ^ _28940_/S0 (sky130_fd_sc_hd__mux4_2)
                  0.15    0.72   25.38 v _28940_/X (sky130_fd_sc_hd__mux4_2)
     1    0.03                           _00288_ (net)
                  0.15    0.01   25.39 v _28942_/A2 (sky130_fd_sc_hd__mux4_1)
                  0.12    0.60   25.99 v _28942_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _00290_ (net)
                  0.12    0.00   25.99 v _27548_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.36   26.35 v _27548_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           VexRiscv.RegFilePlugin_regFile$rdreg[1]$d[30] (net)
                  0.08    0.00   26.35 v _29632_/D (sky130_fd_sc_hd__dfxtp_1)
                                 26.35   data arrival time

                         30.00   30.00   clock core_clk (rise edge)
                          0.00   30.00   clock source latency
                  1.64    1.13   31.13 ^ core_clk (in)
     1    0.20                           core_clk (net)
                  1.65    0.00   31.13 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.33   31.46 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_core_clk (net)
                  0.09    0.01   31.47 ^ clkbuf_1_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14   31.61 ^ clkbuf_1_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_0_core_clk (net)
                  0.05    0.00   31.62 ^ clkbuf_1_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   31.74 ^ clkbuf_1_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_1_core_clk (net)
                  0.05    0.00   31.75 ^ clkbuf_1_1_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   31.87 ^ clkbuf_1_1_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_2_core_clk (net)
                  0.05    0.00   31.88 ^ clkbuf_1_1_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   32.01 ^ clkbuf_1_1_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_3_core_clk (net)
                  0.05    0.00   32.01 ^ clkbuf_1_1_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.16    0.19   32.20 ^ clkbuf_1_1_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.05                           clknet_1_1_4_core_clk (net)
                  0.17    0.02   32.22 ^ clkbuf_2_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.17   32.39 ^ clkbuf_2_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_2_0_core_clk (net)
                  0.05    0.00   32.39 ^ clkbuf_2_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.13    0.18   32.57 ^ clkbuf_2_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.04                           clknet_2_2_1_core_clk (net)
                  0.14    0.01   32.59 ^ clkbuf_3_5_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.16   32.75 ^ clkbuf_3_5_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_5_0_core_clk (net)
                  0.05    0.00   32.75 ^ clkbuf_3_5_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.12   32.87 ^ clkbuf_3_5_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_5_1_core_clk (net)
                  0.04    0.00   32.87 ^ clkbuf_3_5_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.12    0.17   33.04 ^ clkbuf_3_5_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.04                           clknet_3_5_2_core_clk (net)
                  0.12    0.01   33.05 ^ clkbuf_4_11_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.18   33.23 ^ clkbuf_4_11_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_11_0_core_clk (net)
                  0.09    0.01   33.24 ^ clkbuf_5_22_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.13   33.37 ^ clkbuf_5_22_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_22_0_core_clk (net)
                  0.04    0.00   33.38 ^ clkbuf_5_22_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.53    0.40   33.78 ^ clkbuf_5_22_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    13    0.18                           clknet_5_22_1_core_clk (net)
                  0.54    0.06   33.84 ^ clkbuf_leaf_275_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.25   34.09 ^ clkbuf_leaf_275_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.05                           clknet_leaf_275_core_clk (net)
                  0.09    0.02   34.11 ^ _29632_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   33.86   clock uncertainty
                          0.12   33.98   clock reconvergence pessimism
                         -0.12   33.86   library setup time
                                 33.86   data required time
-----------------------------------------------------------------------------
                                 33.86   data required time
                                -26.35   data arrival time
-----------------------------------------------------------------------------
                                  7.51   slack (MET)


Startpoint: sky130_sram_2kbyte_1rw1r_32x512_8
            (falling edge-triggered flip-flop clocked by core_clk)
Endpoint: _29625_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock core_clk (fall edge)
                          0.00   15.00   clock source latency
                  0.92    0.75   15.75 v core_clk (in)
     1    0.20                           core_clk (net)
                  0.94    0.00   15.75 v clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.48   16.23 v clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_core_clk (net)
                  0.06    0.01   16.24 v clkbuf_1_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.16   16.40 v clkbuf_1_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_0_core_clk (net)
                  0.04    0.00   16.40 v clkbuf_1_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   16.55 v clkbuf_1_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_1_core_clk (net)
                  0.04    0.00   16.55 v clkbuf_1_0_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   16.69 v clkbuf_1_0_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_2_core_clk (net)
                  0.04    0.00   16.69 v clkbuf_1_0_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.13   16.82 v clkbuf_1_0_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_1_0_3_core_clk (net)
                  0.03    0.00   16.82 v clkbuf_1_0_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.15    0.22   17.04 v clkbuf_1_0_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.07                           clknet_1_0_4_core_clk (net)
                  0.15    0.03   17.07 v clkbuf_2_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.19   17.26 v clkbuf_2_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_1_0_core_clk (net)
                  0.03    0.00   17.26 v clkbuf_2_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.18   17.44 v clkbuf_2_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.04                           clknet_2_1_1_core_clk (net)
                  0.09    0.01   17.45 v clkbuf_3_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.17   17.62 v clkbuf_3_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_0_core_clk (net)
                  0.04    0.00   17.63 v clkbuf_3_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.14   17.76 v clkbuf_3_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_1_core_clk (net)
                  0.03    0.00   17.76 v clkbuf_3_2_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.07    0.17   17.93 v clkbuf_3_2_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.03                           clknet_3_2_2_core_clk (net)
                  0.07    0.01   17.94 v clkbuf_4_4_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.17   18.11 v clkbuf_4_4_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_4_0_core_clk (net)
                  0.05    0.01   18.12 v clkbuf_5_9_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.14   18.26 v clkbuf_5_9_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_9_0_core_clk (net)
                  0.03    0.00   18.27 v clkbuf_5_9_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.32    0.34   18.60 v clkbuf_5_9_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    13    0.17                           clknet_5_9_1_core_clk (net)
                  0.34    0.06   18.66 v clkbuf_opt_26_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.29   18.95 v clkbuf_opt_26_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.02                           clknet_opt_26_0_core_clk (net)
                  0.04    0.01   18.96 v clkbuf_opt_26_1_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15   19.10 v clkbuf_opt_26_1_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.02                           clknet_opt_26_1_core_clk (net)
                  0.04    0.01   19.12 v clkbuf_leaf_15_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.16   19.28 v clkbuf_leaf_15_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.04                           clknet_leaf_15_core_clk (net)
                  0.07    0.02   19.29 v sky130_sram_2kbyte_1rw1r_32x512_8/clk0 (sky130_sram_2kbyte_1rw1r_32x512_8)
                  0.00    0.43   19.72 v sky130_sram_2kbyte_1rw1r_32x512_8/dout0[15] (sky130_sram_2kbyte_1rw1r_32x512_8)
     1    0.01                           sram_bus_dat_r[15] (net)
                  0.00    0.00   19.72 v repeater2142/A (sky130_fd_sc_hd__clkbuf_2)
                  0.61    0.48   20.20 v repeater2142/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.16                           net2142 (net)
                  0.63    0.08   20.27 v _22855_/B2 (sky130_fd_sc_hd__a221o_4)
                  0.28    0.79   21.07 v _22855_/X (sky130_fd_sc_hd__a221o_4)
     1    0.16                           _11220_ (net)
                  0.36    0.12   21.19 v _22858_/B1 (sky130_fd_sc_hd__a2111o_4)
                  0.23    0.73   21.92 v _22858_/X (sky130_fd_sc_hd__a2111o_4)
     4    0.11                           VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_inst[15] (net)
                  0.26    0.07   21.99 v _28158_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.41   22.41 v _28158_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02368_ (net)
                  0.09    0.01   22.42 v _25575_/A (sky130_fd_sc_hd__clkinv_2)
                  0.10    0.11   22.53 ^ _25575_/Y (sky130_fd_sc_hd__clkinv_2)
     1    0.03                           _02369_ (net)
                  0.10    0.01   22.54 ^ _28157_/A0 (sky130_fd_sc_hd__mux2_8)
                  0.49    0.46   23.00 ^ _28157_/X (sky130_fd_sc_hd__mux2_8)
    30    0.30                           _02370_ (net)
                  0.51    0.08   23.08 ^ repeater792/A (sky130_fd_sc_hd__buf_12)
                  0.40    0.31   23.40 ^ repeater792/X (sky130_fd_sc_hd__buf_12)
    41    0.37                           net792 (net)
                  0.57    0.23   23.62 ^ repeater791/A (sky130_fd_sc_hd__buf_12)
                  0.36    0.28   23.90 ^ repeater791/X (sky130_fd_sc_hd__buf_12)
    38    0.35                           net791 (net)
                  0.59    0.25   24.15 ^ _28870_/S0 (sky130_fd_sc_hd__mux4_1)
                  0.12    0.71   24.87 v _28870_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _00218_ (net)
                  0.12    0.00   24.87 v _28872_/A2 (sky130_fd_sc_hd__mux4_2)
                  0.18    0.62   25.49 v _28872_/X (sky130_fd_sc_hd__mux4_2)
     1    0.03                           _00220_ (net)
                  0.18    0.02   25.51 v _27541_/A1 (sky130_fd_sc_hd__mux2_8)
                  0.24    0.47   25.98 v _27541_/X (sky130_fd_sc_hd__mux2_8)
     1    0.25                           VexRiscv.RegFilePlugin_regFile$rdreg[1]$d[23] (net)
                  0.37    0.15   26.13 v _29625_/D (sky130_fd_sc_hd__dfxtp_1)
                                 26.13   data arrival time

                         30.00   30.00   clock core_clk (rise edge)
                          0.00   30.00   clock source latency
                  1.64    1.13   31.13 ^ core_clk (in)
     1    0.20                           core_clk (net)
                  1.65    0.00   31.13 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.33   31.46 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_core_clk (net)
                  0.09    0.01   31.47 ^ clkbuf_1_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14   31.61 ^ clkbuf_1_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_0_core_clk (net)
                  0.05    0.00   31.62 ^ clkbuf_1_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   31.74 ^ clkbuf_1_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_1_core_clk (net)
                  0.05    0.00   31.75 ^ clkbuf_1_1_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   31.87 ^ clkbuf_1_1_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_2_core_clk (net)
                  0.05    0.00   31.88 ^ clkbuf_1_1_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   32.01 ^ clkbuf_1_1_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_3_core_clk (net)
                  0.05    0.00   32.01 ^ clkbuf_1_1_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.16    0.19   32.20 ^ clkbuf_1_1_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.05                           clknet_1_1_4_core_clk (net)
                  0.17    0.02   32.22 ^ clkbuf_2_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.17   32.39 ^ clkbuf_2_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_2_0_core_clk (net)
                  0.05    0.00   32.39 ^ clkbuf_2_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.13    0.18   32.57 ^ clkbuf_2_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.04                           clknet_2_2_1_core_clk (net)
                  0.14    0.01   32.59 ^ clkbuf_3_5_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.16   32.75 ^ clkbuf_3_5_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_5_0_core_clk (net)
                  0.05    0.00   32.75 ^ clkbuf_3_5_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.12   32.87 ^ clkbuf_3_5_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_5_1_core_clk (net)
                  0.04    0.00   32.87 ^ clkbuf_3_5_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.12    0.17   33.04 ^ clkbuf_3_5_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.04                           clknet_3_5_2_core_clk (net)
                  0.12    0.01   33.05 ^ clkbuf_4_11_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.18   33.23 ^ clkbuf_4_11_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_11_0_core_clk (net)
                  0.09    0.01   33.24 ^ clkbuf_5_22_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.13   33.37 ^ clkbuf_5_22_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_22_0_core_clk (net)
                  0.04    0.00   33.38 ^ clkbuf_5_22_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.53    0.40   33.78 ^ clkbuf_5_22_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    13    0.18                           clknet_5_22_1_core_clk (net)
                  0.54    0.06   33.84 ^ clkbuf_leaf_246_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.25   34.09 ^ clkbuf_leaf_246_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.05                           clknet_leaf_246_core_clk (net)
                  0.08    0.01   34.10 ^ _29625_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   33.85   clock uncertainty
                          0.12   33.97   clock reconvergence pessimism
                         -0.24   33.73   library setup time
                                 33.73   data required time
-----------------------------------------------------------------------------
                                 33.73   data required time
                                -26.13   data arrival time
-----------------------------------------------------------------------------
                                  7.59   slack (MET)


Startpoint: sky130_sram_2kbyte_1rw1r_32x512_8
            (falling edge-triggered flip-flop clocked by core_clk)
Endpoint: _29434_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock core_clk (fall edge)
                          0.00   15.00   clock source latency
                  0.92    0.75   15.75 v core_clk (in)
     1    0.20                           core_clk (net)
                  0.94    0.00   15.75 v clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.48   16.23 v clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_core_clk (net)
                  0.06    0.01   16.24 v clkbuf_1_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.16   16.40 v clkbuf_1_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_0_core_clk (net)
                  0.04    0.00   16.40 v clkbuf_1_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   16.55 v clkbuf_1_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_1_core_clk (net)
                  0.04    0.00   16.55 v clkbuf_1_0_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   16.69 v clkbuf_1_0_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_2_core_clk (net)
                  0.04    0.00   16.69 v clkbuf_1_0_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.13   16.82 v clkbuf_1_0_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_1_0_3_core_clk (net)
                  0.03    0.00   16.82 v clkbuf_1_0_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.15    0.22   17.04 v clkbuf_1_0_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.07                           clknet_1_0_4_core_clk (net)
                  0.15    0.03   17.07 v clkbuf_2_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.19   17.26 v clkbuf_2_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_1_0_core_clk (net)
                  0.03    0.00   17.26 v clkbuf_2_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.18   17.44 v clkbuf_2_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.04                           clknet_2_1_1_core_clk (net)
                  0.09    0.01   17.45 v clkbuf_3_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.17   17.62 v clkbuf_3_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_0_core_clk (net)
                  0.04    0.00   17.63 v clkbuf_3_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.14   17.76 v clkbuf_3_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_1_core_clk (net)
                  0.03    0.00   17.76 v clkbuf_3_2_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.07    0.17   17.93 v clkbuf_3_2_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.03                           clknet_3_2_2_core_clk (net)
                  0.07    0.01   17.94 v clkbuf_4_4_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.17   18.11 v clkbuf_4_4_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_4_0_core_clk (net)
                  0.05    0.01   18.12 v clkbuf_5_9_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.14   18.26 v clkbuf_5_9_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_9_0_core_clk (net)
                  0.03    0.00   18.27 v clkbuf_5_9_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.32    0.34   18.60 v clkbuf_5_9_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    13    0.17                           clknet_5_9_1_core_clk (net)
                  0.34    0.06   18.66 v clkbuf_opt_26_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.29   18.95 v clkbuf_opt_26_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.02                           clknet_opt_26_0_core_clk (net)
                  0.04    0.01   18.96 v clkbuf_opt_26_1_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15   19.10 v clkbuf_opt_26_1_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.02                           clknet_opt_26_1_core_clk (net)
                  0.04    0.01   19.12 v clkbuf_leaf_15_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.16   19.28 v clkbuf_leaf_15_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.04                           clknet_leaf_15_core_clk (net)
                  0.07    0.02   19.29 v sky130_sram_2kbyte_1rw1r_32x512_8/clk0 (sky130_sram_2kbyte_1rw1r_32x512_8)
                  0.01    0.44   19.73 v sky130_sram_2kbyte_1rw1r_32x512_8/dout0[20] (sky130_sram_2kbyte_1rw1r_32x512_8)
     1    0.01                           sram_bus_dat_r[20] (net)
                  0.00    0.00   19.73 v repeater2130/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   19.84 v repeater2130/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net2130 (net)
                  0.05    0.00   19.84 v repeater2129/A (sky130_fd_sc_hd__clkbuf_2)
                  0.48    0.42   20.27 v repeater2129/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.13                           net2129 (net)
                  0.49    0.06   20.32 v repeater2128/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.28   20.60 v repeater2128/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net2128 (net)
                  0.05    0.00   20.60 v _22814_/B2 (sky130_fd_sc_hd__a22o_2)
                  0.16    0.35   20.95 v _22814_/X (sky130_fd_sc_hd__a22o_2)
     1    0.06                           _11189_ (net)
                  0.17    0.03   20.98 v _22817_/B1 (sky130_fd_sc_hd__a2111o_4)
                  0.07    0.54   21.52 v _22817_/X (sky130_fd_sc_hd__a2111o_4)
     1    0.01                           _11192_ (net)
                  0.07    0.00   21.53 v _22818_/B1 (sky130_fd_sc_hd__a211o_4)
                  0.09    0.38   21.91 v _22818_/X (sky130_fd_sc_hd__a211o_4)
     4    0.03                           VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_inst[20] (net)
                  0.09    0.01   21.92 v _28148_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.08    0.34   22.26 v _28148_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _00323_ (net)
                  0.08    0.00   22.26 v _25778_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.07   22.34 ^ _25778_/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           _00324_ (net)
                  0.05    0.00   22.34 ^ _28147_/A0 (sky130_fd_sc_hd__mux2_8)
                  0.55    0.43   22.77 ^ _28147_/X (sky130_fd_sc_hd__mux2_8)
    35    0.34                           _00325_ (net)
                  0.58    0.11   22.88 ^ repeater812/A (sky130_fd_sc_hd__buf_12)
                  0.37    0.40   23.27 ^ repeater812/X (sky130_fd_sc_hd__buf_12)
    37    0.32                           net812 (net)
                  0.39    0.07   23.34 ^ repeater808/A (sky130_fd_sc_hd__buf_12)
                  0.40    0.32   23.66 ^ repeater808/X (sky130_fd_sc_hd__buf_12)
    42    0.37                           net808 (net)
                  0.57    0.22   23.88 ^ repeater807/A (sky130_fd_sc_hd__buf_12)
                  0.33    0.24   24.12 ^ repeater807/X (sky130_fd_sc_hd__buf_12)
    36    0.34                           net807 (net)
                  0.71    0.35   24.46 ^ _29177_/S0 (sky130_fd_sc_hd__mux4_1)
                  0.11    0.70   25.16 v _29177_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _00527_ (net)
                  0.11    0.00   25.17 v _29178_/A3 (sky130_fd_sc_hd__mux4_2)
                  0.26    0.74   25.91 v _29178_/X (sky130_fd_sc_hd__mux4_2)
     1    0.07                           _00528_ (net)
                  0.26    0.01   25.92 v _27851_/A0 (sky130_fd_sc_hd__mux2_8)
                  0.12    0.49   26.41 v _27851_/X (sky130_fd_sc_hd__mux2_8)
     1    0.09                           VexRiscv.RegFilePlugin_regFile$rdreg[0]$d[19] (net)
                  0.12    0.01   26.42 v _29434_/D (sky130_fd_sc_hd__dfxtp_1)
                                 26.42   data arrival time

                         30.00   30.00   clock core_clk (rise edge)
                          0.00   30.00   clock source latency
                  1.64    1.13   31.13 ^ core_clk (in)
     1    0.20                           core_clk (net)
                  1.65    0.00   31.13 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.33   31.46 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_core_clk (net)
                  0.09    0.01   31.47 ^ clkbuf_1_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14   31.61 ^ clkbuf_1_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_0_core_clk (net)
                  0.05    0.00   31.61 ^ clkbuf_1_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   31.74 ^ clkbuf_1_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_1_core_clk (net)
                  0.05    0.00   31.74 ^ clkbuf_1_0_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.12   31.87 ^ clkbuf_1_0_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_2_core_clk (net)
                  0.04    0.00   31.87 ^ clkbuf_1_0_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.11   31.97 ^ clkbuf_1_0_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_1_0_3_core_clk (net)
                  0.03    0.00   31.97 ^ clkbuf_1_0_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.22    0.23   32.20 ^ clkbuf_1_0_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.07                           clknet_1_0_4_core_clk (net)
                  0.22    0.02   32.23 ^ clkbuf_2_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.17   32.39 ^ clkbuf_2_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_2_0_0_core_clk (net)
                  0.03    0.00   32.39 ^ clkbuf_2_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.37    0.29   32.68 ^ clkbuf_2_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.12                           clknet_2_0_1_core_clk (net)
                  0.39    0.07   32.75 ^ clkbuf_3_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.20   32.95 ^ clkbuf_3_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_3_1_0_core_clk (net)
                  0.04    0.00   32.95 ^ clkbuf_3_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.11   33.06 ^ clkbuf_3_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_3_1_1_core_clk (net)
                  0.03    0.00   33.06 ^ clkbuf_3_1_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.15   33.22 ^ clkbuf_3_1_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.03                           clknet_3_1_2_core_clk (net)
                  0.09    0.01   33.22 ^ clkbuf_4_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.17   33.39 ^ clkbuf_4_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_2_0_core_clk (net)
                  0.08    0.01   33.40 ^ clkbuf_5_5_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.13   33.53 ^ clkbuf_5_5_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_5_0_core_clk (net)
                  0.04    0.00   33.53 ^ clkbuf_5_5_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.50    0.41   33.94 ^ clkbuf_5_5_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    13    0.17                           clknet_5_5_1_core_clk (net)
                  0.50    0.03   33.97 ^ clkbuf_leaf_364_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.24   34.21 ^ clkbuf_leaf_364_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     9    0.04                           clknet_leaf_364_core_clk (net)
                  0.07    0.01   34.22 ^ _29434_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   33.97   clock uncertainty
                          0.19   34.16   clock reconvergence pessimism
                         -0.14   34.03   library setup time
                                 34.03   data required time
-----------------------------------------------------------------------------
                                 34.03   data required time
                                -26.42   data arrival time
-----------------------------------------------------------------------------
                                  7.61   slack (MET)


Startpoint: sky130_sram_2kbyte_1rw1r_32x512_8
            (falling edge-triggered flip-flop clocked by core_clk)
Endpoint: _29633_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock core_clk (fall edge)
                          0.00   15.00   clock source latency
                  0.92    0.75   15.75 v core_clk (in)
     1    0.20                           core_clk (net)
                  0.94    0.00   15.75 v clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.48   16.23 v clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_core_clk (net)
                  0.06    0.01   16.24 v clkbuf_1_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.16   16.40 v clkbuf_1_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_0_core_clk (net)
                  0.04    0.00   16.40 v clkbuf_1_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   16.55 v clkbuf_1_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_1_core_clk (net)
                  0.04    0.00   16.55 v clkbuf_1_0_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   16.69 v clkbuf_1_0_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_2_core_clk (net)
                  0.04    0.00   16.69 v clkbuf_1_0_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.13   16.82 v clkbuf_1_0_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_1_0_3_core_clk (net)
                  0.03    0.00   16.82 v clkbuf_1_0_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.15    0.22   17.04 v clkbuf_1_0_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.07                           clknet_1_0_4_core_clk (net)
                  0.15    0.03   17.07 v clkbuf_2_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.19   17.26 v clkbuf_2_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_1_0_core_clk (net)
                  0.03    0.00   17.26 v clkbuf_2_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.18   17.44 v clkbuf_2_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.04                           clknet_2_1_1_core_clk (net)
                  0.09    0.01   17.45 v clkbuf_3_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.17   17.62 v clkbuf_3_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_0_core_clk (net)
                  0.04    0.00   17.63 v clkbuf_3_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.14   17.76 v clkbuf_3_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_1_core_clk (net)
                  0.03    0.00   17.76 v clkbuf_3_2_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.07    0.17   17.93 v clkbuf_3_2_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.03                           clknet_3_2_2_core_clk (net)
                  0.07    0.01   17.94 v clkbuf_4_4_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.17   18.11 v clkbuf_4_4_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_4_0_core_clk (net)
                  0.05    0.01   18.12 v clkbuf_5_9_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.14   18.26 v clkbuf_5_9_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_9_0_core_clk (net)
                  0.03    0.00   18.27 v clkbuf_5_9_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.32    0.34   18.60 v clkbuf_5_9_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    13    0.17                           clknet_5_9_1_core_clk (net)
                  0.34    0.06   18.66 v clkbuf_opt_26_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.29   18.95 v clkbuf_opt_26_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.02                           clknet_opt_26_0_core_clk (net)
                  0.04    0.01   18.96 v clkbuf_opt_26_1_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15   19.10 v clkbuf_opt_26_1_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.02                           clknet_opt_26_1_core_clk (net)
                  0.04    0.01   19.12 v clkbuf_leaf_15_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.16   19.28 v clkbuf_leaf_15_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.04                           clknet_leaf_15_core_clk (net)
                  0.07    0.02   19.29 v sky130_sram_2kbyte_1rw1r_32x512_8/clk0 (sky130_sram_2kbyte_1rw1r_32x512_8)
                  0.00    0.43   19.72 v sky130_sram_2kbyte_1rw1r_32x512_8/dout0[15] (sky130_sram_2kbyte_1rw1r_32x512_8)
     1    0.01                           sram_bus_dat_r[15] (net)
                  0.00    0.00   19.72 v repeater2142/A (sky130_fd_sc_hd__clkbuf_2)
                  0.61    0.48   20.20 v repeater2142/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.16                           net2142 (net)
                  0.63    0.08   20.27 v _22855_/B2 (sky130_fd_sc_hd__a221o_4)
                  0.28    0.79   21.07 v _22855_/X (sky130_fd_sc_hd__a221o_4)
     1    0.16                           _11220_ (net)
                  0.36    0.12   21.19 v _22858_/B1 (sky130_fd_sc_hd__a2111o_4)
                  0.23    0.73   21.92 v _22858_/X (sky130_fd_sc_hd__a2111o_4)
     4    0.11                           VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_inst[15] (net)
                  0.26    0.07   21.99 v _28158_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.41   22.41 v _28158_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02368_ (net)
                  0.09    0.01   22.42 v _25575_/A (sky130_fd_sc_hd__clkinv_2)
                  0.10    0.11   22.53 ^ _25575_/Y (sky130_fd_sc_hd__clkinv_2)
     1    0.03                           _02369_ (net)
                  0.10    0.01   22.54 ^ _28157_/A0 (sky130_fd_sc_hd__mux2_8)
                  0.49    0.46   23.00 ^ _28157_/X (sky130_fd_sc_hd__mux2_8)
    30    0.30                           _02370_ (net)
                  0.51    0.08   23.08 ^ repeater796/A (sky130_fd_sc_hd__buf_12)
                  0.38    0.28   23.36 ^ repeater796/X (sky130_fd_sc_hd__buf_12)
    40    0.36                           net796 (net)
                  0.52    0.19   23.55 ^ repeater795/A (sky130_fd_sc_hd__buf_12)
                  0.40    0.30   23.85 ^ repeater795/X (sky130_fd_sc_hd__buf_12)
    41    0.37                           net795 (net)
                  0.58    0.23   24.09 ^ repeater793/A (sky130_fd_sc_hd__buf_12)
                  0.37    0.26   24.35 ^ repeater793/X (sky130_fd_sc_hd__buf_12)
    37    0.37                           net793 (net)
                  0.55    0.22   24.57 ^ _28951_/S0 (sky130_fd_sc_hd__mux4_1)
                  0.10    0.68   25.25 v _28951_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _00299_ (net)
                  0.10    0.00   25.25 v _28952_/A3 (sky130_fd_sc_hd__mux4_1)
                  0.12    0.57   25.82 v _28952_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _00300_ (net)
                  0.12    0.00   25.82 v _27549_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.39   26.22 v _27549_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           VexRiscv.RegFilePlugin_regFile$rdreg[1]$d[31] (net)
                  0.11    0.00   26.22 v _29633_/D (sky130_fd_sc_hd__dfxtp_1)
                                 26.22   data arrival time

                         30.00   30.00   clock core_clk (rise edge)
                          0.00   30.00   clock source latency
                  1.64    1.13   31.13 ^ core_clk (in)
     1    0.20                           core_clk (net)
                  1.65    0.00   31.13 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.33   31.46 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_core_clk (net)
                  0.09    0.01   31.47 ^ clkbuf_1_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14   31.61 ^ clkbuf_1_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_0_core_clk (net)
                  0.05    0.00   31.62 ^ clkbuf_1_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   31.74 ^ clkbuf_1_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_1_core_clk (net)
                  0.05    0.00   31.75 ^ clkbuf_1_1_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   31.87 ^ clkbuf_1_1_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_2_core_clk (net)
                  0.05    0.00   31.88 ^ clkbuf_1_1_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   32.01 ^ clkbuf_1_1_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_3_core_clk (net)
                  0.05    0.00   32.01 ^ clkbuf_1_1_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.16    0.19   32.20 ^ clkbuf_1_1_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.05                           clknet_1_1_4_core_clk (net)
                  0.17    0.02   32.22 ^ clkbuf_2_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.17   32.39 ^ clkbuf_2_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_2_0_core_clk (net)
                  0.05    0.00   32.39 ^ clkbuf_2_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.13    0.18   32.57 ^ clkbuf_2_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.04                           clknet_2_2_1_core_clk (net)
                  0.14    0.01   32.59 ^ clkbuf_3_5_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.16   32.75 ^ clkbuf_3_5_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_5_0_core_clk (net)
                  0.05    0.00   32.75 ^ clkbuf_3_5_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.12   32.87 ^ clkbuf_3_5_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_5_1_core_clk (net)
                  0.04    0.00   32.87 ^ clkbuf_3_5_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.12    0.17   33.04 ^ clkbuf_3_5_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.04                           clknet_3_5_2_core_clk (net)
                  0.12    0.01   33.05 ^ clkbuf_4_11_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.18   33.23 ^ clkbuf_4_11_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_11_0_core_clk (net)
                  0.09    0.01   33.24 ^ clkbuf_5_22_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.13   33.37 ^ clkbuf_5_22_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_22_0_core_clk (net)
                  0.04    0.00   33.38 ^ clkbuf_5_22_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.53    0.40   33.78 ^ clkbuf_5_22_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    13    0.18                           clknet_5_22_1_core_clk (net)
                  0.54    0.06   33.84 ^ clkbuf_leaf_277_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.25   34.09 ^ clkbuf_leaf_277_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.04                           clknet_leaf_277_core_clk (net)
                  0.08    0.01   34.10 ^ _29633_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   33.85   clock uncertainty
                          0.12   33.97   clock reconvergence pessimism
                         -0.13   33.84   library setup time
                                 33.84   data required time
-----------------------------------------------------------------------------
                                 33.84   data required time
                                -26.22   data arrival time
-----------------------------------------------------------------------------
                                  7.62   slack (MET)


Startpoint: sky130_sram_2kbyte_1rw1r_32x512_8
            (falling edge-triggered flip-flop clocked by core_clk)
Endpoint: _29433_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock core_clk (fall edge)
                          0.00   15.00   clock source latency
                  0.92    0.75   15.75 v core_clk (in)
     1    0.20                           core_clk (net)
                  0.94    0.00   15.75 v clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.48   16.23 v clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_core_clk (net)
                  0.06    0.01   16.24 v clkbuf_1_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.16   16.40 v clkbuf_1_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_0_core_clk (net)
                  0.04    0.00   16.40 v clkbuf_1_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   16.55 v clkbuf_1_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_1_core_clk (net)
                  0.04    0.00   16.55 v clkbuf_1_0_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   16.69 v clkbuf_1_0_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_2_core_clk (net)
                  0.04    0.00   16.69 v clkbuf_1_0_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.13   16.82 v clkbuf_1_0_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_1_0_3_core_clk (net)
                  0.03    0.00   16.82 v clkbuf_1_0_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.15    0.22   17.04 v clkbuf_1_0_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.07                           clknet_1_0_4_core_clk (net)
                  0.15    0.03   17.07 v clkbuf_2_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.19   17.26 v clkbuf_2_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_1_0_core_clk (net)
                  0.03    0.00   17.26 v clkbuf_2_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.18   17.44 v clkbuf_2_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.04                           clknet_2_1_1_core_clk (net)
                  0.09    0.01   17.45 v clkbuf_3_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.17   17.62 v clkbuf_3_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_0_core_clk (net)
                  0.04    0.00   17.63 v clkbuf_3_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.14   17.76 v clkbuf_3_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_1_core_clk (net)
                  0.03    0.00   17.76 v clkbuf_3_2_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.07    0.17   17.93 v clkbuf_3_2_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.03                           clknet_3_2_2_core_clk (net)
                  0.07    0.01   17.94 v clkbuf_4_4_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.17   18.11 v clkbuf_4_4_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_4_0_core_clk (net)
                  0.05    0.01   18.12 v clkbuf_5_9_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.14   18.26 v clkbuf_5_9_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_9_0_core_clk (net)
                  0.03    0.00   18.27 v clkbuf_5_9_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.32    0.34   18.60 v clkbuf_5_9_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    13    0.17                           clknet_5_9_1_core_clk (net)
                  0.34    0.06   18.66 v clkbuf_opt_26_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.29   18.95 v clkbuf_opt_26_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.02                           clknet_opt_26_0_core_clk (net)
                  0.04    0.01   18.96 v clkbuf_opt_26_1_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15   19.10 v clkbuf_opt_26_1_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.02                           clknet_opt_26_1_core_clk (net)
                  0.04    0.01   19.12 v clkbuf_leaf_15_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.16   19.28 v clkbuf_leaf_15_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.04                           clknet_leaf_15_core_clk (net)
                  0.07    0.02   19.29 v sky130_sram_2kbyte_1rw1r_32x512_8/clk0 (sky130_sram_2kbyte_1rw1r_32x512_8)
                  0.01    0.44   19.73 v sky130_sram_2kbyte_1rw1r_32x512_8/dout0[20] (sky130_sram_2kbyte_1rw1r_32x512_8)
     1    0.01                           sram_bus_dat_r[20] (net)
                  0.00    0.00   19.73 v repeater2130/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   19.84 v repeater2130/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net2130 (net)
                  0.05    0.00   19.84 v repeater2129/A (sky130_fd_sc_hd__clkbuf_2)
                  0.48    0.42   20.27 v repeater2129/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.13                           net2129 (net)
                  0.49    0.06   20.32 v repeater2128/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.28   20.60 v repeater2128/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net2128 (net)
                  0.05    0.00   20.60 v _22814_/B2 (sky130_fd_sc_hd__a22o_2)
                  0.16    0.35   20.95 v _22814_/X (sky130_fd_sc_hd__a22o_2)
     1    0.06                           _11189_ (net)
                  0.17    0.03   20.98 v _22817_/B1 (sky130_fd_sc_hd__a2111o_4)
                  0.07    0.54   21.52 v _22817_/X (sky130_fd_sc_hd__a2111o_4)
     1    0.01                           _11192_ (net)
                  0.07    0.00   21.53 v _22818_/B1 (sky130_fd_sc_hd__a211o_4)
                  0.09    0.38   21.91 v _22818_/X (sky130_fd_sc_hd__a211o_4)
     4    0.03                           VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_inst[20] (net)
                  0.09    0.01   21.92 v _28148_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.08    0.34   22.26 v _28148_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _00323_ (net)
                  0.08    0.00   22.26 v _25778_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.07   22.34 ^ _25778_/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           _00324_ (net)
                  0.05    0.00   22.34 ^ _28147_/A0 (sky130_fd_sc_hd__mux2_8)
                  0.55    0.43   22.77 ^ _28147_/X (sky130_fd_sc_hd__mux2_8)
    35    0.34                           _00325_ (net)
                  0.58    0.11   22.88 ^ repeater812/A (sky130_fd_sc_hd__buf_12)
                  0.37    0.40   23.27 ^ repeater812/X (sky130_fd_sc_hd__buf_12)
    37    0.32                           net812 (net)
                  0.39    0.07   23.34 ^ repeater808/A (sky130_fd_sc_hd__buf_12)
                  0.40    0.32   23.66 ^ repeater808/X (sky130_fd_sc_hd__buf_12)
    42    0.37                           net808 (net)
                  0.57    0.22   23.88 ^ repeater807/A (sky130_fd_sc_hd__buf_12)
                  0.33    0.24   24.12 ^ repeater807/X (sky130_fd_sc_hd__buf_12)
    36    0.34                           net807 (net)
                  0.70    0.33   24.45 ^ _29170_/S0 (sky130_fd_sc_hd__mux4_1)
                  0.12    0.73   25.17 v _29170_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _00520_ (net)
                  0.12    0.00   25.18 v _29173_/A1 (sky130_fd_sc_hd__mux4_2)
                  0.15    0.59   25.77 v _29173_/X (sky130_fd_sc_hd__mux4_2)
     1    0.02                           _00523_ (net)
                  0.15    0.01   25.77 v _27850_/A1 (sky130_fd_sc_hd__mux2_8)
                  0.16    0.46   26.23 v _27850_/X (sky130_fd_sc_hd__mux2_8)
     1    0.14                           VexRiscv.RegFilePlugin_regFile$rdreg[0]$d[18] (net)
                  0.17    0.04   26.27 v _29433_/D (sky130_fd_sc_hd__dfxtp_1)
                                 26.27   data arrival time

                         30.00   30.00   clock core_clk (rise edge)
                          0.00   30.00   clock source latency
                  1.64    1.13   31.13 ^ core_clk (in)
     1    0.20                           core_clk (net)
                  1.65    0.00   31.13 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.33   31.46 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_core_clk (net)
                  0.09    0.01   31.47 ^ clkbuf_1_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14   31.61 ^ clkbuf_1_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_0_core_clk (net)
                  0.05    0.00   31.61 ^ clkbuf_1_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   31.74 ^ clkbuf_1_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_1_core_clk (net)
                  0.05    0.00   31.74 ^ clkbuf_1_0_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.12   31.87 ^ clkbuf_1_0_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_2_core_clk (net)
                  0.04    0.00   31.87 ^ clkbuf_1_0_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.11   31.97 ^ clkbuf_1_0_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_1_0_3_core_clk (net)
                  0.03    0.00   31.97 ^ clkbuf_1_0_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.22    0.23   32.20 ^ clkbuf_1_0_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.07                           clknet_1_0_4_core_clk (net)
                  0.22    0.02   32.23 ^ clkbuf_2_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.17   32.39 ^ clkbuf_2_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_2_0_0_core_clk (net)
                  0.03    0.00   32.39 ^ clkbuf_2_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.37    0.29   32.68 ^ clkbuf_2_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.12                           clknet_2_0_1_core_clk (net)
                  0.39    0.07   32.75 ^ clkbuf_3_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.20   32.95 ^ clkbuf_3_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_3_1_0_core_clk (net)
                  0.04    0.00   32.95 ^ clkbuf_3_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.11   33.06 ^ clkbuf_3_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_3_1_1_core_clk (net)
                  0.03    0.00   33.06 ^ clkbuf_3_1_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.15   33.22 ^ clkbuf_3_1_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.03                           clknet_3_1_2_core_clk (net)
                  0.09    0.01   33.22 ^ clkbuf_4_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.17   33.39 ^ clkbuf_4_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_2_0_core_clk (net)
                  0.08    0.01   33.40 ^ clkbuf_5_4_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.13   33.53 ^ clkbuf_5_4_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_4_0_core_clk (net)
                  0.04    0.00   33.53 ^ clkbuf_5_4_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.44    0.36   33.89 ^ clkbuf_5_4_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    10    0.15                           clknet_5_4_1_core_clk (net)
                  0.45    0.04   33.93 ^ clkbuf_leaf_368_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.23   34.15 ^ clkbuf_leaf_368_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.03                           clknet_leaf_368_core_clk (net)
                  0.07    0.01   34.17 ^ _29433_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   33.92   clock uncertainty
                          0.19   34.11   clock reconvergence pessimism
                         -0.16   33.95   library setup time
                                 33.95   data required time
-----------------------------------------------------------------------------
                                 33.95   data required time
                                -26.27   data arrival time
-----------------------------------------------------------------------------
                                  7.68   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: sky130_sram_2kbyte_1rw1r_32x512_8
            (falling edge-triggered flip-flop clocked by core_clk)
Endpoint: _29632_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock core_clk (fall edge)
                          0.00   15.00   clock source latency
                  0.92    0.75   15.75 v core_clk (in)
     1    0.20                           core_clk (net)
                  0.94    0.00   15.75 v clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.48   16.23 v clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_core_clk (net)
                  0.06    0.01   16.24 v clkbuf_1_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.16   16.40 v clkbuf_1_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_0_core_clk (net)
                  0.04    0.00   16.40 v clkbuf_1_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   16.55 v clkbuf_1_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_1_core_clk (net)
                  0.04    0.00   16.55 v clkbuf_1_0_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   16.69 v clkbuf_1_0_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_2_core_clk (net)
                  0.04    0.00   16.69 v clkbuf_1_0_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.13   16.82 v clkbuf_1_0_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_1_0_3_core_clk (net)
                  0.03    0.00   16.82 v clkbuf_1_0_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.15    0.22   17.04 v clkbuf_1_0_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.07                           clknet_1_0_4_core_clk (net)
                  0.15    0.03   17.07 v clkbuf_2_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.19   17.26 v clkbuf_2_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_1_0_core_clk (net)
                  0.03    0.00   17.26 v clkbuf_2_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.18   17.44 v clkbuf_2_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.04                           clknet_2_1_1_core_clk (net)
                  0.09    0.01   17.45 v clkbuf_3_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.17   17.62 v clkbuf_3_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_0_core_clk (net)
                  0.04    0.00   17.63 v clkbuf_3_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.14   17.76 v clkbuf_3_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_1_core_clk (net)
                  0.03    0.00   17.76 v clkbuf_3_2_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.07    0.17   17.93 v clkbuf_3_2_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.03                           clknet_3_2_2_core_clk (net)
                  0.07    0.01   17.94 v clkbuf_4_4_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.17   18.11 v clkbuf_4_4_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_4_0_core_clk (net)
                  0.05    0.01   18.12 v clkbuf_5_9_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.14   18.26 v clkbuf_5_9_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_9_0_core_clk (net)
                  0.03    0.00   18.27 v clkbuf_5_9_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.32    0.34   18.60 v clkbuf_5_9_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    13    0.17                           clknet_5_9_1_core_clk (net)
                  0.34    0.06   18.66 v clkbuf_opt_26_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.29   18.95 v clkbuf_opt_26_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.02                           clknet_opt_26_0_core_clk (net)
                  0.04    0.01   18.96 v clkbuf_opt_26_1_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15   19.10 v clkbuf_opt_26_1_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.02                           clknet_opt_26_1_core_clk (net)
                  0.04    0.01   19.12 v clkbuf_leaf_15_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.16   19.28 v clkbuf_leaf_15_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.04                           clknet_leaf_15_core_clk (net)
                  0.07    0.02   19.29 v sky130_sram_2kbyte_1rw1r_32x512_8/clk0 (sky130_sram_2kbyte_1rw1r_32x512_8)
                  0.00    0.43   19.72 v sky130_sram_2kbyte_1rw1r_32x512_8/dout0[15] (sky130_sram_2kbyte_1rw1r_32x512_8)
     1    0.01                           sram_bus_dat_r[15] (net)
                  0.00    0.00   19.72 v repeater2142/A (sky130_fd_sc_hd__clkbuf_2)
                  0.61    0.48   20.20 v repeater2142/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.16                           net2142 (net)
                  0.63    0.08   20.27 v _22855_/B2 (sky130_fd_sc_hd__a221o_4)
                  0.28    0.79   21.07 v _22855_/X (sky130_fd_sc_hd__a221o_4)
     1    0.16                           _11220_ (net)
                  0.36    0.12   21.19 v _22858_/B1 (sky130_fd_sc_hd__a2111o_4)
                  0.23    0.73   21.92 v _22858_/X (sky130_fd_sc_hd__a2111o_4)
     4    0.11                           VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_inst[15] (net)
                  0.26    0.07   21.99 v _28158_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.41   22.41 v _28158_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02368_ (net)
                  0.09    0.01   22.42 v _25575_/A (sky130_fd_sc_hd__clkinv_2)
                  0.10    0.11   22.53 ^ _25575_/Y (sky130_fd_sc_hd__clkinv_2)
     1    0.03                           _02369_ (net)
                  0.10    0.01   22.54 ^ _28157_/A0 (sky130_fd_sc_hd__mux2_8)
                  0.49    0.46   23.00 ^ _28157_/X (sky130_fd_sc_hd__mux2_8)
    30    0.30                           _02370_ (net)
                  0.51    0.08   23.08 ^ repeater796/A (sky130_fd_sc_hd__buf_12)
                  0.38    0.28   23.36 ^ repeater796/X (sky130_fd_sc_hd__buf_12)
    40    0.36                           net796 (net)
                  0.52    0.19   23.55 ^ repeater795/A (sky130_fd_sc_hd__buf_12)
                  0.40    0.30   23.85 ^ repeater795/X (sky130_fd_sc_hd__buf_12)
    41    0.37                           net795 (net)
                  0.58    0.23   24.09 ^ repeater793/A (sky130_fd_sc_hd__buf_12)
                  0.37    0.26   24.35 ^ repeater793/X (sky130_fd_sc_hd__buf_12)
    37    0.37                           net793 (net)
                  0.67    0.31   24.66 ^ _28940_/S0 (sky130_fd_sc_hd__mux4_2)
                  0.15    0.72   25.38 v _28940_/X (sky130_fd_sc_hd__mux4_2)
     1    0.03                           _00288_ (net)
                  0.15    0.01   25.39 v _28942_/A2 (sky130_fd_sc_hd__mux4_1)
                  0.12    0.60   25.99 v _28942_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _00290_ (net)
                  0.12    0.00   25.99 v _27548_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.36   26.35 v _27548_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           VexRiscv.RegFilePlugin_regFile$rdreg[1]$d[30] (net)
                  0.08    0.00   26.35 v _29632_/D (sky130_fd_sc_hd__dfxtp_1)
                                 26.35   data arrival time

                         30.00   30.00   clock core_clk (rise edge)
                          0.00   30.00   clock source latency
                  1.64    1.13   31.13 ^ core_clk (in)
     1    0.20                           core_clk (net)
                  1.65    0.00   31.13 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.33   31.46 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_core_clk (net)
                  0.09    0.01   31.47 ^ clkbuf_1_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14   31.61 ^ clkbuf_1_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_0_core_clk (net)
                  0.05    0.00   31.62 ^ clkbuf_1_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   31.74 ^ clkbuf_1_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_1_core_clk (net)
                  0.05    0.00   31.75 ^ clkbuf_1_1_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   31.87 ^ clkbuf_1_1_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_2_core_clk (net)
                  0.05    0.00   31.88 ^ clkbuf_1_1_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   32.01 ^ clkbuf_1_1_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_3_core_clk (net)
                  0.05    0.00   32.01 ^ clkbuf_1_1_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.16    0.19   32.20 ^ clkbuf_1_1_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.05                           clknet_1_1_4_core_clk (net)
                  0.17    0.02   32.22 ^ clkbuf_2_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.17   32.39 ^ clkbuf_2_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_2_0_core_clk (net)
                  0.05    0.00   32.39 ^ clkbuf_2_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.13    0.18   32.57 ^ clkbuf_2_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.04                           clknet_2_2_1_core_clk (net)
                  0.14    0.01   32.59 ^ clkbuf_3_5_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.16   32.75 ^ clkbuf_3_5_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_5_0_core_clk (net)
                  0.05    0.00   32.75 ^ clkbuf_3_5_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.12   32.87 ^ clkbuf_3_5_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_5_1_core_clk (net)
                  0.04    0.00   32.87 ^ clkbuf_3_5_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.12    0.17   33.04 ^ clkbuf_3_5_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.04                           clknet_3_5_2_core_clk (net)
                  0.12    0.01   33.05 ^ clkbuf_4_11_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.18   33.23 ^ clkbuf_4_11_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_11_0_core_clk (net)
                  0.09    0.01   33.24 ^ clkbuf_5_22_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.13   33.37 ^ clkbuf_5_22_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_22_0_core_clk (net)
                  0.04    0.00   33.38 ^ clkbuf_5_22_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.53    0.40   33.78 ^ clkbuf_5_22_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    13    0.18                           clknet_5_22_1_core_clk (net)
                  0.54    0.06   33.84 ^ clkbuf_leaf_275_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.25   34.09 ^ clkbuf_leaf_275_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.05                           clknet_leaf_275_core_clk (net)
                  0.09    0.02   34.11 ^ _29632_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   33.86   clock uncertainty
                          0.12   33.98   clock reconvergence pessimism
                         -0.12   33.86   library setup time
                                 33.86   data required time
-----------------------------------------------------------------------------
                                 33.86   data required time
                                -26.35   data arrival time
-----------------------------------------------------------------------------
                                  7.51   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
sky130_sram_2kbyte_1rw1r_32x512_8/wmask0[2]    0.04    0.28   -0.24 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/wmask0[3]    0.04    0.27   -0.23 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/addr0[6]    0.04    0.21   -0.17 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/addr0[7]    0.04    0.19   -0.15 (VIOLATED)
clkbuf_0_core_clk/A                     1.50    1.65   -0.15 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/addr0[1]    0.04    0.19   -0.15 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/wmask0[0]    0.04    0.19   -0.15 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/wmask0[1]    0.04    0.19   -0.15 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/addr0[0]    0.04    0.19   -0.15 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/addr0[3]    0.04    0.18   -0.14 (VIOLATED)
core_clk                                1.50    1.64   -0.14 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/addr0[8]    0.04    0.18   -0.14 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/addr0[4]    0.04    0.17   -0.13 (VIOLATED)
_28993_/S1                              1.50    1.58   -0.08 (VIOLATED)
_29033_/S1                              1.50    1.58   -0.08 (VIOLATED)
_28988_/S1                              1.50    1.58   -0.08 (VIOLATED)
_29263_/S1                              1.50    1.58   -0.08 (VIOLATED)
_29028_/S1                              1.50    1.58   -0.08 (VIOLATED)
_29273_/S1                              1.50    1.58   -0.08 (VIOLATED)
_29288_/S1                              1.50    1.58   -0.08 (VIOLATED)
_29283_/S1                              1.50    1.58   -0.08 (VIOLATED)
_29268_/S1                              1.50    1.58   -0.08 (VIOLATED)
_29278_/S1                              1.50    1.58   -0.08 (VIOLATED)
_29258_/S1                              1.50    1.58   -0.08 (VIOLATED)
_29293_/S1                              1.50    1.58   -0.08 (VIOLATED)
_29013_/S1                              1.50    1.57   -0.07 (VIOLATED)
_29008_/S1                              1.50    1.57   -0.07 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/addr0[2]    0.04    0.10   -0.06 (VIOLATED)
_28998_/S1                              1.50    1.56   -0.06 (VIOLATED)
_29003_/S1                              1.50    1.56   -0.06 (VIOLATED)
_29233_/S1                              1.50    1.56   -0.06 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/addr0[5]    0.04    0.09   -0.05 (VIOLATED)
_29303_/S1                              1.50    1.55   -0.05 (VIOLATED)
_29298_/S1                              1.50    1.54   -0.04 (VIOLATED)
_29228_/S1                              1.50    1.53   -0.03 (VIOLATED)
_29218_/S1                              1.50    1.53   -0.03 (VIOLATED)
_29178_/S1                              1.50    1.53   -0.03 (VIOLATED)
_29168_/S1                              1.50    1.53   -0.03 (VIOLATED)
_21372_/S                               1.50    1.53   -0.03 (VIOLATED)
_29223_/S1                              1.50    1.53   -0.03 (VIOLATED)
_21380_/S                               1.50    1.53   -0.03 (VIOLATED)
_21378_/S                               1.50    1.53   -0.03 (VIOLATED)
_21376_/S                               1.50    1.53   -0.03 (VIOLATED)
_21368_/S                               1.50    1.52   -0.02 (VIOLATED)
_21374_/S                               1.50    1.52   -0.02 (VIOLATED)
_29173_/S1                              1.50    1.52   -0.02 (VIOLATED)
_21370_/S                               1.50    1.52   -0.02 (VIOLATED)
_21305_/S                               1.50    1.52   -0.02 (VIOLATED)
_21321_/S                               1.50    1.52   -0.02 (VIOLATED)
_21319_/S                               1.50    1.52   -0.02 (VIOLATED)
_21303_/S                               1.50    1.52   -0.02 (VIOLATED)
_21382_/S                               1.50    1.52   -0.02 (VIOLATED)
_21353_/S                               1.50    1.52   -0.02 (VIOLATED)
_21327_/S                               1.50    1.52   -0.02 (VIOLATED)
_21351_/S                               1.50    1.52   -0.02 (VIOLATED)
_21317_/S                               1.50    1.52   -0.02 (VIOLATED)
_21384_/S                               1.50    1.52   -0.02 (VIOLATED)
_21337_/S                               1.50    1.52   -0.02 (VIOLATED)
_21364_/S                               1.50    1.52   -0.02 (VIOLATED)
_21366_/S                               1.50    1.52   -0.02 (VIOLATED)
_21335_/S                               1.50    1.52   -0.02 (VIOLATED)
_21343_/S                               1.50    1.52   -0.02 (VIOLATED)
_21349_/S                               1.50    1.52   -0.02 (VIOLATED)
_21362_/S                               1.50    1.52   -0.02 (VIOLATED)
_21333_/S                               1.50    1.52   -0.02 (VIOLATED)
_21301_/S                               1.50    1.52   -0.02 (VIOLATED)
_21360_/S                               1.50    1.52   -0.02 (VIOLATED)
_21299_/S                               1.50    1.52   -0.02 (VIOLATED)
_21315_/S                               1.50    1.52   -0.02 (VIOLATED)
_21386_/S                               1.50    1.52   -0.02 (VIOLATED)
_21347_/S                               1.50    1.52   -0.02 (VIOLATED)
_21331_/S                               1.50    1.52   -0.02 (VIOLATED)
_21388_/S                               1.50    1.52   -0.02 (VIOLATED)
_21313_/S                               1.50    1.52   -0.02 (VIOLATED)
_21357_/S                               1.50    1.52   -0.02 (VIOLATED)
_21390_/S                               1.50    1.52   -0.02 (VIOLATED)
_21311_/S                               1.50    1.52   -0.02 (VIOLATED)
_21323_/S                               1.50    1.52   -0.02 (VIOLATED)
_21325_/S                               1.50    1.52   -0.02 (VIOLATED)
_21329_/S                               1.50    1.52   -0.02 (VIOLATED)
_21295_/S                               1.50    1.52   -0.02 (VIOLATED)
_21345_/S                               1.50    1.52   -0.02 (VIOLATED)
_21297_/S                               1.50    1.52   -0.02 (VIOLATED)
_21339_/S                               1.50    1.52   -0.02 (VIOLATED)
_21396_/S                               1.50    1.52   -0.02 (VIOLATED)
_21341_/S                               1.50    1.52   -0.02 (VIOLATED)
_21355_/S                               1.50    1.52   -0.02 (VIOLATED)
_29053_/S1                              1.50    1.52   -0.02 (VIOLATED)
_29018_/S1                              1.50    1.52   -0.02 (VIOLATED)
_29023_/S1                              1.50    1.51   -0.01 (VIOLATED)
_29248_/S1                              1.50    1.51   -0.01 (VIOLATED)
_21309_/S                               1.50    1.51   -0.01 (VIOLATED)
_29193_/S1                              1.50    1.51   -0.01 (VIOLATED)
_21394_/S                               1.50    1.51   -0.01 (VIOLATED)
_29048_/S1                              1.50    1.51   -0.01 (VIOLATED)
_21402_/S                               1.50    1.51   -0.01 (VIOLATED)
_29243_/S1                              1.50    1.51   -0.01 (VIOLATED)
_21392_/S                               1.50    1.51   -0.01 (VIOLATED)
_21307_/S                               1.50    1.51   -0.01 (VIOLATED)
_21398_/S                               1.50    1.51   -0.01 (VIOLATED)
_29253_/S1                              1.50    1.51   -0.01 (VIOLATED)
_29183_/S1                              1.50    1.51   -0.01 (VIOLATED)
_21408_/S                               1.50    1.50   -0.00 (VIOLATED)
_21412_/S                               1.50    1.50   -0.00 (VIOLATED)
_21410_/S                               1.50    1.50   -0.00 (VIOLATED)
_29188_/S1                              1.50    1.50   -0.00 (VIOLATED)
_21418_/S                               1.50    1.50   -0.00 (VIOLATED)
_21406_/S                               1.50    1.50   -0.00 (VIOLATED)
_21414_/S                               1.50    1.50   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
core_clk                                0.18    0.20   -0.02 (VIOLATED)


===========================================================================
max slew violation count 109
max fanout violation count 0
max cap violation count 1
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 7.51

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.25
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock core_clk
Latency      CRPR       Skew
_32832_/CLK ^
   5.02
_32711_/CLK ^
   3.87     -0.23       0.91

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             5.81e-03   9.25e-04   3.36e-08   6.73e-03  35.6%
Combinational          5.97e-03   6.21e-03   1.78e-05   1.22e-02  64.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.18e-02   7.13e-03   1.78e-05   1.89e-02 100.0%
                          62.2%      37.7%       0.1%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 561714 u^2 40% utilization.
area_report_end
