
---------- Begin Simulation Statistics ----------
final_tick                                 1428103500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 111389                       # Simulator instruction rate (inst/s)
host_mem_usage                                 869364                       # Number of bytes of host memory used
host_op_rate                                   128579                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    25.43                       # Real time elapsed on the host
host_tick_rate                               56148336                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2833100                       # Number of instructions simulated
sim_ops                                       3270344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001428                       # Number of seconds simulated
sim_ticks                                  1428103500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.480073                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  302128                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               306791                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7325                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            536531                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1232                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2079                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              847                       # Number of indirect misses.
system.cpu.branchPred.lookups                  663767                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   37789                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          148                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    990876                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   984756                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              5908                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     559313                       # Number of branches committed
system.cpu.commit.bw_lim_events                188516                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             388                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          283898                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2845009                       # Number of instructions committed
system.cpu.commit.committedOps                3282253                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2687550                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.221281                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.359420                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1816675     67.60%     67.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       276803     10.30%     77.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       128428      4.78%     82.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       103587      3.85%     86.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        56369      2.10%     88.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        23148      0.86%     89.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        69679      2.59%     92.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        24345      0.91%     92.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       188516      7.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2687550                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                29833                       # Number of function calls committed.
system.cpu.commit.int_insts                   2980509                       # Number of committed integer instructions.
system.cpu.commit.loads                        448105                       # Number of loads committed
system.cpu.commit.membars                         278                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           38      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2375636     72.38%     72.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           17827      0.54%     72.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              512      0.02%     72.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            625      0.02%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp            137      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1604      0.05%     73.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult           946      0.03%     73.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc         1506      0.05%     73.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            628      0.02%     73.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          1211      0.04%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              98      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             162      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             152      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            754      0.02%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          448105     13.65%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         432312     13.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3282253                       # Class of committed instruction
system.cpu.commit.refs                         880417                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     29063                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2833100                       # Number of Instructions Simulated
system.cpu.committedOps                       3270344                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.008156                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.008156                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1670196                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1455                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               292581                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                3649164                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   441343                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    555100                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   8877                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  4626                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 52559                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      663767                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    447118                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2130410                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4510                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        3300098                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   60                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           120                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   20628                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.232394                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             587107                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             341149                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.155412                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2728075                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.403552                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.673207                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2011054     73.72%     73.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    64159      2.35%     76.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    76024      2.79%     78.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    45279      1.66%     80.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    93238      3.42%     83.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    82375      3.02%     86.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    46637      1.71%     88.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    62170      2.28%     90.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   247139      9.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2728075                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued        16654                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit           89                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified        16903                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage         12570                       # number of prefetches that crossed the page
system.cpu.idleCycles                          128133                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6479                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   608944                       # Number of branches executed
system.cpu.iew.exec_nop                         12206                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.234043                       # Inst execution rate
system.cpu.iew.exec_refs                       970429                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     466500                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   43147                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                507495                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                543                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6396                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               473251                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             3577885                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                503929                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             13073                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               3524683                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    145                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 28659                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   8877                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 28963                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         13824                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            15035                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1020                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        59390                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        40939                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             40                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3701                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2778                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   3286913                       # num instructions consuming a value
system.cpu.iew.wb_count                       3503171                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.610832                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2007753                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.226511                       # insts written-back per cycle
system.cpu.iew.wb_sent                        3515261                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3993019                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2557779                       # number of integer regfile writes
system.cpu.ipc                               0.991910                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.991910                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                62      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2532493     71.58%     71.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                19001      0.54%     72.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   608      0.02%     72.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 639      0.02%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                 138      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1998      0.06%     72.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               1044      0.03%     72.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc            1523      0.04%     72.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 810      0.02%     72.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               1613      0.05%     72.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  114      0.00%     72.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  186      0.01%     72.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  168      0.00%     72.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 850      0.02%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               507619     14.35%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              468890     13.25%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3537756                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       54131                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015301                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   26710     49.34%     49.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    681      1.26%     50.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                      39      0.07%     50.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     50.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     50.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     50.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  114      0.21%     50.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc               162      0.30%     51.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     51.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   62      0.11%     51.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     51.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     51.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     51.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     51.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     12      0.02%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     51.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   4821      8.91%     60.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 21528     39.77%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3556760                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            9791259                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3472001                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           3821998                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    3565136                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3537756                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 543                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          295334                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1420                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            155                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       129523                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2728075                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.296796                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.062062                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1691071     61.99%     61.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              206801      7.58%     69.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              197827      7.25%     76.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              194967      7.15%     83.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              167006      6.12%     90.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               80347      2.95%     93.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               93861      3.44%     96.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               52085      1.91%     98.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               44110      1.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2728075                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.238620                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  35065                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              67879                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        31170                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             39053                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              5117                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4908                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               507495                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              473251                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2447222                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   6559                       # number of misc regfile writes
system.cpu.numCycles                          2856208                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   76810                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               3318812                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   8750                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   458791                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3592                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   577                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5395556                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                3606027                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             3644771                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    589332                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 274807                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   8877                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                310703                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   325959                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          4076140                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        1283562                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              24494                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    225935                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            542                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            35692                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      6027004                       # The number of ROB reads
system.cpu.rob.rob_writes                     7172866                       # The number of ROB writes
system.cpu.timesIdled                            4009                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    31944                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   10186                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   109                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          451                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27847                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        33943                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            9                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        69167                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              9                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1882                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          309                       # Transaction distribution
system.membus.trans_dist::CleanEvict              142                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8391                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8391                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1882                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17123                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       677248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  677248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27396                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27396    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               27396                       # Request fanout histogram
system.membus.reqLayer0.occupancy            32602012                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           54586497                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1428103500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              9520                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25609                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8210                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             584                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8548                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8548                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8467                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1054                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        17155                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        17155                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        25143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        79247                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                104390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1067264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2233728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3300992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             460                       # Total snoops (count)
system.tol2bus.snoopTraffic                     19776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            35684                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000280                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016738                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  35674     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     10      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              35684                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           69122750                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          22982496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          12699998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1428103500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 5076                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  594                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher         2125                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7795                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                5076                       # number of overall hits
system.l2.overall_hits::.cpu.data                 594                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher         2125                       # number of overall hits
system.l2.overall_hits::total                    7795                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1252                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               9008                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.icache.prefetcher           14                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10274                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1252                       # number of overall misses
system.l2.overall_misses::.cpu.data              9008                       # number of overall misses
system.l2.overall_misses::.cpu.icache.prefetcher           14                       # number of overall misses
system.l2.overall_misses::total                 10274                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     99964000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    705054500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.icache.prefetcher      1620488                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        806638988                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     99964000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    705054500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.icache.prefetcher      1620488                       # number of overall miss cycles
system.l2.overall_miss_latency::total       806638988                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             6328                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             9602                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher         2139                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                18069                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            6328                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            9602                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher         2139                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               18069                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.197851                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.938138                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.icache.prefetcher     0.006545                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.568598                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.197851                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.938138                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.icache.prefetcher     0.006545                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.568598                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79843.450479                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78269.815719                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.icache.prefetcher 115749.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78512.652132                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79843.450479                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78269.815719                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.icache.prefetcher 115749.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78512.652132                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 309                       # number of writebacks
system.l2.writebacks::total                       309                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1252                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          9008                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.icache.prefetcher           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10274                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1252                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         9008                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.icache.prefetcher           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10274                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     87451006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    614973502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.icache.prefetcher      1480488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    703904996                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     87451006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    614973502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.icache.prefetcher      1480488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    703904996                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.197851                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.938138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.icache.prefetcher     0.006545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.568598                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.197851                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.938138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.icache.prefetcher     0.006545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.568598                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69849.046326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68269.704929                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.icache.prefetcher 105749.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68513.236909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69849.046326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68269.704929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 105749.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68513.236909                       # average overall mshr miss latency
system.l2.replacements                            460                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        25300                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25300                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        25300                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25300                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         8209                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             8209                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         8209                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         8209                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               157                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   157                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            8391                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8391                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    655828500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     655828500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          8548                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8548                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.981633                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.981633                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78158.562746                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78158.562746                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         8391                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8391                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    571917502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    571917502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.981633                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.981633                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68158.443809                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68158.443809                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           5076                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher         2125                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7201                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1252                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu.icache.prefetcher           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1266                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     99964000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.icache.prefetcher      1620488                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    101584488                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         6328                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher         2139                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8467                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.197851                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.icache.prefetcher     0.006545                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.149522                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79843.450479                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.icache.prefetcher 115749.142857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80240.511848                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1252                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.icache.prefetcher           14                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1266                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     87451006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.icache.prefetcher      1480488                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     88931494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.197851                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.icache.prefetcher     0.006545                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.149522                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69849.046326                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 105749.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70246.045814                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           437                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               437                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          617                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             617                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     49226000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     49226000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1054                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1054                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.585389                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.585389                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79782.820097                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79782.820097                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          617                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          617                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     43056000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     43056000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.585389                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.585389                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69782.820097                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69782.820097                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            32                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                32                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data        17123                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           17123                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        17155                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         17155                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.998135                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.998135                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        17123                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        17123                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data    330685000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    330685000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.998135                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.998135                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19312.328447                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19312.328447                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1428103500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 12185.626631                       # Cycle average of tags in use
system.l2.tags.total_refs                       52042                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     27427                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.897473                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    6991.652423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       942.453924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4251.435027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.icache.prefetcher     0.085256                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.213368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.028761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.129744                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.icache.prefetcher     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.371876                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         26918                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          784                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        20334                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5646                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000519                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.821472                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    580755                       # Number of tag accesses
system.l2.tags.data_accesses                   580755                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1428103500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          80064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         576512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.icache.prefetcher          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             657472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        80064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         80064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        19776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           19776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            9008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.icache.prefetcher           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          309                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                309                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          56063163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         403690629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.icache.prefetcher       627406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             460381198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     56063163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         56063163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       13847736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             13847736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       13847736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         56063163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        403690629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.icache.prefetcher       627406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            474228934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1251.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      9008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.icache.prefetcher::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000234908500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           17                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           17                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               21101                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                261                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10273                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        309                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10273                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      309                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               34                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       4.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     89213506                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   51365000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               281832256                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8684.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27434.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     8031                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     108                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                34.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10273                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  309                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    280.033306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   177.785704                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.986231                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          428     17.82%     17.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1302     54.20%     72.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          201      8.37%     80.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           55      2.29%     82.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           34      1.42%     84.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           26      1.08%     85.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           22      0.92%     86.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      0.75%     86.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          316     13.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2402                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           17                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     599.176471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    111.265981                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1939.488374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            14     82.35%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      5.88%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      5.88%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      5.88%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            17                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.352941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.336044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.785905                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               14     82.35%     82.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3     17.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            17                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 657472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   17792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  657472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                19776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       460.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        12.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    460.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     13.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1428026500                       # Total gap between requests
system.mem_ctrls.avgGap                     134948.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        80064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       576512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.icache.prefetcher          896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 56063163.489200890064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 403690628.865484893322                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.icache.prefetcher 627405.506673711003                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 12458480.775377975777                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1251                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         9008                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.icache.prefetcher           14                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          309                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     35962750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    244981500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.icache.prefetcher       888006                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   6760623750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28747.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27195.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.icache.prefetcher     63429.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21879041.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              8111040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4292145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            34122060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             600300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     112479120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        417593970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        196733760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          773932395                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.930186                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    506691500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     47580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    873832000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              9110640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4823445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            39227160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             850860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     112479120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        406356420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        206196960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          779044605                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        545.509905                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    531241750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     47580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    849281750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1428103500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       439694                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           439694                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       439694                       # number of overall hits
system.cpu.icache.overall_hits::total          439694                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7422                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7422                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7422                       # number of overall misses
system.cpu.icache.overall_misses::total          7422                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    208836499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    208836499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    208836499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    208836499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       447116                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       447116                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       447116                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       447116                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016600                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016600                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016600                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016600                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28137.496497                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28137.496497                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28137.496497                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28137.496497                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1528                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    61.120000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches              1416                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks         8210                       # number of writebacks
system.cpu.icache.writebacks::total              8210                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1094                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1094                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1094                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1094                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         6328                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6328                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6328                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher         2139                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8467                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    175492999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    175492999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    175492999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher     28978139                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    204471138                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.014153                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014153                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.014153                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018937                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27732.774810                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27732.774810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27732.774810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 13547.517064                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24149.183654                       # average overall mshr miss latency
system.cpu.icache.replacements                   8210                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       439694                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          439694                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7422                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7422                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    208836499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    208836499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       447116                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       447116                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016600                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016600                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28137.496497                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28137.496497                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1094                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1094                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6328                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6328                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    175492999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    175492999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.014153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27732.774810                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27732.774810                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher         2139                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total         2139                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher     28978139                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total     28978139                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 13547.517064                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 13547.517064                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1428103500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1428103500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.709398                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              448160                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8466                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.936452                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   221.336536                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    32.372862                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.864596                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.126456                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991052                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           78                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          178                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.304688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            902698                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           902698                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1428103500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1428103500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1428103500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1428103500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1428103500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       864981                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           864981                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       865033                       # number of overall hits
system.cpu.dcache.overall_hits::total          865033                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        52679                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52679                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        52684                       # number of overall misses
system.cpu.dcache.overall_misses::total         52684                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2796392868                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2796392868                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2796392868                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2796392868                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       917660                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       917660                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       917717                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       917717                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.057406                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.057406                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.057408                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057408                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53083.636136                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53083.636136                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53078.598208                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53078.598208                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       265261                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             16129                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.446215                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        25300                       # number of writebacks
system.cpu.dcache.writebacks::total             25300                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        25927                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        25927                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        25927                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        25927                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        26752                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26752                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        26754                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26754                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1270483248                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1270483248                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1270667748                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1270667748                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029152                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029152                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029153                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029153                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47491.150120                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47491.150120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47494.496075                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47494.496075                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25733                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       480362                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          480362                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2773                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2773                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    145212500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    145212500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       483135                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       483135                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005740                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005740                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52366.570501                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52366.570501                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1723                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1723                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1050                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1050                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     55046000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55046000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002173                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002173                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52424.761905                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52424.761905                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       384331                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         384331                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        33276                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        33276                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2105399559                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2105399559                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       417607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       417607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.079683                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.079683                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63270.812568                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63270.812568                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        24204                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        24204                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9072                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9072                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    686286439                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    686286439                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021724                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021724                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75648.857914                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75648.857914                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.087719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.087719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.035088                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.035088                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          288                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          288                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data        16630                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        16630                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data    545780809                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    545780809                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        16918                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        16918                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.982977                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.982977                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32819.050451                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32819.050451                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        16630                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        16630                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data    529150809                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    529150809                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.982977                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.982977                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31819.050451                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31819.050451                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       593000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       593000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.019868                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.019868                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 98833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 98833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       365500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       365500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.009934                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.009934                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 121833.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 121833.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1428103500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           973.098725                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              892364                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26757                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.350675                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   973.098725                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.950292                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.950292                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          609                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1863351                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1863351                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1428103500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1428103500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
