<?xml version="1.0" encoding="UTF-8"?>
<xd:repository xmlns:xd="http://www.xilinx.com/xd">
  <xd:component xd:vendor="xilinx.com" xd:library="xd" xd:name="MLP_if" xd:version="1.0" xd:componentRef="adapter_v3_0" xd:adapteeCompRef="MLP" xd:type="accelerator">
    <xd:busInterface xd:name="S_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="s_axi_aclk" xd:resetRef="s_axi_aresetn" xd:dataWidth="32">
       <xd:reg xd:name="ap_ctrl" xd:offset="0x8" xd:dataWidth="4"/>
    </xd:busInterface>
    <xd:busInterface xd:name="s_axi_aclk" xd:busTypeRef="clock" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="s_axi_aclk"/>
    <xd:busInterface xd:name="acc_aclk" xd:busTypeRef="clock" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="acc_aclk"/>
    <xd:busInterface xd:name="s_axi_aresetn" xd:busTypeRef="reset" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="s_axi_aresetn"/>
    <xd:busInterface xd:name="acc_aresetn" xd:busTypeRef="reset" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="acc_aresetn"/>
    <xd:busInterface xd:name="S_AXIS_FIFO_0" xd:busTypeRef="axis" xd:portInterfaceType="fifo" xd:direction="in" xd:mode="master" xd:hasTlast="true" xd:clockRef="s_axis_fifo_0_aclk" xd:resetRef="s_axis_fifo0_aresetn" xd:dataWidth="8" xd:hlsname="image_r"/>
    <xd:busInterface xd:name="S_axis_fifo_0_aclk" xd:busTypeRef="clock" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="S_axis_fifo_0_aclk"/>
    <xd:busInterface xd:name="S_axis_fifo_0_aresetn" xd:busTypeRef="reset" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="S_axis_fifo_0_aresetn"/>
    <xd:busInterface xd:name="S_AXIS_FIFO_1" xd:busTypeRef="axis" xd:portInterfaceType="fifo" xd:direction="in" xd:mode="master" xd:hasTlast="true" xd:clockRef="s_axis_fifo_1_aclk" xd:resetRef="s_axis_fifo1_aresetn" xd:dataWidth="8" xd:hlsname="l1_w"/>
    <xd:busInterface xd:name="S_axis_fifo_1_aclk" xd:busTypeRef="clock" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="S_axis_fifo_1_aclk"/>
    <xd:busInterface xd:name="S_axis_fifo_1_aresetn" xd:busTypeRef="reset" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="S_axis_fifo_1_aresetn"/>
    <xd:busInterface xd:name="S_AXIS_FIFO_2" xd:busTypeRef="axis" xd:portInterfaceType="fifo" xd:direction="in" xd:mode="master" xd:hasTlast="true" xd:clockRef="s_axis_fifo_2_aclk" xd:resetRef="s_axis_fifo2_aresetn" xd:dataWidth="8" xd:hlsname="l1_b"/>
    <xd:busInterface xd:name="S_axis_fifo_2_aclk" xd:busTypeRef="clock" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="S_axis_fifo_2_aclk"/>
    <xd:busInterface xd:name="S_axis_fifo_2_aresetn" xd:busTypeRef="reset" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="S_axis_fifo_2_aresetn"/>
    <xd:busInterface xd:name="S_AXIS_FIFO_3" xd:busTypeRef="axis" xd:portInterfaceType="fifo" xd:direction="in" xd:mode="master" xd:hasTlast="true" xd:clockRef="s_axis_fifo_3_aclk" xd:resetRef="s_axis_fifo3_aresetn" xd:dataWidth="8" xd:hlsname="l2_w"/>
    <xd:busInterface xd:name="S_axis_fifo_3_aclk" xd:busTypeRef="clock" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="S_axis_fifo_3_aclk"/>
    <xd:busInterface xd:name="S_axis_fifo_3_aresetn" xd:busTypeRef="reset" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="S_axis_fifo_3_aresetn"/>
    <xd:busInterface xd:name="S_AXIS_FIFO_4" xd:busTypeRef="axis" xd:portInterfaceType="fifo" xd:direction="in" xd:mode="master" xd:hasTlast="true" xd:clockRef="s_axis_fifo_4_aclk" xd:resetRef="s_axis_fifo4_aresetn" xd:dataWidth="8" xd:hlsname="l2_b"/>
    <xd:busInterface xd:name="S_axis_fifo_4_aclk" xd:busTypeRef="clock" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="S_axis_fifo_4_aclk"/>
    <xd:busInterface xd:name="S_axis_fifo_4_aresetn" xd:busTypeRef="reset" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="S_axis_fifo_4_aresetn"/>
    <xd:busInterface xd:name="M_AXIS_FIFO_0" xd:busTypeRef="axis" xd:portInterfaceType="fifo" xd:direction="out" xd:mode="master" xd:hasTlast="true" xd:clockRef="m_axis_fifo_0_aclk" xd:resetRef="m_axis_fifo0_aresetn" xd:dataWidth="8" xd:hlsname="out_r"/>
    <xd:busInterface xd:name="M_axis_fifo_0_aclk" xd:busTypeRef="clock" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="M_axis_fifo_0_aclk"/>
    <xd:busInterface xd:name="M_axis_fifo_0_aresetn" xd:busTypeRef="reset" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="M_axis_fifo_0_aresetn"/>
  </xd:component>
</xd:repository>
