// Seed: 1214347970
module module_0;
  bit id_1;
  initial id_2 <= id_1;
  module_2 modCall_1 ();
  wire id_3;
endmodule
module module_1 (
    input logic id_0
);
  always begin : LABEL_0
    id_2 <= id_0;
  end
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
endmodule
module module_2;
  if (id_1) assign id_2 = id_2 / id_2;
  assign id_1 = 1;
  wire id_3;
endmodule
program module_3 (
    input tri0 id_0
);
  logic [7:0][-1 'd0] id_2;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
program module_4 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  if (id_1) wire id_12, id_13, id_14;
  module_2 modCall_1 ();
endmodule
