( ( nil
  version "2.1"
  mapType "incremental"
  blockName "and2"
  repList "spectre cmos_sch cmos.sch schematic veriloga"
  stopList "spectre"
  globalList "gnd! vdd!"
  hierDelim "."
  netlistDir "/home/SME_VLSI/VLSI_57/simulation/delay2/and2_C1/and2/spectre/av_extracted/netlist"
 )
( instViewTable
 )
( net
( "gnd!" "0" )
 )
( inst
 )
( model
( "multiplier_low/and2/av_extracted" "and2" )
 )
( term
 )
( param
 )
( "and2" "ihnl/cds0/map" )
 )
