/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_int_id_ipi1_intr2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 6/14/12 1:05p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jun 13 16:42:43 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          unknown
 *                 RDB Parser           3.0
 *                 generate_int_id.pl   1.0
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7429/rdb/b0/bchp_int_id_ipi1_intr2.h $
 * 
 * Hydra_Software_Devel/1   6/14/12 1:05p pntruong
 * SW7429-185: Initial version.
 *
 ***************************************************************************/

#include "bchp.h"
#include "bchp_ipi1_intr2.h"

#ifndef BCHP_INT_ID_IPI1_INTR2_H__
#define BCHP_INT_ID_IPI1_INTR2_H__

#define BCHP_INT_ID_IPI1_INTR2_MOCA           BCHP_INT_ID_CREATE(BCHP_IPI1_INTR2_CPU_STATUS, BCHP_IPI1_INTR2_CPU_STATUS_MOCA_SHIFT)
#define BCHP_INT_ID_IPI1_INTR2_RAAGA          BCHP_INT_ID_CREATE(BCHP_IPI1_INTR2_CPU_STATUS, BCHP_IPI1_INTR2_CPU_STATUS_RAAGA_SHIFT)
#define BCHP_INT_ID_IPI1_INTR2_SPARE_BIT_10   BCHP_INT_ID_CREATE(BCHP_IPI1_INTR2_CPU_STATUS, BCHP_IPI1_INTR2_CPU_STATUS_SPARE_BIT_10_SHIFT)
#define BCHP_INT_ID_IPI1_INTR2_SPARE_BIT_11   BCHP_INT_ID_CREATE(BCHP_IPI1_INTR2_CPU_STATUS, BCHP_IPI1_INTR2_CPU_STATUS_SPARE_BIT_11_SHIFT)
#define BCHP_INT_ID_IPI1_INTR2_SPARE_BIT_2    BCHP_INT_ID_CREATE(BCHP_IPI1_INTR2_CPU_STATUS, BCHP_IPI1_INTR2_CPU_STATUS_SPARE_BIT_2_SHIFT)
#define BCHP_INT_ID_IPI1_INTR2_SPARE_BIT_6    BCHP_INT_ID_CREATE(BCHP_IPI1_INTR2_CPU_STATUS, BCHP_IPI1_INTR2_CPU_STATUS_SPARE_BIT_6_SHIFT)
#define BCHP_INT_ID_IPI1_INTR2_SPARE_BIT_8    BCHP_INT_ID_CREATE(BCHP_IPI1_INTR2_CPU_STATUS, BCHP_IPI1_INTR2_CPU_STATUS_SPARE_BIT_8_SHIFT)
#define BCHP_INT_ID_IPI1_INTR2_SPARE_BIT_9    BCHP_INT_ID_CREATE(BCHP_IPI1_INTR2_CPU_STATUS, BCHP_IPI1_INTR2_CPU_STATUS_SPARE_BIT_9_SHIFT)
#define BCHP_INT_ID_IPI1_INTR2_SSP            BCHP_INT_ID_CREATE(BCHP_IPI1_INTR2_CPU_STATUS, BCHP_IPI1_INTR2_CPU_STATUS_SSP_SHIFT)
#define BCHP_INT_ID_IPI1_INTR2_SVD0           BCHP_INT_ID_CREATE(BCHP_IPI1_INTR2_CPU_STATUS, BCHP_IPI1_INTR2_CPU_STATUS_SVD0_SHIFT)
#define BCHP_INT_ID_IPI1_INTR2_TP0            BCHP_INT_ID_CREATE(BCHP_IPI1_INTR2_CPU_STATUS, BCHP_IPI1_INTR2_CPU_STATUS_TP0_SHIFT)
#define BCHP_INT_ID_IPI1_INTR2_TP1            BCHP_INT_ID_CREATE(BCHP_IPI1_INTR2_CPU_STATUS, BCHP_IPI1_INTR2_CPU_STATUS_TP1_SHIFT)

#endif /* #ifndef BCHP_INT_ID_IPI1_INTR2_H__ */

/* End of File */
