INFO: [VRFC 10-163] Analyzing VHDL file "/home/shuhangtan/Ece_498/Practice/ALU/ALU.srcs/sim_1/new/ALU_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_TB'
