module stateMachineTestBench();
wire y_out;
reg x_in,clock,reset;
  stateMachine tb(y_out,x_in,clockreset);

initial 
	begin 
		clock = 0; 
		forever #5 clock = ~clock; 
	end

initial 
fork
	t_reset = 0;
	#2 reset = 1;
	#87 reset = 0;
	#89 reset = 1;
	#10 x_in = 1;
	#30 x_in = 0;
	#40 x_in = 1;
	#50 x_in = 0;
	#52 x_in = 1;
	#54 x_in = 0;
	#70 x_in = 1;
	#80 x_in = 1;
	#70 x_in = 0;
	#90 x_in = 1;
	#100 x_in = 0;
	#120 x_in = 1;
	#160 x_in = 0;
	#170 x_in = 1;
join

endmodule