Resource Usage Summary report for partII
Wed May 21 18:00:35 2025
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Resource Usage Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------+
; Fitter Resource Usage Summary                                       ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Total logic elements                        ; 65 / 49,760 ( < 1 % ) ;
;     -- Combinational with no register       ; 27                    ;
;     -- Register only                        ; 0                     ;
;     -- Combinational with a register        ; 38                    ;
;                                             ;                       ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 42                    ;
;     -- 3 input functions                    ; 13                    ;
;     -- <=2 input functions                  ; 10                    ;
;     -- Register only                        ; 0                     ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 58                    ;
;     -- arithmetic mode                      ; 7                     ;
;                                             ;                       ;
; Total registers*                            ; 38 / 51,509 ( < 1 % ) ;
;     -- Dedicated logic registers            ; 38 / 49,760 ( < 1 % ) ;
;     -- I/O registers                        ; 0 / 1,749 ( 0 % )     ;
;                                             ;                       ;
; Total LABs:  partially or completely used   ; 5 / 3,110 ( < 1 % )   ;
; Virtual pins                                ; 0                     ;
; I/O pins                                    ; 70 / 360 ( 19 % )     ;
;     -- Clock pins                           ; 0 / 8 ( 0 % )         ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )       ;
;                                             ;                       ;
; M9Ks                                        ; 0 / 182 ( 0 % )       ;
; UFM blocks                                  ; 0 / 1 ( 0 % )         ;
; ADC blocks                                  ; 0 / 2 ( 0 % )         ;
; Total block memory bits                     ; 0 / 1,677,312 ( 0 % ) ;
; Total block memory implementation bits      ; 0 / 1,677,312 ( 0 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )       ;
; PLLs                                        ; 0 / 4 ( 0 % )         ;
; Global signals                              ; 0                     ;
;     -- Global clocks                        ; 0 / 20 ( 0 % )        ;
; JTAGs                                       ; 0 / 1 ( 0 % )         ;
; CRC blocks                                  ; 0 / 1 ( 0 % )         ;
; Remote update blocks                        ; 0 / 1 ( 0 % )         ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )         ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )         ;
; Average interconnect usage (total/H/V)      ; 0.1% / 0.1% / 0.0%    ;
; Peak interconnect usage (total/H/V)         ; 0.8% / 1.0% / 0.5%    ;
; Maximum fan-out                             ; 38                    ;
; Highest non-global fan-out                  ; 38                    ;
; Total fan-out                               ; 467                   ;
; Average fan-out                             ; 1.78                  ;
+---------------------------------------------+-----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



