Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Jan 30 18:43:24 2022
| Host         : DESKTOP-OADHOB6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cronometro_on_board_timing_summary_placed.rpt -pb cronometro_on_board_timing_summary_placed.pb -rpx cronometro_on_board_timing_summary_placed.rpx
| Design       : cronometro_on_board
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: ore_en (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: reset_in (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: crono/contatore_minuti/EN_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: crono/contatore_minuti/temp_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: crono/contatore_minuti/temp_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: crono/contatore_minuti/temp_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: crono/contatore_minuti/temp_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: crono/contatore_minuti/temp_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: crono/contatore_minuti/temp_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: crono/contatore_ore/temp_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: crono/contatore_ore/temp_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: crono/contatore_ore/temp_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: crono/contatore_ore/temp_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: crono/contatore_ore/temp_reg[4]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: crono/contatore_secondi/EN_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: crono/contatore_secondi/temp_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: crono/contatore_secondi/temp_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: crono/contatore_secondi/temp_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: crono/contatore_secondi/temp_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: crono/contatore_secondi/temp_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: crono/contatore_secondi/temp_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: debouncer_set_h/CLEARED_BTN_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: debouncer_set_m/CLEARED_BTN_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: debouncer_set_s/CLEARED_BTN_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: div_freq/clockfx_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 371 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.751        0.000                      0                  629        0.127        0.000                      0                  629        4.500        0.000                       0                   272  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.751        0.000                      0                  629        0.127        0.000                      0                  629        4.500        0.000                       0                   272  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.751ns  (required time - arrival time)
  Source:                 it/uc/op_temp_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            it/mem_temps[0].reg_temp/y_temp_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.642ns (28.880%)  route 1.581ns (71.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 10.030 - 5.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.629     5.232    it/uc/clock_in_IBUF_BUFG
    SLICE_X14Y107        FDCE                                         r  it/uc/op_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDCE (Prop_fdce_C_Q)         0.518     5.750 r  it/uc/op_temp_reg/Q
                         net (fo=24, estimated)       1.581     7.331    it/uc/op_temp_reg_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I3_O)        0.124     7.455 r  it/uc/y_temp[12]_i_1/O
                         net (fo=1, routed)           0.000     7.455    it/mem_temps[0].reg_temp/D[12]
    SLICE_X7Y97          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        1.924     8.335    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.426 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.604    10.030    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X7Y97          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.177    10.207    
                         clock uncertainty           -0.035    10.171    
    SLICE_X7Y97          FDCE (Setup_fdce_C_D)        0.034    10.205    it/mem_temps[0].reg_temp/y_temp_reg[12]
  -------------------------------------------------------------------
                         required time                         10.205    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  2.751    

Slack (MET) :             2.804ns  (required time - arrival time)
  Source:                 it/uc/op_temp_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            it/mem_temps[0].reg_temp/y_temp_reg[17]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.642ns (29.860%)  route 1.508ns (70.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 9.930 - 5.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.629     5.232    it/uc/clock_in_IBUF_BUFG
    SLICE_X14Y107        FDCE                                         r  it/uc/op_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDCE (Prop_fdce_C_Q)         0.518     5.750 r  it/uc/op_temp_reg/Q
                         net (fo=24, estimated)       1.508     7.258    crono/contatore_ore/op_temp
    SLICE_X31Y102        LUT6 (Prop_lut6_I4_O)        0.124     7.382 r  crono/contatore_ore/y_temp[17]_i_1/O
                         net (fo=1, routed)           0.000     7.382    it/mem_temps[0].reg_temp/D[17]
    SLICE_X31Y102        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        1.924     8.335    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.426 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.504     9.930    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X31Y102        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.257    10.187    
                         clock uncertainty           -0.035    10.151    
    SLICE_X31Y102        FDCE (Setup_fdce_C_D)        0.034    10.185    it/mem_temps[0].reg_temp/y_temp_reg[17]
  -------------------------------------------------------------------
                         required time                         10.185    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                  2.804    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 it/uc/reg_en_temp_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            it/mem_temps[0].reg_temp/y_temp_reg[12]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.478ns (29.005%)  route 1.170ns (70.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 10.030 - 5.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.629     5.232    it/uc/clock_in_IBUF_BUFG
    SLICE_X14Y107        FDCE                                         r  it/uc/reg_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDCE (Prop_fdce_C_Q)         0.478     5.710 r  it/uc/reg_en_temp_reg/Q
                         net (fo=48, estimated)       1.170     6.880    it/mem_temps[0].reg_temp/E[0]
    SLICE_X7Y97          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        1.924     8.335    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.426 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.604    10.030    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X7Y97          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.177    10.207    
                         clock uncertainty           -0.035    10.171    
    SLICE_X7Y97          FDCE (Setup_fdce_C_CE)      -0.373     9.798    it/mem_temps[0].reg_temp/y_temp_reg[12]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 it/uc/reg_en_temp_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            it/mem_temps[0].reg_temp/y_temp_reg[8]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.478ns (29.005%)  route 1.170ns (70.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 10.030 - 5.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.629     5.232    it/uc/clock_in_IBUF_BUFG
    SLICE_X14Y107        FDCE                                         r  it/uc/reg_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDCE (Prop_fdce_C_Q)         0.478     5.710 r  it/uc/reg_en_temp_reg/Q
                         net (fo=48, estimated)       1.170     6.880    it/mem_temps[0].reg_temp/E[0]
    SLICE_X7Y97          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        1.924     8.335    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.426 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.604    10.030    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X7Y97          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.177    10.207    
                         clock uncertainty           -0.035    10.171    
    SLICE_X7Y97          FDCE (Setup_fdce_C_CE)      -0.373     9.798    it/mem_temps[0].reg_temp/y_temp_reg[8]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 it/uc/reg_en_temp_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            it/mem_temps[1].reg_temp/y_temp_reg[12]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.478ns (29.005%)  route 1.170ns (70.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 10.030 - 5.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.629     5.232    it/uc/clock_in_IBUF_BUFG
    SLICE_X14Y107        FDCE                                         r  it/uc/reg_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDCE (Prop_fdce_C_Q)         0.478     5.710 r  it/uc/reg_en_temp_reg/Q
                         net (fo=48, estimated)       1.170     6.880    it/mem_temps[1].reg_temp/E[0]
    SLICE_X7Y97          FDCE                                         r  it/mem_temps[1].reg_temp/y_temp_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        1.924     8.335    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.426 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.604    10.030    it/mem_temps[1].reg_temp/clock_in_IBUF_BUFG
    SLICE_X7Y97          FDCE                                         r  it/mem_temps[1].reg_temp/y_temp_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.177    10.207    
                         clock uncertainty           -0.035    10.171    
    SLICE_X7Y97          FDCE (Setup_fdce_C_CE)      -0.373     9.798    it/mem_temps[1].reg_temp/y_temp_reg[12]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 it/uc/reg_en_temp_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            it/mem_temps[1].reg_temp/y_temp_reg[8]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.478ns (29.005%)  route 1.170ns (70.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 10.030 - 5.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.629     5.232    it/uc/clock_in_IBUF_BUFG
    SLICE_X14Y107        FDCE                                         r  it/uc/reg_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDCE (Prop_fdce_C_Q)         0.478     5.710 r  it/uc/reg_en_temp_reg/Q
                         net (fo=48, estimated)       1.170     6.880    it/mem_temps[1].reg_temp/E[0]
    SLICE_X7Y97          FDCE                                         r  it/mem_temps[1].reg_temp/y_temp_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        1.924     8.335    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.426 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.604    10.030    it/mem_temps[1].reg_temp/clock_in_IBUF_BUFG
    SLICE_X7Y97          FDCE                                         r  it/mem_temps[1].reg_temp/y_temp_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.177    10.207    
                         clock uncertainty           -0.035    10.171    
    SLICE_X7Y97          FDCE (Setup_fdce_C_CE)      -0.373     9.798    it/mem_temps[1].reg_temp/y_temp_reg[8]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.947ns  (required time - arrival time)
  Source:                 it/uc/op_temp_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            it/mem_temps[0].reg_temp/y_temp_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.642ns (31.704%)  route 1.383ns (68.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 10.030 - 5.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.629     5.232    it/uc/clock_in_IBUF_BUFG
    SLICE_X14Y107        FDCE                                         r  it/uc/op_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDCE (Prop_fdce_C_Q)         0.518     5.750 r  it/uc/op_temp_reg/Q
                         net (fo=24, estimated)       1.383     7.133    crono/contatore_minuti/op_temp
    SLICE_X5Y98          LUT5 (Prop_lut5_I3_O)        0.124     7.257 r  crono/contatore_minuti/y_temp[13]_i_1/O
                         net (fo=1, routed)           0.000     7.257    it/mem_temps[0].reg_temp/D[13]
    SLICE_X5Y98          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        1.924     8.335    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.426 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.604    10.030    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.177    10.207    
                         clock uncertainty           -0.035    10.171    
    SLICE_X5Y98          FDCE (Setup_fdce_C_D)        0.032    10.203    it/mem_temps[0].reg_temp/y_temp_reg[13]
  -------------------------------------------------------------------
                         required time                         10.203    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  2.947    

Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 it/uc/reg_en_temp_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            it/mem_temps[0].reg_temp/y_temp_reg[13]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.478ns (29.856%)  route 1.123ns (70.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 10.030 - 5.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.629     5.232    it/uc/clock_in_IBUF_BUFG
    SLICE_X14Y107        FDCE                                         r  it/uc/reg_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDCE (Prop_fdce_C_Q)         0.478     5.710 r  it/uc/reg_en_temp_reg/Q
                         net (fo=48, estimated)       1.123     6.833    it/mem_temps[0].reg_temp/E[0]
    SLICE_X5Y98          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        1.924     8.335    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.426 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.604    10.030    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.177    10.207    
                         clock uncertainty           -0.035    10.171    
    SLICE_X5Y98          FDCE (Setup_fdce_C_CE)      -0.373     9.798    it/mem_temps[0].reg_temp/y_temp_reg[13]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                  2.966    

Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 it/uc/reg_en_temp_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            it/mem_temps[1].reg_temp/y_temp_reg[13]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.478ns (29.856%)  route 1.123ns (70.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 10.030 - 5.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.629     5.232    it/uc/clock_in_IBUF_BUFG
    SLICE_X14Y107        FDCE                                         r  it/uc/reg_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDCE (Prop_fdce_C_Q)         0.478     5.710 r  it/uc/reg_en_temp_reg/Q
                         net (fo=48, estimated)       1.123     6.833    it/mem_temps[1].reg_temp/E[0]
    SLICE_X5Y98          FDCE                                         r  it/mem_temps[1].reg_temp/y_temp_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        1.924     8.335    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.426 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.604    10.030    it/mem_temps[1].reg_temp/clock_in_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  it/mem_temps[1].reg_temp/y_temp_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.177    10.207    
                         clock uncertainty           -0.035    10.171    
    SLICE_X5Y98          FDCE (Setup_fdce_C_CE)      -0.373     9.798    it/mem_temps[1].reg_temp/y_temp_reg[13]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                  2.966    

Slack (MET) :             2.985ns  (required time - arrival time)
  Source:                 it/uc/op_temp_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            it/mem_temps[0].reg_temp/y_temp_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.642ns (32.278%)  route 1.347ns (67.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 10.030 - 5.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.629     5.232    it/uc/clock_in_IBUF_BUFG
    SLICE_X14Y107        FDCE                                         r  it/uc/op_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDCE (Prop_fdce_C_Q)         0.518     5.750 r  it/uc/op_temp_reg/Q
                         net (fo=24, estimated)       1.347     7.097    it/uc/op_temp_reg_0
    SLICE_X7Y98          LUT3 (Prop_lut3_I1_O)        0.124     7.221 r  it/uc/y_temp[10]_i_1/O
                         net (fo=1, routed)           0.000     7.221    it/mem_temps[0].reg_temp/D[10]
    SLICE_X7Y98          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        1.924     8.335    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.426 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.604    10.030    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X7Y98          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.177    10.207    
                         clock uncertainty           -0.035    10.171    
    SLICE_X7Y98          FDCE (Setup_fdce_C_D)        0.034    10.205    it/mem_temps[0].reg_temp/y_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         10.205    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                  2.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 debouncer_set_h/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_set_h/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.373ns (70.854%)  route 0.153ns (29.146%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.571     1.700    debouncer_set_h/clock_in_IBUF_BUFG
    SLICE_X30Y99         FDRE                                         r  debouncer_set_h/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.864 r  debouncer_set_h/count_reg[19]/Q
                         net (fo=2, estimated)        0.153     2.018    debouncer_set_h/sel0[19]
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.174 r  debouncer_set_h/count0_carry__3/CO[3]
                         net (fo=1, estimated)        0.000     2.174    debouncer_set_h/count0_carry__3_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.227 r  debouncer_set_h/count0_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.227    debouncer_set_h/data0[21]
    SLICE_X30Y100        FDRE                                         r  debouncer_set_h/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.836     2.201    debouncer_set_h/clock_in_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  debouncer_set_h/count_reg[21]/C
                         clock pessimism             -0.236     1.965    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     2.099    debouncer_set_h/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 it/mem_temps[0].reg_temp/y_temp_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            it/mem_temps[1].reg_temp/y_temp_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.232ns  (logic 0.146ns (63.048%)  route 0.086ns (36.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns = ( 7.239 - 5.000 ) 
    Source Clock Delay      (SCD):    1.732ns = ( 6.732 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.854     6.103    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.129 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.603     6.732    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.146     6.878 r  it/mem_temps[0].reg_temp/y_temp_reg[13]/Q
                         net (fo=2, estimated)        0.086     6.964    it/mem_temps[1].reg_temp/D[13]
    SLICE_X5Y98          FDCE                                         r  it/mem_temps[1].reg_temp/y_temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.899     6.336    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.365 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.874     7.239    it/mem_temps[1].reg_temp/clock_in_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  it/mem_temps[1].reg_temp/y_temp_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.491     6.748    
    SLICE_X5Y98          FDCE (Hold_fdce_C_D)         0.082     6.830    it/mem_temps[1].reg_temp/y_temp_reg[13]
  -------------------------------------------------------------------
                         required time                         -6.830    
                         arrival time                           6.964    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 it/mem_temps[0].reg_temp/y_temp_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            it/mem_temps[1].reg_temp/y_temp_reg[16]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.232ns  (logic 0.146ns (63.048%)  route 0.086ns (36.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns = ( 7.201 - 5.000 ) 
    Source Clock Delay      (SCD):    1.694ns = ( 6.694 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.854     6.103    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.129 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.565     6.694    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X31Y102        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDCE (Prop_fdce_C_Q)         0.146     6.840 r  it/mem_temps[0].reg_temp/y_temp_reg[16]/Q
                         net (fo=2, estimated)        0.086     6.926    it/mem_temps[1].reg_temp/D[16]
    SLICE_X31Y102        FDCE                                         r  it/mem_temps[1].reg_temp/y_temp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.899     6.336    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.365 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.836     7.201    it/mem_temps[1].reg_temp/clock_in_IBUF_BUFG
    SLICE_X31Y102        FDCE                                         r  it/mem_temps[1].reg_temp/y_temp_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.491     6.710    
    SLICE_X31Y102        FDCE (Hold_fdce_C_D)         0.082     6.792    it/mem_temps[1].reg_temp/y_temp_reg[16]
  -------------------------------------------------------------------
                         required time                         -6.792    
                         arrival time                           6.926    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 it/mem_temps[0].reg_temp/y_temp_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            it/mem_temps[1].reg_temp/y_temp_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.232ns  (logic 0.146ns (63.048%)  route 0.086ns (36.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 7.205 - 5.000 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 6.698 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.854     6.103    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.129 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.569     6.698    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X13Y101        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDCE (Prop_fdce_C_Q)         0.146     6.844 r  it/mem_temps[0].reg_temp/y_temp_reg[4]/Q
                         net (fo=2, estimated)        0.086     6.930    it/mem_temps[1].reg_temp/D[4]
    SLICE_X13Y101        FDCE                                         r  it/mem_temps[1].reg_temp/y_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.899     6.336    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.365 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.840     7.205    it/mem_temps[1].reg_temp/clock_in_IBUF_BUFG
    SLICE_X13Y101        FDCE                                         r  it/mem_temps[1].reg_temp/y_temp_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.491     6.714    
    SLICE_X13Y101        FDCE (Hold_fdce_C_D)         0.082     6.796    it/mem_temps[1].reg_temp/y_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.796    
                         arrival time                           6.930    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 it/mem_temps[0].reg_temp/y_temp_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            it/mem_temps[1].reg_temp/y_temp_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.232ns  (logic 0.146ns (63.048%)  route 0.086ns (36.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 7.204 - 5.000 ) 
    Source Clock Delay      (SCD):    1.697ns = ( 6.697 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.854     6.103    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.129 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.568     6.697    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X13Y103        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDCE (Prop_fdce_C_Q)         0.146     6.843 r  it/mem_temps[0].reg_temp/y_temp_reg[5]/Q
                         net (fo=2, estimated)        0.086     6.929    it/mem_temps[1].reg_temp/D[5]
    SLICE_X13Y103        FDCE                                         r  it/mem_temps[1].reg_temp/y_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.899     6.336    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.365 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.839     7.204    it/mem_temps[1].reg_temp/clock_in_IBUF_BUFG
    SLICE_X13Y103        FDCE                                         r  it/mem_temps[1].reg_temp/y_temp_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.491     6.713    
    SLICE_X13Y103        FDCE (Hold_fdce_C_D)         0.082     6.795    it/mem_temps[1].reg_temp/y_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.795    
                         arrival time                           6.929    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 it/mem_temps[0].reg_temp/y_temp_reg[17]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            it/mem_temps[1].reg_temp/y_temp_reg[17]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.232ns  (logic 0.146ns (63.048%)  route 0.086ns (36.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns = ( 7.201 - 5.000 ) 
    Source Clock Delay      (SCD):    1.694ns = ( 6.694 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.854     6.103    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.129 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.565     6.694    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X31Y102        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDCE (Prop_fdce_C_Q)         0.146     6.840 r  it/mem_temps[0].reg_temp/y_temp_reg[17]/Q
                         net (fo=2, estimated)        0.086     6.926    it/mem_temps[1].reg_temp/D[17]
    SLICE_X31Y102        FDCE                                         r  it/mem_temps[1].reg_temp/y_temp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.899     6.336    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.365 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.836     7.201    it/mem_temps[1].reg_temp/clock_in_IBUF_BUFG
    SLICE_X31Y102        FDCE                                         r  it/mem_temps[1].reg_temp/y_temp_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.491     6.710    
    SLICE_X31Y102        FDCE (Hold_fdce_C_D)         0.078     6.788    it/mem_temps[1].reg_temp/y_temp_reg[17]
  -------------------------------------------------------------------
                         required time                         -6.788    
                         arrival time                           6.926    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 debouncer_set_h/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_set_h/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.386ns (71.557%)  route 0.153ns (28.443%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.571     1.700    debouncer_set_h/clock_in_IBUF_BUFG
    SLICE_X30Y99         FDRE                                         r  debouncer_set_h/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.864 r  debouncer_set_h/count_reg[19]/Q
                         net (fo=2, estimated)        0.153     2.018    debouncer_set_h/sel0[19]
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.174 r  debouncer_set_h/count0_carry__3/CO[3]
                         net (fo=1, estimated)        0.000     2.174    debouncer_set_h/count0_carry__3_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.240 r  debouncer_set_h/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.240    debouncer_set_h/data0[23]
    SLICE_X30Y100        FDRE                                         r  debouncer_set_h/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.836     2.201    debouncer_set_h/clock_in_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  debouncer_set_h/count_reg[23]/C
                         clock pessimism             -0.236     1.965    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     2.099    debouncer_set_h/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 debouncer_set_h/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_set_h/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.409ns (72.720%)  route 0.153ns (27.280%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.571     1.700    debouncer_set_h/clock_in_IBUF_BUFG
    SLICE_X30Y99         FDRE                                         r  debouncer_set_h/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.864 r  debouncer_set_h/count_reg[19]/Q
                         net (fo=2, estimated)        0.153     2.018    debouncer_set_h/sel0[19]
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.174 r  debouncer_set_h/count0_carry__3/CO[3]
                         net (fo=1, estimated)        0.000     2.174    debouncer_set_h/count0_carry__3_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.263 r  debouncer_set_h/count0_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.263    debouncer_set_h/data0[22]
    SLICE_X30Y100        FDRE                                         r  debouncer_set_h/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.836     2.201    debouncer_set_h/clock_in_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  debouncer_set_h/count_reg[22]/C
                         clock pessimism             -0.236     1.965    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     2.099    debouncer_set_h/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 debouncer_set_h/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_set_h/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.411ns (72.816%)  route 0.153ns (27.184%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.571     1.700    debouncer_set_h/clock_in_IBUF_BUFG
    SLICE_X30Y99         FDRE                                         r  debouncer_set_h/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.864 r  debouncer_set_h/count_reg[19]/Q
                         net (fo=2, estimated)        0.153     2.018    debouncer_set_h/sel0[19]
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.174 r  debouncer_set_h/count0_carry__3/CO[3]
                         net (fo=1, estimated)        0.000     2.174    debouncer_set_h/count0_carry__3_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.265 r  debouncer_set_h/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.265    debouncer_set_h/data0[24]
    SLICE_X30Y100        FDRE                                         r  debouncer_set_h/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.836     2.201    debouncer_set_h/clock_in_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  debouncer_set_h/count_reg[24]/C
                         clock pessimism             -0.236     1.965    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     2.099    debouncer_set_h/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 debouncer_set_h/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_set_h/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.413ns (72.912%)  route 0.153ns (27.088%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.571     1.700    debouncer_set_h/clock_in_IBUF_BUFG
    SLICE_X30Y99         FDRE                                         r  debouncer_set_h/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.864 r  debouncer_set_h/count_reg[19]/Q
                         net (fo=2, estimated)        0.153     2.018    debouncer_set_h/sel0[19]
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.174 r  debouncer_set_h/count0_carry__3/CO[3]
                         net (fo=1, estimated)        0.000     2.174    debouncer_set_h/count0_carry__3_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.214 r  debouncer_set_h/count0_carry__4/CO[3]
                         net (fo=1, estimated)        0.000     2.214    debouncer_set_h/count0_carry__4_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.267 r  debouncer_set_h/count0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.267    debouncer_set_h/data0[25]
    SLICE_X30Y101        FDRE                                         r  debouncer_set_h/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.836     2.201    debouncer_set_h/clock_in_IBUF_BUFG
    SLICE_X30Y101        FDRE                                         r  debouncer_set_h/count_reg[25]/C
                         clock pessimism             -0.236     1.965    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.134     2.099    debouncer_set_h/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y114   debouncer_sel/BTN_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y113   debouncer_sel/CLEARED_BTN_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y99     it/mem_temps[0].reg_temp/y_temp_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y99     it/mem_temps[0].reg_temp/y_temp_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y102   it/mem_temps[0].reg_temp/y_temp_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y102   it/mem_temps[0].reg_temp/y_temp_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y102   it/mem_temps[0].reg_temp/y_temp_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y101   it/mem_temps[0].reg_temp/y_temp_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     debouncer_set_s/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y96    debouncer_set_h/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y97    debouncer_set_h/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y97    debouncer_set_h/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y97    debouncer_set_h/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y98    debouncer_set_h/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y98    debouncer_set_h/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y98    debouncer_set_h/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y98    debouncer_set_h/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y99    debouncer_set_h/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y99    debouncer_set_h/count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y99    it/mem_temps[0].reg_temp/y_temp_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y101   it/mem_temps[0].reg_temp/y_temp_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y99    it/mem_temps[0].reg_temp/y_temp_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y99    it/mem_temps[0].reg_temp/y_temp_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y99    it/mem_temps[1].reg_temp/y_temp_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y99    it/mem_temps[1].reg_temp/y_temp_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y101   it/mem_temps[1].reg_temp/y_temp_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y99    it/mem_temps[1].reg_temp/y_temp_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y99    it/mem_temps[1].reg_temp/y_temp_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y99    it/mem_temps[0].reg_temp/y_temp_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           378 Endpoints
Min Delay           378 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 crono/contatore_minuti/count_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.963ns  (logic 12.865ns (42.937%)  route 17.098ns (57.063%))
  Logic Levels:           37  (CARRY4=19 FDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  crono/contatore_minuti/count_reg[0]_C/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  crono/contatore_minuti/count_reg[0]_C/Q
                         net (fo=50, estimated)       1.225     1.681    crono/contatore_minuti/count_reg[0]_C_n_0
    SLICE_X6Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.805 r  crono/contatore_minuti/count[0]_P_i_1__0/O
                         net (fo=2, estimated)        0.531     2.336    crono/contatore_minuti/count[0]
    SLICE_X6Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.931 r  crono/contatore_minuti/y_temp_reg[8]_i_11/CO[3]
                         net (fo=1, estimated)        0.000     2.931    crono/contatore_minuti/y_temp_reg[8]_i_11_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.048 r  crono/contatore_minuti/y_temp_reg[12]_i_181/CO[3]
                         net (fo=1, estimated)        0.000     3.048    crono/contatore_minuti/y_temp_reg[12]_i_181_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.165 r  crono/contatore_minuti/y_temp_reg[12]_i_177/CO[3]
                         net (fo=1, estimated)        0.000     3.165    crono/contatore_minuti/y_temp_reg[12]_i_177_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.488 f  crono/contatore_minuti/y_temp_reg[12]_i_189/O[1]
                         net (fo=10, estimated)       1.285     4.773    crono/contatore_minuti/TY12[14]
    SLICE_X8Y93          LUT3 (Prop_lut3_I0_O)        0.334     5.107 f  crono/contatore_minuti/y_temp[12]_i_178/O
                         net (fo=26, estimated)       0.926     6.033    crono/contatore_minuti/y_temp[12]_i_178_n_0
    SLICE_X12Y81         LUT6 (Prop_lut6_I3_O)        0.348     6.381 r  crono/contatore_minuti/y_temp[12]_i_78/O
                         net (fo=8, estimated)        0.481     6.862    crono/contatore_minuti/y_temp[12]_i_78_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  crono/contatore_minuti/y_temp[12]_i_264/O
                         net (fo=1, routed)           0.000     6.986    crono/contatore_minuti/y_temp[12]_i_264_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.387 r  crono/contatore_minuti/y_temp_reg[12]_i_206/CO[3]
                         net (fo=1, estimated)        0.000     7.387    crono/contatore_minuti/y_temp_reg[12]_i_206_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.501 r  crono/contatore_minuti/y_temp_reg[12]_i_140/CO[3]
                         net (fo=1, estimated)        0.000     7.501    crono/contatore_minuti/y_temp_reg[12]_i_140_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.615 r  crono/contatore_minuti/y_temp_reg[12]_i_56/CO[3]
                         net (fo=1, estimated)        0.000     7.615    crono/contatore_minuti/y_temp_reg[12]_i_56_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.729 r  crono/contatore_minuti/y_temp_reg[12]_i_176/CO[3]
                         net (fo=1, estimated)        0.000     7.729    crono/contatore_minuti/y_temp_reg[12]_i_176_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.843 r  crono/contatore_minuti/y_temp_reg[12]_i_191/CO[3]
                         net (fo=1, estimated)        0.000     7.843    crono/contatore_minuti/y_temp_reg[12]_i_191_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.957 r  crono/contatore_minuti/y_temp_reg[15]_i_54/CO[3]
                         net (fo=1, estimated)        0.000     7.957    crono/contatore_minuti/y_temp_reg[15]_i_54_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.228 f  crono/contatore_minuti/y_temp_reg[13]_i_161/CO[0]
                         net (fo=40, estimated)       0.817     9.045    crono/contatore_minuti/y_temp_reg[13]_i_161_n_3
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.373     9.418 r  crono/contatore_minuti/y_temp[13]_i_202/O
                         net (fo=2, estimated)        0.738    10.156    crono/contatore_minuti/y_temp[13]_i_202_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.280 r  crono/contatore_minuti/y_temp[13]_i_206/O
                         net (fo=1, routed)           0.000    10.280    crono/contatore_minuti/y_temp[13]_i_206_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.681 r  crono/contatore_minuti/y_temp_reg[13]_i_138/CO[3]
                         net (fo=1, estimated)        0.000    10.681    crono/contatore_minuti/y_temp_reg[13]_i_138_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.903 r  crono/contatore_minuti/y_temp_reg[13]_i_89/O[0]
                         net (fo=3, estimated)        1.116    12.019    crono_n_175
    SLICE_X15Y96         LUT3 (Prop_lut3_I0_O)        0.327    12.346 f  y_temp[13]_i_140/O
                         net (fo=2, estimated)        0.312    12.658    y_temp[13]_i_140_n_0
    SLICE_X15Y94         LUT5 (Prop_lut5_I4_O)        0.326    12.984 r  y_temp[13]_i_81/O
                         net (fo=2, estimated)        0.466    13.450    y_temp[13]_i_81_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.574 r  y_temp[13]_i_85/O
                         net (fo=1, routed)           0.000    13.574    crono/contatore_minuti/y_temp_reg[13]_i_46_0[3]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.950 r  crono/contatore_minuti/y_temp_reg[13]_i_51/CO[3]
                         net (fo=1, estimated)        0.000    13.950    crono/contatore_minuti/y_temp_reg[13]_i_51_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.265 r  crono/contatore_minuti/y_temp_reg[13]_i_28/O[3]
                         net (fo=3, estimated)        0.764    15.029    it/mem_temps[0].reg_temp/y_temp[13]_i_36[3]
    SLICE_X13Y96         LUT2 (Prop_lut2_I0_O)        0.307    15.336 r  it/mem_temps[0].reg_temp/y_temp[13]_i_47/O
                         net (fo=1, routed)           0.000    15.336    it/mem_temps[0].reg_temp/y_temp[13]_i_47_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.737 r  it/mem_temps[0].reg_temp/y_temp_reg[13]_i_24/CO[3]
                         net (fo=1, estimated)        0.000    15.737    it/mem_temps[0].reg_temp/y_temp_reg[13]_i_24_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.071 r  it/mem_temps[0].reg_temp/y_temp_reg[13]_i_12/O[1]
                         net (fo=3, estimated)        0.754    16.825    crono/contatore_minuti/y_temp_reg[13]_i_4_0[1]
    SLICE_X6Y95          LUT4 (Prop_lut4_I0_O)        0.303    17.128 r  crono/contatore_minuti/y_temp[13]_i_15/O
                         net (fo=1, estimated)        0.521    17.649    crono/contatore_minuti/y_temp[13]_i_15_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.034 r  crono/contatore_minuti/y_temp_reg[13]_i_7/CO[3]
                         net (fo=1, estimated)        0.000    18.034    crono/contatore_minuti/y_temp_reg[13]_i_7_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.191 f  crono/contatore_minuti/y_temp_reg[13]_i_4/CO[1]
                         net (fo=5, estimated)        0.831    19.022    crono/contatore_minuti/y_temp_reg[13]_i_4_n_2
    SLICE_X7Y97          LUT5 (Prop_lut5_I0_O)        0.357    19.379 r  crono/contatore_minuti/y_temp[12]_i_3/O
                         net (fo=6, estimated)        0.542    19.921    crono/contatore_minuti/count_reg[30]_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I4_O)        0.326    20.247 r  crono/contatore_minuti/cathodes_out_OBUF[6]_inst_i_31/O
                         net (fo=1, estimated)        0.630    20.877    it/mem_temps[0].reg_temp/CIFRA1_MINUTI[0]
    SLICE_X7Y98          LUT6 (Prop_lut6_I1_O)        0.124    21.001 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_17/O
                         net (fo=1, estimated)        0.849    21.850    it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_17_n_0
    SLICE_X14Y100        LUT5 (Prop_lut5_I2_O)        0.124    21.974 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_6/O
                         net (fo=7, estimated)        0.765    22.739    it/mem_temps[0].reg_temp/seven_segment_array/sel0[1]
    SLICE_X14Y99         LUT6 (Prop_lut6_I4_O)        0.124    22.863 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, estimated)        3.545    26.408    cathodes_out_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    29.963 r  cathodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    29.963    cathodes_out[1]
    R10                                                               r  cathodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/contatore_minuti/count_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.824ns  (logic 12.887ns (43.210%)  route 16.937ns (56.790%))
  Logic Levels:           37  (CARRY4=19 FDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  crono/contatore_minuti/count_reg[0]_C/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  crono/contatore_minuti/count_reg[0]_C/Q
                         net (fo=50, estimated)       1.225     1.681    crono/contatore_minuti/count_reg[0]_C_n_0
    SLICE_X6Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.805 r  crono/contatore_minuti/count[0]_P_i_1__0/O
                         net (fo=2, estimated)        0.531     2.336    crono/contatore_minuti/count[0]
    SLICE_X6Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.931 r  crono/contatore_minuti/y_temp_reg[8]_i_11/CO[3]
                         net (fo=1, estimated)        0.000     2.931    crono/contatore_minuti/y_temp_reg[8]_i_11_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.048 r  crono/contatore_minuti/y_temp_reg[12]_i_181/CO[3]
                         net (fo=1, estimated)        0.000     3.048    crono/contatore_minuti/y_temp_reg[12]_i_181_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.165 r  crono/contatore_minuti/y_temp_reg[12]_i_177/CO[3]
                         net (fo=1, estimated)        0.000     3.165    crono/contatore_minuti/y_temp_reg[12]_i_177_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.488 f  crono/contatore_minuti/y_temp_reg[12]_i_189/O[1]
                         net (fo=10, estimated)       1.285     4.773    crono/contatore_minuti/TY12[14]
    SLICE_X8Y93          LUT3 (Prop_lut3_I0_O)        0.334     5.107 f  crono/contatore_minuti/y_temp[12]_i_178/O
                         net (fo=26, estimated)       0.926     6.033    crono/contatore_minuti/y_temp[12]_i_178_n_0
    SLICE_X12Y81         LUT6 (Prop_lut6_I3_O)        0.348     6.381 r  crono/contatore_minuti/y_temp[12]_i_78/O
                         net (fo=8, estimated)        0.481     6.862    crono/contatore_minuti/y_temp[12]_i_78_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  crono/contatore_minuti/y_temp[12]_i_264/O
                         net (fo=1, routed)           0.000     6.986    crono/contatore_minuti/y_temp[12]_i_264_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.387 r  crono/contatore_minuti/y_temp_reg[12]_i_206/CO[3]
                         net (fo=1, estimated)        0.000     7.387    crono/contatore_minuti/y_temp_reg[12]_i_206_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.501 r  crono/contatore_minuti/y_temp_reg[12]_i_140/CO[3]
                         net (fo=1, estimated)        0.000     7.501    crono/contatore_minuti/y_temp_reg[12]_i_140_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.615 r  crono/contatore_minuti/y_temp_reg[12]_i_56/CO[3]
                         net (fo=1, estimated)        0.000     7.615    crono/contatore_minuti/y_temp_reg[12]_i_56_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.729 r  crono/contatore_minuti/y_temp_reg[12]_i_176/CO[3]
                         net (fo=1, estimated)        0.000     7.729    crono/contatore_minuti/y_temp_reg[12]_i_176_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.843 r  crono/contatore_minuti/y_temp_reg[12]_i_191/CO[3]
                         net (fo=1, estimated)        0.000     7.843    crono/contatore_minuti/y_temp_reg[12]_i_191_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.957 r  crono/contatore_minuti/y_temp_reg[15]_i_54/CO[3]
                         net (fo=1, estimated)        0.000     7.957    crono/contatore_minuti/y_temp_reg[15]_i_54_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.228 f  crono/contatore_minuti/y_temp_reg[13]_i_161/CO[0]
                         net (fo=40, estimated)       0.817     9.045    crono/contatore_minuti/y_temp_reg[13]_i_161_n_3
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.373     9.418 r  crono/contatore_minuti/y_temp[13]_i_202/O
                         net (fo=2, estimated)        0.738    10.156    crono/contatore_minuti/y_temp[13]_i_202_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.280 r  crono/contatore_minuti/y_temp[13]_i_206/O
                         net (fo=1, routed)           0.000    10.280    crono/contatore_minuti/y_temp[13]_i_206_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.681 r  crono/contatore_minuti/y_temp_reg[13]_i_138/CO[3]
                         net (fo=1, estimated)        0.000    10.681    crono/contatore_minuti/y_temp_reg[13]_i_138_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.903 r  crono/contatore_minuti/y_temp_reg[13]_i_89/O[0]
                         net (fo=3, estimated)        1.116    12.019    crono_n_175
    SLICE_X15Y96         LUT3 (Prop_lut3_I0_O)        0.327    12.346 f  y_temp[13]_i_140/O
                         net (fo=2, estimated)        0.312    12.658    y_temp[13]_i_140_n_0
    SLICE_X15Y94         LUT5 (Prop_lut5_I4_O)        0.326    12.984 r  y_temp[13]_i_81/O
                         net (fo=2, estimated)        0.466    13.450    y_temp[13]_i_81_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.574 r  y_temp[13]_i_85/O
                         net (fo=1, routed)           0.000    13.574    crono/contatore_minuti/y_temp_reg[13]_i_46_0[3]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.950 r  crono/contatore_minuti/y_temp_reg[13]_i_51/CO[3]
                         net (fo=1, estimated)        0.000    13.950    crono/contatore_minuti/y_temp_reg[13]_i_51_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.265 r  crono/contatore_minuti/y_temp_reg[13]_i_28/O[3]
                         net (fo=3, estimated)        0.764    15.029    it/mem_temps[0].reg_temp/y_temp[13]_i_36[3]
    SLICE_X13Y96         LUT2 (Prop_lut2_I0_O)        0.307    15.336 r  it/mem_temps[0].reg_temp/y_temp[13]_i_47/O
                         net (fo=1, routed)           0.000    15.336    it/mem_temps[0].reg_temp/y_temp[13]_i_47_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.737 r  it/mem_temps[0].reg_temp/y_temp_reg[13]_i_24/CO[3]
                         net (fo=1, estimated)        0.000    15.737    it/mem_temps[0].reg_temp/y_temp_reg[13]_i_24_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.071 r  it/mem_temps[0].reg_temp/y_temp_reg[13]_i_12/O[1]
                         net (fo=3, estimated)        0.754    16.825    crono/contatore_minuti/y_temp_reg[13]_i_4_0[1]
    SLICE_X6Y95          LUT4 (Prop_lut4_I0_O)        0.303    17.128 r  crono/contatore_minuti/y_temp[13]_i_15/O
                         net (fo=1, estimated)        0.521    17.649    crono/contatore_minuti/y_temp[13]_i_15_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.034 r  crono/contatore_minuti/y_temp_reg[13]_i_7/CO[3]
                         net (fo=1, estimated)        0.000    18.034    crono/contatore_minuti/y_temp_reg[13]_i_7_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.191 f  crono/contatore_minuti/y_temp_reg[13]_i_4/CO[1]
                         net (fo=5, estimated)        0.831    19.022    crono/contatore_minuti/y_temp_reg[13]_i_4_n_2
    SLICE_X7Y97          LUT5 (Prop_lut5_I0_O)        0.357    19.379 r  crono/contatore_minuti/y_temp[12]_i_3/O
                         net (fo=6, estimated)        0.542    19.921    crono/contatore_minuti/count_reg[30]_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I4_O)        0.326    20.247 r  crono/contatore_minuti/cathodes_out_OBUF[6]_inst_i_31/O
                         net (fo=1, estimated)        0.630    20.877    it/mem_temps[0].reg_temp/CIFRA1_MINUTI[0]
    SLICE_X7Y98          LUT6 (Prop_lut6_I1_O)        0.124    21.001 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_17/O
                         net (fo=1, estimated)        0.849    21.850    it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_17_n_0
    SLICE_X14Y100        LUT5 (Prop_lut5_I2_O)        0.124    21.974 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_6/O
                         net (fo=7, estimated)        0.612    22.586    it/mem_temps[0].reg_temp/seven_segment_array/sel0[1]
    SLICE_X14Y99         LUT6 (Prop_lut6_I5_O)        0.124    22.710 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, estimated)        3.537    26.247    cathodes_out_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    29.824 r  cathodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    29.824    cathodes_out[0]
    T10                                                               r  cathodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/contatore_minuti/count_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.590ns  (logic 12.871ns (43.497%)  route 16.719ns (56.503%))
  Logic Levels:           37  (CARRY4=19 FDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  crono/contatore_minuti/count_reg[0]_C/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  crono/contatore_minuti/count_reg[0]_C/Q
                         net (fo=50, estimated)       1.225     1.681    crono/contatore_minuti/count_reg[0]_C_n_0
    SLICE_X6Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.805 r  crono/contatore_minuti/count[0]_P_i_1__0/O
                         net (fo=2, estimated)        0.531     2.336    crono/contatore_minuti/count[0]
    SLICE_X6Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.931 r  crono/contatore_minuti/y_temp_reg[8]_i_11/CO[3]
                         net (fo=1, estimated)        0.000     2.931    crono/contatore_minuti/y_temp_reg[8]_i_11_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.048 r  crono/contatore_minuti/y_temp_reg[12]_i_181/CO[3]
                         net (fo=1, estimated)        0.000     3.048    crono/contatore_minuti/y_temp_reg[12]_i_181_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.165 r  crono/contatore_minuti/y_temp_reg[12]_i_177/CO[3]
                         net (fo=1, estimated)        0.000     3.165    crono/contatore_minuti/y_temp_reg[12]_i_177_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.488 f  crono/contatore_minuti/y_temp_reg[12]_i_189/O[1]
                         net (fo=10, estimated)       1.285     4.773    crono/contatore_minuti/TY12[14]
    SLICE_X8Y93          LUT3 (Prop_lut3_I0_O)        0.334     5.107 f  crono/contatore_minuti/y_temp[12]_i_178/O
                         net (fo=26, estimated)       0.926     6.033    crono/contatore_minuti/y_temp[12]_i_178_n_0
    SLICE_X12Y81         LUT6 (Prop_lut6_I3_O)        0.348     6.381 r  crono/contatore_minuti/y_temp[12]_i_78/O
                         net (fo=8, estimated)        0.481     6.862    crono/contatore_minuti/y_temp[12]_i_78_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  crono/contatore_minuti/y_temp[12]_i_264/O
                         net (fo=1, routed)           0.000     6.986    crono/contatore_minuti/y_temp[12]_i_264_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.387 r  crono/contatore_minuti/y_temp_reg[12]_i_206/CO[3]
                         net (fo=1, estimated)        0.000     7.387    crono/contatore_minuti/y_temp_reg[12]_i_206_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.501 r  crono/contatore_minuti/y_temp_reg[12]_i_140/CO[3]
                         net (fo=1, estimated)        0.000     7.501    crono/contatore_minuti/y_temp_reg[12]_i_140_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.615 r  crono/contatore_minuti/y_temp_reg[12]_i_56/CO[3]
                         net (fo=1, estimated)        0.000     7.615    crono/contatore_minuti/y_temp_reg[12]_i_56_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.729 r  crono/contatore_minuti/y_temp_reg[12]_i_176/CO[3]
                         net (fo=1, estimated)        0.000     7.729    crono/contatore_minuti/y_temp_reg[12]_i_176_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.843 r  crono/contatore_minuti/y_temp_reg[12]_i_191/CO[3]
                         net (fo=1, estimated)        0.000     7.843    crono/contatore_minuti/y_temp_reg[12]_i_191_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.957 r  crono/contatore_minuti/y_temp_reg[15]_i_54/CO[3]
                         net (fo=1, estimated)        0.000     7.957    crono/contatore_minuti/y_temp_reg[15]_i_54_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.228 f  crono/contatore_minuti/y_temp_reg[13]_i_161/CO[0]
                         net (fo=40, estimated)       0.817     9.045    crono/contatore_minuti/y_temp_reg[13]_i_161_n_3
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.373     9.418 r  crono/contatore_minuti/y_temp[13]_i_202/O
                         net (fo=2, estimated)        0.738    10.156    crono/contatore_minuti/y_temp[13]_i_202_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.280 r  crono/contatore_minuti/y_temp[13]_i_206/O
                         net (fo=1, routed)           0.000    10.280    crono/contatore_minuti/y_temp[13]_i_206_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.681 r  crono/contatore_minuti/y_temp_reg[13]_i_138/CO[3]
                         net (fo=1, estimated)        0.000    10.681    crono/contatore_minuti/y_temp_reg[13]_i_138_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.903 r  crono/contatore_minuti/y_temp_reg[13]_i_89/O[0]
                         net (fo=3, estimated)        1.116    12.019    crono_n_175
    SLICE_X15Y96         LUT3 (Prop_lut3_I0_O)        0.327    12.346 f  y_temp[13]_i_140/O
                         net (fo=2, estimated)        0.312    12.658    y_temp[13]_i_140_n_0
    SLICE_X15Y94         LUT5 (Prop_lut5_I4_O)        0.326    12.984 r  y_temp[13]_i_81/O
                         net (fo=2, estimated)        0.466    13.450    y_temp[13]_i_81_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.574 r  y_temp[13]_i_85/O
                         net (fo=1, routed)           0.000    13.574    crono/contatore_minuti/y_temp_reg[13]_i_46_0[3]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.950 r  crono/contatore_minuti/y_temp_reg[13]_i_51/CO[3]
                         net (fo=1, estimated)        0.000    13.950    crono/contatore_minuti/y_temp_reg[13]_i_51_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.265 r  crono/contatore_minuti/y_temp_reg[13]_i_28/O[3]
                         net (fo=3, estimated)        0.764    15.029    it/mem_temps[0].reg_temp/y_temp[13]_i_36[3]
    SLICE_X13Y96         LUT2 (Prop_lut2_I0_O)        0.307    15.336 r  it/mem_temps[0].reg_temp/y_temp[13]_i_47/O
                         net (fo=1, routed)           0.000    15.336    it/mem_temps[0].reg_temp/y_temp[13]_i_47_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.737 r  it/mem_temps[0].reg_temp/y_temp_reg[13]_i_24/CO[3]
                         net (fo=1, estimated)        0.000    15.737    it/mem_temps[0].reg_temp/y_temp_reg[13]_i_24_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.071 r  it/mem_temps[0].reg_temp/y_temp_reg[13]_i_12/O[1]
                         net (fo=3, estimated)        0.754    16.825    crono/contatore_minuti/y_temp_reg[13]_i_4_0[1]
    SLICE_X6Y95          LUT4 (Prop_lut4_I0_O)        0.303    17.128 r  crono/contatore_minuti/y_temp[13]_i_15/O
                         net (fo=1, estimated)        0.521    17.649    crono/contatore_minuti/y_temp[13]_i_15_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.034 r  crono/contatore_minuti/y_temp_reg[13]_i_7/CO[3]
                         net (fo=1, estimated)        0.000    18.034    crono/contatore_minuti/y_temp_reg[13]_i_7_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.191 f  crono/contatore_minuti/y_temp_reg[13]_i_4/CO[1]
                         net (fo=5, estimated)        0.831    19.022    crono/contatore_minuti/y_temp_reg[13]_i_4_n_2
    SLICE_X7Y97          LUT5 (Prop_lut5_I0_O)        0.357    19.379 r  crono/contatore_minuti/y_temp[12]_i_3/O
                         net (fo=6, estimated)        0.542    19.921    crono/contatore_minuti/count_reg[30]_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I4_O)        0.326    20.247 r  crono/contatore_minuti/cathodes_out_OBUF[6]_inst_i_31/O
                         net (fo=1, estimated)        0.630    20.877    it/mem_temps[0].reg_temp/CIFRA1_MINUTI[0]
    SLICE_X7Y98          LUT6 (Prop_lut6_I1_O)        0.124    21.001 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_17/O
                         net (fo=1, estimated)        0.849    21.850    it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_17_n_0
    SLICE_X14Y100        LUT5 (Prop_lut5_I2_O)        0.124    21.974 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_6/O
                         net (fo=7, estimated)        0.619    22.593    it/mem_temps[0].reg_temp/seven_segment_array/sel0[1]
    SLICE_X14Y99         LUT6 (Prop_lut6_I5_O)        0.124    22.717 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, estimated)        3.312    26.029    cathodes_out_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    29.590 r  cathodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    29.590    cathodes_out[5]
    T11                                                               r  cathodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/contatore_minuti/count_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.495ns  (logic 12.844ns (43.545%)  route 16.651ns (56.455%))
  Logic Levels:           37  (CARRY4=19 FDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  crono/contatore_minuti/count_reg[0]_C/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  crono/contatore_minuti/count_reg[0]_C/Q
                         net (fo=50, estimated)       1.225     1.681    crono/contatore_minuti/count_reg[0]_C_n_0
    SLICE_X6Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.805 r  crono/contatore_minuti/count[0]_P_i_1__0/O
                         net (fo=2, estimated)        0.531     2.336    crono/contatore_minuti/count[0]
    SLICE_X6Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.931 r  crono/contatore_minuti/y_temp_reg[8]_i_11/CO[3]
                         net (fo=1, estimated)        0.000     2.931    crono/contatore_minuti/y_temp_reg[8]_i_11_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.048 r  crono/contatore_minuti/y_temp_reg[12]_i_181/CO[3]
                         net (fo=1, estimated)        0.000     3.048    crono/contatore_minuti/y_temp_reg[12]_i_181_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.165 r  crono/contatore_minuti/y_temp_reg[12]_i_177/CO[3]
                         net (fo=1, estimated)        0.000     3.165    crono/contatore_minuti/y_temp_reg[12]_i_177_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.488 f  crono/contatore_minuti/y_temp_reg[12]_i_189/O[1]
                         net (fo=10, estimated)       1.285     4.773    crono/contatore_minuti/TY12[14]
    SLICE_X8Y93          LUT3 (Prop_lut3_I0_O)        0.334     5.107 f  crono/contatore_minuti/y_temp[12]_i_178/O
                         net (fo=26, estimated)       0.926     6.033    crono/contatore_minuti/y_temp[12]_i_178_n_0
    SLICE_X12Y81         LUT6 (Prop_lut6_I3_O)        0.348     6.381 r  crono/contatore_minuti/y_temp[12]_i_78/O
                         net (fo=8, estimated)        0.481     6.862    crono/contatore_minuti/y_temp[12]_i_78_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  crono/contatore_minuti/y_temp[12]_i_264/O
                         net (fo=1, routed)           0.000     6.986    crono/contatore_minuti/y_temp[12]_i_264_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.387 r  crono/contatore_minuti/y_temp_reg[12]_i_206/CO[3]
                         net (fo=1, estimated)        0.000     7.387    crono/contatore_minuti/y_temp_reg[12]_i_206_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.501 r  crono/contatore_minuti/y_temp_reg[12]_i_140/CO[3]
                         net (fo=1, estimated)        0.000     7.501    crono/contatore_minuti/y_temp_reg[12]_i_140_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.615 r  crono/contatore_minuti/y_temp_reg[12]_i_56/CO[3]
                         net (fo=1, estimated)        0.000     7.615    crono/contatore_minuti/y_temp_reg[12]_i_56_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.729 r  crono/contatore_minuti/y_temp_reg[12]_i_176/CO[3]
                         net (fo=1, estimated)        0.000     7.729    crono/contatore_minuti/y_temp_reg[12]_i_176_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.843 r  crono/contatore_minuti/y_temp_reg[12]_i_191/CO[3]
                         net (fo=1, estimated)        0.000     7.843    crono/contatore_minuti/y_temp_reg[12]_i_191_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.957 r  crono/contatore_minuti/y_temp_reg[15]_i_54/CO[3]
                         net (fo=1, estimated)        0.000     7.957    crono/contatore_minuti/y_temp_reg[15]_i_54_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.228 f  crono/contatore_minuti/y_temp_reg[13]_i_161/CO[0]
                         net (fo=40, estimated)       0.817     9.045    crono/contatore_minuti/y_temp_reg[13]_i_161_n_3
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.373     9.418 r  crono/contatore_minuti/y_temp[13]_i_202/O
                         net (fo=2, estimated)        0.738    10.156    crono/contatore_minuti/y_temp[13]_i_202_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.280 r  crono/contatore_minuti/y_temp[13]_i_206/O
                         net (fo=1, routed)           0.000    10.280    crono/contatore_minuti/y_temp[13]_i_206_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.681 r  crono/contatore_minuti/y_temp_reg[13]_i_138/CO[3]
                         net (fo=1, estimated)        0.000    10.681    crono/contatore_minuti/y_temp_reg[13]_i_138_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.903 r  crono/contatore_minuti/y_temp_reg[13]_i_89/O[0]
                         net (fo=3, estimated)        1.116    12.019    crono_n_175
    SLICE_X15Y96         LUT3 (Prop_lut3_I0_O)        0.327    12.346 f  y_temp[13]_i_140/O
                         net (fo=2, estimated)        0.312    12.658    y_temp[13]_i_140_n_0
    SLICE_X15Y94         LUT5 (Prop_lut5_I4_O)        0.326    12.984 r  y_temp[13]_i_81/O
                         net (fo=2, estimated)        0.466    13.450    y_temp[13]_i_81_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.574 r  y_temp[13]_i_85/O
                         net (fo=1, routed)           0.000    13.574    crono/contatore_minuti/y_temp_reg[13]_i_46_0[3]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.950 r  crono/contatore_minuti/y_temp_reg[13]_i_51/CO[3]
                         net (fo=1, estimated)        0.000    13.950    crono/contatore_minuti/y_temp_reg[13]_i_51_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.265 r  crono/contatore_minuti/y_temp_reg[13]_i_28/O[3]
                         net (fo=3, estimated)        0.764    15.029    it/mem_temps[0].reg_temp/y_temp[13]_i_36[3]
    SLICE_X13Y96         LUT2 (Prop_lut2_I0_O)        0.307    15.336 r  it/mem_temps[0].reg_temp/y_temp[13]_i_47/O
                         net (fo=1, routed)           0.000    15.336    it/mem_temps[0].reg_temp/y_temp[13]_i_47_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.737 r  it/mem_temps[0].reg_temp/y_temp_reg[13]_i_24/CO[3]
                         net (fo=1, estimated)        0.000    15.737    it/mem_temps[0].reg_temp/y_temp_reg[13]_i_24_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.071 r  it/mem_temps[0].reg_temp/y_temp_reg[13]_i_12/O[1]
                         net (fo=3, estimated)        0.754    16.825    crono/contatore_minuti/y_temp_reg[13]_i_4_0[1]
    SLICE_X6Y95          LUT4 (Prop_lut4_I0_O)        0.303    17.128 r  crono/contatore_minuti/y_temp[13]_i_15/O
                         net (fo=1, estimated)        0.521    17.649    crono/contatore_minuti/y_temp[13]_i_15_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.034 r  crono/contatore_minuti/y_temp_reg[13]_i_7/CO[3]
                         net (fo=1, estimated)        0.000    18.034    crono/contatore_minuti/y_temp_reg[13]_i_7_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.191 f  crono/contatore_minuti/y_temp_reg[13]_i_4/CO[1]
                         net (fo=5, estimated)        0.831    19.022    crono/contatore_minuti/y_temp_reg[13]_i_4_n_2
    SLICE_X7Y97          LUT5 (Prop_lut5_I0_O)        0.357    19.379 r  crono/contatore_minuti/y_temp[12]_i_3/O
                         net (fo=6, estimated)        0.542    19.921    crono/contatore_minuti/count_reg[30]_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I4_O)        0.326    20.247 f  crono/contatore_minuti/cathodes_out_OBUF[6]_inst_i_31/O
                         net (fo=1, estimated)        0.630    20.877    it/mem_temps[0].reg_temp/CIFRA1_MINUTI[0]
    SLICE_X7Y98          LUT6 (Prop_lut6_I1_O)        0.124    21.001 f  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_17/O
                         net (fo=1, estimated)        0.849    21.850    it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_17_n_0
    SLICE_X14Y100        LUT5 (Prop_lut5_I2_O)        0.124    21.974 f  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_6/O
                         net (fo=7, estimated)        0.816    22.790    it/mem_temps[0].reg_temp/seven_segment_array/sel0[1]
    SLICE_X14Y100        LUT6 (Prop_lut6_I3_O)        0.124    22.914 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, estimated)        3.047    25.961    cathodes_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    29.495 r  cathodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    29.495    cathodes_out[4]
    P15                                                               r  cathodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/contatore_minuti/count_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.763ns  (logic 12.860ns (44.711%)  route 15.903ns (55.289%))
  Logic Levels:           37  (CARRY4=19 FDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  crono/contatore_minuti/count_reg[0]_C/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  crono/contatore_minuti/count_reg[0]_C/Q
                         net (fo=50, estimated)       1.225     1.681    crono/contatore_minuti/count_reg[0]_C_n_0
    SLICE_X6Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.805 r  crono/contatore_minuti/count[0]_P_i_1__0/O
                         net (fo=2, estimated)        0.531     2.336    crono/contatore_minuti/count[0]
    SLICE_X6Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.931 r  crono/contatore_minuti/y_temp_reg[8]_i_11/CO[3]
                         net (fo=1, estimated)        0.000     2.931    crono/contatore_minuti/y_temp_reg[8]_i_11_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.048 r  crono/contatore_minuti/y_temp_reg[12]_i_181/CO[3]
                         net (fo=1, estimated)        0.000     3.048    crono/contatore_minuti/y_temp_reg[12]_i_181_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.165 r  crono/contatore_minuti/y_temp_reg[12]_i_177/CO[3]
                         net (fo=1, estimated)        0.000     3.165    crono/contatore_minuti/y_temp_reg[12]_i_177_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.488 f  crono/contatore_minuti/y_temp_reg[12]_i_189/O[1]
                         net (fo=10, estimated)       1.285     4.773    crono/contatore_minuti/TY12[14]
    SLICE_X8Y93          LUT3 (Prop_lut3_I0_O)        0.334     5.107 f  crono/contatore_minuti/y_temp[12]_i_178/O
                         net (fo=26, estimated)       0.926     6.033    crono/contatore_minuti/y_temp[12]_i_178_n_0
    SLICE_X12Y81         LUT6 (Prop_lut6_I3_O)        0.348     6.381 r  crono/contatore_minuti/y_temp[12]_i_78/O
                         net (fo=8, estimated)        0.481     6.862    crono/contatore_minuti/y_temp[12]_i_78_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  crono/contatore_minuti/y_temp[12]_i_264/O
                         net (fo=1, routed)           0.000     6.986    crono/contatore_minuti/y_temp[12]_i_264_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.387 r  crono/contatore_minuti/y_temp_reg[12]_i_206/CO[3]
                         net (fo=1, estimated)        0.000     7.387    crono/contatore_minuti/y_temp_reg[12]_i_206_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.501 r  crono/contatore_minuti/y_temp_reg[12]_i_140/CO[3]
                         net (fo=1, estimated)        0.000     7.501    crono/contatore_minuti/y_temp_reg[12]_i_140_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.615 r  crono/contatore_minuti/y_temp_reg[12]_i_56/CO[3]
                         net (fo=1, estimated)        0.000     7.615    crono/contatore_minuti/y_temp_reg[12]_i_56_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.729 r  crono/contatore_minuti/y_temp_reg[12]_i_176/CO[3]
                         net (fo=1, estimated)        0.000     7.729    crono/contatore_minuti/y_temp_reg[12]_i_176_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.843 r  crono/contatore_minuti/y_temp_reg[12]_i_191/CO[3]
                         net (fo=1, estimated)        0.000     7.843    crono/contatore_minuti/y_temp_reg[12]_i_191_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.957 r  crono/contatore_minuti/y_temp_reg[15]_i_54/CO[3]
                         net (fo=1, estimated)        0.000     7.957    crono/contatore_minuti/y_temp_reg[15]_i_54_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.228 f  crono/contatore_minuti/y_temp_reg[13]_i_161/CO[0]
                         net (fo=40, estimated)       0.817     9.045    crono/contatore_minuti/y_temp_reg[13]_i_161_n_3
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.373     9.418 r  crono/contatore_minuti/y_temp[13]_i_202/O
                         net (fo=2, estimated)        0.738    10.156    crono/contatore_minuti/y_temp[13]_i_202_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.280 r  crono/contatore_minuti/y_temp[13]_i_206/O
                         net (fo=1, routed)           0.000    10.280    crono/contatore_minuti/y_temp[13]_i_206_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.681 r  crono/contatore_minuti/y_temp_reg[13]_i_138/CO[3]
                         net (fo=1, estimated)        0.000    10.681    crono/contatore_minuti/y_temp_reg[13]_i_138_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.903 r  crono/contatore_minuti/y_temp_reg[13]_i_89/O[0]
                         net (fo=3, estimated)        1.116    12.019    crono_n_175
    SLICE_X15Y96         LUT3 (Prop_lut3_I0_O)        0.327    12.346 f  y_temp[13]_i_140/O
                         net (fo=2, estimated)        0.312    12.658    y_temp[13]_i_140_n_0
    SLICE_X15Y94         LUT5 (Prop_lut5_I4_O)        0.326    12.984 r  y_temp[13]_i_81/O
                         net (fo=2, estimated)        0.466    13.450    y_temp[13]_i_81_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.574 r  y_temp[13]_i_85/O
                         net (fo=1, routed)           0.000    13.574    crono/contatore_minuti/y_temp_reg[13]_i_46_0[3]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.950 r  crono/contatore_minuti/y_temp_reg[13]_i_51/CO[3]
                         net (fo=1, estimated)        0.000    13.950    crono/contatore_minuti/y_temp_reg[13]_i_51_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.265 r  crono/contatore_minuti/y_temp_reg[13]_i_28/O[3]
                         net (fo=3, estimated)        0.764    15.029    it/mem_temps[0].reg_temp/y_temp[13]_i_36[3]
    SLICE_X13Y96         LUT2 (Prop_lut2_I0_O)        0.307    15.336 r  it/mem_temps[0].reg_temp/y_temp[13]_i_47/O
                         net (fo=1, routed)           0.000    15.336    it/mem_temps[0].reg_temp/y_temp[13]_i_47_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.737 r  it/mem_temps[0].reg_temp/y_temp_reg[13]_i_24/CO[3]
                         net (fo=1, estimated)        0.000    15.737    it/mem_temps[0].reg_temp/y_temp_reg[13]_i_24_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.071 r  it/mem_temps[0].reg_temp/y_temp_reg[13]_i_12/O[1]
                         net (fo=3, estimated)        0.754    16.825    crono/contatore_minuti/y_temp_reg[13]_i_4_0[1]
    SLICE_X6Y95          LUT4 (Prop_lut4_I0_O)        0.303    17.128 r  crono/contatore_minuti/y_temp[13]_i_15/O
                         net (fo=1, estimated)        0.521    17.649    crono/contatore_minuti/y_temp[13]_i_15_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.034 r  crono/contatore_minuti/y_temp_reg[13]_i_7/CO[3]
                         net (fo=1, estimated)        0.000    18.034    crono/contatore_minuti/y_temp_reg[13]_i_7_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.191 f  crono/contatore_minuti/y_temp_reg[13]_i_4/CO[1]
                         net (fo=5, estimated)        0.831    19.022    crono/contatore_minuti/y_temp_reg[13]_i_4_n_2
    SLICE_X7Y97          LUT5 (Prop_lut5_I0_O)        0.357    19.379 r  crono/contatore_minuti/y_temp[12]_i_3/O
                         net (fo=6, estimated)        0.542    19.921    crono/contatore_minuti/count_reg[30]_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I4_O)        0.326    20.247 r  crono/contatore_minuti/cathodes_out_OBUF[6]_inst_i_31/O
                         net (fo=1, estimated)        0.630    20.877    it/mem_temps[0].reg_temp/CIFRA1_MINUTI[0]
    SLICE_X7Y98          LUT6 (Prop_lut6_I1_O)        0.124    21.001 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_17/O
                         net (fo=1, estimated)        0.849    21.850    it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_17_n_0
    SLICE_X14Y100        LUT5 (Prop_lut5_I2_O)        0.124    21.974 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_6/O
                         net (fo=7, estimated)        0.603    22.577    it/mem_temps[0].reg_temp/seven_segment_array/sel0[1]
    SLICE_X14Y100        LUT6 (Prop_lut6_I5_O)        0.124    22.701 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, estimated)        2.512    25.213    cathodes_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    28.763 r  cathodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    28.763    cathodes_out[3]
    K13                                                               r  cathodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/contatore_minuti/count_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.554ns  (logic 12.847ns (44.993%)  route 15.707ns (55.007%))
  Logic Levels:           37  (CARRY4=19 FDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  crono/contatore_minuti/count_reg[0]_C/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  crono/contatore_minuti/count_reg[0]_C/Q
                         net (fo=50, estimated)       1.225     1.681    crono/contatore_minuti/count_reg[0]_C_n_0
    SLICE_X6Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.805 r  crono/contatore_minuti/count[0]_P_i_1__0/O
                         net (fo=2, estimated)        0.531     2.336    crono/contatore_minuti/count[0]
    SLICE_X6Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.931 r  crono/contatore_minuti/y_temp_reg[8]_i_11/CO[3]
                         net (fo=1, estimated)        0.000     2.931    crono/contatore_minuti/y_temp_reg[8]_i_11_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.048 r  crono/contatore_minuti/y_temp_reg[12]_i_181/CO[3]
                         net (fo=1, estimated)        0.000     3.048    crono/contatore_minuti/y_temp_reg[12]_i_181_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.165 r  crono/contatore_minuti/y_temp_reg[12]_i_177/CO[3]
                         net (fo=1, estimated)        0.000     3.165    crono/contatore_minuti/y_temp_reg[12]_i_177_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.488 f  crono/contatore_minuti/y_temp_reg[12]_i_189/O[1]
                         net (fo=10, estimated)       1.285     4.773    crono/contatore_minuti/TY12[14]
    SLICE_X8Y93          LUT3 (Prop_lut3_I0_O)        0.334     5.107 f  crono/contatore_minuti/y_temp[12]_i_178/O
                         net (fo=26, estimated)       0.926     6.033    crono/contatore_minuti/y_temp[12]_i_178_n_0
    SLICE_X12Y81         LUT6 (Prop_lut6_I3_O)        0.348     6.381 r  crono/contatore_minuti/y_temp[12]_i_78/O
                         net (fo=8, estimated)        0.481     6.862    crono/contatore_minuti/y_temp[12]_i_78_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  crono/contatore_minuti/y_temp[12]_i_264/O
                         net (fo=1, routed)           0.000     6.986    crono/contatore_minuti/y_temp[12]_i_264_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.387 r  crono/contatore_minuti/y_temp_reg[12]_i_206/CO[3]
                         net (fo=1, estimated)        0.000     7.387    crono/contatore_minuti/y_temp_reg[12]_i_206_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.501 r  crono/contatore_minuti/y_temp_reg[12]_i_140/CO[3]
                         net (fo=1, estimated)        0.000     7.501    crono/contatore_minuti/y_temp_reg[12]_i_140_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.615 r  crono/contatore_minuti/y_temp_reg[12]_i_56/CO[3]
                         net (fo=1, estimated)        0.000     7.615    crono/contatore_minuti/y_temp_reg[12]_i_56_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.729 r  crono/contatore_minuti/y_temp_reg[12]_i_176/CO[3]
                         net (fo=1, estimated)        0.000     7.729    crono/contatore_minuti/y_temp_reg[12]_i_176_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.843 r  crono/contatore_minuti/y_temp_reg[12]_i_191/CO[3]
                         net (fo=1, estimated)        0.000     7.843    crono/contatore_minuti/y_temp_reg[12]_i_191_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.957 r  crono/contatore_minuti/y_temp_reg[15]_i_54/CO[3]
                         net (fo=1, estimated)        0.000     7.957    crono/contatore_minuti/y_temp_reg[15]_i_54_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.228 f  crono/contatore_minuti/y_temp_reg[13]_i_161/CO[0]
                         net (fo=40, estimated)       0.817     9.045    crono/contatore_minuti/y_temp_reg[13]_i_161_n_3
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.373     9.418 r  crono/contatore_minuti/y_temp[13]_i_202/O
                         net (fo=2, estimated)        0.738    10.156    crono/contatore_minuti/y_temp[13]_i_202_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.280 r  crono/contatore_minuti/y_temp[13]_i_206/O
                         net (fo=1, routed)           0.000    10.280    crono/contatore_minuti/y_temp[13]_i_206_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.681 r  crono/contatore_minuti/y_temp_reg[13]_i_138/CO[3]
                         net (fo=1, estimated)        0.000    10.681    crono/contatore_minuti/y_temp_reg[13]_i_138_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.903 r  crono/contatore_minuti/y_temp_reg[13]_i_89/O[0]
                         net (fo=3, estimated)        1.116    12.019    crono_n_175
    SLICE_X15Y96         LUT3 (Prop_lut3_I0_O)        0.327    12.346 f  y_temp[13]_i_140/O
                         net (fo=2, estimated)        0.312    12.658    y_temp[13]_i_140_n_0
    SLICE_X15Y94         LUT5 (Prop_lut5_I4_O)        0.326    12.984 r  y_temp[13]_i_81/O
                         net (fo=2, estimated)        0.466    13.450    y_temp[13]_i_81_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.574 r  y_temp[13]_i_85/O
                         net (fo=1, routed)           0.000    13.574    crono/contatore_minuti/y_temp_reg[13]_i_46_0[3]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.950 r  crono/contatore_minuti/y_temp_reg[13]_i_51/CO[3]
                         net (fo=1, estimated)        0.000    13.950    crono/contatore_minuti/y_temp_reg[13]_i_51_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.265 r  crono/contatore_minuti/y_temp_reg[13]_i_28/O[3]
                         net (fo=3, estimated)        0.764    15.029    it/mem_temps[0].reg_temp/y_temp[13]_i_36[3]
    SLICE_X13Y96         LUT2 (Prop_lut2_I0_O)        0.307    15.336 r  it/mem_temps[0].reg_temp/y_temp[13]_i_47/O
                         net (fo=1, routed)           0.000    15.336    it/mem_temps[0].reg_temp/y_temp[13]_i_47_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.737 r  it/mem_temps[0].reg_temp/y_temp_reg[13]_i_24/CO[3]
                         net (fo=1, estimated)        0.000    15.737    it/mem_temps[0].reg_temp/y_temp_reg[13]_i_24_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.071 r  it/mem_temps[0].reg_temp/y_temp_reg[13]_i_12/O[1]
                         net (fo=3, estimated)        0.754    16.825    crono/contatore_minuti/y_temp_reg[13]_i_4_0[1]
    SLICE_X6Y95          LUT4 (Prop_lut4_I0_O)        0.303    17.128 r  crono/contatore_minuti/y_temp[13]_i_15/O
                         net (fo=1, estimated)        0.521    17.649    crono/contatore_minuti/y_temp[13]_i_15_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.034 r  crono/contatore_minuti/y_temp_reg[13]_i_7/CO[3]
                         net (fo=1, estimated)        0.000    18.034    crono/contatore_minuti/y_temp_reg[13]_i_7_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.191 f  crono/contatore_minuti/y_temp_reg[13]_i_4/CO[1]
                         net (fo=5, estimated)        0.831    19.022    crono/contatore_minuti/y_temp_reg[13]_i_4_n_2
    SLICE_X7Y97          LUT5 (Prop_lut5_I0_O)        0.357    19.379 r  crono/contatore_minuti/y_temp[12]_i_3/O
                         net (fo=6, estimated)        0.542    19.921    crono/contatore_minuti/count_reg[30]_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I4_O)        0.326    20.247 r  crono/contatore_minuti/cathodes_out_OBUF[6]_inst_i_31/O
                         net (fo=1, estimated)        0.630    20.877    it/mem_temps[0].reg_temp/CIFRA1_MINUTI[0]
    SLICE_X7Y98          LUT6 (Prop_lut6_I1_O)        0.124    21.001 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_17/O
                         net (fo=1, estimated)        0.849    21.850    it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_17_n_0
    SLICE_X14Y100        LUT5 (Prop_lut5_I2_O)        0.124    21.974 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_6/O
                         net (fo=7, estimated)        0.623    22.597    it/mem_temps[0].reg_temp/seven_segment_array/sel0[1]
    SLICE_X14Y99         LUT6 (Prop_lut6_I5_O)        0.124    22.721 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, estimated)        2.296    25.017    cathodes_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    28.554 r  cathodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    28.554    cathodes_out[6]
    L18                                                               r  cathodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/contatore_minuti/count_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.388ns  (logic 12.803ns (45.100%)  route 15.585ns (54.900%))
  Logic Levels:           37  (CARRY4=19 FDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  crono/contatore_minuti/count_reg[0]_C/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  crono/contatore_minuti/count_reg[0]_C/Q
                         net (fo=50, estimated)       1.225     1.681    crono/contatore_minuti/count_reg[0]_C_n_0
    SLICE_X6Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.805 r  crono/contatore_minuti/count[0]_P_i_1__0/O
                         net (fo=2, estimated)        0.531     2.336    crono/contatore_minuti/count[0]
    SLICE_X6Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.931 r  crono/contatore_minuti/y_temp_reg[8]_i_11/CO[3]
                         net (fo=1, estimated)        0.000     2.931    crono/contatore_minuti/y_temp_reg[8]_i_11_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.048 r  crono/contatore_minuti/y_temp_reg[12]_i_181/CO[3]
                         net (fo=1, estimated)        0.000     3.048    crono/contatore_minuti/y_temp_reg[12]_i_181_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.165 r  crono/contatore_minuti/y_temp_reg[12]_i_177/CO[3]
                         net (fo=1, estimated)        0.000     3.165    crono/contatore_minuti/y_temp_reg[12]_i_177_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.488 f  crono/contatore_minuti/y_temp_reg[12]_i_189/O[1]
                         net (fo=10, estimated)       1.285     4.773    crono/contatore_minuti/TY12[14]
    SLICE_X8Y93          LUT3 (Prop_lut3_I0_O)        0.334     5.107 f  crono/contatore_minuti/y_temp[12]_i_178/O
                         net (fo=26, estimated)       0.926     6.033    crono/contatore_minuti/y_temp[12]_i_178_n_0
    SLICE_X12Y81         LUT6 (Prop_lut6_I3_O)        0.348     6.381 r  crono/contatore_minuti/y_temp[12]_i_78/O
                         net (fo=8, estimated)        0.481     6.862    crono/contatore_minuti/y_temp[12]_i_78_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  crono/contatore_minuti/y_temp[12]_i_264/O
                         net (fo=1, routed)           0.000     6.986    crono/contatore_minuti/y_temp[12]_i_264_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.387 r  crono/contatore_minuti/y_temp_reg[12]_i_206/CO[3]
                         net (fo=1, estimated)        0.000     7.387    crono/contatore_minuti/y_temp_reg[12]_i_206_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.501 r  crono/contatore_minuti/y_temp_reg[12]_i_140/CO[3]
                         net (fo=1, estimated)        0.000     7.501    crono/contatore_minuti/y_temp_reg[12]_i_140_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.615 r  crono/contatore_minuti/y_temp_reg[12]_i_56/CO[3]
                         net (fo=1, estimated)        0.000     7.615    crono/contatore_minuti/y_temp_reg[12]_i_56_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.729 r  crono/contatore_minuti/y_temp_reg[12]_i_176/CO[3]
                         net (fo=1, estimated)        0.000     7.729    crono/contatore_minuti/y_temp_reg[12]_i_176_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.843 r  crono/contatore_minuti/y_temp_reg[12]_i_191/CO[3]
                         net (fo=1, estimated)        0.000     7.843    crono/contatore_minuti/y_temp_reg[12]_i_191_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.957 r  crono/contatore_minuti/y_temp_reg[15]_i_54/CO[3]
                         net (fo=1, estimated)        0.000     7.957    crono/contatore_minuti/y_temp_reg[15]_i_54_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.228 f  crono/contatore_minuti/y_temp_reg[13]_i_161/CO[0]
                         net (fo=40, estimated)       0.817     9.045    crono/contatore_minuti/y_temp_reg[13]_i_161_n_3
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.373     9.418 r  crono/contatore_minuti/y_temp[13]_i_202/O
                         net (fo=2, estimated)        0.738    10.156    crono/contatore_minuti/y_temp[13]_i_202_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.280 r  crono/contatore_minuti/y_temp[13]_i_206/O
                         net (fo=1, routed)           0.000    10.280    crono/contatore_minuti/y_temp[13]_i_206_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.681 r  crono/contatore_minuti/y_temp_reg[13]_i_138/CO[3]
                         net (fo=1, estimated)        0.000    10.681    crono/contatore_minuti/y_temp_reg[13]_i_138_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.903 r  crono/contatore_minuti/y_temp_reg[13]_i_89/O[0]
                         net (fo=3, estimated)        1.116    12.019    crono_n_175
    SLICE_X15Y96         LUT3 (Prop_lut3_I0_O)        0.327    12.346 f  y_temp[13]_i_140/O
                         net (fo=2, estimated)        0.312    12.658    y_temp[13]_i_140_n_0
    SLICE_X15Y94         LUT5 (Prop_lut5_I4_O)        0.326    12.984 r  y_temp[13]_i_81/O
                         net (fo=2, estimated)        0.466    13.450    y_temp[13]_i_81_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.574 r  y_temp[13]_i_85/O
                         net (fo=1, routed)           0.000    13.574    crono/contatore_minuti/y_temp_reg[13]_i_46_0[3]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.950 r  crono/contatore_minuti/y_temp_reg[13]_i_51/CO[3]
                         net (fo=1, estimated)        0.000    13.950    crono/contatore_minuti/y_temp_reg[13]_i_51_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.265 r  crono/contatore_minuti/y_temp_reg[13]_i_28/O[3]
                         net (fo=3, estimated)        0.764    15.029    it/mem_temps[0].reg_temp/y_temp[13]_i_36[3]
    SLICE_X13Y96         LUT2 (Prop_lut2_I0_O)        0.307    15.336 r  it/mem_temps[0].reg_temp/y_temp[13]_i_47/O
                         net (fo=1, routed)           0.000    15.336    it/mem_temps[0].reg_temp/y_temp[13]_i_47_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.737 r  it/mem_temps[0].reg_temp/y_temp_reg[13]_i_24/CO[3]
                         net (fo=1, estimated)        0.000    15.737    it/mem_temps[0].reg_temp/y_temp_reg[13]_i_24_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.071 r  it/mem_temps[0].reg_temp/y_temp_reg[13]_i_12/O[1]
                         net (fo=3, estimated)        0.754    16.825    crono/contatore_minuti/y_temp_reg[13]_i_4_0[1]
    SLICE_X6Y95          LUT4 (Prop_lut4_I0_O)        0.303    17.128 r  crono/contatore_minuti/y_temp[13]_i_15/O
                         net (fo=1, estimated)        0.521    17.649    crono/contatore_minuti/y_temp[13]_i_15_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.034 r  crono/contatore_minuti/y_temp_reg[13]_i_7/CO[3]
                         net (fo=1, estimated)        0.000    18.034    crono/contatore_minuti/y_temp_reg[13]_i_7_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.191 f  crono/contatore_minuti/y_temp_reg[13]_i_4/CO[1]
                         net (fo=5, estimated)        0.831    19.022    crono/contatore_minuti/y_temp_reg[13]_i_4_n_2
    SLICE_X7Y97          LUT5 (Prop_lut5_I0_O)        0.357    19.379 r  crono/contatore_minuti/y_temp[12]_i_3/O
                         net (fo=6, estimated)        0.542    19.921    crono/contatore_minuti/count_reg[30]_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I4_O)        0.326    20.247 r  crono/contatore_minuti/cathodes_out_OBUF[6]_inst_i_31/O
                         net (fo=1, estimated)        0.630    20.877    it/mem_temps[0].reg_temp/CIFRA1_MINUTI[0]
    SLICE_X7Y98          LUT6 (Prop_lut6_I1_O)        0.124    21.001 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_17/O
                         net (fo=1, estimated)        0.849    21.850    it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_17_n_0
    SLICE_X14Y100        LUT5 (Prop_lut5_I2_O)        0.124    21.974 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_6/O
                         net (fo=7, estimated)        0.678    22.652    it/mem_temps[0].reg_temp/seven_segment_array/sel0[1]
    SLICE_X14Y100        LUT6 (Prop_lut6_I4_O)        0.124    22.776 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, estimated)        2.119    24.895    cathodes_out_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    28.388 r  cathodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    28.388    cathodes_out[2]
    K16                                                               r  cathodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ore_en
                            (input port)
  Destination:            crono/contatore_minuti/count_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.162ns  (logic 1.634ns (26.516%)  route 4.528ns (73.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  ore_en (IN)
                         net (fo=0)                   0.000     0.000    ore_en
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  ore_en_IBUF_inst/O
                         net (fo=58, estimated)       2.830     4.340    crono/contatore_ore/ore_en_IBUF
    SLICE_X30Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.464 r  crono/contatore_ore/count[31]_i_1/O
                         net (fo=101, estimated)      1.698     6.162    crono/contatore_minuti/p_2_in
    SLICE_X4Y87          FDCE                                         r  crono/contatore_minuti/count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ore_en
                            (input port)
  Destination:            crono/contatore_minuti/count_reg[21]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.162ns  (logic 1.634ns (26.516%)  route 4.528ns (73.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  ore_en (IN)
                         net (fo=0)                   0.000     0.000    ore_en
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  ore_en_IBUF_inst/O
                         net (fo=58, estimated)       2.830     4.340    crono/contatore_ore/ore_en_IBUF
    SLICE_X30Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.464 r  crono/contatore_ore/count[31]_i_1/O
                         net (fo=101, estimated)      1.698     6.162    crono/contatore_minuti/p_2_in
    SLICE_X4Y87          FDCE                                         r  crono/contatore_minuti/count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ore_en
                            (input port)
  Destination:            crono/contatore_minuti/count_reg[31]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.162ns  (logic 1.634ns (26.516%)  route 4.528ns (73.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  ore_en (IN)
                         net (fo=0)                   0.000     0.000    ore_en
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  ore_en_IBUF_inst/O
                         net (fo=58, estimated)       2.830     4.340    crono/contatore_ore/ore_en_IBUF
    SLICE_X30Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.464 r  crono/contatore_ore/count[31]_i_1/O
                         net (fo=101, estimated)      1.698     6.162    crono/contatore_minuti/p_2_in
    SLICE_X4Y87          FDCE                                         r  crono/contatore_minuti/count_reg[31]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 crono/contatore_secondi/count_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            crono/contatore_secondi/count_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.795%)  route 0.160ns (46.205%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE                         0.000     0.000 r  crono/contatore_secondi/count_reg[0]_C/C
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  crono/contatore_secondi/count_reg[0]_C/Q
                         net (fo=50, estimated)       0.160     0.301    crono/contatore_secondi/count_reg[0]_C_n_0
    SLICE_X3Y99          LUT4 (Prop_lut4_I3_O)        0.045     0.346 r  crono/contatore_secondi/count[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.346    crono/contatore_secondi/count[0]_C_i_1_n_0
    SLICE_X3Y99          FDCE                                         r  crono/contatore_secondi/count_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/contatore_minuti/count_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            crono/contatore_minuti/count_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.186ns (43.292%)  route 0.244ns (56.708%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  crono/contatore_minuti/count_reg[0]_C/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  crono/contatore_minuti/count_reg[0]_C/Q
                         net (fo=50, estimated)       0.244     0.385    crono/contatore_minuti/count_reg[0]_C_n_0
    SLICE_X4Y83          LUT4 (Prop_lut4_I3_O)        0.045     0.430 r  crono/contatore_minuti/count[0]_C_i_1__0/O
                         net (fo=1, routed)           0.000     0.430    crono/contatore_minuti/count[0]_C_i_1__0_n_0
    SLICE_X4Y83          FDCE                                         r  crono/contatore_minuti/count_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/contatore_minuti/count_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            crono/contatore_minuti/count_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.186ns (40.178%)  route 0.277ns (59.822%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE                         0.000     0.000 r  crono/contatore_minuti/count_reg[5]_C/C
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  crono/contatore_minuti/count_reg[5]_C/Q
                         net (fo=6, estimated)        0.277     0.418    crono/contatore_minuti/count_reg[5]_C_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I3_O)        0.045     0.463 r  crono/contatore_minuti/count[5]_C_i_1__0/O
                         net (fo=1, routed)           0.000     0.463    crono/contatore_minuti/count[5]_C_i_1__0_n_0
    SLICE_X3Y86          FDCE                                         r  crono/contatore_minuti/count_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/contatore_secondi/count_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            crono/contatore_secondi/count_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.186ns (40.178%)  route 0.277ns (59.822%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE                         0.000     0.000 r  crono/contatore_secondi/count_reg[5]_C/C
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  crono/contatore_secondi/count_reg[5]_C/Q
                         net (fo=6, estimated)        0.277     0.418    crono/contatore_secondi/count_reg[5]_C_n_0
    SLICE_X1Y107         LUT4 (Prop_lut4_I3_O)        0.045     0.463 r  crono/contatore_secondi/count[5]_C_i_1/O
                         net (fo=1, routed)           0.000     0.463    crono/contatore_secondi/count[5]_C_i_1_n_0
    SLICE_X1Y107         FDCE                                         r  crono/contatore_secondi/count_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/contatore_minuti/count_reg[4]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            crono/contatore_minuti/count_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.186ns (40.069%)  route 0.278ns (59.931%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDCE                         0.000     0.000 r  crono/contatore_minuti/count_reg[4]_C/C
    SLICE_X5Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  crono/contatore_minuti/count_reg[4]_C/Q
                         net (fo=7, estimated)        0.278     0.419    crono/contatore_minuti/count_reg[4]_C_n_0
    SLICE_X5Y87          LUT4 (Prop_lut4_I3_O)        0.045     0.464 r  crono/contatore_minuti/count[4]_C_i_1__0/O
                         net (fo=1, routed)           0.000     0.464    crono/contatore_minuti/count[4]_C_i_1__0_n_0
    SLICE_X5Y87          FDCE                                         r  crono/contatore_minuti/count_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/contatore_ore/count_reg[4]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            crono/contatore_ore/count_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.186ns (40.069%)  route 0.278ns (59.931%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDCE                         0.000     0.000 r  crono/contatore_ore/count_reg[4]_C/C
    SLICE_X31Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  crono/contatore_ore/count_reg[4]_C/Q
                         net (fo=7, estimated)        0.278     0.419    crono/contatore_ore/count_reg[4]_C_n_0
    SLICE_X31Y103        LUT4 (Prop_lut4_I3_O)        0.045     0.464 r  crono/contatore_ore/count[4]_C_i_1__1/O
                         net (fo=1, routed)           0.000     0.464    crono/contatore_ore/count[4]_C_i_1__1_n_0
    SLICE_X31Y103        FDCE                                         r  crono/contatore_ore/count_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/contatore_minuti/count_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            crono/contatore_minuti/count_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.467ns  (logic 0.186ns (39.852%)  route 0.281ns (60.148%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDCE                         0.000     0.000 r  crono/contatore_minuti/count_reg[2]_C/C
    SLICE_X5Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  crono/contatore_minuti/count_reg[2]_C/Q
                         net (fo=9, estimated)        0.281     0.422    crono/contatore_minuti/count_reg[2]_C_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I3_O)        0.045     0.467 r  crono/contatore_minuti/count[2]_C_i_1__0/O
                         net (fo=1, routed)           0.000     0.467    crono/contatore_minuti/count[2]_C_i_1__0_n_0
    SLICE_X5Y84          FDCE                                         r  crono/contatore_minuti/count_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/contatore_secondi/count_reg[4]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            crono/contatore_secondi/count_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.186ns (39.566%)  route 0.284ns (60.434%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE                         0.000     0.000 r  crono/contatore_secondi/count_reg[4]_C/C
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  crono/contatore_secondi/count_reg[4]_C/Q
                         net (fo=7, estimated)        0.284     0.425    crono/contatore_secondi/count_reg[4]_C_n_0
    SLICE_X0Y103         LUT4 (Prop_lut4_I3_O)        0.045     0.470 r  crono/contatore_secondi/count[4]_C_i_1/O
                         net (fo=1, routed)           0.000     0.470    crono/contatore_secondi/count[4]_C_i_1_n_0
    SLICE_X0Y103         FDCE                                         r  crono/contatore_secondi/count_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/contatore_minuti/count_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            crono/contatore_minuti/count_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.186ns (39.495%)  route 0.285ns (60.505%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE                         0.000     0.000 r  crono/contatore_minuti/count_reg[1]_C/C
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  crono/contatore_minuti/count_reg[1]_C/Q
                         net (fo=14, estimated)       0.285     0.426    crono/contatore_minuti/count_reg[1]_C_n_0
    SLICE_X3Y85          LUT4 (Prop_lut4_I3_O)        0.045     0.471 r  crono/contatore_minuti/count[1]_C_i_1__0/O
                         net (fo=1, routed)           0.000     0.471    crono/contatore_minuti/count[1]_C_i_1__0_n_0
    SLICE_X3Y85          FDCE                                         r  crono/contatore_minuti/count_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/contatore_ore/count_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            crono/contatore_ore/count_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.186ns (39.354%)  route 0.287ns (60.646%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE                         0.000     0.000 r  crono/contatore_ore/count_reg[2]_C/C
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  crono/contatore_ore/count_reg[2]_C/Q
                         net (fo=9, estimated)        0.287     0.428    crono/contatore_ore/count_reg[2]_C_n_0
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.045     0.473 r  crono/contatore_ore/count[2]_C_i_1__1/O
                         net (fo=1, routed)           0.000     0.473    crono/contatore_ore/count[2]_C_i_1__1_n_0
    SLICE_X32Y100        FDCE                                         r  crono/contatore_ore/count_reg[2]_C/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           149 Endpoints
Min Delay           149 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 it/mem_temps[0].reg_temp/y_temp_reg[18]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.665ns  (logic 4.648ns (39.848%)  route 7.017ns (60.152%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        2.025     8.507    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.603 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.627    10.230    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X28Y102        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.422    10.652 r  it/mem_temps[0].reg_temp/y_temp_reg[18]/Q
                         net (fo=2, estimated)        0.815    11.467    it/mem_temps[0].reg_temp/Q[18]
    SLICE_X28Y101        LUT3 (Prop_lut3_I0_O)        0.299    11.766 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_25/O
                         net (fo=1, estimated)        0.716    12.482    it/mem_temps[0].reg_temp/y[18]
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.124    12.606 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_13/O
                         net (fo=1, estimated)        1.135    13.741    it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_13_n_0
    SLICE_X12Y99         LUT5 (Prop_lut5_I0_O)        0.124    13.865 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, estimated)        0.806    14.671    it/mem_temps[0].reg_temp/seven_segment_array/sel0[2]
    SLICE_X14Y99         LUT6 (Prop_lut6_I3_O)        0.124    14.795 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, estimated)        3.545    18.340    cathodes_out_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    21.895 r  cathodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.895    cathodes_out[1]
    R10                                                               r  cathodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 it/mem_temps[0].reg_temp/y_temp_reg[18]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.495ns  (logic 4.670ns (40.627%)  route 6.825ns (59.373%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        2.025     8.507    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.603 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.627    10.230    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X28Y102        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.422    10.652 r  it/mem_temps[0].reg_temp/y_temp_reg[18]/Q
                         net (fo=2, estimated)        0.815    11.467    it/mem_temps[0].reg_temp/Q[18]
    SLICE_X28Y101        LUT3 (Prop_lut3_I0_O)        0.299    11.766 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_25/O
                         net (fo=1, estimated)        0.716    12.482    it/mem_temps[0].reg_temp/y[18]
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.124    12.606 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_13/O
                         net (fo=1, estimated)        1.135    13.741    it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_13_n_0
    SLICE_X12Y99         LUT5 (Prop_lut5_I0_O)        0.124    13.865 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, estimated)        0.622    14.487    it/mem_temps[0].reg_temp/seven_segment_array/sel0[2]
    SLICE_X14Y99         LUT6 (Prop_lut6_I3_O)        0.124    14.611 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, estimated)        3.537    18.148    cathodes_out_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    21.725 r  cathodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.725    cathodes_out[0]
    T10                                                               r  cathodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 it/mem_temps[0].reg_temp/y_temp_reg[18]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.406ns  (logic 4.654ns (40.802%)  route 6.752ns (59.198%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        2.025     8.507    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.603 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.627    10.230    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X28Y102        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.422    10.652 r  it/mem_temps[0].reg_temp/y_temp_reg[18]/Q
                         net (fo=2, estimated)        0.815    11.467    it/mem_temps[0].reg_temp/Q[18]
    SLICE_X28Y101        LUT3 (Prop_lut3_I0_O)        0.299    11.766 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_25/O
                         net (fo=1, estimated)        0.716    12.482    it/mem_temps[0].reg_temp/y[18]
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.124    12.606 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_13/O
                         net (fo=1, estimated)        1.135    13.741    it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_13_n_0
    SLICE_X12Y99         LUT5 (Prop_lut5_I0_O)        0.124    13.865 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, estimated)        0.774    14.639    it/mem_temps[0].reg_temp/seven_segment_array/sel0[2]
    SLICE_X14Y99         LUT6 (Prop_lut6_I3_O)        0.124    14.763 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, estimated)        3.312    18.075    cathodes_out_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    21.635 r  cathodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    21.635    cathodes_out[5]
    T11                                                               r  cathodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 it/mem_temps[0].reg_temp/y_temp_reg[18]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.931ns  (logic 4.627ns (42.327%)  route 6.304ns (57.673%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        2.025     8.507    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.603 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.627    10.230    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X28Y102        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.422    10.652 r  it/mem_temps[0].reg_temp/y_temp_reg[18]/Q
                         net (fo=2, estimated)        0.815    11.467    it/mem_temps[0].reg_temp/Q[18]
    SLICE_X28Y101        LUT3 (Prop_lut3_I0_O)        0.299    11.766 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_25/O
                         net (fo=1, estimated)        0.716    12.482    it/mem_temps[0].reg_temp/y[18]
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.124    12.606 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_13/O
                         net (fo=1, estimated)        1.135    13.741    it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_13_n_0
    SLICE_X12Y99         LUT5 (Prop_lut5_I0_O)        0.124    13.865 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, estimated)        0.591    14.456    it/mem_temps[0].reg_temp/seven_segment_array/sel0[2]
    SLICE_X14Y100        LUT6 (Prop_lut6_I4_O)        0.124    14.580 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, estimated)        3.047    17.627    cathodes_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    21.160 r  cathodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    21.160    cathodes_out[4]
    P15                                                               r  cathodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 it/mem_temps[0].reg_temp/y_temp_reg[18]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.455ns  (logic 4.643ns (44.411%)  route 5.812ns (55.589%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        2.025     8.507    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.603 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.627    10.230    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X28Y102        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.422    10.652 r  it/mem_temps[0].reg_temp/y_temp_reg[18]/Q
                         net (fo=2, estimated)        0.815    11.467    it/mem_temps[0].reg_temp/Q[18]
    SLICE_X28Y101        LUT3 (Prop_lut3_I0_O)        0.299    11.766 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_25/O
                         net (fo=1, estimated)        0.716    12.482    it/mem_temps[0].reg_temp/y[18]
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.124    12.606 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_13/O
                         net (fo=1, estimated)        1.135    13.741    it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_13_n_0
    SLICE_X12Y99         LUT5 (Prop_lut5_I0_O)        0.124    13.865 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, estimated)        0.634    14.499    it/mem_temps[0].reg_temp/seven_segment_array/sel0[2]
    SLICE_X14Y100        LUT6 (Prop_lut6_I3_O)        0.124    14.623 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, estimated)        2.512    17.135    cathodes_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    20.685 r  cathodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.685    cathodes_out[3]
    K13                                                               r  cathodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 it/mem_temps[0].reg_temp/y_temp_reg[18]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.383ns  (logic 4.630ns (44.594%)  route 5.753ns (55.406%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        2.025     8.507    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.603 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.627    10.230    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X28Y102        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.422    10.652 r  it/mem_temps[0].reg_temp/y_temp_reg[18]/Q
                         net (fo=2, estimated)        0.815    11.467    it/mem_temps[0].reg_temp/Q[18]
    SLICE_X28Y101        LUT3 (Prop_lut3_I0_O)        0.299    11.766 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_25/O
                         net (fo=1, estimated)        0.716    12.482    it/mem_temps[0].reg_temp/y[18]
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.124    12.606 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_13/O
                         net (fo=1, estimated)        1.135    13.741    it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_13_n_0
    SLICE_X12Y99         LUT5 (Prop_lut5_I0_O)        0.124    13.865 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, estimated)        0.791    14.656    it/mem_temps[0].reg_temp/seven_segment_array/sel0[2]
    SLICE_X14Y99         LUT6 (Prop_lut6_I4_O)        0.124    14.780 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, estimated)        2.296    17.076    cathodes_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    20.613 r  cathodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.613    cathodes_out[6]
    L18                                                               r  cathodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 it/mem_temps[0].reg_temp/y_temp_reg[18]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.814ns  (logic 4.586ns (46.729%)  route 5.228ns (53.271%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        2.025     8.507    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.603 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.627    10.230    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X28Y102        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.422    10.652 r  it/mem_temps[0].reg_temp/y_temp_reg[18]/Q
                         net (fo=2, estimated)        0.815    11.467    it/mem_temps[0].reg_temp/Q[18]
    SLICE_X28Y101        LUT3 (Prop_lut3_I0_O)        0.299    11.766 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_25/O
                         net (fo=1, estimated)        0.716    12.482    it/mem_temps[0].reg_temp/y[18]
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.124    12.606 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_13/O
                         net (fo=1, estimated)        1.135    13.741    it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_13_n_0
    SLICE_X12Y99         LUT5 (Prop_lut5_I0_O)        0.124    13.865 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, estimated)        0.443    14.308    it/mem_temps[0].reg_temp/seven_segment_array/sel0[2]
    SLICE_X14Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.432 r  it/mem_temps[0].reg_temp/cathodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, estimated)        2.119    16.551    cathodes_out_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    20.044 r  cathodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.044    cathodes_out[2]
    K16                                                               r  cathodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.836ns  (logic 4.519ns (51.145%)  route 4.317ns (48.855%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.646     5.249    seven_segment_array/counter_instance/clock_in_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  seven_segment_array/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.419     5.668 r  seven_segment_array/counter_instance/c_reg[2]/Q
                         net (fo=18, estimated)       1.049     6.717    seven_segment_array/counter_instance/c_reg[2]_1
    SLICE_X9Y96          LUT3 (Prop_lut3_I0_O)        0.324     7.041 r  seven_segment_array/counter_instance/anodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, estimated)        3.268    10.309    anodes_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776    14.085 r  anodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.085    anodes_out[2]
    T9                                                                r  anodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.698ns  (logic 4.484ns (58.248%)  route 3.214ns (41.752%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.646     5.249    seven_segment_array/counter_instance/clock_in_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  seven_segment_array/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.419     5.668 r  seven_segment_array/counter_instance/c_reg[2]/Q
                         net (fo=18, estimated)       1.155     6.823    seven_segment_array/counter_instance/c_reg[2]_1
    SLICE_X6Y100         LUT3 (Prop_lut3_I2_O)        0.322     7.145 r  seven_segment_array/counter_instance/cathodes_out_OBUF[7]_inst_i_1/O
                         net (fo=1, estimated)        2.059     9.204    cathodes_out_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         3.743    12.947 r  cathodes_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.947    cathodes_out[7]
    H15                                                               r  cathodes_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.686ns  (logic 4.501ns (58.561%)  route 3.185ns (41.439%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.646     5.249    seven_segment_array/counter_instance/clock_in_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  seven_segment_array/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.419     5.668 r  seven_segment_array/counter_instance/c_reg[2]/Q
                         net (fo=18, estimated)       1.134     6.802    seven_segment_array/counter_instance/c_reg[2]_1
    SLICE_X7Y100         LUT3 (Prop_lut3_I2_O)        0.322     7.124 r  seven_segment_array/counter_instance/anodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, estimated)        2.051     9.175    anodes_out_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.760    12.935 r  anodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.935    anodes_out[3]
    J14                                                               r  anodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debouncer_set_h/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/contatore_ore/count_reg[3]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.647ns  (logic 0.186ns (28.742%)  route 0.461ns (71.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.572     1.701    debouncer_set_h/clock_in_IBUF_BUFG
    SLICE_X29Y98         FDRE                                         r  debouncer_set_h/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.842 f  debouncer_set_h/CLEARED_BTN_reg/Q
                         net (fo=13, estimated)       0.293     2.135    crono/contatore_ore/read_strobe_set_h
    SLICE_X31Y98         LUT5 (Prop_lut5_I1_O)        0.045     2.180 f  crono/contatore_ore/count_reg[3]_LDC_i_1__1/O
                         net (fo=2, estimated)        0.168     2.348    crono/contatore_ore/count_reg[3]_LDC_i_1__1_n_0
    SLICE_X31Y98         FDPE                                         f  crono/contatore_ore/count_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_set_h/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/contatore_ore/count_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.756ns  (logic 0.186ns (24.593%)  route 0.570ns (75.407%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.572     1.701    debouncer_set_h/clock_in_IBUF_BUFG
    SLICE_X29Y98         FDRE                                         r  debouncer_set_h/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.842 f  debouncer_set_h/CLEARED_BTN_reg/Q
                         net (fo=13, estimated)       0.422     2.264    crono/contatore_ore/read_strobe_set_h
    SLICE_X32Y97         LUT5 (Prop_lut5_I0_O)        0.045     2.309 f  crono/contatore_ore/count_reg[0]_LDC_i_2__1/O
                         net (fo=2, estimated)        0.148     2.458    crono/contatore_ore/count_reg[0]_LDC_i_2__1_n_0
    SLICE_X34Y97         LDCE                                         f  crono/contatore_ore/count_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_set_h/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/contatore_ore/count_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.760ns  (logic 0.186ns (24.484%)  route 0.574ns (75.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.572     1.701    debouncer_set_h/clock_in_IBUF_BUFG
    SLICE_X29Y98         FDRE                                         r  debouncer_set_h/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.842 f  debouncer_set_h/CLEARED_BTN_reg/Q
                         net (fo=13, estimated)       0.259     2.101    debouncer_set_h/read_strobe_set_h
    SLICE_X31Y100        LUT3 (Prop_lut3_I1_O)        0.045     2.146 f  debouncer_set_h/count[31]_i_3__6/O
                         net (fo=30, estimated)       0.315     2.461    crono/contatore_ore/count_reg[31]_rep__1_1
    SLICE_X32Y105        FDCE                                         f  crono/contatore_ore/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_set_h/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/contatore_ore/count_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.760ns  (logic 0.186ns (24.484%)  route 0.574ns (75.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.572     1.701    debouncer_set_h/clock_in_IBUF_BUFG
    SLICE_X29Y98         FDRE                                         r  debouncer_set_h/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.842 f  debouncer_set_h/CLEARED_BTN_reg/Q
                         net (fo=13, estimated)       0.259     2.101    debouncer_set_h/read_strobe_set_h
    SLICE_X31Y100        LUT3 (Prop_lut3_I1_O)        0.045     2.146 f  debouncer_set_h/count[31]_i_3__6/O
                         net (fo=30, estimated)       0.315     2.461    crono/contatore_ore/count_reg[31]_rep__1_1
    SLICE_X32Y105        FDCE                                         f  crono/contatore_ore/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_set_h/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/contatore_ore/count_reg[22]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.760ns  (logic 0.186ns (24.470%)  route 0.574ns (75.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.572     1.701    debouncer_set_h/clock_in_IBUF_BUFG
    SLICE_X29Y98         FDRE                                         r  debouncer_set_h/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.842 f  debouncer_set_h/CLEARED_BTN_reg/Q
                         net (fo=13, estimated)       0.259     2.101    debouncer_set_h/read_strobe_set_h
    SLICE_X31Y100        LUT3 (Prop_lut3_I1_O)        0.045     2.146 f  debouncer_set_h/count[31]_i_3__6/O
                         net (fo=30, estimated)       0.315     2.461    crono/contatore_ore/count_reg[31]_rep__1_1
    SLICE_X32Y106        FDCE                                         f  crono/contatore_ore/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_set_h/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/contatore_ore/count_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.760ns  (logic 0.186ns (24.470%)  route 0.574ns (75.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.572     1.701    debouncer_set_h/clock_in_IBUF_BUFG
    SLICE_X29Y98         FDRE                                         r  debouncer_set_h/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.842 f  debouncer_set_h/CLEARED_BTN_reg/Q
                         net (fo=13, estimated)       0.259     2.101    debouncer_set_h/read_strobe_set_h
    SLICE_X31Y100        LUT3 (Prop_lut3_I1_O)        0.045     2.146 f  debouncer_set_h/count[31]_i_3__6/O
                         net (fo=30, estimated)       0.315     2.461    crono/contatore_ore/count_reg[31]_rep__1_1
    SLICE_X32Y106        FDCE                                         f  crono/contatore_ore/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_set_h/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/contatore_ore/count_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.761ns  (logic 0.186ns (24.457%)  route 0.575ns (75.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.572     1.701    debouncer_set_h/clock_in_IBUF_BUFG
    SLICE_X29Y98         FDRE                                         r  debouncer_set_h/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.842 f  debouncer_set_h/CLEARED_BTN_reg/Q
                         net (fo=13, estimated)       0.259     2.101    debouncer_set_h/read_strobe_set_h
    SLICE_X31Y100        LUT3 (Prop_lut3_I1_O)        0.045     2.146 f  debouncer_set_h/count[31]_i_3__6/O
                         net (fo=30, estimated)       0.316     2.462    crono/contatore_ore/count_reg[31]_rep__1_1
    SLICE_X30Y105        FDCE                                         f  crono/contatore_ore/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_set_h/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/contatore_ore/count_reg[20]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.761ns  (logic 0.186ns (24.457%)  route 0.575ns (75.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.572     1.701    debouncer_set_h/clock_in_IBUF_BUFG
    SLICE_X29Y98         FDRE                                         r  debouncer_set_h/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.842 f  debouncer_set_h/CLEARED_BTN_reg/Q
                         net (fo=13, estimated)       0.259     2.101    debouncer_set_h/read_strobe_set_h
    SLICE_X31Y100        LUT3 (Prop_lut3_I1_O)        0.045     2.146 f  debouncer_set_h/count[31]_i_3__6/O
                         net (fo=30, estimated)       0.316     2.462    crono/contatore_ore/count_reg[31]_rep__1_1
    SLICE_X30Y105        FDCE                                         f  crono/contatore_ore/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_set_h/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/contatore_ore/count_reg[21]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.761ns  (logic 0.186ns (24.457%)  route 0.575ns (75.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.572     1.701    debouncer_set_h/clock_in_IBUF_BUFG
    SLICE_X29Y98         FDRE                                         r  debouncer_set_h/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.842 f  debouncer_set_h/CLEARED_BTN_reg/Q
                         net (fo=13, estimated)       0.259     2.101    debouncer_set_h/read_strobe_set_h
    SLICE_X31Y100        LUT3 (Prop_lut3_I1_O)        0.045     2.146 f  debouncer_set_h/count[31]_i_3__6/O
                         net (fo=30, estimated)       0.316     2.462    crono/contatore_ore/count_reg[31]_rep__1_1
    SLICE_X30Y105        FDCE                                         f  crono/contatore_ore/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_set_h/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/contatore_ore/count_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.761ns  (logic 0.186ns (24.457%)  route 0.575ns (75.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.572     1.701    debouncer_set_h/clock_in_IBUF_BUFG
    SLICE_X29Y98         FDRE                                         r  debouncer_set_h/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.842 f  debouncer_set_h/CLEARED_BTN_reg/Q
                         net (fo=13, estimated)       0.259     2.101    debouncer_set_h/read_strobe_set_h
    SLICE_X31Y100        LUT3 (Prop_lut3_I1_O)        0.045     2.146 f  debouncer_set_h/count[31]_i_3__6/O
                         net (fo=30, estimated)       0.316     2.462    crono/contatore_ore/count_reg[31]_rep__1_1
    SLICE_X30Y105        FDCE                                         f  crono/contatore_ore/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           455 Endpoints
Min Delay           455 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 crono/contatore_secondi/count_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            it/mem_temps[0].reg_temp/y_temp_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.792ns  (logic 9.034ns (41.456%)  route 12.758ns (58.544%))
  Logic Levels:           33  (CARRY4=19 FDCE=1 LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE                         0.000     0.000 r  crono/contatore_secondi/count_reg[0]_C/C
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  crono/contatore_secondi/count_reg[0]_C/Q
                         net (fo=50, estimated)       1.171     1.627    crono/contatore_secondi/count_reg[0]_C_n_0
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.751 r  crono/contatore_secondi/count[0]_P_i_1/O
                         net (fo=2, estimated)        0.619     2.370    crono/contatore_secondi/count[0]
    SLICE_X3Y107         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.950 r  crono/contatore_secondi/y_temp_reg[0]_i_11/CO[3]
                         net (fo=1, estimated)        0.000     2.950    crono/contatore_secondi/y_temp_reg[0]_i_11_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.064 r  crono/contatore_secondi/y_temp_reg[4]_i_181/CO[3]
                         net (fo=1, estimated)        0.000     3.064    crono/contatore_secondi/y_temp_reg[4]_i_181_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.178 r  crono/contatore_secondi/y_temp_reg[4]_i_177/CO[3]
                         net (fo=1, estimated)        0.000     3.178    crono/contatore_secondi/y_temp_reg[4]_i_177_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.491 f  crono/contatore_secondi/y_temp_reg[4]_i_189/O[3]
                         net (fo=6, estimated)        0.990     4.481    crono/contatore_secondi/TY12[16]
    SLICE_X5Y113         LUT3 (Prop_lut3_I0_O)        0.334     4.815 f  crono/contatore_secondi/y_temp[4]_i_188/O
                         net (fo=29, estimated)       1.223     6.038    crono/contatore_secondi/y_temp[4]_i_188_n_0
    SLICE_X9Y103         LUT6 (Prop_lut6_I3_O)        0.326     6.364 r  crono/contatore_secondi/y_temp[4]_i_112/O
                         net (fo=8, estimated)        0.467     6.831    crono/contatore_secondi/y_temp[4]_i_112_n_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.124     6.955 r  crono/contatore_secondi/y_temp[4]_i_213/O
                         net (fo=1, routed)           0.000     6.955    crono/contatore_secondi/y_temp[4]_i_213_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.488 r  crono/contatore_secondi/y_temp_reg[4]_i_140/CO[3]
                         net (fo=1, estimated)        0.000     7.488    crono/contatore_secondi/y_temp_reg[4]_i_140_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.605 r  crono/contatore_secondi/y_temp_reg[4]_i_56/CO[3]
                         net (fo=1, estimated)        0.000     7.605    crono/contatore_secondi/y_temp_reg[4]_i_56_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.722 r  crono/contatore_secondi/y_temp_reg[4]_i_176/CO[3]
                         net (fo=1, estimated)        0.000     7.722    crono/contatore_secondi/y_temp_reg[4]_i_176_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.839 r  crono/contatore_secondi/y_temp_reg[4]_i_191/CO[3]
                         net (fo=1, estimated)        0.000     7.839    crono/contatore_secondi/y_temp_reg[4]_i_191_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.956 r  crono/contatore_secondi/y_temp_reg[7]_i_54/CO[3]
                         net (fo=1, estimated)        0.000     7.956    crono/contatore_secondi/y_temp_reg[7]_i_54_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.210 f  crono/contatore_secondi/y_temp_reg[5]_i_161/CO[0]
                         net (fo=40, estimated)       0.675     8.885    crono/contatore_secondi/y_temp_reg[5]_i_161_n_3
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.367     9.252 r  crono/contatore_secondi/y_temp[5]_i_249/O
                         net (fo=2, estimated)        0.764    10.016    crono/contatore_secondi/y_temp[5]_i_249_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.536 r  crono/contatore_secondi/y_temp_reg[5]_i_196/CO[3]
                         net (fo=1, estimated)        0.000    10.536    crono/contatore_secondi/y_temp_reg[5]_i_196_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.653 r  crono/contatore_secondi/y_temp_reg[5]_i_138/CO[3]
                         net (fo=1, estimated)        0.000    10.653    crono/contatore_secondi/y_temp_reg[5]_i_138_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.976 r  crono/contatore_secondi/y_temp_reg[5]_i_89/O[1]
                         net (fo=4, estimated)        1.118    12.094    crono_n_69
    SLICE_X13Y113        LUT3 (Prop_lut3_I0_O)        0.334    12.428 r  y_temp[5]_i_144/O
                         net (fo=1, estimated)        0.433    12.861    y_temp[5]_i_144_n_0
    SLICE_X12Y112        LUT6 (Prop_lut6_I5_O)        0.332    13.193 r  y_temp[5]_i_85/O
                         net (fo=1, routed)           0.000    13.193    crono/contatore_secondi/y_temp_reg[5]_i_46_0[3]
    SLICE_X12Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.569 r  crono/contatore_secondi/y_temp_reg[5]_i_51/CO[3]
                         net (fo=1, estimated)        0.000    13.569    crono/contatore_secondi/y_temp_reg[5]_i_51_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.884 r  crono/contatore_secondi/y_temp_reg[5]_i_28/O[3]
                         net (fo=3, estimated)        0.716    14.600    it/mem_temps[0].reg_temp/y_temp[5]_i_36[3]
    SLICE_X11Y115        LUT2 (Prop_lut2_I0_O)        0.307    14.907 r  it/mem_temps[0].reg_temp/y_temp[5]_i_47/O
                         net (fo=1, routed)           0.000    14.907    it/mem_temps[0].reg_temp/y_temp[5]_i_47_n_0
    SLICE_X11Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.308 r  it/mem_temps[0].reg_temp/y_temp_reg[5]_i_24/CO[3]
                         net (fo=1, estimated)        0.000    15.308    it/mem_temps[0].reg_temp/y_temp_reg[5]_i_24_n_0
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.642 r  it/mem_temps[0].reg_temp/y_temp_reg[5]_i_12/O[1]
                         net (fo=3, estimated)        0.708    16.350    crono/contatore_secondi/y_temp_reg[5]_i_4_0[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I0_O)        0.303    16.653 r  crono/contatore_secondi/y_temp[5]_i_15/O
                         net (fo=1, estimated)        0.521    17.174    crono/contatore_secondi/y_temp[5]_i_15_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.559 r  crono/contatore_secondi/y_temp_reg[5]_i_7/CO[3]
                         net (fo=1, estimated)        0.000    17.559    crono/contatore_secondi/y_temp_reg[5]_i_7_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.716 f  crono/contatore_secondi/y_temp_reg[5]_i_4/CO[1]
                         net (fo=5, estimated)        1.118    18.834    crono/contatore_secondi/y_temp_reg[5]_i_4_n_2
    SLICE_X13Y105        LUT5 (Prop_lut5_I0_O)        0.329    19.163 r  crono/contatore_secondi/y_temp[4]_i_3/O
                         net (fo=6, estimated)        0.614    19.777    crono/contatore_secondi/count_reg[30]_0
    SLICE_X13Y101        LUT5 (Prop_lut5_I3_O)        0.124    19.901 r  crono/contatore_secondi/y_temp[7]_i_4/O
                         net (fo=3, estimated)        0.468    20.369    crono/contatore_secondi/y_temp[7]_i_4_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I4_O)        0.124    20.493 r  crono/contatore_secondi/y_temp[7]_i_2/O
                         net (fo=1, estimated)        1.153    21.646    it/uc/CIFRA1_SECONDI[1]
    SLICE_X12Y99         LUT3 (Prop_lut3_I0_O)        0.146    21.792 r  it/uc/y_temp[7]_i_1/O
                         net (fo=1, routed)           0.000    21.792    it/mem_temps[0].reg_temp/D[7]
    SLICE_X12Y99         FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        1.924     8.335    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.426 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.525     9.951    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X12Y99         FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 crono/contatore_minuti/count_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            it/mem_temps[0].reg_temp/y_temp_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.669ns  (logic 9.214ns (42.522%)  route 12.455ns (57.478%))
  Logic Levels:           35  (CARRY4=19 FDCE=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  crono/contatore_minuti/count_reg[0]_C/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  crono/contatore_minuti/count_reg[0]_C/Q
                         net (fo=50, estimated)       1.225     1.681    crono/contatore_minuti/count_reg[0]_C_n_0
    SLICE_X6Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.805 r  crono/contatore_minuti/count[0]_P_i_1__0/O
                         net (fo=2, estimated)        0.531     2.336    crono/contatore_minuti/count[0]
    SLICE_X6Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.931 r  crono/contatore_minuti/y_temp_reg[8]_i_11/CO[3]
                         net (fo=1, estimated)        0.000     2.931    crono/contatore_minuti/y_temp_reg[8]_i_11_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.048 r  crono/contatore_minuti/y_temp_reg[12]_i_181/CO[3]
                         net (fo=1, estimated)        0.000     3.048    crono/contatore_minuti/y_temp_reg[12]_i_181_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.165 r  crono/contatore_minuti/y_temp_reg[12]_i_177/CO[3]
                         net (fo=1, estimated)        0.000     3.165    crono/contatore_minuti/y_temp_reg[12]_i_177_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.488 f  crono/contatore_minuti/y_temp_reg[12]_i_189/O[1]
                         net (fo=10, estimated)       1.285     4.773    crono/contatore_minuti/TY12[14]
    SLICE_X8Y93          LUT3 (Prop_lut3_I0_O)        0.334     5.107 f  crono/contatore_minuti/y_temp[12]_i_178/O
                         net (fo=26, estimated)       0.926     6.033    crono/contatore_minuti/y_temp[12]_i_178_n_0
    SLICE_X12Y81         LUT6 (Prop_lut6_I3_O)        0.348     6.381 r  crono/contatore_minuti/y_temp[12]_i_78/O
                         net (fo=8, estimated)        0.481     6.862    crono/contatore_minuti/y_temp[12]_i_78_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  crono/contatore_minuti/y_temp[12]_i_264/O
                         net (fo=1, routed)           0.000     6.986    crono/contatore_minuti/y_temp[12]_i_264_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.387 r  crono/contatore_minuti/y_temp_reg[12]_i_206/CO[3]
                         net (fo=1, estimated)        0.000     7.387    crono/contatore_minuti/y_temp_reg[12]_i_206_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.501 r  crono/contatore_minuti/y_temp_reg[12]_i_140/CO[3]
                         net (fo=1, estimated)        0.000     7.501    crono/contatore_minuti/y_temp_reg[12]_i_140_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.615 r  crono/contatore_minuti/y_temp_reg[12]_i_56/CO[3]
                         net (fo=1, estimated)        0.000     7.615    crono/contatore_minuti/y_temp_reg[12]_i_56_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.729 r  crono/contatore_minuti/y_temp_reg[12]_i_176/CO[3]
                         net (fo=1, estimated)        0.000     7.729    crono/contatore_minuti/y_temp_reg[12]_i_176_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.843 r  crono/contatore_minuti/y_temp_reg[12]_i_191/CO[3]
                         net (fo=1, estimated)        0.000     7.843    crono/contatore_minuti/y_temp_reg[12]_i_191_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.957 r  crono/contatore_minuti/y_temp_reg[15]_i_54/CO[3]
                         net (fo=1, estimated)        0.000     7.957    crono/contatore_minuti/y_temp_reg[15]_i_54_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.228 f  crono/contatore_minuti/y_temp_reg[13]_i_161/CO[0]
                         net (fo=40, estimated)       0.817     9.045    crono/contatore_minuti/y_temp_reg[13]_i_161_n_3
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.373     9.418 r  crono/contatore_minuti/y_temp[13]_i_202/O
                         net (fo=2, estimated)        0.738    10.156    crono/contatore_minuti/y_temp[13]_i_202_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.280 r  crono/contatore_minuti/y_temp[13]_i_206/O
                         net (fo=1, routed)           0.000    10.280    crono/contatore_minuti/y_temp[13]_i_206_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.681 r  crono/contatore_minuti/y_temp_reg[13]_i_138/CO[3]
                         net (fo=1, estimated)        0.000    10.681    crono/contatore_minuti/y_temp_reg[13]_i_138_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.903 r  crono/contatore_minuti/y_temp_reg[13]_i_89/O[0]
                         net (fo=3, estimated)        1.116    12.019    crono_n_175
    SLICE_X15Y96         LUT3 (Prop_lut3_I0_O)        0.327    12.346 f  y_temp[13]_i_140/O
                         net (fo=2, estimated)        0.312    12.658    y_temp[13]_i_140_n_0
    SLICE_X15Y94         LUT5 (Prop_lut5_I4_O)        0.326    12.984 r  y_temp[13]_i_81/O
                         net (fo=2, estimated)        0.466    13.450    y_temp[13]_i_81_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.574 r  y_temp[13]_i_85/O
                         net (fo=1, routed)           0.000    13.574    crono/contatore_minuti/y_temp_reg[13]_i_46_0[3]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.950 r  crono/contatore_minuti/y_temp_reg[13]_i_51/CO[3]
                         net (fo=1, estimated)        0.000    13.950    crono/contatore_minuti/y_temp_reg[13]_i_51_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.265 r  crono/contatore_minuti/y_temp_reg[13]_i_28/O[3]
                         net (fo=3, estimated)        0.764    15.029    it/mem_temps[0].reg_temp/y_temp[13]_i_36[3]
    SLICE_X13Y96         LUT2 (Prop_lut2_I0_O)        0.307    15.336 r  it/mem_temps[0].reg_temp/y_temp[13]_i_47/O
                         net (fo=1, routed)           0.000    15.336    it/mem_temps[0].reg_temp/y_temp[13]_i_47_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.737 r  it/mem_temps[0].reg_temp/y_temp_reg[13]_i_24/CO[3]
                         net (fo=1, estimated)        0.000    15.737    it/mem_temps[0].reg_temp/y_temp_reg[13]_i_24_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.071 r  it/mem_temps[0].reg_temp/y_temp_reg[13]_i_12/O[1]
                         net (fo=3, estimated)        0.754    16.825    crono/contatore_minuti/y_temp_reg[13]_i_4_0[1]
    SLICE_X6Y95          LUT4 (Prop_lut4_I0_O)        0.303    17.128 r  crono/contatore_minuti/y_temp[13]_i_15/O
                         net (fo=1, estimated)        0.521    17.649    crono/contatore_minuti/y_temp[13]_i_15_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.034 r  crono/contatore_minuti/y_temp_reg[13]_i_7/CO[3]
                         net (fo=1, estimated)        0.000    18.034    crono/contatore_minuti/y_temp_reg[13]_i_7_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.191 f  crono/contatore_minuti/y_temp_reg[13]_i_4/CO[1]
                         net (fo=5, estimated)        0.831    19.022    crono/contatore_minuti/y_temp_reg[13]_i_4_n_2
    SLICE_X7Y97          LUT5 (Prop_lut5_I0_O)        0.357    19.379 r  crono/contatore_minuti/y_temp[12]_i_3/O
                         net (fo=6, estimated)        0.389    19.768    crono/contatore_minuti/count_reg[30]_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I3_O)        0.326    20.094 r  crono/contatore_minuti/y_temp[15]_i_4/O
                         net (fo=3, estimated)        0.313    20.407    crono/contatore_minuti/y_temp[15]_i_4_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I4_O)        0.124    20.531 r  crono/contatore_minuti/y_temp[15]_i_2/O
                         net (fo=1, estimated)        0.986    21.517    it/uc/CIFRA1_MINUTI[1]
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.152    21.669 r  it/uc/y_temp[15]_i_1/O
                         net (fo=1, routed)           0.000    21.669    it/mem_temps[0].reg_temp/D[15]
    SLICE_X7Y99          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        1.924     8.335    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.426 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.604    10.030    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X7Y99          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 crono/contatore_secondi/count_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            it/mem_temps[0].reg_temp/y_temp_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.340ns  (logic 9.012ns (42.231%)  route 12.328ns (57.769%))
  Logic Levels:           33  (CARRY4=19 FDCE=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE                         0.000     0.000 r  crono/contatore_secondi/count_reg[0]_C/C
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  crono/contatore_secondi/count_reg[0]_C/Q
                         net (fo=50, estimated)       1.171     1.627    crono/contatore_secondi/count_reg[0]_C_n_0
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.751 r  crono/contatore_secondi/count[0]_P_i_1/O
                         net (fo=2, estimated)        0.619     2.370    crono/contatore_secondi/count[0]
    SLICE_X3Y107         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.950 r  crono/contatore_secondi/y_temp_reg[0]_i_11/CO[3]
                         net (fo=1, estimated)        0.000     2.950    crono/contatore_secondi/y_temp_reg[0]_i_11_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.064 r  crono/contatore_secondi/y_temp_reg[4]_i_181/CO[3]
                         net (fo=1, estimated)        0.000     3.064    crono/contatore_secondi/y_temp_reg[4]_i_181_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.178 r  crono/contatore_secondi/y_temp_reg[4]_i_177/CO[3]
                         net (fo=1, estimated)        0.000     3.178    crono/contatore_secondi/y_temp_reg[4]_i_177_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.491 f  crono/contatore_secondi/y_temp_reg[4]_i_189/O[3]
                         net (fo=6, estimated)        0.990     4.481    crono/contatore_secondi/TY12[16]
    SLICE_X5Y113         LUT3 (Prop_lut3_I0_O)        0.334     4.815 f  crono/contatore_secondi/y_temp[4]_i_188/O
                         net (fo=29, estimated)       1.223     6.038    crono/contatore_secondi/y_temp[4]_i_188_n_0
    SLICE_X9Y103         LUT6 (Prop_lut6_I3_O)        0.326     6.364 r  crono/contatore_secondi/y_temp[4]_i_112/O
                         net (fo=8, estimated)        0.467     6.831    crono/contatore_secondi/y_temp[4]_i_112_n_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.124     6.955 r  crono/contatore_secondi/y_temp[4]_i_213/O
                         net (fo=1, routed)           0.000     6.955    crono/contatore_secondi/y_temp[4]_i_213_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.488 r  crono/contatore_secondi/y_temp_reg[4]_i_140/CO[3]
                         net (fo=1, estimated)        0.000     7.488    crono/contatore_secondi/y_temp_reg[4]_i_140_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.605 r  crono/contatore_secondi/y_temp_reg[4]_i_56/CO[3]
                         net (fo=1, estimated)        0.000     7.605    crono/contatore_secondi/y_temp_reg[4]_i_56_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.722 r  crono/contatore_secondi/y_temp_reg[4]_i_176/CO[3]
                         net (fo=1, estimated)        0.000     7.722    crono/contatore_secondi/y_temp_reg[4]_i_176_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.839 r  crono/contatore_secondi/y_temp_reg[4]_i_191/CO[3]
                         net (fo=1, estimated)        0.000     7.839    crono/contatore_secondi/y_temp_reg[4]_i_191_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.956 r  crono/contatore_secondi/y_temp_reg[7]_i_54/CO[3]
                         net (fo=1, estimated)        0.000     7.956    crono/contatore_secondi/y_temp_reg[7]_i_54_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.210 f  crono/contatore_secondi/y_temp_reg[5]_i_161/CO[0]
                         net (fo=40, estimated)       0.675     8.885    crono/contatore_secondi/y_temp_reg[5]_i_161_n_3
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.367     9.252 r  crono/contatore_secondi/y_temp[5]_i_249/O
                         net (fo=2, estimated)        0.764    10.016    crono/contatore_secondi/y_temp[5]_i_249_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.536 r  crono/contatore_secondi/y_temp_reg[5]_i_196/CO[3]
                         net (fo=1, estimated)        0.000    10.536    crono/contatore_secondi/y_temp_reg[5]_i_196_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.653 r  crono/contatore_secondi/y_temp_reg[5]_i_138/CO[3]
                         net (fo=1, estimated)        0.000    10.653    crono/contatore_secondi/y_temp_reg[5]_i_138_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.976 r  crono/contatore_secondi/y_temp_reg[5]_i_89/O[1]
                         net (fo=4, estimated)        1.118    12.094    crono_n_69
    SLICE_X13Y113        LUT3 (Prop_lut3_I0_O)        0.334    12.428 r  y_temp[5]_i_144/O
                         net (fo=1, estimated)        0.433    12.861    y_temp[5]_i_144_n_0
    SLICE_X12Y112        LUT6 (Prop_lut6_I5_O)        0.332    13.193 r  y_temp[5]_i_85/O
                         net (fo=1, routed)           0.000    13.193    crono/contatore_secondi/y_temp_reg[5]_i_46_0[3]
    SLICE_X12Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.569 r  crono/contatore_secondi/y_temp_reg[5]_i_51/CO[3]
                         net (fo=1, estimated)        0.000    13.569    crono/contatore_secondi/y_temp_reg[5]_i_51_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.884 r  crono/contatore_secondi/y_temp_reg[5]_i_28/O[3]
                         net (fo=3, estimated)        0.716    14.600    it/mem_temps[0].reg_temp/y_temp[5]_i_36[3]
    SLICE_X11Y115        LUT2 (Prop_lut2_I0_O)        0.307    14.907 r  it/mem_temps[0].reg_temp/y_temp[5]_i_47/O
                         net (fo=1, routed)           0.000    14.907    it/mem_temps[0].reg_temp/y_temp[5]_i_47_n_0
    SLICE_X11Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.308 r  it/mem_temps[0].reg_temp/y_temp_reg[5]_i_24/CO[3]
                         net (fo=1, estimated)        0.000    15.308    it/mem_temps[0].reg_temp/y_temp_reg[5]_i_24_n_0
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.642 r  it/mem_temps[0].reg_temp/y_temp_reg[5]_i_12/O[1]
                         net (fo=3, estimated)        0.708    16.350    crono/contatore_secondi/y_temp_reg[5]_i_4_0[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I0_O)        0.303    16.653 r  crono/contatore_secondi/y_temp[5]_i_15/O
                         net (fo=1, estimated)        0.521    17.174    crono/contatore_secondi/y_temp[5]_i_15_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.559 r  crono/contatore_secondi/y_temp_reg[5]_i_7/CO[3]
                         net (fo=1, estimated)        0.000    17.559    crono/contatore_secondi/y_temp_reg[5]_i_7_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.716 f  crono/contatore_secondi/y_temp_reg[5]_i_4/CO[1]
                         net (fo=5, estimated)        1.118    18.834    crono/contatore_secondi/y_temp_reg[5]_i_4_n_2
    SLICE_X13Y105        LUT5 (Prop_lut5_I0_O)        0.329    19.163 r  crono/contatore_secondi/y_temp[4]_i_3/O
                         net (fo=6, estimated)        0.614    19.777    crono/contatore_secondi/count_reg[30]_0
    SLICE_X13Y101        LUT5 (Prop_lut5_I3_O)        0.124    19.901 r  crono/contatore_secondi/y_temp[7]_i_4/O
                         net (fo=3, estimated)        0.464    20.365    crono/contatore_secondi/y_temp[7]_i_4_n_0
    SLICE_X12Y100        LUT5 (Prop_lut5_I3_O)        0.124    20.489 r  crono/contatore_secondi/y_temp[6]_i_2/O
                         net (fo=1, estimated)        0.727    21.216    it/uc/CIFRA1_SECONDI[0]
    SLICE_X12Y99         LUT3 (Prop_lut3_I0_O)        0.124    21.340 r  it/uc/y_temp[6]_i_1/O
                         net (fo=1, routed)           0.000    21.340    it/mem_temps[0].reg_temp/D[6]
    SLICE_X12Y99         FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        1.924     8.335    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.426 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.525     9.951    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X12Y99         FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 crono/contatore_minuti/count_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            it/mem_temps[0].reg_temp/y_temp_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.200ns  (logic 9.186ns (43.330%)  route 12.014ns (56.670%))
  Logic Levels:           35  (CARRY4=19 FDCE=1 LUT2=1 LUT3=4 LUT4=1 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  crono/contatore_minuti/count_reg[0]_C/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  crono/contatore_minuti/count_reg[0]_C/Q
                         net (fo=50, estimated)       1.225     1.681    crono/contatore_minuti/count_reg[0]_C_n_0
    SLICE_X6Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.805 r  crono/contatore_minuti/count[0]_P_i_1__0/O
                         net (fo=2, estimated)        0.531     2.336    crono/contatore_minuti/count[0]
    SLICE_X6Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.931 r  crono/contatore_minuti/y_temp_reg[8]_i_11/CO[3]
                         net (fo=1, estimated)        0.000     2.931    crono/contatore_minuti/y_temp_reg[8]_i_11_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.048 r  crono/contatore_minuti/y_temp_reg[12]_i_181/CO[3]
                         net (fo=1, estimated)        0.000     3.048    crono/contatore_minuti/y_temp_reg[12]_i_181_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.165 r  crono/contatore_minuti/y_temp_reg[12]_i_177/CO[3]
                         net (fo=1, estimated)        0.000     3.165    crono/contatore_minuti/y_temp_reg[12]_i_177_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.488 f  crono/contatore_minuti/y_temp_reg[12]_i_189/O[1]
                         net (fo=10, estimated)       1.285     4.773    crono/contatore_minuti/TY12[14]
    SLICE_X8Y93          LUT3 (Prop_lut3_I0_O)        0.334     5.107 f  crono/contatore_minuti/y_temp[12]_i_178/O
                         net (fo=26, estimated)       0.926     6.033    crono/contatore_minuti/y_temp[12]_i_178_n_0
    SLICE_X12Y81         LUT6 (Prop_lut6_I3_O)        0.348     6.381 r  crono/contatore_minuti/y_temp[12]_i_78/O
                         net (fo=8, estimated)        0.481     6.862    crono/contatore_minuti/y_temp[12]_i_78_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  crono/contatore_minuti/y_temp[12]_i_264/O
                         net (fo=1, routed)           0.000     6.986    crono/contatore_minuti/y_temp[12]_i_264_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.387 r  crono/contatore_minuti/y_temp_reg[12]_i_206/CO[3]
                         net (fo=1, estimated)        0.000     7.387    crono/contatore_minuti/y_temp_reg[12]_i_206_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.501 r  crono/contatore_minuti/y_temp_reg[12]_i_140/CO[3]
                         net (fo=1, estimated)        0.000     7.501    crono/contatore_minuti/y_temp_reg[12]_i_140_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.615 r  crono/contatore_minuti/y_temp_reg[12]_i_56/CO[3]
                         net (fo=1, estimated)        0.000     7.615    crono/contatore_minuti/y_temp_reg[12]_i_56_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.729 r  crono/contatore_minuti/y_temp_reg[12]_i_176/CO[3]
                         net (fo=1, estimated)        0.000     7.729    crono/contatore_minuti/y_temp_reg[12]_i_176_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.843 r  crono/contatore_minuti/y_temp_reg[12]_i_191/CO[3]
                         net (fo=1, estimated)        0.000     7.843    crono/contatore_minuti/y_temp_reg[12]_i_191_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.957 r  crono/contatore_minuti/y_temp_reg[15]_i_54/CO[3]
                         net (fo=1, estimated)        0.000     7.957    crono/contatore_minuti/y_temp_reg[15]_i_54_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.228 f  crono/contatore_minuti/y_temp_reg[13]_i_161/CO[0]
                         net (fo=40, estimated)       0.817     9.045    crono/contatore_minuti/y_temp_reg[13]_i_161_n_3
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.373     9.418 r  crono/contatore_minuti/y_temp[13]_i_202/O
                         net (fo=2, estimated)        0.738    10.156    crono/contatore_minuti/y_temp[13]_i_202_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.280 r  crono/contatore_minuti/y_temp[13]_i_206/O
                         net (fo=1, routed)           0.000    10.280    crono/contatore_minuti/y_temp[13]_i_206_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.681 r  crono/contatore_minuti/y_temp_reg[13]_i_138/CO[3]
                         net (fo=1, estimated)        0.000    10.681    crono/contatore_minuti/y_temp_reg[13]_i_138_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.903 r  crono/contatore_minuti/y_temp_reg[13]_i_89/O[0]
                         net (fo=3, estimated)        1.116    12.019    crono_n_175
    SLICE_X15Y96         LUT3 (Prop_lut3_I0_O)        0.327    12.346 f  y_temp[13]_i_140/O
                         net (fo=2, estimated)        0.312    12.658    y_temp[13]_i_140_n_0
    SLICE_X15Y94         LUT5 (Prop_lut5_I4_O)        0.326    12.984 r  y_temp[13]_i_81/O
                         net (fo=2, estimated)        0.466    13.450    y_temp[13]_i_81_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.574 r  y_temp[13]_i_85/O
                         net (fo=1, routed)           0.000    13.574    crono/contatore_minuti/y_temp_reg[13]_i_46_0[3]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.950 r  crono/contatore_minuti/y_temp_reg[13]_i_51/CO[3]
                         net (fo=1, estimated)        0.000    13.950    crono/contatore_minuti/y_temp_reg[13]_i_51_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.265 r  crono/contatore_minuti/y_temp_reg[13]_i_28/O[3]
                         net (fo=3, estimated)        0.764    15.029    it/mem_temps[0].reg_temp/y_temp[13]_i_36[3]
    SLICE_X13Y96         LUT2 (Prop_lut2_I0_O)        0.307    15.336 r  it/mem_temps[0].reg_temp/y_temp[13]_i_47/O
                         net (fo=1, routed)           0.000    15.336    it/mem_temps[0].reg_temp/y_temp[13]_i_47_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.737 r  it/mem_temps[0].reg_temp/y_temp_reg[13]_i_24/CO[3]
                         net (fo=1, estimated)        0.000    15.737    it/mem_temps[0].reg_temp/y_temp_reg[13]_i_24_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.071 r  it/mem_temps[0].reg_temp/y_temp_reg[13]_i_12/O[1]
                         net (fo=3, estimated)        0.754    16.825    crono/contatore_minuti/y_temp_reg[13]_i_4_0[1]
    SLICE_X6Y95          LUT4 (Prop_lut4_I0_O)        0.303    17.128 r  crono/contatore_minuti/y_temp[13]_i_15/O
                         net (fo=1, estimated)        0.521    17.649    crono/contatore_minuti/y_temp[13]_i_15_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.034 r  crono/contatore_minuti/y_temp_reg[13]_i_7/CO[3]
                         net (fo=1, estimated)        0.000    18.034    crono/contatore_minuti/y_temp_reg[13]_i_7_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.191 f  crono/contatore_minuti/y_temp_reg[13]_i_4/CO[1]
                         net (fo=5, estimated)        0.831    19.022    crono/contatore_minuti/y_temp_reg[13]_i_4_n_2
    SLICE_X7Y97          LUT5 (Prop_lut5_I0_O)        0.357    19.379 r  crono/contatore_minuti/y_temp[12]_i_3/O
                         net (fo=6, estimated)        0.389    19.768    crono/contatore_minuti/count_reg[30]_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I3_O)        0.326    20.094 r  crono/contatore_minuti/y_temp[15]_i_4/O
                         net (fo=3, estimated)        0.454    20.548    crono/contatore_minuti/y_temp[15]_i_4_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I3_O)        0.124    20.672 r  crono/contatore_minuti/y_temp[14]_i_2/O
                         net (fo=1, estimated)        0.404    21.076    it/uc/CIFRA1_MINUTI[0]
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.124    21.200 r  it/uc/y_temp[14]_i_1/O
                         net (fo=1, routed)           0.000    21.200    it/mem_temps[0].reg_temp/D[14]
    SLICE_X7Y99          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        1.924     8.335    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.426 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.604    10.030    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X7Y99          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 crono/contatore_ore/count_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            it/mem_temps[0].reg_temp/y_temp_reg[23]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.934ns  (logic 9.088ns (45.590%)  route 10.846ns (54.410%))
  Logic Levels:           34  (CARRY4=20 FDCE=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE                         0.000     0.000 r  crono/contatore_ore/count_reg[0]_C/C
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  crono/contatore_ore/count_reg[0]_C/Q
                         net (fo=51, estimated)       0.867     1.385    crono/contatore_ore/count_reg[0]_C_n_0
    SLICE_X36Y102        LUT3 (Prop_lut3_I0_O)        0.124     1.509 r  crono/contatore_ore/TY10_carry_i_8/O
                         net (fo=1, estimated)        0.477     1.986    crono/contatore_ore/TY10_carry_i_8_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.566 r  crono/contatore_ore/TY10_carry_i_7/CO[3]
                         net (fo=1, estimated)        0.000     2.566    crono/contatore_ore/TY10_carry_i_7_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.680 r  crono/contatore_ore/TY10_carry__0_i_9/CO[3]
                         net (fo=1, estimated)        0.000     2.680    crono/contatore_ore/TY10_carry__0_i_9_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.794 r  crono/contatore_ore/TY10_carry__1_i_9/CO[3]
                         net (fo=1, estimated)        0.000     2.794    crono/contatore_ore/TY10_carry__1_i_9_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.908 r  crono/contatore_ore/TY10_carry__2_i_13/CO[3]
                         net (fo=1, estimated)        0.000     2.908    crono/contatore_ore/TY10_carry__2_i_13_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.022 r  crono/contatore_ore/TY10_carry__3_i_13/CO[3]
                         net (fo=1, estimated)        0.000     3.022    crono/contatore_ore/TY10_carry__3_i_13_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.356 f  crono/contatore_ore/TY10_carry__4_i_13/O[1]
                         net (fo=15, estimated)       1.245     4.601    crono/contatore_ore/TY12[22]
    SLICE_X36Y103        LUT3 (Prop_lut3_I0_O)        0.331     4.932 f  crono/contatore_ore/TY10_carry__4_i_9/O
                         net (fo=21, estimated)       0.512     5.444    crono/contatore_ore/p_0_in__0[22]
    SLICE_X36Y106        LUT6 (Prop_lut6_I3_O)        0.326     5.770 r  crono/contatore_ore/TY10_carry__4_i_1/O
                         net (fo=6, estimated)        0.683     6.453    crono/contatore_ore/TY10_carry__4_i_1_n_0
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124     6.577 r  crono/contatore_ore/TY10_carry__4_i_5/O
                         net (fo=1, routed)           0.000     6.577    crono/contatore_ore/TY10_carry__4_i_5_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.953 r  crono/contatore_ore/TY10_carry__4/CO[3]
                         net (fo=1, estimated)        0.000     6.953    crono/contatore_ore/TY10_carry__4_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.070 r  crono/contatore_ore/TY10_carry__5/CO[3]
                         net (fo=1, estimated)        0.000     7.070    crono/contatore_ore/TY10_carry__5_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.393 r  crono/contatore_ore/TY10_carry__6/O[1]
                         net (fo=3, estimated)        0.656     8.049    crono/contatore_ore/TY10_carry__6_n_6
    SLICE_X51Y105        LUT5 (Prop_lut5_I0_O)        0.306     8.355 r  crono/contatore_ore/TY10__284_carry__0_i_2/O
                         net (fo=1, estimated)        0.488     8.843    crono/contatore_ore/TY10__284_carry__0_i_2_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.241 r  crono/contatore_ore/TY10__284_carry__0/CO[3]
                         net (fo=1, estimated)        0.000     9.241    crono/contatore_ore/TY10__284_carry__0_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.355 r  crono/contatore_ore/TY10__284_carry__1/CO[3]
                         net (fo=1, estimated)        0.000     9.355    crono/contatore_ore/TY10__284_carry__1_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.577 r  crono/contatore_ore/TY10__284_carry__2/O[0]
                         net (fo=3, estimated)        0.723    10.300    crono/contatore_ore/TY10__284_carry__2_n_7
    SLICE_X51Y107        LUT3 (Prop_lut3_I1_O)        0.293    10.593 r  crono/contatore_ore/TY10__380_carry__6_i_9/O
                         net (fo=3, estimated)        0.758    11.351    crono/contatore_ore/TY10__380_carry__6_i_9_n_0
    SLICE_X48Y107        LUT6 (Prop_lut6_I1_O)        0.326    11.677 r  crono/contatore_ore/TY10__380_carry__6_i_5/O
                         net (fo=1, routed)           0.000    11.677    crono/contatore_ore/TY10__380_carry__6_i_5_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.078 r  crono/contatore_ore/TY10__380_carry__6/CO[3]
                         net (fo=1, estimated)        0.000    12.078    crono/contatore_ore/TY10__380_carry__6_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.412 r  crono/contatore_ore/TY10__380_carry__7/O[1]
                         net (fo=3, estimated)        0.513    12.925    crono/contatore_ore/TY10__380_carry__7_n_6
    SLICE_X46Y108        LUT2 (Prop_lut2_I0_O)        0.303    13.228 r  crono/contatore_ore/TY10__508_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.228    crono/contatore_ore/TY10__508_carry__1_i_3_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.761 r  crono/contatore_ore/TY10__508_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    13.761    crono/contatore_ore/TY10__508_carry__1_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.878 r  crono/contatore_ore/TY10__508_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    13.878    crono/contatore_ore/TY10__508_carry__2_n_0
    SLICE_X46Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.995 r  crono/contatore_ore/TY10__508_carry__3/CO[3]
                         net (fo=1, estimated)        0.000    13.995    crono/contatore_ore/TY10__508_carry__3_n_0
    SLICE_X46Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.310 r  crono/contatore_ore/TY10__508_carry__4/O[3]
                         net (fo=3, estimated)        0.643    14.953    crono/contatore_ore/TY10__508_carry__4_n_4
    SLICE_X36Y110        LUT4 (Prop_lut4_I0_O)        0.307    15.260 r  crono/contatore_ore/TY10__592_carry__5_i_3/O
                         net (fo=1, estimated)        0.530    15.790    crono/contatore_ore/TY10__592_carry__5_i_3_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.297 r  crono/contatore_ore/TY10__592_carry__5/CO[3]
                         net (fo=1, estimated)        0.000    16.297    crono/contatore_ore/TY10__592_carry__5_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.454 r  crono/contatore_ore/TY10__592_carry__6/CO[1]
                         net (fo=5, estimated)        0.776    17.230    crono/contatore_ore/TY10__592_carry__6_n_2
    SLICE_X33Y106        LUT5 (Prop_lut5_I4_O)        0.329    17.559 r  crono/contatore_ore/y_temp[20]_i_2/O
                         net (fo=5, estimated)        0.536    18.095    crono/contatore_ore/y_temp[20]_i_2_n_0
    SLICE_X30Y107        LUT5 (Prop_lut5_I3_O)        0.124    18.219 r  crono/contatore_ore/y_temp[23]_i_3/O
                         net (fo=1, estimated)        0.441    18.660    crono/contatore_ore/y_temp[23]_i_3_n_0
    SLICE_X29Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.784 r  crono/contatore_ore/y_temp[23]_i_2/O
                         net (fo=2, estimated)        0.998    19.782    it/uc/y_temp_reg[23][2]
    SLICE_X28Y105        LUT3 (Prop_lut3_I0_O)        0.152    19.934 r  it/uc/y_temp[23]_i_1/O
                         net (fo=1, routed)           0.000    19.934    it/mem_temps[0].reg_temp/D[23]
    SLICE_X28Y105        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        1.924     8.335    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.426 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.504     9.930    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X28Y105        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[23]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 crono/contatore_secondi/count_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            it/mem_temps[0].reg_temp/y_temp_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.921ns  (logic 8.764ns (43.994%)  route 11.157ns (56.006%))
  Logic Levels:           31  (CARRY4=19 FDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE                         0.000     0.000 r  crono/contatore_secondi/count_reg[0]_C/C
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  crono/contatore_secondi/count_reg[0]_C/Q
                         net (fo=50, estimated)       1.171     1.627    crono/contatore_secondi/count_reg[0]_C_n_0
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.751 r  crono/contatore_secondi/count[0]_P_i_1/O
                         net (fo=2, estimated)        0.619     2.370    crono/contatore_secondi/count[0]
    SLICE_X3Y107         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.950 r  crono/contatore_secondi/y_temp_reg[0]_i_11/CO[3]
                         net (fo=1, estimated)        0.000     2.950    crono/contatore_secondi/y_temp_reg[0]_i_11_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.064 r  crono/contatore_secondi/y_temp_reg[4]_i_181/CO[3]
                         net (fo=1, estimated)        0.000     3.064    crono/contatore_secondi/y_temp_reg[4]_i_181_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.178 r  crono/contatore_secondi/y_temp_reg[4]_i_177/CO[3]
                         net (fo=1, estimated)        0.000     3.178    crono/contatore_secondi/y_temp_reg[4]_i_177_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.491 f  crono/contatore_secondi/y_temp_reg[4]_i_189/O[3]
                         net (fo=6, estimated)        0.990     4.481    crono/contatore_secondi/TY12[16]
    SLICE_X5Y113         LUT3 (Prop_lut3_I0_O)        0.334     4.815 f  crono/contatore_secondi/y_temp[4]_i_188/O
                         net (fo=29, estimated)       1.223     6.038    crono/contatore_secondi/y_temp[4]_i_188_n_0
    SLICE_X9Y103         LUT6 (Prop_lut6_I3_O)        0.326     6.364 r  crono/contatore_secondi/y_temp[4]_i_112/O
                         net (fo=8, estimated)        0.467     6.831    crono/contatore_secondi/y_temp[4]_i_112_n_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.124     6.955 r  crono/contatore_secondi/y_temp[4]_i_213/O
                         net (fo=1, routed)           0.000     6.955    crono/contatore_secondi/y_temp[4]_i_213_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.488 r  crono/contatore_secondi/y_temp_reg[4]_i_140/CO[3]
                         net (fo=1, estimated)        0.000     7.488    crono/contatore_secondi/y_temp_reg[4]_i_140_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.605 r  crono/contatore_secondi/y_temp_reg[4]_i_56/CO[3]
                         net (fo=1, estimated)        0.000     7.605    crono/contatore_secondi/y_temp_reg[4]_i_56_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.722 r  crono/contatore_secondi/y_temp_reg[4]_i_176/CO[3]
                         net (fo=1, estimated)        0.000     7.722    crono/contatore_secondi/y_temp_reg[4]_i_176_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.839 r  crono/contatore_secondi/y_temp_reg[4]_i_191/CO[3]
                         net (fo=1, estimated)        0.000     7.839    crono/contatore_secondi/y_temp_reg[4]_i_191_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.956 r  crono/contatore_secondi/y_temp_reg[7]_i_54/CO[3]
                         net (fo=1, estimated)        0.000     7.956    crono/contatore_secondi/y_temp_reg[7]_i_54_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.210 f  crono/contatore_secondi/y_temp_reg[5]_i_161/CO[0]
                         net (fo=40, estimated)       0.675     8.885    crono/contatore_secondi/y_temp_reg[5]_i_161_n_3
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.367     9.252 r  crono/contatore_secondi/y_temp[5]_i_249/O
                         net (fo=2, estimated)        0.764    10.016    crono/contatore_secondi/y_temp[5]_i_249_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.536 r  crono/contatore_secondi/y_temp_reg[5]_i_196/CO[3]
                         net (fo=1, estimated)        0.000    10.536    crono/contatore_secondi/y_temp_reg[5]_i_196_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.653 r  crono/contatore_secondi/y_temp_reg[5]_i_138/CO[3]
                         net (fo=1, estimated)        0.000    10.653    crono/contatore_secondi/y_temp_reg[5]_i_138_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.976 r  crono/contatore_secondi/y_temp_reg[5]_i_89/O[1]
                         net (fo=4, estimated)        1.118    12.094    crono_n_69
    SLICE_X13Y113        LUT3 (Prop_lut3_I0_O)        0.334    12.428 r  y_temp[5]_i_144/O
                         net (fo=1, estimated)        0.433    12.861    y_temp[5]_i_144_n_0
    SLICE_X12Y112        LUT6 (Prop_lut6_I5_O)        0.332    13.193 r  y_temp[5]_i_85/O
                         net (fo=1, routed)           0.000    13.193    crono/contatore_secondi/y_temp_reg[5]_i_46_0[3]
    SLICE_X12Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.569 r  crono/contatore_secondi/y_temp_reg[5]_i_51/CO[3]
                         net (fo=1, estimated)        0.000    13.569    crono/contatore_secondi/y_temp_reg[5]_i_51_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.884 r  crono/contatore_secondi/y_temp_reg[5]_i_28/O[3]
                         net (fo=3, estimated)        0.716    14.600    it/mem_temps[0].reg_temp/y_temp[5]_i_36[3]
    SLICE_X11Y115        LUT2 (Prop_lut2_I0_O)        0.307    14.907 r  it/mem_temps[0].reg_temp/y_temp[5]_i_47/O
                         net (fo=1, routed)           0.000    14.907    it/mem_temps[0].reg_temp/y_temp[5]_i_47_n_0
    SLICE_X11Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.308 r  it/mem_temps[0].reg_temp/y_temp_reg[5]_i_24/CO[3]
                         net (fo=1, estimated)        0.000    15.308    it/mem_temps[0].reg_temp/y_temp_reg[5]_i_24_n_0
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.642 r  it/mem_temps[0].reg_temp/y_temp_reg[5]_i_12/O[1]
                         net (fo=3, estimated)        0.708    16.350    crono/contatore_secondi/y_temp_reg[5]_i_4_0[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I0_O)        0.303    16.653 r  crono/contatore_secondi/y_temp[5]_i_15/O
                         net (fo=1, estimated)        0.521    17.174    crono/contatore_secondi/y_temp[5]_i_15_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.559 r  crono/contatore_secondi/y_temp_reg[5]_i_7/CO[3]
                         net (fo=1, estimated)        0.000    17.559    crono/contatore_secondi/y_temp_reg[5]_i_7_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.716 r  crono/contatore_secondi/y_temp_reg[5]_i_4/CO[1]
                         net (fo=5, estimated)        1.197    18.913    crono/contatore_secondi/y_temp_reg[5]_i_4_n_2
    SLICE_X13Y101        LUT5 (Prop_lut5_I1_O)        0.329    19.242 r  crono/contatore_secondi/y_temp[5]_i_2/O
                         net (fo=2, estimated)        0.555    19.797    crono/contatore_secondi/count_reg[30]_1
    SLICE_X13Y103        LUT5 (Prop_lut5_I0_O)        0.124    19.921 r  crono/contatore_secondi/y_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    19.921    it/mem_temps[0].reg_temp/D[5]
    SLICE_X13Y103        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        1.924     8.335    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.426 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.507     9.933    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X13Y103        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 crono/contatore_secondi/count_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            it/mem_temps[0].reg_temp/y_temp_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.907ns  (logic 8.764ns (44.025%)  route 11.143ns (55.975%))
  Logic Levels:           31  (CARRY4=19 FDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE                         0.000     0.000 r  crono/contatore_secondi/count_reg[0]_C/C
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  crono/contatore_secondi/count_reg[0]_C/Q
                         net (fo=50, estimated)       1.171     1.627    crono/contatore_secondi/count_reg[0]_C_n_0
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.751 r  crono/contatore_secondi/count[0]_P_i_1/O
                         net (fo=2, estimated)        0.619     2.370    crono/contatore_secondi/count[0]
    SLICE_X3Y107         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.950 r  crono/contatore_secondi/y_temp_reg[0]_i_11/CO[3]
                         net (fo=1, estimated)        0.000     2.950    crono/contatore_secondi/y_temp_reg[0]_i_11_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.064 r  crono/contatore_secondi/y_temp_reg[4]_i_181/CO[3]
                         net (fo=1, estimated)        0.000     3.064    crono/contatore_secondi/y_temp_reg[4]_i_181_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.178 r  crono/contatore_secondi/y_temp_reg[4]_i_177/CO[3]
                         net (fo=1, estimated)        0.000     3.178    crono/contatore_secondi/y_temp_reg[4]_i_177_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.491 f  crono/contatore_secondi/y_temp_reg[4]_i_189/O[3]
                         net (fo=6, estimated)        0.990     4.481    crono/contatore_secondi/TY12[16]
    SLICE_X5Y113         LUT3 (Prop_lut3_I0_O)        0.334     4.815 f  crono/contatore_secondi/y_temp[4]_i_188/O
                         net (fo=29, estimated)       1.223     6.038    crono/contatore_secondi/y_temp[4]_i_188_n_0
    SLICE_X9Y103         LUT6 (Prop_lut6_I3_O)        0.326     6.364 r  crono/contatore_secondi/y_temp[4]_i_112/O
                         net (fo=8, estimated)        0.467     6.831    crono/contatore_secondi/y_temp[4]_i_112_n_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.124     6.955 r  crono/contatore_secondi/y_temp[4]_i_213/O
                         net (fo=1, routed)           0.000     6.955    crono/contatore_secondi/y_temp[4]_i_213_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.488 r  crono/contatore_secondi/y_temp_reg[4]_i_140/CO[3]
                         net (fo=1, estimated)        0.000     7.488    crono/contatore_secondi/y_temp_reg[4]_i_140_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.605 r  crono/contatore_secondi/y_temp_reg[4]_i_56/CO[3]
                         net (fo=1, estimated)        0.000     7.605    crono/contatore_secondi/y_temp_reg[4]_i_56_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.722 r  crono/contatore_secondi/y_temp_reg[4]_i_176/CO[3]
                         net (fo=1, estimated)        0.000     7.722    crono/contatore_secondi/y_temp_reg[4]_i_176_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.839 r  crono/contatore_secondi/y_temp_reg[4]_i_191/CO[3]
                         net (fo=1, estimated)        0.000     7.839    crono/contatore_secondi/y_temp_reg[4]_i_191_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.956 r  crono/contatore_secondi/y_temp_reg[7]_i_54/CO[3]
                         net (fo=1, estimated)        0.000     7.956    crono/contatore_secondi/y_temp_reg[7]_i_54_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.210 f  crono/contatore_secondi/y_temp_reg[5]_i_161/CO[0]
                         net (fo=40, estimated)       0.675     8.885    crono/contatore_secondi/y_temp_reg[5]_i_161_n_3
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.367     9.252 r  crono/contatore_secondi/y_temp[5]_i_249/O
                         net (fo=2, estimated)        0.764    10.016    crono/contatore_secondi/y_temp[5]_i_249_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.536 r  crono/contatore_secondi/y_temp_reg[5]_i_196/CO[3]
                         net (fo=1, estimated)        0.000    10.536    crono/contatore_secondi/y_temp_reg[5]_i_196_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.653 r  crono/contatore_secondi/y_temp_reg[5]_i_138/CO[3]
                         net (fo=1, estimated)        0.000    10.653    crono/contatore_secondi/y_temp_reg[5]_i_138_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.976 r  crono/contatore_secondi/y_temp_reg[5]_i_89/O[1]
                         net (fo=4, estimated)        1.118    12.094    crono_n_69
    SLICE_X13Y113        LUT3 (Prop_lut3_I0_O)        0.334    12.428 r  y_temp[5]_i_144/O
                         net (fo=1, estimated)        0.433    12.861    y_temp[5]_i_144_n_0
    SLICE_X12Y112        LUT6 (Prop_lut6_I5_O)        0.332    13.193 r  y_temp[5]_i_85/O
                         net (fo=1, routed)           0.000    13.193    crono/contatore_secondi/y_temp_reg[5]_i_46_0[3]
    SLICE_X12Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.569 r  crono/contatore_secondi/y_temp_reg[5]_i_51/CO[3]
                         net (fo=1, estimated)        0.000    13.569    crono/contatore_secondi/y_temp_reg[5]_i_51_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.884 r  crono/contatore_secondi/y_temp_reg[5]_i_28/O[3]
                         net (fo=3, estimated)        0.716    14.600    it/mem_temps[0].reg_temp/y_temp[5]_i_36[3]
    SLICE_X11Y115        LUT2 (Prop_lut2_I0_O)        0.307    14.907 r  it/mem_temps[0].reg_temp/y_temp[5]_i_47/O
                         net (fo=1, routed)           0.000    14.907    it/mem_temps[0].reg_temp/y_temp[5]_i_47_n_0
    SLICE_X11Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.308 r  it/mem_temps[0].reg_temp/y_temp_reg[5]_i_24/CO[3]
                         net (fo=1, estimated)        0.000    15.308    it/mem_temps[0].reg_temp/y_temp_reg[5]_i_24_n_0
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.642 r  it/mem_temps[0].reg_temp/y_temp_reg[5]_i_12/O[1]
                         net (fo=3, estimated)        0.708    16.350    crono/contatore_secondi/y_temp_reg[5]_i_4_0[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I0_O)        0.303    16.653 r  crono/contatore_secondi/y_temp[5]_i_15/O
                         net (fo=1, estimated)        0.521    17.174    crono/contatore_secondi/y_temp[5]_i_15_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.559 r  crono/contatore_secondi/y_temp_reg[5]_i_7/CO[3]
                         net (fo=1, estimated)        0.000    17.559    crono/contatore_secondi/y_temp_reg[5]_i_7_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.716 f  crono/contatore_secondi/y_temp_reg[5]_i_4/CO[1]
                         net (fo=5, estimated)        1.118    18.834    crono/contatore_secondi/y_temp_reg[5]_i_4_n_2
    SLICE_X13Y105        LUT5 (Prop_lut5_I0_O)        0.329    19.163 r  crono/contatore_secondi/y_temp[4]_i_3/O
                         net (fo=6, estimated)        0.620    19.783    it/uc/y_temp_reg[4]_0
    SLICE_X13Y101        LUT5 (Prop_lut5_I1_O)        0.124    19.907 r  it/uc/y_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    19.907    it/mem_temps[0].reg_temp/D[4]
    SLICE_X13Y101        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        1.924     8.335    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.426 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.508     9.934    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X13Y101        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 crono/contatore_minuti/count_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            it/mem_temps[0].reg_temp/y_temp_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.895ns  (logic 8.938ns (44.926%)  route 10.957ns (55.074%))
  Logic Levels:           33  (CARRY4=19 FDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  crono/contatore_minuti/count_reg[0]_C/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  crono/contatore_minuti/count_reg[0]_C/Q
                         net (fo=50, estimated)       1.225     1.681    crono/contatore_minuti/count_reg[0]_C_n_0
    SLICE_X6Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.805 r  crono/contatore_minuti/count[0]_P_i_1__0/O
                         net (fo=2, estimated)        0.531     2.336    crono/contatore_minuti/count[0]
    SLICE_X6Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.931 r  crono/contatore_minuti/y_temp_reg[8]_i_11/CO[3]
                         net (fo=1, estimated)        0.000     2.931    crono/contatore_minuti/y_temp_reg[8]_i_11_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.048 r  crono/contatore_minuti/y_temp_reg[12]_i_181/CO[3]
                         net (fo=1, estimated)        0.000     3.048    crono/contatore_minuti/y_temp_reg[12]_i_181_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.165 r  crono/contatore_minuti/y_temp_reg[12]_i_177/CO[3]
                         net (fo=1, estimated)        0.000     3.165    crono/contatore_minuti/y_temp_reg[12]_i_177_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.488 f  crono/contatore_minuti/y_temp_reg[12]_i_189/O[1]
                         net (fo=10, estimated)       1.285     4.773    crono/contatore_minuti/TY12[14]
    SLICE_X8Y93          LUT3 (Prop_lut3_I0_O)        0.334     5.107 f  crono/contatore_minuti/y_temp[12]_i_178/O
                         net (fo=26, estimated)       0.926     6.033    crono/contatore_minuti/y_temp[12]_i_178_n_0
    SLICE_X12Y81         LUT6 (Prop_lut6_I3_O)        0.348     6.381 r  crono/contatore_minuti/y_temp[12]_i_78/O
                         net (fo=8, estimated)        0.481     6.862    crono/contatore_minuti/y_temp[12]_i_78_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  crono/contatore_minuti/y_temp[12]_i_264/O
                         net (fo=1, routed)           0.000     6.986    crono/contatore_minuti/y_temp[12]_i_264_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.387 r  crono/contatore_minuti/y_temp_reg[12]_i_206/CO[3]
                         net (fo=1, estimated)        0.000     7.387    crono/contatore_minuti/y_temp_reg[12]_i_206_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.501 r  crono/contatore_minuti/y_temp_reg[12]_i_140/CO[3]
                         net (fo=1, estimated)        0.000     7.501    crono/contatore_minuti/y_temp_reg[12]_i_140_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.615 r  crono/contatore_minuti/y_temp_reg[12]_i_56/CO[3]
                         net (fo=1, estimated)        0.000     7.615    crono/contatore_minuti/y_temp_reg[12]_i_56_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.729 r  crono/contatore_minuti/y_temp_reg[12]_i_176/CO[3]
                         net (fo=1, estimated)        0.000     7.729    crono/contatore_minuti/y_temp_reg[12]_i_176_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.843 r  crono/contatore_minuti/y_temp_reg[12]_i_191/CO[3]
                         net (fo=1, estimated)        0.000     7.843    crono/contatore_minuti/y_temp_reg[12]_i_191_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.957 r  crono/contatore_minuti/y_temp_reg[15]_i_54/CO[3]
                         net (fo=1, estimated)        0.000     7.957    crono/contatore_minuti/y_temp_reg[15]_i_54_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.228 f  crono/contatore_minuti/y_temp_reg[13]_i_161/CO[0]
                         net (fo=40, estimated)       0.817     9.045    crono/contatore_minuti/y_temp_reg[13]_i_161_n_3
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.373     9.418 r  crono/contatore_minuti/y_temp[13]_i_202/O
                         net (fo=2, estimated)        0.738    10.156    crono/contatore_minuti/y_temp[13]_i_202_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.280 r  crono/contatore_minuti/y_temp[13]_i_206/O
                         net (fo=1, routed)           0.000    10.280    crono/contatore_minuti/y_temp[13]_i_206_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.681 r  crono/contatore_minuti/y_temp_reg[13]_i_138/CO[3]
                         net (fo=1, estimated)        0.000    10.681    crono/contatore_minuti/y_temp_reg[13]_i_138_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.903 r  crono/contatore_minuti/y_temp_reg[13]_i_89/O[0]
                         net (fo=3, estimated)        1.116    12.019    crono_n_175
    SLICE_X15Y96         LUT3 (Prop_lut3_I0_O)        0.327    12.346 f  y_temp[13]_i_140/O
                         net (fo=2, estimated)        0.312    12.658    y_temp[13]_i_140_n_0
    SLICE_X15Y94         LUT5 (Prop_lut5_I4_O)        0.326    12.984 r  y_temp[13]_i_81/O
                         net (fo=2, estimated)        0.466    13.450    y_temp[13]_i_81_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.574 r  y_temp[13]_i_85/O
                         net (fo=1, routed)           0.000    13.574    crono/contatore_minuti/y_temp_reg[13]_i_46_0[3]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.950 r  crono/contatore_minuti/y_temp_reg[13]_i_51/CO[3]
                         net (fo=1, estimated)        0.000    13.950    crono/contatore_minuti/y_temp_reg[13]_i_51_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.265 r  crono/contatore_minuti/y_temp_reg[13]_i_28/O[3]
                         net (fo=3, estimated)        0.764    15.029    it/mem_temps[0].reg_temp/y_temp[13]_i_36[3]
    SLICE_X13Y96         LUT2 (Prop_lut2_I0_O)        0.307    15.336 r  it/mem_temps[0].reg_temp/y_temp[13]_i_47/O
                         net (fo=1, routed)           0.000    15.336    it/mem_temps[0].reg_temp/y_temp[13]_i_47_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.737 r  it/mem_temps[0].reg_temp/y_temp_reg[13]_i_24/CO[3]
                         net (fo=1, estimated)        0.000    15.737    it/mem_temps[0].reg_temp/y_temp_reg[13]_i_24_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.071 r  it/mem_temps[0].reg_temp/y_temp_reg[13]_i_12/O[1]
                         net (fo=3, estimated)        0.754    16.825    crono/contatore_minuti/y_temp_reg[13]_i_4_0[1]
    SLICE_X6Y95          LUT4 (Prop_lut4_I0_O)        0.303    17.128 r  crono/contatore_minuti/y_temp[13]_i_15/O
                         net (fo=1, estimated)        0.521    17.649    crono/contatore_minuti/y_temp[13]_i_15_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.034 r  crono/contatore_minuti/y_temp_reg[13]_i_7/CO[3]
                         net (fo=1, estimated)        0.000    18.034    crono/contatore_minuti/y_temp_reg[13]_i_7_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.191 f  crono/contatore_minuti/y_temp_reg[13]_i_4/CO[1]
                         net (fo=5, estimated)        0.831    19.022    crono/contatore_minuti/y_temp_reg[13]_i_4_n_2
    SLICE_X7Y97          LUT5 (Prop_lut5_I0_O)        0.357    19.379 r  crono/contatore_minuti/y_temp[12]_i_3/O
                         net (fo=6, estimated)        0.190    19.569    it/uc/y_temp_reg[12]_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I1_O)        0.326    19.895 r  it/uc/y_temp[12]_i_1/O
                         net (fo=1, routed)           0.000    19.895    it/mem_temps[0].reg_temp/D[12]
    SLICE_X7Y97          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        1.924     8.335    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.426 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.604    10.030    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X7Y97          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 crono/contatore_minuti/count_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            it/mem_temps[0].reg_temp/y_temp_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.732ns  (logic 8.708ns (44.131%)  route 11.024ns (55.869%))
  Logic Levels:           33  (CARRY4=19 FDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  crono/contatore_minuti/count_reg[0]_C/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  crono/contatore_minuti/count_reg[0]_C/Q
                         net (fo=50, estimated)       1.225     1.681    crono/contatore_minuti/count_reg[0]_C_n_0
    SLICE_X6Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.805 r  crono/contatore_minuti/count[0]_P_i_1__0/O
                         net (fo=2, estimated)        0.531     2.336    crono/contatore_minuti/count[0]
    SLICE_X6Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.931 r  crono/contatore_minuti/y_temp_reg[8]_i_11/CO[3]
                         net (fo=1, estimated)        0.000     2.931    crono/contatore_minuti/y_temp_reg[8]_i_11_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.048 r  crono/contatore_minuti/y_temp_reg[12]_i_181/CO[3]
                         net (fo=1, estimated)        0.000     3.048    crono/contatore_minuti/y_temp_reg[12]_i_181_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.165 r  crono/contatore_minuti/y_temp_reg[12]_i_177/CO[3]
                         net (fo=1, estimated)        0.000     3.165    crono/contatore_minuti/y_temp_reg[12]_i_177_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.488 f  crono/contatore_minuti/y_temp_reg[12]_i_189/O[1]
                         net (fo=10, estimated)       1.285     4.773    crono/contatore_minuti/TY12[14]
    SLICE_X8Y93          LUT3 (Prop_lut3_I0_O)        0.334     5.107 f  crono/contatore_minuti/y_temp[12]_i_178/O
                         net (fo=26, estimated)       0.926     6.033    crono/contatore_minuti/y_temp[12]_i_178_n_0
    SLICE_X12Y81         LUT6 (Prop_lut6_I3_O)        0.348     6.381 r  crono/contatore_minuti/y_temp[12]_i_78/O
                         net (fo=8, estimated)        0.481     6.862    crono/contatore_minuti/y_temp[12]_i_78_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  crono/contatore_minuti/y_temp[12]_i_264/O
                         net (fo=1, routed)           0.000     6.986    crono/contatore_minuti/y_temp[12]_i_264_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.387 r  crono/contatore_minuti/y_temp_reg[12]_i_206/CO[3]
                         net (fo=1, estimated)        0.000     7.387    crono/contatore_minuti/y_temp_reg[12]_i_206_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.501 r  crono/contatore_minuti/y_temp_reg[12]_i_140/CO[3]
                         net (fo=1, estimated)        0.000     7.501    crono/contatore_minuti/y_temp_reg[12]_i_140_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.615 r  crono/contatore_minuti/y_temp_reg[12]_i_56/CO[3]
                         net (fo=1, estimated)        0.000     7.615    crono/contatore_minuti/y_temp_reg[12]_i_56_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.729 r  crono/contatore_minuti/y_temp_reg[12]_i_176/CO[3]
                         net (fo=1, estimated)        0.000     7.729    crono/contatore_minuti/y_temp_reg[12]_i_176_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.843 r  crono/contatore_minuti/y_temp_reg[12]_i_191/CO[3]
                         net (fo=1, estimated)        0.000     7.843    crono/contatore_minuti/y_temp_reg[12]_i_191_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.957 r  crono/contatore_minuti/y_temp_reg[15]_i_54/CO[3]
                         net (fo=1, estimated)        0.000     7.957    crono/contatore_minuti/y_temp_reg[15]_i_54_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.228 f  crono/contatore_minuti/y_temp_reg[13]_i_161/CO[0]
                         net (fo=40, estimated)       0.817     9.045    crono/contatore_minuti/y_temp_reg[13]_i_161_n_3
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.373     9.418 r  crono/contatore_minuti/y_temp[13]_i_202/O
                         net (fo=2, estimated)        0.738    10.156    crono/contatore_minuti/y_temp[13]_i_202_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.280 r  crono/contatore_minuti/y_temp[13]_i_206/O
                         net (fo=1, routed)           0.000    10.280    crono/contatore_minuti/y_temp[13]_i_206_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.681 r  crono/contatore_minuti/y_temp_reg[13]_i_138/CO[3]
                         net (fo=1, estimated)        0.000    10.681    crono/contatore_minuti/y_temp_reg[13]_i_138_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.903 r  crono/contatore_minuti/y_temp_reg[13]_i_89/O[0]
                         net (fo=3, estimated)        1.116    12.019    crono_n_175
    SLICE_X15Y96         LUT3 (Prop_lut3_I0_O)        0.327    12.346 f  y_temp[13]_i_140/O
                         net (fo=2, estimated)        0.312    12.658    y_temp[13]_i_140_n_0
    SLICE_X15Y94         LUT5 (Prop_lut5_I4_O)        0.326    12.984 r  y_temp[13]_i_81/O
                         net (fo=2, estimated)        0.466    13.450    y_temp[13]_i_81_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.574 r  y_temp[13]_i_85/O
                         net (fo=1, routed)           0.000    13.574    crono/contatore_minuti/y_temp_reg[13]_i_46_0[3]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.950 r  crono/contatore_minuti/y_temp_reg[13]_i_51/CO[3]
                         net (fo=1, estimated)        0.000    13.950    crono/contatore_minuti/y_temp_reg[13]_i_51_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.265 r  crono/contatore_minuti/y_temp_reg[13]_i_28/O[3]
                         net (fo=3, estimated)        0.764    15.029    it/mem_temps[0].reg_temp/y_temp[13]_i_36[3]
    SLICE_X13Y96         LUT2 (Prop_lut2_I0_O)        0.307    15.336 r  it/mem_temps[0].reg_temp/y_temp[13]_i_47/O
                         net (fo=1, routed)           0.000    15.336    it/mem_temps[0].reg_temp/y_temp[13]_i_47_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.737 r  it/mem_temps[0].reg_temp/y_temp_reg[13]_i_24/CO[3]
                         net (fo=1, estimated)        0.000    15.737    it/mem_temps[0].reg_temp/y_temp_reg[13]_i_24_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.071 r  it/mem_temps[0].reg_temp/y_temp_reg[13]_i_12/O[1]
                         net (fo=3, estimated)        0.754    16.825    crono/contatore_minuti/y_temp_reg[13]_i_4_0[1]
    SLICE_X6Y95          LUT4 (Prop_lut4_I0_O)        0.303    17.128 r  crono/contatore_minuti/y_temp[13]_i_15/O
                         net (fo=1, estimated)        0.521    17.649    crono/contatore_minuti/y_temp[13]_i_15_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.034 r  crono/contatore_minuti/y_temp_reg[13]_i_7/CO[3]
                         net (fo=1, estimated)        0.000    18.034    crono/contatore_minuti/y_temp_reg[13]_i_7_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.191 r  crono/contatore_minuti/y_temp_reg[13]_i_4/CO[1]
                         net (fo=5, estimated)        0.476    18.667    crono/contatore_minuti/y_temp_reg[13]_i_4_n_2
    SLICE_X5Y98          LUT5 (Prop_lut5_I1_O)        0.329    18.996 r  crono/contatore_minuti/y_temp[13]_i_2/O
                         net (fo=2, estimated)        0.612    19.608    crono/contatore_minuti/count_reg[30]_1
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124    19.732 r  crono/contatore_minuti/y_temp[13]_i_1/O
                         net (fo=1, routed)           0.000    19.732    it/mem_temps[0].reg_temp/D[13]
    SLICE_X5Y98          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        1.924     8.335    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.426 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.604    10.030    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 crono/contatore_ore/count_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            it/mem_temps[0].reg_temp/y_temp_reg[22]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.528ns  (logic 9.060ns (46.395%)  route 10.468ns (53.605%))
  Logic Levels:           34  (CARRY4=20 FDCE=1 LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE                         0.000     0.000 r  crono/contatore_ore/count_reg[0]_C/C
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  crono/contatore_ore/count_reg[0]_C/Q
                         net (fo=51, estimated)       0.867     1.385    crono/contatore_ore/count_reg[0]_C_n_0
    SLICE_X36Y102        LUT3 (Prop_lut3_I0_O)        0.124     1.509 r  crono/contatore_ore/TY10_carry_i_8/O
                         net (fo=1, estimated)        0.477     1.986    crono/contatore_ore/TY10_carry_i_8_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.566 r  crono/contatore_ore/TY10_carry_i_7/CO[3]
                         net (fo=1, estimated)        0.000     2.566    crono/contatore_ore/TY10_carry_i_7_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.680 r  crono/contatore_ore/TY10_carry__0_i_9/CO[3]
                         net (fo=1, estimated)        0.000     2.680    crono/contatore_ore/TY10_carry__0_i_9_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.794 r  crono/contatore_ore/TY10_carry__1_i_9/CO[3]
                         net (fo=1, estimated)        0.000     2.794    crono/contatore_ore/TY10_carry__1_i_9_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.908 r  crono/contatore_ore/TY10_carry__2_i_13/CO[3]
                         net (fo=1, estimated)        0.000     2.908    crono/contatore_ore/TY10_carry__2_i_13_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.022 r  crono/contatore_ore/TY10_carry__3_i_13/CO[3]
                         net (fo=1, estimated)        0.000     3.022    crono/contatore_ore/TY10_carry__3_i_13_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.356 f  crono/contatore_ore/TY10_carry__4_i_13/O[1]
                         net (fo=15, estimated)       1.245     4.601    crono/contatore_ore/TY12[22]
    SLICE_X36Y103        LUT3 (Prop_lut3_I0_O)        0.331     4.932 f  crono/contatore_ore/TY10_carry__4_i_9/O
                         net (fo=21, estimated)       0.512     5.444    crono/contatore_ore/p_0_in__0[22]
    SLICE_X36Y106        LUT6 (Prop_lut6_I3_O)        0.326     5.770 r  crono/contatore_ore/TY10_carry__4_i_1/O
                         net (fo=6, estimated)        0.683     6.453    crono/contatore_ore/TY10_carry__4_i_1_n_0
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124     6.577 r  crono/contatore_ore/TY10_carry__4_i_5/O
                         net (fo=1, routed)           0.000     6.577    crono/contatore_ore/TY10_carry__4_i_5_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.953 r  crono/contatore_ore/TY10_carry__4/CO[3]
                         net (fo=1, estimated)        0.000     6.953    crono/contatore_ore/TY10_carry__4_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.070 r  crono/contatore_ore/TY10_carry__5/CO[3]
                         net (fo=1, estimated)        0.000     7.070    crono/contatore_ore/TY10_carry__5_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.393 r  crono/contatore_ore/TY10_carry__6/O[1]
                         net (fo=3, estimated)        0.656     8.049    crono/contatore_ore/TY10_carry__6_n_6
    SLICE_X51Y105        LUT5 (Prop_lut5_I0_O)        0.306     8.355 r  crono/contatore_ore/TY10__284_carry__0_i_2/O
                         net (fo=1, estimated)        0.488     8.843    crono/contatore_ore/TY10__284_carry__0_i_2_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.241 r  crono/contatore_ore/TY10__284_carry__0/CO[3]
                         net (fo=1, estimated)        0.000     9.241    crono/contatore_ore/TY10__284_carry__0_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.355 r  crono/contatore_ore/TY10__284_carry__1/CO[3]
                         net (fo=1, estimated)        0.000     9.355    crono/contatore_ore/TY10__284_carry__1_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.577 r  crono/contatore_ore/TY10__284_carry__2/O[0]
                         net (fo=3, estimated)        0.723    10.300    crono/contatore_ore/TY10__284_carry__2_n_7
    SLICE_X51Y107        LUT3 (Prop_lut3_I1_O)        0.293    10.593 r  crono/contatore_ore/TY10__380_carry__6_i_9/O
                         net (fo=3, estimated)        0.758    11.351    crono/contatore_ore/TY10__380_carry__6_i_9_n_0
    SLICE_X48Y107        LUT6 (Prop_lut6_I1_O)        0.326    11.677 r  crono/contatore_ore/TY10__380_carry__6_i_5/O
                         net (fo=1, routed)           0.000    11.677    crono/contatore_ore/TY10__380_carry__6_i_5_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.078 r  crono/contatore_ore/TY10__380_carry__6/CO[3]
                         net (fo=1, estimated)        0.000    12.078    crono/contatore_ore/TY10__380_carry__6_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.412 r  crono/contatore_ore/TY10__380_carry__7/O[1]
                         net (fo=3, estimated)        0.513    12.925    crono/contatore_ore/TY10__380_carry__7_n_6
    SLICE_X46Y108        LUT2 (Prop_lut2_I0_O)        0.303    13.228 r  crono/contatore_ore/TY10__508_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.228    crono/contatore_ore/TY10__508_carry__1_i_3_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.761 r  crono/contatore_ore/TY10__508_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    13.761    crono/contatore_ore/TY10__508_carry__1_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.878 r  crono/contatore_ore/TY10__508_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    13.878    crono/contatore_ore/TY10__508_carry__2_n_0
    SLICE_X46Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.995 r  crono/contatore_ore/TY10__508_carry__3/CO[3]
                         net (fo=1, estimated)        0.000    13.995    crono/contatore_ore/TY10__508_carry__3_n_0
    SLICE_X46Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.310 r  crono/contatore_ore/TY10__508_carry__4/O[3]
                         net (fo=3, estimated)        0.643    14.953    crono/contatore_ore/TY10__508_carry__4_n_4
    SLICE_X36Y110        LUT4 (Prop_lut4_I0_O)        0.307    15.260 r  crono/contatore_ore/TY10__592_carry__5_i_3/O
                         net (fo=1, estimated)        0.530    15.790    crono/contatore_ore/TY10__592_carry__5_i_3_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.297 r  crono/contatore_ore/TY10__592_carry__5/CO[3]
                         net (fo=1, estimated)        0.000    16.297    crono/contatore_ore/TY10__592_carry__5_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.454 r  crono/contatore_ore/TY10__592_carry__6/CO[1]
                         net (fo=5, estimated)        0.776    17.230    crono/contatore_ore/TY10__592_carry__6_n_2
    SLICE_X33Y106        LUT5 (Prop_lut5_I4_O)        0.329    17.559 r  crono/contatore_ore/y_temp[20]_i_2/O
                         net (fo=5, estimated)        0.526    18.085    crono/contatore_ore/y_temp[20]_i_2_n_0
    SLICE_X30Y107        LUT6 (Prop_lut6_I2_O)        0.124    18.209 r  crono/contatore_ore/y_temp[22]_i_3/O
                         net (fo=2, estimated)        0.455    18.664    crono/contatore_ore/count_reg[31]_rep__1_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I0_O)        0.124    18.788 r  crono/contatore_ore/y_temp[22]_i_2/O
                         net (fo=1, estimated)        0.616    19.404    it/uc/y_temp_reg[23][1]
    SLICE_X28Y105        LUT3 (Prop_lut3_I0_O)        0.124    19.528 r  it/uc/y_temp[22]_i_1/O
                         net (fo=1, routed)           0.000    19.528    it/mem_temps[0].reg_temp/D[22]
    SLICE_X28Y105        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        1.924     8.335    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.426 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      1.504     9.930    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X28Y105        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[22]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 crono/contatore_ore/count_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            it/mem_temps[0].reg_temp/y_temp_reg[17]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.922%)  route 0.532ns (74.078%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDCE                         0.000     0.000 r  crono/contatore_ore/count_reg[31]/C
    SLICE_X33Y109        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  crono/contatore_ore/count_reg[31]/Q
                         net (fo=103, estimated)      0.532     0.673    crono/contatore_ore/count_reg_n_0_[31]
    SLICE_X31Y102        LUT6 (Prop_lut6_I0_O)        0.045     0.718 r  crono/contatore_ore/y_temp[17]_i_1/O
                         net (fo=1, routed)           0.000     0.718    it/mem_temps[0].reg_temp/D[17]
    SLICE_X31Y102        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.899     6.336    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.365 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.836     7.201    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X31Y102        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[17]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 crono/contatore_ore/count_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            it/mem_temps[0].reg_temp/y_temp_reg[16]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.591%)  route 0.541ns (74.409%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDCE                         0.000     0.000 r  crono/contatore_ore/count_reg[31]/C
    SLICE_X33Y109        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  crono/contatore_ore/count_reg[31]/Q
                         net (fo=103, estimated)      0.541     0.682    crono/contatore_ore/count_reg_n_0_[31]
    SLICE_X31Y102        LUT5 (Prop_lut5_I1_O)        0.045     0.727 r  crono/contatore_ore/y_temp[16]_i_1/O
                         net (fo=1, routed)           0.000     0.727    it/mem_temps[0].reg_temp/D[16]
    SLICE_X31Y102        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.899     6.336    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.365 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.836     7.201    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X31Y102        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[16]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 crono/contatore_minuti/count_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            it/mem_temps[0].reg_temp/y_temp_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.759%)  route 0.597ns (76.241%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE                         0.000     0.000 r  crono/contatore_minuti/count_reg[31]/C
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  crono/contatore_minuti/count_reg[31]/Q
                         net (fo=430, estimated)      0.597     0.738    crono/contatore_minuti/count_reg_n_0_[31]
    SLICE_X5Y98          LUT5 (Prop_lut5_I1_O)        0.045     0.783 r  crono/contatore_minuti/y_temp[13]_i_1/O
                         net (fo=1, routed)           0.000     0.783    it/mem_temps[0].reg_temp/D[13]
    SLICE_X5Y98          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.899     6.336    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.365 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.874     7.239    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 crono/contatore_minuti/count_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            it/mem_temps[0].reg_temp/y_temp_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.331ns (38.754%)  route 0.523ns (61.246%))
  Logic Levels:           3  (FDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE                         0.000     0.000 r  crono/contatore_minuti/count_reg[30]/C
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  crono/contatore_minuti/count_reg[30]/Q
                         net (fo=37, estimated)       0.443     0.571    crono/contatore_minuti/count_reg_n_0_[30]
    SLICE_X7Y97          LUT5 (Prop_lut5_I2_O)        0.096     0.667 r  crono/contatore_minuti/y_temp[12]_i_3/O
                         net (fo=6, estimated)        0.080     0.747    it/uc/y_temp_reg[12]_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I1_O)        0.107     0.854 r  it/uc/y_temp[12]_i_1/O
                         net (fo=1, routed)           0.000     0.854    it/mem_temps[0].reg_temp/D[12]
    SLICE_X7Y97          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.899     6.336    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.365 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.874     7.239    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X7Y97          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 set_m
                            (input port)
  Destination:            debouncer_set_m/BTN_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.289ns (33.568%)  route 0.573ns (66.432%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  set_m (IN)
                         net (fo=0)                   0.000     0.000    set_m
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  set_m_IBUF_inst/O
                         net (fo=1, estimated)        0.573     0.817    debouncer_set_m/set_m_IBUF
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.045     0.862 r  debouncer_set_m/BTN_state_i_1__2/O
                         net (fo=1, routed)           0.000     0.862    debouncer_set_m/BTN_state0
    SLICE_X2Y82          FDRE                                         r  debouncer_set_m/BTN_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.868     2.233    debouncer_set_m/clock_in_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  debouncer_set_m/BTN_state_reg/C

Slack:                    inf
  Source:                 crono/contatore_ore/count_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            it/mem_temps[0].reg_temp/y_temp_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.231ns (25.825%)  route 0.663ns (74.175%))
  Logic Levels:           3  (FDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDCE                         0.000     0.000 r  crono/contatore_ore/count_reg[31]/C
    SLICE_X33Y109        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  crono/contatore_ore/count_reg[31]/Q
                         net (fo=103, estimated)      0.440     0.581    crono/contatore_ore/count_reg_n_0_[31]
    SLICE_X33Y106        LUT5 (Prop_lut5_I2_O)        0.045     0.626 r  crono/contatore_ore/y_temp[20]_i_2/O
                         net (fo=5, estimated)        0.223     0.849    crono/contatore_ore/y_temp[20]_i_2_n_0
    SLICE_X30Y107        LUT5 (Prop_lut5_I1_O)        0.045     0.894 r  crono/contatore_ore/y_temp[20]_i_1/O
                         net (fo=1, routed)           0.000     0.894    it/mem_temps[0].reg_temp/D[20]
    SLICE_X30Y107        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.899     6.336    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.365 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.834     7.199    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X30Y107        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[20]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 crono/contatore_secondi/count_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            it/mem_temps[0].reg_temp/y_temp_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.313%)  route 0.730ns (79.687%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE                         0.000     0.000 r  crono/contatore_secondi/count_reg[31]/C
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  crono/contatore_secondi/count_reg[31]/Q
                         net (fo=430, estimated)      0.730     0.871    crono/contatore_secondi/count_reg_n_0_[31]
    SLICE_X13Y103        LUT5 (Prop_lut5_I1_O)        0.045     0.916 r  crono/contatore_secondi/y_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     0.916    it/mem_temps[0].reg_temp/D[5]
    SLICE_X13Y103        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.899     6.336    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.365 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.839     7.204    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X13Y103        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 crono/contatore_minuti/count_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            it/mem_temps[0].reg_temp/y_temp_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.949ns  (logic 0.363ns (38.237%)  route 0.586ns (61.763%))
  Logic Levels:           4  (CARRY4=1 FDPE=1 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDPE                         0.000     0.000 r  crono/contatore_minuti/count_reg[0]_P/C
    SLICE_X5Y85          FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  crono/contatore_minuti/count_reg[0]_P/Q
                         net (fo=50, estimated)       0.285     0.426    crono/contatore_minuti/count_reg[0]_P_n_0
    SLICE_X5Y85          LUT3 (Prop_lut3_I2_O)        0.045     0.471 r  crono/contatore_minuti/y_temp[8]_i_10/O
                         net (fo=1, routed)           0.000     0.471    crono/contatore_minuti/y_temp[8]_i_10_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.541 r  crono/contatore_minuti/y_temp_reg[8]_i_2/O[0]
                         net (fo=5, estimated)        0.302     0.842    it/uc/CIFRA2_MINUTI[0]
    SLICE_X7Y97          LUT3 (Prop_lut3_I0_O)        0.107     0.949 r  it/uc/y_temp[8]_i_1/O
                         net (fo=1, routed)           0.000     0.949    it/mem_temps[0].reg_temp/D[8]
    SLICE_X7Y97          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.899     6.336    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.365 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.874     7.239    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X7Y97          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 crono/contatore_minuti/count_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            it/mem_temps[0].reg_temp/y_temp_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.231ns (22.432%)  route 0.799ns (77.568%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE                         0.000     0.000 r  crono/contatore_minuti/count_reg[31]/C
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  crono/contatore_minuti/count_reg[31]/Q
                         net (fo=430, estimated)      0.628     0.769    crono/contatore_minuti/count_reg_n_0_[31]
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.045     0.814 r  crono/contatore_minuti/y_temp[14]_i_2/O
                         net (fo=1, estimated)        0.170     0.985    it/uc/CIFRA1_MINUTI[0]
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.045     1.030 r  it/uc/y_temp[14]_i_1/O
                         net (fo=1, routed)           0.000     1.030    it/mem_temps[0].reg_temp/D[14]
    SLICE_X7Y99          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.899     6.336    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.365 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.874     7.239    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X7Y99          FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 crono/contatore_ore/count_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            it/mem_temps[0].reg_temp/y_temp_reg[19]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.231ns (22.432%)  route 0.799ns (77.568%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDCE                         0.000     0.000 r  crono/contatore_ore/count_reg[31]/C
    SLICE_X33Y109        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  crono/contatore_ore/count_reg[31]/Q
                         net (fo=103, estimated)      0.545     0.686    crono/contatore_ore/count_reg_n_0_[31]
    SLICE_X34Y101        LUT6 (Prop_lut6_I0_O)        0.045     0.731 r  crono/contatore_ore/y_temp[19]_i_2/O
                         net (fo=2, estimated)        0.254     0.985    it/uc/CIFRA2_ORE[1]
    SLICE_X28Y101        LUT3 (Prop_lut3_I0_O)        0.045     1.030 r  it/uc/y_temp[19]_i_1/O
                         net (fo=1, routed)           0.000     1.030    it/mem_temps[0].reg_temp/D[19]
    SLICE_X28Y101        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_in_IBUF_inst/O
                         net (fo=1, estimated)        0.899     6.336    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.365 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=271, estimated)      0.836     7.201    it/mem_temps[0].reg_temp/clock_in_IBUF_BUFG
    SLICE_X28Y101        FDCE                                         r  it/mem_temps[0].reg_temp/y_temp_reg[19]/C  (IS_INVERTED)





