Flow report for ULA
Tue Jul 16 12:46:30 2013
Quartus II 64-Bit Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------+
; Flow Summary                                                              ;
+---------------------------+-----------------------------------------------+
; Flow Status               ; Successful - Tue Jul 16 12:46:30 2013         ;
; Quartus II 64-Bit Version ; 10.1 Build 197 01/19/2011 SP 1 SJ Web Edition ;
; Revision Name             ; ULA                                           ;
; Top-level Entity Name     ; ULA                                           ;
; Family                    ; MAX7000S                                      ;
; Device                    ; EPM7128STC100-15                              ;
; Timing Models             ; Final                                         ;
; Total macrocells          ; 119 / 128 ( 93 % )                            ;
; Total pins                ; 44 / 84 ( 52 % )                              ;
+---------------------------+-----------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 07/16/2013 12:46:23 ;
; Main task         ; Compilation         ;
; Revision Name     ; ULA                 ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                   ;
+------------------------+--------------------------------------------+---------------+-------------+----------------+
; Assignment Name        ; Value                                      ; Default Value ; Entity Name ; Section Id     ;
+------------------------+--------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID  ; 1095539992326.137398958308688              ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT ; Vhdl                                       ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL    ; ModelSim-Altera (VHDL)                     ; <None>        ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP ; 85                                         ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP ; 0                                          ; --            ; --          ; --             ;
; MISC_FILE              ; D:/Documentos/Documents/Altera/ula/ULA.dpf ; --            ; --          ; --             ;
; MISC_FILE              ; D:/Documentos/Documents/altera/ula/ULA.dpf ; --            ; --          ; --             ;
+------------------------+--------------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:02     ; 1.0                     ; 359 MB              ; 00:00:02                           ;
; Fitter                    ; 00:00:01     ; 1.0                     ; 251 MB              ; 00:00:00                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 259 MB              ; 00:00:00                           ;
; TimeQuest Timing Analyzer ; 00:00:01     ; 1.0                     ; 269 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 240 MB              ; 00:00:00                           ;
; Total                     ; 00:00:05     ; --                      ; --                  ; 00:00:03                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; Fabio-PC         ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; Fabio-PC         ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; Fabio-PC         ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; Fabio-PC         ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Fabio-PC         ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA
quartus_fit --read_settings_files=off --write_settings_files=off ULA -c ULA
quartus_asm --read_settings_files=off --write_settings_files=off ULA -c ULA
quartus_sta ULA -c ULA
quartus_eda --read_settings_files=off --write_settings_files=off ULA -c ULA



