 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : fpu
Version: M-2016.12-SP1
Date   : Sun May 19 22:45:43 2019
****************************************

Operating Conditions: ss0p95v25c   Library: saed32hvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[32]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U42/Y (INVX0_HVT)               0.10      73.91 r
  fpu_mul/fpu_mul_frac_dp/U35/Y (INVX0_HVT)               0.45      74.36 f
  fpu_mul/fpu_mul_frac_dp/U1178/Y (OR2X1_HVT)             0.53      74.88 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[32]/D (DFFX1_HVT)
                                                          0.01      74.89 f
  data arrival time                                                 74.89

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[32]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[49]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U42/Y (INVX0_HVT)               0.10      73.91 r
  fpu_mul/fpu_mul_frac_dp/U37/Y (INVX0_HVT)               0.45      74.36 f
  fpu_mul/fpu_mul_frac_dp/U1205/Y (OR2X1_HVT)             0.53      74.88 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[49]/D (DFFX1_HVT)
                                                          0.01      74.89 f
  data arrival time                                                 74.89

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[49]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[51]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U42/Y (INVX0_HVT)               0.10      73.91 r
  fpu_mul/fpu_mul_frac_dp/U37/Y (INVX0_HVT)               0.45      74.36 f
  fpu_mul/fpu_mul_frac_dp/U421/Y (OR2X1_HVT)              0.53      74.88 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[51]/D (DFFX1_HVT)
                                                          0.01      74.89 f
  data arrival time                                                 74.89

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[51]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[16]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U42/Y (INVX0_HVT)               0.10      73.91 r
  fpu_mul/fpu_mul_frac_dp/U35/Y (INVX0_HVT)               0.45      74.36 f
  fpu_mul/fpu_mul_frac_dp/U1240/Y (OR2X1_HVT)             0.53      74.88 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[16]/D (DFFX1_HVT)
                                                          0.01      74.89 f
  data arrival time                                                 74.89

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[16]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[21]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U42/Y (INVX0_HVT)               0.10      73.91 r
  fpu_mul/fpu_mul_frac_dp/U37/Y (INVX0_HVT)               0.45      74.36 f
  fpu_mul/fpu_mul_frac_dp/U475/Y (OR2X1_HVT)              0.53      74.88 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[21]/D (DFFX1_HVT)
                                                          0.01      74.89 f
  data arrival time                                                 74.89

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[21]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[22]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U42/Y (INVX0_HVT)               0.10      73.91 r
  fpu_mul/fpu_mul_frac_dp/U35/Y (INVX0_HVT)               0.45      74.36 f
  fpu_mul/fpu_mul_frac_dp/U1216/Y (OR2X1_HVT)             0.53      74.88 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[22]/D (DFFX1_HVT)
                                                          0.01      74.89 f
  data arrival time                                                 74.89

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[22]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[29]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U42/Y (INVX0_HVT)               0.10      73.91 r
  fpu_mul/fpu_mul_frac_dp/U37/Y (INVX0_HVT)               0.45      74.36 f
  fpu_mul/fpu_mul_frac_dp/U1406/Y (OR2X1_HVT)             0.53      74.88 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[29]/D (DFFX1_HVT)
                                                          0.01      74.89 f
  data arrival time                                                 74.89

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[29]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[31]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U42/Y (INVX0_HVT)               0.10      73.91 r
  fpu_mul/fpu_mul_frac_dp/U35/Y (INVX0_HVT)               0.45      74.36 f
  fpu_mul/fpu_mul_frac_dp/U473/Y (OR2X1_HVT)              0.53      74.88 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[31]/D (DFFX1_HVT)
                                                          0.01      74.89 f
  data arrival time                                                 74.89

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[31]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[46]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U42/Y (INVX0_HVT)               0.10      73.91 r
  fpu_mul/fpu_mul_frac_dp/U35/Y (INVX0_HVT)               0.45      74.36 f
  fpu_mul/fpu_mul_frac_dp/U1249/Y (OR2X1_HVT)             0.53      74.88 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[46]/D (DFFX1_HVT)
                                                          0.01      74.89 f
  data arrival time                                                 74.89

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[46]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[54]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U42/Y (INVX0_HVT)               0.10      73.91 r
  fpu_mul/fpu_mul_frac_dp/U37/Y (INVX0_HVT)               0.45      74.36 f
  fpu_mul/fpu_mul_frac_dp/U420/Y (OR2X1_HVT)              0.53      74.88 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[54]/D (DFFX1_HVT)
                                                          0.01      74.89 f
  data arrival time                                                 74.89

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[54]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[34]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U1258/Y (NBUFFX2_HVT)           0.21      73.76 r
  fpu_mul/fpu_mul_frac_dp/U51/Y (INVX1_HVT)               0.20      73.96 f
  fpu_mul/fpu_mul_frac_dp/U441/Y (NBUFFX2_HVT)            0.50      74.46 f
  fpu_mul/fpu_mul_frac_dp/U463/Y (INVX1_HVT)              0.16      74.63 r
  fpu_mul/fpu_mul_frac_dp/U502/Y (OA22X1_HVT)             0.22      74.85 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[34]/D (DFFX1_HVT)
                                                          0.01      74.86 r
  data arrival time                                                 74.86

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[34]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[45]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U1258/Y (NBUFFX2_HVT)           0.21      73.76 r
  fpu_mul/fpu_mul_frac_dp/U51/Y (INVX1_HVT)               0.20      73.96 f
  fpu_mul/fpu_mul_frac_dp/U441/Y (NBUFFX2_HVT)            0.50      74.46 f
  fpu_mul/fpu_mul_frac_dp/U463/Y (INVX1_HVT)              0.16      74.63 r
  fpu_mul/fpu_mul_frac_dp/U510/Y (OA22X1_HVT)             0.22      74.85 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[45]/D (DFFX1_HVT)
                                                          0.01      74.86 r
  data arrival time                                                 74.86

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[45]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[28]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U1258/Y (NBUFFX2_HVT)           0.21      73.76 r
  fpu_mul/fpu_mul_frac_dp/U51/Y (INVX1_HVT)               0.20      73.96 f
  fpu_mul/fpu_mul_frac_dp/U441/Y (NBUFFX2_HVT)            0.50      74.46 f
  fpu_mul/fpu_mul_frac_dp/U463/Y (INVX1_HVT)              0.16      74.63 r
  fpu_mul/fpu_mul_frac_dp/U478/Y (OA22X1_HVT)             0.22      74.85 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[28]/D (DFFX1_HVT)
                                                          0.01      74.86 r
  data arrival time                                                 74.86

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[28]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[34]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U438/Y (INVX1_HVT)              0.19      73.81 f
  fpu_mul/fpu_mul_frac_dp/U453/Y (INVX1_HVT)              0.11      73.92 r
  fpu_mul/fpu_mul_frac_dp/U471/Y (INVX1_HVT)              0.61      74.53 f
  fpu_mul/fpu_mul_frac_dp/U425/Y (OR2X1_HVT)              0.34      74.87 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[34]/D (DFFX1_HVT)
                                                          0.01      74.88 f
  data arrival time                                                 74.88

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[34]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[36]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U438/Y (INVX1_HVT)              0.19      73.81 f
  fpu_mul/fpu_mul_frac_dp/U453/Y (INVX1_HVT)              0.11      73.92 r
  fpu_mul/fpu_mul_frac_dp/U471/Y (INVX1_HVT)              0.61      74.53 f
  fpu_mul/fpu_mul_frac_dp/U1405/Y (OR2X1_HVT)             0.34      74.87 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[36]/D (DFFX1_HVT)
                                                          0.01      74.88 f
  data arrival time                                                 74.88

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[36]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[27]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U438/Y (INVX1_HVT)              0.19      73.81 f
  fpu_mul/fpu_mul_frac_dp/U453/Y (INVX1_HVT)              0.11      73.92 r
  fpu_mul/fpu_mul_frac_dp/U471/Y (INVX1_HVT)              0.61      74.53 f
  fpu_mul/fpu_mul_frac_dp/U1221/Y (OR2X1_HVT)             0.34      74.87 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[27]/D (DFFX1_HVT)
                                                          0.01      74.88 f
  data arrival time                                                 74.88

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[27]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[37]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U438/Y (INVX1_HVT)              0.19      73.81 f
  fpu_mul/fpu_mul_frac_dp/U453/Y (INVX1_HVT)              0.11      73.92 r
  fpu_mul/fpu_mul_frac_dp/U471/Y (INVX1_HVT)              0.61      74.53 f
  fpu_mul/fpu_mul_frac_dp/U424/Y (OR2X1_HVT)              0.34      74.87 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[37]/D (DFFX1_HVT)
                                                          0.01      74.88 f
  data arrival time                                                 74.88

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[37]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[5]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U43/Y (INVX0_HVT)               0.09      73.89 r
  fpu_mul/fpu_mul_frac_dp/U40/Y (NBUFFX2_HVT)             0.12      74.02 r
  fpu_mul/fpu_mul_frac_dp/U468/Y (INVX1_HVT)              0.49      74.50 f
  fpu_mul/fpu_mul_frac_dp/U1404/Y (OR2X1_HVT)             0.34      74.84 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[5]/D (DFFX1_HVT)
                                                          0.01      74.85 f
  data arrival time                                                 74.85

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[5]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[43]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U43/Y (INVX0_HVT)               0.09      73.89 r
  fpu_mul/fpu_mul_frac_dp/U40/Y (NBUFFX2_HVT)             0.12      74.02 r
  fpu_mul/fpu_mul_frac_dp/U468/Y (INVX1_HVT)              0.49      74.50 f
  fpu_mul/fpu_mul_frac_dp/U1233/Y (OR2X1_HVT)             0.34      74.84 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[43]/D (DFFX1_HVT)
                                                          0.01      74.85 f
  data arrival time                                                 74.85

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[43]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U43/Y (INVX0_HVT)               0.09      73.89 r
  fpu_mul/fpu_mul_frac_dp/U40/Y (NBUFFX2_HVT)             0.12      74.02 r
  fpu_mul/fpu_mul_frac_dp/U470/Y (INVX1_HVT)              0.49      74.50 f
  fpu_mul/fpu_mul_frac_dp/U1243/Y (OR2X1_HVT)             0.34      74.84 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[4]/D (DFFX1_HVT)
                                                          0.01      74.85 f
  data arrival time                                                 74.85

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[4]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[25]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U43/Y (INVX0_HVT)               0.09      73.89 r
  fpu_mul/fpu_mul_frac_dp/U40/Y (NBUFFX2_HVT)             0.12      74.02 r
  fpu_mul/fpu_mul_frac_dp/U469/Y (INVX1_HVT)              0.49      74.50 f
  fpu_mul/fpu_mul_frac_dp/U474/Y (OR2X1_HVT)              0.34      74.84 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[25]/D (DFFX1_HVT)
                                                          0.01      74.85 f
  data arrival time                                                 74.85

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[25]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[41]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U43/Y (INVX0_HVT)               0.09      73.89 r
  fpu_mul/fpu_mul_frac_dp/U40/Y (NBUFFX2_HVT)             0.12      74.02 r
  fpu_mul/fpu_mul_frac_dp/U470/Y (INVX1_HVT)              0.49      74.50 f
  fpu_mul/fpu_mul_frac_dp/U1411/Y (OR2X1_HVT)             0.34      74.84 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[41]/D (DFFX1_HVT)
                                                          0.01      74.85 f
  data arrival time                                                 74.85

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[41]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[17]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U43/Y (INVX0_HVT)               0.09      73.89 r
  fpu_mul/fpu_mul_frac_dp/U40/Y (NBUFFX2_HVT)             0.12      74.02 r
  fpu_mul/fpu_mul_frac_dp/U468/Y (INVX1_HVT)              0.49      74.50 f
  fpu_mul/fpu_mul_frac_dp/U1412/Y (OR2X1_HVT)             0.34      74.84 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[17]/D (DFFX1_HVT)
                                                          0.01      74.85 f
  data arrival time                                                 74.85

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[17]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[23]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U43/Y (INVX0_HVT)               0.09      73.89 r
  fpu_mul/fpu_mul_frac_dp/U40/Y (NBUFFX2_HVT)             0.12      74.02 r
  fpu_mul/fpu_mul_frac_dp/U468/Y (INVX1_HVT)              0.49      74.50 f
  fpu_mul/fpu_mul_frac_dp/U1408/Y (OR2X1_HVT)             0.34      74.84 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[23]/D (DFFX1_HVT)
                                                          0.01      74.85 f
  data arrival time                                                 74.85

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[23]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[19]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U43/Y (INVX0_HVT)               0.09      73.89 r
  fpu_mul/fpu_mul_frac_dp/U40/Y (NBUFFX2_HVT)             0.12      74.02 r
  fpu_mul/fpu_mul_frac_dp/U470/Y (INVX1_HVT)              0.49      74.50 f
  fpu_mul/fpu_mul_frac_dp/U1255/Y (OR2X1_HVT)             0.34      74.84 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[19]/D (DFFX1_HVT)
                                                          0.01      74.85 f
  data arrival time                                                 74.85

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[19]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[33]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U43/Y (INVX0_HVT)               0.09      73.89 r
  fpu_mul/fpu_mul_frac_dp/U40/Y (NBUFFX2_HVT)             0.12      74.02 r
  fpu_mul/fpu_mul_frac_dp/U469/Y (INVX1_HVT)              0.49      74.50 f
  fpu_mul/fpu_mul_frac_dp/U1413/Y (OR2X1_HVT)             0.34      74.84 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[33]/D (DFFX1_HVT)
                                                          0.01      74.85 f
  data arrival time                                                 74.85

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[33]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[50]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U43/Y (INVX0_HVT)               0.09      73.89 r
  fpu_mul/fpu_mul_frac_dp/U40/Y (NBUFFX2_HVT)             0.12      74.02 r
  fpu_mul/fpu_mul_frac_dp/U469/Y (INVX1_HVT)              0.49      74.50 f
  fpu_mul/fpu_mul_frac_dp/U1409/Y (OR2X1_HVT)             0.34      74.84 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[50]/D (DFFX1_HVT)
                                                          0.01      74.85 f
  data arrival time                                                 74.85

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[50]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[52]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U43/Y (INVX0_HVT)               0.09      73.89 r
  fpu_mul/fpu_mul_frac_dp/U40/Y (NBUFFX2_HVT)             0.12      74.02 r
  fpu_mul/fpu_mul_frac_dp/U470/Y (INVX1_HVT)              0.49      74.50 f
  fpu_mul/fpu_mul_frac_dp/U1187/Y (OR2X1_HVT)             0.34      74.84 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[52]/D (DFFX1_HVT)
                                                          0.01      74.85 f
  data arrival time                                                 74.85

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[52]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[42]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U43/Y (INVX0_HVT)               0.09      73.89 r
  fpu_mul/fpu_mul_frac_dp/U40/Y (NBUFFX2_HVT)             0.12      74.02 r
  fpu_mul/fpu_mul_frac_dp/U469/Y (INVX1_HVT)              0.49      74.50 f
  fpu_mul/fpu_mul_frac_dp/U423/Y (OR2X1_HVT)              0.34      74.84 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[42]/D (DFFX1_HVT)
                                                          0.01      74.85 f
  data arrival time                                                 74.85

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[42]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[54]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U1258/Y (NBUFFX2_HVT)           0.21      73.76 r
  fpu_mul/fpu_mul_frac_dp/U51/Y (INVX1_HVT)               0.20      73.96 f
  fpu_mul/fpu_mul_frac_dp/U464/Y (INVX1_HVT)              0.47      74.43 r
  fpu_mul/fpu_mul_frac_dp/U501/Y (OA22X1_HVT)             0.33      74.76 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[54]/D (DFFX1_HVT)
                                                          0.01      74.77 r
  data arrival time                                                 74.77

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[54]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[42]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U1258/Y (NBUFFX2_HVT)           0.21      73.76 r
  fpu_mul/fpu_mul_frac_dp/U51/Y (INVX1_HVT)               0.20      73.96 f
  fpu_mul/fpu_mul_frac_dp/U462/Y (INVX1_HVT)              0.47      74.43 r
  fpu_mul/fpu_mul_frac_dp/U503/Y (OA22X1_HVT)             0.33      74.76 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[42]/D (DFFX1_HVT)
                                                          0.01      74.77 r
  data arrival time                                                 74.77

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[42]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[48]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U1258/Y (NBUFFX2_HVT)           0.21      73.76 r
  fpu_mul/fpu_mul_frac_dp/U51/Y (INVX1_HVT)               0.20      73.96 f
  fpu_mul/fpu_mul_frac_dp/U464/Y (INVX1_HVT)              0.47      74.43 r
  fpu_mul/fpu_mul_frac_dp/U509/Y (OA22X1_HVT)             0.33      74.76 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[48]/D (DFFX1_HVT)
                                                          0.01      74.77 r
  data arrival time                                                 74.77

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[48]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[50]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U1258/Y (NBUFFX2_HVT)           0.21      73.76 r
  fpu_mul/fpu_mul_frac_dp/U51/Y (INVX1_HVT)               0.20      73.96 f
  fpu_mul/fpu_mul_frac_dp/U462/Y (INVX1_HVT)              0.47      74.43 r
  fpu_mul/fpu_mul_frac_dp/U493/Y (OA22X1_HVT)             0.33      74.76 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[50]/D (DFFX1_HVT)
                                                          0.01      74.77 r
  data arrival time                                                 74.77

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[50]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[51]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U1258/Y (NBUFFX2_HVT)           0.21      73.76 r
  fpu_mul/fpu_mul_frac_dp/U51/Y (INVX1_HVT)               0.20      73.96 f
  fpu_mul/fpu_mul_frac_dp/U464/Y (INVX1_HVT)              0.47      74.43 r
  fpu_mul/fpu_mul_frac_dp/U500/Y (OA22X1_HVT)             0.33      74.76 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[51]/D (DFFX1_HVT)
                                                          0.01      74.77 r
  data arrival time                                                 74.77

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[51]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[33]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U1258/Y (NBUFFX2_HVT)           0.21      73.76 r
  fpu_mul/fpu_mul_frac_dp/U51/Y (INVX1_HVT)               0.20      73.96 f
  fpu_mul/fpu_mul_frac_dp/U462/Y (INVX1_HVT)              0.47      74.43 r
  fpu_mul/fpu_mul_frac_dp/U488/Y (OA22X1_HVT)             0.33      74.76 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[33]/D (DFFX1_HVT)
                                                          0.01      74.77 r
  data arrival time                                                 74.77

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[33]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U1258/Y (NBUFFX2_HVT)           0.21      73.76 r
  fpu_mul/fpu_mul_frac_dp/U51/Y (INVX1_HVT)               0.20      73.96 f
  fpu_mul/fpu_mul_frac_dp/U462/Y (INVX1_HVT)              0.47      74.43 r
  fpu_mul/fpu_mul_frac_dp/U491/Y (OA22X1_HVT)             0.33      74.76 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]/D (DFFX1_HVT)
                                                          0.01      74.77 r
  data arrival time                                                 74.77

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U1258/Y (NBUFFX2_HVT)           0.21      73.76 r
  fpu_mul/fpu_mul_frac_dp/U51/Y (INVX1_HVT)               0.20      73.96 f
  fpu_mul/fpu_mul_frac_dp/U464/Y (INVX1_HVT)              0.47      74.43 r
  fpu_mul/fpu_mul_frac_dp/U486/Y (OA22X1_HVT)             0.33      74.76 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[4]/D (DFFX1_HVT)
                                                          0.01      74.77 r
  data arrival time                                                 74.77

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[4]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U438/Y (INVX1_HVT)              0.19      73.81 f
  fpu_mul/fpu_mul_frac_dp/U452/Y (INVX1_HVT)              0.11      73.92 r
  fpu_mul/fpu_mul_frac_dp/U1931/Y (NAND2X0_HVT)           0.81      74.73 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[1]/D (DFFX1_HVT)
                                                          0.01      74.75 f
  data arrival time                                                 74.75

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[1]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.13      74.87
  data required time                                                74.87
  --------------------------------------------------------------------------
  data required time                                                74.87
  data arrival time                                                -74.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[31]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U460/Y (INVX1_HVT)              0.19      73.74 f
  fpu_mul/fpu_mul_frac_dp/U465/Y (INVX1_HVT)              0.53      74.28 r
  fpu_mul/fpu_mul_frac_dp/U499/Y (OA22X1_HVT)             0.47      74.75 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[31]/D (DFFX1_HVT)
                                                          0.01      74.76 r
  data arrival time                                                 74.76

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[31]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[35]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U460/Y (INVX1_HVT)              0.19      73.74 f
  fpu_mul/fpu_mul_frac_dp/U467/Y (INVX1_HVT)              0.53      74.28 r
  fpu_mul/fpu_mul_frac_dp/U479/Y (OA22X1_HVT)             0.47      74.75 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[35]/D (DFFX1_HVT)
                                                          0.01      74.76 r
  data arrival time                                                 74.76

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[35]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[36]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U460/Y (INVX1_HVT)              0.19      73.74 f
  fpu_mul/fpu_mul_frac_dp/U467/Y (INVX1_HVT)              0.53      74.28 r
  fpu_mul/fpu_mul_frac_dp/U496/Y (OA22X1_HVT)             0.47      74.75 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[36]/D (DFFX1_HVT)
                                                          0.01      74.76 r
  data arrival time                                                 74.76

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[36]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[38]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U460/Y (INVX1_HVT)              0.19      73.74 f
  fpu_mul/fpu_mul_frac_dp/U461/Y (INVX1_HVT)              0.53      74.28 r
  fpu_mul/fpu_mul_frac_dp/U508/Y (OA22X1_HVT)             0.47      74.75 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[38]/D (DFFX1_HVT)
                                                          0.01      74.76 r
  data arrival time                                                 74.76

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[38]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[40]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U460/Y (INVX1_HVT)              0.19      73.74 f
  fpu_mul/fpu_mul_frac_dp/U466/Y (INVX1_HVT)              0.53      74.28 r
  fpu_mul/fpu_mul_frac_dp/U480/Y (OA22X1_HVT)             0.47      74.75 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[40]/D (DFFX1_HVT)
                                                          0.01      74.76 r
  data arrival time                                                 74.76

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[40]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[43]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U460/Y (INVX1_HVT)              0.19      73.74 f
  fpu_mul/fpu_mul_frac_dp/U466/Y (INVX1_HVT)              0.53      74.28 r
  fpu_mul/fpu_mul_frac_dp/U187/Y (OA22X1_HVT)             0.47      74.75 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[43]/D (DFFX1_HVT)
                                                          0.01      74.76 r
  data arrival time                                                 74.76

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[43]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[44]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U460/Y (INVX1_HVT)              0.19      73.74 f
  fpu_mul/fpu_mul_frac_dp/U465/Y (INVX1_HVT)              0.53      74.28 r
  fpu_mul/fpu_mul_frac_dp/U440/Y (OA22X1_HVT)             0.47      74.75 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[44]/D (DFFX1_HVT)
                                                          0.01      74.76 r
  data arrival time                                                 74.76

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[44]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[46]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U460/Y (INVX1_HVT)              0.19      73.74 f
  fpu_mul/fpu_mul_frac_dp/U467/Y (INVX1_HVT)              0.53      74.28 r
  fpu_mul/fpu_mul_frac_dp/U487/Y (OA22X1_HVT)             0.47      74.75 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[46]/D (DFFX1_HVT)
                                                          0.01      74.76 r
  data arrival time                                                 74.76

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[46]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[53]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U460/Y (INVX1_HVT)              0.19      73.74 f
  fpu_mul/fpu_mul_frac_dp/U461/Y (INVX1_HVT)              0.53      74.28 r
  fpu_mul/fpu_mul_frac_dp/U497/Y (OA22X1_HVT)             0.47      74.75 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[53]/D (DFFX1_HVT)
                                                          0.01      74.76 r
  data arrival time                                                 74.76

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[53]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[15]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U460/Y (INVX1_HVT)              0.19      73.74 f
  fpu_mul/fpu_mul_frac_dp/U461/Y (INVX1_HVT)              0.53      74.28 r
  fpu_mul/fpu_mul_frac_dp/U504/Y (OA22X1_HVT)             0.47      74.75 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[15]/D (DFFX1_HVT)
                                                          0.01      74.76 r
  data arrival time                                                 74.76

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[15]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[16]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U460/Y (INVX1_HVT)              0.19      73.74 f
  fpu_mul/fpu_mul_frac_dp/U465/Y (INVX1_HVT)              0.53      74.28 r
  fpu_mul/fpu_mul_frac_dp/U481/Y (OA22X1_HVT)             0.47      74.75 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[16]/D (DFFX1_HVT)
                                                          0.01      74.76 r
  data arrival time                                                 74.76

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[16]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[18]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U460/Y (INVX1_HVT)              0.19      73.74 f
  fpu_mul/fpu_mul_frac_dp/U465/Y (INVX1_HVT)              0.53      74.28 r
  fpu_mul/fpu_mul_frac_dp/U506/Y (OA22X1_HVT)             0.47      74.75 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[18]/D (DFFX1_HVT)
                                                          0.01      74.76 r
  data arrival time                                                 74.76

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[18]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[20]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U460/Y (INVX1_HVT)              0.19      73.74 f
  fpu_mul/fpu_mul_frac_dp/U461/Y (INVX1_HVT)              0.53      74.28 r
  fpu_mul/fpu_mul_frac_dp/U495/Y (OA22X1_HVT)             0.47      74.75 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[20]/D (DFFX1_HVT)
                                                          0.01      74.76 r
  data arrival time                                                 74.76

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[20]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[21]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U460/Y (INVX1_HVT)              0.19      73.74 f
  fpu_mul/fpu_mul_frac_dp/U466/Y (INVX1_HVT)              0.53      74.28 r
  fpu_mul/fpu_mul_frac_dp/U505/Y (OA22X1_HVT)             0.47      74.75 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[21]/D (DFFX1_HVT)
                                                          0.01      74.76 r
  data arrival time                                                 74.76

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[21]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[22]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U460/Y (INVX1_HVT)              0.19      73.74 f
  fpu_mul/fpu_mul_frac_dp/U465/Y (INVX1_HVT)              0.53      74.28 r
  fpu_mul/fpu_mul_frac_dp/U483/Y (OA22X1_HVT)             0.47      74.75 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[22]/D (DFFX1_HVT)
                                                          0.01      74.76 r
  data arrival time                                                 74.76

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[22]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[24]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U460/Y (INVX1_HVT)              0.19      73.74 f
  fpu_mul/fpu_mul_frac_dp/U466/Y (INVX1_HVT)              0.53      74.28 r
  fpu_mul/fpu_mul_frac_dp/U490/Y (OA22X1_HVT)             0.47      74.75 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[24]/D (DFFX1_HVT)
                                                          0.01      74.76 r
  data arrival time                                                 74.76

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[24]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[26]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U460/Y (INVX1_HVT)              0.19      73.74 f
  fpu_mul/fpu_mul_frac_dp/U466/Y (INVX1_HVT)              0.53      74.28 r
  fpu_mul/fpu_mul_frac_dp/U498/Y (OA22X1_HVT)             0.47      74.75 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[26]/D (DFFX1_HVT)
                                                          0.01      74.76 r
  data arrival time                                                 74.76

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[26]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[30]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U460/Y (INVX1_HVT)              0.19      73.74 f
  fpu_mul/fpu_mul_frac_dp/U467/Y (INVX1_HVT)              0.53      74.28 r
  fpu_mul/fpu_mul_frac_dp/U494/Y (OA22X1_HVT)             0.47      74.75 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[30]/D (DFFX1_HVT)
                                                          0.01      74.76 r
  data arrival time                                                 74.76

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[30]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U460/Y (INVX1_HVT)              0.19      73.74 f
  fpu_mul/fpu_mul_frac_dp/U461/Y (INVX1_HVT)              0.53      74.28 r
  fpu_mul/fpu_mul_frac_dp/U484/Y (OA22X1_HVT)             0.47      74.75 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[1]/D (DFFX1_HVT)
                                                          0.01      74.76 r
  data arrival time                                                 74.76

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[1]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U460/Y (INVX1_HVT)              0.19      73.74 f
  fpu_mul/fpu_mul_frac_dp/U467/Y (INVX1_HVT)              0.53      74.28 r
  fpu_mul/fpu_mul_frac_dp/U507/Y (OA22X1_HVT)             0.47      74.75 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[3]/D (DFFX1_HVT)
                                                          0.01      74.76 r
  data arrival time                                                 74.76

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[3]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U43/Y (INVX0_HVT)               0.09      73.89 r
  fpu_mul/fpu_mul_frac_dp/U36/Y (INVX0_HVT)               0.11      74.01 f
  fpu_mul/fpu_mul_frac_dp/U1407/Y (OR2X1_HVT)             0.76      74.77 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[2]/D (DFFX1_HVT)
                                                          0.01      74.78 f
  data arrival time                                                 74.78

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[2]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[47]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U43/Y (INVX0_HVT)               0.09      73.89 r
  fpu_mul/fpu_mul_frac_dp/U36/Y (INVX0_HVT)               0.11      74.01 f
  fpu_mul/fpu_mul_frac_dp/U1414/Y (OR2X1_HVT)             0.76      74.77 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[47]/D (DFFX1_HVT)
                                                          0.01      74.78 f
  data arrival time                                                 74.78

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[47]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[53]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U43/Y (INVX0_HVT)               0.09      73.89 r
  fpu_mul/fpu_mul_frac_dp/U36/Y (INVX0_HVT)               0.11      74.01 f
  fpu_mul/fpu_mul_frac_dp/U1410/Y (OR2X1_HVT)             0.76      74.77 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[53]/D (DFFX1_HVT)
                                                          0.01      74.78 f
  data arrival time                                                 74.78

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[53]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[28]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U438/Y (INVX1_HVT)              0.19      73.81 f
  fpu_mul/fpu_mul_frac_dp/U452/Y (INVX1_HVT)              0.11      73.92 r
  fpu_mul/fpu_mul_frac_dp/U1943/Y (NAND2X0_HVT)           0.80      74.73 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[28]/D (DFFX1_HVT)
                                                          0.01      74.74 f
  data arrival time                                                 74.74

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[28]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.12      74.88
  data required time                                                74.88
  --------------------------------------------------------------------------
  data required time                                                74.88
  data arrival time                                                -74.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[35]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U43/Y (INVX0_HVT)               0.09      73.89 r
  fpu_mul/fpu_mul_frac_dp/U36/Y (INVX0_HVT)               0.11      74.01 f
  fpu_mul/fpu_mul_frac_dp/U1227/Y (OR2X1_HVT)             0.76      74.77 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[35]/D (DFFX1_HVT)
                                                          0.01      74.78 f
  data arrival time                                                 74.78

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[35]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[44]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U43/Y (INVX0_HVT)               0.09      73.89 r
  fpu_mul/fpu_mul_frac_dp/U36/Y (INVX0_HVT)               0.11      74.01 f
  fpu_mul/fpu_mul_frac_dp/U1415/Y (OR2X1_HVT)             0.76      74.77 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[44]/D (DFFX1_HVT)
                                                          0.01      74.78 f
  data arrival time                                                 74.78

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[44]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[48]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U43/Y (INVX0_HVT)               0.09      73.89 r
  fpu_mul/fpu_mul_frac_dp/U36/Y (INVX0_HVT)               0.11      74.01 f
  fpu_mul/fpu_mul_frac_dp/U443/Y (OR2X1_HVT)              0.76      74.77 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[48]/D (DFFX1_HVT)
                                                          0.01      74.78 f
  data arrival time                                                 74.78

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[48]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[14]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U438/Y (INVX1_HVT)              0.19      73.81 f
  fpu_mul/fpu_mul_frac_dp/U452/Y (INVX1_HVT)              0.11      73.92 r
  fpu_mul/fpu_mul_frac_dp/U1939/Y (NAND2X0_HVT)           0.80      74.73 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[14]/D (DFFX1_HVT)
                                                          0.01      74.74 f
  data arrival time                                                 74.74

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[14]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.12      74.88
  data required time                                                74.88
  --------------------------------------------------------------------------
  data required time                                                74.88
  data arrival time                                                -74.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[40]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U438/Y (INVX1_HVT)              0.19      73.81 f
  fpu_mul/fpu_mul_frac_dp/U452/Y (INVX1_HVT)              0.11      73.92 r
  fpu_mul/fpu_mul_frac_dp/U1946/Y (NAND2X0_HVT)           0.80      74.73 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[40]/D (DFFX1_HVT)
                                                          0.01      74.74 f
  data arrival time                                                 74.74

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[40]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.12      74.88
  data required time                                                74.88
  --------------------------------------------------------------------------
  data required time                                                74.88
  data arrival time                                                -74.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U438/Y (INVX1_HVT)              0.19      73.81 f
  fpu_mul/fpu_mul_frac_dp/U452/Y (INVX1_HVT)              0.11      73.92 r
  fpu_mul/fpu_mul_frac_dp/U1933/Y (NAND2X0_HVT)           0.80      74.73 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[7]/D (DFFX1_HVT)
                                                          0.01      74.74 f
  data arrival time                                                 74.74

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[7]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.09      74.91
  data required time                                                74.91
  --------------------------------------------------------------------------
  data required time                                                74.91
  data arrival time                                                -74.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[11]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U438/Y (INVX1_HVT)              0.19      73.81 f
  fpu_mul/fpu_mul_frac_dp/U452/Y (INVX1_HVT)              0.11      73.92 r
  fpu_mul/fpu_mul_frac_dp/U1936/Y (NAND2X0_HVT)           0.80      74.73 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[11]/D (DFFX1_HVT)
                                                          0.01      74.74 f
  data arrival time                                                 74.74

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[11]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.09      74.91
  data required time                                                74.91
  --------------------------------------------------------------------------
  data required time                                                74.91
  data arrival time                                                -74.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[24]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U438/Y (INVX1_HVT)              0.19      73.81 f
  fpu_mul/fpu_mul_frac_dp/U452/Y (INVX1_HVT)              0.11      73.92 r
  fpu_mul/fpu_mul_frac_dp/U1941/Y (NAND2X0_HVT)           0.80      74.73 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[24]/D (DFFX1_HVT)
                                                          0.01      74.74 f
  data arrival time                                                 74.74

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[24]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.09      74.91
  data required time                                                74.91
  --------------------------------------------------------------------------
  data required time                                                74.91
  data arrival time                                                -74.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[9]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U547/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U825/Y (AO22X1_HVT)             7.57      72.59 r
  fpu_mul/fpu_mul_frac_dp/U327/Y (AO22X1_HVT)             0.19      72.78 r
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.19      72.98 r
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.19      73.17 r
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.11      73.28 f
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.07      73.35 r
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.22      73.57 f
  fpu_mul/fpu_mul_frac_dp/U1258/Y (NBUFFX2_HVT)           0.20      73.77 f
  fpu_mul/fpu_mul_frac_dp/U51/Y (INVX1_HVT)               0.19      73.96 r
  fpu_mul/fpu_mul_frac_dp/U441/Y (NBUFFX2_HVT)            0.50      74.46 r
  fpu_mul/fpu_mul_frac_dp/U1167/Y (AOI22X1_HVT)           0.26      74.72 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[9]/D (DFFX1_HVT)
                                                          0.01      74.73 f
  data arrival time                                                 74.73

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[9]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[19]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U547/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U825/Y (AO22X1_HVT)             7.57      72.59 r
  fpu_mul/fpu_mul_frac_dp/U327/Y (AO22X1_HVT)             0.19      72.78 r
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.19      72.98 r
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.19      73.17 r
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.11      73.28 f
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.07      73.35 r
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.22      73.57 f
  fpu_mul/fpu_mul_frac_dp/U1258/Y (NBUFFX2_HVT)           0.20      73.77 f
  fpu_mul/fpu_mul_frac_dp/U51/Y (INVX1_HVT)               0.19      73.96 r
  fpu_mul/fpu_mul_frac_dp/U441/Y (NBUFFX2_HVT)            0.50      74.46 r
  fpu_mul/fpu_mul_frac_dp/U450/Y (AOI22X1_HVT)            0.26      74.72 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[19]/D (DFFX1_HVT)
                                                          0.01      74.73 f
  data arrival time                                                 74.73

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[19]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[45]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U42/Y (INVX0_HVT)               0.10      73.91 r
  fpu_mul/fpu_mul_frac_dp/U38/Y (INVX0_HVT)               0.44      74.35 f
  fpu_mul/fpu_mul_frac_dp/U422/Y (OR2X1_HVT)              0.35      74.70 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[45]/D (DFFX1_HVT)
                                                          0.01      74.71 f
  data arrival time                                                 74.71

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[45]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[9]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U42/Y (INVX0_HVT)               0.10      73.91 r
  fpu_mul/fpu_mul_frac_dp/U38/Y (INVX0_HVT)               0.44      74.35 f
  fpu_mul/fpu_mul_frac_dp/U476/Y (OR2X1_HVT)              0.35      74.70 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[9]/D (DFFX1_HVT)
                                                          0.01      74.71 f
  data arrival time                                                 74.71

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[9]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[41]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U46/Y (INVX0_HVT)               0.19      73.75 f
  fpu_mul/fpu_mul_frac_dp/U39/Y (INVX0_HVT)               0.44      74.19 r
  fpu_mul/fpu_mul_frac_dp/U492/Y (OA22X1_HVT)             0.48      74.67 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[41]/D (DFFX1_HVT)
                                                          0.01      74.68 r
  data arrival time                                                 74.68

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[41]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[49]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U46/Y (INVX0_HVT)               0.19      73.75 f
  fpu_mul/fpu_mul_frac_dp/U39/Y (INVX0_HVT)               0.44      74.19 r
  fpu_mul/fpu_mul_frac_dp/U485/Y (OA22X1_HVT)             0.48      74.67 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[49]/D (DFFX1_HVT)
                                                          0.01      74.68 r
  data arrival time                                                 74.68

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[49]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[52]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U46/Y (INVX0_HVT)               0.19      73.75 f
  fpu_mul/fpu_mul_frac_dp/U39/Y (INVX0_HVT)               0.44      74.19 r
  fpu_mul/fpu_mul_frac_dp/U482/Y (OA22X1_HVT)             0.48      74.67 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[52]/D (DFFX1_HVT)
                                                          0.01      74.68 r
  data arrival time                                                 74.68

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[52]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[8]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U46/Y (INVX0_HVT)               0.19      73.75 f
  fpu_mul/fpu_mul_frac_dp/U39/Y (INVX0_HVT)               0.44      74.19 r
  fpu_mul/fpu_mul_frac_dp/U489/Y (OA22X1_HVT)             0.48      74.67 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[8]/D (DFFX1_HVT)
                                                          0.01      74.68 r
  data arrival time                                                 74.68

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[8]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[32]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U46/Y (INVX0_HVT)               0.19      73.75 f
  fpu_mul/fpu_mul_frac_dp/U39/Y (INVX0_HVT)               0.44      74.19 r
  fpu_mul/fpu_mul_frac_dp/U477/Y (OA22X1_HVT)             0.48      74.67 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[32]/D (DFFX1_HVT)
                                                          0.01      74.68 r
  data arrival time                                                 74.68

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[32]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.11      74.89
  data required time                                                74.89
  --------------------------------------------------------------------------
  data required time                                                74.89
  data arrival time                                                -74.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[18]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U42/Y (INVX0_HVT)               0.10      73.91 r
  fpu_mul/fpu_mul_frac_dp/U38/Y (INVX0_HVT)               0.44      74.35 f
  fpu_mul/fpu_mul_frac_dp/U472/Y (OR2X1_HVT)              0.35      74.70 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[18]/D (DFFX1_HVT)
                                                          0.01      74.71 f
  data arrival time                                                 74.71

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[18]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[39]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U511/Y (INVX1_HVT)              0.19      73.80 f
  fpu_mul/fpu_mul_frac_dp/U42/Y (INVX0_HVT)               0.10      73.91 r
  fpu_mul/fpu_mul_frac_dp/U38/Y (INVX0_HVT)               0.44      74.35 f
  fpu_mul/fpu_mul_frac_dp/U1210/Y (OR2X1_HVT)             0.35      74.70 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[39]/D (DFFX1_HVT)
                                                          0.01      74.71 f
  data arrival time                                                 74.71

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[53]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32hvt_ss0p95v25c
  fpu_add_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[0]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[0]/Q (DFFX1_HVT)
                                                          0.24       0.25 f
  U1494/Y (NAND2X0_HVT)                                   2.33       2.58 r
  U1493/Y (NAND2X0_HVT)                                   0.48       3.06 f
  U1488/Y (NAND2X0_HVT)                                   0.15       3.21 r
  U1489/Y (NAND2X0_HVT)                                   1.25       4.46 f
  U1613/Y (AND2X1_HVT)                                    2.52       6.98 f
  U1486/Y (NBUFFX2_HVT)                                   0.59       7.57 f
  U1633/Y (INVX1_HVT)                                    14.87      22.45 r
  U1634/Y (INVX1_HVT)                                     2.90      25.35 f
  U1685/Y (NBUFFX2_HVT)                                  19.44      44.79 f
  U1666/Y (AO222X1_HVT)                                  19.75      64.54 f
  fpu_add/inq_in2[53] (fpu_add)                           0.00      64.54 f
  fpu_add/fpu_add_frac_dp/inq_in2[53] (fpu_add_frac_dp)
                                                          0.00      64.54 f
  fpu_add/fpu_add_frac_dp/U11/Y (AND2X1_HVT)             10.06      74.60 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[53]/D (DFFX1_HVT)
                                                          0.01      74.61 f
  data arrival time                                                 74.61

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[53]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.17      74.83
  data required time                                                74.83
  --------------------------------------------------------------------------
  data required time                                                74.83
  data arrival time                                                -74.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32hvt_ss0p95v25c
  fpu_add            35000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[0]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[0]/Q (DFFX1_HVT)
                                                          0.24       0.25 f
  U1494/Y (NAND2X0_HVT)                                   2.33       2.58 r
  U1493/Y (NAND2X0_HVT)                                   0.48       3.06 f
  U1488/Y (NAND2X0_HVT)                                   0.15       3.21 r
  U1489/Y (NAND2X0_HVT)                                   1.25       4.46 f
  U1613/Y (AND2X1_HVT)                                    2.52       6.98 f
  U1486/Y (NBUFFX2_HVT)                                   0.59       7.57 f
  U1633/Y (INVX1_HVT)                                    14.87      22.45 r
  U1634/Y (INVX1_HVT)                                     2.90      25.35 f
  U1685/Y (NBUFFX2_HVT)                                  19.44      44.79 f
  U1666/Y (AO222X1_HVT)                                  19.75      64.54 f
  fpu_add/inq_in2[53] (fpu_add)                           0.00      64.54 f
  fpu_add/U3/Y (AOI21X1_HVT)                             10.13      74.67 r
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[1]/D (DFFX1_HVT)
                                                          0.01      74.68 r
  data arrival time                                                 74.68

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[1]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.10      74.90
  data required time                                                74.90
  --------------------------------------------------------------------------
  data required time                                                74.90
  data arrival time                                                -74.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U1258/Y (NBUFFX2_HVT)           0.21      73.76 r
  fpu_mul/fpu_mul_frac_dp/U45/Y (INVX0_HVT)               0.21      73.97 f
  fpu_mul/fpu_mul_frac_dp/U1142/Y (AOI22X1_HVT)           0.69      74.67 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[0]/D (DFFX1_HVT)
                                                          0.01      74.68 r
  data arrival time                                                 74.68

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[0]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.10      74.90
  data required time                                                74.90
  --------------------------------------------------------------------------
  data required time                                                74.90
  data arrival time                                                -74.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[25]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U1258/Y (NBUFFX2_HVT)           0.21      73.76 r
  fpu_mul/fpu_mul_frac_dp/U45/Y (INVX0_HVT)               0.21      73.97 f
  fpu_mul/fpu_mul_frac_dp/U1002/Y (AOI22X1_HVT)           0.69      74.66 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[25]/D (DFFX1_HVT)
                                                          0.01      74.67 r
  data arrival time                                                 74.67

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[25]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.10      74.90
  data required time                                                74.90
  --------------------------------------------------------------------------
  data required time                                                74.90
  data arrival time                                                -74.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[13]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U1258/Y (NBUFFX2_HVT)           0.21      73.76 r
  fpu_mul/fpu_mul_frac_dp/U45/Y (INVX0_HVT)               0.21      73.97 f
  fpu_mul/fpu_mul_frac_dp/U1039/Y (AOI22X1_HVT)           0.69      74.66 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[13]/D (DFFX1_HVT)
                                                          0.01      74.67 r
  data arrival time                                                 74.67

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[13]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.10      74.90
  data required time                                                74.90
  --------------------------------------------------------------------------
  data required time                                                74.90
  data arrival time                                                -74.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[14]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U1258/Y (NBUFFX2_HVT)           0.21      73.76 r
  fpu_mul/fpu_mul_frac_dp/U45/Y (INVX0_HVT)               0.21      73.97 f
  fpu_mul/fpu_mul_frac_dp/U987/Y (AOI22X1_HVT)            0.69      74.66 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[14]/D (DFFX1_HVT)
                                                          0.01      74.67 r
  data arrival time                                                 74.67

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[14]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.10      74.90
  data required time                                                74.90
  --------------------------------------------------------------------------
  data required time                                                74.90
  data arrival time                                                -74.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[11]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U1258/Y (NBUFFX2_HVT)           0.21      73.76 r
  fpu_mul/fpu_mul_frac_dp/U45/Y (INVX0_HVT)               0.21      73.97 f
  fpu_mul/fpu_mul_frac_dp/U1170/Y (AOI22X1_HVT)           0.69      74.66 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[11]/D (DFFX1_HVT)
                                                          0.01      74.67 r
  data arrival time                                                 74.67

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[11]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.10      74.90
  data required time                                                74.90
  --------------------------------------------------------------------------
  data required time                                                74.90
  data arrival time                                                -74.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[23]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U25/Y (AOI21X1_HVT)             0.23      73.56 r
  fpu_mul/fpu_mul_frac_dp/U1258/Y (NBUFFX2_HVT)           0.21      73.76 r
  fpu_mul/fpu_mul_frac_dp/U45/Y (INVX0_HVT)               0.21      73.97 f
  fpu_mul/fpu_mul_frac_dp/U1159/Y (AOI22X1_HVT)           0.69      74.66 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[23]/D (DFFX1_HVT)
                                                          0.01      74.67 r
  data arrival time                                                 74.67

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[23]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.10      74.90
  data required time                                                74.90
  --------------------------------------------------------------------------
  data required time                                                74.90
  data arrival time                                                -74.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[53]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32hvt_ss0p95v25c
  fpu_div_frac_dp    8000                  saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[0]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[0]/Q (DFFX1_HVT)
                                                          0.24       0.25 f
  U1494/Y (NAND2X0_HVT)                                   2.33       2.58 r
  U1493/Y (NAND2X0_HVT)                                   0.48       3.06 f
  U1488/Y (NAND2X0_HVT)                                   0.15       3.21 r
  U1489/Y (NAND2X0_HVT)                                   1.25       4.46 f
  U1613/Y (AND2X1_HVT)                                    2.52       6.98 f
  U1486/Y (NBUFFX2_HVT)                                   0.59       7.57 f
  U1633/Y (INVX1_HVT)                                    14.87      22.45 r
  U1634/Y (INVX1_HVT)                                     2.90      25.35 f
  U1685/Y (NBUFFX2_HVT)                                  19.44      44.79 f
  U1666/Y (AO222X1_HVT)                                  19.75      64.54 f
  fpu_div/inq_in2[53] (fpu_div)                           0.00      64.54 f
  fpu_div/fpu_div_frac_dp/inq_in2[53] (fpu_div_frac_dp)
                                                          0.00      64.54 f
  fpu_div/fpu_div_frac_dp/U100/Y (AND2X1_HVT)            10.06      74.60 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[53]/D (DFFX1_HVT)
                                                          0.01      74.61 f
  data arrival time                                                 74.61

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[53]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.13      74.87
  data required time                                                74.87
  --------------------------------------------------------------------------
  data required time                                                74.87
  data arrival time                                                -74.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32hvt_ss0p95v25c
  fpu_mul            35000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[0]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[0]/Q (DFFX1_HVT)
                                                          0.24       0.25 f
  U1494/Y (NAND2X0_HVT)                                   2.33       2.58 r
  U1493/Y (NAND2X0_HVT)                                   0.48       3.06 f
  U1488/Y (NAND2X0_HVT)                                   0.15       3.21 r
  U1489/Y (NAND2X0_HVT)                                   1.25       4.46 f
  U1613/Y (AND2X1_HVT)                                    2.52       6.98 f
  U1486/Y (NBUFFX2_HVT)                                   0.59       7.57 f
  U1633/Y (INVX1_HVT)                                    14.87      22.45 r
  U1634/Y (INVX1_HVT)                                     2.90      25.35 f
  U1685/Y (NBUFFX2_HVT)                                  19.44      44.79 f
  U1666/Y (AO222X1_HVT)                                  19.75      64.54 f
  fpu_mul/inq_in2[53] (fpu_mul)                           0.00      64.54 f
  fpu_mul/U3/Y (AND2X1_HVT)                              10.06      74.60 f
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[1]/D (DFFX1_HVT)
                                                          0.01      74.61 f
  data arrival time                                                 74.61

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[1]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.13      74.87
  data required time                                                74.87
  --------------------------------------------------------------------------
  data required time                                                74.87
  data arrival time                                                -74.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32hvt_ss0p95v25c
  fpu_add            35000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[0]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[0]/Q (DFFX1_HVT)
                                                          0.24       0.25 f
  U1494/Y (NAND2X0_HVT)                                   2.33       2.58 r
  U1493/Y (NAND2X0_HVT)                                   0.48       3.06 f
  U1488/Y (NAND2X0_HVT)                                   0.15       3.21 r
  U1489/Y (NAND2X0_HVT)                                   1.25       4.46 f
  U1613/Y (AND2X1_HVT)                                    2.52       6.98 f
  U1486/Y (NBUFFX2_HVT)                                   0.59       7.57 f
  U1633/Y (INVX1_HVT)                                    14.87      22.45 r
  U1634/Y (INVX1_HVT)                                     2.90      25.35 f
  U1685/Y (NBUFFX2_HVT)                                  19.44      44.79 f
  U1666/Y (AO222X1_HVT)                                  19.75      64.54 f
  fpu_add/inq_in2[53] (fpu_add)                           0.00      64.54 f
  fpu_add/U2/Y (AND2X1_HVT)                              10.06      74.60 f
  fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[1]/D (DFFX1_HVT)
                                                          0.01      74.61 f
  data arrival time                                                 74.61

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[1]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.13      74.87
  data required time                                                74.87
  --------------------------------------------------------------------------
  data required time                                                74.87
  data arrival time                                                -74.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[53]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32hvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[0]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[0]/Q (DFFX1_HVT)
                                                          0.24       0.25 f
  U1494/Y (NAND2X0_HVT)                                   2.33       2.58 r
  U1493/Y (NAND2X0_HVT)                                   0.48       3.06 f
  U1488/Y (NAND2X0_HVT)                                   0.15       3.21 r
  U1489/Y (NAND2X0_HVT)                                   1.25       4.46 f
  U1613/Y (AND2X1_HVT)                                    2.52       6.98 f
  U1486/Y (NBUFFX2_HVT)                                   0.59       7.57 f
  U1633/Y (INVX1_HVT)                                    14.87      22.45 r
  U1634/Y (INVX1_HVT)                                     2.90      25.35 f
  U1685/Y (NBUFFX2_HVT)                                  19.44      44.79 f
  U1666/Y (AO222X1_HVT)                                  19.75      64.54 f
  fpu_mul/inq_in2[53] (fpu_mul)                           0.00      64.54 f
  fpu_mul/fpu_mul_frac_dp/inq_in2[53] (fpu_mul_frac_dp)
                                                          0.00      64.54 f
  fpu_mul/fpu_mul_frac_dp/U20/Y (AND2X1_HVT)             10.06      74.60 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[53]/D (DFFX1_HVT)
                                                          0.01      74.61 f
  data arrival time                                                 74.61

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[53]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.12      74.88
  data required time                                                74.88
  --------------------------------------------------------------------------
  data required time                                                74.88
  data arrival time                                                -74.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32hvt_ss0p95v25c
  fpu_div            16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[0]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[0]/Q (DFFX1_HVT)
                                                          0.24       0.25 f
  U1494/Y (NAND2X0_HVT)                                   2.33       2.58 r
  U1493/Y (NAND2X0_HVT)                                   0.48       3.06 f
  U1488/Y (NAND2X0_HVT)                                   0.15       3.21 r
  U1489/Y (NAND2X0_HVT)                                   1.25       4.46 f
  U1613/Y (AND2X1_HVT)                                    2.52       6.98 f
  U1486/Y (NBUFFX2_HVT)                                   0.59       7.57 f
  U1633/Y (INVX1_HVT)                                    14.87      22.45 r
  U1634/Y (INVX1_HVT)                                     2.90      25.35 f
  U1685/Y (NBUFFX2_HVT)                                  19.44      44.79 f
  U1666/Y (AO222X1_HVT)                                  19.75      64.54 f
  fpu_div/inq_in2[53] (fpu_div)                           0.00      64.54 f
  fpu_div/U185/Y (AND2X1_HVT)                            10.06      74.60 f
  fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[1]/D (DFFX1_HVT)
                                                          0.01      74.61 f
  data arrival time                                                 74.61

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[1]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.12      74.88
  data required time                                                74.88
  --------------------------------------------------------------------------
  data required time                                                74.88
  data arrival time                                                -74.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: fpu_mul/i_m4stg_frac/booth/out_dff3/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/R_334
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul64              35000                 saed32hvt_ss0p95v25c
  mul_array1_1       8000                  saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/i_m4stg_frac/booth/out_dff3/q_reg[0]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/i_m4stg_frac/booth/out_dff3/q_reg[0]/Q (DFFX1_HVT)
                                                          0.23       0.24 r
  fpu_mul/i_m4stg_frac/ary1_a0/b3[0] (mul_array1_1)       0.00       0.24 r
  fpu_mul/i_m4stg_frac/ary1_a0/U201/Y (INVX1_HVT)         0.65       0.89 f
  fpu_mul/i_m4stg_frac/ary1_a0/U234/Y (NAND2X0_HVT)       0.87       1.76 r
  fpu_mul/i_m4stg_frac/ary1_a0/U235/Y (NBUFFX2_HVT)      61.74      63.50 r
  fpu_mul/i_m4stg_frac/ary1_a0/U524/Y (OA221X1_HVT)       8.77      72.27 r
  fpu_mul/i_m4stg_frac/ary1_a0/intadd_107/U4/S (FADDX1_HVT)
                                                          0.31      72.58 f
  fpu_mul/i_m4stg_frac/ary1_a0/U42/Y (INVX0_HVT)          0.09      72.67 r
  fpu_mul/i_m4stg_frac/ary1_a0/U252/Y (NAND2X0_HVT)       0.07      72.75 f
  fpu_mul/i_m4stg_frac/ary1_a0/U254/Y (NAND2X0_HVT)       0.14      72.89 r
  fpu_mul/i_m4stg_frac/ary1_a0/U286/S (FADDX1_HVT)        0.33      73.22 f
  fpu_mul/i_m4stg_frac/ary1_a0/U297/Y (INVX0_HVT)         0.21      73.42 r
  fpu_mul/i_m4stg_frac/ary1_a0/U298/Y (AO22X1_HVT)        0.12      73.54 r
  fpu_mul/i_m4stg_frac/ary1_a0/U397/S (FADDX1_HVT)        0.30      73.84 f
  fpu_mul/i_m4stg_frac/ary1_a0/U398/Y (INVX0_HVT)         0.05      73.89 r
  fpu_mul/i_m4stg_frac/ary1_a0/sum[13] (mul_array1_1)     0.00      73.89 r
  fpu_mul/i_m4stg_frac/U370/Y (AND2X1_HVT)                0.10      73.99 r
  fpu_mul/i_m4stg_frac/U487/S (FADDX1_HVT)                0.31      74.30 f
  fpu_mul/i_m4stg_frac/U374/S (FADDX1_HVT)                0.25      74.55 r
  fpu_mul/i_m4stg_frac/R_334/D (DFFX1_HVT)                0.01      74.56 r
  data arrival time                                                 74.56

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/i_m4stg_frac/R_334/CLK (DFFX1_HVT)              0.00      75.00 r
  library setup time                                     -0.12      74.88
  data required time                                                74.88
  --------------------------------------------------------------------------
  data required time                                                74.88
  data arrival time                                                -74.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: R_10 (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  R_10/CLK (DFFX1_HVT)                                    0.00       0.01 r
  R_10/QN (DFFX1_HVT)                                     0.23       0.24 f
  U1608/Y (INVX1_HVT)                                    64.94      65.18 r
  U1503/Y (AND2X1_HVT)                                    3.98      69.16 r
  U1501/Y (NBUFFX2_HVT)                                   1.30      70.46 r
  U1499/Y (NBUFFX2_HVT)                                   1.31      71.77 r
  U2199/Y (NAND4X0_HVT)                                   0.59      72.37 f
  U2200/Y (NAND2X0_HVT)                                   0.19      72.55 r
  U2201/Y (INVX1_HVT)                                     1.35      73.90 f
  U2202/Y (AO22X1_HVT)                                    0.58      74.49 f
  fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg[1]/D (DFFX1_HVT)
                                                          0.11      74.59 f
  data arrival time                                                 74.59

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg[1]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: R_10 (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  R_10/CLK (DFFX1_HVT)                                    0.00       0.01 r
  R_10/QN (DFFX1_HVT)                                     0.23       0.24 f
  U1608/Y (INVX1_HVT)                                    64.94      65.18 r
  U1503/Y (AND2X1_HVT)                                    3.98      69.16 r
  U1501/Y (NBUFFX2_HVT)                                   1.30      70.46 r
  U1499/Y (NBUFFX2_HVT)                                   1.31      71.77 r
  U2199/Y (NAND4X0_HVT)                                   0.59      72.37 f
  U2200/Y (NAND2X0_HVT)                                   0.19      72.55 r
  U2201/Y (INVX1_HVT)                                     1.35      73.90 f
  U2225/Y (AO22X1_HVT)                                    0.58      74.49 f
  fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg[0]/D (DFFX1_HVT)
                                                          0.11      74.59 f
  data arrival time                                                 74.59

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg[0]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.08      74.92
  data required time                                                74.92
  --------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[38]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U438/Y (INVX1_HVT)              0.19      73.81 f
  fpu_mul/fpu_mul_frac_dp/U453/Y (INVX1_HVT)              0.11      73.92 r
  fpu_mul/fpu_mul_frac_dp/U1945/Y (NAND2X0_HVT)           0.62      74.54 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[38]/D (DFFX1_HVT)
                                                          0.01      74.55 f
  data arrival time                                                 74.55

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[38]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.12      74.88
  data required time                                                74.88
  --------------------------------------------------------------------------
  data required time                                                74.88
  data arrival time                                                -74.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[15]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U438/Y (INVX1_HVT)              0.19      73.81 f
  fpu_mul/fpu_mul_frac_dp/U453/Y (INVX1_HVT)              0.11      73.92 r
  fpu_mul/fpu_mul_frac_dp/U1940/Y (NAND2X0_HVT)           0.62      74.54 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[15]/D (DFFX1_HVT)
                                                          0.01      74.55 f
  data arrival time                                                 74.55

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[15]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.12      74.88
  data required time                                                74.88
  --------------------------------------------------------------------------
  data required time                                                74.88
  data arrival time                                                -74.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[30]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_mul_frac_dp    16000                 saed32hvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_HVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/QN (DFFX1_HVT)
                                                          0.27       0.28 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (INVX1_HVT)             10.99      11.27 f
  fpu_mul/fpu_mul_frac_dp/U194/Y (INVX1_HVT)             19.39      30.65 r
  fpu_mul/fpu_mul_frac_dp/U109/Y (INVX1_HVT)             10.96      41.62 f
  fpu_mul/fpu_mul_frac_dp/U697/Y (INVX1_HVT)             23.41      65.03 r
  fpu_mul/fpu_mul_frac_dp/U219/Y (OAI22X1_HVT)            7.69      72.72 f
  fpu_mul/fpu_mul_frac_dp/U834/Y (AO22X1_HVT)             0.12      72.84 f
  fpu_mul/fpu_mul_frac_dp/U367/Y (AO22X1_HVT)             0.13      72.97 f
  fpu_mul/fpu_mul_frac_dp/U848/Y (AO22X1_HVT)             0.16      73.13 f
  fpu_mul/fpu_mul_frac_dp/U849/Y (NAND2X0_HVT)            0.09      73.22 r
  fpu_mul/fpu_mul_frac_dp/U447/Y (NAND3X0_HVT)            0.10      73.32 f
  fpu_mul/fpu_mul_frac_dp/U53/Y (INVX0_HVT)               0.11      73.43 r
  fpu_mul/fpu_mul_frac_dp/U1173/Y (AO21X1_HVT)            0.18      73.62 r
  fpu_mul/fpu_mul_frac_dp/U438/Y (INVX1_HVT)              0.19      73.81 f
  fpu_mul/fpu_mul_frac_dp/U453/Y (INVX1_HVT)              0.11      73.92 r
  fpu_mul/fpu_mul_frac_dp/U1944/Y (NAND2X0_HVT)           0.62      74.54 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[30]/D (DFFX1_HVT)
                                                          0.01      74.55 f
  data arrival time                                                 74.55

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.01      75.01
  clock uncertainty                                      -0.01      75.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[30]/CLK (DFFX1_HVT)
                                                          0.00      75.00 r
  library setup time                                     -0.12      74.88
  data required time                                                74.88
  --------------------------------------------------------------------------
  data required time                                                74.88
  data arrival time                                                -74.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


1
