<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M4521 BSP: TIMER_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">M4521 BSP
   &#160;<span id="projectnumber">V3.00.002</span>
   </div>
   <div id="projectbrief">The Board Support Package for M4521 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">TIMER_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m4521_8h_source.html">M4521.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a864eb3cd83034391eb171fb7ff8ee414"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m_e_r___t.html#a864eb3cd83034391eb171fb7ff8ee414">CTL</a></td></tr>
<tr class="separator:a864eb3cd83034391eb171fb7ff8ee414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7da7c1248264148917d20a6c088a798b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m_e_r___t.html#a7da7c1248264148917d20a6c088a798b">CMP</a></td></tr>
<tr class="separator:a7da7c1248264148917d20a6c088a798b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28f4013b18574183c6e2f05351bdf93f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m_e_r___t.html#a28f4013b18574183c6e2f05351bdf93f">INTSTS</a></td></tr>
<tr class="separator:a28f4013b18574183c6e2f05351bdf93f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02ba8611ea15b2d559ef0efb5837297f"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m_e_r___t.html#a02ba8611ea15b2d559ef0efb5837297f">CNT</a></td></tr>
<tr class="separator:a02ba8611ea15b2d559ef0efb5837297f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81d73d586c19f48b249c87babd4ae4cf"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m_e_r___t.html#a81d73d586c19f48b249c87babd4ae4cf">CAP</a></td></tr>
<tr class="separator:a81d73d586c19f48b249c87babd4ae4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f4542d7a568060772d4e6cd060e4ac"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m_e_r___t.html#aa1f4542d7a568060772d4e6cd060e4ac">EXTCTL</a></td></tr>
<tr class="separator:aa1f4542d7a568060772d4e6cd060e4ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d8cf5e35ab05d15308ddba48ecf6ffa"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m_e_r___t.html#a6d8cf5e35ab05d15308ddba48ecf6ffa">EINTSTS</a></td></tr>
<tr class="separator:a6d8cf5e35ab05d15308ddba48ecf6ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup TMR Timer Controller(TMR)
Memory Mapped Structure for TMR Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l18742">18742</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a81d73d586c19f48b249c87babd4ae4cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81d73d586c19f48b249c87babd4ae4cf">&#9670;&nbsp;</a></span>CAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::CAP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAP
</font><br><p> <font size="2">
Offset: 0x10  Timer Capture Data Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[23:0]</td><td>CAPDAT</td><td><div style="word-wrap: break-word;"><b>Timer Capture Data Register
</b><br>
When CAPEN (TIMERx_EXTCTL[3]) bit is set, CAPFUNCS (TIMERx_EXTCTL[4]) bit is 0, and a transition on Tx_EXT pin matched the CAPEDGE (TIMERx_EXTCTL[2:1]) setting, CAPIF (TIMERx_EINTSTS[0]) will set to 1 and the current timer counter value CNT (TIMERx_CNT[23:0]) will be auto-loaded into this CAPDAT field.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l19124">19124</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a7da7c1248264148917d20a6c088a798b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7da7c1248264148917d20a6c088a798b">&#9670;&nbsp;</a></span>CMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::CMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CMP
</font><br><p> <font size="2">
Offset: 0x04  Timer Compare Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[23:0]</td><td>CMPDAT</td><td><div style="word-wrap: break-word;"><b>Timer Compared Value
</b><br>
CMPDAT is a 24-bit compared value register.
<br>
When the internal 24-bit up counter value is equal to CMPDAT value, the TIF (TIMERx_INTSTS[0] Timer Interrupt Flag) will set to 1.
<br>
Time-out period = (Period of timer clock input) * (8-bit PSC + 1) * (24-bit CMPDAT).
<br>
Note1: Never write 0x0 or 0x1 in CMPDAT field, or the core will run into unknown state.
<br>
Note2: When timer is operating at continuous counting mode, the 24-bit up counter will keep counting continuously even if user writes a new value into CMPDAT field.
<br>
But if timer is operating at other modes, the 24-bit up counter will restart counting from 0 and using newest CMPDAT value to be the timer compared value while user writes a new value into CMPDAT field.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l19121">19121</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a02ba8611ea15b2d559ef0efb5837297f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02ba8611ea15b2d559ef0efb5837297f">&#9670;&nbsp;</a></span>CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CNT
</font><br><p> <font size="2">
Offset: 0x0C  Timer Data Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[23:0]</td><td>CNT</td><td><div style="word-wrap: break-word;"><b>Timer Data Register
</b><br>
This field can be reflected the internal 24-bit timer counter value or external event input counter value from Tx_CNT (x=0~3) pin.
<br>
If EXTCNTEN (TIMERx_CTL[24] ) is 0, user can read CNT value for getting current 24- bit counter value .
<br>
If EXTCNTEN (TIMERx_CTL[24] ) is 1, user can read CNT value for getting current 24- bit event input counter value.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l19123">19123</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a864eb3cd83034391eb171fb7ff8ee414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a864eb3cd83034391eb171fb7ff8ee414">&#9670;&nbsp;</a></span>CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTL
</font><br><p> <font size="2">
Offset: 0x00  Timer Control and Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>PSC</td><td><div style="word-wrap: break-word;"><b>Prescale Counter
</b><br>
Timer input clock or event source is divided by (PSC+1) before it is fed to the timer up counter.
<br>
If this field is 0 (PSC = 0), then there is no scaling.
<br>
</div></td></tr><tr><td>
[17]</td><td>WKTKEN</td><td><div style="word-wrap: break-word;"><b>Wake-Up Touch-Key Scan Enable Bit
</b><br>
If this bit is set to 1, timer time-out interrupt in Power-down mode can be triggered Touch-Key start scan.
<br>
0 = Timer time-out interrupt signal trigger Touch-Key start scan Disabled.
<br>
1 = Timer time-out interrupt signal trigger Touch-Key start scan Enabled.
<br>
Note: This bit is only available in TIMER0_CTL.
<br>
</div></td></tr><tr><td>
[18]</td><td>TRGSSEL</td><td><div style="word-wrap: break-word;"><b>Trigger Source Select Bit
</b><br>
This bit is used to select trigger source is form Timer time-out interrupt signal or capture interrupt signal.
<br>
0 = Timer time-out interrupt signal is used to trigger PWM, EADC.
<br>
1 = Capture interrupt signal is used to trigger PWM, EADC.
<br>
</div></td></tr><tr><td>
[19]</td><td>TRGPWM</td><td><div style="word-wrap: break-word;"><b>Trigger PWM Enable Bit
</b><br>
If this bit is set to 1, timer time-out interrupt or capture interrupt can be triggered PWM.
<br>
0 = Timer interrupt trigger PWM Disabled.
<br>
1 = Timer interrupt trigger PWM Enabled.
<br>
Note: If TRGSSEL (TIMERx_CTL[18]) = 0, time-out interrupt signal will trigger PWM.
<br>
If TRGSSEL (TIMERx_CTL[18]) = 1, capture interrupt signal will trigger PWM.
<br>
</div></td></tr><tr><td>
[21]</td><td>TRGEADC</td><td><div style="word-wrap: break-word;"><b>Trigger EADC Enable Bit
</b><br>
If this bit is set to 1, timer time-out interrupt or capture interrupt can be triggered EADC.
<br>
0 = Timer interrupt trigger EADC Disabled.
<br>
1 = Timer interrupt trigger EADC Enabled.
<br>
Note: If TRGSSEL (TIMERx_CTL[18]) = 0, time-out interrupt signal will trigger EADC.
<br>
If TRGSSEL (TIMERx_CTL[18]) = 1, capture interrupt signal will trigger EADC.
<br>
</div></td></tr><tr><td>
[22]</td><td>TGLPINSEL</td><td><div style="word-wrap: break-word;"><b>Toggle-Output Pin Select
</b><br>
0 = Toggle mode output to Tx_OUT (Timer Event Counter Pin).
<br>
1 = Toggle mode output to Tx_EXT(Timer External Capture Pin).
<br>
</div></td></tr><tr><td>
[23]</td><td>WKEN</td><td><div style="word-wrap: break-word;"><b>Wake-Up Function Enable Bit
</b><br>
If this bit is set to 1, while timer interrupt flag TIF (TIMERx_INTSTS[0]) is 1 and INTEN (TIMERx_CTL[29]) is enabled, the timer interrupt signal will generate a wake-up trigger event to CPU.
<br>
0 = Wake-up function Disabled if timer interrupt signal generated.
<br>
1 = Wake-up function Enabled if timer interrupt signal generated.
<br>
</div></td></tr><tr><td>
[24]</td><td>EXTCNTEN</td><td><div style="word-wrap: break-word;"><b>Event Counter Mode Enable Bit
</b><br>
This bit is for external counting pin function enabled.
<br>
0 = Event counter mode Disabled.
<br>
1 = Event counter mode Enabled.
<br>
Note: When timer is used as an event counter, this bit should be set to 1 and select HCLK as timer clock source.
<br>
</div></td></tr><tr><td>
[25]</td><td>ACTSTS</td><td><div style="word-wrap: break-word;"><b>Timer Active Status Bit (Read Only)
</b><br>
This bit indicates the 24-bit up counter status.
<br>
0 = 24-bit up counter is not active.
<br>
1 = 24-bit up counter is active.
<br>
</div></td></tr><tr><td>
[26]</td><td>RSTCNT</td><td><div style="word-wrap: break-word;"><b>Timer Counter Reset Bit
</b><br>
Setting this bit will reset the 24-bit up counter value CNT (TIMERx_CNT[23:0]) and also force CNTEN (TIMERx_CTL[30]) to 0 if ACTSTS (TIMERx_CTL[25]) is 1.
<br>
0 = No effect.
<br>
1 = Reset internal 8-bit prescale counter, 24-bit up counter value and CNTEN bit.
<br>
</div></td></tr><tr><td>
[28:27]</td><td>OPMODE</td><td><div style="word-wrap: break-word;"><b>Timer Counting Mode Select
</b><br>
00 = The Timer controller is operated in One-shot mode.
<br>
01 = The Timer controller is operated in Periodic mode.
<br>
10 = The Timer controller is operated in Toggle-output mode.
<br>
11 = The Timer controller is operated in Continuous Counting mode.
<br>
</div></td></tr><tr><td>
[29]</td><td>INTEN</td><td><div style="word-wrap: break-word;"><b>Timer Interrupt Enable Bit
</b><br>
0 = Timer Interrupt Disabled.
<br>
1 = Timer Interrupt Enabled.
<br>
Note: If this bit is enabled, when the timer interrupt flag TIF is set to 1, the timer interrupt signal is generated and inform to CPU.
<br>
</div></td></tr><tr><td>
[30]</td><td>CNTEN</td><td><div style="word-wrap: break-word;"><b>Timer Counting Enable Bit
</b><br>
0 = Stops/Suspends counting.
<br>
1 = Starts counting.
<br>
Note1: In stop status, and then set CNTEN to 1 will enable the 24-bit up counter to keep counting from the last stop counting value.
<br>
Note2: This bit is auto-cleared by hardware in one-shot mode (TIMER_CTL[28:27] = 00) when the timer interrupt flag TIF (TIMERx_INTSTS[0]) is generated.
<br>
</div></td></tr><tr><td>
[31]</td><td>ICEDEBUG</td><td><div style="word-wrap: break-word;"><b>ICE Debug Mode Acknowledge Disable
</b><br>
0 = ICE debug mode acknowledgement effects TIMER counting.
<br>
TIMER counter will be held while CPU is held by ICE.
<br>
1 = ICE debug mode acknowledgement Disabled.
<br>
TIMER counter will keep going no matter CPU is held by ICE or not.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l19120">19120</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a6d8cf5e35ab05d15308ddba48ecf6ffa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d8cf5e35ab05d15308ddba48ecf6ffa">&#9670;&nbsp;</a></span>EINTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::EINTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">EINTSTS
</font><br><p> <font size="2">
Offset: 0x18  Timer External Interrupt Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CAPIF</td><td><div style="word-wrap: break-word;"><b>Timer External Capture Interrupt Flag
</b><br>
This bit indicates the timer external capture interrupt flag status.
<br>
0 = Tx_EXT (x= 0~3) pin interrupt did not occur.
<br>
1 = Tx_EXT (x= 0~3) pin interrupt occurred.
<br>
Note1: This bit is cleared by writing 1 to it.
<br>
Note2: When CAPEN (TIMERx_EXTCTL[3]) bit is set, CAPFUNCS (TIMERx_EXTCTL[4]) bit is 0, and a transition on Tx_EXT (x= 0~3) pin matched the CAPEDGE (TIMERx_EXTCTL[2:1]) setting, this bit will set to 1 by hardware.
<br>
Note3: There is a new incoming capture event detected before CPU clearing the CAPIF status.
<br>
If the above condition occurred, the Timer will keep register TIMERx_CAP unchanged and drop the new capture value.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l19126">19126</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="aa1f4542d7a568060772d4e6cd060e4ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1f4542d7a568060772d4e6cd060e4ac">&#9670;&nbsp;</a></span>EXTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::EXTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">EXTCTL
</font><br><p> <font size="2">
Offset: 0x14  Timer External Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CNTPHASE</td><td><div style="word-wrap: break-word;"><b>Timer External Count Phase
</b><br>
This bit indicates the detection phase of external counting pin Tx_CNT (x= 0~3).
<br>
0 = A Falling edge of external counting pin will be counted.
<br>
1 = A Rising edge of external counting pin will be counted.
<br>
</div></td></tr><tr><td>
[2:1]</td><td>CAPEDGE</td><td><div style="word-wrap: break-word;"><b>Timer External Capture Pin Edge Detect
</b><br>
00 = A Falling edge on Tx_EXT (x= 0~3) pin will be detected.
<br>
01 = A Rising edge on Tx_EXT (x= 0~3) pin will be detected.
<br>
10 = Either Rising or Falling edge on Tx_EXT (x= 0~3) pin will be detected.
<br>
11 = Reserved.
<br>
</div></td></tr><tr><td>
[3]</td><td>CAPEN</td><td><div style="word-wrap: break-word;"><b>Timer External Capture Pin Enable
</b><br>
This bit enables the Tx_EXT pin.
<br>
0 =Tx_EXT (x= 0~3) pin Disabled.
<br>
1 =Tx_EXT (x= 0~3) pin Enabled.
<br>
</div></td></tr><tr><td>
[4]</td><td>CAPFUNCS</td><td><div style="word-wrap: break-word;"><b>Capture Function Selection
</b><br>
0 = External Capture Mode Enabled.
<br>
1 = External Reset Mode Enabled.
<br>
Note1: When CAPFUNCS is 0, transition on Tx_EXT (x= 0~3) pin is using to save the 24-bit timer counter value.
<br>
Note2: When CAPFUNCS is 1, transition on Tx_EXT (x= 0~3) pin is using to reset the 24-bit timer counter value.
<br>
</div></td></tr><tr><td>
[5]</td><td>CAPIEN</td><td><div style="word-wrap: break-word;"><b>Timer External Capture Interrupt Enable
</b><br>
0 = Tx_EXT (x= 0~3) pin detection Interrupt Disabled.
<br>
1 = Tx_EXT (x= 0~3) pin detection Interrupt Enabled.
<br>
Note: CAPIEN is used to enable timer external interrupt.
<br>
If CAPIEN enabled, timer will rise an interrupt when CAPIF (TIMERx_EINTSTS[0]) is 1.
<br>
For example, while CAPIEN = 1, CAPEN = 1, and CAPEDGE = 00, a 1 to 0 transition on the Tx_EXT pin will cause the CAPIF to be set then the interrupt signal is generated and sent to NVIC to inform CPU.
<br>
</div></td></tr><tr><td>
[6]</td><td>CAPDBEN</td><td><div style="word-wrap: break-word;"><b>Timer External Capture Pin De-Bounce Enable
</b><br>
0 = Tx_EXT (x= 0~3) pin de-bounce Disabled.
<br>
1 = Tx_EXT (x= 0~3) pin de-bounce Enabled.
<br>
Note: If this bit is enabled, the edge detection of Tx_EXT pin is detected with de-bounce circuit.
<br>
</div></td></tr><tr><td>
[7]</td><td>CNTDBEN</td><td><div style="word-wrap: break-word;"><b>Timer Counter Pin De-Bounce Enable
</b><br>
0 = Tx_CNT (x= 0~3) pin de-bounce Disabled.
<br>
1 = Tx_CNT (x= 0~3) pin de-bounce Enabled.
<br>
Note: If this bit is enabled, the edge detection of Tx_CNT pin is detected with de-bounce circuit.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l19125">19125</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a28f4013b18574183c6e2f05351bdf93f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28f4013b18574183c6e2f05351bdf93f">&#9670;&nbsp;</a></span>INTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::INTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTSTS
</font><br><p> <font size="2">
Offset: 0x08  Timer Interrupt Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>TIF</td><td><div style="word-wrap: break-word;"><b>Timer Interrupt Flag
</b><br>
This bit indicates the interrupt flag status of Timer while 24-bit timer up counter CNT (TIMERx_CNT[23:0]) value reaches to CMPDAT (TIMERx_CMP[23:0]) value.
<br>
0 = No effect.
<br>
1 = CNT value matches the CMPDAT value.
<br>
Note: This bit is cleared by writing 1 to it.
<br>
</div></td></tr><tr><td>
[1]</td><td>TWKF</td><td><div style="word-wrap: break-word;"><b>Timer Wake-Up Flag
</b><br>
This bit indicates the interrupt wake-up flag status of timer.
<br>
0 = Timer does not cause CPU wake-up.
<br>
1 = CPU wake-up from Idle or Power-down mode if timer time-out interrupt signal generated.
<br>
Note: This bit is cleared by writing 1 to it.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l19122">19122</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Device/Nuvoton/M4521/Include/<a class="el" href="_m4521_8h_source.html">M4521.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Oct 6 2020 13:44:44 for M4521 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
