// Seed: 3961793967
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  inout id_7;
  input id_6;
  inout id_5;
  output id_4;
  output id_3;
  input id_2;
  output id_1;
  type_10(
      ~1, id_5
  );
  assign id_4 = (id_7);
  logic id_8;
  assign id_3 = 1'b0;
  logic id_9;
endmodule
