{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606642835963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606642835970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 29 16:40:34 2020 " "Processing started: Sun Nov 29 16:40:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606642835970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606642835970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AHB_GEN -c AHB_GEN " "Command: quartus_map --read_settings_files=on --write_settings_files=off AHB_GEN -c AHB_GEN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606642835970 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606642836514 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606642836515 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AHB_arbiter_package.sv(31) " "Verilog HDL information at AHB_arbiter_package.sv(31): always construct contains both blocking and non-blocking assignments" {  } { { "Sample/AHB_arbiter_package.sv" "" { Text "D:/Project/AMBA_BUS/AHB_201/Sample/AHB_arbiter_package.sv" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606642851446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample/ahb_arbiter_package.sv 5 5 " "Found 5 design units, including 5 entities, in source file sample/ahb_arbiter_package.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Prior_Gen " "Found entity 1: Prior_Gen" {  } { { "Sample/AHB_arbiter_package.sv" "" { Text "D:/Project/AMBA_BUS/AHB_201/Sample/AHB_arbiter_package.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606642851448 ""} { "Info" "ISGN_ENTITY_NAME" "2 Dynamic_Prior_Mask " "Found entity 2: Dynamic_Prior_Mask" {  } { { "Sample/AHB_arbiter_package.sv" "" { Text "D:/Project/AMBA_BUS/AHB_201/Sample/AHB_arbiter_package.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606642851448 ""} { "Info" "ISGN_ENTITY_NAME" "3 Req_Collect " "Found entity 3: Req_Collect" {  } { { "Sample/AHB_arbiter_package.sv" "" { Text "D:/Project/AMBA_BUS/AHB_201/Sample/AHB_arbiter_package.sv" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606642851448 ""} { "Info" "ISGN_ENTITY_NAME" "4 Fixed_Prior_Mask " "Found entity 4: Fixed_Prior_Mask" {  } { { "Sample/AHB_arbiter_package.sv" "" { Text "D:/Project/AMBA_BUS/AHB_201/Sample/AHB_arbiter_package.sv" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606642851448 ""} { "Info" "ISGN_ENTITY_NAME" "5 BR_Req_Detect " "Found entity 5: BR_Req_Detect" {  } { { "Sample/AHB_arbiter_package.sv" "" { Text "D:/Project/AMBA_BUS/AHB_201/Sample/AHB_arbiter_package.sv" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606642851448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606642851448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/arbiter/ahb_arbiter_slave_7.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/arbiter/ahb_arbiter_slave_7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_arbiter_slave_7 " "Found entity 1: AHB_arbiter_slave_7" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_7.sv" "" { Text "D:/Project/AMBA_BUS/AHB_201/Gen_Result/arbiter/AHB_arbiter_slave_7.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606642851451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606642851451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/arbiter/ahb_arbiter_slave_6.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/arbiter/ahb_arbiter_slave_6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_arbiter_slave_6 " "Found entity 1: AHB_arbiter_slave_6" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_6.sv" "" { Text "D:/Project/AMBA_BUS/AHB_201/Gen_Result/arbiter/AHB_arbiter_slave_6.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606642851453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606642851453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/arbiter/ahb_arbiter_slave_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/arbiter/ahb_arbiter_slave_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_arbiter_slave_5 " "Found entity 1: AHB_arbiter_slave_5" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_5.sv" "" { Text "D:/Project/AMBA_BUS/AHB_201/Gen_Result/arbiter/AHB_arbiter_slave_5.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606642851455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606642851455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/arbiter/ahb_arbiter_slave_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/arbiter/ahb_arbiter_slave_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_arbiter_slave_4 " "Found entity 1: AHB_arbiter_slave_4" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_4.sv" "" { Text "D:/Project/AMBA_BUS/AHB_201/Gen_Result/arbiter/AHB_arbiter_slave_4.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606642851457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606642851457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/arbiter/ahb_arbiter_slave_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/arbiter/ahb_arbiter_slave_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_arbiter_slave_3 " "Found entity 1: AHB_arbiter_slave_3" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_3.sv" "" { Text "D:/Project/AMBA_BUS/AHB_201/Gen_Result/arbiter/AHB_arbiter_slave_3.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606642851459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606642851459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/arbiter/ahb_arbiter_slave_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/arbiter/ahb_arbiter_slave_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_arbiter_slave_2 " "Found entity 1: AHB_arbiter_slave_2" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_2.sv" "" { Text "D:/Project/AMBA_BUS/AHB_201/Gen_Result/arbiter/AHB_arbiter_slave_2.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606642851461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606642851461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/arbiter/ahb_arbiter_slave_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/arbiter/ahb_arbiter_slave_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_arbiter_slave_1 " "Found entity 1: AHB_arbiter_slave_1" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_1.sv" "" { Text "D:/Project/AMBA_BUS/AHB_201/Gen_Result/arbiter/AHB_arbiter_slave_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606642851463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606642851463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/decoder/ahb_decoder_master_7.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/decoder/ahb_decoder_master_7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_decoder_master_7 " "Found entity 1: AHB_decoder_master_7" {  } { { "Gen_Result/decoder/AHB_decoder_master_7.sv" "" { Text "D:/Project/AMBA_BUS/AHB_201/Gen_Result/decoder/AHB_decoder_master_7.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606642851465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606642851465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/decoder/ahb_decoder_master_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/decoder/ahb_decoder_master_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_decoder_master_2 " "Found entity 1: AHB_decoder_master_2" {  } { { "Gen_Result/decoder/AHB_decoder_master_2.sv" "" { Text "D:/Project/AMBA_BUS/AHB_201/Gen_Result/decoder/AHB_decoder_master_2.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606642851467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606642851467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/decoder/ahb_decoder_master_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/decoder/ahb_decoder_master_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_decoder_master_1 " "Found entity 1: AHB_decoder_master_1" {  } { { "Gen_Result/decoder/AHB_decoder_master_1.sv" "" { Text "D:/Project/AMBA_BUS/AHB_201/Gen_Result/decoder/AHB_decoder_master_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606642851470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606642851470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/decoder/ahb_decoder_kemee.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/decoder/ahb_decoder_kemee.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_decoder_kemee " "Found entity 1: AHB_decoder_kemee" {  } { { "Gen_Result/decoder/AHB_decoder_kemee.sv" "" { Text "D:/Project/AMBA_BUS/AHB_201/Gen_Result/decoder/AHB_decoder_kemee.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606642851472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606642851472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample/ahb_package.sv 1 0 " "Found 1 design units, including 0 entities, in source file sample/ahb_package.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AHB_package (SystemVerilog) " "Found design unit 1: AHB_package (SystemVerilog)" {  } { { "Sample/AHB_package.sv" "" { Text "D:/Project/AMBA_BUS/AHB_201/Sample/AHB_package.sv" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606642851475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606642851475 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SLAVE_X_PRIOR_BIT AHB_arbiter_slave_4.sv(67) " "Verilog HDL error at AHB_arbiter_slave_4.sv(67): object \"SLAVE_X_PRIOR_BIT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_4.sv" "" { Text "D:/Project/AMBA_BUS/AHB_201/Gen_Result/arbiter/AHB_arbiter_slave_4.sv" 67 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1606642851476 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SLAVE_X_PRIOR_BIT AHB_arbiter_slave_4.sv(70) " "Verilog HDL error at AHB_arbiter_slave_4.sv(70): object \"SLAVE_X_PRIOR_BIT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_4.sv" "" { Text "D:/Project/AMBA_BUS/AHB_201/Gen_Result/arbiter/AHB_arbiter_slave_4.sv" 70 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1606642851476 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SLAVE_X_PRIOR_LEVEL AHB_arbiter_slave_4.sv(121) " "Verilog HDL error at AHB_arbiter_slave_4.sv(121): object \"SLAVE_X_PRIOR_LEVEL\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_4.sv" "" { Text "D:/Project/AMBA_BUS/AHB_201/Gen_Result/arbiter/AHB_arbiter_slave_4.sv" 121 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1606642851477 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SLAVE_X_PRIOR_LEVEL AHB_arbiter_slave_4.sv(122) " "Verilog HDL error at AHB_arbiter_slave_4.sv(122): object \"SLAVE_X_PRIOR_LEVEL\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_4.sv" "" { Text "D:/Project/AMBA_BUS/AHB_201/Gen_Result/arbiter/AHB_arbiter_slave_4.sv" 122 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1606642851477 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SLAVE_X_PRIOR_BIT AHB_arbiter_slave_4.sv(133) " "Verilog HDL error at AHB_arbiter_slave_4.sv(133): object \"SLAVE_X_PRIOR_BIT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_4.sv" "" { Text "D:/Project/AMBA_BUS/AHB_201/Gen_Result/arbiter/AHB_arbiter_slave_4.sv" 133 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1606642851477 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SLAVE_X_PRIOR_LEVEL AHB_arbiter_slave_4.sv(134) " "Verilog HDL error at AHB_arbiter_slave_4.sv(134): object \"SLAVE_X_PRIOR_LEVEL\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_4.sv" "" { Text "D:/Project/AMBA_BUS/AHB_201/Gen_Result/arbiter/AHB_arbiter_slave_4.sv" 134 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1606642851477 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SLAVE_X_PRIOR_LEVEL AHB_arbiter_slave_4.sv(149) " "Verilog HDL error at AHB_arbiter_slave_4.sv(149): object \"SLAVE_X_PRIOR_LEVEL\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_4.sv" "" { Text "D:/Project/AMBA_BUS/AHB_201/Gen_Result/arbiter/AHB_arbiter_slave_4.sv" 149 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1606642851477 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SLAVE_X_PRIOR_LEVEL AHB_arbiter_slave_4.sv(160) " "Verilog HDL error at AHB_arbiter_slave_4.sv(160): object \"SLAVE_X_PRIOR_LEVEL\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_4.sv" "" { Text "D:/Project/AMBA_BUS/AHB_201/Gen_Result/arbiter/AHB_arbiter_slave_4.sv" 160 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1606642851477 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Project/AMBA_BUS/AHB_201/output_files/AHB_GEN.map.smsg " "Generated suppressed messages file D:/Project/AMBA_BUS/AHB_201/output_files/AHB_GEN.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606642851503 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606642851590 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 29 16:40:51 2020 " "Processing ended: Sun Nov 29 16:40:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606642851590 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606642851590 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606642851590 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606642851590 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606642852230 ""}
