--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24195 paths analyzed, 3992 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.713ns.
--------------------------------------------------------------------------------
Slack:                  12.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f3_tdc_control/state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.704ns (Levels of Logic = 4)
  Clock Path Skew:      0.026ns (0.650 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_tdc_spi_master/state_q_FSM_FFd1 to f3_tdc_control/state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.525   state_q_FSM_FFd1_2
                                                       f3_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X15Y50.A6      net (fanout=13)       1.818   state_q_FSM_FFd1_0
    SLICE_X15Y50.A       Tilo                  0.259   f3_tdc_spi_master/state_q_FSM_FFd2_1
                                                       f3_tdc_spi_master/busy1
    SLICE_X15Y53.D3      net (fanout=16)       0.840   f3_tdc_SPI_busy
    SLICE_X15Y53.D       Tilo                  0.259   f3_tdc_control/state_q_FSM_FFd4-In1
                                                       f3_tdc_control/state_q_FSM_FFd4-In11
    SLICE_X13Y56.B2      net (fanout=3)        1.043   f3_tdc_control/state_q_FSM_FFd4-In1
    SLICE_X13Y56.B       Tilo                  0.259   f3_tdc_control/state_q_FSM_FFd4_1
                                                       f3_tdc_control/state_q_FSM_FFd4-In7
    SLICE_X13Y56.A2      net (fanout=1)        1.683   f3_tdc_control/state_q_FSM_FFd4-In8
    SLICE_X13Y56.A       Tilo                  0.259   f3_tdc_control/state_q_FSM_FFd4_1
                                                       f3_tdc_control/state_q_FSM_FFd4-In9
    SLICE_X13Y56.CX      net (fanout=1)        0.645   f3_tdc_control/state_q_FSM_FFd4-In
    SLICE_X13Y56.CLK     Tdick                 0.114   f3_tdc_control/state_q_FSM_FFd4_1
                                                       f3_tdc_control/state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.704ns (1.675ns logic, 6.029ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  12.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.691ns (Levels of Logic = 3)
  Clock Path Skew:      0.046ns (0.793 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   state_q_FSM_FFd3_1
                                                       f3_mems_spi_master/state_q_FSM_FFd3
    SLICE_X12Y39.B5      net (fanout=13)       1.345   state_q_FSM_FFd3_1
    SLICE_X12Y39.B       Tilo                  0.254   state_q_FSM_FFd3
                                                       f3_mems_spi_master/busy1
    SLICE_X4Y33.A2       net (fanout=7)        1.700   f3_mems_SPI_busy
    SLICE_X4Y33.A        Tilo                  0.254   f3_addr[6]
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X4Y32.B4       net (fanout=12)       0.660   Mmux_addr_d191
    SLICE_X4Y32.B        Tilo                  0.254   f3_addr[3]
                                                       f3_mems_control/Mmux_addr_d91
    RAMB16_X0Y24.ADDRA2  net (fanout=4)        2.299   addr_d[2]
    RAMB16_X0Y24.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
                                                       mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      7.691ns (1.687ns logic, 6.004ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  12.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.620ns (Levels of Logic = 3)
  Clock Path Skew:      0.046ns (0.793 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   state_q_FSM_FFd3_1
                                                       f3_mems_spi_master/state_q_FSM_FFd3
    SLICE_X12Y39.B5      net (fanout=13)       1.345   state_q_FSM_FFd3_1
    SLICE_X12Y39.B       Tilo                  0.254   state_q_FSM_FFd3
                                                       f3_mems_spi_master/busy1
    SLICE_X4Y33.A2       net (fanout=7)        1.700   f3_mems_SPI_busy
    SLICE_X4Y33.A        Tilo                  0.254   f3_addr[6]
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X7Y35.C4       net (fanout=12)       1.003   Mmux_addr_d191
    SLICE_X7Y35.C        Tilo                  0.259   f3_addr[14]
                                                       f3_mems_control/Mmux_addr_d51
    RAMB16_X0Y24.ADDRA13 net (fanout=4)        1.880   addr_d[13]
    RAMB16_X0Y24.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
                                                       mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      7.620ns (1.692ns logic, 5.928ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  12.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.380ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.730 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   state_q_FSM_FFd3_1
                                                       f3_mems_spi_master/state_q_FSM_FFd3
    SLICE_X12Y39.B5      net (fanout=13)       1.345   state_q_FSM_FFd3_1
    SLICE_X12Y39.B       Tilo                  0.254   state_q_FSM_FFd3
                                                       f3_mems_spi_master/busy1
    SLICE_X4Y33.A2       net (fanout=7)        1.700   f3_mems_SPI_busy
    SLICE_X4Y33.A        Tilo                  0.254   f3_addr[6]
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X7Y35.C4       net (fanout=12)       1.003   Mmux_addr_d191
    SLICE_X7Y35.C        Tilo                  0.259   f3_addr[14]
                                                       f3_mems_control/Mmux_addr_d51
    RAMB16_X0Y22.ADDRA13 net (fanout=4)        1.640   addr_d[13]
    RAMB16_X0Y22.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT2
                                                       mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.380ns (1.692ns logic, 5.688ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  12.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.332ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.338 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   state_q_FSM_FFd3_1
                                                       f3_mems_spi_master/state_q_FSM_FFd3
    SLICE_X12Y39.B5      net (fanout=13)       1.345   state_q_FSM_FFd3_1
    SLICE_X12Y39.B       Tilo                  0.254   state_q_FSM_FFd3
                                                       f3_mems_spi_master/busy1
    SLICE_X5Y32.A4       net (fanout=7)        1.668   f3_mems_SPI_busy
    SLICE_X5Y32.A        Tilo                  0.259   addr_q_0_1
                                                       f2_mems_control/Mmux_addr_d191
    SLICE_X5Y32.C2       net (fanout=14)       0.567   Mmux_addr_d19
    SLICE_X5Y32.C        Tilo                  0.259   addr_q_0_1
                                                       f2_mems_control/Mmux_addr_d21
    RAMB16_X0Y8.ADDRA10  net (fanout=4)        2.055   addr_d<10>_0
    RAMB16_X0Y8.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.332ns (1.697ns logic, 5.635ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  12.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.264ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.730 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   state_q_FSM_FFd3_1
                                                       f3_mems_spi_master/state_q_FSM_FFd3
    SLICE_X12Y39.B5      net (fanout=13)       1.345   state_q_FSM_FFd3_1
    SLICE_X12Y39.B       Tilo                  0.254   state_q_FSM_FFd3
                                                       f3_mems_spi_master/busy1
    SLICE_X4Y33.A2       net (fanout=7)        1.700   f3_mems_SPI_busy
    SLICE_X4Y33.A        Tilo                  0.254   f3_addr[6]
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X4Y32.B4       net (fanout=12)       0.660   Mmux_addr_d191
    SLICE_X4Y32.B        Tilo                  0.254   f3_addr[3]
                                                       f3_mems_control/Mmux_addr_d91
    RAMB16_X0Y22.ADDRA2  net (fanout=4)        1.872   addr_d[2]
    RAMB16_X0Y22.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT2
                                                       mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.264ns (1.687ns logic, 5.577ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  12.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.263ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.338 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   state_q_FSM_FFd3_1
                                                       f3_mems_spi_master/state_q_FSM_FFd3
    SLICE_X12Y39.B5      net (fanout=13)       1.345   state_q_FSM_FFd3_1
    SLICE_X12Y39.B       Tilo                  0.254   state_q_FSM_FFd3
                                                       f3_mems_spi_master/busy1
    SLICE_X5Y32.A4       net (fanout=7)        1.668   f3_mems_SPI_busy
    SLICE_X5Y32.A        Tilo                  0.259   addr_q_0_1
                                                       f2_mems_control/Mmux_addr_d191
    SLICE_X5Y30.A3       net (fanout=14)       1.089   Mmux_addr_d19
    SLICE_X5Y30.A        Tilo                  0.259   addr_d<3>_0
                                                       f2_mems_control/Mmux_addr_d41
    RAMB16_X0Y8.ADDRA12  net (fanout=4)        1.464   addr_d<12>_0
    RAMB16_X0Y8.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.263ns (1.697ns logic, 5.566ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  12.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.253ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.338 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   state_q_FSM_FFd3_1
                                                       f3_mems_spi_master/state_q_FSM_FFd3
    SLICE_X12Y39.B5      net (fanout=13)       1.345   state_q_FSM_FFd3_1
    SLICE_X12Y39.B       Tilo                  0.254   state_q_FSM_FFd3
                                                       f3_mems_spi_master/busy1
    SLICE_X5Y32.A4       net (fanout=7)        1.668   f3_mems_SPI_busy
    SLICE_X5Y32.A        Tilo                  0.259   addr_q_0_1
                                                       f2_mems_control/Mmux_addr_d191
    SLICE_X5Y29.B6       net (fanout=14)       0.909   Mmux_addr_d19
    SLICE_X5Y29.B        Tilo                  0.259   addr_d<9>_0
                                                       f2_mems_control/Mmux_addr_d161
    RAMB16_X0Y8.ADDRA9   net (fanout=4)        1.634   addr_d<9>_0
    RAMB16_X0Y8.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.253ns (1.697ns logic, 5.556ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  12.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.281ns (Levels of Logic = 3)
  Clock Path Skew:      0.046ns (0.793 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   state_q_FSM_FFd3_1
                                                       f3_mems_spi_master/state_q_FSM_FFd3
    SLICE_X12Y39.B5      net (fanout=13)       1.345   state_q_FSM_FFd3_1
    SLICE_X12Y39.B       Tilo                  0.254   state_q_FSM_FFd3
                                                       f3_mems_spi_master/busy1
    SLICE_X4Y33.A2       net (fanout=7)        1.700   f3_mems_SPI_busy
    SLICE_X4Y33.A        Tilo                  0.254   f3_addr[6]
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X5Y34.B3       net (fanout=12)       0.631   Mmux_addr_d191
    SLICE_X5Y34.B        Tilo                  0.259   f3_addr[10]
                                                       f3_mems_control/Mmux_addr_d151
    RAMB16_X0Y24.ADDRA8  net (fanout=4)        1.913   addr_d[8]
    RAMB16_X0Y24.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
                                                       mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      7.281ns (1.692ns logic, 5.589ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  12.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.230ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.338 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   state_q_FSM_FFd3_1
                                                       f3_mems_spi_master/state_q_FSM_FFd3
    SLICE_X12Y39.B5      net (fanout=13)       1.345   state_q_FSM_FFd3_1
    SLICE_X12Y39.B       Tilo                  0.254   state_q_FSM_FFd3
                                                       f3_mems_spi_master/busy1
    SLICE_X4Y33.A2       net (fanout=7)        1.700   f3_mems_SPI_busy
    SLICE_X4Y33.A        Tilo                  0.254   f3_addr[6]
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X4Y27.D4       net (fanout=12)       1.085   Mmux_addr_d191
    SLICE_X4Y27.D        Tilo                  0.254   addr_d<2>_0
                                                       f2_mems_control/Mmux_addr_d91
    RAMB16_X0Y8.ADDRA2   net (fanout=4)        1.413   addr_d<2>_0
    RAMB16_X0Y8.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.230ns (1.687ns logic, 5.543ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  12.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.253ns (Levels of Logic = 3)
  Clock Path Skew:      0.046ns (0.793 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   state_q_FSM_FFd3_1
                                                       f3_mems_spi_master/state_q_FSM_FFd3
    SLICE_X12Y39.B5      net (fanout=13)       1.345   state_q_FSM_FFd3_1
    SLICE_X12Y39.B       Tilo                  0.254   state_q_FSM_FFd3
                                                       f3_mems_spi_master/busy1
    SLICE_X4Y33.A2       net (fanout=7)        1.700   f3_mems_SPI_busy
    SLICE_X4Y33.A        Tilo                  0.254   f3_addr[6]
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X7Y35.A3       net (fanout=12)       0.837   Mmux_addr_d191
    SLICE_X7Y35.A        Tilo                  0.259   f3_addr[14]
                                                       f3_mems_control/Mmux_addr_d31
    RAMB16_X0Y24.ADDRA11 net (fanout=4)        1.679   addr_d[11]
    RAMB16_X0Y24.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
                                                       mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      7.253ns (1.692ns logic, 5.561ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  12.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_tdc_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          f3_tdc_control/state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.231ns (Levels of Logic = 4)
  Clock Path Skew:      0.038ns (0.650 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_tdc_spi_master/state_q_FSM_FFd3 to f3_tdc_control/state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.DQ      Tcko                  0.525   state_q_FSM_FFd3
                                                       f3_tdc_spi_master/state_q_FSM_FFd3
    SLICE_X15Y50.A3      net (fanout=15)       1.345   state_q_FSM_FFd3
    SLICE_X15Y50.A       Tilo                  0.259   f3_tdc_spi_master/state_q_FSM_FFd2_1
                                                       f3_tdc_spi_master/busy1
    SLICE_X15Y53.D3      net (fanout=16)       0.840   f3_tdc_SPI_busy
    SLICE_X15Y53.D       Tilo                  0.259   f3_tdc_control/state_q_FSM_FFd4-In1
                                                       f3_tdc_control/state_q_FSM_FFd4-In11
    SLICE_X13Y56.B2      net (fanout=3)        1.043   f3_tdc_control/state_q_FSM_FFd4-In1
    SLICE_X13Y56.B       Tilo                  0.259   f3_tdc_control/state_q_FSM_FFd4_1
                                                       f3_tdc_control/state_q_FSM_FFd4-In7
    SLICE_X13Y56.A2      net (fanout=1)        1.683   f3_tdc_control/state_q_FSM_FFd4-In8
    SLICE_X13Y56.A       Tilo                  0.259   f3_tdc_control/state_q_FSM_FFd4_1
                                                       f3_tdc_control/state_q_FSM_FFd4-In9
    SLICE_X13Y56.CX      net (fanout=1)        0.645   f3_tdc_control/state_q_FSM_FFd4-In
    SLICE_X13Y56.CLK     Tdick                 0.114   f3_tdc_control/state_q_FSM_FFd4_1
                                                       f3_tdc_control/state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.231ns (1.675ns logic, 5.556ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  12.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.163ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.722 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   state_q_FSM_FFd3_1
                                                       f3_mems_spi_master/state_q_FSM_FFd3
    SLICE_X12Y39.B5      net (fanout=13)       1.345   state_q_FSM_FFd3_1
    SLICE_X12Y39.B       Tilo                  0.254   state_q_FSM_FFd3
                                                       f3_mems_spi_master/busy1
    SLICE_X4Y33.A2       net (fanout=7)        1.700   f3_mems_SPI_busy
    SLICE_X4Y33.A        Tilo                  0.254   f3_addr[6]
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X7Y35.C4       net (fanout=12)       1.003   Mmux_addr_d191
    SLICE_X7Y35.C        Tilo                  0.259   f3_addr[14]
                                                       f3_mems_control/Mmux_addr_d51
    RAMB16_X0Y20.ADDRA13 net (fanout=4)        1.423   addr_d[13]
    RAMB16_X0Y20.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT3
                                                       mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      7.163ns (1.692ns logic, 5.471ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  12.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f3_tdc_control/state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.190ns (Levels of Logic = 4)
  Clock Path Skew:      0.026ns (0.650 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_tdc_spi_master/state_q_FSM_FFd1 to f3_tdc_control/state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.525   state_q_FSM_FFd1_2
                                                       f3_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X15Y50.A6      net (fanout=13)       1.818   state_q_FSM_FFd1_0
    SLICE_X15Y50.A       Tilo                  0.259   f3_tdc_spi_master/state_q_FSM_FFd2_1
                                                       f3_tdc_spi_master/busy1
    SLICE_X15Y50.D3      net (fanout=16)       0.414   f3_tdc_SPI_busy
    SLICE_X15Y50.D       Tilo                  0.259   f3_tdc_spi_master/state_q_FSM_FFd2_1
                                                       f3_tdc_control/state_q_FSM_FFd4-In6
    SLICE_X13Y56.B5      net (fanout=1)        0.955   f3_tdc_control/state_q_FSM_FFd4-In7
    SLICE_X13Y56.B       Tilo                  0.259   f3_tdc_control/state_q_FSM_FFd4_1
                                                       f3_tdc_control/state_q_FSM_FFd4-In7
    SLICE_X13Y56.A2      net (fanout=1)        1.683   f3_tdc_control/state_q_FSM_FFd4-In8
    SLICE_X13Y56.A       Tilo                  0.259   f3_tdc_control/state_q_FSM_FFd4_1
                                                       f3_tdc_control/state_q_FSM_FFd4-In9
    SLICE_X13Y56.CX      net (fanout=1)        0.645   f3_tdc_control/state_q_FSM_FFd4-In
    SLICE_X13Y56.CLK     Tdick                 0.114   f3_tdc_control/state_q_FSM_FFd4_1
                                                       f3_tdc_control/state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.190ns (1.675ns logic, 5.515ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  12.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.187ns (Levels of Logic = 3)
  Clock Path Skew:      0.046ns (0.793 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   state_q_FSM_FFd3_1
                                                       f3_mems_spi_master/state_q_FSM_FFd3
    SLICE_X12Y39.B5      net (fanout=13)       1.345   state_q_FSM_FFd3_1
    SLICE_X12Y39.B       Tilo                  0.254   state_q_FSM_FFd3
                                                       f3_mems_spi_master/busy1
    SLICE_X4Y33.A2       net (fanout=7)        1.700   f3_mems_SPI_busy
    SLICE_X4Y33.A        Tilo                  0.254   f3_addr[6]
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X7Y35.B2       net (fanout=12)       1.021   Mmux_addr_d191
    SLICE_X7Y35.B        Tilo                  0.259   f3_addr[14]
                                                       f3_mems_control/Mmux_addr_d41
    RAMB16_X0Y24.ADDRA12 net (fanout=4)        1.429   addr_d[12]
    RAMB16_X0Y24.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
                                                       mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      7.187ns (1.692ns logic, 5.495ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  12.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.176ns (Levels of Logic = 3)
  Clock Path Skew:      0.046ns (0.793 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   state_q_FSM_FFd3_1
                                                       f3_mems_spi_master/state_q_FSM_FFd3
    SLICE_X12Y39.B5      net (fanout=13)       1.345   state_q_FSM_FFd3_1
    SLICE_X12Y39.B       Tilo                  0.254   state_q_FSM_FFd3
                                                       f3_mems_spi_master/busy1
    SLICE_X4Y33.A2       net (fanout=7)        1.700   f3_mems_SPI_busy
    SLICE_X4Y33.A        Tilo                  0.254   f3_addr[6]
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X5Y34.C1       net (fanout=12)       0.781   Mmux_addr_d191
    SLICE_X5Y34.C        Tilo                  0.259   f3_addr[10]
                                                       f3_mems_control/Mmux_addr_d161
    RAMB16_X0Y24.ADDRA9  net (fanout=4)        1.658   addr_d[9]
    RAMB16_X0Y24.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
                                                       mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      7.176ns (1.692ns logic, 5.484ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  12.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.175ns (Levels of Logic = 3)
  Clock Path Skew:      0.046ns (0.793 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   state_q_FSM_FFd3_1
                                                       f3_mems_spi_master/state_q_FSM_FFd3
    SLICE_X12Y39.B5      net (fanout=13)       1.345   state_q_FSM_FFd3_1
    SLICE_X12Y39.B       Tilo                  0.254   state_q_FSM_FFd3
                                                       f3_mems_spi_master/busy1
    SLICE_X4Y33.A2       net (fanout=7)        1.700   f3_mems_SPI_busy
    SLICE_X4Y33.A        Tilo                  0.254   f3_addr[6]
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X5Y34.D2       net (fanout=12)       0.958   Mmux_addr_d191
    SLICE_X5Y34.D        Tilo                  0.259   f3_addr[10]
                                                       f3_mems_control/Mmux_addr_d21
    RAMB16_X0Y24.ADDRA10 net (fanout=4)        1.480   addr_d[10]
    RAMB16_X0Y24.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
                                                       mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      7.175ns (1.692ns logic, 5.483ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  12.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.096ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.331 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   state_q_FSM_FFd3_1
                                                       f3_mems_spi_master/state_q_FSM_FFd3
    SLICE_X12Y39.B5      net (fanout=13)       1.345   state_q_FSM_FFd3_1
    SLICE_X12Y39.B       Tilo                  0.254   state_q_FSM_FFd3
                                                       f3_mems_spi_master/busy1
    SLICE_X5Y32.A4       net (fanout=7)        1.668   f3_mems_SPI_busy
    SLICE_X5Y32.A        Tilo                  0.259   addr_q_0_1
                                                       f2_mems_control/Mmux_addr_d191
    SLICE_X5Y32.C2       net (fanout=14)       0.567   Mmux_addr_d19
    SLICE_X5Y32.C        Tilo                  0.259   addr_q_0_1
                                                       f2_mems_control/Mmux_addr_d21
    RAMB16_X0Y10.ADDRA10 net (fanout=4)        1.819   addr_d<10>_0
    RAMB16_X0Y10.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      7.096ns (1.697ns logic, 5.399ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  12.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.077ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.338 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   state_q_FSM_FFd3_1
                                                       f3_mems_spi_master/state_q_FSM_FFd3
    SLICE_X12Y39.B5      net (fanout=13)       1.345   state_q_FSM_FFd3_1
    SLICE_X12Y39.B       Tilo                  0.254   state_q_FSM_FFd3
                                                       f3_mems_spi_master/busy1
    SLICE_X5Y32.A4       net (fanout=7)        1.668   f3_mems_SPI_busy
    SLICE_X5Y32.A        Tilo                  0.259   addr_q_0_1
                                                       f2_mems_control/Mmux_addr_d191
    SLICE_X7Y29.A6       net (fanout=14)       0.853   Mmux_addr_d19
    SLICE_X7Y29.A        Tilo                  0.259   addr_d<8>_0
                                                       f2_mems_control/Mmux_addr_d151
    RAMB16_X0Y8.ADDRA8   net (fanout=4)        1.514   addr_d<8>_0
    RAMB16_X0Y8.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.077ns (1.697ns logic, 5.380ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  12.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.156ns (Levels of Logic = 3)
  Clock Path Skew:      0.081ns (0.705 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.CQ      Tcko                  0.525   state_q_FSM_FFd1_2
                                                       f3_mems_spi_master/state_q_FSM_FFd1
    SLICE_X12Y39.B4      net (fanout=12)       0.810   state_q_FSM_FFd1_2
    SLICE_X12Y39.B       Tilo                  0.254   state_q_FSM_FFd3
                                                       f3_mems_spi_master/busy1
    SLICE_X4Y33.A2       net (fanout=7)        1.700   f3_mems_SPI_busy
    SLICE_X4Y33.A        Tilo                  0.254   f3_addr[6]
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X4Y32.B4       net (fanout=12)       0.660   Mmux_addr_d191
    SLICE_X4Y32.B        Tilo                  0.254   f3_addr[3]
                                                       f3_mems_control/Mmux_addr_d91
    RAMB16_X0Y24.ADDRA2  net (fanout=4)        2.299   addr_d[2]
    RAMB16_X0Y24.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
                                                       mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      7.156ns (1.687ns logic, 5.469ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  12.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.057ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.338 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   state_q_FSM_FFd3_1
                                                       f3_mems_spi_master/state_q_FSM_FFd3
    SLICE_X12Y39.B5      net (fanout=13)       1.345   state_q_FSM_FFd3_1
    SLICE_X12Y39.B       Tilo                  0.254   state_q_FSM_FFd3
                                                       f3_mems_spi_master/busy1
    SLICE_X5Y32.A4       net (fanout=7)        1.668   f3_mems_SPI_busy
    SLICE_X5Y32.A        Tilo                  0.259   addr_q_0_1
                                                       f2_mems_control/Mmux_addr_d191
    SLICE_X5Y29.A6       net (fanout=14)       0.909   Mmux_addr_d19
    SLICE_X5Y29.A        Tilo                  0.259   addr_d<9>_0
                                                       f2_mems_control/Mmux_addr_d111
    RAMB16_X0Y8.ADDRA4   net (fanout=4)        1.438   addr_d<4>_0
    RAMB16_X0Y8.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.057ns (1.697ns logic, 5.360ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  12.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.042ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.730 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   state_q_FSM_FFd3_1
                                                       f3_mems_spi_master/state_q_FSM_FFd3
    SLICE_X12Y39.B5      net (fanout=13)       1.345   state_q_FSM_FFd3_1
    SLICE_X12Y39.B       Tilo                  0.254   state_q_FSM_FFd3
                                                       f3_mems_spi_master/busy1
    SLICE_X4Y33.A2       net (fanout=7)        1.700   f3_mems_SPI_busy
    SLICE_X4Y33.A        Tilo                  0.254   f3_addr[6]
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X5Y34.B3       net (fanout=12)       0.631   Mmux_addr_d191
    SLICE_X5Y34.B        Tilo                  0.259   f3_addr[10]
                                                       f3_mems_control/Mmux_addr_d151
    RAMB16_X0Y22.ADDRA8  net (fanout=4)        1.674   addr_d[8]
    RAMB16_X0Y22.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT2
                                                       mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.042ns (1.692ns logic, 5.350ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  12.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.046ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.338 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   state_q_FSM_FFd3_1
                                                       f3_mems_spi_master/state_q_FSM_FFd3
    SLICE_X12Y39.B5      net (fanout=13)       1.345   state_q_FSM_FFd3_1
    SLICE_X12Y39.B       Tilo                  0.254   state_q_FSM_FFd3
                                                       f3_mems_spi_master/busy1
    SLICE_X5Y32.A4       net (fanout=7)        1.668   f3_mems_SPI_busy
    SLICE_X5Y32.A        Tilo                  0.259   addr_q_0_1
                                                       f2_mems_control/Mmux_addr_d191
    SLICE_X4Y31.D2       net (fanout=14)       0.881   Mmux_addr_d19
    SLICE_X4Y31.D        Tilo                  0.254   addr_d<7>_0
                                                       f2_mems_control/Mmux_addr_d141
    RAMB16_X0Y8.ADDRA7   net (fanout=4)        1.460   addr_d<7>_0
    RAMB16_X0Y8.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.046ns (1.692ns logic, 5.354ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  12.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.094ns (Levels of Logic = 3)
  Clock Path Skew:      0.046ns (0.793 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   state_q_FSM_FFd3_1
                                                       f3_mems_spi_master/state_q_FSM_FFd3
    SLICE_X12Y39.B5      net (fanout=13)       1.345   state_q_FSM_FFd3_1
    SLICE_X12Y39.B       Tilo                  0.254   state_q_FSM_FFd3
                                                       f3_mems_spi_master/busy1
    SLICE_X4Y33.A2       net (fanout=7)        1.700   f3_mems_SPI_busy
    SLICE_X4Y33.A        Tilo                  0.254   f3_addr[6]
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X5Y34.A3       net (fanout=12)       0.584   Mmux_addr_d191
    SLICE_X5Y34.A        Tilo                  0.259   f3_addr[10]
                                                       f3_mems_control/Mmux_addr_d141
    RAMB16_X0Y24.ADDRA7  net (fanout=4)        1.773   addr_d[7]
    RAMB16_X0Y24.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
                                                       mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      7.094ns (1.692ns logic, 5.402ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  12.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.025ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.331 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   state_q_FSM_FFd3_1
                                                       f3_mems_spi_master/state_q_FSM_FFd3
    SLICE_X12Y39.B5      net (fanout=13)       1.345   state_q_FSM_FFd3_1
    SLICE_X12Y39.B       Tilo                  0.254   state_q_FSM_FFd3
                                                       f3_mems_spi_master/busy1
    SLICE_X5Y32.A4       net (fanout=7)        1.668   f3_mems_SPI_busy
    SLICE_X5Y32.A        Tilo                  0.259   addr_q_0_1
                                                       f2_mems_control/Mmux_addr_d191
    SLICE_X5Y30.A3       net (fanout=14)       1.089   Mmux_addr_d19
    SLICE_X5Y30.A        Tilo                  0.259   addr_d<3>_0
                                                       f2_mems_control/Mmux_addr_d41
    RAMB16_X0Y10.ADDRA12 net (fanout=4)        1.226   addr_d<12>_0
    RAMB16_X0Y10.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      7.025ns (1.697ns logic, 5.328ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  12.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f3_tdc_control/state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.059ns (Levels of Logic = 4)
  Clock Path Skew:      0.026ns (0.650 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_tdc_spi_master/state_q_FSM_FFd1 to f3_tdc_control/state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.525   state_q_FSM_FFd1_2
                                                       f3_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X15Y50.A6      net (fanout=13)       1.818   state_q_FSM_FFd1_0
    SLICE_X15Y50.A       Tilo                  0.259   f3_tdc_spi_master/state_q_FSM_FFd2_1
                                                       f3_tdc_spi_master/busy1
    SLICE_X15Y53.D3      net (fanout=16)       0.840   f3_tdc_SPI_busy
    SLICE_X15Y53.D       Tilo                  0.259   f3_tdc_control/state_q_FSM_FFd4-In1
                                                       f3_tdc_control/state_q_FSM_FFd4-In11
    SLICE_X13Y56.B2      net (fanout=3)        1.043   f3_tdc_control/state_q_FSM_FFd4-In1
    SLICE_X13Y56.B       Tilo                  0.259   f3_tdc_control/state_q_FSM_FFd4_1
                                                       f3_tdc_control/state_q_FSM_FFd4-In7
    SLICE_X13Y56.A2      net (fanout=1)        1.683   f3_tdc_control/state_q_FSM_FFd4-In8
    SLICE_X13Y56.CLK     Tas                   0.373   f3_tdc_control/state_q_FSM_FFd4_1
                                                       f3_tdc_control/state_q_FSM_FFd4-In9
                                                       f3_tdc_control/state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.059ns (1.675ns logic, 5.384ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  12.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.016ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.730 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   state_q_FSM_FFd3_1
                                                       f3_mems_spi_master/state_q_FSM_FFd3
    SLICE_X12Y39.B5      net (fanout=13)       1.345   state_q_FSM_FFd3_1
    SLICE_X12Y39.B       Tilo                  0.254   state_q_FSM_FFd3
                                                       f3_mems_spi_master/busy1
    SLICE_X4Y33.A2       net (fanout=7)        1.700   f3_mems_SPI_busy
    SLICE_X4Y33.A        Tilo                  0.254   f3_addr[6]
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X7Y35.A3       net (fanout=12)       0.837   Mmux_addr_d191
    SLICE_X7Y35.A        Tilo                  0.259   f3_addr[14]
                                                       f3_mems_control/Mmux_addr_d31
    RAMB16_X0Y22.ADDRA11 net (fanout=4)        1.442   addr_d[11]
    RAMB16_X0Y22.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT2
                                                       mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.016ns (1.692ns logic, 5.324ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  12.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.019ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.331 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   state_q_FSM_FFd3_1
                                                       f3_mems_spi_master/state_q_FSM_FFd3
    SLICE_X12Y39.B5      net (fanout=13)       1.345   state_q_FSM_FFd3_1
    SLICE_X12Y39.B       Tilo                  0.254   state_q_FSM_FFd3
                                                       f3_mems_spi_master/busy1
    SLICE_X5Y32.A4       net (fanout=7)        1.668   f3_mems_SPI_busy
    SLICE_X5Y32.A        Tilo                  0.259   addr_q_0_1
                                                       f2_mems_control/Mmux_addr_d191
    SLICE_X5Y29.B6       net (fanout=14)       0.909   Mmux_addr_d19
    SLICE_X5Y29.B        Tilo                  0.259   addr_d<9>_0
                                                       f2_mems_control/Mmux_addr_d161
    RAMB16_X0Y10.ADDRA9  net (fanout=4)        1.400   addr_d<9>_0
    RAMB16_X0Y10.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      7.019ns (1.697ns logic, 5.322ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  12.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.996ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.331 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   state_q_FSM_FFd3_1
                                                       f3_mems_spi_master/state_q_FSM_FFd3
    SLICE_X12Y39.B5      net (fanout=13)       1.345   state_q_FSM_FFd3_1
    SLICE_X12Y39.B       Tilo                  0.254   state_q_FSM_FFd3
                                                       f3_mems_spi_master/busy1
    SLICE_X4Y33.A2       net (fanout=7)        1.700   f3_mems_SPI_busy
    SLICE_X4Y33.A        Tilo                  0.254   f3_addr[6]
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X4Y27.D4       net (fanout=12)       1.085   Mmux_addr_d191
    SLICE_X4Y27.D        Tilo                  0.254   addr_d<2>_0
                                                       f2_mems_control/Mmux_addr_d91
    RAMB16_X0Y10.ADDRA2  net (fanout=4)        1.179   addr_d<2>_0
    RAMB16_X0Y10.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.996ns (1.687ns logic, 5.309ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  12.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.085ns (Levels of Logic = 3)
  Clock Path Skew:      0.081ns (0.705 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.CQ      Tcko                  0.525   state_q_FSM_FFd1_2
                                                       f3_mems_spi_master/state_q_FSM_FFd1
    SLICE_X12Y39.B4      net (fanout=12)       0.810   state_q_FSM_FFd1_2
    SLICE_X12Y39.B       Tilo                  0.254   state_q_FSM_FFd3
                                                       f3_mems_spi_master/busy1
    SLICE_X4Y33.A2       net (fanout=7)        1.700   f3_mems_SPI_busy
    SLICE_X4Y33.A        Tilo                  0.254   f3_addr[6]
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X7Y35.C4       net (fanout=12)       1.003   Mmux_addr_d191
    SLICE_X7Y35.C        Tilo                  0.259   f3_addr[14]
                                                       f3_mems_control/Mmux_addr_d51
    RAMB16_X0Y24.ADDRA13 net (fanout=4)        1.880   addr_d[13]
    RAMB16_X0Y24.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
                                                       mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      7.085ns (1.692ns logic, 5.393ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT1/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT1/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT2/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT3/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT3/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT4/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_62_OUT4/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT1/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT1/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT2/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT2/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT3/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT3/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_67_OUT4/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_0/CLK0
  Logical resource: f2_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X12Y31.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_2/CLK0
  Logical resource: f3_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X0Y28.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: fifo_manager/serial_tx_TDC/tx_q/CK0
  Location pin: OLOGIC_X6Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/sck_q/CLK0
  Logical resource: avr_interface/spi_slave/sck_q/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/serial_rx/rx_q/CLK0
  Logical resource: avr_interface/serial_rx/rx_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr_interface/spi_slave/ss_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/mosi_q/CLK0
  Logical resource: avr_interface/spi_slave/mosi_q/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[25]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem28/DP/CLK
  Location pin: SLICE_X0Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[25]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem26/DP/CLK
  Location pin: SLICE_X0Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[25]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem28/SP/CLK
  Location pin: SLICE_X0Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[25]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem26/SP/CLK
  Location pin: SLICE_X0Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[22]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem22/DP/CLK
  Location pin: SLICE_X4Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[22]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem23/DP/CLK
  Location pin: SLICE_X4Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[22]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem22/SP/CLK
  Location pin: SLICE_X4Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[22]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem23/SP/CLK
  Location pin: SLICE_X4Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[24]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem24/DP/CLK
  Location pin: SLICE_X4Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[24]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem25/DP/CLK
  Location pin: SLICE_X4Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[24]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem24/SP/CLK
  Location pin: SLICE_X4Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[24]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem25/SP/CLK
  Location pin: SLICE_X4Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[28]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem27/DP/CLK
  Location pin: SLICE_X4Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[28]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem29/DP/CLK
  Location pin: SLICE_X4Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.713|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 24195 paths, 0 nets, and 4863 connections

Design statistics:
   Minimum period:   7.713ns{1}   (Maximum frequency: 129.651MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Feb 10 08:01:54 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 413 MB



