Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Sep  5 00:16:10 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/default/mul9/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  81          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (81)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (81)
5. checking no_input_delay (17)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (81)
-------------------------
 There are 81 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src11_reg[0]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src12_reg[0]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src13_reg[0]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src14_reg[0]/C
src14_reg[1]/C
src14_reg[2]/C
src15_reg[0]/C
src15_reg[1]/C
src16_reg[0]/C
src1_reg[0]/C
src1_reg[1]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (81)
-------------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src11_reg[0]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src12_reg[0]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src13_reg[0]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src14_reg[0]/D
src14_reg[1]/D
src14_reg[2]/D
src15_reg[0]/D
src15_reg[1]/D
src16_reg[0]/D
src1_reg[0]/D
src1_reg[1]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  100          inf        0.000                      0                  100           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.502ns  (logic 4.145ns (48.746%)  route 4.358ns (51.254%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[3]/Q
                         net (fo=5, routed)           1.062     1.403    compressor/comp/gpc1/lut6_2_inst2/I1
    SLICE_X2Y68                                                       r  compressor/comp/gpc1/lut6_2_inst2/LUT6/I1
    SLICE_X2Y68          LUT6 (Prop_lut6_I1_O)        0.097     1.500 r  compressor/comp/gpc1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.500    compressor/comp/gpc1/lut6_2_inst2_n_1
    SLICE_X2Y68                                                       r  compressor/comp/gpc1/carry4_inst0/S[2]
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.786 r  compressor/comp/gpc1/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.853     2.639    compressor/comp/gpc31/lut5_prop3_0[1]
    SLICE_X3Y68                                                       r  compressor/comp/gpc31/lut5_prop3/I4
    SLICE_X3Y68          LUT5 (Prop_lut5_I4_O)        0.097     2.736 r  compressor/comp/gpc31/lut5_prop3/O
                         net (fo=1, routed)           0.000     2.736    compressor/comp/gpc31/lut5_prop3_n_0
    SLICE_X3Y68                                                       r  compressor/comp/gpc31/carry4_inst0/S[3]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.035 r  compressor/comp/gpc31/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.819     3.854    compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_gene11_0[4]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop11/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.097     3.951 r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop11/O
                         net (fo=1, routed)           0.000     3.951    compressor/ra/ra/rowadder_0/cascade_fa_18/prop[11]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/S[3]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.250 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.250    compressor/ra/ra/rowadder_0/cascade_fa_18/carryout[11]
    SLICE_X0Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst3/CI
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.480 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst3/O[1]
                         net (fo=1, routed)           1.624     6.104    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.399     8.502 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.502    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.462ns  (logic 4.075ns (48.157%)  route 4.387ns (51.843%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[3]/Q
                         net (fo=5, routed)           1.062     1.403    compressor/comp/gpc1/lut6_2_inst2/I1
    SLICE_X2Y68                                                       r  compressor/comp/gpc1/lut6_2_inst2/LUT6/I1
    SLICE_X2Y68          LUT6 (Prop_lut6_I1_O)        0.097     1.500 r  compressor/comp/gpc1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.500    compressor/comp/gpc1/lut6_2_inst2_n_1
    SLICE_X2Y68                                                       r  compressor/comp/gpc1/carry4_inst0/S[2]
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.786 r  compressor/comp/gpc1/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.853     2.639    compressor/comp/gpc31/lut5_prop3_0[1]
    SLICE_X3Y68                                                       r  compressor/comp/gpc31/lut5_prop3/I4
    SLICE_X3Y68          LUT5 (Prop_lut5_I4_O)        0.097     2.736 r  compressor/comp/gpc31/lut5_prop3/O
                         net (fo=1, routed)           0.000     2.736    compressor/comp/gpc31/lut5_prop3_n_0
    SLICE_X3Y68                                                       r  compressor/comp/gpc31/carry4_inst0/S[3]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.035 r  compressor/comp/gpc31/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.819     3.854    compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_gene11_0[4]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop11/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.097     3.951 r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop11/O
                         net (fo=1, routed)           0.000     3.951    compressor/ra/ra/rowadder_0/cascade_fa_18/prop[11]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/S[3]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.250 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.250    compressor/ra/ra/rowadder_0/cascade_fa_18/carryout[11]
    SLICE_X0Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst3/CI
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.409 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst3/O[0]
                         net (fo=1, routed)           1.653     6.062    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.400     8.462 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.462    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.433ns  (logic 4.186ns (49.639%)  route 4.247ns (50.361%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[3]/Q
                         net (fo=5, routed)           1.062     1.403    compressor/comp/gpc1/lut6_2_inst2/I1
    SLICE_X2Y68                                                       r  compressor/comp/gpc1/lut6_2_inst2/LUT6/I1
    SLICE_X2Y68          LUT6 (Prop_lut6_I1_O)        0.097     1.500 r  compressor/comp/gpc1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.500    compressor/comp/gpc1/lut6_2_inst2_n_1
    SLICE_X2Y68                                                       r  compressor/comp/gpc1/carry4_inst0/S[2]
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.786 r  compressor/comp/gpc1/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.853     2.639    compressor/comp/gpc31/lut5_prop3_0[1]
    SLICE_X3Y68                                                       r  compressor/comp/gpc31/lut5_prop3/I4
    SLICE_X3Y68          LUT5 (Prop_lut5_I4_O)        0.097     2.736 r  compressor/comp/gpc31/lut5_prop3/O
                         net (fo=1, routed)           0.000     2.736    compressor/comp/gpc31/lut5_prop3_n_0
    SLICE_X3Y68                                                       r  compressor/comp/gpc31/carry4_inst0/S[3]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.035 r  compressor/comp/gpc31/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.819     3.854    compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_gene11_0[4]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop11/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.097     3.951 r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop11/O
                         net (fo=1, routed)           0.000     3.951    compressor/ra/ra/rowadder_0/cascade_fa_18/prop[11]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/S[3]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.250 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.250    compressor/ra/ra/rowadder_0/cascade_fa_18/carryout[11]
    SLICE_X0Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst3/CI
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.339 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     4.339    compressor/ra/ra/rowadder_0/cascade_fa_18/carryout[15]
    SLICE_X0Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst4/CI
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.498 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst4/O[0]
                         net (fo=1, routed)           1.513     6.011    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.422     8.433 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.433    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.400ns  (logic 4.690ns (55.828%)  route 3.711ns (44.172%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=2 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=3, routed)           0.885     1.226    compressor/comp/gpc0/src3[0]
    SLICE_X1Y66                                                       r  compressor/comp/gpc0/lut3_prop1/I2
    SLICE_X1Y66          LUT3 (Prop_lut3_I2_O)        0.097     1.323 r  compressor/comp/gpc0/lut3_prop1/O
                         net (fo=1, routed)           0.000     1.323    compressor/comp/gpc0/lut3_prop1_n_0
    SLICE_X1Y66                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.800 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.583     2.384    compressor/comp/gpc30/src0[2]
    SLICE_X1Y67                                                       r  compressor/comp/gpc30/lut2_prop0/I1
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.234     2.618 r  compressor/comp/gpc30/lut2_prop0/O
                         net (fo=1, routed)           0.000     2.618    compressor/comp/gpc30/lut2_prop0_n_0
    SLICE_X1Y67                                                       r  compressor/comp/gpc30/carry4_inst0/S[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.025 r  compressor/comp/gpc30/carry4_inst0/O[2]
                         net (fo=2, routed)           0.587     3.612    compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_gene9_0[2]
    SLICE_X0Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop7/I1
    SLICE_X0Y67          LUT2 (Prop_lut2_I1_O)        0.230     3.842 r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop7/O
                         net (fo=1, routed)           0.000     3.842    compressor/ra/ra/rowadder_0/cascade_fa_18/prop[7]
    SLICE_X0Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst1/S[3]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.141 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.141    compressor/ra/ra/rowadder_0/cascade_fa_18/carryout[7]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/CI
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     4.322 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/O[2]
                         net (fo=1, routed)           1.655     5.977    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.424     8.400 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.400    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.374ns  (logic 4.296ns (51.295%)  route 4.079ns (48.705%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  src11_reg[3]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src11_reg[3]/Q
                         net (fo=5, routed)           1.056     1.397    compressor/comp/gpc4/lut6_2_inst2/I1
    SLICE_X2Y70                                                       r  compressor/comp/gpc4/lut6_2_inst2/LUT6/I1
    SLICE_X2Y70          LUT6 (Prop_lut6_I1_O)        0.097     1.494 r  compressor/comp/gpc4/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.494    compressor/comp/gpc4/lut6_2_inst2_n_1
    SLICE_X2Y70                                                       r  compressor/comp/gpc4/carry4_inst0/S[2]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.780 r  compressor/comp/gpc4/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.916     2.696    compressor/comp/gpc33/dst[0]
    SLICE_X1Y72                                                       r  compressor/comp/gpc33/lut4_prop0/I3
    SLICE_X1Y72          LUT4 (Prop_lut4_I3_O)        0.097     2.793 r  compressor/comp/gpc33/lut4_prop0/O
                         net (fo=1, routed)           0.000     2.793    compressor/comp/gpc33/lut4_prop0_n_0
    SLICE_X1Y72                                                       r  compressor/comp/gpc33/carry4_inst0/S[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     3.245 r  compressor/comp/gpc33/carry4_inst0/O[3]
                         net (fo=1, routed)           0.708     3.953    compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_gene17_0[3]
    SLICE_X0Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst4/S[0]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.576     4.529 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst4/CO[1]
                         net (fo=1, routed)           1.399     5.928    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.447     8.374 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.374    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.374ns  (logic 4.250ns (50.751%)  route 4.124ns (49.249%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[3]/Q
                         net (fo=5, routed)           1.062     1.403    compressor/comp/gpc1/lut6_2_inst2/I1
    SLICE_X2Y68                                                       r  compressor/comp/gpc1/lut6_2_inst2/LUT6/I1
    SLICE_X2Y68          LUT6 (Prop_lut6_I1_O)        0.097     1.500 r  compressor/comp/gpc1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.500    compressor/comp/gpc1/lut6_2_inst2_n_1
    SLICE_X2Y68                                                       r  compressor/comp/gpc1/carry4_inst0/S[2]
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.786 r  compressor/comp/gpc1/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.853     2.639    compressor/comp/gpc31/lut5_prop3_0[1]
    SLICE_X3Y68                                                       r  compressor/comp/gpc31/lut5_prop3/I4
    SLICE_X3Y68          LUT5 (Prop_lut5_I4_O)        0.097     2.736 r  compressor/comp/gpc31/lut5_prop3/O
                         net (fo=1, routed)           0.000     2.736    compressor/comp/gpc31/lut5_prop3_n_0
    SLICE_X3Y68                                                       r  compressor/comp/gpc31/carry4_inst0/S[3]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.035 r  compressor/comp/gpc31/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.819     3.854    compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_gene11_0[4]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop11/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.097     3.951 r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop11/O
                         net (fo=1, routed)           0.000     3.951    compressor/ra/ra/rowadder_0/cascade_fa_18/prop[11]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/S[3]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.250 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.250    compressor/ra/ra/rowadder_0/cascade_fa_18/carryout[11]
    SLICE_X0Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst3/CI
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.339 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     4.339    compressor/ra/ra/rowadder_0/cascade_fa_18/carryout[15]
    SLICE_X0Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst4/CI
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.569 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst4/O[1]
                         net (fo=1, routed)           1.390     5.959    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.415     8.374 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.374    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.339ns  (logic 4.099ns (49.155%)  route 4.240ns (50.845%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[3]/Q
                         net (fo=5, routed)           1.062     1.403    compressor/comp/gpc1/lut6_2_inst2/I1
    SLICE_X2Y68                                                       r  compressor/comp/gpc1/lut6_2_inst2/LUT6/I1
    SLICE_X2Y68          LUT6 (Prop_lut6_I1_O)        0.097     1.500 r  compressor/comp/gpc1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.500    compressor/comp/gpc1/lut6_2_inst2_n_1
    SLICE_X2Y68                                                       r  compressor/comp/gpc1/carry4_inst0/S[2]
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.786 r  compressor/comp/gpc1/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.853     2.639    compressor/comp/gpc31/lut5_prop3_0[1]
    SLICE_X3Y68                                                       r  compressor/comp/gpc31/lut5_prop3/I4
    SLICE_X3Y68          LUT5 (Prop_lut5_I4_O)        0.097     2.736 r  compressor/comp/gpc31/lut5_prop3/O
                         net (fo=1, routed)           0.000     2.736    compressor/comp/gpc31/lut5_prop3_n_0
    SLICE_X3Y68                                                       r  compressor/comp/gpc31/carry4_inst0/S[3]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.035 r  compressor/comp/gpc31/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.819     3.854    compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_gene11_0[4]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop11/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.097     3.951 r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop11/O
                         net (fo=1, routed)           0.000     3.951    compressor/ra/ra/rowadder_0/cascade_fa_18/prop[11]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/S[3]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.250 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.250    compressor/ra/ra/rowadder_0/cascade_fa_18/carryout[11]
    SLICE_X0Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst3/CI
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     4.431 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst3/O[2]
                         net (fo=1, routed)           1.506     5.937    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.402     8.339 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.339    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.330ns  (logic 4.726ns (56.733%)  route 3.604ns (43.267%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=2 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=3, routed)           0.885     1.226    compressor/comp/gpc0/src3[0]
    SLICE_X1Y66                                                       r  compressor/comp/gpc0/lut3_prop1/I2
    SLICE_X1Y66          LUT3 (Prop_lut3_I2_O)        0.097     1.323 r  compressor/comp/gpc0/lut3_prop1/O
                         net (fo=1, routed)           0.000     1.323    compressor/comp/gpc0/lut3_prop1_n_0
    SLICE_X1Y66                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.800 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.583     2.384    compressor/comp/gpc30/src0[2]
    SLICE_X1Y67                                                       r  compressor/comp/gpc30/lut2_prop0/I1
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.234     2.618 r  compressor/comp/gpc30/lut2_prop0/O
                         net (fo=1, routed)           0.000     2.618    compressor/comp/gpc30/lut2_prop0_n_0
    SLICE_X1Y67                                                       r  compressor/comp/gpc30/carry4_inst0/S[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.025 r  compressor/comp/gpc30/carry4_inst0/O[2]
                         net (fo=2, routed)           0.587     3.612    compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_gene9_0[2]
    SLICE_X0Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop7/I1
    SLICE_X0Y67          LUT2 (Prop_lut2_I1_O)        0.230     3.842 r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop7/O
                         net (fo=1, routed)           0.000     3.842    compressor/ra/ra/rowadder_0/cascade_fa_18/prop[7]
    SLICE_X0Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst1/S[3]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.141 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.141    compressor/ra/ra/rowadder_0/cascade_fa_18/carryout[7]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/CI
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.375 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/O[3]
                         net (fo=1, routed)           1.548     5.923    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.407     8.330 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.330    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.309ns  (logic 4.172ns (50.216%)  route 4.137ns (49.784%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[3]/Q
                         net (fo=5, routed)           1.062     1.403    compressor/comp/gpc1/lut6_2_inst2/I1
    SLICE_X2Y68                                                       r  compressor/comp/gpc1/lut6_2_inst2/LUT6/I1
    SLICE_X2Y68          LUT6 (Prop_lut6_I1_O)        0.097     1.500 r  compressor/comp/gpc1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.500    compressor/comp/gpc1/lut6_2_inst2_n_1
    SLICE_X2Y68                                                       r  compressor/comp/gpc1/carry4_inst0/S[2]
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.786 r  compressor/comp/gpc1/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.853     2.639    compressor/comp/gpc31/lut5_prop3_0[1]
    SLICE_X3Y68                                                       r  compressor/comp/gpc31/lut5_prop3/I4
    SLICE_X3Y68          LUT5 (Prop_lut5_I4_O)        0.097     2.736 r  compressor/comp/gpc31/lut5_prop3/O
                         net (fo=1, routed)           0.000     2.736    compressor/comp/gpc31/lut5_prop3_n_0
    SLICE_X3Y68                                                       r  compressor/comp/gpc31/carry4_inst0/S[3]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.035 r  compressor/comp/gpc31/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.819     3.854    compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_gene11_0[4]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop11/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.097     3.951 r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop11/O
                         net (fo=1, routed)           0.000     3.951    compressor/ra/ra/rowadder_0/cascade_fa_18/prop[11]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/S[3]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.250 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.250    compressor/ra/ra/rowadder_0/cascade_fa_18/carryout[11]
    SLICE_X0Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst3/CI
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.484 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst3/O[3]
                         net (fo=1, routed)           1.402     5.887    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.422     8.309 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.309    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.965ns  (logic 4.711ns (59.151%)  route 3.253ns (40.849%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=2 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=3, routed)           0.885     1.226    compressor/comp/gpc0/src3[0]
    SLICE_X1Y66                                                       r  compressor/comp/gpc0/lut3_prop1/I2
    SLICE_X1Y66          LUT3 (Prop_lut3_I2_O)        0.097     1.323 r  compressor/comp/gpc0/lut3_prop1/O
                         net (fo=1, routed)           0.000     1.323    compressor/comp/gpc0/lut3_prop1_n_0
    SLICE_X1Y66                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.800 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.583     2.384    compressor/comp/gpc30/src0[2]
    SLICE_X1Y67                                                       r  compressor/comp/gpc30/lut2_prop0/I1
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.234     2.618 r  compressor/comp/gpc30/lut2_prop0/O
                         net (fo=1, routed)           0.000     2.618    compressor/comp/gpc30/lut2_prop0_n_0
    SLICE_X1Y67                                                       r  compressor/comp/gpc30/carry4_inst0/S[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.025 r  compressor/comp/gpc30/carry4_inst0/O[2]
                         net (fo=2, routed)           0.587     3.612    compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_gene9_0[2]
    SLICE_X0Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop7/I1
    SLICE_X0Y67          LUT2 (Prop_lut2_I1_O)        0.230     3.842 r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop7/O
                         net (fo=1, routed)           0.000     3.842    compressor/ra/ra/rowadder_0/cascade_fa_18/prop[7]
    SLICE_X0Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst1/S[3]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.141 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.141    compressor/ra/ra/rowadder_0/cascade_fa_18/carryout[7]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/CI
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.371 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/O[1]
                         net (fo=1, routed)           1.197     5.568    dst9_OBUF[0]
    V15                                                               r  dst9_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.396     7.965 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.965    dst9[0]
    V15                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src14_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.614%)  route 0.125ns (49.386%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  src14_reg[1]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[1]/Q
                         net (fo=5, routed)           0.125     0.253    src14[1]
    SLICE_X0Y72          FDRE                                         r  src14_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src7_reg[4]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[4]/Q
                         net (fo=5, routed)           0.126     0.254    src7[4]
    SLICE_X1Y68          FDRE                                         r  src7_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  src11_reg[0]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src11_reg[0]/Q
                         net (fo=5, routed)           0.113     0.254    src11[0]
    SLICE_X1Y70          FDRE                                         r  src11_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src7_reg[5]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[5]/Q
                         net (fo=2, routed)           0.126     0.254    src7[5]
    SLICE_X1Y68          FDRE                                         r  src7_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.169%)  route 0.115ns (44.831%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE                         0.000     0.000 r  src12_reg[3]/C
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src12_reg[3]/Q
                         net (fo=2, routed)           0.115     0.256    src12[3]
    SLICE_X2Y69          FDRE                                         r  src12_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  src8_reg[1]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src8_reg[1]/Q
                         net (fo=5, routed)           0.119     0.260    src8[1]
    SLICE_X3Y67          FDRE                                         r  src8_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.908%)  route 0.121ns (46.092%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE                         0.000     0.000 r  src6_reg[2]/C
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src6_reg[2]/Q
                         net (fo=5, routed)           0.121     0.262    src6[2]
    SLICE_X2Y66          FDRE                                         r  src6_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.722%)  route 0.126ns (47.278%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  src15_reg[0]/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src15_reg[0]/Q
                         net (fo=2, routed)           0.126     0.267    src15[0]
    SLICE_X1Y71          FDRE                                         r  src15_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.691%)  route 0.127ns (47.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src5_reg[2]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src5_reg[2]/Q
                         net (fo=5, routed)           0.127     0.268    src5[2]
    SLICE_X4Y68          FDRE                                         r  src5_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.128ns (47.458%)  route 0.142ns (52.542%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  src14_reg[0]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[0]/Q
                         net (fo=5, routed)           0.142     0.270    src14[0]
    SLICE_X0Y72          FDRE                                         r  src14_reg[1]/D
  -------------------------------------------------------------------    -------------------





