
if_c4000_hd64570.h,3497
struct qsim_regs qsim_regs57,2014
#define QSIM_PORT23_OFFSET	68,2504
#define QSIM_SCA_REG_OFFSET	69,2539
#define HD64570_DMA_PRIORITY 74,2615
#define HD64570_P0_TX_HIGH_MARKER 80,2786
#define HD64570_P0_TX_LOW_MARKER 81,2833
#define HD64570_P2_TX_HIGH_MARKER 83,2881
#define HD64570_P2_TX_LOW_MARKER 84,2947
#define HD64570_P1_TX_HIGH_MARKER 87,3047
#define HD64570_P1_TX_LOW_MARKER 88,3094
#define HD64570_P3_TX_HIGH_MARKER 91,3176
#define HD64570_P3_TX_LOW_MARKER 92,3223
#define HD64570_RX_MARKER 95,3307
#define HD64570_RX_BSC_MARKER 96,3354
#define QSIM_MDM_BDSR	101,3440
#define QSIM_MDM_BCTS	102,3470
#define QSIM_MDM_BDCD	103,3500
#define QSIM_MDM_BRTS	104,3530
#define QSIM_MDM_BDTR	105,3560
#define QSIM_MDM_LOOP	106,3590
#define QSIM_MDM_SENSE0 107,3620
#define QSIM_MDM_SENSE1	108,3659
#define QSIM_MDM_SENSE2 109,3698
#define QSIM_MDM_RESET	110,3737
#define QSIM_MDM_CTRL0	111,3768
#define QSIM_MDM_CTRL1	112,3799
#define QSIM_MDM_CTRL2	113,3830
#define QSIM_MDM_CTRL3	114,3861
#define QSIM_MDM_CTRL4	115,3892
#define QSIM_INT_SENSE2_MASK 120,3966
#define QSIM_INT_SCA_BYTE_MODE 121,4011
#define QSIM_INT_SCA_A0 122,4056
#define QSIM_INT_MODEM_INTR_ENABLE 123,4101
#define QSIM_INT_MODEM_INTR_CLEAR 124,4146
#define QSIM_INT_MODEM_INTR	125,4191
#define QSIM_INT_SCA_INT 126,4232
#define QSIM_INT_RESET_SCA	127,4271
#define PA_CTRL0 132,4340
#define PA_CTRL1 133,4375
#define PA_CTRL2 134,4410
#define PA_CTRL3 135,4445
#define PA_CTRL4 136,4480
#define PA_CONTROL_BITS 138,4516
#define PA_CONTROL_SHIFT	140,4605
#define QSIM_DTE_DSR	145,4680
#define QSIM_DTE_CTS	146,4716
#define QSIM_DTE_DCD	147,4752
#define QSIM_DTE_RTS	148,4788
#define QSIM_DTE_DTR	149,4824
#define QSIM_DCE_CTS	160,5098
#define QSIM_DCE_DCD 161,5141
#define QSIM_DCE_RTS	162,5180
#define QSIM_DCE_DTR 163,5223
#define PORT_PRESENT(PORT_PRESENT165,5263
struct hd64570_instance hd64570_instance167,5337
#define QSIM_MAX_PORTS 211,7553
#define HALF_DUPLEX_SDLC_INDEX 215,7654
#define FULL_DUPLEX_SDLC_INDEX 216,7693
#define HALF_DUPLEX_BSC_INDEX 217,7732
#define HDX_SDLC_P0 219,7772
#define HDX_SDLC_P1 220,7836
#define FDX_SDLC_P0 221,7893
#define FDX_SDLC_P1 222,7957
#define HDX_BSC_P0 223,8014
#define HDX_BSC_P1 224,8077
#define PA_NONE 229,8210
#define PA_NO_CABLE	230,8244
#define PA_RS232_DTE	231,8267
#define PA_RS232_DCE	232,8291
#define PA_V35_DTE	233,8315
#define PA_V35_DCE	234,8337
#define PA_RS449_DTE	235,8359
#define PA_RS449_DCE	236,8383
#define PA_X21_DTE	237,8407
#define PA_X21_DCE	238,8429
#define PA_RS232_NRZI_DTE 239,8451
#define PA_RS232_NRZI_DCE 240,8483
#define PA_G703_DTE	241,8515
#define PA_G703_DCE	242,8539
#define PA_RS530_DTE	243,8563
#define PA_RS530_DCE	244,8588
#define PA_LOOP 249,8651
#define PA_INVERT_TXC 250,8687
#define G703_AIS 255,8770
#define G703_RAI 256,8806
#define G703_LOS 257,8842
#define G703_LOF 258,8878
#define G703_BER 259,8914
#define G703_NELR 260,8950
#define G703_FELR 261,8986
#define G703_SIGNALS 262,9022
#define G703_CRC4 267,9106
#define G703_STOP_SLOT 268,9139
#define G703_START_SLOT 269,9172
#define G703_TS16 270,9205
#define G703_REMOTE_LOOP 271,9238
#define G703_LOOP_UP 272,9271
#define G703_LOOP_DOWN 273,9304
#define G703_LINE 274,9337
#define G703_CLOCK_SRC 275,9370
#define G703_DATA 277,9404
#define G703_CLOCK 278,9445
#define G703_ENHANCED 279,9486
#define HD64570_PLATFORM_READ_PORT_ID(HD64570_PLATFORM_READ_PORT_ID284,9571
