Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ca3b6f4fdfe9437b86feb5b6aaa9d78b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RISC_V_Processor_behav xil_defaultlib.tb_RISC_V_Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'arr0' [D:/Habib/4th Sem/CA Lab/CA-Proj/2.5 Stage Pipeline/srcs/RISC_V_Processor_2.v:273]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'arr1' [D:/Habib/4th Sem/CA Lab/CA-Proj/2.5 Stage Pipeline/srcs/RISC_V_Processor_2.v:274]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'arr2' [D:/Habib/4th Sem/CA Lab/CA-Proj/2.5 Stage Pipeline/srcs/RISC_V_Processor_2.v:275]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'arr3' [D:/Habib/4th Sem/CA Lab/CA-Proj/2.5 Stage Pipeline/srcs/RISC_V_Processor_2.v:276]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'arr4' [D:/Habib/4th Sem/CA Lab/CA-Proj/2.5 Stage Pipeline/srcs/RISC_V_Processor_2.v:277]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'arr5' [D:/Habib/4th Sem/CA Lab/CA-Proj/2.5 Stage Pipeline/srcs/RISC_V_Processor_2.v:278]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'arr6' [D:/Habib/4th Sem/CA Lab/CA-Proj/2.5 Stage Pipeline/srcs/RISC_V_Processor_2.v:279]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/2.5 Stage Pipeline/srcs/Adder_2.v" Line 1. Module Adder_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/2.5 Stage Pipeline/srcs/Control_Unit_2.v" Line 1. Module Control_Unit_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/2.5 Stage Pipeline/srcs/Branch_Unit_2.v" Line 1. Module Branch_Unit_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/2.5 Stage Pipeline/srcs/Adder_2.v" Line 1. Module Adder_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/2.5 Stage Pipeline/srcs/ALU_Control_2.v" Line 1. Module ALU_Control_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/2.5 Stage Pipeline/srcs/ALU_64_bit_2.v" Line 1. Module ALU_64_bit_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/2.5 Stage Pipeline/srcs/Data_Memory_2.v" Line 1. Module Data_Memory_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/2.5 Stage Pipeline/srcs/Adder_2.v" Line 1. Module Adder_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/2.5 Stage Pipeline/srcs/Control_Unit_2.v" Line 1. Module Control_Unit_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/2.5 Stage Pipeline/srcs/Branch_Unit_2.v" Line 1. Module Branch_Unit_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/2.5 Stage Pipeline/srcs/Adder_2.v" Line 1. Module Adder_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/2.5 Stage Pipeline/srcs/ALU_Control_2.v" Line 1. Module ALU_Control_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/2.5 Stage Pipeline/srcs/ALU_64_bit_2.v" Line 1. Module ALU_64_bit_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/2.5 Stage Pipeline/srcs/Data_Memory_2.v" Line 1. Module Data_Memory_2 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Adder_2
Compiling module xil_defaultlib.Multiplexer_2
Compiling module xil_defaultlib.Program_Counter_2
Compiling module xil_defaultlib.Instruction_Memory_2
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instruction_Parser_2
Compiling module xil_defaultlib.Immediate_Generator_2
Compiling module xil_defaultlib.Control_Unit_2
Compiling module xil_defaultlib.Register_File_2
Compiling module xil_defaultlib.Branch_Unit_2
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_Control_2
Compiling module xil_defaultlib.ALU_64_bit_2
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Data_Memory_2
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.RISC_V_Processor_2
Compiling module xil_defaultlib.tb_RISC_V_Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RISC_V_Processor_behav
