// Seed: 1545897990
module module_0 (
    output supply1 id_0,
    output wand id_1,
    input supply1 id_2
    , id_18,
    input supply0 id_3,
    output wor id_4,
    input wire id_5,
    input wand id_6,
    input tri id_7,
    output supply0 id_8,
    input supply1 id_9,
    input tri id_10,
    input wor id_11,
    output tri1 id_12,
    input tri id_13,
    output wand id_14,
    input supply1 id_15,
    output wand id_16
);
  assign id_12 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wire id_4,
    input wire id_5,
    output wor id_6,
    input wand id_7,
    input tri0 id_8,
    input tri0 id_9,
    output tri1 id_10,
    input tri0 id_11,
    output tri id_12,
    input tri id_13,
    input uwire id_14,
    output uwire id_15,
    output wire id_16,
    output supply1 id_17,
    input supply0 id_18,
    output logic id_19,
    input wand id_20,
    input tri id_21,
    input tri1 id_22,
    input supply1 id_23,
    input tri1 id_24,
    input wire id_25,
    input wire id_26,
    output supply1 id_27
    , id_30,
    input tri id_28
);
  always
    if (id_2)
      if (id_4 - id_8) @(posedge 1'd0, posedge id_7) id_19 <= id_1 && id_11;
      else disable id_31;
  module_0(
      id_6,
      id_6,
      id_5,
      id_11,
      id_10,
      id_22,
      id_25,
      id_28,
      id_6,
      id_22,
      id_8,
      id_11,
      id_10,
      id_21,
      id_16,
      id_20,
      id_12
  );
endmodule
