Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win32) Build 353583 Mon Dec  9 17:38:55 MST 2013
| Date         : Wed Mar 19 12:54:38 2014
| Host         :  running 32-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Throughput_top_control_sets_placed.rpt
| Design       : Throughput_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    16 |
| Minimum Number of register sites lost to control set restrictions |    26 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             174 |           82 |
| No           | No                    | Yes                    |              14 |            5 |
| No           | Yes                   | No                     |              63 |           26 |
| Yes          | No                    | No                     |              66 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              73 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|          Clock Signal          |                                                                                  Enable Signal                                                                                 |                                                                                        Set/Reset Signal                                                                                        | Slice Load Count | Bel Load Count |
+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  CLK_BUFG                      |                                                                                                                                                                                | inst_top/Inst_PWM/AS[0]                                                                                                                                                                        |                1 |              1 |
|  CLK_BUFG                      | inst_ADC_TOP/inst_fir/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/p_0_in4_in                                                                                      | inst_ADC_TOP/inst_fir/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/n_0_g_semi_parallel_and_smac.phase_cnt[3]_i_1                                                                   |                1 |              4 |
|  CLK_BUFG                      | inst_ADC_TOP/inst_fir/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_latch_op/sclr_pipe                                                   | inst_ADC_TOP/inst_fir/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/sclr_int                                                                                                        |                1 |              5 |
|  inst_top/inst_DMC/U0/clk_out1 | xlnx_opt__1                                                                                                                                                                    |                                                                                                                                                                                                |                2 |              7 |
|  inst_top/inst_DMC/U0/clk_out1 | inst_top/Inst_PWM/n_0_samplevalue[10]_i_1                                                                                                                                      |                                                                                                                                                                                                |                4 |             11 |
|  inst_top/inst_DMC/U0/clk_out1 |                                                                                                                                                                                | inst_top/Inst_PWM/AS[0]                                                                                                                                                                        |                4 |             13 |
|  CLK_BUFG                      |                                                                                                                                                                                | inst_ADC_TOP/inst_fir/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_wrap_buff_re/p_7_out                                                           |                5 |             15 |
|  CLK_BUFG                      | inst_ADC_TOP/inst_fir/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                 |                                                                                                                                                                                                |                2 |             16 |
|  CLK_BUFG                      | inst_ADC_TOP/inst_fir/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/buff_we | inst_ADC_TOP/inst_fir/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/n_0_mem_out_reg[15]_i_1 |                3 |             16 |
|  CLK_BUFG                      | inst_ADC_TOP/inst_fir/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/base_en_cntrl                                                                                   | inst_ADC_TOP/inst_fir/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/sclr_int                                                                                                        |                6 |             16 |
|  CLK_BUFG                      | inst_ADC_TOP/inst_fir/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/rfd_int                                                                                         |                                                                                                                                                                                                |                2 |             16 |
|  CLK_BUFG                      | inst_ADC_TOP/inst_fir/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_latch_op/E[0]                                                        | inst_ADC_TOP/inst_fir/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_latch_op/SR[0]                                                                       |                8 |             32 |
|  CLK_BUFG                      | inst_ADC_TOP/inst_fir/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_wrap_buff_we/cntrl_wrap_we                                     |                                                                                                                                                                                                |                8 |             32 |
|  CLK_BUFG                      | inst_ADC_TOP/inst_fir/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/m_axis_data_tvalid                                                                              |                                                                                                                                                                                                |                8 |             32 |
|  CLK_BUFG                      |                                                                                                                                                                                | inst_ADC_TOP/inst_fir/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/sclr_int                                                                                                        |               21 |             48 |
|  CLK_BUFG                      |                                                                                                                                                                                |                                                                                                                                                                                                |               86 |            185 |
+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


