Information: Updating design information... (UID-85)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : system_top
Version: K-2015.06
Date   : Wed Mar 22 23:31:43 2023
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/lib/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
system_top                             2.02e-02    0.118 8.34e+06    0.146 100.0
  U_UART_transmitter_data_synchronizer (data_synchronizer_test_1)
                                          0.000 7.41e-05 1.88e+05 2.62e-04   0.2
    U_bus_synchronizer (bus_synchronizer_test_2)
                                          0.000 4.11e-05 3.05e+04 7.16e-05   0.0
      register_instance[1].U_register (register_1)
                                          0.000 4.83e-06 1.84e+04 2.32e-05   0.0
      U0_register (register_test_3)       0.000 3.63e-05 1.21e+04 4.84e-05   0.0
  U_clock_divider (clock_divider_test_1)
                                       7.25e-06 4.69e-04 1.92e+05 6.69e-04   0.5
  U_UART (UART_test_1)                 1.04e-04 1.58e-03 1.19e+06 2.87e-03   2.0
    U_UART_receiver (UART_receiver_test_1)
                                       1.52e-05 1.55e-03 8.88e+05 2.45e-03   1.7
      U_stop_bit_checker (stop_bit_checker_test_1)
                                          0.000 5.18e-05 1.53e+04 6.71e-05   0.0
      U_parity_bit_checker (parity_bit_checker_test_1)
                                          0.000 1.05e-04 1.20e+05 2.25e-04   0.2
      U_start_bit_checker (start_bit_checker_test_1)
                                          0.000 5.18e-05 1.40e+04 6.58e-05   0.0
      U_edge_counter (edge_counter_test_1)
                                       3.17e-06 2.69e-04 9.99e+04 3.72e-04   0.3
      U_deserializer (deserializer_test_1)
                                          0.000 4.14e-04 1.47e+05 5.62e-04   0.4
      U_data_sampler (data_sampler_test_1)
                                       1.80e-06 2.11e-04 2.17e+05 4.30e-04   0.3
      U_UART_receiver_FSM (UART_receiver_FSM_test_1)
                                       1.02e-05 4.48e-04 2.49e+05 7.07e-04   0.5
    U_UART_transmitter (UART_transmitter_test_1)
                                          0.000 2.30e-05 2.95e+05 3.18e-04   0.2
      U_output_multiplexer (output_multiplexer)
                                          0.000    0.000 1.84e+04 1.84e-05   0.0
      U_parity_calculator (parity_calculator_test_1)
                                          0.000 2.53e-06 1.07e+05 1.09e-04   0.1
      U_serializer (serializer_test_1)    0.000 2.53e-06 4.13e+04 4.39e-05   0.0
      U_UART_transmitter_FSM (UART_transmitter_FSM_test_1)
                                          0.000 1.79e-05 1.28e+05 1.46e-04   0.1
  U_UART_reset_multiplexer (multiplexer_2x1_2)
                                       4.57e-05 6.49e-06 1.13e+04 6.35e-05   0.0
  U_UART_reset_synchronizer (reset_synchronizer_test_0)
                                       4.24e-06 2.20e-04 3.01e+04 2.54e-04   0.2
  U_UART_transmitter_clock_multiplexer (multiplexer_2x1_4)
                                       5.18e-06 1.27e-06 9.16e+03 1.56e-05   0.0
  U_UART_clock_multiplexer (multiplexer_2x1_5)
                                       3.01e-04 5.92e-05 1.13e+04 3.71e-04   0.3
  U_UART_receiver_data_synchronizer (data_synchronizer_test_0)
                                          0.000 6.68e-03 1.98e+05 6.88e-03   4.7
    U_bus_synchronizer (bus_synchronizer_test_0)
                                          0.000 1.13e-03 2.31e+04 1.15e-03   0.8
      register_instance[1].U_register (register_3)
                                          0.000 5.79e-04 9.46e+03 5.89e-04   0.4
      U0_register (register_test_0)       0.000 5.52e-04 1.37e+04 5.66e-04   0.4
  U_Q_pulse_generator_bit_synchronizer (bus_synchronizer_3)
                                          0.000 1.16e-03 1.89e+04 1.18e-03   0.8
    register_instance[1].U_register (register_5)
                                          0.000 5.79e-04 9.46e+03 5.89e-04   0.4
    U0_register (register_6)              0.000 5.79e-04 9.46e+03 5.89e-04   0.4
  U_busy_bit_synchronizer (bus_synchronizer_test_1)
                                          0.000 1.09e-03 2.77e+04 1.12e-03   0.8
    register_instance[1].U_register (register_test_2)
                                          0.000 5.37e-04 1.41e+04 5.51e-04   0.4
    U0_register (register_test_1)         0.000 5.52e-04 1.37e+04 5.66e-04   0.4
  U_register_file (register_file_test_1)
                                       1.31e-03 7.60e-02 3.05e+06 8.03e-02  54.9
  U_ALU (ALU_test_1)                      0.000 9.39e-03 2.58e+06 1.20e-02   8.2
  U_clock_gating_cell (clock_gating_cell)
                                       1.47e-03 1.65e-03 1.49e+04 3.13e-03   2.1
  U_system_controller (system_controller_test_1)
                                       1.24e-04 1.69e-02 7.36e+05 1.78e-02  12.1
    U_UART_receiver_controller (UART_receiver_controller_test_1)
                                          0.000 4.90e-03 2.44e+05 5.14e-03   3.5
    U_UART_transmitter_controller (UART_transmitter_controller_test_1)
                                       1.24e-04 1.20e-02 4.92e+05 1.26e-02   8.6
  U_reference_reset_multiplexer (multiplexer_2x1_3)
                                       8.64e-05 1.98e-05 9.18e+03 1.15e-04   0.1
  U_reference_reset_synchronizer (reset_synchronizer_test_1)
                                       9.77e-06 1.71e-03 3.12e+04 1.75e-03   1.2
  U_reset_multiplexer (multiplexer_2x1_0)
                                       4.56e-05 2.19e-05 9.16e+03 7.66e-05   0.1
  U_reference_clock_multiplexer (multiplexer_2x1_1)
                                       1.62e-02 7.72e-04 1.13e+04 1.70e-02  11.6
1
