<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<!-- Created by GNU Texinfo 6.8, https://www.gnu.org/software/texinfo/ -->
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<!-- This is
The GNU C Library Reference Manual, for version
2.36.

Copyright (C) 1993-2022 Free Software Foundation, Inc.

Permission is granted to copy, distribute and/or modify this document
under the terms of the GNU Free Documentation License, Version
1.3 or any later version published by the Free
Software Foundation; with the Invariant Sections being "Free Software
Needs Free Documentation" and "GNU Lesser General Public License",
the Front-Cover texts being "A GNU Manual", and with the Back-Cover
Texts as in (a) below.  A copy of the license is included in the
section entitled "GNU Free Documentation License".

(a) The FSF's Back-Cover Text is: "You have the freedom to
copy and modify this GNU manual.  Buying copies from the FSF
supports it in developing GNU and promoting software freedom." -->
<title>Hardware Capability Tunables (The GNU C Library)</title>

<meta name="description" content="Hardware Capability Tunables (The GNU C Library)">
<meta name="keywords" content="Hardware Capability Tunables (The GNU C Library)">
<meta name="resource-type" content="document">
<meta name="distribution" content="global">
<meta name="Generator" content="makeinfo">
<meta name="viewport" content="width=device-width,initial-scale=1">

<link href="index.html" rel="start" title="Top">
<link href="Concept-Index.html" rel="index" title="Concept Index">
<link href="index.html#SEC_Contents" rel="contents" title="Table of Contents">
<link href="Tunables.html" rel="up" title="Tunables">
<link href="Memory-Related-Tunables.html" rel="next" title="Memory Related Tunables">
<link href="POSIX-Thread-Tunables.html" rel="prev" title="POSIX Thread Tunables">
<style type="text/css">
<!--
a.copiable-anchor {visibility: hidden; text-decoration: none; line-height: 0em}
a.summary-letter {text-decoration: none}
blockquote.indentedblock {margin-right: 0em}
div.display {margin-left: 3.2em}
div.example {margin-left: 3.2em}
kbd {font-style: oblique}
pre.display {font-family: inherit}
pre.format {font-family: inherit}
pre.menu-comment {font-family: serif}
pre.menu-preformatted {font-family: serif}
span.nolinebreak {white-space: nowrap}
span.roman {font-family: initial; font-weight: normal}
span.sansserif {font-family: sans-serif; font-weight: normal}
span:hover a.copiable-anchor {visibility: visible}
ul.no-bullet {list-style: none}
-->
</style>


</head>

<body lang="en">
<div class="section" id="Hardware-Capability-Tunables">
<div class="header">
<p>
Next: <a href="Memory-Related-Tunables.html" accesskey="n" rel="next">Memory Related Tunables</a>, Previous: <a href="POSIX-Thread-Tunables.html" accesskey="p" rel="prev">POSIX Thread Tunables</a>, Up: <a href="Tunables.html" accesskey="u" rel="up">Tunables</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="Concept-Index.html" title="Index" rel="index">Index</a>]</p>
</div>
<hr>
<span id="Hardware-Capability-Tunables-1"></span><h3 class="section">38.6 Hardware Capability Tunables</h3>
<span id="index-hardware-capability-tunables"></span>
<span id="index-hwcap-tunables"></span>
<span id="index-tunables_002c-hwcap"></span>
<span id="index-hwcaps-tunables"></span>
<span id="index-tunables_002c-hwcaps"></span>
<span id="index-data_005fcache_005fsize-tunables"></span>
<span id="index-tunables_002c-data_005fcache_005fsize"></span>
<span id="index-shared_005fcache_005fsize-tunables"></span>
<span id="index-tunables_002c-shared_005fcache_005fsize"></span>
<span id="index-non_005ftemporal_005fthreshold-tunables"></span>
<span id="index-tunables_002c-non_005ftemporal_005fthreshold"></span>

<dl class="def">
<dt id="index-glibc_002ecpu"><span class="category">Tunable namespace: </span><span><strong>glibc.cpu</strong><a href='#index-glibc_002ecpu' class='copiable-anchor'> &para;</a></span></dt>
<dd><p>Behavior of the GNU C Library can be tuned to assume specific hardware capabilities
by setting the following tunables in the <code>cpu</code> namespace:
</p></dd></dl>

<dl class="def">
<dt id="index-glibc_002ecpu_002ehwcap_005fmask"><span class="category">Tunable: </span><span><strong>glibc.cpu.hwcap_mask</strong><a href='#index-glibc_002ecpu_002ehwcap_005fmask' class='copiable-anchor'> &para;</a></span></dt>
<dd><p>This tunable supersedes the <code>LD_HWCAP_MASK</code> environment variable and is
identical in features.
</p>
<p>The <code>AT_HWCAP</code> key in the Auxiliary Vector specifies instruction set
extensions available in the processor at runtime for some architectures.  The
<code>glibc.cpu.hwcap_mask</code> tunable allows the user to mask out those
capabilities at runtime, thus disabling use of those extensions.
</p></dd></dl>

<dl class="def">
<dt id="index-glibc_002ecpu_002ehwcaps"><span class="category">Tunable: </span><span><strong>glibc.cpu.hwcaps</strong><a href='#index-glibc_002ecpu_002ehwcaps' class='copiable-anchor'> &para;</a></span></dt>
<dd><p>The <code>glibc.cpu.hwcaps=-xxx,yyy,-zzz...</code> tunable allows the user to
enable CPU/ARCH feature <code>yyy</code>, disable CPU/ARCH feature <code>xxx</code>
and <code>zzz</code> where the feature name is case-sensitive and has to match
the ones in <code>sysdeps/x86/include/cpu-features.h</code>.
</p>
<p>This tunable is specific to i386 and x86-64.
</p></dd></dl>

<dl class="def">
<dt id="index-glibc_002ecpu_002ecached_005fmemopt"><span class="category">Tunable: </span><span><strong>glibc.cpu.cached_memopt</strong><a href='#index-glibc_002ecpu_002ecached_005fmemopt' class='copiable-anchor'> &para;</a></span></dt>
<dd><p>The <code>glibc.cpu.cached_memopt=[0|1]</code> tunable allows the user to
enable optimizations recommended for cacheable memory.  If set to
<code>1</code>, the GNU C Library assumes that the process memory image consists
of cacheable (non-device) memory only.  The default, <code>0</code>,
indicates that the process may use device memory.
</p>
<p>This tunable is specific to powerpc, powerpc64 and powerpc64le.
</p></dd></dl>

<dl class="def">
<dt id="index-glibc_002ecpu_002ename"><span class="category">Tunable: </span><span><strong>glibc.cpu.name</strong><a href='#index-glibc_002ecpu_002ename' class='copiable-anchor'> &para;</a></span></dt>
<dd><p>The <code>glibc.cpu.name=xxx</code> tunable allows the user to tell the GNU C Library to
assume that the CPU is <code>xxx</code> where xxx may have one of these values:
<code>generic</code>, <code>falkor</code>, <code>thunderxt88</code>, <code>thunderx2t99</code>,
<code>thunderx2t99p1</code>, <code>ares</code>, <code>emag</code>, <code>kunpeng</code>,
<code>a64fx</code>.
</p>
<p>This tunable is specific to aarch64.
</p></dd></dl>

<dl class="def">
<dt id="index-glibc_002ecpu_002ex86_005fdata_005fcache_005fsize"><span class="category">Tunable: </span><span><strong>glibc.cpu.x86_data_cache_size</strong><a href='#index-glibc_002ecpu_002ex86_005fdata_005fcache_005fsize' class='copiable-anchor'> &para;</a></span></dt>
<dd><p>The <code>glibc.cpu.x86_data_cache_size</code> tunable allows the user to set
data cache size in bytes for use in memory and string routines.
</p>
<p>This tunable is specific to i386 and x86-64.
</p></dd></dl>

<dl class="def">
<dt id="index-glibc_002ecpu_002ex86_005fshared_005fcache_005fsize"><span class="category">Tunable: </span><span><strong>glibc.cpu.x86_shared_cache_size</strong><a href='#index-glibc_002ecpu_002ex86_005fshared_005fcache_005fsize' class='copiable-anchor'> &para;</a></span></dt>
<dd><p>The <code>glibc.cpu.x86_shared_cache_size</code> tunable allows the user to
set shared cache size in bytes for use in memory and string routines.
</p></dd></dl>

<dl class="def">
<dt id="index-glibc_002ecpu_002ex86_005fnon_005ftemporal_005fthreshold"><span class="category">Tunable: </span><span><strong>glibc.cpu.x86_non_temporal_threshold</strong><a href='#index-glibc_002ecpu_002ex86_005fnon_005ftemporal_005fthreshold' class='copiable-anchor'> &para;</a></span></dt>
<dd><p>The <code>glibc.cpu.x86_non_temporal_threshold</code> tunable allows the user
to set threshold in bytes for non temporal store. Non temporal stores
give a hint to the hardware to move data directly to memory without
displacing other data from the cache. This tunable is used by some
platforms to determine when to use non temporal stores in operations
like memmove and memcpy.
</p>
<p>This tunable is specific to i386 and x86-64.
</p></dd></dl>

<dl class="def">
<dt id="index-glibc_002ecpu_002ex86_005frep_005fmovsb_005fthreshold"><span class="category">Tunable: </span><span><strong>glibc.cpu.x86_rep_movsb_threshold</strong><a href='#index-glibc_002ecpu_002ex86_005frep_005fmovsb_005fthreshold' class='copiable-anchor'> &para;</a></span></dt>
<dd><p>The <code>glibc.cpu.x86_rep_movsb_threshold</code> tunable allows the user to
set threshold in bytes to start using &quot;rep movsb&quot;.  The value must be
greater than zero, and currently defaults to 2048 bytes.
</p>
<p>This tunable is specific to i386 and x86-64.
</p></dd></dl>

<dl class="def">
<dt id="index-glibc_002ecpu_002ex86_005frep_005fstosb_005fthreshold"><span class="category">Tunable: </span><span><strong>glibc.cpu.x86_rep_stosb_threshold</strong><a href='#index-glibc_002ecpu_002ex86_005frep_005fstosb_005fthreshold' class='copiable-anchor'> &para;</a></span></dt>
<dd><p>The <code>glibc.cpu.x86_rep_stosb_threshold</code> tunable allows the user to
set threshold in bytes to start using &quot;rep stosb&quot;.  The value must be
greater than zero, and currently defaults to 2048 bytes.
</p>
<p>This tunable is specific to i386 and x86-64.
</p></dd></dl>

<dl class="def">
<dt id="index-glibc_002ecpu_002ex86_005fibt"><span class="category">Tunable: </span><span><strong>glibc.cpu.x86_ibt</strong><a href='#index-glibc_002ecpu_002ex86_005fibt' class='copiable-anchor'> &para;</a></span></dt>
<dd><p>The <code>glibc.cpu.x86_ibt</code> tunable allows the user to control how
indirect branch tracking (IBT) should be enabled.  Accepted values are
<code>on</code>, <code>off</code>, and <code>permissive</code>.  <code>on</code> always turns
on IBT regardless of whether IBT is enabled in the executable and its
dependent shared libraries.  <code>off</code> always turns off IBT regardless
of whether IBT is enabled in the executable and its dependent shared
libraries.  <code>permissive</code> is the same as the default which disables
IBT on non-CET executables and shared libraries.
</p>
<p>This tunable is specific to i386 and x86-64.
</p></dd></dl>

<dl class="def">
<dt id="index-glibc_002ecpu_002ex86_005fshstk"><span class="category">Tunable: </span><span><strong>glibc.cpu.x86_shstk</strong><a href='#index-glibc_002ecpu_002ex86_005fshstk' class='copiable-anchor'> &para;</a></span></dt>
<dd><p>The <code>glibc.cpu.x86_shstk</code> tunable allows the user to control how
the shadow stack (SHSTK) should be enabled.  Accepted values are
<code>on</code>, <code>off</code>, and <code>permissive</code>.  <code>on</code> always turns on
SHSTK regardless of whether SHSTK is enabled in the executable and its
dependent shared libraries.  <code>off</code> always turns off SHSTK regardless
of whether SHSTK is enabled in the executable and its dependent shared
libraries.  <code>permissive</code> changes how dlopen works on non-CET shared
libraries.  By default, when SHSTK is enabled, dlopening a non-CET shared
library returns an error.  With <code>permissive</code>, it turns off SHSTK
instead.
</p>
<p>This tunable is specific to i386 and x86-64.
</p></dd></dl>

</div>
<hr>
<div class="header">
<p>
Next: <a href="Memory-Related-Tunables.html">Memory Related Tunables</a>, Previous: <a href="POSIX-Thread-Tunables.html">POSIX Thread Tunables</a>, Up: <a href="Tunables.html">Tunables</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="Concept-Index.html" title="Index" rel="index">Index</a>]</p>
</div>



</body>
</html>
