git clone --depth 1 --no-tags https://github.com/ishan9855/RR_Arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178051680
git clone --depth 1 --no-tags https://github.com/amirhbv/UT-CA-S98-CA2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178734607
git clone --depth 1 --no-tags https://github.com/clmcsn/Multiply-Division-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179649567
git clone --depth 1 --no-tags https://github.com/tec-tdg/Lab5.1.old.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183644415
git clone --depth 1 --no-tags https://github.com/renliguo/Nexys4AudioRecorder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182385490
git clone --depth 1 --no-tags https://github.com/LordBees/Y2-DigitalDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186839066
git clone --depth 1 --no-tags https://github.com/coderky/SystemVerilog_chp11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153891857
git clone --depth 1 --no-tags https://github.com/jnlenney/18743-approx-computing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154591851
git clone --depth 1 --no-tags https://github.com/mitshine/UVM-Bassi-Sequence-Example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170096860
git clone --depth 1 --no-tags https://github.com/JordyLimaEng/CECII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170969959
git clone --depth 1 --no-tags https://github.com/brunorodd/RC4-Decryptor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174453294
git clone --depth 1 --no-tags https://github.com/ks-yuzu/verilog-testlib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165026143
git clone --depth 1 --no-tags https://github.com/tomasz-lewicki/180D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166887486
git clone --depth 1 --no-tags https://github.com/shrtique/sv_gradient.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167961087
git clone --depth 1 --no-tags https://github.com/HeFengMarc/Digital_Circuits_and_Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161448828
git clone --depth 1 --no-tags https://github.com/grantneuman/Runway_Lights.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163443348
git clone --depth 1 --no-tags https://github.com/architbajpai/DLX-ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163479110
git clone --depth 1 --no-tags https://github.com/Chepelash/fpga_lab_A5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177454935
git clone --depth 1 --no-tags https://github.com/telski96/PCIS-DR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161067634
git clone --depth 1 --no-tags https://github.com/CwbhX/Digital-Circuits-II-RGB-Lab-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172986282
git clone --depth 1 --no-tags https://github.com/djgalati/Systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173199075
git clone --depth 1 --no-tags https://github.com/Gegedaye/i2c_slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172918998
git clone --depth 1 --no-tags https://github.com/xor26/sorting_algs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176286748
git clone --depth 1 --no-tags https://github.com/vatsal184/SHA-160-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148576204
git clone --depth 1 --no-tags https://github.com/tinvo015/Elevator-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150457413
git clone --depth 1 --no-tags https://github.com/msconiershas/quadcopter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150038036
git clone --depth 1 --no-tags https://github.com/s-chilka/Architecture-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149379716
git clone --depth 1 --no-tags https://github.com/TallerDigitales/ARMv4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152435707
git clone --depth 1 --no-tags https://github.com/jushio/verilog_sample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153207743
git clone --depth 1 --no-tags https://github.com/ytang07/comp541.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151786304
git clone --depth 1 --no-tags https://github.com/arlekin147/Course-game-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152738054
git clone --depth 1 --no-tags https://github.com/igormacedo/smpl-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148149084
git clone --depth 1 --no-tags https://github.com/vss-2/InfraHardProj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154055997
git clone --depth 1 --no-tags https://github.com/cpu-experiment-2018-2/core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150218340
git clone --depth 1 --no-tags https://github.com/ssolano15/Proyecto1_Diseno-de-Alto-Nivel-de-Sistemas-Electronicos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177831314
git clone --depth 1 --no-tags https://github.com/amirhbv/UT-CA-S98-CA3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186393731
git clone --depth 1 --no-tags https://github.com/amanda-matthes/simple_superscalar_out-of-order_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184749795
git clone --depth 1 --no-tags https://github.com/wongtaylor/comp300-MIPS-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180458694
git clone --depth 1 --no-tags https://github.com/Gvascons/INFRA-HARDWARE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179514784
git clone --depth 1 --no-tags https://github.com/mjabs000/UVM-codes-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187126745
git clone --depth 1 --no-tags https://github.com/cardyok/Pipelined-RV32I-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162400793
git clone --depth 1 --no-tags https://github.com/Nimfador/copy_mem_packet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185833763
git clone --depth 1 --no-tags https://github.com/ramonn76/lab6_sobel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185073936
git clone --depth 1 --no-tags https://github.com/myosotix/scr1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159275182
git clone --depth 1 --no-tags https://github.com/0429charlie/CS450---A4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145901873
git clone --depth 1 --no-tags https://github.com/wilcroft/eth-pr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148174366
git clone --depth 1 --no-tags https://github.com/yanghengmonkey/uvm_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148085309
git clone --depth 1 --no-tags https://github.com/HendrickZhou/fpga_taxi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149382742
git clone --depth 1 --no-tags https://github.com/anjimetidora/system_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150278091
git clone --depth 1 --no-tags https://github.com/anjimetidora/uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150290620
git clone --depth 1 --no-tags https://github.com/Dreamy-Jy/Digital-Logic-Implementations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155765499
git clone --depth 1 --no-tags https://github.com/leanhdung22/Verification_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155346920
git clone --depth 1 --no-tags https://github.com/Prekshita/SystemVerilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154922231
git clone --depth 1 --no-tags https://github.com/IbrahimTarabay/system_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145665413
git clone --depth 1 --no-tags https://github.com/lramirez5/SegwayProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160544104
git clone --depth 1 --no-tags https://github.com/pulp-platform/logint_dc_fifo_xbar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158840039
git clone --depth 1 --no-tags https://github.com/kuniyasu/riscv32ima.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157702365
git clone --depth 1 --no-tags https://github.com/youhanamikhaiel/Pipeline-Processor-using-Systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161637016
git clone --depth 1 --no-tags https://github.com/allavi/paramerized_functions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166455449
git clone --depth 1 --no-tags https://github.com/MikhailKardash/SystemVerilog_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177742379
git clone --depth 1 --no-tags https://github.com/Yuki03759/EECS112L-Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175787154
git clone --depth 1 --no-tags https://github.com/Chepelash/fpga_lab_A1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178262807
git clone --depth 1 --no-tags https://github.com/xinyuli672/MIPS-processor-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170573961
git clone --depth 1 --no-tags https://github.com/ronniebra/ALD4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162260356
git clone --depth 1 --no-tags https://github.com/JonathanHonrada/OTTER_MCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167254502
git clone --depth 1 --no-tags https://github.com/lxing1988/pulp_riscv_dbg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166351552
git clone --depth 1 --no-tags https://github.com/nkevy/eecs112.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171749698
git clone --depth 1 --no-tags https://github.com/ajani2001/verilogLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173400044
git clone --depth 1 --no-tags https://github.com/RyanWongistaken/FPGA-Toaster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173391774
git clone --depth 1 --no-tags https://github.com/amepila/DV_git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174897114
git clone --depth 1 --no-tags https://github.com/Chepelash/fpga_lab_A4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179140177
git clone --depth 1 --no-tags https://github.com/HannesK1973/kebaiectestproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180985987
git clone --depth 1 --no-tags https://github.com/teambb-skyfi/ApplicationLayer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181712655
git clone --depth 1 --no-tags https://github.com/mpatel17/ECE385FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180483335
git clone --depth 1 --no-tags https://github.com/CE3201-Taller/project-ii.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149706180
git clone --depth 1 --no-tags https://github.com/noahsalk/RockBand.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182492612
git clone --depth 1 --no-tags https://github.com/jisegura/SpacePong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158608687
git clone --depth 1 --no-tags https://github.com/alonoc/Proy3VerifFuncional.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159985511
git clone --depth 1 --no-tags https://github.com/Lui-Calvin/CS151VerilogProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159755585
git clone --depth 1 --no-tags https://github.com/BrandonZahn/FPGADualCoreCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160459034
git clone --depth 1 --no-tags https://github.com/joselcuevam/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158305286
git clone --depth 1 --no-tags https://github.com/KyleJosling/FPGA_modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160755214
git clone --depth 1 --no-tags https://github.com/QCheng5453/Async_Tree_NoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154770130
git clone --depth 1 --no-tags https://github.com/JoseIuri/Median_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156577647
git clone --depth 1 --no-tags https://github.com/yuandrew8557/Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153860288
git clone --depth 1 --no-tags https://github.com/jfzazo/axis2disk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163273744
git clone --depth 1 --no-tags https://github.com/BalajSaleem/Evacuation-Elevator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163028528
git clone --depth 1 --no-tags https://github.com/upadhk/EE-271-Lab-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162363398
git clone --depth 1 --no-tags https://github.com/upadhk/EE-271-Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162364109
git clone --depth 1 --no-tags https://github.com/lec9243/ableC-sed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161964490
git clone --depth 1 --no-tags https://github.com/upadhk/EE-271-Lab8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162503728
git clone --depth 1 --no-tags https://github.com/algoldst/Battleship.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158687690
git clone --depth 1 --no-tags https://github.com/sina-sa/Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160043641
git clone --depth 1 --no-tags https://github.com/jkaugust/Sevensegment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146653810
git clone --depth 1 --no-tags https://github.com/dhairyaagrawal/pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149470277
git clone --depth 1 --no-tags https://github.com/neoH/upi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148768787
git clone --depth 1 --no-tags https://github.com/sheyslong/LOAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150201807
git clone --depth 1 --no-tags https://github.com/tinvo015/Tug-Of-War-Computer-Player.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151285144
git clone --depth 1 --no-tags https://github.com/vbutzke/ComAssincFSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147285044
git clone --depth 1 --no-tags https://github.com/DDinata/141L-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175908563
