\hypertarget{struct_s_d_i_o___init_type_def}{}\doxysection{SDIO\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_s_d_i_o___init_type_def}\index{SDIO\_InitTypeDef@{SDIO\_InitTypeDef}}


SDMMC Configuration Structure definition ~\newline
  




{\ttfamily \#include $<$stm32f4xx\+\_\+ll\+\_\+sdmmc.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___init_type_def_a7fe4bde88261a576717ec05588988070}{Clock\+Edge}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___init_type_def_afefbc463c60117075ae497f7f86d1f3f}{Clock\+Bypass}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___init_type_def_a1706533b8269b728b3e2f73000900614}{Clock\+Power\+Save}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___init_type_def_a90b142fd4cf6f12280155b285a94da41}{Bus\+Wide}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___init_type_def_aa96f25d93203dff990c904e7c71860bd}{Hardware\+Flow\+Control}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___init_type_def_a33adea1fdf245b37443f51bbf896abac}{Clock\+Div}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SDMMC Configuration Structure definition ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__sdmmc_8h_source_l00062}{62}} of file \mbox{\hyperlink{stm32f4xx__ll__sdmmc_8h_source}{stm32f4xx\+\_\+ll\+\_\+sdmmc.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_s_d_i_o___init_type_def_a90b142fd4cf6f12280155b285a94da41}\label{struct_s_d_i_o___init_type_def_a90b142fd4cf6f12280155b285a94da41}} 
\index{SDIO\_InitTypeDef@{SDIO\_InitTypeDef}!BusWide@{BusWide}}
\index{BusWide@{BusWide}!SDIO\_InitTypeDef@{SDIO\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{BusWide}{BusWide}}
{\footnotesize\ttfamily uint32\+\_\+t Bus\+Wide}

Specifies the SDIO bus width. This parameter can be a value of \mbox{\hyperlink{group___s_d_i_o___bus___wide}{SDIO\+\_\+\+Bus\+\_\+\+Wide}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__sdmmc_8h_source_l00075}{75}} of file \mbox{\hyperlink{stm32f4xx__ll__sdmmc_8h_source}{stm32f4xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{struct_s_d_i_o___init_type_def_afefbc463c60117075ae497f7f86d1f3f}\label{struct_s_d_i_o___init_type_def_afefbc463c60117075ae497f7f86d1f3f}} 
\index{SDIO\_InitTypeDef@{SDIO\_InitTypeDef}!ClockBypass@{ClockBypass}}
\index{ClockBypass@{ClockBypass}!SDIO\_InitTypeDef@{SDIO\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ClockBypass}{ClockBypass}}
{\footnotesize\ttfamily uint32\+\_\+t Clock\+Bypass}

Specifies whether the SDIO Clock divider bypass is enabled or disabled. This parameter can be a value of \mbox{\hyperlink{group___s_d_i_o___clock___bypass}{SDIO\+\_\+\+Clock\+\_\+\+Bypass}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__sdmmc_8h_source_l00067}{67}} of file \mbox{\hyperlink{stm32f4xx__ll__sdmmc_8h_source}{stm32f4xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{struct_s_d_i_o___init_type_def_a33adea1fdf245b37443f51bbf896abac}\label{struct_s_d_i_o___init_type_def_a33adea1fdf245b37443f51bbf896abac}} 
\index{SDIO\_InitTypeDef@{SDIO\_InitTypeDef}!ClockDiv@{ClockDiv}}
\index{ClockDiv@{ClockDiv}!SDIO\_InitTypeDef@{SDIO\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ClockDiv}{ClockDiv}}
{\footnotesize\ttfamily uint32\+\_\+t Clock\+Div}

Specifies the clock frequency of the SDIO controller. This parameter can be a value between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 255 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__sdmmc_8h_source_l00081}{81}} of file \mbox{\hyperlink{stm32f4xx__ll__sdmmc_8h_source}{stm32f4xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{struct_s_d_i_o___init_type_def_a7fe4bde88261a576717ec05588988070}\label{struct_s_d_i_o___init_type_def_a7fe4bde88261a576717ec05588988070}} 
\index{SDIO\_InitTypeDef@{SDIO\_InitTypeDef}!ClockEdge@{ClockEdge}}
\index{ClockEdge@{ClockEdge}!SDIO\_InitTypeDef@{SDIO\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ClockEdge}{ClockEdge}}
{\footnotesize\ttfamily uint32\+\_\+t Clock\+Edge}

Specifies the clock transition on which the bit capture is made. This parameter can be a value of \mbox{\hyperlink{group___s_d_i_o___clock___edge}{SDIO\+\_\+\+Clock\+\_\+\+Edge}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__sdmmc_8h_source_l00064}{64}} of file \mbox{\hyperlink{stm32f4xx__ll__sdmmc_8h_source}{stm32f4xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{struct_s_d_i_o___init_type_def_a1706533b8269b728b3e2f73000900614}\label{struct_s_d_i_o___init_type_def_a1706533b8269b728b3e2f73000900614}} 
\index{SDIO\_InitTypeDef@{SDIO\_InitTypeDef}!ClockPowerSave@{ClockPowerSave}}
\index{ClockPowerSave@{ClockPowerSave}!SDIO\_InitTypeDef@{SDIO\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ClockPowerSave}{ClockPowerSave}}
{\footnotesize\ttfamily uint32\+\_\+t Clock\+Power\+Save}

Specifies whether SDIO Clock output is enabled or disabled when the bus is idle. This parameter can be a value of \mbox{\hyperlink{group___s_d_i_o___clock___power___save}{SDIO\+\_\+\+Clock\+\_\+\+Power\+\_\+\+Save}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__sdmmc_8h_source_l00071}{71}} of file \mbox{\hyperlink{stm32f4xx__ll__sdmmc_8h_source}{stm32f4xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{struct_s_d_i_o___init_type_def_aa96f25d93203dff990c904e7c71860bd}\label{struct_s_d_i_o___init_type_def_aa96f25d93203dff990c904e7c71860bd}} 
\index{SDIO\_InitTypeDef@{SDIO\_InitTypeDef}!HardwareFlowControl@{HardwareFlowControl}}
\index{HardwareFlowControl@{HardwareFlowControl}!SDIO\_InitTypeDef@{SDIO\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{HardwareFlowControl}{HardwareFlowControl}}
{\footnotesize\ttfamily uint32\+\_\+t Hardware\+Flow\+Control}

Specifies whether the SDIO hardware flow control is enabled or disabled. This parameter can be a value of \mbox{\hyperlink{group___s_d_i_o___hardware___flow___control}{SDIO\+\_\+\+Hardware\+\_\+\+Flow\+\_\+\+Control}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__sdmmc_8h_source_l00078}{78}} of file \mbox{\hyperlink{stm32f4xx__ll__sdmmc_8h_source}{stm32f4xx\+\_\+ll\+\_\+sdmmc.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/dayton.\+flores/\+One\+Drive/\+Documents/\+School/\+CU/\+ECEN 5803/\+Project 1/\+Module 1/\+Code2/sqrt\+\_\+approx/mbed/\+TARGET\+\_\+\+NUCLEO\+\_\+\+F401\+RE/\mbox{\hyperlink{stm32f4xx__ll__sdmmc_8h}{stm32f4xx\+\_\+ll\+\_\+sdmmc.\+h}}\end{DoxyCompactItemize}
