{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508991304338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508991304339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 17:15:04 2017 " "Processing started: Thu Oct 26 17:15:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508991304339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508991304339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Receiver -c UART_Receiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Receiver -c UART_Receiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508991304339 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508991304739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Receiver-behaviour " "Found design unit 1: UART_Receiver-behaviour" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508991305308 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Receiver " "Found entity 1: UART_Receiver" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508991305308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508991305308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508991305312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508991305312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S_counter-s_count_en_behaviour " "Found design unit 1: S_counter-s_count_en_behaviour" {  } { { "S_counter.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/S_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508991305317 ""} { "Info" "ISGN_ENTITY_NAME" "1 S_counter " "Found entity 1: S_counter" {  } { { "S_counter.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/S_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508991305317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508991305317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file n_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_counter-n_count_en_behaviour " "Found design unit 1: n_counter-n_count_en_behaviour" {  } { { "N_counter.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/N_counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508991305321 ""} { "Info" "ISGN_ENTITY_NAME" "1 N_counter " "Found entity 1: N_counter" {  } { { "N_counter.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/N_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508991305321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508991305321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftReg-shiftreg_behaviour " "Found design unit 1: ShiftReg-shiftreg_behaviour" {  } { { "ShiftReg.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/ShiftReg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508991305325 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftReg " "Found entity 1: ShiftReg" {  } { { "ShiftReg.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/ShiftReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508991305325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508991305325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevensegDecoder-description " "Found design unit 1: sevensegDecoder-description" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508991305329 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevensegDecoder " "Found entity 1: sevensegDecoder" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508991305329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508991305329 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508991305371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegDecoder sevensegDecoder:inst5 " "Elaborating entity \"sevensegDecoder\" for hierarchy \"sevensegDecoder:inst5\"" {  } { { "Block1.bdf" "inst5" { Schematic "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/Block1.bdf" { { 184 928 1152 296 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508991305376 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk sevensegDecoder.vhd(46) " "VHDL Process Statement warning at sevensegDecoder.vhd(46): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508991305378 "|Block1|sevensegDecoder:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Receiver UART_Receiver:inst2 " "Elaborating entity \"UART_Receiver\" for hierarchy \"UART_Receiver:inst2\"" {  } { { "Block1.bdf" "inst2" { Schematic "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/Block1.bdf" { { 80 336 520 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508991305417 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NS UART_Receiver.vhd(31) " "VHDL Process Statement warning at UART_Receiver.vhd(31): inferring latch(es) for signal or variable \"NS\", which holds its previous value in one or more paths through the process" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508991305419 "|UART_Receiver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "store UART_Receiver.vhd(63) " "VHDL Process Statement warning at UART_Receiver.vhd(63): inferring latch(es) for signal or variable \"store\", which holds its previous value in one or more paths through the process" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508991305419 "|UART_Receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store UART_Receiver.vhd(63) " "Inferred latch for \"store\" at UART_Receiver.vhd(63)" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508991305419 "|UART_Receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.stop UART_Receiver.vhd(31) " "Inferred latch for \"NS.stop\" at UART_Receiver.vhd(31)" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508991305419 "|UART_Receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.data UART_Receiver.vhd(31) " "Inferred latch for \"NS.data\" at UART_Receiver.vhd(31)" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508991305419 "|UART_Receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.start UART_Receiver.vhd(31) " "Inferred latch for \"NS.start\" at UART_Receiver.vhd(31)" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508991305419 "|UART_Receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.idle UART_Receiver.vhd(31) " "Inferred latch for \"NS.idle\" at UART_Receiver.vhd(31)" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508991305419 "|UART_Receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S_counter S_counter:inst " "Elaborating entity \"S_counter\" for hierarchy \"S_counter:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/Block1.bdf" { { 72 672 856 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508991305421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_counter N_counter:inst3 " "Elaborating entity \"N_counter\" for hierarchy \"N_counter:inst3\"" {  } { { "Block1.bdf" "inst3" { Schematic "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/Block1.bdf" { { 200 664 848 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508991305424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftReg ShiftReg:inst1 " "Elaborating entity \"ShiftReg\" for hierarchy \"ShiftReg:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/Block1.bdf" { { 320 664 832 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508991305426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UART_Receiver:inst2\|NS.idle_150 " "LATCH primitive \"UART_Receiver:inst2\|NS.idle_150\" is permanently enabled" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 31 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1508991305535 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UART_Receiver:inst2\|NS.stop_111 " "LATCH primitive \"UART_Receiver:inst2\|NS.stop_111\" is permanently enabled" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 31 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1508991305535 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UART_Receiver:inst2\|NS.data_124 " "LATCH primitive \"UART_Receiver:inst2\|NS.data_124\" is permanently enabled" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 31 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1508991305535 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UART_Receiver:inst2\|NS.start_137 " "LATCH primitive \"UART_Receiver:inst2\|NS.start_137\" is permanently enabled" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 31 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1508991305535 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "197 " "Implemented 197 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1508991306048 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1508991306048 ""} { "Info" "ICUT_CUT_TM_LCELLS" "183 " "Implemented 183 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1508991306048 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1508991306048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508991306154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 17:15:06 2017 " "Processing ended: Thu Oct 26 17:15:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508991306154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508991306154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508991306154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508991306154 ""}
