SystemC Simulation
UVM_INFO @ 0 s: reporter [RNTST] Running test tb_test...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr [PHASESEQ] No default phase sequence for phase 'run' found for tb_test.tb_env.bus.sqr
UVM_INFO @ 0 s: tb_test.tb_env.bus.sqr@@seq [STARTING_SEQ]
Starting seq sequence...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] Verifying bits in register regmodel.Ra  in map 'regmodel.default_map'...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000001 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000000000000000001 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x1 : updated value = 0x1
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000001 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x1
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr [PHASESEQ] No default phase sequence for phase 'pre_reset' found for tb_test.tb_env.bus.sqr
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000001 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x1
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000001 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x1
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x0 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #1
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000002 at address 0x0 via map 'regmodel.default_map'...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr [PHASESEQ] No default phase sequence for phase 'reset' found for tb_test.tb_env.bus.sqr
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000000000000000010 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x2 : updated value = 0x2
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000002 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x2
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000010 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x2
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000002 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x2
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x0 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr [PHASESEQ] No default phase sequence for phase 'post_reset' found for tb_test.tb_env.bus.sqr
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #2
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000004 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000000000000000100 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x4 : updated value = 0x4
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000004 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x4
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000100 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x4
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000004 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x4
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000000 at address 0x0 via map 'regmodel.default_map'...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr [PHASESEQ] No default phase sequence for phase 'pre_configure' found for tb_test.tb_env.bus.sqr
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x0 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #3
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000008 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000000000000001000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x8 : updated value = 0x8
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000008 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x8
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr [PHASESEQ] No default phase sequence for phase 'configure' found for tb_test.tb_env.bus.sqr
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000001000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x8
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000008 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x8
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x0 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #4
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000010 at address 0x0 via map 'regmodel.default_map'...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr [PHASESEQ] No default phase sequence for phase 'post_configure' found for tb_test.tb_env.bus.sqr
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000000000000010000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x10 : updated value = 0x10
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000010 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x10
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000010000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x10
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000010 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x10
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x0 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr [PHASESEQ] No default phase sequence for phase 'pre_main' found for tb_test.tb_env.bus.sqr
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #5
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000020 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000000000000100000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x20 : updated value = 0x20
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000020 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x20
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000100000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x20
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000020 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x20
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000000 at address 0x0 via map 'regmodel.default_map'...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr [PHASESEQ] No default phase sequence for phase 'main' found for tb_test.tb_env.bus.sqr
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x0 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #6
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000040 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000000000001000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x40 : updated value = 0x40
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000040 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x40
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr [PHASESEQ] No default phase sequence for phase 'post_main' found for tb_test.tb_env.bus.sqr
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000001000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x40
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000040 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x40
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x0 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #7
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000080 at address 0x0 via map 'regmodel.default_map'...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown' found for tb_test.tb_env.bus.sqr
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000000000010000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x80 : updated value = 0x80
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000080 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x80
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000010000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x80
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000080 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x80
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x0 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr [PHASESEQ] No default phase sequence for phase 'shutdown' found for tb_test.tb_env.bus.sqr
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #8
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000100 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000000000100000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x100 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000100 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x100
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000100 at address 0x0 via map 'regmodel.default_map'...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr [PHASESEQ] No default phase sequence for phase 'post_shutdown' found for tb_test.tb_env.bus.sqr
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000000000100000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x100 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000100 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x100
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #9
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000200 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000000001000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x200 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000200 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x200
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000200 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000000001000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x200 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000200 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x200
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #10
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000400 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000000010000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x400 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000400 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x400
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000400 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000000010000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x400 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000400 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x400
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #11
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000800 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000000100000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x800 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000800 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x800
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000800 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000000100000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x800 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000800 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x800
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #12
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000001000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000001000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x1000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000001000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x1000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000001000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000001000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x1000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000001000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x1000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #13
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000002000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000010000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x2000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000002000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x2000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000002000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000010000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x2000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000002000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x2000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #14
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000004000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000100000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x4000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000004000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x4000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000004000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000000100000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x4000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000004000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x4000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #15
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000008000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000001000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x8000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000008000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x8000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000008000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000001000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x8000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000008000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x8000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #16
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000010000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000010000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x10000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000010000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x10000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000010000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000010000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x10000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000010000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x10000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #17
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000020000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000100000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x20000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000020000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x20000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000020000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000000100000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x20000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000020000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x20000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #18
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000040000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000001000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x40000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000040000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x40000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000040000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000001000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x40000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000040000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x40000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #19
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000080000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000010000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x80000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000080000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x80000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000080000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000010000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x80000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000080000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x80000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #20
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000100000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000100000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x100000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000100000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x100000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000100000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000000100000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x100000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000100000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x100000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #21
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000200000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000001000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x200000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000200000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x200000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000200000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000001000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x200000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000200000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x200000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #22
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000400000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000010000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x400000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000400000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x400000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000400000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000010000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x400000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000400000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x400000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #23
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000800000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000100000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x800000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000800000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x800000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000800000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000000100000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x800000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000800000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x800000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #24
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000001000000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000001000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x1000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000001000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x1000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000001000000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000001000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x1000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000001000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x1000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #25
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000002000000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000010000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x2000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000002000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x2000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000002000000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000010000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x2000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000002000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x2000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #26
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000004000000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000100000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x4000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000004000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x4000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000004000000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00000100000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x4000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000004000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x4000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #27
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000008000000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00001000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x8000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000008000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x8000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000008000000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00001000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x8000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000008000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x8000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #28
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000010000000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00010000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x10000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000010000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x10000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000010000000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00010000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x10000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000010000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x10000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #29
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000020000000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00100000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x20000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000020000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x20000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000020000000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b00100000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x20000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000020000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x20000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #30
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000040000000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b01000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x40000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000040000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x40000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000040000000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b01000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x40000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000040000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x40000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #31
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000080000000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b10000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x80000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000080000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x80000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000080000000 at address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x0 data= 0b10000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x80000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000080000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Ra = 0x80000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x0 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x0 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x0 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Ra = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] Verifying bits in register regmodel.Rb  in map 'regmodel.default_map'...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000001 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000000000000001 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x1 : updated value = 0x1
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000001 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x1
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000001 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x1
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000001 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x1
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x0 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #1
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000002 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000000000000010 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x2 : updated value = 0x2
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000002 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x2
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000010 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x2
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000002 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x2
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x0 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #2
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000004 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000000000000100 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x4 : updated value = 0x4
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000004 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x4
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000100 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x4
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000004 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x4
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x0 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #3
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000008 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000000000001000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x8 : updated value = 0x8
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000008 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x8
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000001000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x8
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000008 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x8
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x0 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #4
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000010 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000000000010000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x10 : updated value = 0x10
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000010 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x10
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000010000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x10
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000010 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x10
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x0 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #5
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000020 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000000000100000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x20 : updated value = 0x20
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000020 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x20
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000100000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x20
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000020 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x20
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x0 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #6
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000040 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000000001000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x40 : updated value = 0x40
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000040 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x40
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000001000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x40
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000040 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x40
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x0 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #7
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000080 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000000010000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x80 : updated value = 0x80
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000080 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x80
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000010000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x80
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000080 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x80
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x0 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #8
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000100 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000000100000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x100 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000100 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x100
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000100 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000000100000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x100 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000100 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x100
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #9
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000200 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000001000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x200 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000200 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x200
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000200 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000001000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x200 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000200 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x200
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #10
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000400 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000010000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x400 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000400 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x400
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000400 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000010000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x400 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000400 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x400
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #11
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000800 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000100000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x800 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000800 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x800
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000800 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000100000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x800 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000800 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x800
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #12
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000001000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000001000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x1000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000001000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x1000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000001000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000001000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x1000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000001000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x1000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #13
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000002000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000010000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x2000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000002000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x2000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000002000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000010000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x2000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000002000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x2000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #14
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000004000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000100000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x4000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000004000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x4000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000004000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000100000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x4000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000004000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x4000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #15
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000008000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000001000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x8000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000008000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x8000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000008000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000001000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x8000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000008000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x8000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #16
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000010000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000010000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x10000 : updated value = 0x10000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000010000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x10000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000010000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x10000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000010000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x10000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x0 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #17
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000020000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000100000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x20000 : updated value = 0x20000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000020000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x20000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000100000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x20000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000020000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x20000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x0 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #18
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000040000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000001000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x40000 : updated value = 0x40000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000040000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x40000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000001000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x40000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000040000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x40000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x0 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #19
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000080000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000010000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x80000 : updated value = 0x80000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000080000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x80000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000010000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x80000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000080000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x80000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x0 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #20
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000100000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000100000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x100000 : updated value = 0x100000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000100000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x100000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000100000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x100000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000100000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x100000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x0 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #21
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000200000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000001000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x200000 : updated value = 0x200000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000200000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x200000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000001000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x200000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000200000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x200000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x0 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #22
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000400000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000010000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x400000 : updated value = 0x400000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000400000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x400000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000010000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x400000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000400000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x400000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x0 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #23
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000800000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000100000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x800000 : updated value = 0x800000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000800000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x800000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000100000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x800000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000800000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x800000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000000000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x0 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #24
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000001000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000001000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x1000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000001000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x1000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000001000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000001000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x1000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000001000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x1000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #25
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000002000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000010000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x2000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000002000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x2000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000002000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000010000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x2000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000002000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x2000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #26
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000004000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000100000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x4000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000004000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x4000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000004000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00000100000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x4000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000004000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x4000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #27
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000008000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00001000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x8000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000008000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x8000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000008000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00001000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x8000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000008000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x8000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #28
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000010000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00010000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x10000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000010000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x10000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000010000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00010000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x10000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000010000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x10000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #29
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000020000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00100000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x20000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000020000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x20000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000020000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b00100000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x20000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000020000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x20000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #30
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000040000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b01000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x40000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000040000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x40000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000040000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b01000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x40000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000040000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x40000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #31
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000080000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b10000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x80000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000080000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x80000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x0000000080000000 at address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: WRITE addr= 0x100 data= 0b10000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value = 0x80000000 : updated value = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x0000000080000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default_map: regmodel.Rb = 0x80000000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.default_map'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000000000000000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: tb_test.tb_env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value= 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000000000 at address 0x100 via map 'regmodel.default_map': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default_map: regmodel.Rb = 0x0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [UVM/REPORT/SERVER]
--- UVM Report Summary ---
Quit count :     0 of    10
** Report counts by severity
UVM_INFO      :1105
UVM_WARNING   :   1
UVM_ERROR     :   0
UVM_FATAL     :   0
** Report counts by id
[PHASESEQ]             13
[REG_PREDICT]          256
[RNTST]                 1
[RegModel]             256
[STARTING_SEQ]          1
[TPRGED]                1
[uvm_reg_bit_bash_seq] 66
[uvm_reg_map]          512
UVM_INFO @ 0 s: reporter [FINISH] UVM-SystemC phasing completed; simulation finished
