digraph G {	
ranksep=.25;
	0 [label="MODULE"];
	1 [label="IDENTIFIERS:or1200_lsu"];
	0 -> 1;
	2 [label="VAR_DECLARE_LIST"];
	0 -> 2;
	3 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 3;
	4 [label="VAR_DECLARE  INPUT"];
	3 -> 4;
	5 [label="IDENTIFIERS:addrbase"];
	4 -> 5;
	6 [label="NUMBERS DEC:31"];
	4 -> 6;
	7 [label="NUMBERS DEC:0"];
	4 -> 7;
	16 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 16;
	17 [label="VAR_DECLARE  INPUT"];
	16 -> 17;
	18 [label="IDENTIFIERS:addrofs"];
	17 -> 18;
	19 [label="NUMBERS DEC:31"];
	17 -> 19;
	20 [label="NUMBERS DEC:0"];
	17 -> 20;
	29 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 29;
	30 [label="VAR_DECLARE  INPUT"];
	29 -> 30;
	31 [label="IDENTIFIERS:lsu_op"];
	30 -> 31;
	32 [label="NUMBERS LONG_LONG:3"];
	30 -> 32;
	33 [label="NUMBERS DEC:0"];
	30 -> 33;
	42 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 42;
	43 [label="VAR_DECLARE  INPUT"];
	42 -> 43;
	44 [label="IDENTIFIERS:lsu_datain"];
	43 -> 44;
	45 [label="NUMBERS LONG_LONG:31"];
	43 -> 45;
	46 [label="NUMBERS DEC:0"];
	43 -> 46;
	55 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 55;
	56 [label="VAR_DECLARE  OUTPUT"];
	55 -> 56;
	57 [label="IDENTIFIERS:lsu_dataout"];
	56 -> 57;
	58 [label="NUMBERS LONG_LONG:31"];
	56 -> 58;
	59 [label="NUMBERS DEC:0"];
	56 -> 59;
	68 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 68;
	69 [label="VAR_DECLARE  OUTPUT"];
	68 -> 69;
	70 [label="IDENTIFIERS:lsu_stall"];
	69 -> 70;
	81 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 81;
	82 [label="VAR_DECLARE  OUTPUT"];
	81 -> 82;
	83 [label="IDENTIFIERS:lsu_unstall"];
	82 -> 83;
	94 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 94;
	95 [label="VAR_DECLARE  INPUT"];
	94 -> 95;
	96 [label="IDENTIFIERS:du_stall"];
	95 -> 96;
	107 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 107;
	108 [label="VAR_DECLARE  OUTPUT"];
	107 -> 108;
	109 [label="IDENTIFIERS:except_align"];
	108 -> 109;
	120 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 120;
	121 [label="VAR_DECLARE  OUTPUT"];
	120 -> 121;
	122 [label="IDENTIFIERS:except_dtlbmiss"];
	121 -> 122;
	133 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 133;
	134 [label="VAR_DECLARE  OUTPUT"];
	133 -> 134;
	135 [label="IDENTIFIERS:except_dmmufault"];
	134 -> 135;
	146 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 146;
	147 [label="VAR_DECLARE  OUTPUT"];
	146 -> 147;
	148 [label="IDENTIFIERS:except_dbuserr"];
	147 -> 148;
	159 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 159;
	160 [label="VAR_DECLARE  OUTPUT"];
	159 -> 160;
	161 [label="IDENTIFIERS:dcpu_adr_o"];
	160 -> 161;
	162 [label="NUMBERS DEC:31"];
	160 -> 162;
	163 [label="NUMBERS DEC:0"];
	160 -> 163;
	172 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 172;
	173 [label="VAR_DECLARE  OUTPUT"];
	172 -> 173;
	174 [label="IDENTIFIERS:dcpu_cycstb_o"];
	173 -> 174;
	185 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 185;
	186 [label="VAR_DECLARE  OUTPUT"];
	185 -> 186;
	187 [label="IDENTIFIERS:dcpu_we_o"];
	186 -> 187;
	198 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 198;
	199 [label="VAR_DECLARE  OUTPUT"];
	198 -> 199;
	200 [label="IDENTIFIERS:dcpu_sel_o"];
	199 -> 200;
	201 [label="NUMBERS DEC:3"];
	199 -> 201;
	202 [label="NUMBERS DEC:0"];
	199 -> 202;
	211 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 211;
	212 [label="VAR_DECLARE  OUTPUT"];
	211 -> 212;
	213 [label="IDENTIFIERS:dcpu_tag_o"];
	212 -> 213;
	214 [label="NUMBERS DEC:3"];
	212 -> 214;
	215 [label="NUMBERS DEC:0"];
	212 -> 215;
	224 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 224;
	225 [label="VAR_DECLARE  OUTPUT"];
	224 -> 225;
	226 [label="IDENTIFIERS:dcpu_dat_o"];
	225 -> 226;
	227 [label="NUMBERS DEC:31"];
	225 -> 227;
	228 [label="NUMBERS DEC:0"];
	225 -> 228;
	237 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 237;
	238 [label="VAR_DECLARE  INPUT"];
	237 -> 238;
	239 [label="IDENTIFIERS:dcpu_dat_i"];
	238 -> 239;
	240 [label="NUMBERS DEC:31"];
	238 -> 240;
	241 [label="NUMBERS DEC:0"];
	238 -> 241;
	250 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 250;
	251 [label="VAR_DECLARE  INPUT"];
	250 -> 251;
	252 [label="IDENTIFIERS:dcpu_ack_i"];
	251 -> 252;
	263 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 263;
	264 [label="VAR_DECLARE  INPUT"];
	263 -> 264;
	265 [label="IDENTIFIERS:dcpu_rty_i"];
	264 -> 265;
	276 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 276;
	277 [label="VAR_DECLARE  INPUT"];
	276 -> 277;
	278 [label="IDENTIFIERS:dcpu_err_i"];
	277 -> 278;
	289 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 289;
	290 [label="VAR_DECLARE  INPUT"];
	289 -> 290;
	291 [label="IDENTIFIERS:dcpu_tag_i"];
	290 -> 291;
	292 [label="NUMBERS DEC:3"];
	290 -> 292;
	293 [label="NUMBERS DEC:0"];
	290 -> 293;
	302 [label="MODULE_ITEMS"];
	0 -> 302;
	303 [label="VAR_DECLARE_LIST"];
	302 -> 303;
	304 [label="VAR_DECLARE  INPUT"];
	303 -> 304;
	305 [label="IDENTIFIERS:addrbase"];
	304 -> 305;
	306 [label="NUMBERS DEC:31"];
	304 -> 306;
	307 [label="NUMBERS DEC:0"];
	304 -> 307;
	311 [label="VAR_DECLARE_LIST"];
	302 -> 311;
	312 [label="VAR_DECLARE  INPUT"];
	311 -> 312;
	313 [label="IDENTIFIERS:addrofs"];
	312 -> 313;
	314 [label="NUMBERS DEC:31"];
	312 -> 314;
	315 [label="NUMBERS DEC:0"];
	312 -> 315;
	319 [label="VAR_DECLARE_LIST"];
	302 -> 319;
	320 [label="VAR_DECLARE  INPUT"];
	319 -> 320;
	321 [label="IDENTIFIERS:lsu_op"];
	320 -> 321;
	322 [label="NUMBERS LONG_LONG:3"];
	320 -> 322;
	323 [label="NUMBERS DEC:0"];
	320 -> 323;
	327 [label="VAR_DECLARE_LIST"];
	302 -> 327;
	328 [label="VAR_DECLARE  INPUT"];
	327 -> 328;
	329 [label="IDENTIFIERS:lsu_datain"];
	328 -> 329;
	330 [label="NUMBERS LONG_LONG:31"];
	328 -> 330;
	331 [label="NUMBERS DEC:0"];
	328 -> 331;
	335 [label="VAR_DECLARE_LIST"];
	302 -> 335;
	336 [label="VAR_DECLARE  OUTPUT"];
	335 -> 336;
	337 [label="IDENTIFIERS:lsu_dataout"];
	336 -> 337;
	338 [label="NUMBERS LONG_LONG:31"];
	336 -> 338;
	339 [label="NUMBERS DEC:0"];
	336 -> 339;
	343 [label="VAR_DECLARE_LIST"];
	302 -> 343;
	344 [label="VAR_DECLARE  OUTPUT"];
	343 -> 344;
	345 [label="IDENTIFIERS:lsu_stall"];
	344 -> 345;
	351 [label="VAR_DECLARE_LIST"];
	302 -> 351;
	352 [label="VAR_DECLARE  OUTPUT"];
	351 -> 352;
	353 [label="IDENTIFIERS:lsu_unstall"];
	352 -> 353;
	359 [label="VAR_DECLARE_LIST"];
	302 -> 359;
	360 [label="VAR_DECLARE  INPUT"];
	359 -> 360;
	361 [label="IDENTIFIERS:du_stall"];
	360 -> 361;
	367 [label="VAR_DECLARE_LIST"];
	302 -> 367;
	368 [label="VAR_DECLARE  OUTPUT"];
	367 -> 368;
	369 [label="IDENTIFIERS:except_align"];
	368 -> 369;
	375 [label="VAR_DECLARE_LIST"];
	302 -> 375;
	376 [label="VAR_DECLARE  OUTPUT"];
	375 -> 376;
	377 [label="IDENTIFIERS:except_dtlbmiss"];
	376 -> 377;
	383 [label="VAR_DECLARE_LIST"];
	302 -> 383;
	384 [label="VAR_DECLARE  OUTPUT"];
	383 -> 384;
	385 [label="IDENTIFIERS:except_dmmufault"];
	384 -> 385;
	391 [label="VAR_DECLARE_LIST"];
	302 -> 391;
	392 [label="VAR_DECLARE  OUTPUT"];
	391 -> 392;
	393 [label="IDENTIFIERS:except_dbuserr"];
	392 -> 393;
	399 [label="VAR_DECLARE_LIST"];
	302 -> 399;
	400 [label="VAR_DECLARE  OUTPUT"];
	399 -> 400;
	401 [label="IDENTIFIERS:dcpu_adr_o"];
	400 -> 401;
	402 [label="NUMBERS DEC:31"];
	400 -> 402;
	403 [label="NUMBERS DEC:0"];
	400 -> 403;
	407 [label="VAR_DECLARE_LIST"];
	302 -> 407;
	408 [label="VAR_DECLARE  OUTPUT"];
	407 -> 408;
	409 [label="IDENTIFIERS:dcpu_cycstb_o"];
	408 -> 409;
	415 [label="VAR_DECLARE_LIST"];
	302 -> 415;
	416 [label="VAR_DECLARE  OUTPUT"];
	415 -> 416;
	417 [label="IDENTIFIERS:dcpu_we_o"];
	416 -> 417;
	423 [label="VAR_DECLARE_LIST"];
	302 -> 423;
	424 [label="VAR_DECLARE  OUTPUT"];
	423 -> 424;
	425 [label="IDENTIFIERS:dcpu_sel_o"];
	424 -> 425;
	426 [label="NUMBERS DEC:3"];
	424 -> 426;
	427 [label="NUMBERS DEC:0"];
	424 -> 427;
	431 [label="VAR_DECLARE_LIST"];
	302 -> 431;
	432 [label="VAR_DECLARE  OUTPUT"];
	431 -> 432;
	433 [label="IDENTIFIERS:dcpu_tag_o"];
	432 -> 433;
	434 [label="NUMBERS DEC:3"];
	432 -> 434;
	435 [label="NUMBERS DEC:0"];
	432 -> 435;
	439 [label="VAR_DECLARE_LIST"];
	302 -> 439;
	440 [label="VAR_DECLARE  OUTPUT"];
	439 -> 440;
	441 [label="IDENTIFIERS:dcpu_dat_o"];
	440 -> 441;
	442 [label="NUMBERS DEC:31"];
	440 -> 442;
	443 [label="NUMBERS DEC:0"];
	440 -> 443;
	447 [label="VAR_DECLARE_LIST"];
	302 -> 447;
	448 [label="VAR_DECLARE  INPUT"];
	447 -> 448;
	449 [label="IDENTIFIERS:dcpu_dat_i"];
	448 -> 449;
	450 [label="NUMBERS DEC:31"];
	448 -> 450;
	451 [label="NUMBERS DEC:0"];
	448 -> 451;
	455 [label="VAR_DECLARE_LIST"];
	302 -> 455;
	456 [label="VAR_DECLARE  INPUT"];
	455 -> 456;
	457 [label="IDENTIFIERS:dcpu_ack_i"];
	456 -> 457;
	463 [label="VAR_DECLARE_LIST"];
	302 -> 463;
	464 [label="VAR_DECLARE  INPUT"];
	463 -> 464;
	465 [label="IDENTIFIERS:dcpu_rty_i"];
	464 -> 465;
	471 [label="VAR_DECLARE_LIST"];
	302 -> 471;
	472 [label="VAR_DECLARE  INPUT"];
	471 -> 472;
	473 [label="IDENTIFIERS:dcpu_err_i"];
	472 -> 473;
	479 [label="VAR_DECLARE_LIST"];
	302 -> 479;
	480 [label="VAR_DECLARE  INPUT"];
	479 -> 480;
	481 [label="IDENTIFIERS:dcpu_tag_i"];
	480 -> 481;
	482 [label="NUMBERS DEC:3"];
	480 -> 482;
	483 [label="NUMBERS DEC:0"];
	480 -> 483;
	487 [label="VAR_DECLARE_LIST"];
	302 -> 487;
	488 [label="VAR_DECLARE  REG"];
	487 -> 488;
	489 [label="IDENTIFIERS:dcpu_sel_o"];
	488 -> 489;
	490 [label="NUMBERS DEC:3"];
	488 -> 490;
	491 [label="NUMBERS DEC:0"];
	488 -> 491;
	495 [label="ASSIGN"];
	302 -> 495;
	496 [label="BLOCKING_STATEMENT"];
	495 -> 496;
	497 [label="IDENTIFIERS:lsu_stall"];
	496 -> 497;
	498 [label="BINARY_OPERATION BITWISE_AND"];
	496 -> 498;
	499 [label="IDENTIFIERS:dcpu_rty_i"];
	498 -> 499;
	500 [label="IDENTIFIERS:dcpu_cycstb_o"];
	498 -> 500;
	501 [label="ASSIGN"];
	302 -> 501;
	502 [label="BLOCKING_STATEMENT"];
	501 -> 502;
	503 [label="IDENTIFIERS:lsu_unstall"];
	502 -> 503;
	504 [label="IDENTIFIERS:dcpu_ack_i"];
	502 -> 504;
	505 [label="ASSIGN"];
	302 -> 505;
	506 [label="BLOCKING_STATEMENT"];
	505 -> 506;
	507 [label="IDENTIFIERS:except_align"];
	506 -> 507;
	508 [label="BINARY_OPERATION BITWISE_OR"];
	506 -> 508;
	509 [label="BINARY_OPERATION BITWISE_AND"];
	508 -> 509;
	510 [label="BINARY_OPERATION BITWISE_OR"];
	509 -> 510;
	511 [label="BINARY_OPERATION BITWISE_OR"];
	510 -> 511;
	512 [label="BINARY_OPERATION LOGICAL_EQUAL"];
	511 -> 512;
	513 [label="IDENTIFIERS:lsu_op"];
	512 -> 513;
	514 [label="NUMBERS BIN:1100"];
	512 -> 514;
	515 [label="BINARY_OPERATION LOGICAL_EQUAL"];
	511 -> 515;
	516 [label="IDENTIFIERS:lsu_op"];
	515 -> 516;
	517 [label="NUMBERS BIN:0100"];
	515 -> 517;
	518 [label="BINARY_OPERATION LOGICAL_EQUAL"];
	510 -> 518;
	519 [label="IDENTIFIERS:lsu_op"];
	518 -> 519;
	520 [label="NUMBERS BIN:0101"];
	518 -> 520;
	521 [label="ARRAY_REF"];
	509 -> 521;
	522 [label="IDENTIFIERS:dcpu_adr_o"];
	521 -> 522;
	523 [label="NUMBERS DEC:0"];
	521 -> 523;
	524 [label="BINARY_OPERATION BITWISE_AND"];
	508 -> 524;
	525 [label="BINARY_OPERATION BITWISE_OR"];
	524 -> 525;
	526 [label="BINARY_OPERATION BITWISE_OR"];
	525 -> 526;
	527 [label="BINARY_OPERATION LOGICAL_EQUAL"];
	526 -> 527;
	528 [label="IDENTIFIERS:lsu_op"];
	527 -> 528;
	529 [label="NUMBERS BIN:1110"];
	527 -> 529;
	530 [label="BINARY_OPERATION LOGICAL_EQUAL"];
	526 -> 530;
	531 [label="IDENTIFIERS:lsu_op"];
	530 -> 531;
	532 [label="NUMBERS BIN:0110"];
	530 -> 532;
	533 [label="BINARY_OPERATION LOGICAL_EQUAL"];
	525 -> 533;
	534 [label="IDENTIFIERS:lsu_op"];
	533 -> 534;
	535 [label="NUMBERS BIN:0111"];
	533 -> 535;
	536 [label="UNARY_OPERATION BITWISE_OR"];
	524 -> 536;
	537 [label="RANGE_REF"];
	536 -> 537;
	538 [label="IDENTIFIERS:dcpu_adr_o"];
	537 -> 538;
	539 [label="NUMBERS DEC:1"];
	537 -> 539;
	540 [label="NUMBERS DEC:0"];
	537 -> 540;
	541 [label="ASSIGN"];
	302 -> 541;
	542 [label="BLOCKING_STATEMENT"];
	541 -> 542;
	543 [label="IDENTIFIERS:except_dtlbmiss"];
	542 -> 543;
	544 [label="BINARY_OPERATION BITWISE_AND"];
	542 -> 544;
	545 [label="IDENTIFIERS:dcpu_err_i"];
	544 -> 545;
	546 [label="BINARY_OPERATION LOGICAL_EQUAL"];
	544 -> 546;
	547 [label="IDENTIFIERS:dcpu_tag_i"];
	546 -> 547;
	548 [label="NUMBERS HEX:d"];
	546 -> 548;
	549 [label="ASSIGN"];
	302 -> 549;
	550 [label="BLOCKING_STATEMENT"];
	549 -> 550;
	551 [label="IDENTIFIERS:except_dmmufault"];
	550 -> 551;
	552 [label="BINARY_OPERATION BITWISE_AND"];
	550 -> 552;
	553 [label="IDENTIFIERS:dcpu_err_i"];
	552 -> 553;
	554 [label="BINARY_OPERATION LOGICAL_EQUAL"];
	552 -> 554;
	555 [label="IDENTIFIERS:dcpu_tag_i"];
	554 -> 555;
	556 [label="NUMBERS HEX:c"];
	554 -> 556;
	557 [label="ASSIGN"];
	302 -> 557;
	558 [label="BLOCKING_STATEMENT"];
	557 -> 558;
	559 [label="IDENTIFIERS:except_dbuserr"];
	558 -> 559;
	560 [label="BINARY_OPERATION BITWISE_AND"];
	558 -> 560;
	561 [label="IDENTIFIERS:dcpu_err_i"];
	560 -> 561;
	562 [label="BINARY_OPERATION LOGICAL_EQUAL"];
	560 -> 562;
	563 [label="IDENTIFIERS:dcpu_tag_i"];
	562 -> 563;
	564 [label="NUMBERS HEX:b"];
	562 -> 564;
	565 [label="ASSIGN"];
	302 -> 565;
	566 [label="BLOCKING_STATEMENT"];
	565 -> 566;
	567 [label="IDENTIFIERS:dcpu_adr_o"];
	566 -> 567;
	568 [label="BINARY_OPERATION ADD"];
	566 -> 568;
	569 [label="IDENTIFIERS:addrbase"];
	568 -> 569;
	570 [label="IDENTIFIERS:addrofs"];
	568 -> 570;
	571 [label="ASSIGN"];
	302 -> 571;
	572 [label="BLOCKING_STATEMENT"];
	571 -> 572;
	573 [label="IDENTIFIERS:dcpu_cycstb_o"];
	572 -> 573;
	574 [label="IF_Q"];
	572 -> 574;
	575 [label="BINARY_OPERATION BITWISE_OR"];
	574 -> 575;
	576 [label="BINARY_OPERATION BITWISE_OR"];
	575 -> 576;
	577 [label="IDENTIFIERS:du_stall"];
	576 -> 577;
	578 [label="IDENTIFIERS:lsu_unstall"];
	576 -> 578;
	579 [label="IDENTIFIERS:except_align"];
	575 -> 579;
	580 [label="NUMBERS BIN:0"];
	574 -> 580;
	581 [label="UNARY_OPERATION BITWISE_OR"];
	574 -> 581;
	582 [label="IDENTIFIERS:lsu_op"];
	581 -> 582;
	583 [label="ASSIGN"];
	302 -> 583;
	584 [label="BLOCKING_STATEMENT"];
	583 -> 584;
	585 [label="IDENTIFIERS:dcpu_we_o"];
	584 -> 585;
	586 [label="ARRAY_REF"];
	584 -> 586;
	587 [label="IDENTIFIERS:lsu_op"];
	586 -> 587;
	588 [label="NUMBERS DEC:3"];
	586 -> 588;
	589 [label="ASSIGN"];
	302 -> 589;
	590 [label="BLOCKING_STATEMENT"];
	589 -> 590;
	591 [label="IDENTIFIERS:dcpu_tag_o"];
	590 -> 591;
	592 [label="IF_Q"];
	590 -> 592;
	593 [label="IDENTIFIERS:dcpu_cycstb_o"];
	592 -> 593;
	594 [label="NUMBERS HEX:1"];
	592 -> 594;
	595 [label="NUMBERS HEX:0"];
	592 -> 595;
	596 [label="ALWAYS"];
	302 -> 596;
	597 [label="DELAY_CONTROL"];
	596 -> 597;
	598 [label="IDENTIFIERS:lsu_op"];
	597 -> 598;
	599 [label="IDENTIFIERS:dcpu_adr_o"];
	597 -> 599;
	600 [label="CASE"];
	596 -> 600;
	601 [label="CONCATENATE"];
	600 -> 601;
	602 [label="IDENTIFIERS:lsu_op"];
	601 -> 602;
	603 [label="RANGE_REF"];
	601 -> 603;
	604 [label="IDENTIFIERS:dcpu_adr_o"];
	603 -> 604;
	605 [label="NUMBERS DEC:1"];
	603 -> 605;
	606 [label="NUMBERS DEC:0"];
	603 -> 606;
	607 [label="CASE_LIST"];
	600 -> 607;
	608 [label="CASE_ITEM"];
	607 -> 608;
	609 [label="CONCATENATE"];
	608 -> 609;
	610 [label="NUMBERS BIN:1010"];
	609 -> 610;
	611 [label="NUMBERS BIN:00"];
	609 -> 611;
	612 [label="BLOCKING_STATEMENT"];
	608 -> 612;
	613 [label="IDENTIFIERS:dcpu_sel_o"];
	612 -> 613;
	614 [label="NUMBERS BIN:1000"];
	612 -> 614;
	615 [label="CASE_ITEM"];
	607 -> 615;
	616 [label="CONCATENATE"];
	615 -> 616;
	617 [label="NUMBERS BIN:1010"];
	616 -> 617;
	618 [label="NUMBERS BIN:01"];
	616 -> 618;
	619 [label="BLOCKING_STATEMENT"];
	615 -> 619;
	620 [label="IDENTIFIERS:dcpu_sel_o"];
	619 -> 620;
	621 [label="NUMBERS BIN:0100"];
	619 -> 621;
	622 [label="CASE_ITEM"];
	607 -> 622;
	623 [label="CONCATENATE"];
	622 -> 623;
	624 [label="NUMBERS BIN:1010"];
	623 -> 624;
	625 [label="NUMBERS BIN:10"];
	623 -> 625;
	626 [label="BLOCKING_STATEMENT"];
	622 -> 626;
	627 [label="IDENTIFIERS:dcpu_sel_o"];
	626 -> 627;
	628 [label="NUMBERS BIN:0010"];
	626 -> 628;
	629 [label="CASE_ITEM"];
	607 -> 629;
	630 [label="CONCATENATE"];
	629 -> 630;
	631 [label="NUMBERS BIN:1010"];
	630 -> 631;
	632 [label="NUMBERS BIN:11"];
	630 -> 632;
	633 [label="BLOCKING_STATEMENT"];
	629 -> 633;
	634 [label="IDENTIFIERS:dcpu_sel_o"];
	633 -> 634;
	635 [label="NUMBERS BIN:0001"];
	633 -> 635;
	636 [label="CASE_ITEM"];
	607 -> 636;
	637 [label="CONCATENATE"];
	636 -> 637;
	638 [label="NUMBERS BIN:1100"];
	637 -> 638;
	639 [label="NUMBERS BIN:00"];
	637 -> 639;
	640 [label="BLOCKING_STATEMENT"];
	636 -> 640;
	641 [label="IDENTIFIERS:dcpu_sel_o"];
	640 -> 641;
	642 [label="NUMBERS BIN:1100"];
	640 -> 642;
	643 [label="CASE_ITEM"];
	607 -> 643;
	644 [label="CONCATENATE"];
	643 -> 644;
	645 [label="NUMBERS BIN:1100"];
	644 -> 645;
	646 [label="NUMBERS BIN:10"];
	644 -> 646;
	647 [label="BLOCKING_STATEMENT"];
	643 -> 647;
	648 [label="IDENTIFIERS:dcpu_sel_o"];
	647 -> 648;
	649 [label="NUMBERS BIN:0011"];
	647 -> 649;
	650 [label="CASE_ITEM"];
	607 -> 650;
	651 [label="CONCATENATE"];
	650 -> 651;
	652 [label="NUMBERS BIN:1110"];
	651 -> 652;
	653 [label="NUMBERS BIN:00"];
	651 -> 653;
	654 [label="BLOCKING_STATEMENT"];
	650 -> 654;
	655 [label="IDENTIFIERS:dcpu_sel_o"];
	654 -> 655;
	656 [label="NUMBERS BIN:1111"];
	654 -> 656;
	657 [label="CASE_ITEM"];
	607 -> 657;
	658 [label="CONCATENATE"];
	657 -> 658;
	659 [label="NUMBERS BIN:0010"];
	658 -> 659;
	660 [label="NUMBERS BIN:00"];
	658 -> 660;
	661 [label="BLOCKING_STATEMENT"];
	657 -> 661;
	662 [label="IDENTIFIERS:dcpu_sel_o"];
	661 -> 662;
	663 [label="NUMBERS BIN:1000"];
	661 -> 663;
	664 [label="CASE_ITEM"];
	607 -> 664;
	665 [label="CONCATENATE"];
	664 -> 665;
	666 [label="NUMBERS BIN:0011"];
	665 -> 666;
	667 [label="NUMBERS BIN:00"];
	665 -> 667;
	668 [label="BLOCKING_STATEMENT"];
	664 -> 668;
	669 [label="IDENTIFIERS:dcpu_sel_o"];
	668 -> 669;
	670 [label="NUMBERS BIN:1000"];
	668 -> 670;
	671 [label="CASE_ITEM"];
	607 -> 671;
	672 [label="CONCATENATE"];
	671 -> 672;
	673 [label="NUMBERS BIN:0010"];
	672 -> 673;
	674 [label="NUMBERS BIN:01"];
	672 -> 674;
	675 [label="BLOCKING_STATEMENT"];
	671 -> 675;
	676 [label="IDENTIFIERS:dcpu_sel_o"];
	675 -> 676;
	677 [label="NUMBERS BIN:0100"];
	675 -> 677;
	678 [label="CASE_ITEM"];
	607 -> 678;
	679 [label="CONCATENATE"];
	678 -> 679;
	680 [label="NUMBERS BIN:0011"];
	679 -> 680;
	681 [label="NUMBERS BIN:01"];
	679 -> 681;
	682 [label="BLOCKING_STATEMENT"];
	678 -> 682;
	683 [label="IDENTIFIERS:dcpu_sel_o"];
	682 -> 683;
	684 [label="NUMBERS BIN:0100"];
	682 -> 684;
	685 [label="CASE_ITEM"];
	607 -> 685;
	686 [label="CONCATENATE"];
	685 -> 686;
	687 [label="NUMBERS BIN:0010"];
	686 -> 687;
	688 [label="NUMBERS BIN:10"];
	686 -> 688;
	689 [label="BLOCKING_STATEMENT"];
	685 -> 689;
	690 [label="IDENTIFIERS:dcpu_sel_o"];
	689 -> 690;
	691 [label="NUMBERS BIN:0010"];
	689 -> 691;
	692 [label="CASE_ITEM"];
	607 -> 692;
	693 [label="CONCATENATE"];
	692 -> 693;
	694 [label="NUMBERS BIN:0011"];
	693 -> 694;
	695 [label="NUMBERS BIN:10"];
	693 -> 695;
	696 [label="BLOCKING_STATEMENT"];
	692 -> 696;
	697 [label="IDENTIFIERS:dcpu_sel_o"];
	696 -> 697;
	698 [label="NUMBERS BIN:0010"];
	696 -> 698;
	699 [label="CASE_ITEM"];
	607 -> 699;
	700 [label="CONCATENATE"];
	699 -> 700;
	701 [label="NUMBERS BIN:0010"];
	700 -> 701;
	702 [label="NUMBERS BIN:11"];
	700 -> 702;
	703 [label="BLOCKING_STATEMENT"];
	699 -> 703;
	704 [label="IDENTIFIERS:dcpu_sel_o"];
	703 -> 704;
	705 [label="NUMBERS BIN:0001"];
	703 -> 705;
	706 [label="CASE_ITEM"];
	607 -> 706;
	707 [label="CONCATENATE"];
	706 -> 707;
	708 [label="NUMBERS BIN:0011"];
	707 -> 708;
	709 [label="NUMBERS BIN:11"];
	707 -> 709;
	710 [label="BLOCKING_STATEMENT"];
	706 -> 710;
	711 [label="IDENTIFIERS:dcpu_sel_o"];
	710 -> 711;
	712 [label="NUMBERS BIN:0001"];
	710 -> 712;
	713 [label="CASE_ITEM"];
	607 -> 713;
	714 [label="CONCATENATE"];
	713 -> 714;
	715 [label="NUMBERS BIN:0100"];
	714 -> 715;
	716 [label="NUMBERS BIN:00"];
	714 -> 716;
	717 [label="BLOCKING_STATEMENT"];
	713 -> 717;
	718 [label="IDENTIFIERS:dcpu_sel_o"];
	717 -> 718;
	719 [label="NUMBERS BIN:1100"];
	717 -> 719;
	720 [label="CASE_ITEM"];
	607 -> 720;
	721 [label="CONCATENATE"];
	720 -> 721;
	722 [label="NUMBERS BIN:0101"];
	721 -> 722;
	723 [label="NUMBERS BIN:00"];
	721 -> 723;
	724 [label="BLOCKING_STATEMENT"];
	720 -> 724;
	725 [label="IDENTIFIERS:dcpu_sel_o"];
	724 -> 725;
	726 [label="NUMBERS BIN:1100"];
	724 -> 726;
	727 [label="CASE_ITEM"];
	607 -> 727;
	728 [label="CONCATENATE"];
	727 -> 728;
	729 [label="NUMBERS BIN:0100"];
	728 -> 729;
	730 [label="NUMBERS BIN:10"];
	728 -> 730;
	731 [label="BLOCKING_STATEMENT"];
	727 -> 731;
	732 [label="IDENTIFIERS:dcpu_sel_o"];
	731 -> 732;
	733 [label="NUMBERS BIN:0011"];
	731 -> 733;
	734 [label="CASE_ITEM"];
	607 -> 734;
	735 [label="CONCATENATE"];
	734 -> 735;
	736 [label="NUMBERS BIN:0101"];
	735 -> 736;
	737 [label="NUMBERS BIN:10"];
	735 -> 737;
	738 [label="BLOCKING_STATEMENT"];
	734 -> 738;
	739 [label="IDENTIFIERS:dcpu_sel_o"];
	738 -> 739;
	740 [label="NUMBERS BIN:0011"];
	738 -> 740;
	741 [label="CASE_ITEM"];
	607 -> 741;
	742 [label="CONCATENATE"];
	741 -> 742;
	743 [label="NUMBERS BIN:0110"];
	742 -> 743;
	744 [label="NUMBERS BIN:00"];
	742 -> 744;
	745 [label="BLOCKING_STATEMENT"];
	741 -> 745;
	746 [label="IDENTIFIERS:dcpu_sel_o"];
	745 -> 746;
	747 [label="NUMBERS BIN:1111"];
	745 -> 747;
	748 [label="CASE_ITEM"];
	607 -> 748;
	749 [label="CONCATENATE"];
	748 -> 749;
	750 [label="NUMBERS BIN:1111"];
	749 -> 750;
	751 [label="NUMBERS BIN:00"];
	749 -> 751;
	752 [label="BLOCKING_STATEMENT"];
	748 -> 752;
	753 [label="IDENTIFIERS:dcpu_sel_o"];
	752 -> 753;
	754 [label="NUMBERS BIN:1111"];
	752 -> 754;
	755 [label="CASE_DEFAULT"];
	607 -> 755;
	756 [label="BLOCKING_STATEMENT"];
	755 -> 756;
	757 [label="IDENTIFIERS:dcpu_sel_o"];
	756 -> 757;
	758 [label="NUMBERS BIN:0000"];
	756 -> 758;
	759 [label="MODULE_INSTANCE"];
	302 -> 759;
	760 [label="IDENTIFIERS:or1200_mem2reg"];
	759 -> 760;
	761 [label="MODULE_NAMED_INSTANCE"];
	759 -> 761;
	762 [label="IDENTIFIERS:or1200_mem2reg"];
	761 -> 762;
	763 [label="MODULE_CONNECT_LIST"];
	761 -> 763;
	764 [label="MODULE_CONNECT"];
	763 -> 764;
	765 [label="IDENTIFIERS:addr"];
	764 -> 765;
	766 [label="RANGE_REF"];
	764 -> 766;
	767 [label="IDENTIFIERS:dcpu_adr_o"];
	766 -> 767;
	768 [label="NUMBERS DEC:1"];
	766 -> 768;
	769 [label="NUMBERS DEC:0"];
	766 -> 769;
	770 [label="MODULE_CONNECT"];
	763 -> 770;
	771 [label="IDENTIFIERS:lsu_op"];
	770 -> 771;
	772 [label="IDENTIFIERS:lsu_op"];
	770 -> 772;
	773 [label="MODULE_CONNECT"];
	763 -> 773;
	774 [label="IDENTIFIERS:memdata"];
	773 -> 774;
	775 [label="IDENTIFIERS:dcpu_dat_i"];
	773 -> 775;
	776 [label="MODULE_CONNECT"];
	763 -> 776;
	777 [label="IDENTIFIERS:regdata"];
	776 -> 777;
	778 [label="IDENTIFIERS:lsu_dataout"];
	776 -> 778;
	780 [label="MODULE_INSTANCE"];
	302 -> 780;
	781 [label="IDENTIFIERS:or1200_reg2mem"];
	780 -> 781;
	782 [label="MODULE_NAMED_INSTANCE"];
	780 -> 782;
	783 [label="IDENTIFIERS:or1200_reg2mem"];
	782 -> 783;
	784 [label="MODULE_CONNECT_LIST"];
	782 -> 784;
	785 [label="MODULE_CONNECT"];
	784 -> 785;
	786 [label="IDENTIFIERS:addr"];
	785 -> 786;
	787 [label="RANGE_REF"];
	785 -> 787;
	788 [label="IDENTIFIERS:dcpu_adr_o"];
	787 -> 788;
	789 [label="NUMBERS DEC:1"];
	787 -> 789;
	790 [label="NUMBERS DEC:0"];
	787 -> 790;
	791 [label="MODULE_CONNECT"];
	784 -> 791;
	792 [label="IDENTIFIERS:lsu_op"];
	791 -> 792;
	793 [label="IDENTIFIERS:lsu_op"];
	791 -> 793;
	794 [label="MODULE_CONNECT"];
	784 -> 794;
	795 [label="IDENTIFIERS:regdata"];
	794 -> 795;
	796 [label="IDENTIFIERS:lsu_datain"];
	794 -> 796;
	797 [label="MODULE_CONNECT"];
	784 -> 797;
	798 [label="IDENTIFIERS:memdata"];
	797 -> 798;
	799 [label="IDENTIFIERS:dcpu_dat_o"];
	797 -> 799;
}
