Information: The stitching and editing of coupling caps is turned OFF for design 'I2C:i2c_master_top.design'. (TIM-125)
Information: Design Average RC for design i2c_master_top  (NEX-011)
Information: r = 0.510023 ohm/um, via_r = 0.857714 ohm/cut, c = 0.083084 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.862428 ohm/cut, c = 0.099631 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 675, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 11, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
****************************************
Report : timing
        -path_type full_clock_expanded
        -delay_type max
        -max_paths 100
        -report_by design
        -input_pins
        -nets
        -transition_time
        -capacitance
Design : i2c_master_top
Version: O-2018.06-SP1
Date   : Mon May 20 00:59:09 2024
****************************************

  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                    0.52      0.29      2.45 r
  byte_controller/bit_controller/N66 (net)         19     63.84
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                    0.52      0.00      2.45 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                     0.45      0.32      2.77 f
  byte_controller/bit_controller/n4 (net)          17     53.52
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                    0.45      0.00      2.77 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                     0.53      0.30      3.07 r
  byte_controller/bit_controller/n6 (net)          16     54.23
  byte_controller/bit_controller/U14/IN4 (AO222X1)                   0.53      0.00      3.07 r
  byte_controller/bit_controller/U14/Q (AO222X1)                     0.07      0.16      3.23 r
  byte_controller/bit_controller/n173 (net)         1      4.29
  byte_controller/bit_controller/cnt_reg_10_/D (DFFARX1)             0.07      0.00      3.23 r
  data arrival time                                                                      3.23

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/cnt_reg_10_/CLK (DFFARX1)           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.23
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.40



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                    0.52      0.29      2.45 r
  byte_controller/bit_controller/N66 (net)         19     63.84
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                    0.52      0.00      2.45 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                     0.45      0.32      2.77 f
  byte_controller/bit_controller/n4 (net)          17     53.52
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                    0.45      0.00      2.77 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                     0.53      0.30      3.07 r
  byte_controller/bit_controller/n6 (net)          16     54.23
  byte_controller/bit_controller/U8/IN4 (AO222X1)                    0.53      0.00      3.07 r
  byte_controller/bit_controller/U8/Q (AO222X1)                      0.07      0.16      3.23 r
  byte_controller/bit_controller/n170 (net)         1      4.11
  byte_controller/bit_controller/cnt_reg_13_/D (DFFARX1)             0.07      0.00      3.23 r
  data arrival time                                                                      3.23

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/cnt_reg_13_/CLK (DFFARX1)           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.23
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.40



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                    0.52      0.29      2.45 r
  byte_controller/bit_controller/N66 (net)         19     63.84
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                    0.52      0.00      2.45 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                     0.45      0.32      2.77 f
  byte_controller/bit_controller/n4 (net)          17     53.52
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                    0.45      0.00      2.77 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                     0.53      0.30      3.07 r
  byte_controller/bit_controller/n6 (net)          16     54.23
  byte_controller/bit_controller/U10/IN4 (AO222X1)                   0.53      0.00      3.07 r
  byte_controller/bit_controller/U10/Q (AO222X1)                     0.07      0.16      3.23 r
  byte_controller/bit_controller/n171 (net)         1      4.02
  byte_controller/bit_controller/cnt_reg_12_/D (DFFARX1)             0.07      0.00      3.23 r
  data arrival time                                                                      3.23

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/cnt_reg_12_/CLK (DFFARX1)           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.23
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.40



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                    0.52      0.29      2.45 r
  byte_controller/bit_controller/N66 (net)         19     63.84
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                    0.52      0.00      2.45 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                     0.45      0.32      2.77 f
  byte_controller/bit_controller/n4 (net)          17     53.52
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                    0.45      0.00      2.77 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                     0.53      0.30      3.07 r
  byte_controller/bit_controller/n6 (net)          16     54.23
  byte_controller/bit_controller/U6/IN4 (AO222X1)                    0.53      0.00      3.07 r
  byte_controller/bit_controller/U6/Q (AO222X1)                      0.07      0.16      3.23 r
  byte_controller/bit_controller/n169 (net)         1      3.71
  byte_controller/bit_controller/cnt_reg_14_/D (DFFARX1)             0.07      0.00      3.23 r
  data arrival time                                                                      3.23

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/cnt_reg_14_/CLK (DFFARX1)           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.23
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.40



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                    0.52      0.29      2.45 r
  byte_controller/bit_controller/N66 (net)         19     63.84
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                    0.52      0.00      2.45 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                     0.45      0.32      2.77 f
  byte_controller/bit_controller/n4 (net)          17     53.52
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                    0.45      0.00      2.77 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                     0.53      0.30      3.07 r
  byte_controller/bit_controller/n6 (net)          16     54.23
  byte_controller/bit_controller/U18/IN4 (AO222X1)                   0.53      0.00      3.07 r
  byte_controller/bit_controller/U18/Q (AO222X1)                     0.07      0.16      3.23 r
  byte_controller/bit_controller/n175 (net)         1      3.79
  byte_controller/bit_controller/cnt_reg_8_/D (DFFARX1)              0.07      0.00      3.23 r
  data arrival time                                                                      3.23

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/cnt_reg_8_/CLK (DFFARX1)            0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.23
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.40



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                    0.52      0.29      2.45 r
  byte_controller/bit_controller/N66 (net)         19     63.84
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                    0.52      0.00      2.45 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                     0.45      0.32      2.77 f
  byte_controller/bit_controller/n4 (net)          17     53.52
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                    0.45      0.00      2.77 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                     0.53      0.30      3.07 r
  byte_controller/bit_controller/n6 (net)          16     54.23
  byte_controller/bit_controller/U22/IN4 (AO222X1)                   0.53      0.00      3.07 r
  byte_controller/bit_controller/U22/Q (AO222X1)                     0.07      0.16      3.23 r
  byte_controller/bit_controller/n177 (net)         1      3.86
  byte_controller/bit_controller/cnt_reg_6_/D (DFFARX1)              0.07      0.00      3.23 r
  data arrival time                                                                      3.23

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/cnt_reg_6_/CLK (DFFARX1)            0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.23
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.40



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                    0.52      0.29      2.45 r
  byte_controller/bit_controller/N66 (net)         19     63.84
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                    0.52      0.00      2.45 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                     0.45      0.32      2.77 f
  byte_controller/bit_controller/n4 (net)          17     53.52
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                    0.45      0.00      2.77 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                     0.53      0.30      3.07 r
  byte_controller/bit_controller/n6 (net)          16     54.23
  byte_controller/bit_controller/U34/IN4 (AO222X1)                   0.53      0.00      3.07 r
  byte_controller/bit_controller/U34/Q (AO222X1)                     0.07      0.16      3.23 r
  byte_controller/bit_controller/n183 (net)         1      3.68
  byte_controller/bit_controller/cnt_reg_0_/D (DFFARX1)              0.07      0.00      3.23 r
  data arrival time                                                                      3.23

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/cnt_reg_0_/CLK (DFFARX1)            0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.23
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.40



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                    0.52      0.29      2.45 r
  byte_controller/bit_controller/N66 (net)         19     63.84
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                    0.52      0.00      2.45 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                     0.45      0.32      2.77 f
  byte_controller/bit_controller/n4 (net)          17     53.52
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                    0.45      0.00      2.77 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                     0.53      0.30      3.07 r
  byte_controller/bit_controller/n6 (net)          16     54.23
  byte_controller/bit_controller/U4/IN4 (AO222X1)                    0.53      0.00      3.07 r
  byte_controller/bit_controller/U4/Q (AO222X1)                      0.07      0.16      3.23 r
  byte_controller/bit_controller/n168 (net)         1      3.34
  byte_controller/bit_controller/cnt_reg_15_/D (DFFARX1)             0.07      0.00      3.23 r
  data arrival time                                                                      3.23

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/cnt_reg_15_/CLK (DFFARX1)           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.23
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.40



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                    0.52      0.29      2.45 r
  byte_controller/bit_controller/N66 (net)         19     63.84
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                    0.52      0.00      2.45 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                     0.45      0.32      2.77 f
  byte_controller/bit_controller/n4 (net)          17     53.52
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                    0.45      0.00      2.77 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                     0.53      0.30      3.07 r
  byte_controller/bit_controller/n6 (net)          16     54.23
  byte_controller/bit_controller/U12/IN4 (AO222X1)                   0.53      0.00      3.07 r
  byte_controller/bit_controller/U12/Q (AO222X1)                     0.07      0.16      3.23 r
  byte_controller/bit_controller/n172 (net)         1      3.35
  byte_controller/bit_controller/cnt_reg_11_/D (DFFARX1)             0.07      0.00      3.23 r
  data arrival time                                                                      3.23

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/cnt_reg_11_/CLK (DFFARX1)           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.23
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.40



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                    0.52      0.29      2.45 r
  byte_controller/bit_controller/N66 (net)         19     63.84
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                    0.52      0.00      2.45 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                     0.45      0.32      2.77 f
  byte_controller/bit_controller/n4 (net)          17     53.52
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                    0.45      0.00      2.77 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                     0.53      0.30      3.07 r
  byte_controller/bit_controller/n6 (net)          16     54.23
  byte_controller/bit_controller/U20/IN4 (AO222X1)                   0.53      0.00      3.07 r
  byte_controller/bit_controller/U20/Q (AO222X1)                     0.07      0.16      3.23 r
  byte_controller/bit_controller/n176 (net)         1      3.17
  byte_controller/bit_controller/cnt_reg_7_/D (DFFARX1)              0.07      0.00      3.23 r
  data arrival time                                                                      3.23

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/cnt_reg_7_/CLK (DFFARX1)            0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.23
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.40



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                    0.52      0.29      2.45 r
  byte_controller/bit_controller/N66 (net)         19     63.84
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                    0.52      0.00      2.45 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                     0.45      0.32      2.77 f
  byte_controller/bit_controller/n4 (net)          17     53.52
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                    0.45      0.00      2.77 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                     0.53      0.30      3.07 r
  byte_controller/bit_controller/n6 (net)          16     54.23
  byte_controller/bit_controller/U16/IN4 (AO222X1)                   0.53      0.00      3.07 r
  byte_controller/bit_controller/U16/Q (AO222X1)                     0.06      0.15      3.23 r
  byte_controller/bit_controller/n174 (net)         1      2.93
  byte_controller/bit_controller/cnt_reg_9_/D (DFFARX1)              0.06      0.00      3.23 r
  data arrival time                                                                      3.23

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/cnt_reg_9_/CLK (DFFARX1)            0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.23
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.41



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                    0.52      0.29      2.45 r
  byte_controller/bit_controller/N66 (net)         19     63.84
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                    0.52      0.00      2.45 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                     0.45      0.32      2.77 f
  byte_controller/bit_controller/n4 (net)          17     53.52
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                    0.45      0.00      2.77 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                     0.53      0.30      3.07 r
  byte_controller/bit_controller/n6 (net)          16     54.23
  byte_controller/bit_controller/U30/IN4 (AO222X1)                   0.53      0.00      3.07 r
  byte_controller/bit_controller/U30/Q (AO222X1)                     0.07      0.15      3.23 r
  byte_controller/bit_controller/n181 (net)         1      3.01
  byte_controller/bit_controller/cnt_reg_2_/D (DFFARX1)              0.07      0.00      3.23 r
  data arrival time                                                                      3.23

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/cnt_reg_2_/CLK (DFFARX1)            0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.23
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.41



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                    0.52      0.29      2.45 r
  byte_controller/bit_controller/N66 (net)         19     63.84
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                    0.52      0.00      2.45 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                     0.45      0.32      2.77 f
  byte_controller/bit_controller/n4 (net)          17     53.52
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                    0.45      0.00      2.77 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                     0.53      0.30      3.07 r
  byte_controller/bit_controller/n6 (net)          16     54.23
  byte_controller/bit_controller/U32/IN4 (AO222X1)                   0.53      0.00      3.07 r
  byte_controller/bit_controller/U32/Q (AO222X1)                     0.07      0.15      3.23 r
  byte_controller/bit_controller/n182 (net)         1      3.02
  byte_controller/bit_controller/cnt_reg_1_/D (DFFARX1)              0.07      0.00      3.23 r
  data arrival time                                                                      3.23

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/cnt_reg_1_/CLK (DFFARX1)            0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.23
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.41



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                    0.52      0.29      2.45 r
  byte_controller/bit_controller/N66 (net)         19     63.84
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                    0.52      0.00      2.45 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                     0.45      0.32      2.77 f
  byte_controller/bit_controller/n4 (net)          17     53.52
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                    0.45      0.00      2.77 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                     0.53      0.30      3.07 r
  byte_controller/bit_controller/n6 (net)          16     54.23
  byte_controller/bit_controller/U26/IN4 (AO222X1)                   0.53      0.00      3.07 r
  byte_controller/bit_controller/U26/Q (AO222X1)                     0.06      0.15      3.22 r
  byte_controller/bit_controller/n179 (net)         1      2.59
  byte_controller/bit_controller/cnt_reg_4_/D (DFFARX1)              0.06      0.00      3.22 r
  data arrival time                                                                      3.22

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/cnt_reg_4_/CLK (DFFARX1)            0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.22
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.41



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                    0.52      0.29      2.45 r
  byte_controller/bit_controller/N66 (net)         19     63.84
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                    0.52      0.00      2.45 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                     0.45      0.32      2.77 f
  byte_controller/bit_controller/n4 (net)          17     53.52
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                    0.45      0.00      2.77 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                     0.53      0.30      3.07 r
  byte_controller/bit_controller/n6 (net)          16     54.23
  byte_controller/bit_controller/U28/IN4 (AO222X1)                   0.53      0.00      3.07 r
  byte_controller/bit_controller/U28/Q (AO222X1)                     0.06      0.15      3.22 r
  byte_controller/bit_controller/n180 (net)         1      2.54
  byte_controller/bit_controller/cnt_reg_3_/D (DFFARX1)              0.06      0.00      3.22 r
  data arrival time                                                                      3.22

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/cnt_reg_3_/CLK (DFFARX1)            0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.22
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.41



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                    0.52      0.29      2.45 r
  byte_controller/bit_controller/N66 (net)         19     63.84
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                    0.52      0.00      2.45 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                     0.45      0.32      2.77 f
  byte_controller/bit_controller/n4 (net)          17     53.52
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                    0.45      0.00      2.77 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                     0.53      0.30      3.07 r
  byte_controller/bit_controller/n6 (net)          16     54.23
  byte_controller/bit_controller/U24/IN4 (AO222X1)                   0.53      0.00      3.07 r
  byte_controller/bit_controller/U24/Q (AO222X1)                     0.06      0.15      3.22 r
  byte_controller/bit_controller/n178 (net)         1      2.23
  byte_controller/bit_controller/cnt_reg_5_/D (DFFARX1)              0.06      0.00      3.22 r
  data arrival time                                                                      3.22

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/cnt_reg_5_/CLK (DFFARX1)            0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.22
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.41



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                    0.11      0.07      2.23 r
  byte_controller/bit_controller/n63 (net)          3      9.03
  byte_controller/bit_controller/U33/INP (INVX0)                     0.11      0.00      2.23 r
  byte_controller/bit_controller/U33/ZN (INVX0)                      0.10      0.07      2.30 f
  byte_controller/bit_controller/n52 (net)          4     13.94
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                   0.10      0.00      2.30 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                    0.15      0.09      2.39 r
  byte_controller/bit_controller/n24 (net)          8     26.68
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                   0.15      0.00      2.39 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                    0.10      0.06      2.46 f
  byte_controller/bit_controller/n25 (net)          4     14.49
  byte_controller/bit_controller/U9/INP (INVX0)                      0.10      0.00      2.46 f
  byte_controller/bit_controller/U9/ZN (INVX0)                       0.28      0.15      2.61 r
  byte_controller/bit_controller/n460 (net)        13     43.08
  byte_controller/bit_controller/U65/IN1 (NAND3X0)                   0.28      0.00      2.61 r
  byte_controller/bit_controller/U65/QN (NAND3X0)                    0.12      0.07      2.68 f
  byte_controller/bit_controller/n420 (net)         2      6.65
  byte_controller/bit_controller/U13/INP (INVX0)                     0.12      0.00      2.68 f
  byte_controller/bit_controller/U13/ZN (INVX0)                      0.07      0.04      2.72 r
  byte_controller/bit_controller/n450 (net)         2      5.53
  byte_controller/bit_controller/U42/IN2 (NAND4X0)                   0.07      0.00      2.72 r
  byte_controller/bit_controller/U42/QN (NAND4X0)                    0.07      0.05      2.77 f
  byte_controller/bit_controller/n26 (net)          1      4.02
  byte_controller/bit_controller/U41/IN3 (OAI21X1)                   0.07      0.00      2.77 f
  byte_controller/bit_controller/U41/QN (OAI21X1)                    0.03      0.10      2.87 r
  byte_controller/bit_controller/n186 (net)         1      2.15
  byte_controller/bit_controller/c_state_reg_13_/D (DFFARX1)         0.03      0.00      2.87 r
  data arrival time                                                                      2.87

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_13_/CLK (DFFARX1)       0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.87
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.77



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                    0.11      0.07      2.23 r
  byte_controller/bit_controller/n63 (net)          3      9.03
  byte_controller/bit_controller/U33/INP (INVX0)                     0.11      0.00      2.23 r
  byte_controller/bit_controller/U33/ZN (INVX0)                      0.10      0.07      2.30 f
  byte_controller/bit_controller/n52 (net)          4     13.94
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                   0.10      0.00      2.30 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                    0.15      0.09      2.39 r
  byte_controller/bit_controller/n24 (net)          8     26.68
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                   0.15      0.00      2.39 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                    0.10      0.06      2.46 f
  byte_controller/bit_controller/n25 (net)          4     14.49
  byte_controller/bit_controller/U9/INP (INVX0)                      0.10      0.00      2.46 f
  byte_controller/bit_controller/U9/ZN (INVX0)                       0.28      0.15      2.61 r
  byte_controller/bit_controller/n460 (net)        13     43.08
  byte_controller/bit_controller/U65/IN1 (NAND3X0)                   0.28      0.00      2.61 r
  byte_controller/bit_controller/U65/QN (NAND3X0)                    0.12      0.07      2.68 f
  byte_controller/bit_controller/n420 (net)         2      6.65
  byte_controller/bit_controller/U64/IN2 (OR4X1)                     0.12      0.00      2.68 f
  byte_controller/bit_controller/U64/Q (OR4X1)                       0.04      0.09      2.76 f
  byte_controller/bit_controller/n480 (net)         1      3.11
  byte_controller/bit_controller/U63/IN3 (OAI21X1)                   0.04      0.00      2.76 f
  byte_controller/bit_controller/U63/QN (OAI21X1)                    0.03      0.09      2.86 r
  byte_controller/bit_controller/n199 (net)         1      2.81
  byte_controller/bit_controller/c_state_reg_0_/D (DFFARX1)          0.03      0.00      2.86 r
  data arrival time                                                                      2.86

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_0_/CLK (DFFARX1)        0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.86
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.78



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                    0.11      0.07      2.23 r
  byte_controller/bit_controller/n63 (net)          3      9.03
  byte_controller/bit_controller/U33/INP (INVX0)                     0.11      0.00      2.23 r
  byte_controller/bit_controller/U33/ZN (INVX0)                      0.10      0.07      2.30 f
  byte_controller/bit_controller/n52 (net)          4     13.94
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                   0.10      0.00      2.30 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                    0.15      0.09      2.39 r
  byte_controller/bit_controller/n24 (net)          8     26.68
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                   0.15      0.00      2.39 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                    0.10      0.06      2.46 f
  byte_controller/bit_controller/n25 (net)          4     14.49
  byte_controller/bit_controller/U9/INP (INVX0)                      0.10      0.00      2.46 f
  byte_controller/bit_controller/U9/ZN (INVX0)                       0.28      0.15      2.61 r
  byte_controller/bit_controller/n460 (net)        13     43.08
  byte_controller/bit_controller/U65/IN1 (NAND3X0)                   0.28      0.00      2.61 r
  byte_controller/bit_controller/U65/QN (NAND3X0)                    0.12      0.07      2.68 f
  byte_controller/bit_controller/n420 (net)         2      6.65
  byte_controller/bit_controller/U13/INP (INVX0)                     0.12      0.00      2.68 f
  byte_controller/bit_controller/U13/ZN (INVX0)                      0.07      0.04      2.72 r
  byte_controller/bit_controller/n450 (net)         2      5.53
  byte_controller/bit_controller/U55/IN1 (AND2X1)                    0.07      0.00      2.72 r
  byte_controller/bit_controller/U55/Q (AND2X1)                      0.03      0.06      2.78 r
  byte_controller/bit_controller/n410 (net)         1      2.62
  byte_controller/bit_controller/U54/IN3 (AO22X1)                    0.03      0.00      2.78 r
  byte_controller/bit_controller/U54/Q (AO22X1)                      0.05      0.06      2.84 r
  byte_controller/bit_controller/n194 (net)         1      2.17
  byte_controller/bit_controller/c_state_reg_5_/D (DFFARX1)          0.05      0.00      2.84 r
  data arrival time                                                                      2.84

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_5_/CLK (DFFARX1)        0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -2.84
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.79



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/fSDA_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U5/INP (INVX0)                      0.23      0.00      2.16 f
  byte_controller/bit_controller/U5/ZN (INVX0)                       0.38      0.22      2.38 r
  byte_controller/bit_controller/n360 (net)        14     55.11
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                    0.38      0.00      2.38 r
  byte_controller/bit_controller/U29/QN (NOR2X0)                     0.28      0.20      2.57 f
  byte_controller/bit_controller/n730 (net)         8     28.39
  byte_controller/bit_controller/U11/INP (INVX0)                     0.28      0.00      2.57 f
  byte_controller/bit_controller/U11/ZN (INVX0)                      0.18      0.11      2.68 r
  byte_controller/bit_controller/n390 (net)         6     17.92
  byte_controller/bit_controller/U103/IN1 (AO221X1)                  0.18      0.00      2.68 r
  byte_controller/bit_controller/U103/Q (AO221X1)                    0.05      0.14      2.82 r
  byte_controller/bit_controller/n209 (net)         1      3.67
  byte_controller/bit_controller/fSDA_reg_0_/D (DFFASX1)             0.05      0.00      2.82 r
  data arrival time                                                                      2.82

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/fSDA_reg_0_/CLK (DFFASX1)           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.08     19.62
  data required time                                                                    19.62
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.62
  data arrival time                                                                     -2.82
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.80



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/fSCL_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U5/INP (INVX0)                      0.23      0.00      2.16 f
  byte_controller/bit_controller/U5/ZN (INVX0)                       0.38      0.22      2.38 r
  byte_controller/bit_controller/n360 (net)        14     55.11
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                    0.38      0.00      2.38 r
  byte_controller/bit_controller/U29/QN (NOR2X0)                     0.28      0.20      2.57 f
  byte_controller/bit_controller/n730 (net)         8     28.39
  byte_controller/bit_controller/U11/INP (INVX0)                     0.28      0.00      2.57 f
  byte_controller/bit_controller/U11/ZN (INVX0)                      0.18      0.11      2.68 r
  byte_controller/bit_controller/n390 (net)         6     17.92
  byte_controller/bit_controller/U98/IN1 (AO221X1)                   0.18      0.00      2.68 r
  byte_controller/bit_controller/U98/Q (AO221X1)                     0.05      0.14      2.82 r
  byte_controller/bit_controller/n204 (net)         1      3.46
  byte_controller/bit_controller/fSCL_reg_2_/D (DFFASX1)             0.05      0.00      2.82 r
  data arrival time                                                                      2.82

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/fSCL_reg_2_/CLK (DFFASX1)           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.08     19.62
  data required time                                                                    19.62
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.62
  data arrival time                                                                     -2.82
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.80



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/fSDA_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U5/INP (INVX0)                      0.23      0.00      2.16 f
  byte_controller/bit_controller/U5/ZN (INVX0)                       0.38      0.22      2.38 r
  byte_controller/bit_controller/n360 (net)        14     55.11
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                    0.38      0.00      2.38 r
  byte_controller/bit_controller/U29/QN (NOR2X0)                     0.28      0.20      2.57 f
  byte_controller/bit_controller/n730 (net)         8     28.39
  byte_controller/bit_controller/U11/INP (INVX0)                     0.28      0.00      2.57 f
  byte_controller/bit_controller/U11/ZN (INVX0)                      0.18      0.11      2.68 r
  byte_controller/bit_controller/n390 (net)         6     17.92
  byte_controller/bit_controller/U102/IN1 (AO221X1)                  0.18      0.00      2.68 r
  byte_controller/bit_controller/U102/Q (AO221X1)                    0.05      0.14      2.82 r
  byte_controller/bit_controller/n208 (net)         1      3.27
  byte_controller/bit_controller/fSDA_reg_1_/D (DFFASX1)             0.05      0.00      2.82 r
  data arrival time                                                                      2.82

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/fSDA_reg_1_/CLK (DFFASX1)           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.08     19.62
  data required time                                                                    19.62
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.62
  data arrival time                                                                     -2.82
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.80



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/fSCL_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U5/INP (INVX0)                      0.23      0.00      2.16 f
  byte_controller/bit_controller/U5/ZN (INVX0)                       0.38      0.22      2.38 r
  byte_controller/bit_controller/n360 (net)        14     55.11
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                    0.38      0.00      2.38 r
  byte_controller/bit_controller/U29/QN (NOR2X0)                     0.28      0.20      2.57 f
  byte_controller/bit_controller/n730 (net)         8     28.39
  byte_controller/bit_controller/U11/INP (INVX0)                     0.28      0.00      2.57 f
  byte_controller/bit_controller/U11/ZN (INVX0)                      0.18      0.11      2.68 r
  byte_controller/bit_controller/n390 (net)         6     17.92
  byte_controller/bit_controller/U99/IN1 (AO221X1)                   0.18      0.00      2.68 r
  byte_controller/bit_controller/U99/Q (AO221X1)                     0.05      0.14      2.82 r
  byte_controller/bit_controller/n205 (net)         1      3.15
  byte_controller/bit_controller/fSCL_reg_1_/D (DFFASX1)             0.05      0.00      2.82 r
  data arrival time                                                                      2.82

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/fSCL_reg_1_/CLK (DFFASX1)           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.08     19.62
  data required time                                                                    19.62
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.62
  data arrival time                                                                     -2.82
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.80



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/fSDA_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U5/INP (INVX0)                      0.23      0.00      2.16 f
  byte_controller/bit_controller/U5/ZN (INVX0)                       0.38      0.22      2.38 r
  byte_controller/bit_controller/n360 (net)        14     55.11
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                    0.38      0.00      2.38 r
  byte_controller/bit_controller/U29/QN (NOR2X0)                     0.28      0.20      2.57 f
  byte_controller/bit_controller/n730 (net)         8     28.39
  byte_controller/bit_controller/U11/INP (INVX0)                     0.28      0.00      2.57 f
  byte_controller/bit_controller/U11/ZN (INVX0)                      0.18      0.11      2.68 r
  byte_controller/bit_controller/n390 (net)         6     17.92
  byte_controller/bit_controller/U101/IN1 (AO221X1)                  0.18      0.00      2.68 r
  byte_controller/bit_controller/U101/Q (AO221X1)                    0.05      0.14      2.82 r
  byte_controller/bit_controller/n207 (net)         1      3.09
  byte_controller/bit_controller/fSDA_reg_2_/D (DFFASX1)             0.05      0.00      2.82 r
  data arrival time                                                                      2.82

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/fSDA_reg_2_/CLK (DFFASX1)           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.08     19.62
  data required time                                                                    19.62
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.62
  data arrival time                                                                     -2.82
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.80



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/fSCL_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U5/INP (INVX0)                      0.23      0.00      2.16 f
  byte_controller/bit_controller/U5/ZN (INVX0)                       0.38      0.22      2.38 r
  byte_controller/bit_controller/n360 (net)        14     55.11
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                    0.38      0.00      2.38 r
  byte_controller/bit_controller/U29/QN (NOR2X0)                     0.28      0.20      2.57 f
  byte_controller/bit_controller/n730 (net)         8     28.39
  byte_controller/bit_controller/U11/INP (INVX0)                     0.28      0.00      2.57 f
  byte_controller/bit_controller/U11/ZN (INVX0)                      0.18      0.11      2.68 r
  byte_controller/bit_controller/n390 (net)         6     17.92
  byte_controller/bit_controller/U100/IN1 (AO221X1)                  0.18      0.00      2.68 r
  byte_controller/bit_controller/U100/Q (AO221X1)                    0.05      0.14      2.82 r
  byte_controller/bit_controller/n206 (net)         1      3.04
  byte_controller/bit_controller/fSCL_reg_0_/D (DFFASX1)             0.05      0.00      2.82 r
  data arrival time                                                                      2.82

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/fSCL_reg_0_/CLK (DFFASX1)           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.08     19.62
  data required time                                                                    19.62
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.62
  data arrival time                                                                     -2.82
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.80



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.00      2.01 f
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.26      0.15      2.16 r
  byte_controller/bit_controller/n380 (net)         9     35.84
  byte_controller/bit_controller/U5/INP (INVX0)                      0.26      0.00      2.16 r
  byte_controller/bit_controller/U5/ZN (INVX0)                       0.32      0.22      2.38 f
  byte_controller/bit_controller/n360 (net)        14     51.86
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                    0.32      0.00      2.38 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                     0.30      0.16      2.53 r
  byte_controller/bit_controller/n730 (net)         8     28.80
  byte_controller/bit_controller/U66/IN1 (AND2X1)                    0.30      0.00      2.53 r
  byte_controller/bit_controller/U66/Q (AND2X1)                      0.15      0.16      2.69 r
  byte_controller/bit_controller/n810 (net)        14     43.50
  byte_controller/bit_controller/U115/IN1 (AO22X1)                   0.15      0.00      2.69 r
  byte_controller/bit_controller/U115/Q (AO22X1)                     0.04      0.11      2.80 r
  byte_controller/bit_controller/N92 (net)          1      3.46
  byte_controller/bit_controller/filter_cnt_reg_0_/D (DFFARX1)       0.04      0.00      2.80 r
  data arrival time                                                                      2.80

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/filter_cnt_reg_0_/CLK (DFFARX1)     0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.80
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.84



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.00      2.01 f
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.26      0.15      2.16 r
  byte_controller/bit_controller/n380 (net)         9     35.84
  byte_controller/bit_controller/U5/INP (INVX0)                      0.26      0.00      2.16 r
  byte_controller/bit_controller/U5/ZN (INVX0)                       0.32      0.22      2.38 f
  byte_controller/bit_controller/n360 (net)        14     51.86
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                    0.32      0.00      2.38 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                     0.30      0.16      2.53 r
  byte_controller/bit_controller/n730 (net)         8     28.80
  byte_controller/bit_controller/U66/IN1 (AND2X1)                    0.30      0.00      2.53 r
  byte_controller/bit_controller/U66/Q (AND2X1)                      0.15      0.16      2.69 r
  byte_controller/bit_controller/n810 (net)        14     43.50
  byte_controller/bit_controller/U114/IN1 (AO22X1)                   0.15      0.00      2.69 r
  byte_controller/bit_controller/U114/Q (AO22X1)                     0.04      0.11      2.80 r
  byte_controller/bit_controller/N93 (net)          1      2.82
  byte_controller/bit_controller/filter_cnt_reg_1_/D (DFFARX1)       0.04      0.00      2.80 r
  data arrival time                                                                      2.80

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/filter_cnt_reg_1_/CLK (DFFARX1)     0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.80
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.84



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.00      2.01 f
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.26      0.15      2.16 r
  byte_controller/bit_controller/n380 (net)         9     35.84
  byte_controller/bit_controller/U5/INP (INVX0)                      0.26      0.00      2.16 r
  byte_controller/bit_controller/U5/ZN (INVX0)                       0.32      0.22      2.38 f
  byte_controller/bit_controller/n360 (net)        14     51.86
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                    0.32      0.00      2.38 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                     0.30      0.16      2.53 r
  byte_controller/bit_controller/n730 (net)         8     28.80
  byte_controller/bit_controller/U66/IN1 (AND2X1)                    0.30      0.00      2.53 r
  byte_controller/bit_controller/U66/Q (AND2X1)                      0.15      0.16      2.69 r
  byte_controller/bit_controller/n810 (net)        14     43.50
  byte_controller/bit_controller/U111/IN1 (AO22X1)                   0.15      0.00      2.69 r
  byte_controller/bit_controller/U111/Q (AO22X1)                     0.04      0.11      2.80 r
  byte_controller/bit_controller/N96 (net)          1      2.83
  byte_controller/bit_controller/filter_cnt_reg_4_/D (DFFARX1)       0.04      0.00      2.80 r
  data arrival time                                                                      2.80

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/filter_cnt_reg_4_/CLK (DFFARX1)     0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.80
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.84



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.00      2.01 f
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.26      0.15      2.16 r
  byte_controller/bit_controller/n380 (net)         9     35.84
  byte_controller/bit_controller/U5/INP (INVX0)                      0.26      0.00      2.16 r
  byte_controller/bit_controller/U5/ZN (INVX0)                       0.32      0.22      2.38 f
  byte_controller/bit_controller/n360 (net)        14     51.86
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                    0.32      0.00      2.38 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                     0.30      0.16      2.53 r
  byte_controller/bit_controller/n730 (net)         8     28.80
  byte_controller/bit_controller/U66/IN1 (AND2X1)                    0.30      0.00      2.53 r
  byte_controller/bit_controller/U66/Q (AND2X1)                      0.15      0.16      2.69 r
  byte_controller/bit_controller/n810 (net)        14     43.50
  byte_controller/bit_controller/U172/IN1 (AO22X1)                   0.15      0.00      2.69 r
  byte_controller/bit_controller/U172/Q (AO22X1)                     0.04      0.11      2.80 r
  byte_controller/bit_controller/N103 (net)         1      2.71
  byte_controller/bit_controller/filter_cnt_reg_11_/D (DFFARX1)      0.04      0.00      2.80 r
  data arrival time                                                                      2.80

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/filter_cnt_reg_11_/CLK (DFFARX1)    0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.80
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.84



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.00      2.01 f
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.26      0.15      2.16 r
  byte_controller/bit_controller/n380 (net)         9     35.84
  byte_controller/bit_controller/U5/INP (INVX0)                      0.26      0.00      2.16 r
  byte_controller/bit_controller/U5/ZN (INVX0)                       0.32      0.22      2.38 f
  byte_controller/bit_controller/n360 (net)        14     51.86
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                    0.32      0.00      2.38 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                     0.30      0.16      2.53 r
  byte_controller/bit_controller/n730 (net)         8     28.80
  byte_controller/bit_controller/U66/IN1 (AND2X1)                    0.30      0.00      2.53 r
  byte_controller/bit_controller/U66/Q (AND2X1)                      0.15      0.16      2.69 r
  byte_controller/bit_controller/n810 (net)        14     43.50
  byte_controller/bit_controller/U113/IN1 (AO22X1)                   0.15      0.00      2.69 r
  byte_controller/bit_controller/U113/Q (AO22X1)                     0.04      0.11      2.80 r
  byte_controller/bit_controller/N94 (net)          1      2.31
  byte_controller/bit_controller/filter_cnt_reg_2_/D (DFFARX1)       0.04      0.00      2.80 r
  data arrival time                                                                      2.80

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/filter_cnt_reg_2_/CLK (DFFARX1)     0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.80
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.84



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.00      2.01 f
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.26      0.15      2.16 r
  byte_controller/bit_controller/n380 (net)         9     35.84
  byte_controller/bit_controller/U5/INP (INVX0)                      0.26      0.00      2.16 r
  byte_controller/bit_controller/U5/ZN (INVX0)                       0.32      0.22      2.38 f
  byte_controller/bit_controller/n360 (net)        14     51.86
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                    0.32      0.00      2.38 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                     0.30      0.16      2.53 r
  byte_controller/bit_controller/n730 (net)         8     28.80
  byte_controller/bit_controller/U66/IN1 (AND2X1)                    0.30      0.00      2.53 r
  byte_controller/bit_controller/U66/Q (AND2X1)                      0.15      0.16      2.69 r
  byte_controller/bit_controller/n810 (net)        14     43.50
  byte_controller/bit_controller/U108/IN1 (AO22X1)                   0.15      0.00      2.69 r
  byte_controller/bit_controller/U108/Q (AO22X1)                     0.04      0.11      2.80 r
  byte_controller/bit_controller/N99 (net)          1      2.31
  byte_controller/bit_controller/filter_cnt_reg_7_/D (DFFARX1)       0.04      0.00      2.80 r
  data arrival time                                                                      2.80

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/filter_cnt_reg_7_/CLK (DFFARX1)     0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.80
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.84



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.00      2.01 f
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.26      0.15      2.16 r
  byte_controller/bit_controller/n380 (net)         9     35.84
  byte_controller/bit_controller/U5/INP (INVX0)                      0.26      0.00      2.16 r
  byte_controller/bit_controller/U5/ZN (INVX0)                       0.32      0.22      2.38 f
  byte_controller/bit_controller/n360 (net)        14     51.86
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                    0.32      0.00      2.38 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                     0.30      0.16      2.53 r
  byte_controller/bit_controller/n730 (net)         8     28.80
  byte_controller/bit_controller/U66/IN1 (AND2X1)                    0.30      0.00      2.53 r
  byte_controller/bit_controller/U66/Q (AND2X1)                      0.15      0.16      2.69 r
  byte_controller/bit_controller/n810 (net)        14     43.50
  byte_controller/bit_controller/U175/IN1 (AO22X1)                   0.15      0.00      2.69 r
  byte_controller/bit_controller/U175/Q (AO22X1)                     0.04      0.11      2.80 r
  byte_controller/bit_controller/N100 (net)         1      2.16
  byte_controller/bit_controller/filter_cnt_reg_8_/D (DFFARX1)       0.04      0.00      2.80 r
  data arrival time                                                                      2.80

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/filter_cnt_reg_8_/CLK (DFFARX1)     0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.80
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.84



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.00      2.01 f
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.26      0.15      2.16 r
  byte_controller/bit_controller/n380 (net)         9     35.84
  byte_controller/bit_controller/U5/INP (INVX0)                      0.26      0.00      2.16 r
  byte_controller/bit_controller/U5/ZN (INVX0)                       0.32      0.22      2.38 f
  byte_controller/bit_controller/n360 (net)        14     51.86
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                    0.32      0.00      2.38 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                     0.30      0.16      2.53 r
  byte_controller/bit_controller/n730 (net)         8     28.80
  byte_controller/bit_controller/U66/IN1 (AND2X1)                    0.30      0.00      2.53 r
  byte_controller/bit_controller/U66/Q (AND2X1)                      0.15      0.16      2.69 r
  byte_controller/bit_controller/n810 (net)        14     43.50
  byte_controller/bit_controller/U112/IN1 (AO22X1)                   0.15      0.00      2.69 r
  byte_controller/bit_controller/U112/Q (AO22X1)                     0.04      0.11      2.80 r
  byte_controller/bit_controller/N95 (net)          1      2.35
  byte_controller/bit_controller/filter_cnt_reg_3_/D (DFFARX1)       0.04      0.00      2.80 r
  data arrival time                                                                      2.80

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/filter_cnt_reg_3_/CLK (DFFARX1)     0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.80
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.84



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.00      2.01 f
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.26      0.15      2.16 r
  byte_controller/bit_controller/n380 (net)         9     35.84
  byte_controller/bit_controller/U5/INP (INVX0)                      0.26      0.00      2.16 r
  byte_controller/bit_controller/U5/ZN (INVX0)                       0.32      0.22      2.38 f
  byte_controller/bit_controller/n360 (net)        14     51.86
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                    0.32      0.00      2.38 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                     0.30      0.16      2.53 r
  byte_controller/bit_controller/n730 (net)         8     28.80
  byte_controller/bit_controller/U66/IN1 (AND2X1)                    0.30      0.00      2.53 r
  byte_controller/bit_controller/U66/Q (AND2X1)                      0.15      0.16      2.69 r
  byte_controller/bit_controller/n810 (net)        14     43.50
  byte_controller/bit_controller/U110/IN1 (AO22X1)                   0.15      0.00      2.69 r
  byte_controller/bit_controller/U110/Q (AO22X1)                     0.04      0.11      2.80 r
  byte_controller/bit_controller/N97 (net)          1      2.30
  byte_controller/bit_controller/filter_cnt_reg_5_/D (DFFARX1)       0.04      0.00      2.80 r
  data arrival time                                                                      2.80

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/filter_cnt_reg_5_/CLK (DFFARX1)     0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.80
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.84



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.00      2.01 f
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.26      0.15      2.16 r
  byte_controller/bit_controller/n380 (net)         9     35.84
  byte_controller/bit_controller/U5/INP (INVX0)                      0.26      0.00      2.16 r
  byte_controller/bit_controller/U5/ZN (INVX0)                       0.32      0.22      2.38 f
  byte_controller/bit_controller/n360 (net)        14     51.86
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                    0.32      0.00      2.38 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                     0.30      0.16      2.53 r
  byte_controller/bit_controller/n730 (net)         8     28.80
  byte_controller/bit_controller/U66/IN1 (AND2X1)                    0.30      0.00      2.53 r
  byte_controller/bit_controller/U66/Q (AND2X1)                      0.15      0.16      2.69 r
  byte_controller/bit_controller/n810 (net)        14     43.50
  byte_controller/bit_controller/U109/IN1 (AO22X1)                   0.15      0.00      2.69 r
  byte_controller/bit_controller/U109/Q (AO22X1)                     0.04      0.11      2.80 r
  byte_controller/bit_controller/N98 (net)          1      2.29
  byte_controller/bit_controller/filter_cnt_reg_6_/D (DFFARX1)       0.04      0.00      2.80 r
  data arrival time                                                                      2.80

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/filter_cnt_reg_6_/CLK (DFFARX1)     0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.80
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.84



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.00      2.01 f
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.26      0.15      2.16 r
  byte_controller/bit_controller/n380 (net)         9     35.84
  byte_controller/bit_controller/U5/INP (INVX0)                      0.26      0.00      2.16 r
  byte_controller/bit_controller/U5/ZN (INVX0)                       0.32      0.22      2.38 f
  byte_controller/bit_controller/n360 (net)        14     51.86
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                    0.32      0.00      2.38 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                     0.30      0.16      2.53 r
  byte_controller/bit_controller/n730 (net)         8     28.80
  byte_controller/bit_controller/U66/IN1 (AND2X1)                    0.30      0.00      2.53 r
  byte_controller/bit_controller/U66/Q (AND2X1)                      0.15      0.16      2.69 r
  byte_controller/bit_controller/n810 (net)        14     43.50
  byte_controller/bit_controller/U174/IN1 (AO22X1)                   0.15      0.00      2.69 r
  byte_controller/bit_controller/U174/Q (AO22X1)                     0.04      0.11      2.80 r
  byte_controller/bit_controller/N101 (net)         1      2.08
  byte_controller/bit_controller/filter_cnt_reg_9_/D (DFFARX1)       0.04      0.00      2.80 r
  data arrival time                                                                      2.80

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/filter_cnt_reg_9_/CLK (DFFARX1)     0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.80
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.84



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.00      2.01 f
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.26      0.15      2.16 r
  byte_controller/bit_controller/n380 (net)         9     35.84
  byte_controller/bit_controller/U5/INP (INVX0)                      0.26      0.00      2.16 r
  byte_controller/bit_controller/U5/ZN (INVX0)                       0.32      0.22      2.38 f
  byte_controller/bit_controller/n360 (net)        14     51.86
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                    0.32      0.00      2.38 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                     0.30      0.16      2.53 r
  byte_controller/bit_controller/n730 (net)         8     28.80
  byte_controller/bit_controller/U66/IN1 (AND2X1)                    0.30      0.00      2.53 r
  byte_controller/bit_controller/U66/Q (AND2X1)                      0.15      0.16      2.69 r
  byte_controller/bit_controller/n810 (net)        14     43.50
  byte_controller/bit_controller/U171/IN1 (AO22X1)                   0.15      0.00      2.69 r
  byte_controller/bit_controller/U171/Q (AO22X1)                     0.04      0.11      2.80 r
  byte_controller/bit_controller/N104 (net)         1      2.20
  byte_controller/bit_controller/filter_cnt_reg_12_/D (DFFARX1)      0.04      0.00      2.80 r
  data arrival time                                                                      2.80

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/filter_cnt_reg_12_/CLK (DFFARX1)    0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.80
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.84



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.00      2.01 f
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.26      0.15      2.16 r
  byte_controller/bit_controller/n380 (net)         9     35.84
  byte_controller/bit_controller/U5/INP (INVX0)                      0.26      0.00      2.16 r
  byte_controller/bit_controller/U5/ZN (INVX0)                       0.32      0.22      2.38 f
  byte_controller/bit_controller/n360 (net)        14     51.86
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                    0.32      0.00      2.38 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                     0.30      0.16      2.53 r
  byte_controller/bit_controller/n730 (net)         8     28.80
  byte_controller/bit_controller/U66/IN1 (AND2X1)                    0.30      0.00      2.53 r
  byte_controller/bit_controller/U66/Q (AND2X1)                      0.15      0.16      2.69 r
  byte_controller/bit_controller/n810 (net)        14     43.50
  byte_controller/bit_controller/U173/IN1 (AO22X1)                   0.15      0.00      2.69 r
  byte_controller/bit_controller/U173/Q (AO22X1)                     0.04      0.11      2.80 r
  byte_controller/bit_controller/N102 (net)         1      2.07
  byte_controller/bit_controller/filter_cnt_reg_10_/D (DFFARX1)      0.04      0.00      2.80 r
  data arrival time                                                                      2.80

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/filter_cnt_reg_10_/CLK (DFFARX1)    0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.80
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.84



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.00      2.01 f
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.26      0.15      2.16 r
  byte_controller/bit_controller/n380 (net)         9     35.84
  byte_controller/bit_controller/U5/INP (INVX0)                      0.26      0.00      2.16 r
  byte_controller/bit_controller/U5/ZN (INVX0)                       0.32      0.22      2.38 f
  byte_controller/bit_controller/n360 (net)        14     51.86
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                    0.32      0.00      2.38 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                     0.30      0.16      2.53 r
  byte_controller/bit_controller/n730 (net)         8     28.80
  byte_controller/bit_controller/U66/IN1 (AND2X1)                    0.30      0.00      2.53 r
  byte_controller/bit_controller/U66/Q (AND2X1)                      0.15      0.16      2.69 r
  byte_controller/bit_controller/n810 (net)        14     43.50
  byte_controller/bit_controller/U170/IN1 (AO22X1)                   0.15      0.00      2.69 r
  byte_controller/bit_controller/U170/Q (AO22X1)                     0.04      0.11      2.80 r
  byte_controller/bit_controller/N105 (net)         1      2.16
  byte_controller/bit_controller/filter_cnt_reg_13_/D (DFFARX1)      0.04      0.00      2.80 r
  data arrival time                                                                      2.80

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/filter_cnt_reg_13_/CLK (DFFARX1)    0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.80
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.84



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                    0.11      0.07      2.23 r
  byte_controller/bit_controller/n63 (net)          3      9.03
  byte_controller/bit_controller/U33/INP (INVX0)                     0.11      0.00      2.23 r
  byte_controller/bit_controller/U33/ZN (INVX0)                      0.10      0.07      2.30 f
  byte_controller/bit_controller/n52 (net)          4     13.94
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                   0.10      0.00      2.30 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                    0.15      0.09      2.39 r
  byte_controller/bit_controller/n24 (net)          8     26.68
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                   0.15      0.00      2.39 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                    0.10      0.06      2.46 f
  byte_controller/bit_controller/n25 (net)          4     14.49
  byte_controller/bit_controller/U9/INP (INVX0)                      0.10      0.00      2.46 f
  byte_controller/bit_controller/U9/ZN (INVX0)                       0.28      0.15      2.61 r
  byte_controller/bit_controller/n460 (net)        13     43.08
  byte_controller/bit_controller/U59/IN3 (AO22X1)                    0.28      0.00      2.61 r
  byte_controller/bit_controller/U59/Q (AO22X1)                      0.05      0.11      2.71 r
  byte_controller/bit_controller/n196 (net)         1      3.52
  byte_controller/bit_controller/c_state_reg_3_/D (DFFARX1)          0.05      0.00      2.71 r
  data arrival time                                                                      2.71

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_3_/CLK (DFFARX1)        0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -2.71
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.92



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/sda_chk_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                    0.11      0.07      2.23 r
  byte_controller/bit_controller/n63 (net)          3      9.03
  byte_controller/bit_controller/U33/INP (INVX0)                     0.11      0.00      2.23 r
  byte_controller/bit_controller/U33/ZN (INVX0)                      0.10      0.07      2.30 f
  byte_controller/bit_controller/n52 (net)          4     13.94
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                   0.10      0.00      2.30 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                    0.15      0.09      2.39 r
  byte_controller/bit_controller/n24 (net)          8     26.68
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                   0.15      0.00      2.39 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                    0.10      0.06      2.46 f
  byte_controller/bit_controller/n25 (net)          4     14.49
  byte_controller/bit_controller/U9/INP (INVX0)                      0.10      0.00      2.46 f
  byte_controller/bit_controller/U9/ZN (INVX0)                       0.28      0.15      2.61 r
  byte_controller/bit_controller/n460 (net)        13     43.08
  byte_controller/bit_controller/U3/IN3 (AO22X1)                     0.28      0.00      2.61 r
  byte_controller/bit_controller/U3/Q (AO22X1)                       0.05      0.11      2.71 r
  byte_controller/bit_controller/n167 (net)         1      3.72
  byte_controller/bit_controller/sda_chk_reg/D (DFFARX1)             0.05      0.00      2.71 r
  data arrival time                                                                      2.71

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/sda_chk_reg/CLK (DFFARX1)           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -2.71
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.92



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                    0.11      0.07      2.23 r
  byte_controller/bit_controller/n63 (net)          3      9.03
  byte_controller/bit_controller/U33/INP (INVX0)                     0.11      0.00      2.23 r
  byte_controller/bit_controller/U33/ZN (INVX0)                      0.10      0.07      2.30 f
  byte_controller/bit_controller/n52 (net)          4     13.94
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                   0.10      0.00      2.30 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                    0.15      0.09      2.39 r
  byte_controller/bit_controller/n24 (net)          8     26.68
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                   0.15      0.00      2.39 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                    0.10      0.06      2.46 f
  byte_controller/bit_controller/n25 (net)          4     14.49
  byte_controller/bit_controller/U9/INP (INVX0)                      0.10      0.00      2.46 f
  byte_controller/bit_controller/U9/ZN (INVX0)                       0.28      0.15      2.61 r
  byte_controller/bit_controller/n460 (net)        13     43.08
  byte_controller/bit_controller/U60/IN3 (AO22X1)                    0.28      0.00      2.61 r
  byte_controller/bit_controller/U60/Q (AO22X1)                      0.05      0.10      2.71 r
  byte_controller/bit_controller/n197 (net)         1      3.35
  byte_controller/bit_controller/c_state_reg_2_/D (DFFARX1)          0.05      0.00      2.71 r
  data arrival time                                                                      2.71

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_2_/CLK (DFFARX1)        0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -2.71
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.92



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                    0.11      0.07      2.23 r
  byte_controller/bit_controller/n63 (net)          3      9.03
  byte_controller/bit_controller/U33/INP (INVX0)                     0.11      0.00      2.23 r
  byte_controller/bit_controller/U33/ZN (INVX0)                      0.10      0.07      2.30 f
  byte_controller/bit_controller/n52 (net)          4     13.94
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                   0.10      0.00      2.30 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                    0.15      0.09      2.39 r
  byte_controller/bit_controller/n24 (net)          8     26.68
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                   0.15      0.00      2.39 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                    0.10      0.06      2.46 f
  byte_controller/bit_controller/n25 (net)          4     14.49
  byte_controller/bit_controller/U9/INP (INVX0)                      0.10      0.00      2.46 f
  byte_controller/bit_controller/U9/ZN (INVX0)                       0.28      0.15      2.61 r
  byte_controller/bit_controller/n460 (net)        13     43.08
  byte_controller/bit_controller/U61/IN3 (AO22X1)                    0.28      0.00      2.61 r
  byte_controller/bit_controller/U61/Q (AO22X1)                      0.05      0.10      2.71 r
  byte_controller/bit_controller/n198 (net)         1      3.36
  byte_controller/bit_controller/c_state_reg_1_/D (DFFARX1)          0.05      0.00      2.71 r
  data arrival time                                                                      2.71

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_1_/CLK (DFFARX1)        0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -2.71
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.92



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                    0.11      0.07      2.23 r
  byte_controller/bit_controller/n63 (net)          3      9.03
  byte_controller/bit_controller/U33/INP (INVX0)                     0.11      0.00      2.23 r
  byte_controller/bit_controller/U33/ZN (INVX0)                      0.10      0.07      2.30 f
  byte_controller/bit_controller/n52 (net)          4     13.94
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                   0.10      0.00      2.30 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                    0.15      0.09      2.39 r
  byte_controller/bit_controller/n24 (net)          8     26.68
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                   0.15      0.00      2.39 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                    0.10      0.06      2.46 f
  byte_controller/bit_controller/n25 (net)          4     14.49
  byte_controller/bit_controller/U9/INP (INVX0)                      0.10      0.00      2.46 f
  byte_controller/bit_controller/U9/ZN (INVX0)                       0.28      0.15      2.61 r
  byte_controller/bit_controller/n460 (net)        13     43.08
  byte_controller/bit_controller/U46/IN3 (AO22X1)                    0.28      0.00      2.61 r
  byte_controller/bit_controller/U46/Q (AO22X1)                      0.05      0.10      2.71 r
  byte_controller/bit_controller/n189 (net)         1      3.26
  byte_controller/bit_controller/c_state_reg_10_/D (DFFARX1)         0.05      0.00      2.71 r
  data arrival time                                                                      2.71

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_10_/CLK (DFFARX1)       0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -2.71
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.92



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                    0.11      0.07      2.23 r
  byte_controller/bit_controller/n63 (net)          3      9.03
  byte_controller/bit_controller/U33/INP (INVX0)                     0.11      0.00      2.23 r
  byte_controller/bit_controller/U33/ZN (INVX0)                      0.10      0.07      2.30 f
  byte_controller/bit_controller/n52 (net)          4     13.94
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                   0.10      0.00      2.30 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                    0.15      0.09      2.39 r
  byte_controller/bit_controller/n24 (net)          8     26.68
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                   0.15      0.00      2.39 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                    0.10      0.06      2.46 f
  byte_controller/bit_controller/n25 (net)          4     14.49
  byte_controller/bit_controller/U9/INP (INVX0)                      0.10      0.00      2.46 f
  byte_controller/bit_controller/U9/ZN (INVX0)                       0.28      0.15      2.61 r
  byte_controller/bit_controller/n460 (net)        13     43.08
  byte_controller/bit_controller/U39/IN3 (AO22X1)                    0.28      0.00      2.61 r
  byte_controller/bit_controller/U39/Q (AO22X1)                      0.05      0.10      2.71 r
  byte_controller/bit_controller/n184 (net)         1      3.29
  byte_controller/bit_controller/c_state_reg_15_/D (DFFARX1)         0.05      0.00      2.71 r
  data arrival time                                                                      2.71

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_15_/CLK (DFFARX1)       0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -2.71
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.92



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                    0.11      0.07      2.23 r
  byte_controller/bit_controller/n63 (net)          3      9.03
  byte_controller/bit_controller/U33/INP (INVX0)                     0.11      0.00      2.23 r
  byte_controller/bit_controller/U33/ZN (INVX0)                      0.10      0.07      2.30 f
  byte_controller/bit_controller/n52 (net)          4     13.94
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                   0.10      0.00      2.30 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                    0.15      0.09      2.39 r
  byte_controller/bit_controller/n24 (net)          8     26.68
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                   0.15      0.00      2.39 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                    0.10      0.06      2.46 f
  byte_controller/bit_controller/n25 (net)          4     14.49
  byte_controller/bit_controller/U9/INP (INVX0)                      0.10      0.00      2.46 f
  byte_controller/bit_controller/U9/ZN (INVX0)                       0.28      0.15      2.61 r
  byte_controller/bit_controller/n460 (net)        13     43.08
  byte_controller/bit_controller/U52/IN3 (AO22X1)                    0.28      0.00      2.61 r
  byte_controller/bit_controller/U52/Q (AO22X1)                      0.05      0.10      2.71 r
  byte_controller/bit_controller/n192 (net)         1      3.04
  byte_controller/bit_controller/c_state_reg_7_/D (DFFARX1)          0.05      0.00      2.71 r
  data arrival time                                                                      2.71

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_7_/CLK (DFFARX1)        0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -2.71
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.92



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                    0.11      0.07      2.23 r
  byte_controller/bit_controller/n63 (net)          3      9.03
  byte_controller/bit_controller/U33/INP (INVX0)                     0.11      0.00      2.23 r
  byte_controller/bit_controller/U33/ZN (INVX0)                      0.10      0.07      2.30 f
  byte_controller/bit_controller/n52 (net)          4     13.94
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                   0.10      0.00      2.30 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                    0.15      0.09      2.39 r
  byte_controller/bit_controller/n24 (net)          8     26.68
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                   0.15      0.00      2.39 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                    0.10      0.06      2.46 f
  byte_controller/bit_controller/n25 (net)          4     14.49
  byte_controller/bit_controller/U9/INP (INVX0)                      0.10      0.00      2.46 f
  byte_controller/bit_controller/U9/ZN (INVX0)                       0.28      0.15      2.61 r
  byte_controller/bit_controller/n460 (net)        13     43.08
  byte_controller/bit_controller/U44/IN3 (AO22X1)                    0.28      0.00      2.61 r
  byte_controller/bit_controller/U44/Q (AO22X1)                      0.05      0.10      2.71 r
  byte_controller/bit_controller/n187 (net)         1      2.24
  byte_controller/bit_controller/c_state_reg_12_/D (DFFARX1)         0.05      0.00      2.71 r
  data arrival time                                                                      2.71

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_12_/CLK (DFFARX1)       0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -2.71
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.93



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                    0.11      0.07      2.23 r
  byte_controller/bit_controller/n63 (net)          3      9.03
  byte_controller/bit_controller/U33/INP (INVX0)                     0.11      0.00      2.23 r
  byte_controller/bit_controller/U33/ZN (INVX0)                      0.10      0.07      2.30 f
  byte_controller/bit_controller/n52 (net)          4     13.94
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                   0.10      0.00      2.30 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                    0.15      0.09      2.39 r
  byte_controller/bit_controller/n24 (net)          8     26.68
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                   0.15      0.00      2.39 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                    0.10      0.06      2.46 f
  byte_controller/bit_controller/n25 (net)          4     14.49
  byte_controller/bit_controller/U9/INP (INVX0)                      0.10      0.00      2.46 f
  byte_controller/bit_controller/U9/ZN (INVX0)                       0.28      0.15      2.61 r
  byte_controller/bit_controller/n460 (net)        13     43.08
  byte_controller/bit_controller/U58/IN3 (AO22X1)                    0.28      0.00      2.61 r
  byte_controller/bit_controller/U58/Q (AO22X1)                      0.05      0.10      2.71 r
  byte_controller/bit_controller/n195 (net)         1      2.32
  byte_controller/bit_controller/c_state_reg_4_/D (DFFARX1)          0.05      0.00      2.71 r
  data arrival time                                                                      2.71

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_4_/CLK (DFFARX1)        0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -2.71
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.93



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                    0.11      0.07      2.23 r
  byte_controller/bit_controller/n63 (net)          3      9.03
  byte_controller/bit_controller/U33/INP (INVX0)                     0.11      0.00      2.23 r
  byte_controller/bit_controller/U33/ZN (INVX0)                      0.10      0.07      2.30 f
  byte_controller/bit_controller/n52 (net)          4     13.94
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                   0.10      0.00      2.30 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                    0.15      0.09      2.39 r
  byte_controller/bit_controller/n24 (net)          8     26.68
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                   0.15      0.00      2.39 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                    0.10      0.06      2.46 f
  byte_controller/bit_controller/n25 (net)          4     14.49
  byte_controller/bit_controller/U9/INP (INVX0)                      0.10      0.00      2.46 f
  byte_controller/bit_controller/U9/ZN (INVX0)                       0.28      0.15      2.61 r
  byte_controller/bit_controller/n460 (net)        13     43.08
  byte_controller/bit_controller/U53/IN3 (AO22X1)                    0.28      0.00      2.61 r
  byte_controller/bit_controller/U53/Q (AO22X1)                      0.05      0.10      2.71 r
  byte_controller/bit_controller/n193 (net)         1      2.17
  byte_controller/bit_controller/c_state_reg_6_/D (DFFARX1)          0.05      0.00      2.71 r
  data arrival time                                                                      2.71

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_6_/CLK (DFFARX1)        0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -2.71
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.93



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                    0.11      0.07      2.23 r
  byte_controller/bit_controller/n63 (net)          3      9.03
  byte_controller/bit_controller/U33/INP (INVX0)                     0.11      0.00      2.23 r
  byte_controller/bit_controller/U33/ZN (INVX0)                      0.10      0.07      2.30 f
  byte_controller/bit_controller/n52 (net)          4     13.94
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                   0.10      0.00      2.30 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                    0.15      0.09      2.39 r
  byte_controller/bit_controller/n24 (net)          8     26.68
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                   0.15      0.00      2.39 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                    0.10      0.06      2.46 f
  byte_controller/bit_controller/n25 (net)          4     14.49
  byte_controller/bit_controller/U9/INP (INVX0)                      0.10      0.00      2.46 f
  byte_controller/bit_controller/U9/ZN (INVX0)                       0.28      0.15      2.61 r
  byte_controller/bit_controller/n460 (net)        13     43.08
  byte_controller/bit_controller/U45/IN3 (AO22X1)                    0.28      0.00      2.61 r
  byte_controller/bit_controller/U45/Q (AO22X1)                      0.05      0.10      2.71 r
  byte_controller/bit_controller/n188 (net)         1      2.10
  byte_controller/bit_controller/c_state_reg_11_/D (DFFARX1)         0.05      0.00      2.71 r
  data arrival time                                                                      2.71

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_11_/CLK (DFFARX1)       0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -2.71
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.93



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.01      2.01 r
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.23      0.15      2.16 f
  byte_controller/bit_controller/n380 (net)         9     35.28
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                   0.23      0.00      2.16 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                    0.11      0.07      2.23 r
  byte_controller/bit_controller/n63 (net)          3      9.03
  byte_controller/bit_controller/U33/INP (INVX0)                     0.11      0.00      2.23 r
  byte_controller/bit_controller/U33/ZN (INVX0)                      0.10      0.07      2.30 f
  byte_controller/bit_controller/n52 (net)          4     13.94
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                   0.10      0.00      2.30 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                    0.15      0.09      2.39 r
  byte_controller/bit_controller/n24 (net)          8     26.68
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                   0.15      0.00      2.39 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                    0.10      0.06      2.46 f
  byte_controller/bit_controller/n25 (net)          4     14.49
  byte_controller/bit_controller/U9/INP (INVX0)                      0.10      0.00      2.46 f
  byte_controller/bit_controller/U9/ZN (INVX0)                       0.28      0.15      2.61 r
  byte_controller/bit_controller/n460 (net)        13     43.08
  byte_controller/bit_controller/U67/IN3 (AO22X1)                    0.28      0.00      2.61 r
  byte_controller/bit_controller/U67/Q (AO22X1)                      0.05      0.10      2.71 r
  byte_controller/bit_controller/n200 (net)         1      2.10
  byte_controller/bit_controller/c_state_reg_16_/D (DFFARX1)         0.05      0.00      2.71 r
  data arrival time                                                                      2.71

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_16_/CLK (DFFARX1)       0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -2.71
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.93



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  U127/INP (INVX0)                                                   0.20      0.00      2.00 r
  U127/ZN (INVX0)                                                    0.16      0.11      2.12 f
  n130 (net)                                        7     21.69
  U82/IN2 (NAND3X0)                                                  0.16      0.00      2.12 f
  U82/QN (NAND3X0)                                                   0.23      0.13      2.25 r
  n37 (net)                                         8     28.34
  U119/IN2 (NOR2X0)                                                  0.23      0.00      2.25 r
  U119/QN (NOR2X0)                                                   0.24      0.17      2.42 f
  n51 (net)                                         9     29.06
  U117/INP (INVX0)                                                   0.24      0.00      2.42 f
  U117/ZN (INVX0)                                                    0.23      0.14      2.56 r
  n132 (net)                                        8     27.98
  U66/IN4 (AO221X1)                                                  0.23      0.00      2.56 r
  U66/Q (AO221X1)                                                    0.06      0.12      2.68 r
  n111 (net)                                        1      4.01
  prer_reg_9_/D (DFFASX1)                                            0.06      0.00      2.68 r
  data arrival time                                                                      2.68

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  prer_reg_9_/CLK (DFFASX1)                                          0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.08     19.62
  data required time                                                                    19.62
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.62
  data arrival time                                                                     -2.68
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.94



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  U127/INP (INVX0)                                                   0.20      0.00      2.00 r
  U127/ZN (INVX0)                                                    0.16      0.11      2.12 f
  n130 (net)                                        7     21.69
  U82/IN2 (NAND3X0)                                                  0.16      0.00      2.12 f
  U82/QN (NAND3X0)                                                   0.23      0.13      2.25 r
  n37 (net)                                         8     28.34
  U119/IN2 (NOR2X0)                                                  0.23      0.00      2.25 r
  U119/QN (NOR2X0)                                                   0.24      0.17      2.42 f
  n51 (net)                                         9     29.06
  U117/INP (INVX0)                                                   0.24      0.00      2.42 f
  U117/ZN (INVX0)                                                    0.23      0.14      2.56 r
  n132 (net)                                        8     27.98
  U70/IN4 (AO221X1)                                                  0.23      0.00      2.56 r
  U70/Q (AO221X1)                                                    0.06      0.11      2.68 r
  n115 (net)                                        1      3.28
  prer_reg_13_/D (DFFASX1)                                           0.06      0.00      2.68 r
  data arrival time                                                                      2.68

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  prer_reg_13_/CLK (DFFASX1)                                         0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.08     19.62
  data required time                                                                    19.62
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.62
  data arrival time                                                                     -2.68
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.95



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  U127/INP (INVX0)                                                   0.20      0.00      2.00 r
  U127/ZN (INVX0)                                                    0.16      0.11      2.12 f
  n130 (net)                                        7     21.69
  U82/IN2 (NAND3X0)                                                  0.16      0.00      2.12 f
  U82/QN (NAND3X0)                                                   0.23      0.13      2.25 r
  n37 (net)                                         8     28.34
  U119/IN2 (NOR2X0)                                                  0.23      0.00      2.25 r
  U119/QN (NOR2X0)                                                   0.24      0.17      2.42 f
  n51 (net)                                         9     29.06
  U117/INP (INVX0)                                                   0.24      0.00      2.42 f
  U117/ZN (INVX0)                                                    0.23      0.14      2.56 r
  n132 (net)                                        8     27.98
  U67/IN4 (AO221X1)                                                  0.23      0.00      2.56 r
  U67/Q (AO221X1)                                                    0.06      0.11      2.68 r
  n112 (net)                                        1      3.06
  prer_reg_10_/D (DFFASX1)                                           0.06      0.00      2.68 r
  data arrival time                                                                      2.68

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  prer_reg_10_/CLK (DFFASX1)                                         0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.08     19.62
  data required time                                                                    19.62
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.62
  data arrival time                                                                     -2.68
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.95



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  U127/INP (INVX0)                                                   0.20      0.00      2.00 r
  U127/ZN (INVX0)                                                    0.16      0.11      2.12 f
  n130 (net)                                        7     21.69
  U82/IN2 (NAND3X0)                                                  0.16      0.00      2.12 f
  U82/QN (NAND3X0)                                                   0.23      0.13      2.25 r
  n37 (net)                                         8     28.34
  U119/IN2 (NOR2X0)                                                  0.23      0.00      2.25 r
  U119/QN (NOR2X0)                                                   0.24      0.17      2.42 f
  n51 (net)                                         9     29.06
  U117/INP (INVX0)                                                   0.24      0.00      2.42 f
  U117/ZN (INVX0)                                                    0.23      0.14      2.56 r
  n132 (net)                                        8     27.98
  U65/IN4 (AO221X1)                                                  0.23      0.00      2.56 r
  U65/Q (AO221X1)                                                    0.05      0.11      2.68 r
  n110 (net)                                        1      2.70
  prer_reg_8_/D (DFFASX1)                                            0.05      0.00      2.68 r
  data arrival time                                                                      2.68

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  prer_reg_8_/CLK (DFFASX1)                                          0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.08     19.62
  data required time                                                                    19.62
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.62
  data arrival time                                                                     -2.68
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.95



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  U127/INP (INVX0)                                                   0.20      0.00      2.00 r
  U127/ZN (INVX0)                                                    0.16      0.11      2.12 f
  n130 (net)                                        7     21.69
  U82/IN2 (NAND3X0)                                                  0.16      0.00      2.12 f
  U82/QN (NAND3X0)                                                   0.23      0.13      2.25 r
  n37 (net)                                         8     28.34
  U119/IN2 (NOR2X0)                                                  0.23      0.00      2.25 r
  U119/QN (NOR2X0)                                                   0.24      0.17      2.42 f
  n51 (net)                                         9     29.06
  U117/INP (INVX0)                                                   0.24      0.00      2.42 f
  U117/ZN (INVX0)                                                    0.23      0.14      2.56 r
  n132 (net)                                        8     27.98
  U68/IN4 (AO221X1)                                                  0.23      0.00      2.56 r
  U68/Q (AO221X1)                                                    0.05      0.11      2.67 r
  n113 (net)                                        1      2.30
  prer_reg_11_/D (DFFASX1)                                           0.05      0.00      2.67 r
  data arrival time                                                                      2.67

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  prer_reg_11_/CLK (DFFASX1)                                         0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.08     19.62
  data required time                                                                    19.62
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.62
  data arrival time                                                                     -2.67
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.95



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  U127/INP (INVX0)                                                   0.20      0.00      2.00 r
  U127/ZN (INVX0)                                                    0.16      0.11      2.12 f
  n130 (net)                                        7     21.69
  U82/IN2 (NAND3X0)                                                  0.16      0.00      2.12 f
  U82/QN (NAND3X0)                                                   0.23      0.13      2.25 r
  n37 (net)                                         8     28.34
  U119/IN2 (NOR2X0)                                                  0.23      0.00      2.25 r
  U119/QN (NOR2X0)                                                   0.24      0.17      2.42 f
  n51 (net)                                         9     29.06
  U117/INP (INVX0)                                                   0.24      0.00      2.42 f
  U117/ZN (INVX0)                                                    0.23      0.14      2.56 r
  n132 (net)                                        8     27.98
  U71/IN4 (AO221X1)                                                  0.23      0.00      2.56 r
  U71/Q (AO221X1)                                                    0.05      0.11      2.67 r
  n116 (net)                                        1      2.27
  prer_reg_14_/D (DFFASX1)                                           0.05      0.00      2.67 r
  data arrival time                                                                      2.67

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  prer_reg_14_/CLK (DFFASX1)                                         0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.08     19.62
  data required time                                                                    19.62
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.62
  data arrival time                                                                     -2.67
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.95



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  U127/INP (INVX0)                                                   0.20      0.00      2.00 r
  U127/ZN (INVX0)                                                    0.16      0.11      2.12 f
  n130 (net)                                        7     21.69
  U82/IN2 (NAND3X0)                                                  0.16      0.00      2.12 f
  U82/QN (NAND3X0)                                                   0.23      0.13      2.25 r
  n37 (net)                                         8     28.34
  U119/IN2 (NOR2X0)                                                  0.23      0.00      2.25 r
  U119/QN (NOR2X0)                                                   0.24      0.17      2.42 f
  n51 (net)                                         9     29.06
  U117/INP (INVX0)                                                   0.24      0.00      2.42 f
  U117/ZN (INVX0)                                                    0.23      0.14      2.56 r
  n132 (net)                                        8     27.98
  U69/IN4 (AO221X1)                                                  0.23      0.00      2.56 r
  U69/Q (AO221X1)                                                    0.05      0.11      2.67 r
  n114 (net)                                        1      2.20
  prer_reg_12_/D (DFFASX1)                                           0.05      0.00      2.67 r
  data arrival time                                                                      2.67

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  prer_reg_12_/CLK (DFFASX1)                                         0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.08     19.62
  data required time                                                                    19.62
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.62
  data arrival time                                                                     -2.67
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.95



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  U127/INP (INVX0)                                                   0.20      0.00      2.00 r
  U127/ZN (INVX0)                                                    0.16      0.11      2.12 f
  n130 (net)                                        7     21.69
  U82/IN2 (NAND3X0)                                                  0.16      0.00      2.12 f
  U82/QN (NAND3X0)                                                   0.23      0.13      2.25 r
  n37 (net)                                         8     28.34
  U119/IN2 (NOR2X0)                                                  0.23      0.00      2.25 r
  U119/QN (NOR2X0)                                                   0.24      0.17      2.42 f
  n51 (net)                                         9     29.06
  U117/INP (INVX0)                                                   0.24      0.00      2.42 f
  U117/ZN (INVX0)                                                    0.23      0.14      2.56 r
  n132 (net)                                        8     27.98
  U72/IN4 (AO221X1)                                                  0.23      0.00      2.56 r
  U72/Q (AO221X1)                                                    0.05      0.11      2.67 r
  n117 (net)                                        1      2.14
  prer_reg_15_/D (DFFASX1)                                           0.05      0.00      2.67 r
  data arrival time                                                                      2.67

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  prer_reg_15_/CLK (DFFASX1)                                         0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.08     19.62
  data required time                                                                    19.62
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.62
  data arrival time                                                                     -2.67
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.95



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  U127/INP (INVX0)                                                   0.20      0.00      2.00 r
  U127/ZN (INVX0)                                                    0.16      0.11      2.12 f
  n130 (net)                                        7     21.69
  U82/IN2 (NAND3X0)                                                  0.16      0.00      2.12 f
  U82/QN (NAND3X0)                                                   0.23      0.13      2.25 r
  n37 (net)                                         8     28.34
  U118/IN2 (NOR2X0)                                                  0.23      0.00      2.25 r
  U118/QN (NOR2X0)                                                   0.23      0.17      2.42 f
  n49 (net)                                         9     28.25
  U116/INP (INVX0)                                                   0.23      0.00      2.42 f
  U116/ZN (INVX0)                                                    0.22      0.13      2.55 r
  n133 (net)                                        8     26.12
  U59/IN4 (AO221X1)                                                  0.22      0.00      2.55 r
  U59/Q (AO221X1)                                                    0.06      0.11      2.67 r
  n104 (net)                                        1      3.70
  prer_reg_2_/D (DFFASX1)                                            0.06      0.00      2.67 r
  data arrival time                                                                      2.67

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  prer_reg_2_/CLK (DFFASX1)                                          0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.08     19.62
  data required time                                                                    19.62
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.62
  data arrival time                                                                     -2.67
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.96



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  U127/INP (INVX0)                                                   0.20      0.00      2.00 r
  U127/ZN (INVX0)                                                    0.16      0.11      2.12 f
  n130 (net)                                        7     21.69
  U82/IN2 (NAND3X0)                                                  0.16      0.00      2.12 f
  U82/QN (NAND3X0)                                                   0.23      0.13      2.25 r
  n37 (net)                                         8     28.34
  U118/IN2 (NOR2X0)                                                  0.23      0.00      2.25 r
  U118/QN (NOR2X0)                                                   0.23      0.17      2.42 f
  n49 (net)                                         9     28.25
  U116/INP (INVX0)                                                   0.23      0.00      2.42 f
  U116/ZN (INVX0)                                                    0.22      0.13      2.55 r
  n133 (net)                                        8     26.12
  U58/IN4 (AO221X1)                                                  0.22      0.00      2.55 r
  U58/Q (AO221X1)                                                    0.06      0.11      2.67 r
  n103 (net)                                        1      3.69
  prer_reg_1_/D (DFFASX1)                                            0.06      0.00      2.67 r
  data arrival time                                                                      2.67

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  prer_reg_1_/CLK (DFFASX1)                                          0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.08     19.62
  data required time                                                                    19.62
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.62
  data arrival time                                                                     -2.67
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.96



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  U127/INP (INVX0)                                                   0.20      0.00      2.00 r
  U127/ZN (INVX0)                                                    0.16      0.11      2.12 f
  n130 (net)                                        7     21.69
  U82/IN2 (NAND3X0)                                                  0.16      0.00      2.12 f
  U82/QN (NAND3X0)                                                   0.23      0.13      2.25 r
  n37 (net)                                         8     28.34
  U118/IN2 (NOR2X0)                                                  0.23      0.00      2.25 r
  U118/QN (NOR2X0)                                                   0.23      0.17      2.42 f
  n49 (net)                                         9     28.25
  U116/INP (INVX0)                                                   0.23      0.00      2.42 f
  U116/ZN (INVX0)                                                    0.22      0.13      2.55 r
  n133 (net)                                        8     26.12
  U57/IN4 (AO221X1)                                                  0.22      0.00      2.55 r
  U57/Q (AO221X1)                                                    0.06      0.11      2.67 r
  n1020 (net)                                       1      3.49
  prer_reg_0_/D (DFFASX1)                                            0.06      0.00      2.67 r
  data arrival time                                                                      2.67

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  prer_reg_0_/CLK (DFFASX1)                                          0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.08     19.62
  data required time                                                                    19.62
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.62
  data arrival time                                                                     -2.67
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.96



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  U127/INP (INVX0)                                                   0.20      0.00      2.00 r
  U127/ZN (INVX0)                                                    0.16      0.11      2.12 f
  n130 (net)                                        7     21.69
  U82/IN2 (NAND3X0)                                                  0.16      0.00      2.12 f
  U82/QN (NAND3X0)                                                   0.23      0.13      2.25 r
  n37 (net)                                         8     28.34
  U118/IN2 (NOR2X0)                                                  0.23      0.00      2.25 r
  U118/QN (NOR2X0)                                                   0.23      0.17      2.42 f
  n49 (net)                                         9     28.25
  U116/INP (INVX0)                                                   0.23      0.00      2.42 f
  U116/ZN (INVX0)                                                    0.22      0.13      2.55 r
  n133 (net)                                        8     26.12
  U60/IN4 (AO221X1)                                                  0.22      0.00      2.55 r
  U60/Q (AO221X1)                                                    0.06      0.11      2.67 r
  n105 (net)                                        1      3.35
  prer_reg_3_/D (DFFASX1)                                            0.06      0.00      2.67 r
  data arrival time                                                                      2.67

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  prer_reg_3_/CLK (DFFASX1)                                          0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.08     19.62
  data required time                                                                    19.62
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.62
  data arrival time                                                                     -2.67
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.96



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  U127/INP (INVX0)                                                   0.20      0.00      2.00 r
  U127/ZN (INVX0)                                                    0.16      0.11      2.12 f
  n130 (net)                                        7     21.69
  U82/IN2 (NAND3X0)                                                  0.16      0.00      2.12 f
  U82/QN (NAND3X0)                                                   0.23      0.13      2.25 r
  n37 (net)                                         8     28.34
  U118/IN2 (NOR2X0)                                                  0.23      0.00      2.25 r
  U118/QN (NOR2X0)                                                   0.23      0.17      2.42 f
  n49 (net)                                         9     28.25
  U116/INP (INVX0)                                                   0.23      0.00      2.42 f
  U116/ZN (INVX0)                                                    0.22      0.13      2.55 r
  n133 (net)                                        8     26.12
  U62/IN4 (AO221X1)                                                  0.22      0.00      2.55 r
  U62/Q (AO221X1)                                                    0.05      0.11      2.67 r
  n107 (net)                                        1      2.83
  prer_reg_5_/D (DFFASX1)                                            0.05      0.00      2.67 r
  data arrival time                                                                      2.67

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  prer_reg_5_/CLK (DFFASX1)                                          0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.08     19.62
  data required time                                                                    19.62
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.62
  data arrival time                                                                     -2.67
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.96



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  U127/INP (INVX0)                                                   0.20      0.00      2.00 r
  U127/ZN (INVX0)                                                    0.16      0.11      2.12 f
  n130 (net)                                        7     21.69
  U82/IN2 (NAND3X0)                                                  0.16      0.00      2.12 f
  U82/QN (NAND3X0)                                                   0.23      0.13      2.25 r
  n37 (net)                                         8     28.34
  U118/IN2 (NOR2X0)                                                  0.23      0.00      2.25 r
  U118/QN (NOR2X0)                                                   0.23      0.17      2.42 f
  n49 (net)                                         9     28.25
  U116/INP (INVX0)                                                   0.23      0.00      2.42 f
  U116/ZN (INVX0)                                                    0.22      0.13      2.55 r
  n133 (net)                                        8     26.12
  U63/IN4 (AO221X1)                                                  0.22      0.00      2.55 r
  U63/Q (AO221X1)                                                    0.05      0.11      2.66 r
  n108 (net)                                        1      2.47
  prer_reg_6_/D (DFFASX1)                                            0.05      0.00      2.66 r
  data arrival time                                                                      2.66

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  prer_reg_6_/CLK (DFFASX1)                                          0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.08     19.62
  data required time                                                                    19.62
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.62
  data arrival time                                                                     -2.66
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.96



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  U127/INP (INVX0)                                                   0.20      0.00      2.00 r
  U127/ZN (INVX0)                                                    0.16      0.11      2.12 f
  n130 (net)                                        7     21.69
  U82/IN2 (NAND3X0)                                                  0.16      0.00      2.12 f
  U82/QN (NAND3X0)                                                   0.23      0.13      2.25 r
  n37 (net)                                         8     28.34
  U118/IN2 (NOR2X0)                                                  0.23      0.00      2.25 r
  U118/QN (NOR2X0)                                                   0.23      0.17      2.42 f
  n49 (net)                                         9     28.25
  U116/INP (INVX0)                                                   0.23      0.00      2.42 f
  U116/ZN (INVX0)                                                    0.22      0.13      2.55 r
  n133 (net)                                        8     26.12
  U61/IN4 (AO221X1)                                                  0.22      0.00      2.55 r
  U61/Q (AO221X1)                                                    0.05      0.11      2.66 r
  n1060 (net)                                       1      2.28
  prer_reg_4_/D (DFFASX1)                                            0.05      0.00      2.66 r
  data arrival time                                                                      2.66

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  prer_reg_4_/CLK (DFFASX1)                                          0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.08     19.62
  data required time                                                                    19.62
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.62
  data arrival time                                                                     -2.66
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.96



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  U127/INP (INVX0)                                                   0.20      0.00      2.00 r
  U127/ZN (INVX0)                                                    0.16      0.11      2.12 f
  n130 (net)                                        7     21.69
  U82/IN2 (NAND3X0)                                                  0.16      0.00      2.12 f
  U82/QN (NAND3X0)                                                   0.23      0.13      2.25 r
  n37 (net)                                         8     28.34
  U118/IN2 (NOR2X0)                                                  0.23      0.00      2.25 r
  U118/QN (NOR2X0)                                                   0.23      0.17      2.42 f
  n49 (net)                                         9     28.25
  U116/INP (INVX0)                                                   0.23      0.00      2.42 f
  U116/ZN (INVX0)                                                    0.22      0.13      2.55 r
  n133 (net)                                        8     26.12
  U64/IN4 (AO221X1)                                                  0.22      0.00      2.55 r
  U64/Q (AO221X1)                                                    0.05      0.11      2.66 r
  n109 (net)                                        1      2.24
  prer_reg_7_/D (DFFASX1)                                            0.05      0.00      2.66 r
  data arrival time                                                                      2.66

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  prer_reg_7_/CLK (DFFASX1)                                          0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.08     19.62
  data required time                                                                    19.62
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.62
  data arrival time                                                                     -2.66
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.96



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  U127/INP (INVX0)                                                   0.20      0.00      2.00 f
  U127/ZN (INVX0)                                                    0.19      0.11      2.12 r
  n130 (net)                                        7     21.70
  U82/IN2 (NAND3X0)                                                  0.19      0.00      2.12 r
  U82/QN (NAND3X0)                                                   0.19      0.12      2.24 f
  n37 (net)                                         8     26.81
  U122/INP (INVX0)                                                   0.19      0.00      2.24 f
  U122/ZN (INVX0)                                                    0.13      0.08      2.31 r
  n131 (net)                                        4     12.39
  U126/IN2 (AOI21X1)                                                 0.13      0.00      2.31 r
  U126/QN (AOI21X1)                                                  0.09      0.14      2.45 f
  n53 (net)                                         9     25.86
  U121/IN2 (NOR2X0)                                                  0.09      0.00      2.46 f
  U121/QN (NOR2X0)                                                   0.25      0.12      2.57 r
  n54 (net)                                         8     24.12
  U75/IN3 (AO22X1)                                                   0.25      0.00      2.57 r
  U75/Q (AO22X1)                                                     0.05      0.10      2.67 r
  n120 (net)                                        1      3.58
  txr_reg_2_/D (DFFARX1)                                             0.05      0.00      2.67 r
  data arrival time                                                                      2.67

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  txr_reg_2_/CLK (DFFARX1)                                           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -2.67
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.96



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  U127/INP (INVX0)                                                   0.20      0.00      2.00 f
  U127/ZN (INVX0)                                                    0.19      0.11      2.12 r
  n130 (net)                                        7     21.70
  U82/IN2 (NAND3X0)                                                  0.19      0.00      2.12 r
  U82/QN (NAND3X0)                                                   0.19      0.12      2.24 f
  n37 (net)                                         8     26.81
  U122/INP (INVX0)                                                   0.19      0.00      2.24 f
  U122/ZN (INVX0)                                                    0.13      0.08      2.31 r
  n131 (net)                                        4     12.39
  U126/IN2 (AOI21X1)                                                 0.13      0.00      2.31 r
  U126/QN (AOI21X1)                                                  0.09      0.14      2.45 f
  n53 (net)                                         9     25.86
  U121/IN2 (NOR2X0)                                                  0.09      0.00      2.46 f
  U121/QN (NOR2X0)                                                   0.25      0.12      2.57 r
  n54 (net)                                         8     24.12
  U76/IN3 (AO22X1)                                                   0.25      0.00      2.57 r
  U76/Q (AO22X1)                                                     0.05      0.10      2.67 r
  n121 (net)                                        1      3.52
  txr_reg_3_/D (DFFARX1)                                             0.05      0.00      2.67 r
  data arrival time                                                                      2.67

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  txr_reg_3_/CLK (DFFARX1)                                           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -2.67
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.96



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  U127/INP (INVX0)                                                   0.20      0.00      2.00 f
  U127/ZN (INVX0)                                                    0.19      0.11      2.12 r
  n130 (net)                                        7     21.70
  U82/IN2 (NAND3X0)                                                  0.19      0.00      2.12 r
  U82/QN (NAND3X0)                                                   0.19      0.12      2.24 f
  n37 (net)                                         8     26.81
  U122/INP (INVX0)                                                   0.19      0.00      2.24 f
  U122/ZN (INVX0)                                                    0.13      0.08      2.31 r
  n131 (net)                                        4     12.39
  U126/IN2 (AOI21X1)                                                 0.13      0.00      2.31 r
  U126/QN (AOI21X1)                                                  0.09      0.14      2.45 f
  n53 (net)                                         9     25.86
  U121/IN2 (NOR2X0)                                                  0.09      0.00      2.46 f
  U121/QN (NOR2X0)                                                   0.25      0.12      2.57 r
  n54 (net)                                         8     24.12
  U73/IN3 (AO22X1)                                                   0.25      0.00      2.57 r
  U73/Q (AO22X1)                                                     0.05      0.10      2.67 r
  n118 (net)                                        1      3.49
  txr_reg_0_/D (DFFARX1)                                             0.05      0.00      2.67 r
  data arrival time                                                                      2.67

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  txr_reg_0_/CLK (DFFARX1)                                           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -2.67
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.96



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  U127/INP (INVX0)                                                   0.20      0.00      2.00 f
  U127/ZN (INVX0)                                                    0.19      0.11      2.12 r
  n130 (net)                                        7     21.70
  U82/IN2 (NAND3X0)                                                  0.19      0.00      2.12 r
  U82/QN (NAND3X0)                                                   0.19      0.12      2.24 f
  n37 (net)                                         8     26.81
  U122/INP (INVX0)                                                   0.19      0.00      2.24 f
  U122/ZN (INVX0)                                                    0.13      0.08      2.31 r
  n131 (net)                                        4     12.39
  U126/IN2 (AOI21X1)                                                 0.13      0.00      2.31 r
  U126/QN (AOI21X1)                                                  0.09      0.14      2.45 f
  n53 (net)                                         9     25.86
  U121/IN2 (NOR2X0)                                                  0.09      0.00      2.46 f
  U121/QN (NOR2X0)                                                   0.25      0.12      2.57 r
  n54 (net)                                         8     24.12
  U74/IN3 (AO22X1)                                                   0.25      0.00      2.57 r
  U74/Q (AO22X1)                                                     0.05      0.10      2.67 r
  n119 (net)                                        1      3.47
  txr_reg_1_/D (DFFARX1)                                             0.05      0.00      2.67 r
  data arrival time                                                                      2.67

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  txr_reg_1_/CLK (DFFARX1)                                           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -2.67
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.96



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  U127/INP (INVX0)                                                   0.20      0.00      2.00 f
  U127/ZN (INVX0)                                                    0.19      0.11      2.12 r
  n130 (net)                                        7     21.70
  U82/IN2 (NAND3X0)                                                  0.19      0.00      2.12 r
  U82/QN (NAND3X0)                                                   0.19      0.12      2.24 f
  n37 (net)                                         8     26.81
  U122/INP (INVX0)                                                   0.19      0.00      2.24 f
  U122/ZN (INVX0)                                                    0.13      0.08      2.31 r
  n131 (net)                                        4     12.39
  U126/IN2 (AOI21X1)                                                 0.13      0.00      2.31 r
  U126/QN (AOI21X1)                                                  0.09      0.14      2.45 f
  n53 (net)                                         9     25.86
  U121/IN2 (NOR2X0)                                                  0.09      0.00      2.46 f
  U121/QN (NOR2X0)                                                   0.25      0.12      2.57 r
  n54 (net)                                         8     24.12
  U78/IN3 (AO22X1)                                                   0.25      0.00      2.57 r
  U78/Q (AO22X1)                                                     0.05      0.10      2.67 r
  n123 (net)                                        1      3.37
  txr_reg_5_/D (DFFARX1)                                             0.05      0.00      2.67 r
  data arrival time                                                                      2.67

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  txr_reg_5_/CLK (DFFARX1)                                           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -2.67
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.96



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  U127/INP (INVX0)                                                   0.20      0.00      2.00 f
  U127/ZN (INVX0)                                                    0.19      0.11      2.12 r
  n130 (net)                                        7     21.70
  U82/IN2 (NAND3X0)                                                  0.19      0.00      2.12 r
  U82/QN (NAND3X0)                                                   0.19      0.12      2.24 f
  n37 (net)                                         8     26.81
  U122/INP (INVX0)                                                   0.19      0.00      2.24 f
  U122/ZN (INVX0)                                                    0.13      0.08      2.31 r
  n131 (net)                                        4     12.39
  U126/IN2 (AOI21X1)                                                 0.13      0.00      2.31 r
  U126/QN (AOI21X1)                                                  0.09      0.14      2.45 f
  n53 (net)                                         9     25.86
  U121/IN2 (NOR2X0)                                                  0.09      0.00      2.46 f
  U121/QN (NOR2X0)                                                   0.25      0.12      2.57 r
  n54 (net)                                         8     24.12
  U79/IN3 (AO22X1)                                                   0.25      0.00      2.57 r
  U79/Q (AO22X1)                                                     0.04      0.10      2.67 r
  n124 (net)                                        1      3.16
  txr_reg_6_/D (DFFARX1)                                             0.04      0.00      2.67 r
  data arrival time                                                                      2.67

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  txr_reg_6_/CLK (DFFARX1)                                           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.64
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -2.67
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.96



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  U127/INP (INVX0)                                                   0.20      0.00      2.00 f
  U127/ZN (INVX0)                                                    0.19      0.11      2.12 r
  n130 (net)                                        7     21.70
  U82/IN2 (NAND3X0)                                                  0.19      0.00      2.12 r
  U82/QN (NAND3X0)                                                   0.19      0.12      2.24 f
  n37 (net)                                         8     26.81
  U122/INP (INVX0)                                                   0.19      0.00      2.24 f
  U122/ZN (INVX0)                                                    0.13      0.08      2.31 r
  n131 (net)                                        4     12.39
  U126/IN2 (AOI21X1)                                                 0.13      0.00      2.31 r
  U126/QN (AOI21X1)                                                  0.09      0.14      2.45 f
  n53 (net)                                         9     25.86
  U121/IN2 (NOR2X0)                                                  0.09      0.00      2.46 f
  U121/QN (NOR2X0)                                                   0.25      0.12      2.57 r
  n54 (net)                                         8     24.12
  U80/IN3 (AO22X1)                                                   0.25      0.00      2.57 r
  U80/Q (AO22X1)                                                     0.04      0.10      2.67 r
  n125 (net)                                        1      3.14
  txr_reg_7_/D (DFFARX1)                                             0.04      0.00      2.67 r
  data arrival time                                                                      2.67

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  txr_reg_7_/CLK (DFFARX1)                                           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.67
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.96



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  U127/INP (INVX0)                                                   0.20      0.00      2.00 f
  U127/ZN (INVX0)                                                    0.19      0.11      2.12 r
  n130 (net)                                        7     21.70
  U82/IN2 (NAND3X0)                                                  0.19      0.00      2.12 r
  U82/QN (NAND3X0)                                                   0.19      0.12      2.24 f
  n37 (net)                                         8     26.81
  U122/INP (INVX0)                                                   0.19      0.00      2.24 f
  U122/ZN (INVX0)                                                    0.13      0.08      2.31 r
  n131 (net)                                        4     12.39
  U126/IN2 (AOI21X1)                                                 0.13      0.00      2.31 r
  U126/QN (AOI21X1)                                                  0.09      0.14      2.45 f
  n53 (net)                                         9     25.86
  U121/IN2 (NOR2X0)                                                  0.09      0.00      2.46 f
  U121/QN (NOR2X0)                                                   0.25      0.12      2.57 r
  n54 (net)                                         8     24.12
  U77/IN3 (AO22X1)                                                   0.25      0.00      2.57 r
  U77/Q (AO22X1)                                                     0.04      0.10      2.67 r
  n122 (net)                                        1      2.74
  txr_reg_4_/D (DFFARX1)                                             0.04      0.00      2.67 r
  data arrival time                                                                      2.67

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  txr_reg_4_/CLK (DFFARX1)                                           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.67
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.96



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.00      2.01 f
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.26      0.15      2.16 r
  byte_controller/bit_controller/n380 (net)         9     35.84
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                   0.26      0.00      2.16 r
  byte_controller/bit_controller/U68/QN (NAND2X1)                    0.10      0.06      2.22 f
  byte_controller/bit_controller/n63 (net)          3      8.64
  byte_controller/bit_controller/U33/INP (INVX0)                     0.10      0.00      2.22 f
  byte_controller/bit_controller/U33/ZN (INVX0)                      0.12      0.07      2.29 r
  byte_controller/bit_controller/n52 (net)          4     14.06
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                   0.12      0.00      2.29 r
  byte_controller/bit_controller/U57/QN (NAND2X1)                    0.14      0.09      2.37 f
  byte_controller/bit_controller/n24 (net)          8     26.00
  byte_controller/bit_controller/U31/INP (INVX0)                     0.14      0.00      2.37 f
  byte_controller/bit_controller/U31/ZN (INVX0)                      0.29      0.16      2.53 r
  byte_controller/bit_controller/n470 (net)        14     43.70
  byte_controller/bit_controller/U47/IN1 (AO21X1)                    0.29      0.00      2.53 r
  byte_controller/bit_controller/U47/Q (AO21X1)                      0.05      0.13      2.66 r
  byte_controller/bit_controller/n190 (net)         1      3.27
  byte_controller/bit_controller/c_state_reg_9_/D (DFFARX1)          0.05      0.00      2.66 r
  data arrival time                                                                      2.66

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_9_/CLK (DFFARX1)        0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -2.66
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.98



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/core_cmd_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/U15/IN2 (NOR2X0)                                   0.20      0.00      2.00 r
  byte_controller/U15/QN (NOR2X0)                                    0.15      0.11      2.11 f
  byte_controller/n41 (net)                         4     13.13
  byte_controller/U7/INP (INVX0)                                     0.15      0.00      2.11 f
  byte_controller/U7/ZN (INVX0)                                      0.14      0.08      2.19 r
  byte_controller/n6 (net)                          4     15.31
  byte_controller/U18/IN5 (AOI221X1)                                 0.14      0.00      2.19 r
  byte_controller/U18/QN (AOI221X1)                                  0.10      0.14      2.34 f
  byte_controller/n28 (net)                         9     28.85
  byte_controller/U6/IN2 (NOR2X0)                                    0.10      0.00      2.34 f
  byte_controller/U6/QN (NOR2X0)                                     0.26      0.13      2.47 r
  byte_controller/n27 (net)                         9     28.40
  byte_controller/U71/IN1 (AND3X1)                                   0.26      0.00      2.47 r
  byte_controller/U71/Q (AND3X1)                                     0.07      0.12      2.59 r
  byte_controller/n34 (net)                         2      9.03
  byte_controller/U51/IN3 (AO21X1)                                   0.07      0.00      2.59 r
  byte_controller/U51/Q (AO21X1)                                     0.04      0.07      2.66 r
  byte_controller/n74 (net)                         1      3.19
  byte_controller/core_cmd_reg_0_/D (DFFARX1)                        0.04      0.00      2.66 r
  data arrival time                                                                      2.66

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/core_cmd_reg_0_/CLK (DFFARX1)                      0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.66
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.98



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: cr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  U127/INP (INVX0)                                                   0.20      0.00      2.00 r
  U127/ZN (INVX0)                                                    0.16      0.11      2.12 f
  n130 (net)                                        7     21.69
  U82/IN2 (NAND3X0)                                                  0.16      0.00      2.12 f
  U82/QN (NAND3X0)                                                   0.23      0.13      2.25 r
  n37 (net)                                         8     28.34
  U122/INP (INVX0)                                                   0.23      0.00      2.25 r
  U122/ZN (INVX0)                                                    0.13      0.09      2.34 f
  n131 (net)                                        4     12.46
  U48/IN1 (NAND3X0)                                                  0.13      0.00      2.34 f
  U48/QN (NAND3X0)                                                   0.11      0.07      2.41 r
  n380 (net)                                        3     10.41
  U44/IN1 (AND3X1)                                                   0.11      0.00      2.41 r
  U44/Q (AND3X1)                                                     0.08      0.11      2.52 r
  n390 (net)                                        5     16.79
  U123/IN2 (NOR2X0)                                                  0.08      0.00      2.52 r
  U123/QN (NOR2X0)                                                   0.14      0.08      2.60 f
  n400 (net)                                        4     12.40
  U41/IN4 (AO22X1)                                                   0.14      0.00      2.60 f
  U41/Q (AO22X1)                                                     0.04      0.09      2.69 f
  n90 (net)                                         1      2.51
  cr_reg_6_/D (DFFARX1)                                              0.04      0.00      2.69 f
  data arrival time                                                                      2.69

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  cr_reg_6_/CLK (DFFARX1)                                            0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.03     19.67
  data required time                                                                    19.67
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.67
  data arrival time                                                                     -2.69
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.98



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: cr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  U127/INP (INVX0)                                                   0.20      0.00      2.00 r
  U127/ZN (INVX0)                                                    0.16      0.11      2.12 f
  n130 (net)                                        7     21.69
  U82/IN2 (NAND3X0)                                                  0.16      0.00      2.12 f
  U82/QN (NAND3X0)                                                   0.23      0.13      2.25 r
  n37 (net)                                         8     28.34
  U122/INP (INVX0)                                                   0.23      0.00      2.25 r
  U122/ZN (INVX0)                                                    0.13      0.09      2.34 f
  n131 (net)                                        4     12.46
  U48/IN1 (NAND3X0)                                                  0.13      0.00      2.34 f
  U48/QN (NAND3X0)                                                   0.11      0.07      2.41 r
  n380 (net)                                        3     10.41
  U44/IN1 (AND3X1)                                                   0.11      0.00      2.41 r
  U44/Q (AND3X1)                                                     0.08      0.11      2.52 r
  n390 (net)                                        5     16.79
  U123/IN2 (NOR2X0)                                                  0.08      0.00      2.52 r
  U123/QN (NOR2X0)                                                   0.14      0.08      2.60 f
  n400 (net)                                        4     12.40
  U43/IN4 (AO22X1)                                                   0.14      0.00      2.60 f
  U43/Q (AO22X1)                                                     0.04      0.09      2.69 f
  n92 (net)                                         1      2.29
  cr_reg_4_/D (DFFARX1)                                              0.04      0.00      2.69 f
  data arrival time                                                                      2.69

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  cr_reg_4_/CLK (DFFARX1)                                            0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.03     19.67
  data required time                                                                    19.67
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.67
  data arrival time                                                                     -2.69
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.98



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: cr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  U127/INP (INVX0)                                                   0.20      0.00      2.00 r
  U127/ZN (INVX0)                                                    0.16      0.11      2.12 f
  n130 (net)                                        7     21.69
  U82/IN2 (NAND3X0)                                                  0.16      0.00      2.12 f
  U82/QN (NAND3X0)                                                   0.23      0.13      2.25 r
  n37 (net)                                         8     28.34
  U122/INP (INVX0)                                                   0.23      0.00      2.25 r
  U122/ZN (INVX0)                                                    0.13      0.09      2.34 f
  n131 (net)                                        4     12.46
  U48/IN1 (NAND3X0)                                                  0.13      0.00      2.34 f
  U48/QN (NAND3X0)                                                   0.11      0.07      2.41 r
  n380 (net)                                        3     10.41
  U44/IN1 (AND3X1)                                                   0.11      0.00      2.41 r
  U44/Q (AND3X1)                                                     0.08      0.11      2.52 r
  n390 (net)                                        5     16.79
  U123/IN2 (NOR2X0)                                                  0.08      0.00      2.52 r
  U123/QN (NOR2X0)                                                   0.14      0.08      2.60 f
  n400 (net)                                        4     12.40
  U42/IN4 (AO22X1)                                                   0.14      0.00      2.60 f
  U42/Q (AO22X1)                                                     0.04      0.09      2.69 f
  n91 (net)                                         1      2.26
  cr_reg_5_/D (DFFARX1)                                              0.04      0.00      2.69 f
  data arrival time                                                                      2.69

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  cr_reg_5_/CLK (DFFARX1)                                            0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.03     19.67
  data required time                                                                    19.67
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.67
  data arrival time                                                                     -2.69
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.98



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: cr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  U127/INP (INVX0)                                                   0.20      0.00      2.00 r
  U127/ZN (INVX0)                                                    0.16      0.11      2.12 f
  n130 (net)                                        7     21.69
  U82/IN2 (NAND3X0)                                                  0.16      0.00      2.12 f
  U82/QN (NAND3X0)                                                   0.23      0.13      2.25 r
  n37 (net)                                         8     28.34
  U122/INP (INVX0)                                                   0.23      0.00      2.25 r
  U122/ZN (INVX0)                                                    0.13      0.09      2.34 f
  n131 (net)                                        4     12.46
  U48/IN1 (NAND3X0)                                                  0.13      0.00      2.34 f
  U48/QN (NAND3X0)                                                   0.11      0.07      2.41 r
  n380 (net)                                        3     10.41
  U44/IN1 (AND3X1)                                                   0.11      0.00      2.41 r
  U44/Q (AND3X1)                                                     0.08      0.11      2.52 r
  n390 (net)                                        5     16.79
  U123/IN2 (NOR2X0)                                                  0.08      0.00      2.52 r
  U123/QN (NOR2X0)                                                   0.14      0.08      2.60 f
  n400 (net)                                        4     12.40
  U40/IN4 (AO22X1)                                                   0.14      0.00      2.60 f
  U40/Q (AO22X1)                                                     0.04      0.09      2.69 f
  n89 (net)                                         1      2.18
  cr_reg_7_/D (DFFARX1)                                              0.04      0.00      2.69 f
  data arrival time                                                                      2.69

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  cr_reg_7_/CLK (DFFARX1)                                            0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.03     19.67
  data required time                                                                    19.67
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.67
  data arrival time                                                                     -2.69
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.98



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/c_state_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/U15/IN2 (NOR2X0)                                   0.20      0.00      2.00 r
  byte_controller/U15/QN (NOR2X0)                                    0.15      0.11      2.11 f
  byte_controller/n41 (net)                         4     13.13
  byte_controller/U7/INP (INVX0)                                     0.15      0.00      2.11 f
  byte_controller/U7/ZN (INVX0)                                      0.14      0.08      2.19 r
  byte_controller/n6 (net)                          4     15.31
  byte_controller/U18/IN5 (AOI221X1)                                 0.14      0.00      2.19 r
  byte_controller/U18/QN (AOI221X1)                                  0.10      0.14      2.34 f
  byte_controller/n28 (net)                         9     28.85
  byte_controller/U6/IN2 (NOR2X0)                                    0.10      0.00      2.34 f
  byte_controller/U6/QN (NOR2X0)                                     0.26      0.13      2.47 r
  byte_controller/n27 (net)                         9     28.40
  byte_controller/U71/IN1 (AND3X1)                                   0.26      0.00      2.47 r
  byte_controller/U71/Q (AND3X1)                                     0.07      0.12      2.59 r
  byte_controller/n34 (net)                         2      9.03
  byte_controller/U70/IN3 (AO21X1)                                   0.07      0.00      2.59 r
  byte_controller/U70/Q (AO21X1)                                     0.04      0.06      2.66 r
  byte_controller/n82 (net)                         1      2.34
  byte_controller/c_state_reg_0_/D (DFFARX1)                         0.04      0.00      2.66 r
  data arrival time                                                                      2.66

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/c_state_reg_0_/CLK (DFFARX1)                       0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.66
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.98



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/c_state_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/U15/IN2 (NOR2X0)                                   0.20      0.00      2.00 r
  byte_controller/U15/QN (NOR2X0)                                    0.15      0.11      2.11 f
  byte_controller/n41 (net)                         4     13.13
  byte_controller/U7/INP (INVX0)                                     0.15      0.00      2.11 f
  byte_controller/U7/ZN (INVX0)                                      0.14      0.08      2.19 r
  byte_controller/n6 (net)                          4     15.31
  byte_controller/U18/IN5 (AOI221X1)                                 0.14      0.00      2.19 r
  byte_controller/U18/QN (AOI221X1)                                  0.10      0.14      2.34 f
  byte_controller/n28 (net)                         9     28.85
  byte_controller/U6/IN2 (NOR2X0)                                    0.10      0.00      2.34 f
  byte_controller/U6/QN (NOR2X0)                                     0.26      0.13      2.47 r
  byte_controller/n27 (net)                         9     28.40
  byte_controller/U59/IN1 (NAND3X0)                                  0.26      0.00      2.47 r
  byte_controller/U59/QN (NAND3X0)                                   0.12      0.07      2.54 f
  byte_controller/n25 (net)                         2      7.00
  byte_controller/U20/INP (INVX0)                                    0.12      0.00      2.54 f
  byte_controller/U20/ZN (INVX0)                                     0.06      0.04      2.58 r
  byte_controller/n4 (net)                          1      3.63
  byte_controller/U58/IN3 (AO21X1)                                   0.06      0.00      2.58 r
  byte_controller/U58/Q (AO21X1)                                     0.04      0.06      2.64 r
  byte_controller/n77 (net)                         1      3.03
  byte_controller/c_state_reg_1_/D (DFFARX1)                         0.04      0.00      2.64 r
  data arrival time                                                                      2.64

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/c_state_reg_1_/CLK (DFFARX1)                       0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.64
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.99



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/core_cmd_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/U15/IN2 (NOR2X0)                                   0.20      0.00      2.00 r
  byte_controller/U15/QN (NOR2X0)                                    0.15      0.11      2.11 f
  byte_controller/n41 (net)                         4     13.13
  byte_controller/U7/INP (INVX0)                                     0.15      0.00      2.11 f
  byte_controller/U7/ZN (INVX0)                                      0.14      0.08      2.19 r
  byte_controller/n6 (net)                          4     15.31
  byte_controller/U18/IN5 (AOI221X1)                                 0.14      0.00      2.19 r
  byte_controller/U18/QN (AOI221X1)                                  0.10      0.14      2.34 f
  byte_controller/n28 (net)                         9     28.85
  byte_controller/U6/IN2 (NOR2X0)                                    0.10      0.00      2.34 f
  byte_controller/U6/QN (NOR2X0)                                     0.26      0.13      2.47 r
  byte_controller/n27 (net)                         9     28.40
  byte_controller/U54/IN1 (NAND3X0)                                  0.26      0.00      2.47 r
  byte_controller/U54/QN (NAND3X0)                                   0.13      0.08      2.55 f
  byte_controller/n32 (net)                         2      8.56
  byte_controller/U48/IN4 (NAND4X0)                                  0.13      0.00      2.55 f
  byte_controller/U48/QN (NAND4X0)                                   0.10      0.07      2.61 r
  byte_controller/n72 (net)                         1      2.23
  byte_controller/core_cmd_reg_2_/D (DFFARX1)                        0.10      0.00      2.61 r
  data arrival time                                                                      2.61

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/core_cmd_reg_2_/CLK (DFFARX1)                      0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.08     19.62
  data required time                                                                    19.62
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.62
  data arrival time                                                                     -2.61
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           17.01



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/core_cmd_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/U15/IN2 (NOR2X0)                                   0.20      0.00      2.00 r
  byte_controller/U15/QN (NOR2X0)                                    0.15      0.11      2.11 f
  byte_controller/n41 (net)                         4     13.13
  byte_controller/U7/INP (INVX0)                                     0.15      0.00      2.11 f
  byte_controller/U7/ZN (INVX0)                                      0.14      0.08      2.19 r
  byte_controller/n6 (net)                          4     15.31
  byte_controller/U18/IN5 (AOI221X1)                                 0.14      0.00      2.19 r
  byte_controller/U18/QN (AOI221X1)                                  0.10      0.14      2.34 f
  byte_controller/n28 (net)                         9     28.85
  byte_controller/U6/IN2 (NOR2X0)                                    0.10      0.00      2.34 f
  byte_controller/U6/QN (NOR2X0)                                     0.26      0.13      2.47 r
  byte_controller/n27 (net)                         9     28.40
  byte_controller/U53/IN1 (NAND3X0)                                  0.26      0.00      2.47 r
  byte_controller/U53/QN (NAND3X0)                                   0.12      0.07      2.54 f
  byte_controller/n26 (net)                         2      7.23
  byte_controller/U46/IN4 (NAND4X0)                                  0.12      0.00      2.54 f
  byte_controller/U46/QN (NAND4X0)                                   0.10      0.07      2.61 r
  byte_controller/n71 (net)                         1      3.45
  byte_controller/core_cmd_reg_3_/D (DFFARX1)                        0.10      0.00      2.61 r
  data arrival time                                                                      2.61

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/core_cmd_reg_3_/CLK (DFFARX1)                      0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.08     19.62
  data required time                                                                    19.62
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.62
  data arrival time                                                                     -2.61
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           17.01



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/c_state_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/U15/IN2 (NOR2X0)                                   0.20      0.00      2.00 r
  byte_controller/U15/QN (NOR2X0)                                    0.15      0.11      2.11 f
  byte_controller/n41 (net)                         4     13.13
  byte_controller/U7/INP (INVX0)                                     0.15      0.00      2.11 f
  byte_controller/U7/ZN (INVX0)                                      0.14      0.08      2.19 r
  byte_controller/n6 (net)                          4     15.31
  byte_controller/U18/IN5 (AOI221X1)                                 0.14      0.00      2.19 r
  byte_controller/U18/QN (AOI221X1)                                  0.10      0.14      2.34 f
  byte_controller/n28 (net)                         9     28.85
  byte_controller/U6/IN2 (NOR2X0)                                    0.10      0.00      2.34 f
  byte_controller/U6/QN (NOR2X0)                                     0.26      0.13      2.47 r
  byte_controller/n27 (net)                         9     28.40
  byte_controller/U56/IN3 (NAND3X0)                                  0.26      0.00      2.47 r
  byte_controller/U56/QN (NAND3X0)                                   0.10      0.06      2.53 f
  byte_controller/n31 (net)                         2      7.98
  byte_controller/U21/INP (INVX0)                                    0.10      0.00      2.53 f
  byte_controller/U21/ZN (INVX0)                                     0.05      0.03      2.56 r
  byte_controller/n5 (net)                          1      2.65
  byte_controller/U55/IN3 (AO21X1)                                   0.05      0.00      2.56 r
  byte_controller/U55/Q (AO21X1)                                     0.04      0.06      2.62 r
  byte_controller/n76 (net)                         1      2.60
  byte_controller/c_state_reg_2_/D (DFFARX1)                         0.04      0.00      2.62 r
  data arrival time                                                                      2.62

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/c_state_reg_2_/CLK (DFFARX1)                       0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.62
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           17.02



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: cr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  U127/INP (INVX0)                                                   0.20      0.00      2.00 f
  U127/ZN (INVX0)                                                    0.19      0.11      2.12 r
  n130 (net)                                        7     21.70
  U82/IN2 (NAND3X0)                                                  0.19      0.00      2.12 r
  U82/QN (NAND3X0)                                                   0.19      0.12      2.24 f
  n37 (net)                                         8     26.81
  U122/INP (INVX0)                                                   0.19      0.00      2.24 f
  U122/ZN (INVX0)                                                    0.13      0.08      2.31 r
  n131 (net)                                        4     12.39
  U48/IN1 (NAND3X0)                                                  0.13      0.00      2.31 r
  U48/QN (NAND3X0)                                                   0.11      0.07      2.38 f
  n380 (net)                                        3     10.49
  U39/IN2 (AND2X1)                                                   0.11      0.00      2.38 f
  U39/Q (AND2X1)                                                     0.06      0.09      2.47 f
  n35 (net)                                         4     11.37
  U124/IN2 (NOR2X0)                                                  0.06      0.00      2.47 f
  U124/QN (NOR2X0)                                                   0.14      0.06      2.53 r
  n36 (net)                                         3      8.51
  U36/IN4 (AO22X1)                                                   0.14      0.00      2.53 r
  U36/Q (AO22X1)                                                     0.04      0.08      2.60 r
  n86 (net)                                         1      3.39
  cr_reg_0_/D (DFFARX1)                                              0.04      0.00      2.60 r
  data arrival time                                                                      2.60

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  cr_reg_0_/CLK (DFFARX1)                                            0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.60
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           17.03



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: cr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  U127/INP (INVX0)                                                   0.20      0.00      2.00 f
  U127/ZN (INVX0)                                                    0.19      0.11      2.12 r
  n130 (net)                                        7     21.70
  U82/IN2 (NAND3X0)                                                  0.19      0.00      2.12 r
  U82/QN (NAND3X0)                                                   0.19      0.12      2.24 f
  n37 (net)                                         8     26.81
  U122/INP (INVX0)                                                   0.19      0.00      2.24 f
  U122/ZN (INVX0)                                                    0.13      0.08      2.31 r
  n131 (net)                                        4     12.39
  U48/IN1 (NAND3X0)                                                  0.13      0.00      2.31 r
  U48/QN (NAND3X0)                                                   0.11      0.07      2.38 f
  n380 (net)                                        3     10.49
  U39/IN2 (AND2X1)                                                   0.11      0.00      2.38 f
  U39/Q (AND2X1)                                                     0.06      0.09      2.47 f
  n35 (net)                                         4     11.37
  U124/IN2 (NOR2X0)                                                  0.06      0.00      2.47 f
  U124/QN (NOR2X0)                                                   0.14      0.06      2.53 r
  n36 (net)                                         3      8.51
  U38/IN4 (AO22X1)                                                   0.14      0.00      2.53 r
  U38/Q (AO22X1)                                                     0.04      0.08      2.60 r
  n88 (net)                                         1      3.11
  cr_reg_2_/D (DFFARX1)                                              0.04      0.00      2.60 r
  data arrival time                                                                      2.60

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  cr_reg_2_/CLK (DFFARX1)                                            0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.60
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           17.03



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: cr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  U127/INP (INVX0)                                                   0.20      0.00      2.00 f
  U127/ZN (INVX0)                                                    0.19      0.11      2.12 r
  n130 (net)                                        7     21.70
  U82/IN2 (NAND3X0)                                                  0.19      0.00      2.12 r
  U82/QN (NAND3X0)                                                   0.19      0.12      2.24 f
  n37 (net)                                         8     26.81
  U122/INP (INVX0)                                                   0.19      0.00      2.24 f
  U122/ZN (INVX0)                                                    0.13      0.08      2.31 r
  n131 (net)                                        4     12.39
  U48/IN1 (NAND3X0)                                                  0.13      0.00      2.31 r
  U48/QN (NAND3X0)                                                   0.11      0.07      2.38 f
  n380 (net)                                        3     10.49
  U39/IN2 (AND2X1)                                                   0.11      0.00      2.38 f
  U39/Q (AND2X1)                                                     0.06      0.09      2.47 f
  n35 (net)                                         4     11.37
  U124/IN2 (NOR2X0)                                                  0.06      0.00      2.47 f
  U124/QN (NOR2X0)                                                   0.14      0.06      2.53 r
  n36 (net)                                         3      8.51
  U37/IN4 (AO22X1)                                                   0.14      0.00      2.53 r
  U37/Q (AO22X1)                                                     0.04      0.08      2.60 r
  n87 (net)                                         1      2.32
  cr_reg_1_/D (DFFARX1)                                              0.04      0.00      2.60 r
  data arrival time                                                                      2.60

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  cr_reg_1_/CLK (DFFARX1)                                            0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.60
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           17.03



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/c_state_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/U15/IN2 (NOR2X0)                                   0.20      0.00      2.00 r
  byte_controller/U15/QN (NOR2X0)                                    0.15      0.11      2.11 f
  byte_controller/n41 (net)                         4     13.13
  byte_controller/U7/INP (INVX0)                                     0.15      0.00      2.11 f
  byte_controller/U7/ZN (INVX0)                                      0.14      0.08      2.19 r
  byte_controller/n6 (net)                          4     15.31
  byte_controller/U18/IN5 (AOI221X1)                                 0.14      0.00      2.19 r
  byte_controller/U18/QN (AOI221X1)                                  0.10      0.14      2.34 f
  byte_controller/n28 (net)                         9     28.85
  byte_controller/U6/IN2 (NOR2X0)                                    0.10      0.00      2.34 f
  byte_controller/U6/QN (NOR2X0)                                     0.26      0.13      2.47 r
  byte_controller/n27 (net)                         9     28.40
  byte_controller/U53/IN1 (NAND3X0)                                  0.26      0.00      2.47 r
  byte_controller/U53/QN (NAND3X0)                                   0.12      0.07      2.54 f
  byte_controller/n26 (net)                         2      7.23
  byte_controller/U52/IN2 (NAND3X0)                                  0.12      0.00      2.54 f
  byte_controller/U52/QN (NAND3X0)                                   0.07      0.05      2.59 r
  byte_controller/n75 (net)                         1      2.48
  byte_controller/c_state_reg_3_/D (DFFARX1)                         0.07      0.00      2.59 r
  data arrival time                                                                      2.59

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/c_state_reg_3_/CLK (DFFARX1)                       0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -2.59
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           17.04



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: ctr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  U127/INP (INVX0)                                                   0.20      0.00      2.00 f
  U127/ZN (INVX0)                                                    0.19      0.11      2.12 r
  n130 (net)                                        7     21.70
  U82/IN2 (NAND3X0)                                                  0.19      0.00      2.12 r
  U82/QN (NAND3X0)                                                   0.19      0.12      2.24 f
  n37 (net)                                         8     26.81
  U125/IN2 (OA21X1)                                                  0.19      0.00      2.24 f
  U125/Q (OA21X1)                                                    0.09      0.13      2.37 f
  n46 (net)                                         9     23.78
  U120/IN2 (NOR2X0)                                                  0.09      0.00      2.37 f
  U120/QN (NOR2X0)                                                   0.24      0.11      2.48 r
  n47 (net)                                         8     22.36
  U53/IN3 (AO22X1)                                                   0.24      0.00      2.48 r
  U53/Q (AO22X1)                                                     0.05      0.10      2.58 r
  n98 (net)                                         1      3.53
  ctr_reg_4_/D (DFFARX1)                                             0.05      0.00      2.58 r
  data arrival time                                                                      2.58

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  ctr_reg_4_/CLK (DFFARX1)                                           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -2.58
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           17.06



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: ctr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  U127/INP (INVX0)                                                   0.20      0.00      2.00 f
  U127/ZN (INVX0)                                                    0.19      0.11      2.12 r
  n130 (net)                                        7     21.70
  U82/IN2 (NAND3X0)                                                  0.19      0.00      2.12 r
  U82/QN (NAND3X0)                                                   0.19      0.12      2.24 f
  n37 (net)                                         8     26.81
  U125/IN2 (OA21X1)                                                  0.19      0.00      2.24 f
  U125/Q (OA21X1)                                                    0.09      0.13      2.37 f
  n46 (net)                                         9     23.78
  U120/IN2 (NOR2X0)                                                  0.09      0.00      2.37 f
  U120/QN (NOR2X0)                                                   0.24      0.11      2.48 r
  n47 (net)                                         8     22.36
  U50/IN3 (AO22X1)                                                   0.24      0.00      2.48 r
  U50/Q (AO22X1)                                                     0.04      0.10      2.58 r
  n95 (net)                                         1      3.29
  ctr_reg_1_/D (DFFARX1)                                             0.04      0.00      2.58 r
  data arrival time                                                                      2.58

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  ctr_reg_1_/CLK (DFFARX1)                                           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.58
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           17.06



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: ctr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  U127/INP (INVX0)                                                   0.20      0.00      2.00 f
  U127/ZN (INVX0)                                                    0.19      0.11      2.12 r
  n130 (net)                                        7     21.70
  U82/IN2 (NAND3X0)                                                  0.19      0.00      2.12 r
  U82/QN (NAND3X0)                                                   0.19      0.12      2.24 f
  n37 (net)                                         8     26.81
  U125/IN2 (OA21X1)                                                  0.19      0.00      2.24 f
  U125/Q (OA21X1)                                                    0.09      0.13      2.37 f
  n46 (net)                                         9     23.78
  U120/IN2 (NOR2X0)                                                  0.09      0.00      2.37 f
  U120/QN (NOR2X0)                                                   0.24      0.11      2.48 r
  n47 (net)                                         8     22.36
  U54/IN3 (AO22X1)                                                   0.24      0.00      2.48 r
  U54/Q (AO22X1)                                                     0.04      0.10      2.58 r
  n990 (net)                                        1      3.29
  ctr_reg_5_/D (DFFARX1)                                             0.04      0.00      2.58 r
  data arrival time                                                                      2.58

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  ctr_reg_5_/CLK (DFFARX1)                                           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.58
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           17.06



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: ctr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  U127/INP (INVX0)                                                   0.20      0.00      2.00 f
  U127/ZN (INVX0)                                                    0.19      0.11      2.12 r
  n130 (net)                                        7     21.70
  U82/IN2 (NAND3X0)                                                  0.19      0.00      2.12 r
  U82/QN (NAND3X0)                                                   0.19      0.12      2.24 f
  n37 (net)                                         8     26.81
  U125/IN2 (OA21X1)                                                  0.19      0.00      2.24 f
  U125/Q (OA21X1)                                                    0.09      0.13      2.37 f
  n46 (net)                                         9     23.78
  U120/IN2 (NOR2X0)                                                  0.09      0.00      2.37 f
  U120/QN (NOR2X0)                                                   0.24      0.11      2.48 r
  n47 (net)                                         8     22.36
  U49/IN3 (AO22X1)                                                   0.24      0.00      2.48 r
  U49/Q (AO22X1)                                                     0.04      0.10      2.58 r
  n94 (net)                                         1      3.20
  ctr_reg_0_/D (DFFARX1)                                             0.04      0.00      2.58 r
  data arrival time                                                                      2.58

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  ctr_reg_0_/CLK (DFFARX1)                                           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.58
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           17.06



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: ctr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  U127/INP (INVX0)                                                   0.20      0.00      2.00 f
  U127/ZN (INVX0)                                                    0.19      0.11      2.12 r
  n130 (net)                                        7     21.70
  U82/IN2 (NAND3X0)                                                  0.19      0.00      2.12 r
  U82/QN (NAND3X0)                                                   0.19      0.12      2.24 f
  n37 (net)                                         8     26.81
  U125/IN2 (OA21X1)                                                  0.19      0.00      2.24 f
  U125/Q (OA21X1)                                                    0.09      0.13      2.37 f
  n46 (net)                                         9     23.78
  U120/IN2 (NOR2X0)                                                  0.09      0.00      2.37 f
  U120/QN (NOR2X0)                                                   0.24      0.11      2.48 r
  n47 (net)                                         8     22.36
  U52/IN3 (AO22X1)                                                   0.24      0.00      2.48 r
  U52/Q (AO22X1)                                                     0.04      0.10      2.58 r
  n97 (net)                                         1      3.18
  ctr_reg_3_/D (DFFARX1)                                             0.04      0.00      2.58 r
  data arrival time                                                                      2.58

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  ctr_reg_3_/CLK (DFFARX1)                                           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.58
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           17.06



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: ctr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  U127/INP (INVX0)                                                   0.20      0.00      2.00 f
  U127/ZN (INVX0)                                                    0.19      0.11      2.12 r
  n130 (net)                                        7     21.70
  U82/IN2 (NAND3X0)                                                  0.19      0.00      2.12 r
  U82/QN (NAND3X0)                                                   0.19      0.12      2.24 f
  n37 (net)                                         8     26.81
  U125/IN2 (OA21X1)                                                  0.19      0.00      2.24 f
  U125/Q (OA21X1)                                                    0.09      0.13      2.37 f
  n46 (net)                                         9     23.78
  U120/IN2 (NOR2X0)                                                  0.09      0.00      2.37 f
  U120/QN (NOR2X0)                                                   0.24      0.11      2.48 r
  n47 (net)                                         8     22.36
  U51/IN3 (AO22X1)                                                   0.24      0.00      2.48 r
  U51/Q (AO22X1)                                                     0.04      0.10      2.58 r
  n96 (net)                                         1      3.17
  ctr_reg_2_/D (DFFARX1)                                             0.04      0.00      2.58 r
  data arrival time                                                                      2.58

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  ctr_reg_2_/CLK (DFFARX1)                                           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.58
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           17.06



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: ctr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  U127/INP (INVX0)                                                   0.20      0.00      2.00 f
  U127/ZN (INVX0)                                                    0.19      0.11      2.12 r
  n130 (net)                                        7     21.70
  U82/IN2 (NAND3X0)                                                  0.19      0.00      2.12 r
  U82/QN (NAND3X0)                                                   0.19      0.12      2.24 f
  n37 (net)                                         8     26.81
  U125/IN2 (OA21X1)                                                  0.19      0.00      2.24 f
  U125/Q (OA21X1)                                                    0.09      0.13      2.37 f
  n46 (net)                                         9     23.78
  U120/IN2 (NOR2X0)                                                  0.09      0.00      2.37 f
  U120/QN (NOR2X0)                                                   0.24      0.11      2.48 r
  n47 (net)                                         8     22.36
  U55/IN3 (AO22X1)                                                   0.24      0.00      2.48 r
  U55/Q (AO22X1)                                                     0.04      0.10      2.58 r
  n1000 (net)                                       1      2.99
  ctr_reg_6_/D (DFFARX1)                                             0.04      0.00      2.58 r
  data arrival time                                                                      2.58

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  ctr_reg_6_/CLK (DFFARX1)                                           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.58
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           17.06



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: ctr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  U127/INP (INVX0)                                                   0.20      0.00      2.00 f
  U127/ZN (INVX0)                                                    0.19      0.11      2.12 r
  n130 (net)                                        7     21.70
  U82/IN2 (NAND3X0)                                                  0.19      0.00      2.12 r
  U82/QN (NAND3X0)                                                   0.19      0.12      2.24 f
  n37 (net)                                         8     26.81
  U125/IN2 (OA21X1)                                                  0.19      0.00      2.24 f
  U125/Q (OA21X1)                                                    0.09      0.13      2.37 f
  n46 (net)                                         9     23.78
  U120/IN2 (NOR2X0)                                                  0.09      0.00      2.37 f
  U120/QN (NOR2X0)                                                   0.24      0.11      2.48 r
  n47 (net)                                         8     22.36
  U56/IN3 (AO22X1)                                                   0.24      0.00      2.48 r
  U56/Q (AO22X1)                                                     0.04      0.10      2.58 r
  n1010 (net)                                       1      2.55
  ctr_reg_7_/D (DFFARX1)                                             0.04      0.00      2.58 r
  data arrival time                                                                      2.58

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  ctr_reg_7_/CLK (DFFARX1)                                           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.06     19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.58
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           17.06



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/sda_oen_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 f
  wb_rst_i (net)                                   25    102.42
  byte_controller/bit_controller/U7/INP (INVX0)                      0.20      0.00      2.01 f
  byte_controller/bit_controller/U7/ZN (INVX0)                       0.26      0.15      2.16 r
  byte_controller/bit_controller/n380 (net)         9     35.84
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                   0.26      0.00      2.16 r
  byte_controller/bit_controller/U68/QN (NAND2X1)                    0.10      0.06      2.22 f
  byte_controller/bit_controller/n63 (net)          3      8.64
  byte_controller/bit_controller/U33/INP (INVX0)                     0.10      0.00      2.22 f
  byte_controller/bit_controller/U33/ZN (INVX0)                      0.12      0.07      2.29 r
  byte_controller/bit_controller/n52 (net)          4     14.06
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                   0.12      0.00      2.29 r
  byte_controller/bit_controller/U57/QN (NAND2X1)                    0.14      0.09      2.37 f
  byte_controller/bit_controller/n24 (net)          8     26.00
  byte_controller/bit_controller/U74/IN3 (OA21X1)                    0.14      0.00      2.37 f
  byte_controller/bit_controller/U74/Q (OA21X1)                      0.05      0.09      2.46 f
  byte_controller/bit_controller/n65 (net)          2      6.15
  byte_controller/bit_controller/U72/INP (INVX0)                     0.05      0.00      2.46 f
  byte_controller/bit_controller/U72/ZN (INVX0)                      0.04      0.02      2.48 r
  byte_controller/bit_controller/n490 (net)         1      2.26
  byte_controller/bit_controller/U85/IN2 (AO22X1)                    0.04      0.00      2.48 r
  byte_controller/bit_controller/U85/Q (AO22X1)                      0.04      0.08      2.57 r
  byte_controller/bit_controller/n203 (net)         1      3.32
  byte_controller/bit_controller/sda_oen_reg/D (DFFASX1)             0.04      0.00      2.57 r
  data arrival time                                                                      2.57

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/sda_oen_reg/CLK (DFFASX1)           0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -2.57
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           17.06



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/c_state_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  clock network delay (ideal)                                                  0.00      0.00
  input external delay                                                         2.00      2.00

  wb_rst_i (in)                                                      0.20      0.00      2.00 r
  wb_rst_i (net)                                   25    108.19
  byte_controller/U15/IN2 (NOR2X0)                                   0.20      0.00      2.00 r
  byte_controller/U15/QN (NOR2X0)                                    0.15      0.11      2.11 f
  byte_controller/n41 (net)                         4     13.13
  byte_controller/U7/INP (INVX0)                                     0.15      0.00      2.11 f
  byte_controller/U7/ZN (INVX0)                                      0.14      0.08      2.19 r
  byte_controller/n6 (net)                          4     15.31
  byte_controller/U18/IN5 (AOI221X1)                                 0.14      0.00      2.19 r
  byte_controller/U18/QN (AOI221X1)                                  0.10      0.14      2.34 f
  byte_controller/n28 (net)                         9     28.85
  byte_controller/U6/IN2 (NOR2X0)                                    0.10      0.00      2.34 f
  byte_controller/U6/QN (NOR2X0)                                     0.26      0.13      2.47 r
  byte_controller/n27 (net)                         9     28.40
  byte_controller/U68/IN3 (AO22X1)                                   0.26      0.00      2.47 r
  byte_controller/U68/Q (AO22X1)                                     0.05      0.10      2.57 r
  byte_controller/n81 (net)                         1      3.30
  byte_controller/c_state_reg_4_/D (DFFARX1)                         0.05      0.00      2.57 r
  data arrival time                                                                      2.57

  clock clk (rise edge)                                                       20.00     20.00
  source latency                                                               0.00     20.00
  wb_clk_i (in)                                                      0.20      0.00     20.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/c_state_reg_4_/CLK (DFFARX1)                       0.20      0.00     20.00 r

  clock uncertainty                                                           -0.30     19.70
  library setup time                                                          -0.07     19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -2.57
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           17.06


1
