SCUBA, Version Diamond (64-bit) 3.9.1.119
Mon Feb 19 22:37:26 2018
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\lscc\diamond\3.9_x64\ispfpga\bin\nt64\scuba.exe -w -n ADC_PLL -lang vhdl -synth synplify -bus_exp 7 -bb -arch sa5p00 -type pll -fin 50 -fclkop 300 -fclkop_tol 2.0 -fclkos 25 -fclkos_tol 1.0 -phases 0 -phase_cntl STATIC -fb_mode 1 
    Circuit name     : ADC_PLL
    Module type      : pll
    Module Version   : 5.7
    Ports            : 
    Inputs       : CLKI
    Outputs      : CLKOP, CLKOS
    I/O buffer       : not inserted
    EDIF output      : ADC_PLL.edn
    VHDL output      : ADC_PLL.vhd
    VHDL template    : ADC_PLL_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : ADC_PLL.srp
    Estimated Resource Usage:
  
END   SCUBA Module Synthesis

