============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Feb 20 2020  08:33:06 pm
  Module:                 filter_regular
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Pin                    Type         Fanout  Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clock_name)       launch                                          0 R 
in_reg_reg[2][0]/CP                                        0             0 R 
in_reg_reg[2][0]/Q       HS65_LS_DFPRQX35      23 101.0  131  +267     267 F 
S0[6].U0/e0[0] 
  g18703/A0                                                     +0     267   
  g18703/CO              HS65_LS_HA1X9          1   7.8   34  +119     385 F 
  g18665/A0                                                     +0     385   
  g18665/CO              HS65_LS_FA1X9          1   7.8   46  +120     506 F 
  g18610/A0                                                     +0     506   
  g18610/CO              HS65_LS_FA1X9          1   7.8   44  +126     632 F 
  g18571/A0                                                     +0     632   
  g18571/CO              HS65_LS_FA1X9          1   7.8   45  +125     757 F 
  g18521/A0                                                     +0     757   
  g18521/CO              HS65_LS_FA1X9          1   6.6   40  +122     879 F 
  g18480/A0                                                     +0     879   
  g18480/CO              HS65_LS_FA1X4          1   6.6   63  +156    1035 F 
  g18444/A0                                                     +0    1035   
  g18444/CO              HS65_LS_FA1X4          1   6.6   67  +167    1202 F 
  g18411/A0                                                     +0    1202   
  g18411/CO              HS65_LS_FA1X4          1   6.6   67  +169    1370 F 
  g18385/A0                                                     +0    1370   
  g18385/S0              HS65_LS_FA1X4          1   5.1   57  +228    1598 R 
  g18356/A0                                                     +0    1598   
  g18356/S0              HS65_LS_HA1X9          9  39.8  144  +195    1793 R 
  csa_tree_U_S63_add_90_9_groupi/in_0[9] 
    g815/CI                                                     +0    1793   
    g815/S0              HS65_LS_FA1X4          1   6.6   65  +267    2060 R 
    g801/A0                                                     +0    2061   
    g801/S0              HS65_LS_FA1X4          1   6.4   64  +232    2292 R 
    g302/B0                                                     +0    2293   
    g302/S0              HS65_LS_FA1X4          1   5.4   57  +231    2524 R 
  csa_tree_U_S63_add_90_9_groupi/out_0[9] 
  csa_tree_U_S65_add_90_9_groupi/in_0[9] 
    g1018/CI                                                    +0    2524   
    g1018/S0             HS65_LS_FA1X4          1   6.6   65  +229    2752 R 
    g1002/A0                                                    +0    2752   
    g1002/S0             HS65_LS_FA1X4          1   6.4   61  +209    2962 F 
    g282/B0                                                     +0    2962   
    g282/CO              HS65_LS_FA1X4          1   6.6   64  +167    3128 F 
    g281/A0                                                     +0    3128   
    g281/CO              HS65_LS_FA1X4          1   6.6   64  +167    3296 F 
    g280/A0                                                     +0    3296   
    g280/CO              HS65_LS_FA1X4          1   6.6   64  +167    3463 F 
    g279/A0                                                     +0    3463   
    g279/CO              HS65_LS_FA1X4          1   6.6   64  +167    3630 F 
    g278/A0                                                     +0    3630   
    g278/CO              HS65_LS_FA1X4          1   6.6   64  +167    3797 F 
    g277/A0                                                     +0    3797   
    g277/CO              HS65_LS_FA1X4          1   6.6   64  +167    3964 F 
    g276/A0                                                     +0    3964   
    g276/CO              HS65_LS_FA1X4          1   6.3   62  +166    4130 F 
    g275/A                                                      +0    4130   
    g275/Z               HS65_LSS_XOR3X2        1   3.6   92  +155    4285 F 
  csa_tree_U_S65_add_90_9_groupi/out_0[16] 
S0[6].U0/f7[10] 
reg_f7_reg[6][9]/D  <<<  HS65_LS_DFPHQX9                        +0    4285   
reg_f7_reg[6][9]/CP      setup                             0  +185    4470 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)       capture                                      6127 R 
                         adjustments                          -100    6027   
-----------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :    1557ps 
Start-point  : in_reg_reg[2][0]/CP
End-point    : reg_f7_reg[6][9]/D
