// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition"

// DATE "11/14/2017 16:28:07"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module RegFile (
	clk,
	writeEnable,
	writeReg,
	writeData,
	readReg1,
	readReg2,
	readData1,
	readData2);
input 	clk;
input 	writeEnable;
input 	[4:0] writeReg;
input 	[31:0] writeData;
input 	[4:0] readReg1;
input 	[4:0] readReg2;
output 	[31:0] readData1;
output 	[31:0] readData2;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \du_mem|s_memory~389_q ;
wire \du_mem|s_memory~357_q ;
wire \du_mem|s_memory~325_q ;
wire \du_mem|s_memory~1062_combout ;
wire \du_mem|s_memory~421_q ;
wire \du_mem|s_memory~1063_combout ;
wire \du_mem|s_memory~229_q ;
wire \du_mem|s_memory~261_q ;
wire \du_mem|s_memory~197_q ;
wire \du_mem|s_memory~1064_combout ;
wire \du_mem|s_memory~293_q ;
wire \du_mem|s_memory~1065_combout ;
wire \du_mem|s_memory~133_q ;
wire \du_mem|s_memory~101_q ;
wire \du_mem|s_memory~69_q ;
wire \du_mem|s_memory~1066_combout ;
wire \du_mem|s_memory~165_q ;
wire \du_mem|s_memory~1067_combout ;
wire \du_mem|s_memory~1068_combout ;
wire \du_mem|s_memory~485_q ;
wire \du_mem|s_memory~517_q ;
wire \du_mem|s_memory~453_q ;
wire \du_mem|s_memory~1069_combout ;
wire \du_mem|s_memory~549_q ;
wire \du_mem|s_memory~1070_combout ;
wire \du_mem|s_memory~1071_combout ;
wire \du_mem|s_memory~773_q ;
wire \du_mem|s_memory~901_q ;
wire \du_mem|s_memory~645_q ;
wire \du_mem|s_memory~1072_combout ;
wire \du_mem|s_memory~1029_q ;
wire \du_mem|s_memory~1073_combout ;
wire \du_mem|s_memory~869_q ;
wire \du_mem|s_memory~741_q ;
wire \du_mem|s_memory~613_q ;
wire \du_mem|s_memory~1074_combout ;
wire \du_mem|s_memory~997_q ;
wire \du_mem|s_memory~1075_combout ;
wire \du_mem|s_memory~709_q ;
wire \du_mem|s_memory~837_q ;
wire \du_mem|s_memory~581_q ;
wire \du_mem|s_memory~1076_combout ;
wire \du_mem|s_memory~965_q ;
wire \du_mem|s_memory~1077_combout ;
wire \du_mem|s_memory~1078_combout ;
wire \du_mem|s_memory~933_q ;
wire \du_mem|s_memory~805_q ;
wire \du_mem|s_memory~677_q ;
wire \du_mem|s_memory~1079_combout ;
wire \du_mem|s_memory~1061_q ;
wire \du_mem|s_memory~1080_combout ;
wire \du_mem|s_memory~1081_combout ;
wire \du_mem|Equal0~0_combout ;
wire \du_mem|readData[31]~0_combout ;
wire \du_mem|readData[31]~1_combout ;
wire \du_mem|s_memory~260_q ;
wire \du_mem|s_memory~228_q ;
wire \du_mem|s_memory~196_q ;
wire \du_mem|s_memory~1082_combout ;
wire \du_mem|s_memory~292_q ;
wire \du_mem|s_memory~1083_combout ;
wire \du_mem|s_memory~356_q ;
wire \du_mem|s_memory~388_q ;
wire \du_mem|s_memory~324_q ;
wire \du_mem|s_memory~1084_combout ;
wire \du_mem|s_memory~420_q ;
wire \du_mem|s_memory~1085_combout ;
wire \du_mem|s_memory~100_q ;
wire \du_mem|s_memory~132_q ;
wire \du_mem|s_memory~68_q ;
wire \du_mem|s_memory~1086_combout ;
wire \du_mem|s_memory~164_q ;
wire \du_mem|s_memory~1087_combout ;
wire \du_mem|s_memory~1088_combout ;
wire \du_mem|s_memory~516_q ;
wire \du_mem|s_memory~484_q ;
wire \du_mem|s_memory~452_q ;
wire \du_mem|s_memory~1089_combout ;
wire \du_mem|s_memory~548_q ;
wire \du_mem|s_memory~1090_combout ;
wire \du_mem|s_memory~1091_combout ;
wire \du_mem|s_memory~740_q ;
wire \du_mem|s_memory~868_q ;
wire \du_mem|s_memory~612_q ;
wire \du_mem|s_memory~1092_combout ;
wire \du_mem|s_memory~996_q ;
wire \du_mem|s_memory~1093_combout ;
wire \du_mem|s_memory~900_q ;
wire \du_mem|s_memory~772_q ;
wire \du_mem|s_memory~644_q ;
wire \du_mem|s_memory~1094_combout ;
wire \du_mem|s_memory~1028_q ;
wire \du_mem|s_memory~1095_combout ;
wire \du_mem|s_memory~836_q ;
wire \du_mem|s_memory~708_q ;
wire \du_mem|s_memory~580_q ;
wire \du_mem|s_memory~1096_combout ;
wire \du_mem|s_memory~964_q ;
wire \du_mem|s_memory~1097_combout ;
wire \du_mem|s_memory~1098_combout ;
wire \du_mem|s_memory~804_q ;
wire \du_mem|s_memory~932_q ;
wire \du_mem|s_memory~676_q ;
wire \du_mem|s_memory~1099_combout ;
wire \du_mem|s_memory~1060_q ;
wire \du_mem|s_memory~1100_combout ;
wire \du_mem|s_memory~1101_combout ;
wire \du_mem|readData[30]~2_combout ;
wire \du_mem|s_memory~387_q ;
wire \du_mem|s_memory~355_q ;
wire \du_mem|s_memory~323_q ;
wire \du_mem|s_memory~1102_combout ;
wire \du_mem|s_memory~419_q ;
wire \du_mem|s_memory~1103_combout ;
wire \du_mem|s_memory~227_q ;
wire \du_mem|s_memory~259_q ;
wire \du_mem|s_memory~195_q ;
wire \du_mem|s_memory~1104_combout ;
wire \du_mem|s_memory~291_q ;
wire \du_mem|s_memory~1105_combout ;
wire \du_mem|s_memory~131_q ;
wire \du_mem|s_memory~99_q ;
wire \du_mem|s_memory~67_q ;
wire \du_mem|s_memory~1106_combout ;
wire \du_mem|s_memory~163_q ;
wire \du_mem|s_memory~1107_combout ;
wire \du_mem|s_memory~1108_combout ;
wire \du_mem|s_memory~483_q ;
wire \du_mem|s_memory~515_q ;
wire \du_mem|s_memory~451_q ;
wire \du_mem|s_memory~1109_combout ;
wire \du_mem|s_memory~547_q ;
wire \du_mem|s_memory~1110_combout ;
wire \du_mem|s_memory~1111_combout ;
wire \du_mem|s_memory~771_q ;
wire \du_mem|s_memory~899_q ;
wire \du_mem|s_memory~643_q ;
wire \du_mem|s_memory~1112_combout ;
wire \du_mem|s_memory~1027_q ;
wire \du_mem|s_memory~1113_combout ;
wire \du_mem|s_memory~867_q ;
wire \du_mem|s_memory~739_q ;
wire \du_mem|s_memory~611_q ;
wire \du_mem|s_memory~1114_combout ;
wire \du_mem|s_memory~995_q ;
wire \du_mem|s_memory~1115_combout ;
wire \du_mem|s_memory~707_q ;
wire \du_mem|s_memory~835_q ;
wire \du_mem|s_memory~579_q ;
wire \du_mem|s_memory~1116_combout ;
wire \du_mem|s_memory~963_q ;
wire \du_mem|s_memory~1117_combout ;
wire \du_mem|s_memory~1118_combout ;
wire \du_mem|s_memory~931_q ;
wire \du_mem|s_memory~803_q ;
wire \du_mem|s_memory~675_q ;
wire \du_mem|s_memory~1119_combout ;
wire \du_mem|s_memory~1059_q ;
wire \du_mem|s_memory~1120_combout ;
wire \du_mem|s_memory~1121_combout ;
wire \du_mem|readData[29]~3_combout ;
wire \du_mem|s_memory~258_q ;
wire \du_mem|s_memory~226_q ;
wire \du_mem|s_memory~194_q ;
wire \du_mem|s_memory~1122_combout ;
wire \du_mem|s_memory~290_q ;
wire \du_mem|s_memory~1123_combout ;
wire \du_mem|s_memory~354_q ;
wire \du_mem|s_memory~386_q ;
wire \du_mem|s_memory~322_q ;
wire \du_mem|s_memory~1124_combout ;
wire \du_mem|s_memory~418_q ;
wire \du_mem|s_memory~1125_combout ;
wire \du_mem|s_memory~98_q ;
wire \du_mem|s_memory~130_q ;
wire \du_mem|s_memory~66_q ;
wire \du_mem|s_memory~1126_combout ;
wire \du_mem|s_memory~162_q ;
wire \du_mem|s_memory~1127_combout ;
wire \du_mem|s_memory~1128_combout ;
wire \du_mem|s_memory~514_q ;
wire \du_mem|s_memory~482_q ;
wire \du_mem|s_memory~450_q ;
wire \du_mem|s_memory~1129_combout ;
wire \du_mem|s_memory~546_q ;
wire \du_mem|s_memory~1130_combout ;
wire \du_mem|s_memory~1131_combout ;
wire \du_mem|s_memory~738_q ;
wire \du_mem|s_memory~866_q ;
wire \du_mem|s_memory~610_q ;
wire \du_mem|s_memory~1132_combout ;
wire \du_mem|s_memory~994_q ;
wire \du_mem|s_memory~1133_combout ;
wire \du_mem|s_memory~898_q ;
wire \du_mem|s_memory~770_q ;
wire \du_mem|s_memory~642_q ;
wire \du_mem|s_memory~1134_combout ;
wire \du_mem|s_memory~1026_q ;
wire \du_mem|s_memory~1135_combout ;
wire \du_mem|s_memory~834_q ;
wire \du_mem|s_memory~706_q ;
wire \du_mem|s_memory~578_q ;
wire \du_mem|s_memory~1136_combout ;
wire \du_mem|s_memory~962_q ;
wire \du_mem|s_memory~1137_combout ;
wire \du_mem|s_memory~1138_combout ;
wire \du_mem|s_memory~802_q ;
wire \du_mem|s_memory~930_q ;
wire \du_mem|s_memory~674_q ;
wire \du_mem|s_memory~1139_combout ;
wire \du_mem|s_memory~1058_q ;
wire \du_mem|s_memory~1140_combout ;
wire \du_mem|s_memory~1141_combout ;
wire \du_mem|readData[28]~4_combout ;
wire \du_mem|s_memory~385_q ;
wire \du_mem|s_memory~353_q ;
wire \du_mem|s_memory~321_q ;
wire \du_mem|s_memory~1142_combout ;
wire \du_mem|s_memory~417_q ;
wire \du_mem|s_memory~1143_combout ;
wire \du_mem|s_memory~225_q ;
wire \du_mem|s_memory~257_q ;
wire \du_mem|s_memory~193_q ;
wire \du_mem|s_memory~1144_combout ;
wire \du_mem|s_memory~289_q ;
wire \du_mem|s_memory~1145_combout ;
wire \du_mem|s_memory~129_q ;
wire \du_mem|s_memory~97_q ;
wire \du_mem|s_memory~65_q ;
wire \du_mem|s_memory~1146_combout ;
wire \du_mem|s_memory~161_q ;
wire \du_mem|s_memory~1147_combout ;
wire \du_mem|s_memory~1148_combout ;
wire \du_mem|s_memory~481_q ;
wire \du_mem|s_memory~513_q ;
wire \du_mem|s_memory~449_q ;
wire \du_mem|s_memory~1149_combout ;
wire \du_mem|s_memory~545_q ;
wire \du_mem|s_memory~1150_combout ;
wire \du_mem|s_memory~1151_combout ;
wire \du_mem|s_memory~769_q ;
wire \du_mem|s_memory~897_q ;
wire \du_mem|s_memory~641_q ;
wire \du_mem|s_memory~1152_combout ;
wire \du_mem|s_memory~1025_q ;
wire \du_mem|s_memory~1153_combout ;
wire \du_mem|s_memory~865_q ;
wire \du_mem|s_memory~737_q ;
wire \du_mem|s_memory~609_q ;
wire \du_mem|s_memory~1154_combout ;
wire \du_mem|s_memory~993_q ;
wire \du_mem|s_memory~1155_combout ;
wire \du_mem|s_memory~705_q ;
wire \du_mem|s_memory~833_q ;
wire \du_mem|s_memory~577_q ;
wire \du_mem|s_memory~1156_combout ;
wire \du_mem|s_memory~961_q ;
wire \du_mem|s_memory~1157_combout ;
wire \du_mem|s_memory~1158_combout ;
wire \du_mem|s_memory~929_q ;
wire \du_mem|s_memory~801_q ;
wire \du_mem|s_memory~673_q ;
wire \du_mem|s_memory~1159_combout ;
wire \du_mem|s_memory~1057_q ;
wire \du_mem|s_memory~1160_combout ;
wire \du_mem|s_memory~1161_combout ;
wire \du_mem|readData[27]~5_combout ;
wire \du_mem|s_memory~256_q ;
wire \du_mem|s_memory~224_q ;
wire \du_mem|s_memory~192_q ;
wire \du_mem|s_memory~1162_combout ;
wire \du_mem|s_memory~288_q ;
wire \du_mem|s_memory~1163_combout ;
wire \du_mem|s_memory~352_q ;
wire \du_mem|s_memory~384_q ;
wire \du_mem|s_memory~320_q ;
wire \du_mem|s_memory~1164_combout ;
wire \du_mem|s_memory~416_q ;
wire \du_mem|s_memory~1165_combout ;
wire \du_mem|s_memory~96_q ;
wire \du_mem|s_memory~128_q ;
wire \du_mem|s_memory~64_q ;
wire \du_mem|s_memory~1166_combout ;
wire \du_mem|s_memory~160_q ;
wire \du_mem|s_memory~1167_combout ;
wire \du_mem|s_memory~1168_combout ;
wire \du_mem|s_memory~512_q ;
wire \du_mem|s_memory~480_q ;
wire \du_mem|s_memory~448_q ;
wire \du_mem|s_memory~1169_combout ;
wire \du_mem|s_memory~544_q ;
wire \du_mem|s_memory~1170_combout ;
wire \du_mem|s_memory~1171_combout ;
wire \du_mem|s_memory~736_q ;
wire \du_mem|s_memory~864_q ;
wire \du_mem|s_memory~608_q ;
wire \du_mem|s_memory~1172_combout ;
wire \du_mem|s_memory~992_q ;
wire \du_mem|s_memory~1173_combout ;
wire \du_mem|s_memory~896_q ;
wire \du_mem|s_memory~768_q ;
wire \du_mem|s_memory~640_q ;
wire \du_mem|s_memory~1174_combout ;
wire \du_mem|s_memory~1024_q ;
wire \du_mem|s_memory~1175_combout ;
wire \du_mem|s_memory~832_q ;
wire \du_mem|s_memory~704_q ;
wire \du_mem|s_memory~576_q ;
wire \du_mem|s_memory~1176_combout ;
wire \du_mem|s_memory~960_q ;
wire \du_mem|s_memory~1177_combout ;
wire \du_mem|s_memory~1178_combout ;
wire \du_mem|s_memory~800_q ;
wire \du_mem|s_memory~928_q ;
wire \du_mem|s_memory~672_q ;
wire \du_mem|s_memory~1179_combout ;
wire \du_mem|s_memory~1056_q ;
wire \du_mem|s_memory~1180_combout ;
wire \du_mem|s_memory~1181_combout ;
wire \du_mem|readData[26]~6_combout ;
wire \du_mem|s_memory~383_q ;
wire \du_mem|s_memory~351_q ;
wire \du_mem|s_memory~319_q ;
wire \du_mem|s_memory~1182_combout ;
wire \du_mem|s_memory~415_q ;
wire \du_mem|s_memory~1183_combout ;
wire \du_mem|s_memory~223_q ;
wire \du_mem|s_memory~255_q ;
wire \du_mem|s_memory~191_q ;
wire \du_mem|s_memory~1184_combout ;
wire \du_mem|s_memory~287_q ;
wire \du_mem|s_memory~1185_combout ;
wire \du_mem|s_memory~127_q ;
wire \du_mem|s_memory~95_q ;
wire \du_mem|s_memory~63_q ;
wire \du_mem|s_memory~1186_combout ;
wire \du_mem|s_memory~159_q ;
wire \du_mem|s_memory~1187_combout ;
wire \du_mem|s_memory~1188_combout ;
wire \du_mem|s_memory~479_q ;
wire \du_mem|s_memory~511_q ;
wire \du_mem|s_memory~447_q ;
wire \du_mem|s_memory~1189_combout ;
wire \du_mem|s_memory~543_q ;
wire \du_mem|s_memory~1190_combout ;
wire \du_mem|s_memory~1191_combout ;
wire \du_mem|s_memory~767_q ;
wire \du_mem|s_memory~895_q ;
wire \du_mem|s_memory~639_q ;
wire \du_mem|s_memory~1192_combout ;
wire \du_mem|s_memory~1023_q ;
wire \du_mem|s_memory~1193_combout ;
wire \du_mem|s_memory~863_q ;
wire \du_mem|s_memory~735_q ;
wire \du_mem|s_memory~607_q ;
wire \du_mem|s_memory~1194_combout ;
wire \du_mem|s_memory~991_q ;
wire \du_mem|s_memory~1195_combout ;
wire \du_mem|s_memory~703_q ;
wire \du_mem|s_memory~831_q ;
wire \du_mem|s_memory~575_q ;
wire \du_mem|s_memory~1196_combout ;
wire \du_mem|s_memory~959_q ;
wire \du_mem|s_memory~1197_combout ;
wire \du_mem|s_memory~1198_combout ;
wire \du_mem|s_memory~927_q ;
wire \du_mem|s_memory~799_q ;
wire \du_mem|s_memory~671_q ;
wire \du_mem|s_memory~1199_combout ;
wire \du_mem|s_memory~1055_q ;
wire \du_mem|s_memory~1200_combout ;
wire \du_mem|s_memory~1201_combout ;
wire \du_mem|readData[25]~7_combout ;
wire \du_mem|s_memory~254_q ;
wire \du_mem|s_memory~222_q ;
wire \du_mem|s_memory~190_q ;
wire \du_mem|s_memory~1202_combout ;
wire \du_mem|s_memory~286_q ;
wire \du_mem|s_memory~1203_combout ;
wire \du_mem|s_memory~350_q ;
wire \du_mem|s_memory~382_q ;
wire \du_mem|s_memory~318_q ;
wire \du_mem|s_memory~1204_combout ;
wire \du_mem|s_memory~414_q ;
wire \du_mem|s_memory~1205_combout ;
wire \du_mem|s_memory~94_q ;
wire \du_mem|s_memory~126_q ;
wire \du_mem|s_memory~62_q ;
wire \du_mem|s_memory~1206_combout ;
wire \du_mem|s_memory~158_q ;
wire \du_mem|s_memory~1207_combout ;
wire \du_mem|s_memory~1208_combout ;
wire \du_mem|s_memory~510_q ;
wire \du_mem|s_memory~478_q ;
wire \du_mem|s_memory~446_q ;
wire \du_mem|s_memory~1209_combout ;
wire \du_mem|s_memory~542_q ;
wire \du_mem|s_memory~1210_combout ;
wire \du_mem|s_memory~1211_combout ;
wire \du_mem|s_memory~734_q ;
wire \du_mem|s_memory~862_q ;
wire \du_mem|s_memory~606_q ;
wire \du_mem|s_memory~1212_combout ;
wire \du_mem|s_memory~990_q ;
wire \du_mem|s_memory~1213_combout ;
wire \du_mem|s_memory~894_q ;
wire \du_mem|s_memory~766_q ;
wire \du_mem|s_memory~638_q ;
wire \du_mem|s_memory~1214_combout ;
wire \du_mem|s_memory~1022_q ;
wire \du_mem|s_memory~1215_combout ;
wire \du_mem|s_memory~830_q ;
wire \du_mem|s_memory~702_q ;
wire \du_mem|s_memory~574_q ;
wire \du_mem|s_memory~1216_combout ;
wire \du_mem|s_memory~958_q ;
wire \du_mem|s_memory~1217_combout ;
wire \du_mem|s_memory~1218_combout ;
wire \du_mem|s_memory~798_q ;
wire \du_mem|s_memory~926_q ;
wire \du_mem|s_memory~670_q ;
wire \du_mem|s_memory~1219_combout ;
wire \du_mem|s_memory~1054_q ;
wire \du_mem|s_memory~1220_combout ;
wire \du_mem|s_memory~1221_combout ;
wire \du_mem|readData[24]~8_combout ;
wire \du_mem|s_memory~381_q ;
wire \du_mem|s_memory~349_q ;
wire \du_mem|s_memory~317_q ;
wire \du_mem|s_memory~1222_combout ;
wire \du_mem|s_memory~413_q ;
wire \du_mem|s_memory~1223_combout ;
wire \du_mem|s_memory~221_q ;
wire \du_mem|s_memory~253_q ;
wire \du_mem|s_memory~189_q ;
wire \du_mem|s_memory~1224_combout ;
wire \du_mem|s_memory~285_q ;
wire \du_mem|s_memory~1225_combout ;
wire \du_mem|s_memory~125_q ;
wire \du_mem|s_memory~93_q ;
wire \du_mem|s_memory~61_q ;
wire \du_mem|s_memory~1226_combout ;
wire \du_mem|s_memory~157_q ;
wire \du_mem|s_memory~1227_combout ;
wire \du_mem|s_memory~1228_combout ;
wire \du_mem|s_memory~477_q ;
wire \du_mem|s_memory~509_q ;
wire \du_mem|s_memory~445_q ;
wire \du_mem|s_memory~1229_combout ;
wire \du_mem|s_memory~541_q ;
wire \du_mem|s_memory~1230_combout ;
wire \du_mem|s_memory~1231_combout ;
wire \du_mem|s_memory~765_q ;
wire \du_mem|s_memory~893_q ;
wire \du_mem|s_memory~637_q ;
wire \du_mem|s_memory~1232_combout ;
wire \du_mem|s_memory~1021_q ;
wire \du_mem|s_memory~1233_combout ;
wire \du_mem|s_memory~861_q ;
wire \du_mem|s_memory~733_q ;
wire \du_mem|s_memory~605_q ;
wire \du_mem|s_memory~1234_combout ;
wire \du_mem|s_memory~989_q ;
wire \du_mem|s_memory~1235_combout ;
wire \du_mem|s_memory~701_q ;
wire \du_mem|s_memory~829_q ;
wire \du_mem|s_memory~573_q ;
wire \du_mem|s_memory~1236_combout ;
wire \du_mem|s_memory~957_q ;
wire \du_mem|s_memory~1237_combout ;
wire \du_mem|s_memory~1238_combout ;
wire \du_mem|s_memory~925_q ;
wire \du_mem|s_memory~797_q ;
wire \du_mem|s_memory~669_q ;
wire \du_mem|s_memory~1239_combout ;
wire \du_mem|s_memory~1053_q ;
wire \du_mem|s_memory~1240_combout ;
wire \du_mem|s_memory~1241_combout ;
wire \du_mem|readData[23]~9_combout ;
wire \du_mem|s_memory~252_q ;
wire \du_mem|s_memory~220_q ;
wire \du_mem|s_memory~188_q ;
wire \du_mem|s_memory~1242_combout ;
wire \du_mem|s_memory~284_q ;
wire \du_mem|s_memory~1243_combout ;
wire \du_mem|s_memory~348_q ;
wire \du_mem|s_memory~380_q ;
wire \du_mem|s_memory~316_q ;
wire \du_mem|s_memory~1244_combout ;
wire \du_mem|s_memory~412_q ;
wire \du_mem|s_memory~1245_combout ;
wire \du_mem|s_memory~92_q ;
wire \du_mem|s_memory~124_q ;
wire \du_mem|s_memory~60_q ;
wire \du_mem|s_memory~1246_combout ;
wire \du_mem|s_memory~156_q ;
wire \du_mem|s_memory~1247_combout ;
wire \du_mem|s_memory~1248_combout ;
wire \du_mem|s_memory~508_q ;
wire \du_mem|s_memory~476_q ;
wire \du_mem|s_memory~444_q ;
wire \du_mem|s_memory~1249_combout ;
wire \du_mem|s_memory~540_q ;
wire \du_mem|s_memory~1250_combout ;
wire \du_mem|s_memory~1251_combout ;
wire \du_mem|s_memory~732_q ;
wire \du_mem|s_memory~860_q ;
wire \du_mem|s_memory~604_q ;
wire \du_mem|s_memory~1252_combout ;
wire \du_mem|s_memory~988_q ;
wire \du_mem|s_memory~1253_combout ;
wire \du_mem|s_memory~892_q ;
wire \du_mem|s_memory~764_q ;
wire \du_mem|s_memory~636_q ;
wire \du_mem|s_memory~1254_combout ;
wire \du_mem|s_memory~1020_q ;
wire \du_mem|s_memory~1255_combout ;
wire \du_mem|s_memory~828_q ;
wire \du_mem|s_memory~700_q ;
wire \du_mem|s_memory~572_q ;
wire \du_mem|s_memory~1256_combout ;
wire \du_mem|s_memory~956_q ;
wire \du_mem|s_memory~1257_combout ;
wire \du_mem|s_memory~1258_combout ;
wire \du_mem|s_memory~796_q ;
wire \du_mem|s_memory~924_q ;
wire \du_mem|s_memory~668_q ;
wire \du_mem|s_memory~1259_combout ;
wire \du_mem|s_memory~1052_q ;
wire \du_mem|s_memory~1260_combout ;
wire \du_mem|s_memory~1261_combout ;
wire \du_mem|readData[22]~10_combout ;
wire \du_mem|s_memory~379_q ;
wire \du_mem|s_memory~347_q ;
wire \du_mem|s_memory~315_q ;
wire \du_mem|s_memory~1262_combout ;
wire \du_mem|s_memory~411_q ;
wire \du_mem|s_memory~1263_combout ;
wire \du_mem|s_memory~219_q ;
wire \du_mem|s_memory~251_q ;
wire \du_mem|s_memory~187_q ;
wire \du_mem|s_memory~1264_combout ;
wire \du_mem|s_memory~283_q ;
wire \du_mem|s_memory~1265_combout ;
wire \du_mem|s_memory~123_q ;
wire \du_mem|s_memory~91_q ;
wire \du_mem|s_memory~59_q ;
wire \du_mem|s_memory~1266_combout ;
wire \du_mem|s_memory~155_q ;
wire \du_mem|s_memory~1267_combout ;
wire \du_mem|s_memory~1268_combout ;
wire \du_mem|s_memory~475_q ;
wire \du_mem|s_memory~507_q ;
wire \du_mem|s_memory~443_q ;
wire \du_mem|s_memory~1269_combout ;
wire \du_mem|s_memory~539_q ;
wire \du_mem|s_memory~1270_combout ;
wire \du_mem|s_memory~1271_combout ;
wire \du_mem|s_memory~763_q ;
wire \du_mem|s_memory~891_q ;
wire \du_mem|s_memory~635_q ;
wire \du_mem|s_memory~1272_combout ;
wire \du_mem|s_memory~1019_q ;
wire \du_mem|s_memory~1273_combout ;
wire \du_mem|s_memory~859_q ;
wire \du_mem|s_memory~731_q ;
wire \du_mem|s_memory~603_q ;
wire \du_mem|s_memory~1274_combout ;
wire \du_mem|s_memory~987_q ;
wire \du_mem|s_memory~1275_combout ;
wire \du_mem|s_memory~699_q ;
wire \du_mem|s_memory~827_q ;
wire \du_mem|s_memory~571_q ;
wire \du_mem|s_memory~1276_combout ;
wire \du_mem|s_memory~955_q ;
wire \du_mem|s_memory~1277_combout ;
wire \du_mem|s_memory~1278_combout ;
wire \du_mem|s_memory~923_q ;
wire \du_mem|s_memory~795_q ;
wire \du_mem|s_memory~667_q ;
wire \du_mem|s_memory~1279_combout ;
wire \du_mem|s_memory~1051_q ;
wire \du_mem|s_memory~1280_combout ;
wire \du_mem|s_memory~1281_combout ;
wire \du_mem|readData[21]~11_combout ;
wire \du_mem|s_memory~250_q ;
wire \du_mem|s_memory~218_q ;
wire \du_mem|s_memory~186_q ;
wire \du_mem|s_memory~1282_combout ;
wire \du_mem|s_memory~282_q ;
wire \du_mem|s_memory~1283_combout ;
wire \du_mem|s_memory~346_q ;
wire \du_mem|s_memory~378_q ;
wire \du_mem|s_memory~314_q ;
wire \du_mem|s_memory~1284_combout ;
wire \du_mem|s_memory~410_q ;
wire \du_mem|s_memory~1285_combout ;
wire \du_mem|s_memory~90_q ;
wire \du_mem|s_memory~122_q ;
wire \du_mem|s_memory~58_q ;
wire \du_mem|s_memory~1286_combout ;
wire \du_mem|s_memory~154_q ;
wire \du_mem|s_memory~1287_combout ;
wire \du_mem|s_memory~1288_combout ;
wire \du_mem|s_memory~506_q ;
wire \du_mem|s_memory~474_q ;
wire \du_mem|s_memory~442_q ;
wire \du_mem|s_memory~1289_combout ;
wire \du_mem|s_memory~538_q ;
wire \du_mem|s_memory~1290_combout ;
wire \du_mem|s_memory~1291_combout ;
wire \du_mem|s_memory~730_q ;
wire \du_mem|s_memory~858_q ;
wire \du_mem|s_memory~602_q ;
wire \du_mem|s_memory~1292_combout ;
wire \du_mem|s_memory~986_q ;
wire \du_mem|s_memory~1293_combout ;
wire \du_mem|s_memory~890_q ;
wire \du_mem|s_memory~762_q ;
wire \du_mem|s_memory~634_q ;
wire \du_mem|s_memory~1294_combout ;
wire \du_mem|s_memory~1018_q ;
wire \du_mem|s_memory~1295_combout ;
wire \du_mem|s_memory~826_q ;
wire \du_mem|s_memory~698_q ;
wire \du_mem|s_memory~570_q ;
wire \du_mem|s_memory~1296_combout ;
wire \du_mem|s_memory~954_q ;
wire \du_mem|s_memory~1297_combout ;
wire \du_mem|s_memory~1298_combout ;
wire \du_mem|s_memory~794_q ;
wire \du_mem|s_memory~922_q ;
wire \du_mem|s_memory~666_q ;
wire \du_mem|s_memory~1299_combout ;
wire \du_mem|s_memory~1050_q ;
wire \du_mem|s_memory~1300_combout ;
wire \du_mem|s_memory~1301_combout ;
wire \du_mem|readData[20]~12_combout ;
wire \du_mem|s_memory~377_q ;
wire \du_mem|s_memory~345_q ;
wire \du_mem|s_memory~313_q ;
wire \du_mem|s_memory~1302_combout ;
wire \du_mem|s_memory~409_q ;
wire \du_mem|s_memory~1303_combout ;
wire \du_mem|s_memory~217_q ;
wire \du_mem|s_memory~249_q ;
wire \du_mem|s_memory~185_q ;
wire \du_mem|s_memory~1304_combout ;
wire \du_mem|s_memory~281_q ;
wire \du_mem|s_memory~1305_combout ;
wire \du_mem|s_memory~121_q ;
wire \du_mem|s_memory~89_q ;
wire \du_mem|s_memory~57_q ;
wire \du_mem|s_memory~1306_combout ;
wire \du_mem|s_memory~153_q ;
wire \du_mem|s_memory~1307_combout ;
wire \du_mem|s_memory~1308_combout ;
wire \du_mem|s_memory~473_q ;
wire \du_mem|s_memory~505_q ;
wire \du_mem|s_memory~441_q ;
wire \du_mem|s_memory~1309_combout ;
wire \du_mem|s_memory~537_q ;
wire \du_mem|s_memory~1310_combout ;
wire \du_mem|s_memory~1311_combout ;
wire \du_mem|s_memory~761_q ;
wire \du_mem|s_memory~889_q ;
wire \du_mem|s_memory~633_q ;
wire \du_mem|s_memory~1312_combout ;
wire \du_mem|s_memory~1017_q ;
wire \du_mem|s_memory~1313_combout ;
wire \du_mem|s_memory~857_q ;
wire \du_mem|s_memory~729_q ;
wire \du_mem|s_memory~601_q ;
wire \du_mem|s_memory~1314_combout ;
wire \du_mem|s_memory~985_q ;
wire \du_mem|s_memory~1315_combout ;
wire \du_mem|s_memory~697_q ;
wire \du_mem|s_memory~825_q ;
wire \du_mem|s_memory~569_q ;
wire \du_mem|s_memory~1316_combout ;
wire \du_mem|s_memory~953_q ;
wire \du_mem|s_memory~1317_combout ;
wire \du_mem|s_memory~1318_combout ;
wire \du_mem|s_memory~921_q ;
wire \du_mem|s_memory~793_q ;
wire \du_mem|s_memory~665_q ;
wire \du_mem|s_memory~1319_combout ;
wire \du_mem|s_memory~1049_q ;
wire \du_mem|s_memory~1320_combout ;
wire \du_mem|s_memory~1321_combout ;
wire \du_mem|readData[19]~13_combout ;
wire \du_mem|s_memory~248_q ;
wire \du_mem|s_memory~216_q ;
wire \du_mem|s_memory~184_q ;
wire \du_mem|s_memory~1322_combout ;
wire \du_mem|s_memory~280_q ;
wire \du_mem|s_memory~1323_combout ;
wire \du_mem|s_memory~344_q ;
wire \du_mem|s_memory~376_q ;
wire \du_mem|s_memory~312_q ;
wire \du_mem|s_memory~1324_combout ;
wire \du_mem|s_memory~408_q ;
wire \du_mem|s_memory~1325_combout ;
wire \du_mem|s_memory~88_q ;
wire \du_mem|s_memory~120_q ;
wire \du_mem|s_memory~56_q ;
wire \du_mem|s_memory~1326_combout ;
wire \du_mem|s_memory~152_q ;
wire \du_mem|s_memory~1327_combout ;
wire \du_mem|s_memory~1328_combout ;
wire \du_mem|s_memory~504_q ;
wire \du_mem|s_memory~472_q ;
wire \du_mem|s_memory~440_q ;
wire \du_mem|s_memory~1329_combout ;
wire \du_mem|s_memory~536_q ;
wire \du_mem|s_memory~1330_combout ;
wire \du_mem|s_memory~1331_combout ;
wire \du_mem|s_memory~728_q ;
wire \du_mem|s_memory~856_q ;
wire \du_mem|s_memory~600_q ;
wire \du_mem|s_memory~1332_combout ;
wire \du_mem|s_memory~984_q ;
wire \du_mem|s_memory~1333_combout ;
wire \du_mem|s_memory~888_q ;
wire \du_mem|s_memory~760_q ;
wire \du_mem|s_memory~632_q ;
wire \du_mem|s_memory~1334_combout ;
wire \du_mem|s_memory~1016_q ;
wire \du_mem|s_memory~1335_combout ;
wire \du_mem|s_memory~824_q ;
wire \du_mem|s_memory~696_q ;
wire \du_mem|s_memory~568_q ;
wire \du_mem|s_memory~1336_combout ;
wire \du_mem|s_memory~952_q ;
wire \du_mem|s_memory~1337_combout ;
wire \du_mem|s_memory~1338_combout ;
wire \du_mem|s_memory~792_q ;
wire \du_mem|s_memory~920_q ;
wire \du_mem|s_memory~664_q ;
wire \du_mem|s_memory~1339_combout ;
wire \du_mem|s_memory~1048_q ;
wire \du_mem|s_memory~1340_combout ;
wire \du_mem|s_memory~1341_combout ;
wire \du_mem|readData[18]~14_combout ;
wire \du_mem|s_memory~375_q ;
wire \du_mem|s_memory~343_q ;
wire \du_mem|s_memory~311_q ;
wire \du_mem|s_memory~1342_combout ;
wire \du_mem|s_memory~407_q ;
wire \du_mem|s_memory~1343_combout ;
wire \du_mem|s_memory~215_q ;
wire \du_mem|s_memory~247_q ;
wire \du_mem|s_memory~183_q ;
wire \du_mem|s_memory~1344_combout ;
wire \du_mem|s_memory~279_q ;
wire \du_mem|s_memory~1345_combout ;
wire \du_mem|s_memory~119_q ;
wire \du_mem|s_memory~87_q ;
wire \du_mem|s_memory~55_q ;
wire \du_mem|s_memory~1346_combout ;
wire \du_mem|s_memory~151_q ;
wire \du_mem|s_memory~1347_combout ;
wire \du_mem|s_memory~1348_combout ;
wire \du_mem|s_memory~471_q ;
wire \du_mem|s_memory~503_q ;
wire \du_mem|s_memory~439_q ;
wire \du_mem|s_memory~1349_combout ;
wire \du_mem|s_memory~535_q ;
wire \du_mem|s_memory~1350_combout ;
wire \du_mem|s_memory~1351_combout ;
wire \du_mem|s_memory~759_q ;
wire \du_mem|s_memory~887_q ;
wire \du_mem|s_memory~631_q ;
wire \du_mem|s_memory~1352_combout ;
wire \du_mem|s_memory~1015_q ;
wire \du_mem|s_memory~1353_combout ;
wire \du_mem|s_memory~855_q ;
wire \du_mem|s_memory~727_q ;
wire \du_mem|s_memory~599_q ;
wire \du_mem|s_memory~1354_combout ;
wire \du_mem|s_memory~983_q ;
wire \du_mem|s_memory~1355_combout ;
wire \du_mem|s_memory~695_q ;
wire \du_mem|s_memory~823_q ;
wire \du_mem|s_memory~567_q ;
wire \du_mem|s_memory~1356_combout ;
wire \du_mem|s_memory~951_q ;
wire \du_mem|s_memory~1357_combout ;
wire \du_mem|s_memory~1358_combout ;
wire \du_mem|s_memory~919_q ;
wire \du_mem|s_memory~791_q ;
wire \du_mem|s_memory~663_q ;
wire \du_mem|s_memory~1359_combout ;
wire \du_mem|s_memory~1047_q ;
wire \du_mem|s_memory~1360_combout ;
wire \du_mem|s_memory~1361_combout ;
wire \du_mem|readData[17]~15_combout ;
wire \du_mem|s_memory~246_q ;
wire \du_mem|s_memory~214_q ;
wire \du_mem|s_memory~182_q ;
wire \du_mem|s_memory~1362_combout ;
wire \du_mem|s_memory~278_q ;
wire \du_mem|s_memory~1363_combout ;
wire \du_mem|s_memory~342_q ;
wire \du_mem|s_memory~374_q ;
wire \du_mem|s_memory~310_q ;
wire \du_mem|s_memory~1364_combout ;
wire \du_mem|s_memory~406_q ;
wire \du_mem|s_memory~1365_combout ;
wire \du_mem|s_memory~86_q ;
wire \du_mem|s_memory~118_q ;
wire \du_mem|s_memory~54_q ;
wire \du_mem|s_memory~1366_combout ;
wire \du_mem|s_memory~150_q ;
wire \du_mem|s_memory~1367_combout ;
wire \du_mem|s_memory~1368_combout ;
wire \du_mem|s_memory~502_q ;
wire \du_mem|s_memory~470_q ;
wire \du_mem|s_memory~438_q ;
wire \du_mem|s_memory~1369_combout ;
wire \du_mem|s_memory~534_q ;
wire \du_mem|s_memory~1370_combout ;
wire \du_mem|s_memory~1371_combout ;
wire \du_mem|s_memory~726_q ;
wire \du_mem|s_memory~854_q ;
wire \du_mem|s_memory~598_q ;
wire \du_mem|s_memory~1372_combout ;
wire \du_mem|s_memory~982_q ;
wire \du_mem|s_memory~1373_combout ;
wire \du_mem|s_memory~886_q ;
wire \du_mem|s_memory~758_q ;
wire \du_mem|s_memory~630_q ;
wire \du_mem|s_memory~1374_combout ;
wire \du_mem|s_memory~1014_q ;
wire \du_mem|s_memory~1375_combout ;
wire \du_mem|s_memory~822_q ;
wire \du_mem|s_memory~694_q ;
wire \du_mem|s_memory~566_q ;
wire \du_mem|s_memory~1376_combout ;
wire \du_mem|s_memory~950_q ;
wire \du_mem|s_memory~1377_combout ;
wire \du_mem|s_memory~1378_combout ;
wire \du_mem|s_memory~790_q ;
wire \du_mem|s_memory~918_q ;
wire \du_mem|s_memory~662_q ;
wire \du_mem|s_memory~1379_combout ;
wire \du_mem|s_memory~1046_q ;
wire \du_mem|s_memory~1380_combout ;
wire \du_mem|s_memory~1381_combout ;
wire \du_mem|readData[16]~16_combout ;
wire \du_mem|s_memory~373_q ;
wire \du_mem|s_memory~341_q ;
wire \du_mem|s_memory~309_q ;
wire \du_mem|s_memory~1382_combout ;
wire \du_mem|s_memory~405_q ;
wire \du_mem|s_memory~1383_combout ;
wire \du_mem|s_memory~213_q ;
wire \du_mem|s_memory~245_q ;
wire \du_mem|s_memory~181_q ;
wire \du_mem|s_memory~1384_combout ;
wire \du_mem|s_memory~277_q ;
wire \du_mem|s_memory~1385_combout ;
wire \du_mem|s_memory~117_q ;
wire \du_mem|s_memory~85_q ;
wire \du_mem|s_memory~53_q ;
wire \du_mem|s_memory~1386_combout ;
wire \du_mem|s_memory~149_q ;
wire \du_mem|s_memory~1387_combout ;
wire \du_mem|s_memory~1388_combout ;
wire \du_mem|s_memory~469_q ;
wire \du_mem|s_memory~501_q ;
wire \du_mem|s_memory~437_q ;
wire \du_mem|s_memory~1389_combout ;
wire \du_mem|s_memory~533_q ;
wire \du_mem|s_memory~1390_combout ;
wire \du_mem|s_memory~1391_combout ;
wire \du_mem|s_memory~757_q ;
wire \du_mem|s_memory~885_q ;
wire \du_mem|s_memory~629_q ;
wire \du_mem|s_memory~1392_combout ;
wire \du_mem|s_memory~1013_q ;
wire \du_mem|s_memory~1393_combout ;
wire \du_mem|s_memory~853_q ;
wire \du_mem|s_memory~725_q ;
wire \du_mem|s_memory~597_q ;
wire \du_mem|s_memory~1394_combout ;
wire \du_mem|s_memory~981_q ;
wire \du_mem|s_memory~1395_combout ;
wire \du_mem|s_memory~693_q ;
wire \du_mem|s_memory~821_q ;
wire \du_mem|s_memory~565_q ;
wire \du_mem|s_memory~1396_combout ;
wire \du_mem|s_memory~949_q ;
wire \du_mem|s_memory~1397_combout ;
wire \du_mem|s_memory~1398_combout ;
wire \du_mem|s_memory~917_q ;
wire \du_mem|s_memory~789_q ;
wire \du_mem|s_memory~661_q ;
wire \du_mem|s_memory~1399_combout ;
wire \du_mem|s_memory~1045_q ;
wire \du_mem|s_memory~1400_combout ;
wire \du_mem|s_memory~1401_combout ;
wire \du_mem|readData[15]~17_combout ;
wire \du_mem|s_memory~244_q ;
wire \du_mem|s_memory~212_q ;
wire \du_mem|s_memory~180_q ;
wire \du_mem|s_memory~1402_combout ;
wire \du_mem|s_memory~276_q ;
wire \du_mem|s_memory~1403_combout ;
wire \du_mem|s_memory~340_q ;
wire \du_mem|s_memory~372_q ;
wire \du_mem|s_memory~308_q ;
wire \du_mem|s_memory~1404_combout ;
wire \du_mem|s_memory~404_q ;
wire \du_mem|s_memory~1405_combout ;
wire \du_mem|s_memory~84_q ;
wire \du_mem|s_memory~116_q ;
wire \du_mem|s_memory~52_q ;
wire \du_mem|s_memory~1406_combout ;
wire \du_mem|s_memory~148_q ;
wire \du_mem|s_memory~1407_combout ;
wire \du_mem|s_memory~1408_combout ;
wire \du_mem|s_memory~500_q ;
wire \du_mem|s_memory~468_q ;
wire \du_mem|s_memory~436_q ;
wire \du_mem|s_memory~1409_combout ;
wire \du_mem|s_memory~532_q ;
wire \du_mem|s_memory~1410_combout ;
wire \du_mem|s_memory~1411_combout ;
wire \du_mem|s_memory~724_q ;
wire \du_mem|s_memory~852_q ;
wire \du_mem|s_memory~596_q ;
wire \du_mem|s_memory~1412_combout ;
wire \du_mem|s_memory~980_q ;
wire \du_mem|s_memory~1413_combout ;
wire \du_mem|s_memory~884_q ;
wire \du_mem|s_memory~756_q ;
wire \du_mem|s_memory~628_q ;
wire \du_mem|s_memory~1414_combout ;
wire \du_mem|s_memory~1012_q ;
wire \du_mem|s_memory~1415_combout ;
wire \du_mem|s_memory~820_q ;
wire \du_mem|s_memory~692_q ;
wire \du_mem|s_memory~564_q ;
wire \du_mem|s_memory~1416_combout ;
wire \du_mem|s_memory~948_q ;
wire \du_mem|s_memory~1417_combout ;
wire \du_mem|s_memory~1418_combout ;
wire \du_mem|s_memory~788_q ;
wire \du_mem|s_memory~916_q ;
wire \du_mem|s_memory~660_q ;
wire \du_mem|s_memory~1419_combout ;
wire \du_mem|s_memory~1044_q ;
wire \du_mem|s_memory~1420_combout ;
wire \du_mem|s_memory~1421_combout ;
wire \du_mem|readData[14]~18_combout ;
wire \du_mem|s_memory~371_q ;
wire \du_mem|s_memory~339_q ;
wire \du_mem|s_memory~307_q ;
wire \du_mem|s_memory~1422_combout ;
wire \du_mem|s_memory~403_q ;
wire \du_mem|s_memory~1423_combout ;
wire \du_mem|s_memory~211_q ;
wire \du_mem|s_memory~243_q ;
wire \du_mem|s_memory~179_q ;
wire \du_mem|s_memory~1424_combout ;
wire \du_mem|s_memory~275_q ;
wire \du_mem|s_memory~1425_combout ;
wire \du_mem|s_memory~115_q ;
wire \du_mem|s_memory~83_q ;
wire \du_mem|s_memory~51_q ;
wire \du_mem|s_memory~1426_combout ;
wire \du_mem|s_memory~147_q ;
wire \du_mem|s_memory~1427_combout ;
wire \du_mem|s_memory~1428_combout ;
wire \du_mem|s_memory~467_q ;
wire \du_mem|s_memory~499_q ;
wire \du_mem|s_memory~435_q ;
wire \du_mem|s_memory~1429_combout ;
wire \du_mem|s_memory~531_q ;
wire \du_mem|s_memory~1430_combout ;
wire \du_mem|s_memory~1431_combout ;
wire \du_mem|s_memory~755_q ;
wire \du_mem|s_memory~883_q ;
wire \du_mem|s_memory~627_q ;
wire \du_mem|s_memory~1432_combout ;
wire \du_mem|s_memory~1011_q ;
wire \du_mem|s_memory~1433_combout ;
wire \du_mem|s_memory~851_q ;
wire \du_mem|s_memory~723_q ;
wire \du_mem|s_memory~595_q ;
wire \du_mem|s_memory~1434_combout ;
wire \du_mem|s_memory~979_q ;
wire \du_mem|s_memory~1435_combout ;
wire \du_mem|s_memory~691_q ;
wire \du_mem|s_memory~819_q ;
wire \du_mem|s_memory~563_q ;
wire \du_mem|s_memory~1436_combout ;
wire \du_mem|s_memory~947_q ;
wire \du_mem|s_memory~1437_combout ;
wire \du_mem|s_memory~1438_combout ;
wire \du_mem|s_memory~915_q ;
wire \du_mem|s_memory~787_q ;
wire \du_mem|s_memory~659_q ;
wire \du_mem|s_memory~1439_combout ;
wire \du_mem|s_memory~1043_q ;
wire \du_mem|s_memory~1440_combout ;
wire \du_mem|s_memory~1441_combout ;
wire \du_mem|readData[13]~19_combout ;
wire \du_mem|s_memory~242_q ;
wire \du_mem|s_memory~210_q ;
wire \du_mem|s_memory~178_q ;
wire \du_mem|s_memory~1442_combout ;
wire \du_mem|s_memory~274_q ;
wire \du_mem|s_memory~1443_combout ;
wire \du_mem|s_memory~338_q ;
wire \du_mem|s_memory~370_q ;
wire \du_mem|s_memory~306_q ;
wire \du_mem|s_memory~1444_combout ;
wire \du_mem|s_memory~402_q ;
wire \du_mem|s_memory~1445_combout ;
wire \du_mem|s_memory~82_q ;
wire \du_mem|s_memory~114_q ;
wire \du_mem|s_memory~50_q ;
wire \du_mem|s_memory~1446_combout ;
wire \du_mem|s_memory~146_q ;
wire \du_mem|s_memory~1447_combout ;
wire \du_mem|s_memory~1448_combout ;
wire \du_mem|s_memory~498_q ;
wire \du_mem|s_memory~466_q ;
wire \du_mem|s_memory~434_q ;
wire \du_mem|s_memory~1449_combout ;
wire \du_mem|s_memory~530_q ;
wire \du_mem|s_memory~1450_combout ;
wire \du_mem|s_memory~1451_combout ;
wire \du_mem|s_memory~722_q ;
wire \du_mem|s_memory~850_q ;
wire \du_mem|s_memory~594_q ;
wire \du_mem|s_memory~1452_combout ;
wire \du_mem|s_memory~978_q ;
wire \du_mem|s_memory~1453_combout ;
wire \du_mem|s_memory~882_q ;
wire \du_mem|s_memory~754_q ;
wire \du_mem|s_memory~626_q ;
wire \du_mem|s_memory~1454_combout ;
wire \du_mem|s_memory~1010_q ;
wire \du_mem|s_memory~1455_combout ;
wire \du_mem|s_memory~818_q ;
wire \du_mem|s_memory~690_q ;
wire \du_mem|s_memory~562_q ;
wire \du_mem|s_memory~1456_combout ;
wire \du_mem|s_memory~946_q ;
wire \du_mem|s_memory~1457_combout ;
wire \du_mem|s_memory~1458_combout ;
wire \du_mem|s_memory~786_q ;
wire \du_mem|s_memory~914_q ;
wire \du_mem|s_memory~658_q ;
wire \du_mem|s_memory~1459_combout ;
wire \du_mem|s_memory~1042_q ;
wire \du_mem|s_memory~1460_combout ;
wire \du_mem|s_memory~1461_combout ;
wire \du_mem|readData[12]~20_combout ;
wire \du_mem|s_memory~369_q ;
wire \du_mem|s_memory~337_q ;
wire \du_mem|s_memory~305_q ;
wire \du_mem|s_memory~1462_combout ;
wire \du_mem|s_memory~401_q ;
wire \du_mem|s_memory~1463_combout ;
wire \du_mem|s_memory~209_q ;
wire \du_mem|s_memory~241_q ;
wire \du_mem|s_memory~177_q ;
wire \du_mem|s_memory~1464_combout ;
wire \du_mem|s_memory~273_q ;
wire \du_mem|s_memory~1465_combout ;
wire \du_mem|s_memory~113_q ;
wire \du_mem|s_memory~81_q ;
wire \du_mem|s_memory~49_q ;
wire \du_mem|s_memory~1466_combout ;
wire \du_mem|s_memory~145_q ;
wire \du_mem|s_memory~1467_combout ;
wire \du_mem|s_memory~1468_combout ;
wire \du_mem|s_memory~465_q ;
wire \du_mem|s_memory~497_q ;
wire \du_mem|s_memory~433_q ;
wire \du_mem|s_memory~1469_combout ;
wire \du_mem|s_memory~529_q ;
wire \du_mem|s_memory~1470_combout ;
wire \du_mem|s_memory~1471_combout ;
wire \du_mem|s_memory~753_q ;
wire \du_mem|s_memory~881_q ;
wire \du_mem|s_memory~625_q ;
wire \du_mem|s_memory~1472_combout ;
wire \du_mem|s_memory~1009_q ;
wire \du_mem|s_memory~1473_combout ;
wire \du_mem|s_memory~849_q ;
wire \du_mem|s_memory~721_q ;
wire \du_mem|s_memory~593_q ;
wire \du_mem|s_memory~1474_combout ;
wire \du_mem|s_memory~977_q ;
wire \du_mem|s_memory~1475_combout ;
wire \du_mem|s_memory~689_q ;
wire \du_mem|s_memory~817_q ;
wire \du_mem|s_memory~561_q ;
wire \du_mem|s_memory~1476_combout ;
wire \du_mem|s_memory~945_q ;
wire \du_mem|s_memory~1477_combout ;
wire \du_mem|s_memory~1478_combout ;
wire \du_mem|s_memory~913_q ;
wire \du_mem|s_memory~785_q ;
wire \du_mem|s_memory~657_q ;
wire \du_mem|s_memory~1479_combout ;
wire \du_mem|s_memory~1041_q ;
wire \du_mem|s_memory~1480_combout ;
wire \du_mem|s_memory~1481_combout ;
wire \du_mem|readData[11]~21_combout ;
wire \du_mem|s_memory~240_q ;
wire \du_mem|s_memory~208_q ;
wire \du_mem|s_memory~176_q ;
wire \du_mem|s_memory~1482_combout ;
wire \du_mem|s_memory~272_q ;
wire \du_mem|s_memory~1483_combout ;
wire \du_mem|s_memory~336_q ;
wire \du_mem|s_memory~368_q ;
wire \du_mem|s_memory~304_q ;
wire \du_mem|s_memory~1484_combout ;
wire \du_mem|s_memory~400_q ;
wire \du_mem|s_memory~1485_combout ;
wire \du_mem|s_memory~80_q ;
wire \du_mem|s_memory~112_q ;
wire \du_mem|s_memory~48_q ;
wire \du_mem|s_memory~1486_combout ;
wire \du_mem|s_memory~144_q ;
wire \du_mem|s_memory~1487_combout ;
wire \du_mem|s_memory~1488_combout ;
wire \du_mem|s_memory~496_q ;
wire \du_mem|s_memory~464_q ;
wire \du_mem|s_memory~432_q ;
wire \du_mem|s_memory~1489_combout ;
wire \du_mem|s_memory~528_q ;
wire \du_mem|s_memory~1490_combout ;
wire \du_mem|s_memory~1491_combout ;
wire \du_mem|s_memory~720_q ;
wire \du_mem|s_memory~848_q ;
wire \du_mem|s_memory~592_q ;
wire \du_mem|s_memory~1492_combout ;
wire \du_mem|s_memory~976_q ;
wire \du_mem|s_memory~1493_combout ;
wire \du_mem|s_memory~880_q ;
wire \du_mem|s_memory~752_q ;
wire \du_mem|s_memory~624_q ;
wire \du_mem|s_memory~1494_combout ;
wire \du_mem|s_memory~1008_q ;
wire \du_mem|s_memory~1495_combout ;
wire \du_mem|s_memory~816_q ;
wire \du_mem|s_memory~688_q ;
wire \du_mem|s_memory~560_q ;
wire \du_mem|s_memory~1496_combout ;
wire \du_mem|s_memory~944_q ;
wire \du_mem|s_memory~1497_combout ;
wire \du_mem|s_memory~1498_combout ;
wire \du_mem|s_memory~784_q ;
wire \du_mem|s_memory~912_q ;
wire \du_mem|s_memory~656_q ;
wire \du_mem|s_memory~1499_combout ;
wire \du_mem|s_memory~1040_q ;
wire \du_mem|s_memory~1500_combout ;
wire \du_mem|s_memory~1501_combout ;
wire \du_mem|readData[10]~22_combout ;
wire \du_mem|s_memory~367_q ;
wire \du_mem|s_memory~335_q ;
wire \du_mem|s_memory~303_q ;
wire \du_mem|s_memory~1502_combout ;
wire \du_mem|s_memory~399_q ;
wire \du_mem|s_memory~1503_combout ;
wire \du_mem|s_memory~207_q ;
wire \du_mem|s_memory~239_q ;
wire \du_mem|s_memory~175_q ;
wire \du_mem|s_memory~1504_combout ;
wire \du_mem|s_memory~271_q ;
wire \du_mem|s_memory~1505_combout ;
wire \du_mem|s_memory~111_q ;
wire \du_mem|s_memory~79_q ;
wire \du_mem|s_memory~47_q ;
wire \du_mem|s_memory~1506_combout ;
wire \du_mem|s_memory~143_q ;
wire \du_mem|s_memory~1507_combout ;
wire \du_mem|s_memory~1508_combout ;
wire \du_mem|s_memory~463_q ;
wire \du_mem|s_memory~495_q ;
wire \du_mem|s_memory~431_q ;
wire \du_mem|s_memory~1509_combout ;
wire \du_mem|s_memory~527_q ;
wire \du_mem|s_memory~1510_combout ;
wire \du_mem|s_memory~1511_combout ;
wire \du_mem|s_memory~751_q ;
wire \du_mem|s_memory~879_q ;
wire \du_mem|s_memory~623_q ;
wire \du_mem|s_memory~1512_combout ;
wire \du_mem|s_memory~1007_q ;
wire \du_mem|s_memory~1513_combout ;
wire \du_mem|s_memory~847_q ;
wire \du_mem|s_memory~719_q ;
wire \du_mem|s_memory~591_q ;
wire \du_mem|s_memory~1514_combout ;
wire \du_mem|s_memory~975_q ;
wire \du_mem|s_memory~1515_combout ;
wire \du_mem|s_memory~687_q ;
wire \du_mem|s_memory~815_q ;
wire \du_mem|s_memory~559_q ;
wire \du_mem|s_memory~1516_combout ;
wire \du_mem|s_memory~943_q ;
wire \du_mem|s_memory~1517_combout ;
wire \du_mem|s_memory~1518_combout ;
wire \du_mem|s_memory~911_q ;
wire \du_mem|s_memory~783_q ;
wire \du_mem|s_memory~655_q ;
wire \du_mem|s_memory~1519_combout ;
wire \du_mem|s_memory~1039_q ;
wire \du_mem|s_memory~1520_combout ;
wire \du_mem|s_memory~1521_combout ;
wire \du_mem|readData[9]~23_combout ;
wire \du_mem|s_memory~238_q ;
wire \du_mem|s_memory~206_q ;
wire \du_mem|s_memory~174_q ;
wire \du_mem|s_memory~1522_combout ;
wire \du_mem|s_memory~270_q ;
wire \du_mem|s_memory~1523_combout ;
wire \du_mem|s_memory~334_q ;
wire \du_mem|s_memory~366_q ;
wire \du_mem|s_memory~302_q ;
wire \du_mem|s_memory~1524_combout ;
wire \du_mem|s_memory~398_q ;
wire \du_mem|s_memory~1525_combout ;
wire \du_mem|s_memory~78_q ;
wire \du_mem|s_memory~110_q ;
wire \du_mem|s_memory~46_q ;
wire \du_mem|s_memory~1526_combout ;
wire \du_mem|s_memory~142_q ;
wire \du_mem|s_memory~1527_combout ;
wire \du_mem|s_memory~1528_combout ;
wire \du_mem|s_memory~494_q ;
wire \du_mem|s_memory~462_q ;
wire \du_mem|s_memory~430_q ;
wire \du_mem|s_memory~1529_combout ;
wire \du_mem|s_memory~526_q ;
wire \du_mem|s_memory~1530_combout ;
wire \du_mem|s_memory~1531_combout ;
wire \du_mem|s_memory~718_q ;
wire \du_mem|s_memory~846_q ;
wire \du_mem|s_memory~590_q ;
wire \du_mem|s_memory~1532_combout ;
wire \du_mem|s_memory~974_q ;
wire \du_mem|s_memory~1533_combout ;
wire \du_mem|s_memory~878_q ;
wire \du_mem|s_memory~750_q ;
wire \du_mem|s_memory~622_q ;
wire \du_mem|s_memory~1534_combout ;
wire \du_mem|s_memory~1006_q ;
wire \du_mem|s_memory~1535_combout ;
wire \du_mem|s_memory~814_q ;
wire \du_mem|s_memory~686_q ;
wire \du_mem|s_memory~558_q ;
wire \du_mem|s_memory~1536_combout ;
wire \du_mem|s_memory~942_q ;
wire \du_mem|s_memory~1537_combout ;
wire \du_mem|s_memory~1538_combout ;
wire \du_mem|s_memory~782_q ;
wire \du_mem|s_memory~910_q ;
wire \du_mem|s_memory~654_q ;
wire \du_mem|s_memory~1539_combout ;
wire \du_mem|s_memory~1038_q ;
wire \du_mem|s_memory~1540_combout ;
wire \du_mem|s_memory~1541_combout ;
wire \du_mem|readData[8]~24_combout ;
wire \du_mem|s_memory~365_q ;
wire \du_mem|s_memory~333_q ;
wire \du_mem|s_memory~301_q ;
wire \du_mem|s_memory~1542_combout ;
wire \du_mem|s_memory~397_q ;
wire \du_mem|s_memory~1543_combout ;
wire \du_mem|s_memory~205_q ;
wire \du_mem|s_memory~237_q ;
wire \du_mem|s_memory~173_q ;
wire \du_mem|s_memory~1544_combout ;
wire \du_mem|s_memory~269_q ;
wire \du_mem|s_memory~1545_combout ;
wire \du_mem|s_memory~109_q ;
wire \du_mem|s_memory~77_q ;
wire \du_mem|s_memory~45_q ;
wire \du_mem|s_memory~1546_combout ;
wire \du_mem|s_memory~141_q ;
wire \du_mem|s_memory~1547_combout ;
wire \du_mem|s_memory~1548_combout ;
wire \du_mem|s_memory~461_q ;
wire \du_mem|s_memory~493_q ;
wire \du_mem|s_memory~429_q ;
wire \du_mem|s_memory~1549_combout ;
wire \du_mem|s_memory~525_q ;
wire \du_mem|s_memory~1550_combout ;
wire \du_mem|s_memory~1551_combout ;
wire \du_mem|s_memory~749_q ;
wire \du_mem|s_memory~877_q ;
wire \du_mem|s_memory~621_q ;
wire \du_mem|s_memory~1552_combout ;
wire \du_mem|s_memory~1005_q ;
wire \du_mem|s_memory~1553_combout ;
wire \du_mem|s_memory~845_q ;
wire \du_mem|s_memory~717_q ;
wire \du_mem|s_memory~589_q ;
wire \du_mem|s_memory~1554_combout ;
wire \du_mem|s_memory~973_q ;
wire \du_mem|s_memory~1555_combout ;
wire \du_mem|s_memory~685_q ;
wire \du_mem|s_memory~813_q ;
wire \du_mem|s_memory~557_q ;
wire \du_mem|s_memory~1556_combout ;
wire \du_mem|s_memory~941_q ;
wire \du_mem|s_memory~1557_combout ;
wire \du_mem|s_memory~1558_combout ;
wire \du_mem|s_memory~909_q ;
wire \du_mem|s_memory~781_q ;
wire \du_mem|s_memory~653_q ;
wire \du_mem|s_memory~1559_combout ;
wire \du_mem|s_memory~1037_q ;
wire \du_mem|s_memory~1560_combout ;
wire \du_mem|s_memory~1561_combout ;
wire \du_mem|readData[7]~25_combout ;
wire \du_mem|s_memory~236_q ;
wire \du_mem|s_memory~204_q ;
wire \du_mem|s_memory~172_q ;
wire \du_mem|s_memory~1562_combout ;
wire \du_mem|s_memory~268_q ;
wire \du_mem|s_memory~1563_combout ;
wire \du_mem|s_memory~332_q ;
wire \du_mem|s_memory~364_q ;
wire \du_mem|s_memory~300_q ;
wire \du_mem|s_memory~1564_combout ;
wire \du_mem|s_memory~396_q ;
wire \du_mem|s_memory~1565_combout ;
wire \du_mem|s_memory~76_q ;
wire \du_mem|s_memory~108_q ;
wire \du_mem|s_memory~44_q ;
wire \du_mem|s_memory~1566_combout ;
wire \du_mem|s_memory~140_q ;
wire \du_mem|s_memory~1567_combout ;
wire \du_mem|s_memory~1568_combout ;
wire \du_mem|s_memory~492_q ;
wire \du_mem|s_memory~460_q ;
wire \du_mem|s_memory~428_q ;
wire \du_mem|s_memory~1569_combout ;
wire \du_mem|s_memory~524_q ;
wire \du_mem|s_memory~1570_combout ;
wire \du_mem|s_memory~1571_combout ;
wire \du_mem|s_memory~716_q ;
wire \du_mem|s_memory~844_q ;
wire \du_mem|s_memory~588_q ;
wire \du_mem|s_memory~1572_combout ;
wire \du_mem|s_memory~972_q ;
wire \du_mem|s_memory~1573_combout ;
wire \du_mem|s_memory~876_q ;
wire \du_mem|s_memory~748_q ;
wire \du_mem|s_memory~620_q ;
wire \du_mem|s_memory~1574_combout ;
wire \du_mem|s_memory~1004_q ;
wire \du_mem|s_memory~1575_combout ;
wire \du_mem|s_memory~812_q ;
wire \du_mem|s_memory~684_q ;
wire \du_mem|s_memory~556_q ;
wire \du_mem|s_memory~1576_combout ;
wire \du_mem|s_memory~940_q ;
wire \du_mem|s_memory~1577_combout ;
wire \du_mem|s_memory~1578_combout ;
wire \du_mem|s_memory~780_q ;
wire \du_mem|s_memory~908_q ;
wire \du_mem|s_memory~652_q ;
wire \du_mem|s_memory~1579_combout ;
wire \du_mem|s_memory~1036_q ;
wire \du_mem|s_memory~1580_combout ;
wire \du_mem|s_memory~1581_combout ;
wire \du_mem|readData[6]~26_combout ;
wire \du_mem|s_memory~363_q ;
wire \du_mem|s_memory~331_q ;
wire \du_mem|s_memory~299_q ;
wire \du_mem|s_memory~1582_combout ;
wire \du_mem|s_memory~395_q ;
wire \du_mem|s_memory~1583_combout ;
wire \du_mem|s_memory~203_q ;
wire \du_mem|s_memory~235_q ;
wire \du_mem|s_memory~171_q ;
wire \du_mem|s_memory~1584_combout ;
wire \du_mem|s_memory~267_q ;
wire \du_mem|s_memory~1585_combout ;
wire \du_mem|s_memory~107_q ;
wire \du_mem|s_memory~75_q ;
wire \du_mem|s_memory~43_q ;
wire \du_mem|s_memory~1586_combout ;
wire \du_mem|s_memory~139_q ;
wire \du_mem|s_memory~1587_combout ;
wire \du_mem|s_memory~1588_combout ;
wire \du_mem|s_memory~459_q ;
wire \du_mem|s_memory~491_q ;
wire \du_mem|s_memory~427_q ;
wire \du_mem|s_memory~1589_combout ;
wire \du_mem|s_memory~523_q ;
wire \du_mem|s_memory~1590_combout ;
wire \du_mem|s_memory~1591_combout ;
wire \du_mem|s_memory~747_q ;
wire \du_mem|s_memory~875_q ;
wire \du_mem|s_memory~619_q ;
wire \du_mem|s_memory~1592_combout ;
wire \du_mem|s_memory~1003_q ;
wire \du_mem|s_memory~1593_combout ;
wire \du_mem|s_memory~843_q ;
wire \du_mem|s_memory~715_q ;
wire \du_mem|s_memory~587_q ;
wire \du_mem|s_memory~1594_combout ;
wire \du_mem|s_memory~971_q ;
wire \du_mem|s_memory~1595_combout ;
wire \du_mem|s_memory~683_q ;
wire \du_mem|s_memory~811_q ;
wire \du_mem|s_memory~555_q ;
wire \du_mem|s_memory~1596_combout ;
wire \du_mem|s_memory~939_q ;
wire \du_mem|s_memory~1597_combout ;
wire \du_mem|s_memory~1598_combout ;
wire \du_mem|s_memory~907_q ;
wire \du_mem|s_memory~779_q ;
wire \du_mem|s_memory~651_q ;
wire \du_mem|s_memory~1599_combout ;
wire \du_mem|s_memory~1035_q ;
wire \du_mem|s_memory~1600_combout ;
wire \du_mem|s_memory~1601_combout ;
wire \du_mem|readData[5]~27_combout ;
wire \du_mem|s_memory~234_q ;
wire \du_mem|s_memory~202_q ;
wire \du_mem|s_memory~170_q ;
wire \du_mem|s_memory~1602_combout ;
wire \du_mem|s_memory~266_q ;
wire \du_mem|s_memory~1603_combout ;
wire \du_mem|s_memory~330_q ;
wire \du_mem|s_memory~362_q ;
wire \du_mem|s_memory~298_q ;
wire \du_mem|s_memory~1604_combout ;
wire \du_mem|s_memory~394_q ;
wire \du_mem|s_memory~1605_combout ;
wire \du_mem|s_memory~74_q ;
wire \du_mem|s_memory~106_q ;
wire \du_mem|s_memory~42_q ;
wire \du_mem|s_memory~1606_combout ;
wire \du_mem|s_memory~138_q ;
wire \du_mem|s_memory~1607_combout ;
wire \du_mem|s_memory~1608_combout ;
wire \du_mem|s_memory~490_q ;
wire \du_mem|s_memory~458_q ;
wire \du_mem|s_memory~426_q ;
wire \du_mem|s_memory~1609_combout ;
wire \du_mem|s_memory~522_q ;
wire \du_mem|s_memory~1610_combout ;
wire \du_mem|s_memory~1611_combout ;
wire \du_mem|s_memory~714_q ;
wire \du_mem|s_memory~842_q ;
wire \du_mem|s_memory~586_q ;
wire \du_mem|s_memory~1612_combout ;
wire \du_mem|s_memory~970_q ;
wire \du_mem|s_memory~1613_combout ;
wire \du_mem|s_memory~874_q ;
wire \du_mem|s_memory~746_q ;
wire \du_mem|s_memory~618_q ;
wire \du_mem|s_memory~1614_combout ;
wire \du_mem|s_memory~1002_q ;
wire \du_mem|s_memory~1615_combout ;
wire \du_mem|s_memory~810_q ;
wire \du_mem|s_memory~682_q ;
wire \du_mem|s_memory~554_q ;
wire \du_mem|s_memory~1616_combout ;
wire \du_mem|s_memory~938_q ;
wire \du_mem|s_memory~1617_combout ;
wire \du_mem|s_memory~1618_combout ;
wire \du_mem|s_memory~778_q ;
wire \du_mem|s_memory~906_q ;
wire \du_mem|s_memory~650_q ;
wire \du_mem|s_memory~1619_combout ;
wire \du_mem|s_memory~1034_q ;
wire \du_mem|s_memory~1620_combout ;
wire \du_mem|s_memory~1621_combout ;
wire \du_mem|readData[4]~28_combout ;
wire \du_mem|s_memory~361_q ;
wire \du_mem|s_memory~329_q ;
wire \du_mem|s_memory~297_q ;
wire \du_mem|s_memory~1622_combout ;
wire \du_mem|s_memory~393_q ;
wire \du_mem|s_memory~1623_combout ;
wire \du_mem|s_memory~201_q ;
wire \du_mem|s_memory~233_q ;
wire \du_mem|s_memory~169_q ;
wire \du_mem|s_memory~1624_combout ;
wire \du_mem|s_memory~265_q ;
wire \du_mem|s_memory~1625_combout ;
wire \du_mem|s_memory~105_q ;
wire \du_mem|s_memory~73_q ;
wire \du_mem|s_memory~41_q ;
wire \du_mem|s_memory~1626_combout ;
wire \du_mem|s_memory~137_q ;
wire \du_mem|s_memory~1627_combout ;
wire \du_mem|s_memory~1628_combout ;
wire \du_mem|s_memory~457_q ;
wire \du_mem|s_memory~489_q ;
wire \du_mem|s_memory~425_q ;
wire \du_mem|s_memory~1629_combout ;
wire \du_mem|s_memory~521_q ;
wire \du_mem|s_memory~1630_combout ;
wire \du_mem|s_memory~1631_combout ;
wire \du_mem|s_memory~745_q ;
wire \du_mem|s_memory~873_q ;
wire \du_mem|s_memory~617_q ;
wire \du_mem|s_memory~1632_combout ;
wire \du_mem|s_memory~1001_q ;
wire \du_mem|s_memory~1633_combout ;
wire \du_mem|s_memory~841_q ;
wire \du_mem|s_memory~713_q ;
wire \du_mem|s_memory~585_q ;
wire \du_mem|s_memory~1634_combout ;
wire \du_mem|s_memory~969_q ;
wire \du_mem|s_memory~1635_combout ;
wire \du_mem|s_memory~681_q ;
wire \du_mem|s_memory~809_q ;
wire \du_mem|s_memory~553_q ;
wire \du_mem|s_memory~1636_combout ;
wire \du_mem|s_memory~937_q ;
wire \du_mem|s_memory~1637_combout ;
wire \du_mem|s_memory~1638_combout ;
wire \du_mem|s_memory~905_q ;
wire \du_mem|s_memory~777_q ;
wire \du_mem|s_memory~649_q ;
wire \du_mem|s_memory~1639_combout ;
wire \du_mem|s_memory~1033_q ;
wire \du_mem|s_memory~1640_combout ;
wire \du_mem|s_memory~1641_combout ;
wire \du_mem|readData[3]~29_combout ;
wire \du_mem|s_memory~232_q ;
wire \du_mem|s_memory~200_q ;
wire \du_mem|s_memory~168_q ;
wire \du_mem|s_memory~1642_combout ;
wire \du_mem|s_memory~264_q ;
wire \du_mem|s_memory~1643_combout ;
wire \du_mem|s_memory~328_q ;
wire \du_mem|s_memory~360_q ;
wire \du_mem|s_memory~296_q ;
wire \du_mem|s_memory~1644_combout ;
wire \du_mem|s_memory~392_q ;
wire \du_mem|s_memory~1645_combout ;
wire \du_mem|s_memory~72_q ;
wire \du_mem|s_memory~104_q ;
wire \du_mem|s_memory~40_q ;
wire \du_mem|s_memory~1646_combout ;
wire \du_mem|s_memory~136_q ;
wire \du_mem|s_memory~1647_combout ;
wire \du_mem|s_memory~1648_combout ;
wire \du_mem|s_memory~488_q ;
wire \du_mem|s_memory~456_q ;
wire \du_mem|s_memory~424_q ;
wire \du_mem|s_memory~1649_combout ;
wire \du_mem|s_memory~520_q ;
wire \du_mem|s_memory~1650_combout ;
wire \du_mem|s_memory~1651_combout ;
wire \du_mem|s_memory~712_q ;
wire \du_mem|s_memory~840_q ;
wire \du_mem|s_memory~584_q ;
wire \du_mem|s_memory~1652_combout ;
wire \du_mem|s_memory~968_q ;
wire \du_mem|s_memory~1653_combout ;
wire \du_mem|s_memory~872_q ;
wire \du_mem|s_memory~744_q ;
wire \du_mem|s_memory~616_q ;
wire \du_mem|s_memory~1654_combout ;
wire \du_mem|s_memory~1000_q ;
wire \du_mem|s_memory~1655_combout ;
wire \du_mem|s_memory~808_q ;
wire \du_mem|s_memory~680_q ;
wire \du_mem|s_memory~552_q ;
wire \du_mem|s_memory~1656_combout ;
wire \du_mem|s_memory~936_q ;
wire \du_mem|s_memory~1657_combout ;
wire \du_mem|s_memory~1658_combout ;
wire \du_mem|s_memory~776_q ;
wire \du_mem|s_memory~904_q ;
wire \du_mem|s_memory~648_q ;
wire \du_mem|s_memory~1659_combout ;
wire \du_mem|s_memory~1032_q ;
wire \du_mem|s_memory~1660_combout ;
wire \du_mem|s_memory~1661_combout ;
wire \du_mem|readData[2]~30_combout ;
wire \du_mem|s_memory~359_q ;
wire \du_mem|s_memory~327_q ;
wire \du_mem|s_memory~295_q ;
wire \du_mem|s_memory~1662_combout ;
wire \du_mem|s_memory~391_q ;
wire \du_mem|s_memory~1663_combout ;
wire \du_mem|s_memory~199_q ;
wire \du_mem|s_memory~231_q ;
wire \du_mem|s_memory~167_q ;
wire \du_mem|s_memory~1664_combout ;
wire \du_mem|s_memory~263_q ;
wire \du_mem|s_memory~1665_combout ;
wire \du_mem|s_memory~103_q ;
wire \du_mem|s_memory~71_q ;
wire \du_mem|s_memory~39_q ;
wire \du_mem|s_memory~1666_combout ;
wire \du_mem|s_memory~135_q ;
wire \du_mem|s_memory~1667_combout ;
wire \du_mem|s_memory~1668_combout ;
wire \du_mem|s_memory~455_q ;
wire \du_mem|s_memory~487_q ;
wire \du_mem|s_memory~423_q ;
wire \du_mem|s_memory~1669_combout ;
wire \du_mem|s_memory~519_q ;
wire \du_mem|s_memory~1670_combout ;
wire \du_mem|s_memory~1671_combout ;
wire \du_mem|s_memory~743_q ;
wire \du_mem|s_memory~871_q ;
wire \du_mem|s_memory~615_q ;
wire \du_mem|s_memory~1672_combout ;
wire \du_mem|s_memory~999_q ;
wire \du_mem|s_memory~1673_combout ;
wire \du_mem|s_memory~839_q ;
wire \du_mem|s_memory~711_q ;
wire \du_mem|s_memory~583_q ;
wire \du_mem|s_memory~1674_combout ;
wire \du_mem|s_memory~967_q ;
wire \du_mem|s_memory~1675_combout ;
wire \du_mem|s_memory~679_q ;
wire \du_mem|s_memory~807_q ;
wire \du_mem|s_memory~551_q ;
wire \du_mem|s_memory~1676_combout ;
wire \du_mem|s_memory~935_q ;
wire \du_mem|s_memory~1677_combout ;
wire \du_mem|s_memory~1678_combout ;
wire \du_mem|s_memory~903_q ;
wire \du_mem|s_memory~775_q ;
wire \du_mem|s_memory~647_q ;
wire \du_mem|s_memory~1679_combout ;
wire \du_mem|s_memory~1031_q ;
wire \du_mem|s_memory~1680_combout ;
wire \du_mem|s_memory~1681_combout ;
wire \du_mem|readData[1]~31_combout ;
wire \du_mem|s_memory~230_q ;
wire \du_mem|s_memory~198_q ;
wire \du_mem|s_memory~166_q ;
wire \du_mem|s_memory~1682_combout ;
wire \du_mem|s_memory~262_q ;
wire \du_mem|s_memory~1683_combout ;
wire \du_mem|s_memory~326_q ;
wire \du_mem|s_memory~358_q ;
wire \du_mem|s_memory~294_q ;
wire \du_mem|s_memory~1684_combout ;
wire \du_mem|s_memory~390_q ;
wire \du_mem|s_memory~1685_combout ;
wire \du_mem|s_memory~70_q ;
wire \du_mem|s_memory~102_q ;
wire \du_mem|s_memory~38_q ;
wire \du_mem|s_memory~1686_combout ;
wire \du_mem|s_memory~134_q ;
wire \du_mem|s_memory~1687_combout ;
wire \du_mem|s_memory~1688_combout ;
wire \du_mem|s_memory~486_q ;
wire \du_mem|s_memory~454_q ;
wire \du_mem|s_memory~422_q ;
wire \du_mem|s_memory~1689_combout ;
wire \du_mem|s_memory~518_q ;
wire \du_mem|s_memory~1690_combout ;
wire \du_mem|s_memory~1691_combout ;
wire \du_mem|s_memory~710_q ;
wire \du_mem|s_memory~838_q ;
wire \du_mem|s_memory~582_q ;
wire \du_mem|s_memory~1692_combout ;
wire \du_mem|s_memory~966_q ;
wire \du_mem|s_memory~1693_combout ;
wire \du_mem|s_memory~870_q ;
wire \du_mem|s_memory~742_q ;
wire \du_mem|s_memory~614_q ;
wire \du_mem|s_memory~1694_combout ;
wire \du_mem|s_memory~998_q ;
wire \du_mem|s_memory~1695_combout ;
wire \du_mem|s_memory~806_q ;
wire \du_mem|s_memory~678_q ;
wire \du_mem|s_memory~550_q ;
wire \du_mem|s_memory~1696_combout ;
wire \du_mem|s_memory~934_q ;
wire \du_mem|s_memory~1697_combout ;
wire \du_mem|s_memory~1698_combout ;
wire \du_mem|s_memory~774_q ;
wire \du_mem|s_memory~902_q ;
wire \du_mem|s_memory~646_q ;
wire \du_mem|s_memory~1699_combout ;
wire \du_mem|s_memory~1030_q ;
wire \du_mem|s_memory~1700_combout ;
wire \du_mem|s_memory~1701_combout ;
wire \du_mem|readData[0]~32_combout ;
wire \du_mem|s_memory~1062GND_combout ;
wire \clk~input_o ;
wire \writeData[0]~input_o ;
wire \writeEnable~input_o ;
wire \writeReg[4]~input_o ;
wire \writeReg[0]~input_o ;
wire \writeReg[1]~input_o ;
wire \writeReg[2]~input_o ;
wire \writeReg[3]~input_o ;
wire \rs_mem|s_memory~1702_combout ;
wire \rs_mem|s_memory~1703_combout ;
wire \rs_mem|s_memory~742_q ;
wire \readReg1[2]~input_o ;
wire \rs_mem|s_memory~1704_combout ;
wire \rs_mem|s_memory~1705_combout ;
wire \rs_mem|s_memory~870_q ;
wire \readReg1[3]~input_o ;
wire \rs_mem|s_memory~1706_combout ;
wire \rs_mem|s_memory~1707_combout ;
wire \rs_mem|s_memory~614_q ;
wire \rs_mem|s_memory~1062_combout ;
wire \rs_mem|s_memory~1708_combout ;
wire \rs_mem|s_memory~1709_combout ;
wire \rs_mem|s_memory~998_q ;
wire \rs_mem|s_memory~1063_combout ;
wire \readReg1[1]~input_o ;
wire \rs_mem|s_memory~1710_combout ;
wire \rs_mem|s_memory~1711_combout ;
wire \rs_mem|s_memory~838_q ;
wire \rs_mem|s_memory~1712_combout ;
wire \rs_mem|s_memory~1713_combout ;
wire \rs_mem|s_memory~710_q ;
wire \rs_mem|s_memory~1714_combout ;
wire \rs_mem|s_memory~1715_combout ;
wire \rs_mem|s_memory~582_q ;
wire \rs_mem|s_memory~1064_combout ;
wire \rs_mem|s_memory~1716_combout ;
wire \rs_mem|s_memory~1717_combout ;
wire \rs_mem|s_memory~966_q ;
wire \rs_mem|s_memory~1065_combout ;
wire \readReg1[0]~input_o ;
wire \rs_mem|s_memory~1718_combout ;
wire \rs_mem|s_memory~1719_combout ;
wire \rs_mem|s_memory~678_q ;
wire \rs_mem|s_memory~1720_combout ;
wire \rs_mem|s_memory~1721_combout ;
wire \rs_mem|s_memory~806_q ;
wire \rs_mem|s_memory~1722_combout ;
wire \rs_mem|s_memory~1723_combout ;
wire \rs_mem|s_memory~550_q ;
wire \rs_mem|s_memory~1066_combout ;
wire \rs_mem|s_memory~1724_combout ;
wire \rs_mem|s_memory~1725_combout ;
wire \rs_mem|s_memory~934_q ;
wire \rs_mem|s_memory~1067_combout ;
wire \rs_mem|s_memory~1068_combout ;
wire \rs_mem|s_memory~1726_combout ;
wire \rs_mem|s_memory~1727_combout ;
wire \rs_mem|s_memory~902_q ;
wire \rs_mem|s_memory~1728_combout ;
wire \rs_mem|s_memory~1729_combout ;
wire \rs_mem|s_memory~774_q ;
wire \rs_mem|s_memory~1730_combout ;
wire \rs_mem|s_memory~1731_combout ;
wire \rs_mem|s_memory~646_q ;
wire \rs_mem|s_memory~1069_combout ;
wire \rs_mem|s_memory~1732_combout ;
wire \rs_mem|s_memory~1733_combout ;
wire \rs_mem|s_memory~1030_q ;
wire \rs_mem|s_memory~1070_combout ;
wire \rs_mem|s_memory~1071_combout ;
wire \readReg1[4]~input_o ;
wire \rs_mem|s_memory~1734_combout ;
wire \rs_mem|s_memory~358_q ;
wire \rs_mem|s_memory~1735_combout ;
wire \rs_mem|s_memory~326_q ;
wire \rs_mem|s_memory~1736_combout ;
wire \rs_mem|s_memory~294_q ;
wire \rs_mem|s_memory~1072_combout ;
wire \rs_mem|s_memory~1737_combout ;
wire \rs_mem|s_memory~390_q ;
wire \rs_mem|s_memory~1073_combout ;
wire \rs_mem|s_memory~1738_combout ;
wire \rs_mem|s_memory~198_q ;
wire \rs_mem|s_memory~1739_combout ;
wire \rs_mem|s_memory~230_q ;
wire \rs_mem|s_memory~1740_combout ;
wire \rs_mem|s_memory~166_q ;
wire \rs_mem|s_memory~1074_combout ;
wire \rs_mem|s_memory~1741_combout ;
wire \rs_mem|s_memory~262_q ;
wire \rs_mem|s_memory~1075_combout ;
wire \rs_mem|s_memory~1742_combout ;
wire \rs_mem|s_memory~102_q ;
wire \rs_mem|s_memory~1743_combout ;
wire \rs_mem|s_memory~70_q ;
wire \rs_mem|s_memory~1744_combout ;
wire \rs_mem|s_memory~38_q ;
wire \rs_mem|s_memory~1076_combout ;
wire \rs_mem|s_memory~1745_combout ;
wire \rs_mem|s_memory~134_q ;
wire \rs_mem|s_memory~1077_combout ;
wire \rs_mem|s_memory~1078_combout ;
wire \rs_mem|s_memory~1746_combout ;
wire \rs_mem|s_memory~454_q ;
wire \rs_mem|s_memory~1747_combout ;
wire \rs_mem|s_memory~486_q ;
wire \rs_mem|s_memory~1748_combout ;
wire \rs_mem|s_memory~422_q ;
wire \rs_mem|s_memory~1079_combout ;
wire \rs_mem|s_memory~1749_combout ;
wire \rs_mem|s_memory~518_q ;
wire \rs_mem|s_memory~1080_combout ;
wire \rs_mem|s_memory~1081_combout ;
wire \rs_mem|Equal0~0_combout ;
wire \rs_mem|readData[0]~0_combout ;
wire \writeData[1]~input_o ;
wire \rs_mem|s_memory~711_q ;
wire \rs_mem|s_memory~839_q ;
wire \rs_mem|s_memory~583_q ;
wire \rs_mem|s_memory~1082_combout ;
wire \rs_mem|s_memory~967_q ;
wire \rs_mem|s_memory~1083_combout ;
wire \rs_mem|s_memory~871_q ;
wire \rs_mem|s_memory~743_q ;
wire \rs_mem|s_memory~615_q ;
wire \rs_mem|s_memory~1084_combout ;
wire \rs_mem|s_memory~999_q ;
wire \rs_mem|s_memory~1085_combout ;
wire \rs_mem|s_memory~807_q ;
wire \rs_mem|s_memory~679_q ;
wire \rs_mem|s_memory~551_q ;
wire \rs_mem|s_memory~1086_combout ;
wire \rs_mem|s_memory~935_q ;
wire \rs_mem|s_memory~1087_combout ;
wire \rs_mem|s_memory~1088_combout ;
wire \rs_mem|s_memory~775_q ;
wire \rs_mem|s_memory~903_q ;
wire \rs_mem|s_memory~647_q ;
wire \rs_mem|s_memory~1089_combout ;
wire \rs_mem|s_memory~1031_q ;
wire \rs_mem|s_memory~1090_combout ;
wire \rs_mem|s_memory~1091_combout ;
wire \rs_mem|s_memory~231_q ;
wire \rs_mem|s_memory~199_q ;
wire \rs_mem|s_memory~167_q ;
wire \rs_mem|s_memory~1092_combout ;
wire \rs_mem|s_memory~263_q ;
wire \rs_mem|s_memory~1093_combout ;
wire \rs_mem|s_memory~327_q ;
wire \rs_mem|s_memory~359_q ;
wire \rs_mem|s_memory~295_q ;
wire \rs_mem|s_memory~1094_combout ;
wire \rs_mem|s_memory~391_q ;
wire \rs_mem|s_memory~1095_combout ;
wire \rs_mem|s_memory~71_q ;
wire \rs_mem|s_memory~103_q ;
wire \rs_mem|s_memory~39_q ;
wire \rs_mem|s_memory~1096_combout ;
wire \rs_mem|s_memory~135_q ;
wire \rs_mem|s_memory~1097_combout ;
wire \rs_mem|s_memory~1098_combout ;
wire \rs_mem|s_memory~487_q ;
wire \rs_mem|s_memory~455_q ;
wire \rs_mem|s_memory~423_q ;
wire \rs_mem|s_memory~1099_combout ;
wire \rs_mem|s_memory~519_q ;
wire \rs_mem|s_memory~1100_combout ;
wire \rs_mem|s_memory~1101_combout ;
wire \rs_mem|readData[1]~1_combout ;
wire \writeData[2]~input_o ;
wire \rs_mem|s_memory~744_q ;
wire \rs_mem|s_memory~872_q ;
wire \rs_mem|s_memory~616_q ;
wire \rs_mem|s_memory~1102_combout ;
wire \rs_mem|s_memory~1000_q ;
wire \rs_mem|s_memory~1103_combout ;
wire \rs_mem|s_memory~840_q ;
wire \rs_mem|s_memory~712_q ;
wire \rs_mem|s_memory~584_q ;
wire \rs_mem|s_memory~1104_combout ;
wire \rs_mem|s_memory~968_q ;
wire \rs_mem|s_memory~1105_combout ;
wire \rs_mem|s_memory~680_q ;
wire \rs_mem|s_memory~808_q ;
wire \rs_mem|s_memory~552_q ;
wire \rs_mem|s_memory~1106_combout ;
wire \rs_mem|s_memory~936_q ;
wire \rs_mem|s_memory~1107_combout ;
wire \rs_mem|s_memory~1108_combout ;
wire \rs_mem|s_memory~904_q ;
wire \rs_mem|s_memory~776_q ;
wire \rs_mem|s_memory~648_q ;
wire \rs_mem|s_memory~1109_combout ;
wire \rs_mem|s_memory~1032_q ;
wire \rs_mem|s_memory~1110_combout ;
wire \rs_mem|s_memory~1111_combout ;
wire \rs_mem|s_memory~360_q ;
wire \rs_mem|s_memory~328_q ;
wire \rs_mem|s_memory~296_q ;
wire \rs_mem|s_memory~1112_combout ;
wire \rs_mem|s_memory~392_q ;
wire \rs_mem|s_memory~1113_combout ;
wire \rs_mem|s_memory~200_q ;
wire \rs_mem|s_memory~232_q ;
wire \rs_mem|s_memory~168_q ;
wire \rs_mem|s_memory~1114_combout ;
wire \rs_mem|s_memory~264_q ;
wire \rs_mem|s_memory~1115_combout ;
wire \rs_mem|s_memory~104_q ;
wire \rs_mem|s_memory~72_q ;
wire \rs_mem|s_memory~40_q ;
wire \rs_mem|s_memory~1116_combout ;
wire \rs_mem|s_memory~136_q ;
wire \rs_mem|s_memory~1117_combout ;
wire \rs_mem|s_memory~1118_combout ;
wire \rs_mem|s_memory~456_q ;
wire \rs_mem|s_memory~488_q ;
wire \rs_mem|s_memory~424_q ;
wire \rs_mem|s_memory~1119_combout ;
wire \rs_mem|s_memory~520_q ;
wire \rs_mem|s_memory~1120_combout ;
wire \rs_mem|s_memory~1121_combout ;
wire \rs_mem|readData[2]~2_combout ;
wire \writeData[3]~input_o ;
wire \rs_mem|s_memory~713_q ;
wire \rs_mem|s_memory~841_q ;
wire \rs_mem|s_memory~585_q ;
wire \rs_mem|s_memory~1122_combout ;
wire \rs_mem|s_memory~969_q ;
wire \rs_mem|s_memory~1123_combout ;
wire \rs_mem|s_memory~873_q ;
wire \rs_mem|s_memory~745_q ;
wire \rs_mem|s_memory~617_q ;
wire \rs_mem|s_memory~1124_combout ;
wire \rs_mem|s_memory~1001_q ;
wire \rs_mem|s_memory~1125_combout ;
wire \rs_mem|s_memory~809_q ;
wire \rs_mem|s_memory~681_q ;
wire \rs_mem|s_memory~553_q ;
wire \rs_mem|s_memory~1126_combout ;
wire \rs_mem|s_memory~937_q ;
wire \rs_mem|s_memory~1127_combout ;
wire \rs_mem|s_memory~1128_combout ;
wire \rs_mem|s_memory~777_q ;
wire \rs_mem|s_memory~905_q ;
wire \rs_mem|s_memory~649_q ;
wire \rs_mem|s_memory~1129_combout ;
wire \rs_mem|s_memory~1033_q ;
wire \rs_mem|s_memory~1130_combout ;
wire \rs_mem|s_memory~1131_combout ;
wire \rs_mem|s_memory~233_q ;
wire \rs_mem|s_memory~201_q ;
wire \rs_mem|s_memory~169_q ;
wire \rs_mem|s_memory~1132_combout ;
wire \rs_mem|s_memory~265_q ;
wire \rs_mem|s_memory~1133_combout ;
wire \rs_mem|s_memory~329_q ;
wire \rs_mem|s_memory~361_q ;
wire \rs_mem|s_memory~297_q ;
wire \rs_mem|s_memory~1134_combout ;
wire \rs_mem|s_memory~393_q ;
wire \rs_mem|s_memory~1135_combout ;
wire \rs_mem|s_memory~73_q ;
wire \rs_mem|s_memory~105_q ;
wire \rs_mem|s_memory~41_q ;
wire \rs_mem|s_memory~1136_combout ;
wire \rs_mem|s_memory~137_q ;
wire \rs_mem|s_memory~1137_combout ;
wire \rs_mem|s_memory~1138_combout ;
wire \rs_mem|s_memory~489_q ;
wire \rs_mem|s_memory~457_q ;
wire \rs_mem|s_memory~425_q ;
wire \rs_mem|s_memory~1139_combout ;
wire \rs_mem|s_memory~521_q ;
wire \rs_mem|s_memory~1140_combout ;
wire \rs_mem|s_memory~1141_combout ;
wire \rs_mem|readData[3]~3_combout ;
wire \writeData[4]~input_o ;
wire \rs_mem|s_memory~746_q ;
wire \rs_mem|s_memory~874_q ;
wire \rs_mem|s_memory~618_q ;
wire \rs_mem|s_memory~1142_combout ;
wire \rs_mem|s_memory~1002_q ;
wire \rs_mem|s_memory~1143_combout ;
wire \rs_mem|s_memory~842_q ;
wire \rs_mem|s_memory~714_q ;
wire \rs_mem|s_memory~586_q ;
wire \rs_mem|s_memory~1144_combout ;
wire \rs_mem|s_memory~970_q ;
wire \rs_mem|s_memory~1145_combout ;
wire \rs_mem|s_memory~682_q ;
wire \rs_mem|s_memory~810_q ;
wire \rs_mem|s_memory~554_q ;
wire \rs_mem|s_memory~1146_combout ;
wire \rs_mem|s_memory~938_q ;
wire \rs_mem|s_memory~1147_combout ;
wire \rs_mem|s_memory~1148_combout ;
wire \rs_mem|s_memory~906_q ;
wire \rs_mem|s_memory~778_q ;
wire \rs_mem|s_memory~650_q ;
wire \rs_mem|s_memory~1149_combout ;
wire \rs_mem|s_memory~1034_q ;
wire \rs_mem|s_memory~1150_combout ;
wire \rs_mem|s_memory~1151_combout ;
wire \rs_mem|s_memory~362_q ;
wire \rs_mem|s_memory~330_q ;
wire \rs_mem|s_memory~298_q ;
wire \rs_mem|s_memory~1152_combout ;
wire \rs_mem|s_memory~394_q ;
wire \rs_mem|s_memory~1153_combout ;
wire \rs_mem|s_memory~202_q ;
wire \rs_mem|s_memory~234_q ;
wire \rs_mem|s_memory~170_q ;
wire \rs_mem|s_memory~1154_combout ;
wire \rs_mem|s_memory~266_q ;
wire \rs_mem|s_memory~1155_combout ;
wire \rs_mem|s_memory~106_q ;
wire \rs_mem|s_memory~74_q ;
wire \rs_mem|s_memory~42_q ;
wire \rs_mem|s_memory~1156_combout ;
wire \rs_mem|s_memory~138_q ;
wire \rs_mem|s_memory~1157_combout ;
wire \rs_mem|s_memory~1158_combout ;
wire \rs_mem|s_memory~458_q ;
wire \rs_mem|s_memory~490_q ;
wire \rs_mem|s_memory~426_q ;
wire \rs_mem|s_memory~1159_combout ;
wire \rs_mem|s_memory~522_q ;
wire \rs_mem|s_memory~1160_combout ;
wire \rs_mem|s_memory~1161_combout ;
wire \rs_mem|readData[4]~4_combout ;
wire \writeData[5]~input_o ;
wire \rs_mem|s_memory~715_q ;
wire \rs_mem|s_memory~843_q ;
wire \rs_mem|s_memory~587_q ;
wire \rs_mem|s_memory~1162_combout ;
wire \rs_mem|s_memory~971_q ;
wire \rs_mem|s_memory~1163_combout ;
wire \rs_mem|s_memory~875_q ;
wire \rs_mem|s_memory~747_q ;
wire \rs_mem|s_memory~619_q ;
wire \rs_mem|s_memory~1164_combout ;
wire \rs_mem|s_memory~1003_q ;
wire \rs_mem|s_memory~1165_combout ;
wire \rs_mem|s_memory~811_q ;
wire \rs_mem|s_memory~683_q ;
wire \rs_mem|s_memory~555_q ;
wire \rs_mem|s_memory~1166_combout ;
wire \rs_mem|s_memory~939_q ;
wire \rs_mem|s_memory~1167_combout ;
wire \rs_mem|s_memory~1168_combout ;
wire \rs_mem|s_memory~779_q ;
wire \rs_mem|s_memory~907_q ;
wire \rs_mem|s_memory~651_q ;
wire \rs_mem|s_memory~1169_combout ;
wire \rs_mem|s_memory~1035_q ;
wire \rs_mem|s_memory~1170_combout ;
wire \rs_mem|s_memory~1171_combout ;
wire \rs_mem|s_memory~235_q ;
wire \rs_mem|s_memory~203_q ;
wire \rs_mem|s_memory~171_q ;
wire \rs_mem|s_memory~1172_combout ;
wire \rs_mem|s_memory~267_q ;
wire \rs_mem|s_memory~1173_combout ;
wire \rs_mem|s_memory~331_q ;
wire \rs_mem|s_memory~363_q ;
wire \rs_mem|s_memory~299_q ;
wire \rs_mem|s_memory~1174_combout ;
wire \rs_mem|s_memory~395_q ;
wire \rs_mem|s_memory~1175_combout ;
wire \rs_mem|s_memory~75_q ;
wire \rs_mem|s_memory~107_q ;
wire \rs_mem|s_memory~43_q ;
wire \rs_mem|s_memory~1176_combout ;
wire \rs_mem|s_memory~139_q ;
wire \rs_mem|s_memory~1177_combout ;
wire \rs_mem|s_memory~1178_combout ;
wire \rs_mem|s_memory~491_q ;
wire \rs_mem|s_memory~459_q ;
wire \rs_mem|s_memory~427_q ;
wire \rs_mem|s_memory~1179_combout ;
wire \rs_mem|s_memory~523_q ;
wire \rs_mem|s_memory~1180_combout ;
wire \rs_mem|s_memory~1181_combout ;
wire \rs_mem|readData[5]~5_combout ;
wire \writeData[6]~input_o ;
wire \rs_mem|s_memory~748_q ;
wire \rs_mem|s_memory~876_q ;
wire \rs_mem|s_memory~620_q ;
wire \rs_mem|s_memory~1182_combout ;
wire \rs_mem|s_memory~1004_q ;
wire \rs_mem|s_memory~1183_combout ;
wire \rs_mem|s_memory~844_q ;
wire \rs_mem|s_memory~716_q ;
wire \rs_mem|s_memory~588_q ;
wire \rs_mem|s_memory~1184_combout ;
wire \rs_mem|s_memory~972_q ;
wire \rs_mem|s_memory~1185_combout ;
wire \rs_mem|s_memory~684_q ;
wire \rs_mem|s_memory~812_q ;
wire \rs_mem|s_memory~556_q ;
wire \rs_mem|s_memory~1186_combout ;
wire \rs_mem|s_memory~940_q ;
wire \rs_mem|s_memory~1187_combout ;
wire \rs_mem|s_memory~1188_combout ;
wire \rs_mem|s_memory~908_q ;
wire \rs_mem|s_memory~780_q ;
wire \rs_mem|s_memory~652_q ;
wire \rs_mem|s_memory~1189_combout ;
wire \rs_mem|s_memory~1036_q ;
wire \rs_mem|s_memory~1190_combout ;
wire \rs_mem|s_memory~1191_combout ;
wire \rs_mem|s_memory~364_q ;
wire \rs_mem|s_memory~332_q ;
wire \rs_mem|s_memory~300_q ;
wire \rs_mem|s_memory~1192_combout ;
wire \rs_mem|s_memory~396_q ;
wire \rs_mem|s_memory~1193_combout ;
wire \rs_mem|s_memory~204_q ;
wire \rs_mem|s_memory~236_q ;
wire \rs_mem|s_memory~172_q ;
wire \rs_mem|s_memory~1194_combout ;
wire \rs_mem|s_memory~268_q ;
wire \rs_mem|s_memory~1195_combout ;
wire \rs_mem|s_memory~108_q ;
wire \rs_mem|s_memory~76_q ;
wire \rs_mem|s_memory~44_q ;
wire \rs_mem|s_memory~1196_combout ;
wire \rs_mem|s_memory~140_q ;
wire \rs_mem|s_memory~1197_combout ;
wire \rs_mem|s_memory~1198_combout ;
wire \rs_mem|s_memory~460_q ;
wire \rs_mem|s_memory~492_q ;
wire \rs_mem|s_memory~428_q ;
wire \rs_mem|s_memory~1199_combout ;
wire \rs_mem|s_memory~524_q ;
wire \rs_mem|s_memory~1200_combout ;
wire \rs_mem|s_memory~1201_combout ;
wire \rs_mem|readData[6]~6_combout ;
wire \writeData[7]~input_o ;
wire \rs_mem|s_memory~717_q ;
wire \rs_mem|s_memory~845_q ;
wire \rs_mem|s_memory~589_q ;
wire \rs_mem|s_memory~1202_combout ;
wire \rs_mem|s_memory~973_q ;
wire \rs_mem|s_memory~1203_combout ;
wire \rs_mem|s_memory~877_q ;
wire \rs_mem|s_memory~749_q ;
wire \rs_mem|s_memory~621_q ;
wire \rs_mem|s_memory~1204_combout ;
wire \rs_mem|s_memory~1005_q ;
wire \rs_mem|s_memory~1205_combout ;
wire \rs_mem|s_memory~813_q ;
wire \rs_mem|s_memory~685_q ;
wire \rs_mem|s_memory~557_q ;
wire \rs_mem|s_memory~1206_combout ;
wire \rs_mem|s_memory~941_q ;
wire \rs_mem|s_memory~1207_combout ;
wire \rs_mem|s_memory~1208_combout ;
wire \rs_mem|s_memory~781_q ;
wire \rs_mem|s_memory~909_q ;
wire \rs_mem|s_memory~653_q ;
wire \rs_mem|s_memory~1209_combout ;
wire \rs_mem|s_memory~1037_q ;
wire \rs_mem|s_memory~1210_combout ;
wire \rs_mem|s_memory~1211_combout ;
wire \rs_mem|s_memory~237_q ;
wire \rs_mem|s_memory~205_q ;
wire \rs_mem|s_memory~173_q ;
wire \rs_mem|s_memory~1212_combout ;
wire \rs_mem|s_memory~269_q ;
wire \rs_mem|s_memory~1213_combout ;
wire \rs_mem|s_memory~333_q ;
wire \rs_mem|s_memory~365_q ;
wire \rs_mem|s_memory~301_q ;
wire \rs_mem|s_memory~1214_combout ;
wire \rs_mem|s_memory~397_q ;
wire \rs_mem|s_memory~1215_combout ;
wire \rs_mem|s_memory~77_q ;
wire \rs_mem|s_memory~109_q ;
wire \rs_mem|s_memory~45_q ;
wire \rs_mem|s_memory~1216_combout ;
wire \rs_mem|s_memory~141_q ;
wire \rs_mem|s_memory~1217_combout ;
wire \rs_mem|s_memory~1218_combout ;
wire \rs_mem|s_memory~493_q ;
wire \rs_mem|s_memory~461_q ;
wire \rs_mem|s_memory~429_q ;
wire \rs_mem|s_memory~1219_combout ;
wire \rs_mem|s_memory~525_q ;
wire \rs_mem|s_memory~1220_combout ;
wire \rs_mem|s_memory~1221_combout ;
wire \rs_mem|readData[7]~7_combout ;
wire \writeData[8]~input_o ;
wire \rs_mem|s_memory~750_q ;
wire \rs_mem|s_memory~878_q ;
wire \rs_mem|s_memory~622_q ;
wire \rs_mem|s_memory~1222_combout ;
wire \rs_mem|s_memory~1006_q ;
wire \rs_mem|s_memory~1223_combout ;
wire \rs_mem|s_memory~846_q ;
wire \rs_mem|s_memory~718_q ;
wire \rs_mem|s_memory~590_q ;
wire \rs_mem|s_memory~1224_combout ;
wire \rs_mem|s_memory~974_q ;
wire \rs_mem|s_memory~1225_combout ;
wire \rs_mem|s_memory~686_q ;
wire \rs_mem|s_memory~814_q ;
wire \rs_mem|s_memory~558_q ;
wire \rs_mem|s_memory~1226_combout ;
wire \rs_mem|s_memory~942_q ;
wire \rs_mem|s_memory~1227_combout ;
wire \rs_mem|s_memory~1228_combout ;
wire \rs_mem|s_memory~910_q ;
wire \rs_mem|s_memory~782_q ;
wire \rs_mem|s_memory~654_q ;
wire \rs_mem|s_memory~1229_combout ;
wire \rs_mem|s_memory~1038_q ;
wire \rs_mem|s_memory~1230_combout ;
wire \rs_mem|s_memory~1231_combout ;
wire \rs_mem|s_memory~366_q ;
wire \rs_mem|s_memory~334_q ;
wire \rs_mem|s_memory~302_q ;
wire \rs_mem|s_memory~1232_combout ;
wire \rs_mem|s_memory~398_q ;
wire \rs_mem|s_memory~1233_combout ;
wire \rs_mem|s_memory~206_q ;
wire \rs_mem|s_memory~238_q ;
wire \rs_mem|s_memory~174_q ;
wire \rs_mem|s_memory~1234_combout ;
wire \rs_mem|s_memory~270_q ;
wire \rs_mem|s_memory~1235_combout ;
wire \rs_mem|s_memory~110_q ;
wire \rs_mem|s_memory~78_q ;
wire \rs_mem|s_memory~46_q ;
wire \rs_mem|s_memory~1236_combout ;
wire \rs_mem|s_memory~142_q ;
wire \rs_mem|s_memory~1237_combout ;
wire \rs_mem|s_memory~1238_combout ;
wire \rs_mem|s_memory~462_q ;
wire \rs_mem|s_memory~494_q ;
wire \rs_mem|s_memory~430_q ;
wire \rs_mem|s_memory~1239_combout ;
wire \rs_mem|s_memory~526_q ;
wire \rs_mem|s_memory~1240_combout ;
wire \rs_mem|s_memory~1241_combout ;
wire \rs_mem|readData[8]~8_combout ;
wire \writeData[9]~input_o ;
wire \rs_mem|s_memory~719_q ;
wire \rs_mem|s_memory~847_q ;
wire \rs_mem|s_memory~591_q ;
wire \rs_mem|s_memory~1242_combout ;
wire \rs_mem|s_memory~975_q ;
wire \rs_mem|s_memory~1243_combout ;
wire \rs_mem|s_memory~879_q ;
wire \rs_mem|s_memory~751_q ;
wire \rs_mem|s_memory~623_q ;
wire \rs_mem|s_memory~1244_combout ;
wire \rs_mem|s_memory~1007_q ;
wire \rs_mem|s_memory~1245_combout ;
wire \rs_mem|s_memory~815_q ;
wire \rs_mem|s_memory~687_q ;
wire \rs_mem|s_memory~559_q ;
wire \rs_mem|s_memory~1246_combout ;
wire \rs_mem|s_memory~943_q ;
wire \rs_mem|s_memory~1247_combout ;
wire \rs_mem|s_memory~1248_combout ;
wire \rs_mem|s_memory~783_q ;
wire \rs_mem|s_memory~911_q ;
wire \rs_mem|s_memory~655_q ;
wire \rs_mem|s_memory~1249_combout ;
wire \rs_mem|s_memory~1039_q ;
wire \rs_mem|s_memory~1250_combout ;
wire \rs_mem|s_memory~1251_combout ;
wire \rs_mem|s_memory~239_q ;
wire \rs_mem|s_memory~207_q ;
wire \rs_mem|s_memory~175_q ;
wire \rs_mem|s_memory~1252_combout ;
wire \rs_mem|s_memory~271_q ;
wire \rs_mem|s_memory~1253_combout ;
wire \rs_mem|s_memory~335_q ;
wire \rs_mem|s_memory~367_q ;
wire \rs_mem|s_memory~303_q ;
wire \rs_mem|s_memory~1254_combout ;
wire \rs_mem|s_memory~399_q ;
wire \rs_mem|s_memory~1255_combout ;
wire \rs_mem|s_memory~79_q ;
wire \rs_mem|s_memory~111_q ;
wire \rs_mem|s_memory~47_q ;
wire \rs_mem|s_memory~1256_combout ;
wire \rs_mem|s_memory~143_q ;
wire \rs_mem|s_memory~1257_combout ;
wire \rs_mem|s_memory~1258_combout ;
wire \rs_mem|s_memory~495_q ;
wire \rs_mem|s_memory~463_q ;
wire \rs_mem|s_memory~431_q ;
wire \rs_mem|s_memory~1259_combout ;
wire \rs_mem|s_memory~527_q ;
wire \rs_mem|s_memory~1260_combout ;
wire \rs_mem|s_memory~1261_combout ;
wire \rs_mem|readData[9]~9_combout ;
wire \writeData[10]~input_o ;
wire \rs_mem|s_memory~752_q ;
wire \rs_mem|s_memory~880_q ;
wire \rs_mem|s_memory~624_q ;
wire \rs_mem|s_memory~1262_combout ;
wire \rs_mem|s_memory~1008_q ;
wire \rs_mem|s_memory~1263_combout ;
wire \rs_mem|s_memory~848_q ;
wire \rs_mem|s_memory~720_q ;
wire \rs_mem|s_memory~592_q ;
wire \rs_mem|s_memory~1264_combout ;
wire \rs_mem|s_memory~976_q ;
wire \rs_mem|s_memory~1265_combout ;
wire \rs_mem|s_memory~688_q ;
wire \rs_mem|s_memory~816_q ;
wire \rs_mem|s_memory~560_q ;
wire \rs_mem|s_memory~1266_combout ;
wire \rs_mem|s_memory~944_q ;
wire \rs_mem|s_memory~1267_combout ;
wire \rs_mem|s_memory~1268_combout ;
wire \rs_mem|s_memory~912_q ;
wire \rs_mem|s_memory~784_q ;
wire \rs_mem|s_memory~656_q ;
wire \rs_mem|s_memory~1269_combout ;
wire \rs_mem|s_memory~1040_q ;
wire \rs_mem|s_memory~1270_combout ;
wire \rs_mem|s_memory~1271_combout ;
wire \rs_mem|s_memory~368_q ;
wire \rs_mem|s_memory~336_q ;
wire \rs_mem|s_memory~304_q ;
wire \rs_mem|s_memory~1272_combout ;
wire \rs_mem|s_memory~400_q ;
wire \rs_mem|s_memory~1273_combout ;
wire \rs_mem|s_memory~208_q ;
wire \rs_mem|s_memory~240_q ;
wire \rs_mem|s_memory~176_q ;
wire \rs_mem|s_memory~1274_combout ;
wire \rs_mem|s_memory~272_q ;
wire \rs_mem|s_memory~1275_combout ;
wire \rs_mem|s_memory~112_q ;
wire \rs_mem|s_memory~80_q ;
wire \rs_mem|s_memory~48_q ;
wire \rs_mem|s_memory~1276_combout ;
wire \rs_mem|s_memory~144_q ;
wire \rs_mem|s_memory~1277_combout ;
wire \rs_mem|s_memory~1278_combout ;
wire \rs_mem|s_memory~464_q ;
wire \rs_mem|s_memory~496_q ;
wire \rs_mem|s_memory~432_q ;
wire \rs_mem|s_memory~1279_combout ;
wire \rs_mem|s_memory~528_q ;
wire \rs_mem|s_memory~1280_combout ;
wire \rs_mem|s_memory~1281_combout ;
wire \rs_mem|readData[10]~10_combout ;
wire \writeData[11]~input_o ;
wire \rs_mem|s_memory~721_q ;
wire \rs_mem|s_memory~849_q ;
wire \rs_mem|s_memory~593_q ;
wire \rs_mem|s_memory~1282_combout ;
wire \rs_mem|s_memory~977_q ;
wire \rs_mem|s_memory~1283_combout ;
wire \rs_mem|s_memory~881_q ;
wire \rs_mem|s_memory~753_q ;
wire \rs_mem|s_memory~625_q ;
wire \rs_mem|s_memory~1284_combout ;
wire \rs_mem|s_memory~1009_q ;
wire \rs_mem|s_memory~1285_combout ;
wire \rs_mem|s_memory~817_q ;
wire \rs_mem|s_memory~689_q ;
wire \rs_mem|s_memory~561_q ;
wire \rs_mem|s_memory~1286_combout ;
wire \rs_mem|s_memory~945_q ;
wire \rs_mem|s_memory~1287_combout ;
wire \rs_mem|s_memory~1288_combout ;
wire \rs_mem|s_memory~785_q ;
wire \rs_mem|s_memory~913_q ;
wire \rs_mem|s_memory~657_q ;
wire \rs_mem|s_memory~1289_combout ;
wire \rs_mem|s_memory~1041_q ;
wire \rs_mem|s_memory~1290_combout ;
wire \rs_mem|s_memory~1291_combout ;
wire \rs_mem|s_memory~241_q ;
wire \rs_mem|s_memory~209_q ;
wire \rs_mem|s_memory~177_q ;
wire \rs_mem|s_memory~1292_combout ;
wire \rs_mem|s_memory~273_q ;
wire \rs_mem|s_memory~1293_combout ;
wire \rs_mem|s_memory~337_q ;
wire \rs_mem|s_memory~369_q ;
wire \rs_mem|s_memory~305_q ;
wire \rs_mem|s_memory~1294_combout ;
wire \rs_mem|s_memory~401_q ;
wire \rs_mem|s_memory~1295_combout ;
wire \rs_mem|s_memory~81_q ;
wire \rs_mem|s_memory~113_q ;
wire \rs_mem|s_memory~49_q ;
wire \rs_mem|s_memory~1296_combout ;
wire \rs_mem|s_memory~145_q ;
wire \rs_mem|s_memory~1297_combout ;
wire \rs_mem|s_memory~1298_combout ;
wire \rs_mem|s_memory~497_q ;
wire \rs_mem|s_memory~465_q ;
wire \rs_mem|s_memory~433_q ;
wire \rs_mem|s_memory~1299_combout ;
wire \rs_mem|s_memory~529_q ;
wire \rs_mem|s_memory~1300_combout ;
wire \rs_mem|s_memory~1301_combout ;
wire \rs_mem|readData[11]~11_combout ;
wire \writeData[12]~input_o ;
wire \rs_mem|s_memory~754_q ;
wire \rs_mem|s_memory~882_q ;
wire \rs_mem|s_memory~626_q ;
wire \rs_mem|s_memory~1302_combout ;
wire \rs_mem|s_memory~1010_q ;
wire \rs_mem|s_memory~1303_combout ;
wire \rs_mem|s_memory~850_q ;
wire \rs_mem|s_memory~722_q ;
wire \rs_mem|s_memory~594_q ;
wire \rs_mem|s_memory~1304_combout ;
wire \rs_mem|s_memory~978_q ;
wire \rs_mem|s_memory~1305_combout ;
wire \rs_mem|s_memory~690_q ;
wire \rs_mem|s_memory~818_q ;
wire \rs_mem|s_memory~562_q ;
wire \rs_mem|s_memory~1306_combout ;
wire \rs_mem|s_memory~946_q ;
wire \rs_mem|s_memory~1307_combout ;
wire \rs_mem|s_memory~1308_combout ;
wire \rs_mem|s_memory~914_q ;
wire \rs_mem|s_memory~786_q ;
wire \rs_mem|s_memory~658_q ;
wire \rs_mem|s_memory~1309_combout ;
wire \rs_mem|s_memory~1042_q ;
wire \rs_mem|s_memory~1310_combout ;
wire \rs_mem|s_memory~1311_combout ;
wire \rs_mem|s_memory~370_q ;
wire \rs_mem|s_memory~338_q ;
wire \rs_mem|s_memory~306_q ;
wire \rs_mem|s_memory~1312_combout ;
wire \rs_mem|s_memory~402_q ;
wire \rs_mem|s_memory~1313_combout ;
wire \rs_mem|s_memory~210_q ;
wire \rs_mem|s_memory~242_q ;
wire \rs_mem|s_memory~178_q ;
wire \rs_mem|s_memory~1314_combout ;
wire \rs_mem|s_memory~274_q ;
wire \rs_mem|s_memory~1315_combout ;
wire \rs_mem|s_memory~114_q ;
wire \rs_mem|s_memory~82_q ;
wire \rs_mem|s_memory~50_q ;
wire \rs_mem|s_memory~1316_combout ;
wire \rs_mem|s_memory~146_q ;
wire \rs_mem|s_memory~1317_combout ;
wire \rs_mem|s_memory~1318_combout ;
wire \rs_mem|s_memory~466_q ;
wire \rs_mem|s_memory~498_q ;
wire \rs_mem|s_memory~434_q ;
wire \rs_mem|s_memory~1319_combout ;
wire \rs_mem|s_memory~530_q ;
wire \rs_mem|s_memory~1320_combout ;
wire \rs_mem|s_memory~1321_combout ;
wire \rs_mem|readData[12]~12_combout ;
wire \writeData[13]~input_o ;
wire \rs_mem|s_memory~723_q ;
wire \rs_mem|s_memory~851_q ;
wire \rs_mem|s_memory~595_q ;
wire \rs_mem|s_memory~1322_combout ;
wire \rs_mem|s_memory~979_q ;
wire \rs_mem|s_memory~1323_combout ;
wire \rs_mem|s_memory~883_q ;
wire \rs_mem|s_memory~755_q ;
wire \rs_mem|s_memory~627_q ;
wire \rs_mem|s_memory~1324_combout ;
wire \rs_mem|s_memory~1011_q ;
wire \rs_mem|s_memory~1325_combout ;
wire \rs_mem|s_memory~819_q ;
wire \rs_mem|s_memory~691_q ;
wire \rs_mem|s_memory~563_q ;
wire \rs_mem|s_memory~1326_combout ;
wire \rs_mem|s_memory~947_q ;
wire \rs_mem|s_memory~1327_combout ;
wire \rs_mem|s_memory~1328_combout ;
wire \rs_mem|s_memory~787_q ;
wire \rs_mem|s_memory~915_q ;
wire \rs_mem|s_memory~659_q ;
wire \rs_mem|s_memory~1329_combout ;
wire \rs_mem|s_memory~1043_q ;
wire \rs_mem|s_memory~1330_combout ;
wire \rs_mem|s_memory~1331_combout ;
wire \rs_mem|s_memory~243_q ;
wire \rs_mem|s_memory~211_q ;
wire \rs_mem|s_memory~179_q ;
wire \rs_mem|s_memory~1332_combout ;
wire \rs_mem|s_memory~275_q ;
wire \rs_mem|s_memory~1333_combout ;
wire \rs_mem|s_memory~339_q ;
wire \rs_mem|s_memory~371_q ;
wire \rs_mem|s_memory~307_q ;
wire \rs_mem|s_memory~1334_combout ;
wire \rs_mem|s_memory~403_q ;
wire \rs_mem|s_memory~1335_combout ;
wire \rs_mem|s_memory~83_q ;
wire \rs_mem|s_memory~115_q ;
wire \rs_mem|s_memory~51_q ;
wire \rs_mem|s_memory~1336_combout ;
wire \rs_mem|s_memory~147_q ;
wire \rs_mem|s_memory~1337_combout ;
wire \rs_mem|s_memory~1338_combout ;
wire \rs_mem|s_memory~499_q ;
wire \rs_mem|s_memory~467_q ;
wire \rs_mem|s_memory~435_q ;
wire \rs_mem|s_memory~1339_combout ;
wire \rs_mem|s_memory~531_q ;
wire \rs_mem|s_memory~1340_combout ;
wire \rs_mem|s_memory~1341_combout ;
wire \rs_mem|readData[13]~13_combout ;
wire \writeData[14]~input_o ;
wire \rs_mem|s_memory~756_q ;
wire \rs_mem|s_memory~884_q ;
wire \rs_mem|s_memory~628_q ;
wire \rs_mem|s_memory~1342_combout ;
wire \rs_mem|s_memory~1012_q ;
wire \rs_mem|s_memory~1343_combout ;
wire \rs_mem|s_memory~852_q ;
wire \rs_mem|s_memory~724_q ;
wire \rs_mem|s_memory~596_q ;
wire \rs_mem|s_memory~1344_combout ;
wire \rs_mem|s_memory~980_q ;
wire \rs_mem|s_memory~1345_combout ;
wire \rs_mem|s_memory~692_q ;
wire \rs_mem|s_memory~820_q ;
wire \rs_mem|s_memory~564_q ;
wire \rs_mem|s_memory~1346_combout ;
wire \rs_mem|s_memory~948_q ;
wire \rs_mem|s_memory~1347_combout ;
wire \rs_mem|s_memory~1348_combout ;
wire \rs_mem|s_memory~916_q ;
wire \rs_mem|s_memory~788_q ;
wire \rs_mem|s_memory~660_q ;
wire \rs_mem|s_memory~1349_combout ;
wire \rs_mem|s_memory~1044_q ;
wire \rs_mem|s_memory~1350_combout ;
wire \rs_mem|s_memory~1351_combout ;
wire \rs_mem|s_memory~372_q ;
wire \rs_mem|s_memory~340_q ;
wire \rs_mem|s_memory~308_q ;
wire \rs_mem|s_memory~1352_combout ;
wire \rs_mem|s_memory~404_q ;
wire \rs_mem|s_memory~1353_combout ;
wire \rs_mem|s_memory~212_q ;
wire \rs_mem|s_memory~244_q ;
wire \rs_mem|s_memory~180_q ;
wire \rs_mem|s_memory~1354_combout ;
wire \rs_mem|s_memory~276_q ;
wire \rs_mem|s_memory~1355_combout ;
wire \rs_mem|s_memory~116_q ;
wire \rs_mem|s_memory~84_q ;
wire \rs_mem|s_memory~52_q ;
wire \rs_mem|s_memory~1356_combout ;
wire \rs_mem|s_memory~148_q ;
wire \rs_mem|s_memory~1357_combout ;
wire \rs_mem|s_memory~1358_combout ;
wire \rs_mem|s_memory~468_q ;
wire \rs_mem|s_memory~500_q ;
wire \rs_mem|s_memory~436_q ;
wire \rs_mem|s_memory~1359_combout ;
wire \rs_mem|s_memory~532_q ;
wire \rs_mem|s_memory~1360_combout ;
wire \rs_mem|s_memory~1361_combout ;
wire \rs_mem|readData[14]~14_combout ;
wire \writeData[15]~input_o ;
wire \rs_mem|s_memory~725_q ;
wire \rs_mem|s_memory~853_q ;
wire \rs_mem|s_memory~597_q ;
wire \rs_mem|s_memory~1362_combout ;
wire \rs_mem|s_memory~981_q ;
wire \rs_mem|s_memory~1363_combout ;
wire \rs_mem|s_memory~885_q ;
wire \rs_mem|s_memory~757_q ;
wire \rs_mem|s_memory~629_q ;
wire \rs_mem|s_memory~1364_combout ;
wire \rs_mem|s_memory~1013_q ;
wire \rs_mem|s_memory~1365_combout ;
wire \rs_mem|s_memory~821_q ;
wire \rs_mem|s_memory~693_q ;
wire \rs_mem|s_memory~565_q ;
wire \rs_mem|s_memory~1366_combout ;
wire \rs_mem|s_memory~949_q ;
wire \rs_mem|s_memory~1367_combout ;
wire \rs_mem|s_memory~1368_combout ;
wire \rs_mem|s_memory~789_q ;
wire \rs_mem|s_memory~917_q ;
wire \rs_mem|s_memory~661_q ;
wire \rs_mem|s_memory~1369_combout ;
wire \rs_mem|s_memory~1045_q ;
wire \rs_mem|s_memory~1370_combout ;
wire \rs_mem|s_memory~1371_combout ;
wire \rs_mem|s_memory~245_q ;
wire \rs_mem|s_memory~213_q ;
wire \rs_mem|s_memory~181_q ;
wire \rs_mem|s_memory~1372_combout ;
wire \rs_mem|s_memory~277_q ;
wire \rs_mem|s_memory~1373_combout ;
wire \rs_mem|s_memory~341_q ;
wire \rs_mem|s_memory~373_q ;
wire \rs_mem|s_memory~309_q ;
wire \rs_mem|s_memory~1374_combout ;
wire \rs_mem|s_memory~405_q ;
wire \rs_mem|s_memory~1375_combout ;
wire \rs_mem|s_memory~85_q ;
wire \rs_mem|s_memory~117_q ;
wire \rs_mem|s_memory~53_q ;
wire \rs_mem|s_memory~1376_combout ;
wire \rs_mem|s_memory~149_q ;
wire \rs_mem|s_memory~1377_combout ;
wire \rs_mem|s_memory~1378_combout ;
wire \rs_mem|s_memory~501_q ;
wire \rs_mem|s_memory~469_q ;
wire \rs_mem|s_memory~437_q ;
wire \rs_mem|s_memory~1379_combout ;
wire \rs_mem|s_memory~533_q ;
wire \rs_mem|s_memory~1380_combout ;
wire \rs_mem|s_memory~1381_combout ;
wire \rs_mem|readData[15]~15_combout ;
wire \writeData[16]~input_o ;
wire \rs_mem|s_memory~758_q ;
wire \rs_mem|s_memory~886_q ;
wire \rs_mem|s_memory~630_q ;
wire \rs_mem|s_memory~1382_combout ;
wire \rs_mem|s_memory~1014_q ;
wire \rs_mem|s_memory~1383_combout ;
wire \rs_mem|s_memory~854_q ;
wire \rs_mem|s_memory~726_q ;
wire \rs_mem|s_memory~598_q ;
wire \rs_mem|s_memory~1384_combout ;
wire \rs_mem|s_memory~982_q ;
wire \rs_mem|s_memory~1385_combout ;
wire \rs_mem|s_memory~694_q ;
wire \rs_mem|s_memory~822_q ;
wire \rs_mem|s_memory~566_q ;
wire \rs_mem|s_memory~1386_combout ;
wire \rs_mem|s_memory~950_q ;
wire \rs_mem|s_memory~1387_combout ;
wire \rs_mem|s_memory~1388_combout ;
wire \rs_mem|s_memory~918_q ;
wire \rs_mem|s_memory~790_q ;
wire \rs_mem|s_memory~662_q ;
wire \rs_mem|s_memory~1389_combout ;
wire \rs_mem|s_memory~1046_q ;
wire \rs_mem|s_memory~1390_combout ;
wire \rs_mem|s_memory~1391_combout ;
wire \rs_mem|s_memory~374_q ;
wire \rs_mem|s_memory~342_q ;
wire \rs_mem|s_memory~310_q ;
wire \rs_mem|s_memory~1392_combout ;
wire \rs_mem|s_memory~406_q ;
wire \rs_mem|s_memory~1393_combout ;
wire \rs_mem|s_memory~214_q ;
wire \rs_mem|s_memory~246_q ;
wire \rs_mem|s_memory~182_q ;
wire \rs_mem|s_memory~1394_combout ;
wire \rs_mem|s_memory~278_q ;
wire \rs_mem|s_memory~1395_combout ;
wire \rs_mem|s_memory~118_q ;
wire \rs_mem|s_memory~86_q ;
wire \rs_mem|s_memory~54_q ;
wire \rs_mem|s_memory~1396_combout ;
wire \rs_mem|s_memory~150_q ;
wire \rs_mem|s_memory~1397_combout ;
wire \rs_mem|s_memory~1398_combout ;
wire \rs_mem|s_memory~470_q ;
wire \rs_mem|s_memory~502_q ;
wire \rs_mem|s_memory~438_q ;
wire \rs_mem|s_memory~1399_combout ;
wire \rs_mem|s_memory~534_q ;
wire \rs_mem|s_memory~1400_combout ;
wire \rs_mem|s_memory~1401_combout ;
wire \rs_mem|readData[16]~16_combout ;
wire \writeData[17]~input_o ;
wire \rs_mem|s_memory~727_q ;
wire \rs_mem|s_memory~855_q ;
wire \rs_mem|s_memory~599_q ;
wire \rs_mem|s_memory~1402_combout ;
wire \rs_mem|s_memory~983_q ;
wire \rs_mem|s_memory~1403_combout ;
wire \rs_mem|s_memory~887_q ;
wire \rs_mem|s_memory~759_q ;
wire \rs_mem|s_memory~631_q ;
wire \rs_mem|s_memory~1404_combout ;
wire \rs_mem|s_memory~1015_q ;
wire \rs_mem|s_memory~1405_combout ;
wire \rs_mem|s_memory~823_q ;
wire \rs_mem|s_memory~695_q ;
wire \rs_mem|s_memory~567_q ;
wire \rs_mem|s_memory~1406_combout ;
wire \rs_mem|s_memory~951_q ;
wire \rs_mem|s_memory~1407_combout ;
wire \rs_mem|s_memory~1408_combout ;
wire \rs_mem|s_memory~791_q ;
wire \rs_mem|s_memory~919_q ;
wire \rs_mem|s_memory~663_q ;
wire \rs_mem|s_memory~1409_combout ;
wire \rs_mem|s_memory~1047_q ;
wire \rs_mem|s_memory~1410_combout ;
wire \rs_mem|s_memory~1411_combout ;
wire \rs_mem|s_memory~247_q ;
wire \rs_mem|s_memory~215_q ;
wire \rs_mem|s_memory~183_q ;
wire \rs_mem|s_memory~1412_combout ;
wire \rs_mem|s_memory~279_q ;
wire \rs_mem|s_memory~1413_combout ;
wire \rs_mem|s_memory~343_q ;
wire \rs_mem|s_memory~375_q ;
wire \rs_mem|s_memory~311_q ;
wire \rs_mem|s_memory~1414_combout ;
wire \rs_mem|s_memory~407_q ;
wire \rs_mem|s_memory~1415_combout ;
wire \rs_mem|s_memory~87_q ;
wire \rs_mem|s_memory~119_q ;
wire \rs_mem|s_memory~55_q ;
wire \rs_mem|s_memory~1416_combout ;
wire \rs_mem|s_memory~151_q ;
wire \rs_mem|s_memory~1417_combout ;
wire \rs_mem|s_memory~1418_combout ;
wire \rs_mem|s_memory~503_q ;
wire \rs_mem|s_memory~471_q ;
wire \rs_mem|s_memory~439_q ;
wire \rs_mem|s_memory~1419_combout ;
wire \rs_mem|s_memory~535_q ;
wire \rs_mem|s_memory~1420_combout ;
wire \rs_mem|s_memory~1421_combout ;
wire \rs_mem|readData[17]~17_combout ;
wire \writeData[18]~input_o ;
wire \rs_mem|s_memory~760_q ;
wire \rs_mem|s_memory~888_q ;
wire \rs_mem|s_memory~632_q ;
wire \rs_mem|s_memory~1422_combout ;
wire \rs_mem|s_memory~1016_q ;
wire \rs_mem|s_memory~1423_combout ;
wire \rs_mem|s_memory~856_q ;
wire \rs_mem|s_memory~728_q ;
wire \rs_mem|s_memory~600_q ;
wire \rs_mem|s_memory~1424_combout ;
wire \rs_mem|s_memory~984_q ;
wire \rs_mem|s_memory~1425_combout ;
wire \rs_mem|s_memory~696_q ;
wire \rs_mem|s_memory~824_q ;
wire \rs_mem|s_memory~568_q ;
wire \rs_mem|s_memory~1426_combout ;
wire \rs_mem|s_memory~952_q ;
wire \rs_mem|s_memory~1427_combout ;
wire \rs_mem|s_memory~1428_combout ;
wire \rs_mem|s_memory~920_q ;
wire \rs_mem|s_memory~792_q ;
wire \rs_mem|s_memory~664_q ;
wire \rs_mem|s_memory~1429_combout ;
wire \rs_mem|s_memory~1048_q ;
wire \rs_mem|s_memory~1430_combout ;
wire \rs_mem|s_memory~1431_combout ;
wire \rs_mem|s_memory~376_q ;
wire \rs_mem|s_memory~344_q ;
wire \rs_mem|s_memory~312_q ;
wire \rs_mem|s_memory~1432_combout ;
wire \rs_mem|s_memory~408_q ;
wire \rs_mem|s_memory~1433_combout ;
wire \rs_mem|s_memory~216_q ;
wire \rs_mem|s_memory~248_q ;
wire \rs_mem|s_memory~184_q ;
wire \rs_mem|s_memory~1434_combout ;
wire \rs_mem|s_memory~280_q ;
wire \rs_mem|s_memory~1435_combout ;
wire \rs_mem|s_memory~120_q ;
wire \rs_mem|s_memory~88_q ;
wire \rs_mem|s_memory~56_q ;
wire \rs_mem|s_memory~1436_combout ;
wire \rs_mem|s_memory~152_q ;
wire \rs_mem|s_memory~1437_combout ;
wire \rs_mem|s_memory~1438_combout ;
wire \rs_mem|s_memory~472_q ;
wire \rs_mem|s_memory~504_q ;
wire \rs_mem|s_memory~440_q ;
wire \rs_mem|s_memory~1439_combout ;
wire \rs_mem|s_memory~536_q ;
wire \rs_mem|s_memory~1440_combout ;
wire \rs_mem|s_memory~1441_combout ;
wire \rs_mem|readData[18]~18_combout ;
wire \writeData[19]~input_o ;
wire \rs_mem|s_memory~729_q ;
wire \rs_mem|s_memory~857_q ;
wire \rs_mem|s_memory~601_q ;
wire \rs_mem|s_memory~1442_combout ;
wire \rs_mem|s_memory~985_q ;
wire \rs_mem|s_memory~1443_combout ;
wire \rs_mem|s_memory~889_q ;
wire \rs_mem|s_memory~761_q ;
wire \rs_mem|s_memory~633_q ;
wire \rs_mem|s_memory~1444_combout ;
wire \rs_mem|s_memory~1017_q ;
wire \rs_mem|s_memory~1445_combout ;
wire \rs_mem|s_memory~825_q ;
wire \rs_mem|s_memory~697_q ;
wire \rs_mem|s_memory~569_q ;
wire \rs_mem|s_memory~1446_combout ;
wire \rs_mem|s_memory~953_q ;
wire \rs_mem|s_memory~1447_combout ;
wire \rs_mem|s_memory~1448_combout ;
wire \rs_mem|s_memory~793_q ;
wire \rs_mem|s_memory~921_q ;
wire \rs_mem|s_memory~665_q ;
wire \rs_mem|s_memory~1449_combout ;
wire \rs_mem|s_memory~1049_q ;
wire \rs_mem|s_memory~1450_combout ;
wire \rs_mem|s_memory~1451_combout ;
wire \rs_mem|s_memory~249_q ;
wire \rs_mem|s_memory~217_q ;
wire \rs_mem|s_memory~185_q ;
wire \rs_mem|s_memory~1452_combout ;
wire \rs_mem|s_memory~281_q ;
wire \rs_mem|s_memory~1453_combout ;
wire \rs_mem|s_memory~345_q ;
wire \rs_mem|s_memory~377_q ;
wire \rs_mem|s_memory~313_q ;
wire \rs_mem|s_memory~1454_combout ;
wire \rs_mem|s_memory~409_q ;
wire \rs_mem|s_memory~1455_combout ;
wire \rs_mem|s_memory~89_q ;
wire \rs_mem|s_memory~121_q ;
wire \rs_mem|s_memory~57_q ;
wire \rs_mem|s_memory~1456_combout ;
wire \rs_mem|s_memory~153_q ;
wire \rs_mem|s_memory~1457_combout ;
wire \rs_mem|s_memory~1458_combout ;
wire \rs_mem|s_memory~505_q ;
wire \rs_mem|s_memory~473_q ;
wire \rs_mem|s_memory~441_q ;
wire \rs_mem|s_memory~1459_combout ;
wire \rs_mem|s_memory~537_q ;
wire \rs_mem|s_memory~1460_combout ;
wire \rs_mem|s_memory~1461_combout ;
wire \rs_mem|readData[19]~19_combout ;
wire \writeData[20]~input_o ;
wire \rs_mem|s_memory~762_q ;
wire \rs_mem|s_memory~890_q ;
wire \rs_mem|s_memory~634_q ;
wire \rs_mem|s_memory~1462_combout ;
wire \rs_mem|s_memory~1018_q ;
wire \rs_mem|s_memory~1463_combout ;
wire \rs_mem|s_memory~858_q ;
wire \rs_mem|s_memory~730_q ;
wire \rs_mem|s_memory~602_q ;
wire \rs_mem|s_memory~1464_combout ;
wire \rs_mem|s_memory~986_q ;
wire \rs_mem|s_memory~1465_combout ;
wire \rs_mem|s_memory~698_q ;
wire \rs_mem|s_memory~826_q ;
wire \rs_mem|s_memory~570_q ;
wire \rs_mem|s_memory~1466_combout ;
wire \rs_mem|s_memory~954_q ;
wire \rs_mem|s_memory~1467_combout ;
wire \rs_mem|s_memory~1468_combout ;
wire \rs_mem|s_memory~922_q ;
wire \rs_mem|s_memory~794_q ;
wire \rs_mem|s_memory~666_q ;
wire \rs_mem|s_memory~1469_combout ;
wire \rs_mem|s_memory~1050_q ;
wire \rs_mem|s_memory~1470_combout ;
wire \rs_mem|s_memory~1471_combout ;
wire \rs_mem|s_memory~378_q ;
wire \rs_mem|s_memory~346_q ;
wire \rs_mem|s_memory~314_q ;
wire \rs_mem|s_memory~1472_combout ;
wire \rs_mem|s_memory~410_q ;
wire \rs_mem|s_memory~1473_combout ;
wire \rs_mem|s_memory~218_q ;
wire \rs_mem|s_memory~250_q ;
wire \rs_mem|s_memory~186_q ;
wire \rs_mem|s_memory~1474_combout ;
wire \rs_mem|s_memory~282_q ;
wire \rs_mem|s_memory~1475_combout ;
wire \rs_mem|s_memory~122_q ;
wire \rs_mem|s_memory~90_q ;
wire \rs_mem|s_memory~58_q ;
wire \rs_mem|s_memory~1476_combout ;
wire \rs_mem|s_memory~154_q ;
wire \rs_mem|s_memory~1477_combout ;
wire \rs_mem|s_memory~1478_combout ;
wire \rs_mem|s_memory~474_q ;
wire \rs_mem|s_memory~506_q ;
wire \rs_mem|s_memory~442_q ;
wire \rs_mem|s_memory~1479_combout ;
wire \rs_mem|s_memory~538_q ;
wire \rs_mem|s_memory~1480_combout ;
wire \rs_mem|s_memory~1481_combout ;
wire \rs_mem|readData[20]~20_combout ;
wire \writeData[21]~input_o ;
wire \rs_mem|s_memory~731_q ;
wire \rs_mem|s_memory~859_q ;
wire \rs_mem|s_memory~603_q ;
wire \rs_mem|s_memory~1482_combout ;
wire \rs_mem|s_memory~987_q ;
wire \rs_mem|s_memory~1483_combout ;
wire \rs_mem|s_memory~891_q ;
wire \rs_mem|s_memory~763_q ;
wire \rs_mem|s_memory~635_q ;
wire \rs_mem|s_memory~1484_combout ;
wire \rs_mem|s_memory~1019_q ;
wire \rs_mem|s_memory~1485_combout ;
wire \rs_mem|s_memory~827_q ;
wire \rs_mem|s_memory~699_q ;
wire \rs_mem|s_memory~571_q ;
wire \rs_mem|s_memory~1486_combout ;
wire \rs_mem|s_memory~955_q ;
wire \rs_mem|s_memory~1487_combout ;
wire \rs_mem|s_memory~1488_combout ;
wire \rs_mem|s_memory~795_q ;
wire \rs_mem|s_memory~923_q ;
wire \rs_mem|s_memory~667_q ;
wire \rs_mem|s_memory~1489_combout ;
wire \rs_mem|s_memory~1051_q ;
wire \rs_mem|s_memory~1490_combout ;
wire \rs_mem|s_memory~1491_combout ;
wire \rs_mem|s_memory~251_q ;
wire \rs_mem|s_memory~219_q ;
wire \rs_mem|s_memory~187_q ;
wire \rs_mem|s_memory~1492_combout ;
wire \rs_mem|s_memory~283_q ;
wire \rs_mem|s_memory~1493_combout ;
wire \rs_mem|s_memory~347_q ;
wire \rs_mem|s_memory~379_q ;
wire \rs_mem|s_memory~315_q ;
wire \rs_mem|s_memory~1494_combout ;
wire \rs_mem|s_memory~411_q ;
wire \rs_mem|s_memory~1495_combout ;
wire \rs_mem|s_memory~91_q ;
wire \rs_mem|s_memory~123_q ;
wire \rs_mem|s_memory~59_q ;
wire \rs_mem|s_memory~1496_combout ;
wire \rs_mem|s_memory~155_q ;
wire \rs_mem|s_memory~1497_combout ;
wire \rs_mem|s_memory~1498_combout ;
wire \rs_mem|s_memory~507_q ;
wire \rs_mem|s_memory~475_q ;
wire \rs_mem|s_memory~443_q ;
wire \rs_mem|s_memory~1499_combout ;
wire \rs_mem|s_memory~539_q ;
wire \rs_mem|s_memory~1500_combout ;
wire \rs_mem|s_memory~1501_combout ;
wire \rs_mem|readData[21]~21_combout ;
wire \writeData[22]~input_o ;
wire \rs_mem|s_memory~764_q ;
wire \rs_mem|s_memory~892_q ;
wire \rs_mem|s_memory~636_q ;
wire \rs_mem|s_memory~1502_combout ;
wire \rs_mem|s_memory~1020_q ;
wire \rs_mem|s_memory~1503_combout ;
wire \rs_mem|s_memory~860_q ;
wire \rs_mem|s_memory~732_q ;
wire \rs_mem|s_memory~604_q ;
wire \rs_mem|s_memory~1504_combout ;
wire \rs_mem|s_memory~988_q ;
wire \rs_mem|s_memory~1505_combout ;
wire \rs_mem|s_memory~700_q ;
wire \rs_mem|s_memory~828_q ;
wire \rs_mem|s_memory~572_q ;
wire \rs_mem|s_memory~1506_combout ;
wire \rs_mem|s_memory~956_q ;
wire \rs_mem|s_memory~1507_combout ;
wire \rs_mem|s_memory~1508_combout ;
wire \rs_mem|s_memory~924_q ;
wire \rs_mem|s_memory~796_q ;
wire \rs_mem|s_memory~668_q ;
wire \rs_mem|s_memory~1509_combout ;
wire \rs_mem|s_memory~1052_q ;
wire \rs_mem|s_memory~1510_combout ;
wire \rs_mem|s_memory~1511_combout ;
wire \rs_mem|s_memory~380_q ;
wire \rs_mem|s_memory~348_q ;
wire \rs_mem|s_memory~316_q ;
wire \rs_mem|s_memory~1512_combout ;
wire \rs_mem|s_memory~412_q ;
wire \rs_mem|s_memory~1513_combout ;
wire \rs_mem|s_memory~220_q ;
wire \rs_mem|s_memory~252_q ;
wire \rs_mem|s_memory~188_q ;
wire \rs_mem|s_memory~1514_combout ;
wire \rs_mem|s_memory~284_q ;
wire \rs_mem|s_memory~1515_combout ;
wire \rs_mem|s_memory~124_q ;
wire \rs_mem|s_memory~92_q ;
wire \rs_mem|s_memory~60_q ;
wire \rs_mem|s_memory~1516_combout ;
wire \rs_mem|s_memory~156_q ;
wire \rs_mem|s_memory~1517_combout ;
wire \rs_mem|s_memory~1518_combout ;
wire \rs_mem|s_memory~476_q ;
wire \rs_mem|s_memory~508_q ;
wire \rs_mem|s_memory~444_q ;
wire \rs_mem|s_memory~1519_combout ;
wire \rs_mem|s_memory~540_q ;
wire \rs_mem|s_memory~1520_combout ;
wire \rs_mem|s_memory~1521_combout ;
wire \rs_mem|readData[22]~22_combout ;
wire \writeData[23]~input_o ;
wire \rs_mem|s_memory~733_q ;
wire \rs_mem|s_memory~861_q ;
wire \rs_mem|s_memory~605_q ;
wire \rs_mem|s_memory~1522_combout ;
wire \rs_mem|s_memory~989_q ;
wire \rs_mem|s_memory~1523_combout ;
wire \rs_mem|s_memory~893_q ;
wire \rs_mem|s_memory~765_q ;
wire \rs_mem|s_memory~637_q ;
wire \rs_mem|s_memory~1524_combout ;
wire \rs_mem|s_memory~1021_q ;
wire \rs_mem|s_memory~1525_combout ;
wire \rs_mem|s_memory~829_q ;
wire \rs_mem|s_memory~701_q ;
wire \rs_mem|s_memory~573_q ;
wire \rs_mem|s_memory~1526_combout ;
wire \rs_mem|s_memory~957_q ;
wire \rs_mem|s_memory~1527_combout ;
wire \rs_mem|s_memory~1528_combout ;
wire \rs_mem|s_memory~797_q ;
wire \rs_mem|s_memory~925_q ;
wire \rs_mem|s_memory~669_q ;
wire \rs_mem|s_memory~1529_combout ;
wire \rs_mem|s_memory~1053_q ;
wire \rs_mem|s_memory~1530_combout ;
wire \rs_mem|s_memory~1531_combout ;
wire \rs_mem|s_memory~253_q ;
wire \rs_mem|s_memory~221_q ;
wire \rs_mem|s_memory~189_q ;
wire \rs_mem|s_memory~1532_combout ;
wire \rs_mem|s_memory~285_q ;
wire \rs_mem|s_memory~1533_combout ;
wire \rs_mem|s_memory~349_q ;
wire \rs_mem|s_memory~381_q ;
wire \rs_mem|s_memory~317_q ;
wire \rs_mem|s_memory~1534_combout ;
wire \rs_mem|s_memory~413_q ;
wire \rs_mem|s_memory~1535_combout ;
wire \rs_mem|s_memory~93_q ;
wire \rs_mem|s_memory~125_q ;
wire \rs_mem|s_memory~61_q ;
wire \rs_mem|s_memory~1536_combout ;
wire \rs_mem|s_memory~157_q ;
wire \rs_mem|s_memory~1537_combout ;
wire \rs_mem|s_memory~1538_combout ;
wire \rs_mem|s_memory~509_q ;
wire \rs_mem|s_memory~477_q ;
wire \rs_mem|s_memory~445_q ;
wire \rs_mem|s_memory~1539_combout ;
wire \rs_mem|s_memory~541_q ;
wire \rs_mem|s_memory~1540_combout ;
wire \rs_mem|s_memory~1541_combout ;
wire \rs_mem|readData[23]~23_combout ;
wire \writeData[24]~input_o ;
wire \rs_mem|s_memory~766_q ;
wire \rs_mem|s_memory~894_q ;
wire \rs_mem|s_memory~638_q ;
wire \rs_mem|s_memory~1542_combout ;
wire \rs_mem|s_memory~1022_q ;
wire \rs_mem|s_memory~1543_combout ;
wire \rs_mem|s_memory~862_q ;
wire \rs_mem|s_memory~734_q ;
wire \rs_mem|s_memory~606_q ;
wire \rs_mem|s_memory~1544_combout ;
wire \rs_mem|s_memory~990_q ;
wire \rs_mem|s_memory~1545_combout ;
wire \rs_mem|s_memory~702_q ;
wire \rs_mem|s_memory~830_q ;
wire \rs_mem|s_memory~574_q ;
wire \rs_mem|s_memory~1546_combout ;
wire \rs_mem|s_memory~958_q ;
wire \rs_mem|s_memory~1547_combout ;
wire \rs_mem|s_memory~1548_combout ;
wire \rs_mem|s_memory~926_q ;
wire \rs_mem|s_memory~798_q ;
wire \rs_mem|s_memory~670_q ;
wire \rs_mem|s_memory~1549_combout ;
wire \rs_mem|s_memory~1054_q ;
wire \rs_mem|s_memory~1550_combout ;
wire \rs_mem|s_memory~1551_combout ;
wire \rs_mem|s_memory~382_q ;
wire \rs_mem|s_memory~350_q ;
wire \rs_mem|s_memory~318_q ;
wire \rs_mem|s_memory~1552_combout ;
wire \rs_mem|s_memory~414_q ;
wire \rs_mem|s_memory~1553_combout ;
wire \rs_mem|s_memory~222_q ;
wire \rs_mem|s_memory~254_q ;
wire \rs_mem|s_memory~190_q ;
wire \rs_mem|s_memory~1554_combout ;
wire \rs_mem|s_memory~286_q ;
wire \rs_mem|s_memory~1555_combout ;
wire \rs_mem|s_memory~126_q ;
wire \rs_mem|s_memory~94_q ;
wire \rs_mem|s_memory~62_q ;
wire \rs_mem|s_memory~1556_combout ;
wire \rs_mem|s_memory~158_q ;
wire \rs_mem|s_memory~1557_combout ;
wire \rs_mem|s_memory~1558_combout ;
wire \rs_mem|s_memory~478_q ;
wire \rs_mem|s_memory~510_q ;
wire \rs_mem|s_memory~446_q ;
wire \rs_mem|s_memory~1559_combout ;
wire \rs_mem|s_memory~542_q ;
wire \rs_mem|s_memory~1560_combout ;
wire \rs_mem|s_memory~1561_combout ;
wire \rs_mem|readData[24]~24_combout ;
wire \writeData[25]~input_o ;
wire \rs_mem|s_memory~735_q ;
wire \rs_mem|s_memory~863_q ;
wire \rs_mem|s_memory~607_q ;
wire \rs_mem|s_memory~1562_combout ;
wire \rs_mem|s_memory~991_q ;
wire \rs_mem|s_memory~1563_combout ;
wire \rs_mem|s_memory~895_q ;
wire \rs_mem|s_memory~767_q ;
wire \rs_mem|s_memory~639_q ;
wire \rs_mem|s_memory~1564_combout ;
wire \rs_mem|s_memory~1023_q ;
wire \rs_mem|s_memory~1565_combout ;
wire \rs_mem|s_memory~831_q ;
wire \rs_mem|s_memory~703_q ;
wire \rs_mem|s_memory~575_q ;
wire \rs_mem|s_memory~1566_combout ;
wire \rs_mem|s_memory~959_q ;
wire \rs_mem|s_memory~1567_combout ;
wire \rs_mem|s_memory~1568_combout ;
wire \rs_mem|s_memory~799_q ;
wire \rs_mem|s_memory~927_q ;
wire \rs_mem|s_memory~671_q ;
wire \rs_mem|s_memory~1569_combout ;
wire \rs_mem|s_memory~1055_q ;
wire \rs_mem|s_memory~1570_combout ;
wire \rs_mem|s_memory~1571_combout ;
wire \rs_mem|s_memory~255_q ;
wire \rs_mem|s_memory~223_q ;
wire \rs_mem|s_memory~191_q ;
wire \rs_mem|s_memory~1572_combout ;
wire \rs_mem|s_memory~287_q ;
wire \rs_mem|s_memory~1573_combout ;
wire \rs_mem|s_memory~351_q ;
wire \rs_mem|s_memory~383_q ;
wire \rs_mem|s_memory~319_q ;
wire \rs_mem|s_memory~1574_combout ;
wire \rs_mem|s_memory~415_q ;
wire \rs_mem|s_memory~1575_combout ;
wire \rs_mem|s_memory~95_q ;
wire \rs_mem|s_memory~127_q ;
wire \rs_mem|s_memory~63_q ;
wire \rs_mem|s_memory~1576_combout ;
wire \rs_mem|s_memory~159_q ;
wire \rs_mem|s_memory~1577_combout ;
wire \rs_mem|s_memory~1578_combout ;
wire \rs_mem|s_memory~511_q ;
wire \rs_mem|s_memory~479_q ;
wire \rs_mem|s_memory~447_q ;
wire \rs_mem|s_memory~1579_combout ;
wire \rs_mem|s_memory~543_q ;
wire \rs_mem|s_memory~1580_combout ;
wire \rs_mem|s_memory~1581_combout ;
wire \rs_mem|readData[25]~25_combout ;
wire \writeData[26]~input_o ;
wire \rs_mem|s_memory~768_q ;
wire \rs_mem|s_memory~896_q ;
wire \rs_mem|s_memory~640_q ;
wire \rs_mem|s_memory~1582_combout ;
wire \rs_mem|s_memory~1024_q ;
wire \rs_mem|s_memory~1583_combout ;
wire \rs_mem|s_memory~864_q ;
wire \rs_mem|s_memory~736_q ;
wire \rs_mem|s_memory~608_q ;
wire \rs_mem|s_memory~1584_combout ;
wire \rs_mem|s_memory~992_q ;
wire \rs_mem|s_memory~1585_combout ;
wire \rs_mem|s_memory~704_q ;
wire \rs_mem|s_memory~832_q ;
wire \rs_mem|s_memory~576_q ;
wire \rs_mem|s_memory~1586_combout ;
wire \rs_mem|s_memory~960_q ;
wire \rs_mem|s_memory~1587_combout ;
wire \rs_mem|s_memory~1588_combout ;
wire \rs_mem|s_memory~928_q ;
wire \rs_mem|s_memory~800_q ;
wire \rs_mem|s_memory~672_q ;
wire \rs_mem|s_memory~1589_combout ;
wire \rs_mem|s_memory~1056_q ;
wire \rs_mem|s_memory~1590_combout ;
wire \rs_mem|s_memory~1591_combout ;
wire \rs_mem|s_memory~384_q ;
wire \rs_mem|s_memory~352_q ;
wire \rs_mem|s_memory~320_q ;
wire \rs_mem|s_memory~1592_combout ;
wire \rs_mem|s_memory~416_q ;
wire \rs_mem|s_memory~1593_combout ;
wire \rs_mem|s_memory~224_q ;
wire \rs_mem|s_memory~256_q ;
wire \rs_mem|s_memory~192_q ;
wire \rs_mem|s_memory~1594_combout ;
wire \rs_mem|s_memory~288_q ;
wire \rs_mem|s_memory~1595_combout ;
wire \rs_mem|s_memory~128_q ;
wire \rs_mem|s_memory~96_q ;
wire \rs_mem|s_memory~64_q ;
wire \rs_mem|s_memory~1596_combout ;
wire \rs_mem|s_memory~160_q ;
wire \rs_mem|s_memory~1597_combout ;
wire \rs_mem|s_memory~1598_combout ;
wire \rs_mem|s_memory~480_q ;
wire \rs_mem|s_memory~512_q ;
wire \rs_mem|s_memory~448_q ;
wire \rs_mem|s_memory~1599_combout ;
wire \rs_mem|s_memory~544_q ;
wire \rs_mem|s_memory~1600_combout ;
wire \rs_mem|s_memory~1601_combout ;
wire \rs_mem|readData[26]~26_combout ;
wire \writeData[27]~input_o ;
wire \rs_mem|s_memory~737_q ;
wire \rs_mem|s_memory~865_q ;
wire \rs_mem|s_memory~609_q ;
wire \rs_mem|s_memory~1602_combout ;
wire \rs_mem|s_memory~993_q ;
wire \rs_mem|s_memory~1603_combout ;
wire \rs_mem|s_memory~897_q ;
wire \rs_mem|s_memory~769_q ;
wire \rs_mem|s_memory~641_q ;
wire \rs_mem|s_memory~1604_combout ;
wire \rs_mem|s_memory~1025_q ;
wire \rs_mem|s_memory~1605_combout ;
wire \rs_mem|s_memory~833_q ;
wire \rs_mem|s_memory~705_q ;
wire \rs_mem|s_memory~577_q ;
wire \rs_mem|s_memory~1606_combout ;
wire \rs_mem|s_memory~961_q ;
wire \rs_mem|s_memory~1607_combout ;
wire \rs_mem|s_memory~1608_combout ;
wire \rs_mem|s_memory~801_q ;
wire \rs_mem|s_memory~929_q ;
wire \rs_mem|s_memory~673_q ;
wire \rs_mem|s_memory~1609_combout ;
wire \rs_mem|s_memory~1057_q ;
wire \rs_mem|s_memory~1610_combout ;
wire \rs_mem|s_memory~1611_combout ;
wire \rs_mem|s_memory~257_q ;
wire \rs_mem|s_memory~225_q ;
wire \rs_mem|s_memory~193_q ;
wire \rs_mem|s_memory~1612_combout ;
wire \rs_mem|s_memory~289_q ;
wire \rs_mem|s_memory~1613_combout ;
wire \rs_mem|s_memory~353_q ;
wire \rs_mem|s_memory~385_q ;
wire \rs_mem|s_memory~321_q ;
wire \rs_mem|s_memory~1614_combout ;
wire \rs_mem|s_memory~417_q ;
wire \rs_mem|s_memory~1615_combout ;
wire \rs_mem|s_memory~97_q ;
wire \rs_mem|s_memory~129_q ;
wire \rs_mem|s_memory~65_q ;
wire \rs_mem|s_memory~1616_combout ;
wire \rs_mem|s_memory~161_q ;
wire \rs_mem|s_memory~1617_combout ;
wire \rs_mem|s_memory~1618_combout ;
wire \rs_mem|s_memory~513_q ;
wire \rs_mem|s_memory~481_q ;
wire \rs_mem|s_memory~449_q ;
wire \rs_mem|s_memory~1619_combout ;
wire \rs_mem|s_memory~545_q ;
wire \rs_mem|s_memory~1620_combout ;
wire \rs_mem|s_memory~1621_combout ;
wire \rs_mem|readData[27]~27_combout ;
wire \writeData[28]~input_o ;
wire \rs_mem|s_memory~770_q ;
wire \rs_mem|s_memory~898_q ;
wire \rs_mem|s_memory~642_q ;
wire \rs_mem|s_memory~1622_combout ;
wire \rs_mem|s_memory~1026_q ;
wire \rs_mem|s_memory~1623_combout ;
wire \rs_mem|s_memory~866_q ;
wire \rs_mem|s_memory~738_q ;
wire \rs_mem|s_memory~610_q ;
wire \rs_mem|s_memory~1624_combout ;
wire \rs_mem|s_memory~994_q ;
wire \rs_mem|s_memory~1625_combout ;
wire \rs_mem|s_memory~706_q ;
wire \rs_mem|s_memory~834_q ;
wire \rs_mem|s_memory~578_q ;
wire \rs_mem|s_memory~1626_combout ;
wire \rs_mem|s_memory~962_q ;
wire \rs_mem|s_memory~1627_combout ;
wire \rs_mem|s_memory~1628_combout ;
wire \rs_mem|s_memory~930_q ;
wire \rs_mem|s_memory~802_q ;
wire \rs_mem|s_memory~674_q ;
wire \rs_mem|s_memory~1629_combout ;
wire \rs_mem|s_memory~1058_q ;
wire \rs_mem|s_memory~1630_combout ;
wire \rs_mem|s_memory~1631_combout ;
wire \rs_mem|s_memory~386_q ;
wire \rs_mem|s_memory~354_q ;
wire \rs_mem|s_memory~322_q ;
wire \rs_mem|s_memory~1632_combout ;
wire \rs_mem|s_memory~418_q ;
wire \rs_mem|s_memory~1633_combout ;
wire \rs_mem|s_memory~226_q ;
wire \rs_mem|s_memory~258_q ;
wire \rs_mem|s_memory~194_q ;
wire \rs_mem|s_memory~1634_combout ;
wire \rs_mem|s_memory~290_q ;
wire \rs_mem|s_memory~1635_combout ;
wire \rs_mem|s_memory~130_q ;
wire \rs_mem|s_memory~98_q ;
wire \rs_mem|s_memory~66_q ;
wire \rs_mem|s_memory~1636_combout ;
wire \rs_mem|s_memory~162_q ;
wire \rs_mem|s_memory~1637_combout ;
wire \rs_mem|s_memory~1638_combout ;
wire \rs_mem|s_memory~482_q ;
wire \rs_mem|s_memory~514_q ;
wire \rs_mem|s_memory~450_q ;
wire \rs_mem|s_memory~1639_combout ;
wire \rs_mem|s_memory~546_q ;
wire \rs_mem|s_memory~1640_combout ;
wire \rs_mem|s_memory~1641_combout ;
wire \rs_mem|readData[28]~28_combout ;
wire \writeData[29]~input_o ;
wire \rs_mem|s_memory~739_q ;
wire \rs_mem|s_memory~867_q ;
wire \rs_mem|s_memory~611_q ;
wire \rs_mem|s_memory~1642_combout ;
wire \rs_mem|s_memory~995_q ;
wire \rs_mem|s_memory~1643_combout ;
wire \rs_mem|s_memory~899_q ;
wire \rs_mem|s_memory~771_q ;
wire \rs_mem|s_memory~643_q ;
wire \rs_mem|s_memory~1644_combout ;
wire \rs_mem|s_memory~1027_q ;
wire \rs_mem|s_memory~1645_combout ;
wire \rs_mem|s_memory~835_q ;
wire \rs_mem|s_memory~707_q ;
wire \rs_mem|s_memory~579_q ;
wire \rs_mem|s_memory~1646_combout ;
wire \rs_mem|s_memory~963_q ;
wire \rs_mem|s_memory~1647_combout ;
wire \rs_mem|s_memory~1648_combout ;
wire \rs_mem|s_memory~803_q ;
wire \rs_mem|s_memory~931_q ;
wire \rs_mem|s_memory~675_q ;
wire \rs_mem|s_memory~1649_combout ;
wire \rs_mem|s_memory~1059_q ;
wire \rs_mem|s_memory~1650_combout ;
wire \rs_mem|s_memory~1651_combout ;
wire \rs_mem|s_memory~259_q ;
wire \rs_mem|s_memory~227_q ;
wire \rs_mem|s_memory~195_q ;
wire \rs_mem|s_memory~1652_combout ;
wire \rs_mem|s_memory~291_q ;
wire \rs_mem|s_memory~1653_combout ;
wire \rs_mem|s_memory~355_q ;
wire \rs_mem|s_memory~387_q ;
wire \rs_mem|s_memory~323_q ;
wire \rs_mem|s_memory~1654_combout ;
wire \rs_mem|s_memory~419_q ;
wire \rs_mem|s_memory~1655_combout ;
wire \rs_mem|s_memory~99_q ;
wire \rs_mem|s_memory~131_q ;
wire \rs_mem|s_memory~67_q ;
wire \rs_mem|s_memory~1656_combout ;
wire \rs_mem|s_memory~163_q ;
wire \rs_mem|s_memory~1657_combout ;
wire \rs_mem|s_memory~1658_combout ;
wire \rs_mem|s_memory~515_q ;
wire \rs_mem|s_memory~483_q ;
wire \rs_mem|s_memory~451_q ;
wire \rs_mem|s_memory~1659_combout ;
wire \rs_mem|s_memory~547_q ;
wire \rs_mem|s_memory~1660_combout ;
wire \rs_mem|s_memory~1661_combout ;
wire \rs_mem|readData[29]~29_combout ;
wire \writeData[30]~input_o ;
wire \rs_mem|s_memory~772_q ;
wire \rs_mem|s_memory~900_q ;
wire \rs_mem|s_memory~644_q ;
wire \rs_mem|s_memory~1662_combout ;
wire \rs_mem|s_memory~1028_q ;
wire \rs_mem|s_memory~1663_combout ;
wire \rs_mem|s_memory~868_q ;
wire \rs_mem|s_memory~740_q ;
wire \rs_mem|s_memory~612_q ;
wire \rs_mem|s_memory~1664_combout ;
wire \rs_mem|s_memory~996_q ;
wire \rs_mem|s_memory~1665_combout ;
wire \rs_mem|s_memory~708_q ;
wire \rs_mem|s_memory~836_q ;
wire \rs_mem|s_memory~580_q ;
wire \rs_mem|s_memory~1666_combout ;
wire \rs_mem|s_memory~964_q ;
wire \rs_mem|s_memory~1667_combout ;
wire \rs_mem|s_memory~1668_combout ;
wire \rs_mem|s_memory~932_q ;
wire \rs_mem|s_memory~804_q ;
wire \rs_mem|s_memory~676_q ;
wire \rs_mem|s_memory~1669_combout ;
wire \rs_mem|s_memory~1060_q ;
wire \rs_mem|s_memory~1670_combout ;
wire \rs_mem|s_memory~1671_combout ;
wire \rs_mem|s_memory~388_q ;
wire \rs_mem|s_memory~356_q ;
wire \rs_mem|s_memory~324_q ;
wire \rs_mem|s_memory~1672_combout ;
wire \rs_mem|s_memory~420_q ;
wire \rs_mem|s_memory~1673_combout ;
wire \rs_mem|s_memory~228_q ;
wire \rs_mem|s_memory~260_q ;
wire \rs_mem|s_memory~196_q ;
wire \rs_mem|s_memory~1674_combout ;
wire \rs_mem|s_memory~292_q ;
wire \rs_mem|s_memory~1675_combout ;
wire \rs_mem|s_memory~132_q ;
wire \rs_mem|s_memory~100_q ;
wire \rs_mem|s_memory~68_q ;
wire \rs_mem|s_memory~1676_combout ;
wire \rs_mem|s_memory~164_q ;
wire \rs_mem|s_memory~1677_combout ;
wire \rs_mem|s_memory~1678_combout ;
wire \rs_mem|s_memory~484_q ;
wire \rs_mem|s_memory~516_q ;
wire \rs_mem|s_memory~452_q ;
wire \rs_mem|s_memory~1679_combout ;
wire \rs_mem|s_memory~548_q ;
wire \rs_mem|s_memory~1680_combout ;
wire \rs_mem|s_memory~1681_combout ;
wire \rs_mem|readData[30]~30_combout ;
wire \writeData[31]~input_o ;
wire \rs_mem|s_memory~741_q ;
wire \rs_mem|s_memory~869_q ;
wire \rs_mem|s_memory~613_q ;
wire \rs_mem|s_memory~1682_combout ;
wire \rs_mem|s_memory~997_q ;
wire \rs_mem|s_memory~1683_combout ;
wire \rs_mem|s_memory~901_q ;
wire \rs_mem|s_memory~773_q ;
wire \rs_mem|s_memory~645_q ;
wire \rs_mem|s_memory~1684_combout ;
wire \rs_mem|s_memory~1029_q ;
wire \rs_mem|s_memory~1685_combout ;
wire \rs_mem|s_memory~837_q ;
wire \rs_mem|s_memory~709_q ;
wire \rs_mem|s_memory~581_q ;
wire \rs_mem|s_memory~1686_combout ;
wire \rs_mem|s_memory~965_q ;
wire \rs_mem|s_memory~1687_combout ;
wire \rs_mem|s_memory~1688_combout ;
wire \rs_mem|s_memory~805_q ;
wire \rs_mem|s_memory~933_q ;
wire \rs_mem|s_memory~677_q ;
wire \rs_mem|s_memory~1689_combout ;
wire \rs_mem|s_memory~1061_q ;
wire \rs_mem|s_memory~1690_combout ;
wire \rs_mem|s_memory~1691_combout ;
wire \rs_mem|s_memory~261_q ;
wire \rs_mem|s_memory~229_q ;
wire \rs_mem|s_memory~197_q ;
wire \rs_mem|s_memory~1692_combout ;
wire \rs_mem|s_memory~293_q ;
wire \rs_mem|s_memory~1693_combout ;
wire \rs_mem|s_memory~357_q ;
wire \rs_mem|s_memory~389_q ;
wire \rs_mem|s_memory~325_q ;
wire \rs_mem|s_memory~1694_combout ;
wire \rs_mem|s_memory~421_q ;
wire \rs_mem|s_memory~1695_combout ;
wire \rs_mem|s_memory~101_q ;
wire \rs_mem|s_memory~133_q ;
wire \rs_mem|s_memory~69_q ;
wire \rs_mem|s_memory~1696_combout ;
wire \rs_mem|s_memory~165_q ;
wire \rs_mem|s_memory~1697_combout ;
wire \rs_mem|s_memory~1698_combout ;
wire \rs_mem|s_memory~517_q ;
wire \rs_mem|s_memory~485_q ;
wire \rs_mem|s_memory~453_q ;
wire \rs_mem|s_memory~1699_combout ;
wire \rs_mem|s_memory~549_q ;
wire \rs_mem|s_memory~1700_combout ;
wire \rs_mem|s_memory~1701_combout ;
wire \rs_mem|readData[31]~31_combout ;
wire \rt_mem|s_memory~742_q ;
wire \readReg2[2]~input_o ;
wire \rt_mem|s_memory~870_q ;
wire \readReg2[3]~input_o ;
wire \rt_mem|s_memory~614_q ;
wire \rt_mem|s_memory~1062_combout ;
wire \rt_mem|s_memory~998_q ;
wire \rt_mem|s_memory~1063_combout ;
wire \readReg2[1]~input_o ;
wire \rt_mem|s_memory~838_q ;
wire \rt_mem|s_memory~710_q ;
wire \rt_mem|s_memory~582_q ;
wire \rt_mem|s_memory~1064_combout ;
wire \rt_mem|s_memory~966_q ;
wire \rt_mem|s_memory~1065_combout ;
wire \readReg2[0]~input_o ;
wire \rt_mem|s_memory~678_q ;
wire \rt_mem|s_memory~806_q ;
wire \rt_mem|s_memory~550_q ;
wire \rt_mem|s_memory~1066_combout ;
wire \rt_mem|s_memory~934_q ;
wire \rt_mem|s_memory~1067_combout ;
wire \rt_mem|s_memory~1068_combout ;
wire \rt_mem|s_memory~902_q ;
wire \rt_mem|s_memory~774_q ;
wire \rt_mem|s_memory~646_q ;
wire \rt_mem|s_memory~1069_combout ;
wire \rt_mem|s_memory~1030_q ;
wire \rt_mem|s_memory~1070_combout ;
wire \rt_mem|s_memory~1071_combout ;
wire \readReg2[4]~input_o ;
wire \rt_mem|s_memory~358_q ;
wire \rt_mem|s_memory~326_q ;
wire \rt_mem|s_memory~294_q ;
wire \rt_mem|s_memory~1072_combout ;
wire \rt_mem|s_memory~390_q ;
wire \rt_mem|s_memory~1073_combout ;
wire \rt_mem|s_memory~198_q ;
wire \rt_mem|s_memory~230_q ;
wire \rt_mem|s_memory~166_q ;
wire \rt_mem|s_memory~1074_combout ;
wire \rt_mem|s_memory~262_q ;
wire \rt_mem|s_memory~1075_combout ;
wire \rt_mem|s_memory~102_q ;
wire \rt_mem|s_memory~70_q ;
wire \rt_mem|s_memory~38_q ;
wire \rt_mem|s_memory~1076_combout ;
wire \rt_mem|s_memory~134_q ;
wire \rt_mem|s_memory~1077_combout ;
wire \rt_mem|s_memory~1078_combout ;
wire \rt_mem|s_memory~454_q ;
wire \rt_mem|s_memory~486_q ;
wire \rt_mem|s_memory~422_q ;
wire \rt_mem|s_memory~1079_combout ;
wire \rt_mem|s_memory~518_q ;
wire \rt_mem|s_memory~1080_combout ;
wire \rt_mem|s_memory~1081_combout ;
wire \rt_mem|Equal0~0_combout ;
wire \rt_mem|readData[0]~0_combout ;
wire \rt_mem|s_memory~711_q ;
wire \rt_mem|s_memory~839_q ;
wire \rt_mem|s_memory~583_q ;
wire \rt_mem|s_memory~1082_combout ;
wire \rt_mem|s_memory~967_q ;
wire \rt_mem|s_memory~1083_combout ;
wire \rt_mem|s_memory~871_q ;
wire \rt_mem|s_memory~743_q ;
wire \rt_mem|s_memory~615_q ;
wire \rt_mem|s_memory~1084_combout ;
wire \rt_mem|s_memory~999_q ;
wire \rt_mem|s_memory~1085_combout ;
wire \rt_mem|s_memory~807_q ;
wire \rt_mem|s_memory~679_q ;
wire \rt_mem|s_memory~551_q ;
wire \rt_mem|s_memory~1086_combout ;
wire \rt_mem|s_memory~935_q ;
wire \rt_mem|s_memory~1087_combout ;
wire \rt_mem|s_memory~1088_combout ;
wire \rt_mem|s_memory~775_q ;
wire \rt_mem|s_memory~903_q ;
wire \rt_mem|s_memory~647_q ;
wire \rt_mem|s_memory~1089_combout ;
wire \rt_mem|s_memory~1031_q ;
wire \rt_mem|s_memory~1090_combout ;
wire \rt_mem|s_memory~1091_combout ;
wire \rt_mem|s_memory~231_q ;
wire \rt_mem|s_memory~199_q ;
wire \rt_mem|s_memory~167_q ;
wire \rt_mem|s_memory~1092_combout ;
wire \rt_mem|s_memory~263_q ;
wire \rt_mem|s_memory~1093_combout ;
wire \rt_mem|s_memory~327_q ;
wire \rt_mem|s_memory~359_q ;
wire \rt_mem|s_memory~295_q ;
wire \rt_mem|s_memory~1094_combout ;
wire \rt_mem|s_memory~391_q ;
wire \rt_mem|s_memory~1095_combout ;
wire \rt_mem|s_memory~71_q ;
wire \rt_mem|s_memory~103_q ;
wire \rt_mem|s_memory~39_q ;
wire \rt_mem|s_memory~1096_combout ;
wire \rt_mem|s_memory~135_q ;
wire \rt_mem|s_memory~1097_combout ;
wire \rt_mem|s_memory~1098_combout ;
wire \rt_mem|s_memory~487_q ;
wire \rt_mem|s_memory~455_q ;
wire \rt_mem|s_memory~423_q ;
wire \rt_mem|s_memory~1099_combout ;
wire \rt_mem|s_memory~519_q ;
wire \rt_mem|s_memory~1100_combout ;
wire \rt_mem|s_memory~1101_combout ;
wire \rt_mem|readData[1]~1_combout ;
wire \rt_mem|s_memory~744_q ;
wire \rt_mem|s_memory~872_q ;
wire \rt_mem|s_memory~616_q ;
wire \rt_mem|s_memory~1102_combout ;
wire \rt_mem|s_memory~1000_q ;
wire \rt_mem|s_memory~1103_combout ;
wire \rt_mem|s_memory~840_q ;
wire \rt_mem|s_memory~712_q ;
wire \rt_mem|s_memory~584_q ;
wire \rt_mem|s_memory~1104_combout ;
wire \rt_mem|s_memory~968_q ;
wire \rt_mem|s_memory~1105_combout ;
wire \rt_mem|s_memory~680_q ;
wire \rt_mem|s_memory~808_q ;
wire \rt_mem|s_memory~552_q ;
wire \rt_mem|s_memory~1106_combout ;
wire \rt_mem|s_memory~936_q ;
wire \rt_mem|s_memory~1107_combout ;
wire \rt_mem|s_memory~1108_combout ;
wire \rt_mem|s_memory~904_q ;
wire \rt_mem|s_memory~776_q ;
wire \rt_mem|s_memory~648_q ;
wire \rt_mem|s_memory~1109_combout ;
wire \rt_mem|s_memory~1032_q ;
wire \rt_mem|s_memory~1110_combout ;
wire \rt_mem|s_memory~1111_combout ;
wire \rt_mem|s_memory~360_q ;
wire \rt_mem|s_memory~328_q ;
wire \rt_mem|s_memory~296_q ;
wire \rt_mem|s_memory~1112_combout ;
wire \rt_mem|s_memory~392_q ;
wire \rt_mem|s_memory~1113_combout ;
wire \rt_mem|s_memory~200_q ;
wire \rt_mem|s_memory~232_q ;
wire \rt_mem|s_memory~168_q ;
wire \rt_mem|s_memory~1114_combout ;
wire \rt_mem|s_memory~264_q ;
wire \rt_mem|s_memory~1115_combout ;
wire \rt_mem|s_memory~104_q ;
wire \rt_mem|s_memory~72_q ;
wire \rt_mem|s_memory~40_q ;
wire \rt_mem|s_memory~1116_combout ;
wire \rt_mem|s_memory~136_q ;
wire \rt_mem|s_memory~1117_combout ;
wire \rt_mem|s_memory~1118_combout ;
wire \rt_mem|s_memory~456_q ;
wire \rt_mem|s_memory~488_q ;
wire \rt_mem|s_memory~424_q ;
wire \rt_mem|s_memory~1119_combout ;
wire \rt_mem|s_memory~520_q ;
wire \rt_mem|s_memory~1120_combout ;
wire \rt_mem|s_memory~1121_combout ;
wire \rt_mem|readData[2]~2_combout ;
wire \rt_mem|s_memory~713_q ;
wire \rt_mem|s_memory~841_q ;
wire \rt_mem|s_memory~585_q ;
wire \rt_mem|s_memory~1122_combout ;
wire \rt_mem|s_memory~969_q ;
wire \rt_mem|s_memory~1123_combout ;
wire \rt_mem|s_memory~873_q ;
wire \rt_mem|s_memory~745_q ;
wire \rt_mem|s_memory~617_q ;
wire \rt_mem|s_memory~1124_combout ;
wire \rt_mem|s_memory~1001_q ;
wire \rt_mem|s_memory~1125_combout ;
wire \rt_mem|s_memory~809_q ;
wire \rt_mem|s_memory~681_q ;
wire \rt_mem|s_memory~553_q ;
wire \rt_mem|s_memory~1126_combout ;
wire \rt_mem|s_memory~937_q ;
wire \rt_mem|s_memory~1127_combout ;
wire \rt_mem|s_memory~1128_combout ;
wire \rt_mem|s_memory~777_q ;
wire \rt_mem|s_memory~905_q ;
wire \rt_mem|s_memory~649_q ;
wire \rt_mem|s_memory~1129_combout ;
wire \rt_mem|s_memory~1033_q ;
wire \rt_mem|s_memory~1130_combout ;
wire \rt_mem|s_memory~1131_combout ;
wire \rt_mem|s_memory~233_q ;
wire \rt_mem|s_memory~201_q ;
wire \rt_mem|s_memory~169_q ;
wire \rt_mem|s_memory~1132_combout ;
wire \rt_mem|s_memory~265_q ;
wire \rt_mem|s_memory~1133_combout ;
wire \rt_mem|s_memory~329_q ;
wire \rt_mem|s_memory~361_q ;
wire \rt_mem|s_memory~297_q ;
wire \rt_mem|s_memory~1134_combout ;
wire \rt_mem|s_memory~393_q ;
wire \rt_mem|s_memory~1135_combout ;
wire \rt_mem|s_memory~73_q ;
wire \rt_mem|s_memory~105_q ;
wire \rt_mem|s_memory~41_q ;
wire \rt_mem|s_memory~1136_combout ;
wire \rt_mem|s_memory~137_q ;
wire \rt_mem|s_memory~1137_combout ;
wire \rt_mem|s_memory~1138_combout ;
wire \rt_mem|s_memory~489_q ;
wire \rt_mem|s_memory~457_q ;
wire \rt_mem|s_memory~425_q ;
wire \rt_mem|s_memory~1139_combout ;
wire \rt_mem|s_memory~521_q ;
wire \rt_mem|s_memory~1140_combout ;
wire \rt_mem|s_memory~1141_combout ;
wire \rt_mem|readData[3]~3_combout ;
wire \rt_mem|s_memory~746_q ;
wire \rt_mem|s_memory~874_q ;
wire \rt_mem|s_memory~618_q ;
wire \rt_mem|s_memory~1142_combout ;
wire \rt_mem|s_memory~1002_q ;
wire \rt_mem|s_memory~1143_combout ;
wire \rt_mem|s_memory~842_q ;
wire \rt_mem|s_memory~714_q ;
wire \rt_mem|s_memory~586_q ;
wire \rt_mem|s_memory~1144_combout ;
wire \rt_mem|s_memory~970_q ;
wire \rt_mem|s_memory~1145_combout ;
wire \rt_mem|s_memory~682_q ;
wire \rt_mem|s_memory~810_q ;
wire \rt_mem|s_memory~554_q ;
wire \rt_mem|s_memory~1146_combout ;
wire \rt_mem|s_memory~938_q ;
wire \rt_mem|s_memory~1147_combout ;
wire \rt_mem|s_memory~1148_combout ;
wire \rt_mem|s_memory~906_q ;
wire \rt_mem|s_memory~778_q ;
wire \rt_mem|s_memory~650_q ;
wire \rt_mem|s_memory~1149_combout ;
wire \rt_mem|s_memory~1034_q ;
wire \rt_mem|s_memory~1150_combout ;
wire \rt_mem|s_memory~1151_combout ;
wire \rt_mem|s_memory~362_q ;
wire \rt_mem|s_memory~330_q ;
wire \rt_mem|s_memory~298_q ;
wire \rt_mem|s_memory~1152_combout ;
wire \rt_mem|s_memory~394_q ;
wire \rt_mem|s_memory~1153_combout ;
wire \rt_mem|s_memory~202_q ;
wire \rt_mem|s_memory~234_q ;
wire \rt_mem|s_memory~170_q ;
wire \rt_mem|s_memory~1154_combout ;
wire \rt_mem|s_memory~266_q ;
wire \rt_mem|s_memory~1155_combout ;
wire \rt_mem|s_memory~106_q ;
wire \rt_mem|s_memory~74_q ;
wire \rt_mem|s_memory~42_q ;
wire \rt_mem|s_memory~1156_combout ;
wire \rt_mem|s_memory~138_q ;
wire \rt_mem|s_memory~1157_combout ;
wire \rt_mem|s_memory~1158_combout ;
wire \rt_mem|s_memory~458_q ;
wire \rt_mem|s_memory~490_q ;
wire \rt_mem|s_memory~426_q ;
wire \rt_mem|s_memory~1159_combout ;
wire \rt_mem|s_memory~522_q ;
wire \rt_mem|s_memory~1160_combout ;
wire \rt_mem|s_memory~1161_combout ;
wire \rt_mem|readData[4]~4_combout ;
wire \rt_mem|s_memory~715_q ;
wire \rt_mem|s_memory~843_q ;
wire \rt_mem|s_memory~587_q ;
wire \rt_mem|s_memory~1162_combout ;
wire \rt_mem|s_memory~971_q ;
wire \rt_mem|s_memory~1163_combout ;
wire \rt_mem|s_memory~875_q ;
wire \rt_mem|s_memory~747_q ;
wire \rt_mem|s_memory~619_q ;
wire \rt_mem|s_memory~1164_combout ;
wire \rt_mem|s_memory~1003_q ;
wire \rt_mem|s_memory~1165_combout ;
wire \rt_mem|s_memory~811_q ;
wire \rt_mem|s_memory~683_q ;
wire \rt_mem|s_memory~555_q ;
wire \rt_mem|s_memory~1166_combout ;
wire \rt_mem|s_memory~939_q ;
wire \rt_mem|s_memory~1167_combout ;
wire \rt_mem|s_memory~1168_combout ;
wire \rt_mem|s_memory~779_q ;
wire \rt_mem|s_memory~907_q ;
wire \rt_mem|s_memory~651_q ;
wire \rt_mem|s_memory~1169_combout ;
wire \rt_mem|s_memory~1035_q ;
wire \rt_mem|s_memory~1170_combout ;
wire \rt_mem|s_memory~1171_combout ;
wire \rt_mem|s_memory~235_q ;
wire \rt_mem|s_memory~203_q ;
wire \rt_mem|s_memory~171_q ;
wire \rt_mem|s_memory~1172_combout ;
wire \rt_mem|s_memory~267_q ;
wire \rt_mem|s_memory~1173_combout ;
wire \rt_mem|s_memory~331_q ;
wire \rt_mem|s_memory~363_q ;
wire \rt_mem|s_memory~299_q ;
wire \rt_mem|s_memory~1174_combout ;
wire \rt_mem|s_memory~395_q ;
wire \rt_mem|s_memory~1175_combout ;
wire \rt_mem|s_memory~75_q ;
wire \rt_mem|s_memory~107_q ;
wire \rt_mem|s_memory~43_q ;
wire \rt_mem|s_memory~1176_combout ;
wire \rt_mem|s_memory~139_q ;
wire \rt_mem|s_memory~1177_combout ;
wire \rt_mem|s_memory~1178_combout ;
wire \rt_mem|s_memory~491_q ;
wire \rt_mem|s_memory~459_q ;
wire \rt_mem|s_memory~427_q ;
wire \rt_mem|s_memory~1179_combout ;
wire \rt_mem|s_memory~523_q ;
wire \rt_mem|s_memory~1180_combout ;
wire \rt_mem|s_memory~1181_combout ;
wire \rt_mem|readData[5]~5_combout ;
wire \rt_mem|s_memory~748_q ;
wire \rt_mem|s_memory~876_q ;
wire \rt_mem|s_memory~620_q ;
wire \rt_mem|s_memory~1182_combout ;
wire \rt_mem|s_memory~1004_q ;
wire \rt_mem|s_memory~1183_combout ;
wire \rt_mem|s_memory~844_q ;
wire \rt_mem|s_memory~716_q ;
wire \rt_mem|s_memory~588_q ;
wire \rt_mem|s_memory~1184_combout ;
wire \rt_mem|s_memory~972_q ;
wire \rt_mem|s_memory~1185_combout ;
wire \rt_mem|s_memory~684_q ;
wire \rt_mem|s_memory~812_q ;
wire \rt_mem|s_memory~556_q ;
wire \rt_mem|s_memory~1186_combout ;
wire \rt_mem|s_memory~940_q ;
wire \rt_mem|s_memory~1187_combout ;
wire \rt_mem|s_memory~1188_combout ;
wire \rt_mem|s_memory~908_q ;
wire \rt_mem|s_memory~780_q ;
wire \rt_mem|s_memory~652_q ;
wire \rt_mem|s_memory~1189_combout ;
wire \rt_mem|s_memory~1036_q ;
wire \rt_mem|s_memory~1190_combout ;
wire \rt_mem|s_memory~1191_combout ;
wire \rt_mem|s_memory~364_q ;
wire \rt_mem|s_memory~332_q ;
wire \rt_mem|s_memory~300_q ;
wire \rt_mem|s_memory~1192_combout ;
wire \rt_mem|s_memory~396_q ;
wire \rt_mem|s_memory~1193_combout ;
wire \rt_mem|s_memory~204_q ;
wire \rt_mem|s_memory~236_q ;
wire \rt_mem|s_memory~172_q ;
wire \rt_mem|s_memory~1194_combout ;
wire \rt_mem|s_memory~268_q ;
wire \rt_mem|s_memory~1195_combout ;
wire \rt_mem|s_memory~108_q ;
wire \rt_mem|s_memory~76_q ;
wire \rt_mem|s_memory~44_q ;
wire \rt_mem|s_memory~1196_combout ;
wire \rt_mem|s_memory~140_q ;
wire \rt_mem|s_memory~1197_combout ;
wire \rt_mem|s_memory~1198_combout ;
wire \rt_mem|s_memory~460_q ;
wire \rt_mem|s_memory~492_q ;
wire \rt_mem|s_memory~428_q ;
wire \rt_mem|s_memory~1199_combout ;
wire \rt_mem|s_memory~524_q ;
wire \rt_mem|s_memory~1200_combout ;
wire \rt_mem|s_memory~1201_combout ;
wire \rt_mem|readData[6]~6_combout ;
wire \rt_mem|s_memory~717_q ;
wire \rt_mem|s_memory~845_q ;
wire \rt_mem|s_memory~589_q ;
wire \rt_mem|s_memory~1202_combout ;
wire \rt_mem|s_memory~973_q ;
wire \rt_mem|s_memory~1203_combout ;
wire \rt_mem|s_memory~877_q ;
wire \rt_mem|s_memory~749_q ;
wire \rt_mem|s_memory~621_q ;
wire \rt_mem|s_memory~1204_combout ;
wire \rt_mem|s_memory~1005_q ;
wire \rt_mem|s_memory~1205_combout ;
wire \rt_mem|s_memory~813_q ;
wire \rt_mem|s_memory~685_q ;
wire \rt_mem|s_memory~557_q ;
wire \rt_mem|s_memory~1206_combout ;
wire \rt_mem|s_memory~941_q ;
wire \rt_mem|s_memory~1207_combout ;
wire \rt_mem|s_memory~1208_combout ;
wire \rt_mem|s_memory~781_q ;
wire \rt_mem|s_memory~909_q ;
wire \rt_mem|s_memory~653_q ;
wire \rt_mem|s_memory~1209_combout ;
wire \rt_mem|s_memory~1037_q ;
wire \rt_mem|s_memory~1210_combout ;
wire \rt_mem|s_memory~1211_combout ;
wire \rt_mem|s_memory~237_q ;
wire \rt_mem|s_memory~205_q ;
wire \rt_mem|s_memory~173_q ;
wire \rt_mem|s_memory~1212_combout ;
wire \rt_mem|s_memory~269_q ;
wire \rt_mem|s_memory~1213_combout ;
wire \rt_mem|s_memory~333_q ;
wire \rt_mem|s_memory~365_q ;
wire \rt_mem|s_memory~301_q ;
wire \rt_mem|s_memory~1214_combout ;
wire \rt_mem|s_memory~397_q ;
wire \rt_mem|s_memory~1215_combout ;
wire \rt_mem|s_memory~77_q ;
wire \rt_mem|s_memory~109_q ;
wire \rt_mem|s_memory~45_q ;
wire \rt_mem|s_memory~1216_combout ;
wire \rt_mem|s_memory~141_q ;
wire \rt_mem|s_memory~1217_combout ;
wire \rt_mem|s_memory~1218_combout ;
wire \rt_mem|s_memory~493_q ;
wire \rt_mem|s_memory~461_q ;
wire \rt_mem|s_memory~429_q ;
wire \rt_mem|s_memory~1219_combout ;
wire \rt_mem|s_memory~525_q ;
wire \rt_mem|s_memory~1220_combout ;
wire \rt_mem|s_memory~1221_combout ;
wire \rt_mem|readData[7]~7_combout ;
wire \rt_mem|s_memory~750_q ;
wire \rt_mem|s_memory~878_q ;
wire \rt_mem|s_memory~622_q ;
wire \rt_mem|s_memory~1222_combout ;
wire \rt_mem|s_memory~1006_q ;
wire \rt_mem|s_memory~1223_combout ;
wire \rt_mem|s_memory~846_q ;
wire \rt_mem|s_memory~718_q ;
wire \rt_mem|s_memory~590_q ;
wire \rt_mem|s_memory~1224_combout ;
wire \rt_mem|s_memory~974_q ;
wire \rt_mem|s_memory~1225_combout ;
wire \rt_mem|s_memory~686_q ;
wire \rt_mem|s_memory~814_q ;
wire \rt_mem|s_memory~558_q ;
wire \rt_mem|s_memory~1226_combout ;
wire \rt_mem|s_memory~942_q ;
wire \rt_mem|s_memory~1227_combout ;
wire \rt_mem|s_memory~1228_combout ;
wire \rt_mem|s_memory~910_q ;
wire \rt_mem|s_memory~782_q ;
wire \rt_mem|s_memory~654_q ;
wire \rt_mem|s_memory~1229_combout ;
wire \rt_mem|s_memory~1038_q ;
wire \rt_mem|s_memory~1230_combout ;
wire \rt_mem|s_memory~1231_combout ;
wire \rt_mem|s_memory~366_q ;
wire \rt_mem|s_memory~334_q ;
wire \rt_mem|s_memory~302_q ;
wire \rt_mem|s_memory~1232_combout ;
wire \rt_mem|s_memory~398_q ;
wire \rt_mem|s_memory~1233_combout ;
wire \rt_mem|s_memory~206_q ;
wire \rt_mem|s_memory~238_q ;
wire \rt_mem|s_memory~174_q ;
wire \rt_mem|s_memory~1234_combout ;
wire \rt_mem|s_memory~270_q ;
wire \rt_mem|s_memory~1235_combout ;
wire \rt_mem|s_memory~110_q ;
wire \rt_mem|s_memory~78_q ;
wire \rt_mem|s_memory~46_q ;
wire \rt_mem|s_memory~1236_combout ;
wire \rt_mem|s_memory~142_q ;
wire \rt_mem|s_memory~1237_combout ;
wire \rt_mem|s_memory~1238_combout ;
wire \rt_mem|s_memory~462_q ;
wire \rt_mem|s_memory~494_q ;
wire \rt_mem|s_memory~430_q ;
wire \rt_mem|s_memory~1239_combout ;
wire \rt_mem|s_memory~526_q ;
wire \rt_mem|s_memory~1240_combout ;
wire \rt_mem|s_memory~1241_combout ;
wire \rt_mem|readData[8]~8_combout ;
wire \rt_mem|s_memory~719_q ;
wire \rt_mem|s_memory~847_q ;
wire \rt_mem|s_memory~591_q ;
wire \rt_mem|s_memory~1242_combout ;
wire \rt_mem|s_memory~975_q ;
wire \rt_mem|s_memory~1243_combout ;
wire \rt_mem|s_memory~879_q ;
wire \rt_mem|s_memory~751_q ;
wire \rt_mem|s_memory~623_q ;
wire \rt_mem|s_memory~1244_combout ;
wire \rt_mem|s_memory~1007_q ;
wire \rt_mem|s_memory~1245_combout ;
wire \rt_mem|s_memory~815_q ;
wire \rt_mem|s_memory~687_q ;
wire \rt_mem|s_memory~559_q ;
wire \rt_mem|s_memory~1246_combout ;
wire \rt_mem|s_memory~943_q ;
wire \rt_mem|s_memory~1247_combout ;
wire \rt_mem|s_memory~1248_combout ;
wire \rt_mem|s_memory~783_q ;
wire \rt_mem|s_memory~911_q ;
wire \rt_mem|s_memory~655_q ;
wire \rt_mem|s_memory~1249_combout ;
wire \rt_mem|s_memory~1039_q ;
wire \rt_mem|s_memory~1250_combout ;
wire \rt_mem|s_memory~1251_combout ;
wire \rt_mem|s_memory~239_q ;
wire \rt_mem|s_memory~207_q ;
wire \rt_mem|s_memory~175_q ;
wire \rt_mem|s_memory~1252_combout ;
wire \rt_mem|s_memory~271_q ;
wire \rt_mem|s_memory~1253_combout ;
wire \rt_mem|s_memory~335_q ;
wire \rt_mem|s_memory~367_q ;
wire \rt_mem|s_memory~303_q ;
wire \rt_mem|s_memory~1254_combout ;
wire \rt_mem|s_memory~399_q ;
wire \rt_mem|s_memory~1255_combout ;
wire \rt_mem|s_memory~79_q ;
wire \rt_mem|s_memory~111_q ;
wire \rt_mem|s_memory~47_q ;
wire \rt_mem|s_memory~1256_combout ;
wire \rt_mem|s_memory~143_q ;
wire \rt_mem|s_memory~1257_combout ;
wire \rt_mem|s_memory~1258_combout ;
wire \rt_mem|s_memory~495_q ;
wire \rt_mem|s_memory~463_q ;
wire \rt_mem|s_memory~431_q ;
wire \rt_mem|s_memory~1259_combout ;
wire \rt_mem|s_memory~527_q ;
wire \rt_mem|s_memory~1260_combout ;
wire \rt_mem|s_memory~1261_combout ;
wire \rt_mem|readData[9]~9_combout ;
wire \rt_mem|s_memory~752_q ;
wire \rt_mem|s_memory~880_q ;
wire \rt_mem|s_memory~624_q ;
wire \rt_mem|s_memory~1262_combout ;
wire \rt_mem|s_memory~1008_q ;
wire \rt_mem|s_memory~1263_combout ;
wire \rt_mem|s_memory~848_q ;
wire \rt_mem|s_memory~720_q ;
wire \rt_mem|s_memory~592_q ;
wire \rt_mem|s_memory~1264_combout ;
wire \rt_mem|s_memory~976_q ;
wire \rt_mem|s_memory~1265_combout ;
wire \rt_mem|s_memory~688_q ;
wire \rt_mem|s_memory~816_q ;
wire \rt_mem|s_memory~560_q ;
wire \rt_mem|s_memory~1266_combout ;
wire \rt_mem|s_memory~944_q ;
wire \rt_mem|s_memory~1267_combout ;
wire \rt_mem|s_memory~1268_combout ;
wire \rt_mem|s_memory~912_q ;
wire \rt_mem|s_memory~784_q ;
wire \rt_mem|s_memory~656_q ;
wire \rt_mem|s_memory~1269_combout ;
wire \rt_mem|s_memory~1040_q ;
wire \rt_mem|s_memory~1270_combout ;
wire \rt_mem|s_memory~1271_combout ;
wire \rt_mem|s_memory~368_q ;
wire \rt_mem|s_memory~336_q ;
wire \rt_mem|s_memory~304_q ;
wire \rt_mem|s_memory~1272_combout ;
wire \rt_mem|s_memory~400_q ;
wire \rt_mem|s_memory~1273_combout ;
wire \rt_mem|s_memory~208_q ;
wire \rt_mem|s_memory~240_q ;
wire \rt_mem|s_memory~176_q ;
wire \rt_mem|s_memory~1274_combout ;
wire \rt_mem|s_memory~272_q ;
wire \rt_mem|s_memory~1275_combout ;
wire \rt_mem|s_memory~112_q ;
wire \rt_mem|s_memory~80_q ;
wire \rt_mem|s_memory~48_q ;
wire \rt_mem|s_memory~1276_combout ;
wire \rt_mem|s_memory~144_q ;
wire \rt_mem|s_memory~1277_combout ;
wire \rt_mem|s_memory~1278_combout ;
wire \rt_mem|s_memory~464_q ;
wire \rt_mem|s_memory~496_q ;
wire \rt_mem|s_memory~432_q ;
wire \rt_mem|s_memory~1279_combout ;
wire \rt_mem|s_memory~528_q ;
wire \rt_mem|s_memory~1280_combout ;
wire \rt_mem|s_memory~1281_combout ;
wire \rt_mem|readData[10]~10_combout ;
wire \rt_mem|s_memory~721_q ;
wire \rt_mem|s_memory~849_q ;
wire \rt_mem|s_memory~593_q ;
wire \rt_mem|s_memory~1282_combout ;
wire \rt_mem|s_memory~977_q ;
wire \rt_mem|s_memory~1283_combout ;
wire \rt_mem|s_memory~881_q ;
wire \rt_mem|s_memory~753_q ;
wire \rt_mem|s_memory~625_q ;
wire \rt_mem|s_memory~1284_combout ;
wire \rt_mem|s_memory~1009_q ;
wire \rt_mem|s_memory~1285_combout ;
wire \rt_mem|s_memory~817_q ;
wire \rt_mem|s_memory~689_q ;
wire \rt_mem|s_memory~561_q ;
wire \rt_mem|s_memory~1286_combout ;
wire \rt_mem|s_memory~945_q ;
wire \rt_mem|s_memory~1287_combout ;
wire \rt_mem|s_memory~1288_combout ;
wire \rt_mem|s_memory~785_q ;
wire \rt_mem|s_memory~913_q ;
wire \rt_mem|s_memory~657_q ;
wire \rt_mem|s_memory~1289_combout ;
wire \rt_mem|s_memory~1041_q ;
wire \rt_mem|s_memory~1290_combout ;
wire \rt_mem|s_memory~1291_combout ;
wire \rt_mem|s_memory~241_q ;
wire \rt_mem|s_memory~209_q ;
wire \rt_mem|s_memory~177_q ;
wire \rt_mem|s_memory~1292_combout ;
wire \rt_mem|s_memory~273_q ;
wire \rt_mem|s_memory~1293_combout ;
wire \rt_mem|s_memory~337_q ;
wire \rt_mem|s_memory~369_q ;
wire \rt_mem|s_memory~305_q ;
wire \rt_mem|s_memory~1294_combout ;
wire \rt_mem|s_memory~401_q ;
wire \rt_mem|s_memory~1295_combout ;
wire \rt_mem|s_memory~81_q ;
wire \rt_mem|s_memory~113_q ;
wire \rt_mem|s_memory~49_q ;
wire \rt_mem|s_memory~1296_combout ;
wire \rt_mem|s_memory~145_q ;
wire \rt_mem|s_memory~1297_combout ;
wire \rt_mem|s_memory~1298_combout ;
wire \rt_mem|s_memory~497_q ;
wire \rt_mem|s_memory~465_q ;
wire \rt_mem|s_memory~433_q ;
wire \rt_mem|s_memory~1299_combout ;
wire \rt_mem|s_memory~529_q ;
wire \rt_mem|s_memory~1300_combout ;
wire \rt_mem|s_memory~1301_combout ;
wire \rt_mem|readData[11]~11_combout ;
wire \rt_mem|s_memory~754_q ;
wire \rt_mem|s_memory~882_q ;
wire \rt_mem|s_memory~626_q ;
wire \rt_mem|s_memory~1302_combout ;
wire \rt_mem|s_memory~1010_q ;
wire \rt_mem|s_memory~1303_combout ;
wire \rt_mem|s_memory~850_q ;
wire \rt_mem|s_memory~722_q ;
wire \rt_mem|s_memory~594_q ;
wire \rt_mem|s_memory~1304_combout ;
wire \rt_mem|s_memory~978_q ;
wire \rt_mem|s_memory~1305_combout ;
wire \rt_mem|s_memory~690_q ;
wire \rt_mem|s_memory~818_q ;
wire \rt_mem|s_memory~562_q ;
wire \rt_mem|s_memory~1306_combout ;
wire \rt_mem|s_memory~946_q ;
wire \rt_mem|s_memory~1307_combout ;
wire \rt_mem|s_memory~1308_combout ;
wire \rt_mem|s_memory~914_q ;
wire \rt_mem|s_memory~786_q ;
wire \rt_mem|s_memory~658_q ;
wire \rt_mem|s_memory~1309_combout ;
wire \rt_mem|s_memory~1042_q ;
wire \rt_mem|s_memory~1310_combout ;
wire \rt_mem|s_memory~1311_combout ;
wire \rt_mem|s_memory~370_q ;
wire \rt_mem|s_memory~338_q ;
wire \rt_mem|s_memory~306_q ;
wire \rt_mem|s_memory~1312_combout ;
wire \rt_mem|s_memory~402_q ;
wire \rt_mem|s_memory~1313_combout ;
wire \rt_mem|s_memory~210_q ;
wire \rt_mem|s_memory~242_q ;
wire \rt_mem|s_memory~178_q ;
wire \rt_mem|s_memory~1314_combout ;
wire \rt_mem|s_memory~274_q ;
wire \rt_mem|s_memory~1315_combout ;
wire \rt_mem|s_memory~114_q ;
wire \rt_mem|s_memory~82_q ;
wire \rt_mem|s_memory~50_q ;
wire \rt_mem|s_memory~1316_combout ;
wire \rt_mem|s_memory~146_q ;
wire \rt_mem|s_memory~1317_combout ;
wire \rt_mem|s_memory~1318_combout ;
wire \rt_mem|s_memory~466_q ;
wire \rt_mem|s_memory~498_q ;
wire \rt_mem|s_memory~434_q ;
wire \rt_mem|s_memory~1319_combout ;
wire \rt_mem|s_memory~530_q ;
wire \rt_mem|s_memory~1320_combout ;
wire \rt_mem|s_memory~1321_combout ;
wire \rt_mem|readData[12]~12_combout ;
wire \rt_mem|s_memory~723_q ;
wire \rt_mem|s_memory~851_q ;
wire \rt_mem|s_memory~595_q ;
wire \rt_mem|s_memory~1322_combout ;
wire \rt_mem|s_memory~979_q ;
wire \rt_mem|s_memory~1323_combout ;
wire \rt_mem|s_memory~883_q ;
wire \rt_mem|s_memory~755_q ;
wire \rt_mem|s_memory~627_q ;
wire \rt_mem|s_memory~1324_combout ;
wire \rt_mem|s_memory~1011_q ;
wire \rt_mem|s_memory~1325_combout ;
wire \rt_mem|s_memory~819_q ;
wire \rt_mem|s_memory~691_q ;
wire \rt_mem|s_memory~563_q ;
wire \rt_mem|s_memory~1326_combout ;
wire \rt_mem|s_memory~947_q ;
wire \rt_mem|s_memory~1327_combout ;
wire \rt_mem|s_memory~1328_combout ;
wire \rt_mem|s_memory~787_q ;
wire \rt_mem|s_memory~915_q ;
wire \rt_mem|s_memory~659_q ;
wire \rt_mem|s_memory~1329_combout ;
wire \rt_mem|s_memory~1043_q ;
wire \rt_mem|s_memory~1330_combout ;
wire \rt_mem|s_memory~1331_combout ;
wire \rt_mem|s_memory~243_q ;
wire \rt_mem|s_memory~211_q ;
wire \rt_mem|s_memory~179_q ;
wire \rt_mem|s_memory~1332_combout ;
wire \rt_mem|s_memory~275_q ;
wire \rt_mem|s_memory~1333_combout ;
wire \rt_mem|s_memory~339_q ;
wire \rt_mem|s_memory~371_q ;
wire \rt_mem|s_memory~307_q ;
wire \rt_mem|s_memory~1334_combout ;
wire \rt_mem|s_memory~403_q ;
wire \rt_mem|s_memory~1335_combout ;
wire \rt_mem|s_memory~83_q ;
wire \rt_mem|s_memory~115_q ;
wire \rt_mem|s_memory~51_q ;
wire \rt_mem|s_memory~1336_combout ;
wire \rt_mem|s_memory~147_q ;
wire \rt_mem|s_memory~1337_combout ;
wire \rt_mem|s_memory~1338_combout ;
wire \rt_mem|s_memory~499_q ;
wire \rt_mem|s_memory~467_q ;
wire \rt_mem|s_memory~435_q ;
wire \rt_mem|s_memory~1339_combout ;
wire \rt_mem|s_memory~531_q ;
wire \rt_mem|s_memory~1340_combout ;
wire \rt_mem|s_memory~1341_combout ;
wire \rt_mem|readData[13]~13_combout ;
wire \rt_mem|s_memory~756_q ;
wire \rt_mem|s_memory~884_q ;
wire \rt_mem|s_memory~628_q ;
wire \rt_mem|s_memory~1342_combout ;
wire \rt_mem|s_memory~1012_q ;
wire \rt_mem|s_memory~1343_combout ;
wire \rt_mem|s_memory~852_q ;
wire \rt_mem|s_memory~724_q ;
wire \rt_mem|s_memory~596_q ;
wire \rt_mem|s_memory~1344_combout ;
wire \rt_mem|s_memory~980_q ;
wire \rt_mem|s_memory~1345_combout ;
wire \rt_mem|s_memory~692_q ;
wire \rt_mem|s_memory~820_q ;
wire \rt_mem|s_memory~564_q ;
wire \rt_mem|s_memory~1346_combout ;
wire \rt_mem|s_memory~948_q ;
wire \rt_mem|s_memory~1347_combout ;
wire \rt_mem|s_memory~1348_combout ;
wire \rt_mem|s_memory~916_q ;
wire \rt_mem|s_memory~788_q ;
wire \rt_mem|s_memory~660_q ;
wire \rt_mem|s_memory~1349_combout ;
wire \rt_mem|s_memory~1044_q ;
wire \rt_mem|s_memory~1350_combout ;
wire \rt_mem|s_memory~1351_combout ;
wire \rt_mem|s_memory~372_q ;
wire \rt_mem|s_memory~340_q ;
wire \rt_mem|s_memory~308_q ;
wire \rt_mem|s_memory~1352_combout ;
wire \rt_mem|s_memory~404_q ;
wire \rt_mem|s_memory~1353_combout ;
wire \rt_mem|s_memory~212_q ;
wire \rt_mem|s_memory~244_q ;
wire \rt_mem|s_memory~180_q ;
wire \rt_mem|s_memory~1354_combout ;
wire \rt_mem|s_memory~276_q ;
wire \rt_mem|s_memory~1355_combout ;
wire \rt_mem|s_memory~116_q ;
wire \rt_mem|s_memory~84_q ;
wire \rt_mem|s_memory~52_q ;
wire \rt_mem|s_memory~1356_combout ;
wire \rt_mem|s_memory~148_q ;
wire \rt_mem|s_memory~1357_combout ;
wire \rt_mem|s_memory~1358_combout ;
wire \rt_mem|s_memory~468_q ;
wire \rt_mem|s_memory~500_q ;
wire \rt_mem|s_memory~436_q ;
wire \rt_mem|s_memory~1359_combout ;
wire \rt_mem|s_memory~532_q ;
wire \rt_mem|s_memory~1360_combout ;
wire \rt_mem|s_memory~1361_combout ;
wire \rt_mem|readData[14]~14_combout ;
wire \rt_mem|s_memory~725_q ;
wire \rt_mem|s_memory~853_q ;
wire \rt_mem|s_memory~597_q ;
wire \rt_mem|s_memory~1362_combout ;
wire \rt_mem|s_memory~981_q ;
wire \rt_mem|s_memory~1363_combout ;
wire \rt_mem|s_memory~885_q ;
wire \rt_mem|s_memory~757_q ;
wire \rt_mem|s_memory~629_q ;
wire \rt_mem|s_memory~1364_combout ;
wire \rt_mem|s_memory~1013_q ;
wire \rt_mem|s_memory~1365_combout ;
wire \rt_mem|s_memory~821_q ;
wire \rt_mem|s_memory~693_q ;
wire \rt_mem|s_memory~565_q ;
wire \rt_mem|s_memory~1366_combout ;
wire \rt_mem|s_memory~949_q ;
wire \rt_mem|s_memory~1367_combout ;
wire \rt_mem|s_memory~1368_combout ;
wire \rt_mem|s_memory~789_q ;
wire \rt_mem|s_memory~917_q ;
wire \rt_mem|s_memory~661_q ;
wire \rt_mem|s_memory~1369_combout ;
wire \rt_mem|s_memory~1045_q ;
wire \rt_mem|s_memory~1370_combout ;
wire \rt_mem|s_memory~1371_combout ;
wire \rt_mem|s_memory~245_q ;
wire \rt_mem|s_memory~213_q ;
wire \rt_mem|s_memory~181_q ;
wire \rt_mem|s_memory~1372_combout ;
wire \rt_mem|s_memory~277_q ;
wire \rt_mem|s_memory~1373_combout ;
wire \rt_mem|s_memory~341_q ;
wire \rt_mem|s_memory~373_q ;
wire \rt_mem|s_memory~309_q ;
wire \rt_mem|s_memory~1374_combout ;
wire \rt_mem|s_memory~405_q ;
wire \rt_mem|s_memory~1375_combout ;
wire \rt_mem|s_memory~85_q ;
wire \rt_mem|s_memory~117_q ;
wire \rt_mem|s_memory~53_q ;
wire \rt_mem|s_memory~1376_combout ;
wire \rt_mem|s_memory~149_q ;
wire \rt_mem|s_memory~1377_combout ;
wire \rt_mem|s_memory~1378_combout ;
wire \rt_mem|s_memory~501_q ;
wire \rt_mem|s_memory~469_q ;
wire \rt_mem|s_memory~437_q ;
wire \rt_mem|s_memory~1379_combout ;
wire \rt_mem|s_memory~533_q ;
wire \rt_mem|s_memory~1380_combout ;
wire \rt_mem|s_memory~1381_combout ;
wire \rt_mem|readData[15]~15_combout ;
wire \rt_mem|s_memory~758_q ;
wire \rt_mem|s_memory~886_q ;
wire \rt_mem|s_memory~630_q ;
wire \rt_mem|s_memory~1382_combout ;
wire \rt_mem|s_memory~1014_q ;
wire \rt_mem|s_memory~1383_combout ;
wire \rt_mem|s_memory~854_q ;
wire \rt_mem|s_memory~726_q ;
wire \rt_mem|s_memory~598_q ;
wire \rt_mem|s_memory~1384_combout ;
wire \rt_mem|s_memory~982_q ;
wire \rt_mem|s_memory~1385_combout ;
wire \rt_mem|s_memory~694_q ;
wire \rt_mem|s_memory~822_q ;
wire \rt_mem|s_memory~566_q ;
wire \rt_mem|s_memory~1386_combout ;
wire \rt_mem|s_memory~950_q ;
wire \rt_mem|s_memory~1387_combout ;
wire \rt_mem|s_memory~1388_combout ;
wire \rt_mem|s_memory~918_q ;
wire \rt_mem|s_memory~790_q ;
wire \rt_mem|s_memory~662_q ;
wire \rt_mem|s_memory~1389_combout ;
wire \rt_mem|s_memory~1046_q ;
wire \rt_mem|s_memory~1390_combout ;
wire \rt_mem|s_memory~1391_combout ;
wire \rt_mem|s_memory~374_q ;
wire \rt_mem|s_memory~342_q ;
wire \rt_mem|s_memory~310_q ;
wire \rt_mem|s_memory~1392_combout ;
wire \rt_mem|s_memory~406_q ;
wire \rt_mem|s_memory~1393_combout ;
wire \rt_mem|s_memory~214_q ;
wire \rt_mem|s_memory~246_q ;
wire \rt_mem|s_memory~182_q ;
wire \rt_mem|s_memory~1394_combout ;
wire \rt_mem|s_memory~278_q ;
wire \rt_mem|s_memory~1395_combout ;
wire \rt_mem|s_memory~118_q ;
wire \rt_mem|s_memory~86_q ;
wire \rt_mem|s_memory~54_q ;
wire \rt_mem|s_memory~1396_combout ;
wire \rt_mem|s_memory~150_q ;
wire \rt_mem|s_memory~1397_combout ;
wire \rt_mem|s_memory~1398_combout ;
wire \rt_mem|s_memory~470_q ;
wire \rt_mem|s_memory~502_q ;
wire \rt_mem|s_memory~438_q ;
wire \rt_mem|s_memory~1399_combout ;
wire \rt_mem|s_memory~534_q ;
wire \rt_mem|s_memory~1400_combout ;
wire \rt_mem|s_memory~1401_combout ;
wire \rt_mem|readData[16]~16_combout ;
wire \rt_mem|s_memory~727_q ;
wire \rt_mem|s_memory~855_q ;
wire \rt_mem|s_memory~599_q ;
wire \rt_mem|s_memory~1402_combout ;
wire \rt_mem|s_memory~983_q ;
wire \rt_mem|s_memory~1403_combout ;
wire \rt_mem|s_memory~887_q ;
wire \rt_mem|s_memory~759_q ;
wire \rt_mem|s_memory~631_q ;
wire \rt_mem|s_memory~1404_combout ;
wire \rt_mem|s_memory~1015_q ;
wire \rt_mem|s_memory~1405_combout ;
wire \rt_mem|s_memory~823_q ;
wire \rt_mem|s_memory~695_q ;
wire \rt_mem|s_memory~567_q ;
wire \rt_mem|s_memory~1406_combout ;
wire \rt_mem|s_memory~951_q ;
wire \rt_mem|s_memory~1407_combout ;
wire \rt_mem|s_memory~1408_combout ;
wire \rt_mem|s_memory~791_q ;
wire \rt_mem|s_memory~919_q ;
wire \rt_mem|s_memory~663_q ;
wire \rt_mem|s_memory~1409_combout ;
wire \rt_mem|s_memory~1047_q ;
wire \rt_mem|s_memory~1410_combout ;
wire \rt_mem|s_memory~1411_combout ;
wire \rt_mem|s_memory~247_q ;
wire \rt_mem|s_memory~215_q ;
wire \rt_mem|s_memory~183_q ;
wire \rt_mem|s_memory~1412_combout ;
wire \rt_mem|s_memory~279_q ;
wire \rt_mem|s_memory~1413_combout ;
wire \rt_mem|s_memory~343_q ;
wire \rt_mem|s_memory~375_q ;
wire \rt_mem|s_memory~311_q ;
wire \rt_mem|s_memory~1414_combout ;
wire \rt_mem|s_memory~407_q ;
wire \rt_mem|s_memory~1415_combout ;
wire \rt_mem|s_memory~87_q ;
wire \rt_mem|s_memory~119_q ;
wire \rt_mem|s_memory~55_q ;
wire \rt_mem|s_memory~1416_combout ;
wire \rt_mem|s_memory~151_q ;
wire \rt_mem|s_memory~1417_combout ;
wire \rt_mem|s_memory~1418_combout ;
wire \rt_mem|s_memory~503_q ;
wire \rt_mem|s_memory~471_q ;
wire \rt_mem|s_memory~439_q ;
wire \rt_mem|s_memory~1419_combout ;
wire \rt_mem|s_memory~535_q ;
wire \rt_mem|s_memory~1420_combout ;
wire \rt_mem|s_memory~1421_combout ;
wire \rt_mem|readData[17]~17_combout ;
wire \rt_mem|s_memory~760_q ;
wire \rt_mem|s_memory~888_q ;
wire \rt_mem|s_memory~632_q ;
wire \rt_mem|s_memory~1422_combout ;
wire \rt_mem|s_memory~1016_q ;
wire \rt_mem|s_memory~1423_combout ;
wire \rt_mem|s_memory~856_q ;
wire \rt_mem|s_memory~728_q ;
wire \rt_mem|s_memory~600_q ;
wire \rt_mem|s_memory~1424_combout ;
wire \rt_mem|s_memory~984_q ;
wire \rt_mem|s_memory~1425_combout ;
wire \rt_mem|s_memory~696_q ;
wire \rt_mem|s_memory~824_q ;
wire \rt_mem|s_memory~568_q ;
wire \rt_mem|s_memory~1426_combout ;
wire \rt_mem|s_memory~952_q ;
wire \rt_mem|s_memory~1427_combout ;
wire \rt_mem|s_memory~1428_combout ;
wire \rt_mem|s_memory~920_q ;
wire \rt_mem|s_memory~792_q ;
wire \rt_mem|s_memory~664_q ;
wire \rt_mem|s_memory~1429_combout ;
wire \rt_mem|s_memory~1048_q ;
wire \rt_mem|s_memory~1430_combout ;
wire \rt_mem|s_memory~1431_combout ;
wire \rt_mem|s_memory~376_q ;
wire \rt_mem|s_memory~344_q ;
wire \rt_mem|s_memory~312_q ;
wire \rt_mem|s_memory~1432_combout ;
wire \rt_mem|s_memory~408_q ;
wire \rt_mem|s_memory~1433_combout ;
wire \rt_mem|s_memory~216_q ;
wire \rt_mem|s_memory~248_q ;
wire \rt_mem|s_memory~184_q ;
wire \rt_mem|s_memory~1434_combout ;
wire \rt_mem|s_memory~280_q ;
wire \rt_mem|s_memory~1435_combout ;
wire \rt_mem|s_memory~120_q ;
wire \rt_mem|s_memory~88_q ;
wire \rt_mem|s_memory~56_q ;
wire \rt_mem|s_memory~1436_combout ;
wire \rt_mem|s_memory~152_q ;
wire \rt_mem|s_memory~1437_combout ;
wire \rt_mem|s_memory~1438_combout ;
wire \rt_mem|s_memory~472_q ;
wire \rt_mem|s_memory~504_q ;
wire \rt_mem|s_memory~440_q ;
wire \rt_mem|s_memory~1439_combout ;
wire \rt_mem|s_memory~536_q ;
wire \rt_mem|s_memory~1440_combout ;
wire \rt_mem|s_memory~1441_combout ;
wire \rt_mem|readData[18]~18_combout ;
wire \rt_mem|s_memory~729_q ;
wire \rt_mem|s_memory~857_q ;
wire \rt_mem|s_memory~601_q ;
wire \rt_mem|s_memory~1442_combout ;
wire \rt_mem|s_memory~985_q ;
wire \rt_mem|s_memory~1443_combout ;
wire \rt_mem|s_memory~889_q ;
wire \rt_mem|s_memory~761_q ;
wire \rt_mem|s_memory~633_q ;
wire \rt_mem|s_memory~1444_combout ;
wire \rt_mem|s_memory~1017_q ;
wire \rt_mem|s_memory~1445_combout ;
wire \rt_mem|s_memory~825_q ;
wire \rt_mem|s_memory~697_q ;
wire \rt_mem|s_memory~569_q ;
wire \rt_mem|s_memory~1446_combout ;
wire \rt_mem|s_memory~953_q ;
wire \rt_mem|s_memory~1447_combout ;
wire \rt_mem|s_memory~1448_combout ;
wire \rt_mem|s_memory~793_q ;
wire \rt_mem|s_memory~921_q ;
wire \rt_mem|s_memory~665_q ;
wire \rt_mem|s_memory~1449_combout ;
wire \rt_mem|s_memory~1049_q ;
wire \rt_mem|s_memory~1450_combout ;
wire \rt_mem|s_memory~1451_combout ;
wire \rt_mem|s_memory~249_q ;
wire \rt_mem|s_memory~217_q ;
wire \rt_mem|s_memory~185_q ;
wire \rt_mem|s_memory~1452_combout ;
wire \rt_mem|s_memory~281_q ;
wire \rt_mem|s_memory~1453_combout ;
wire \rt_mem|s_memory~345_q ;
wire \rt_mem|s_memory~377_q ;
wire \rt_mem|s_memory~313_q ;
wire \rt_mem|s_memory~1454_combout ;
wire \rt_mem|s_memory~409_q ;
wire \rt_mem|s_memory~1455_combout ;
wire \rt_mem|s_memory~89_q ;
wire \rt_mem|s_memory~121_q ;
wire \rt_mem|s_memory~57_q ;
wire \rt_mem|s_memory~1456_combout ;
wire \rt_mem|s_memory~153_q ;
wire \rt_mem|s_memory~1457_combout ;
wire \rt_mem|s_memory~1458_combout ;
wire \rt_mem|s_memory~505_q ;
wire \rt_mem|s_memory~473_q ;
wire \rt_mem|s_memory~441_q ;
wire \rt_mem|s_memory~1459_combout ;
wire \rt_mem|s_memory~537_q ;
wire \rt_mem|s_memory~1460_combout ;
wire \rt_mem|s_memory~1461_combout ;
wire \rt_mem|readData[19]~19_combout ;
wire \rt_mem|s_memory~762_q ;
wire \rt_mem|s_memory~890_q ;
wire \rt_mem|s_memory~634_q ;
wire \rt_mem|s_memory~1462_combout ;
wire \rt_mem|s_memory~1018_q ;
wire \rt_mem|s_memory~1463_combout ;
wire \rt_mem|s_memory~858_q ;
wire \rt_mem|s_memory~730_q ;
wire \rt_mem|s_memory~602_q ;
wire \rt_mem|s_memory~1464_combout ;
wire \rt_mem|s_memory~986_q ;
wire \rt_mem|s_memory~1465_combout ;
wire \rt_mem|s_memory~698_q ;
wire \rt_mem|s_memory~826_q ;
wire \rt_mem|s_memory~570_q ;
wire \rt_mem|s_memory~1466_combout ;
wire \rt_mem|s_memory~954_q ;
wire \rt_mem|s_memory~1467_combout ;
wire \rt_mem|s_memory~1468_combout ;
wire \rt_mem|s_memory~922_q ;
wire \rt_mem|s_memory~794_q ;
wire \rt_mem|s_memory~666_q ;
wire \rt_mem|s_memory~1469_combout ;
wire \rt_mem|s_memory~1050_q ;
wire \rt_mem|s_memory~1470_combout ;
wire \rt_mem|s_memory~1471_combout ;
wire \rt_mem|s_memory~378_q ;
wire \rt_mem|s_memory~346_q ;
wire \rt_mem|s_memory~314_q ;
wire \rt_mem|s_memory~1472_combout ;
wire \rt_mem|s_memory~410_q ;
wire \rt_mem|s_memory~1473_combout ;
wire \rt_mem|s_memory~218_q ;
wire \rt_mem|s_memory~250_q ;
wire \rt_mem|s_memory~186_q ;
wire \rt_mem|s_memory~1474_combout ;
wire \rt_mem|s_memory~282_q ;
wire \rt_mem|s_memory~1475_combout ;
wire \rt_mem|s_memory~122_q ;
wire \rt_mem|s_memory~90_q ;
wire \rt_mem|s_memory~58_q ;
wire \rt_mem|s_memory~1476_combout ;
wire \rt_mem|s_memory~154_q ;
wire \rt_mem|s_memory~1477_combout ;
wire \rt_mem|s_memory~1478_combout ;
wire \rt_mem|s_memory~474_q ;
wire \rt_mem|s_memory~506_q ;
wire \rt_mem|s_memory~442_q ;
wire \rt_mem|s_memory~1479_combout ;
wire \rt_mem|s_memory~538_q ;
wire \rt_mem|s_memory~1480_combout ;
wire \rt_mem|s_memory~1481_combout ;
wire \rt_mem|readData[20]~20_combout ;
wire \rt_mem|s_memory~731_q ;
wire \rt_mem|s_memory~859_q ;
wire \rt_mem|s_memory~603_q ;
wire \rt_mem|s_memory~1482_combout ;
wire \rt_mem|s_memory~987_q ;
wire \rt_mem|s_memory~1483_combout ;
wire \rt_mem|s_memory~891_q ;
wire \rt_mem|s_memory~763_q ;
wire \rt_mem|s_memory~635_q ;
wire \rt_mem|s_memory~1484_combout ;
wire \rt_mem|s_memory~1019_q ;
wire \rt_mem|s_memory~1485_combout ;
wire \rt_mem|s_memory~827_q ;
wire \rt_mem|s_memory~699_q ;
wire \rt_mem|s_memory~571_q ;
wire \rt_mem|s_memory~1486_combout ;
wire \rt_mem|s_memory~955_q ;
wire \rt_mem|s_memory~1487_combout ;
wire \rt_mem|s_memory~1488_combout ;
wire \rt_mem|s_memory~795_q ;
wire \rt_mem|s_memory~923_q ;
wire \rt_mem|s_memory~667_q ;
wire \rt_mem|s_memory~1489_combout ;
wire \rt_mem|s_memory~1051_q ;
wire \rt_mem|s_memory~1490_combout ;
wire \rt_mem|s_memory~1491_combout ;
wire \rt_mem|s_memory~251_q ;
wire \rt_mem|s_memory~219_q ;
wire \rt_mem|s_memory~187_q ;
wire \rt_mem|s_memory~1492_combout ;
wire \rt_mem|s_memory~283_q ;
wire \rt_mem|s_memory~1493_combout ;
wire \rt_mem|s_memory~347_q ;
wire \rt_mem|s_memory~379_q ;
wire \rt_mem|s_memory~315_q ;
wire \rt_mem|s_memory~1494_combout ;
wire \rt_mem|s_memory~411_q ;
wire \rt_mem|s_memory~1495_combout ;
wire \rt_mem|s_memory~91_q ;
wire \rt_mem|s_memory~123_q ;
wire \rt_mem|s_memory~59_q ;
wire \rt_mem|s_memory~1496_combout ;
wire \rt_mem|s_memory~155_q ;
wire \rt_mem|s_memory~1497_combout ;
wire \rt_mem|s_memory~1498_combout ;
wire \rt_mem|s_memory~507_q ;
wire \rt_mem|s_memory~475_q ;
wire \rt_mem|s_memory~443_q ;
wire \rt_mem|s_memory~1499_combout ;
wire \rt_mem|s_memory~539_q ;
wire \rt_mem|s_memory~1500_combout ;
wire \rt_mem|s_memory~1501_combout ;
wire \rt_mem|readData[21]~21_combout ;
wire \rt_mem|s_memory~764_q ;
wire \rt_mem|s_memory~892_q ;
wire \rt_mem|s_memory~636_q ;
wire \rt_mem|s_memory~1502_combout ;
wire \rt_mem|s_memory~1020_q ;
wire \rt_mem|s_memory~1503_combout ;
wire \rt_mem|s_memory~860_q ;
wire \rt_mem|s_memory~732_q ;
wire \rt_mem|s_memory~604_q ;
wire \rt_mem|s_memory~1504_combout ;
wire \rt_mem|s_memory~988_q ;
wire \rt_mem|s_memory~1505_combout ;
wire \rt_mem|s_memory~700_q ;
wire \rt_mem|s_memory~828_q ;
wire \rt_mem|s_memory~572_q ;
wire \rt_mem|s_memory~1506_combout ;
wire \rt_mem|s_memory~956_q ;
wire \rt_mem|s_memory~1507_combout ;
wire \rt_mem|s_memory~1508_combout ;
wire \rt_mem|s_memory~924_q ;
wire \rt_mem|s_memory~796_q ;
wire \rt_mem|s_memory~668_q ;
wire \rt_mem|s_memory~1509_combout ;
wire \rt_mem|s_memory~1052_q ;
wire \rt_mem|s_memory~1510_combout ;
wire \rt_mem|s_memory~1511_combout ;
wire \rt_mem|s_memory~380_q ;
wire \rt_mem|s_memory~348_q ;
wire \rt_mem|s_memory~316_q ;
wire \rt_mem|s_memory~1512_combout ;
wire \rt_mem|s_memory~412_q ;
wire \rt_mem|s_memory~1513_combout ;
wire \rt_mem|s_memory~220_q ;
wire \rt_mem|s_memory~252_q ;
wire \rt_mem|s_memory~188_q ;
wire \rt_mem|s_memory~1514_combout ;
wire \rt_mem|s_memory~284_q ;
wire \rt_mem|s_memory~1515_combout ;
wire \rt_mem|s_memory~124_q ;
wire \rt_mem|s_memory~92_q ;
wire \rt_mem|s_memory~60_q ;
wire \rt_mem|s_memory~1516_combout ;
wire \rt_mem|s_memory~156_q ;
wire \rt_mem|s_memory~1517_combout ;
wire \rt_mem|s_memory~1518_combout ;
wire \rt_mem|s_memory~476_q ;
wire \rt_mem|s_memory~508_q ;
wire \rt_mem|s_memory~444_q ;
wire \rt_mem|s_memory~1519_combout ;
wire \rt_mem|s_memory~540_q ;
wire \rt_mem|s_memory~1520_combout ;
wire \rt_mem|s_memory~1521_combout ;
wire \rt_mem|readData[22]~22_combout ;
wire \rt_mem|s_memory~733_q ;
wire \rt_mem|s_memory~861_q ;
wire \rt_mem|s_memory~605_q ;
wire \rt_mem|s_memory~1522_combout ;
wire \rt_mem|s_memory~989_q ;
wire \rt_mem|s_memory~1523_combout ;
wire \rt_mem|s_memory~893_q ;
wire \rt_mem|s_memory~765_q ;
wire \rt_mem|s_memory~637_q ;
wire \rt_mem|s_memory~1524_combout ;
wire \rt_mem|s_memory~1021_q ;
wire \rt_mem|s_memory~1525_combout ;
wire \rt_mem|s_memory~829_q ;
wire \rt_mem|s_memory~701_q ;
wire \rt_mem|s_memory~573_q ;
wire \rt_mem|s_memory~1526_combout ;
wire \rt_mem|s_memory~957_q ;
wire \rt_mem|s_memory~1527_combout ;
wire \rt_mem|s_memory~1528_combout ;
wire \rt_mem|s_memory~797_q ;
wire \rt_mem|s_memory~925_q ;
wire \rt_mem|s_memory~669_q ;
wire \rt_mem|s_memory~1529_combout ;
wire \rt_mem|s_memory~1053_q ;
wire \rt_mem|s_memory~1530_combout ;
wire \rt_mem|s_memory~1531_combout ;
wire \rt_mem|s_memory~253_q ;
wire \rt_mem|s_memory~221_q ;
wire \rt_mem|s_memory~189_q ;
wire \rt_mem|s_memory~1532_combout ;
wire \rt_mem|s_memory~285_q ;
wire \rt_mem|s_memory~1533_combout ;
wire \rt_mem|s_memory~349_q ;
wire \rt_mem|s_memory~381_q ;
wire \rt_mem|s_memory~317_q ;
wire \rt_mem|s_memory~1534_combout ;
wire \rt_mem|s_memory~413_q ;
wire \rt_mem|s_memory~1535_combout ;
wire \rt_mem|s_memory~93_q ;
wire \rt_mem|s_memory~125_q ;
wire \rt_mem|s_memory~61_q ;
wire \rt_mem|s_memory~1536_combout ;
wire \rt_mem|s_memory~157_q ;
wire \rt_mem|s_memory~1537_combout ;
wire \rt_mem|s_memory~1538_combout ;
wire \rt_mem|s_memory~509_q ;
wire \rt_mem|s_memory~477_q ;
wire \rt_mem|s_memory~445_q ;
wire \rt_mem|s_memory~1539_combout ;
wire \rt_mem|s_memory~541_q ;
wire \rt_mem|s_memory~1540_combout ;
wire \rt_mem|s_memory~1541_combout ;
wire \rt_mem|readData[23]~23_combout ;
wire \rt_mem|s_memory~766_q ;
wire \rt_mem|s_memory~894_q ;
wire \rt_mem|s_memory~638_q ;
wire \rt_mem|s_memory~1542_combout ;
wire \rt_mem|s_memory~1022_q ;
wire \rt_mem|s_memory~1543_combout ;
wire \rt_mem|s_memory~862_q ;
wire \rt_mem|s_memory~734_q ;
wire \rt_mem|s_memory~606_q ;
wire \rt_mem|s_memory~1544_combout ;
wire \rt_mem|s_memory~990_q ;
wire \rt_mem|s_memory~1545_combout ;
wire \rt_mem|s_memory~702_q ;
wire \rt_mem|s_memory~830_q ;
wire \rt_mem|s_memory~574_q ;
wire \rt_mem|s_memory~1546_combout ;
wire \rt_mem|s_memory~958_q ;
wire \rt_mem|s_memory~1547_combout ;
wire \rt_mem|s_memory~1548_combout ;
wire \rt_mem|s_memory~926_q ;
wire \rt_mem|s_memory~798_q ;
wire \rt_mem|s_memory~670_q ;
wire \rt_mem|s_memory~1549_combout ;
wire \rt_mem|s_memory~1054_q ;
wire \rt_mem|s_memory~1550_combout ;
wire \rt_mem|s_memory~1551_combout ;
wire \rt_mem|s_memory~382_q ;
wire \rt_mem|s_memory~350_q ;
wire \rt_mem|s_memory~318_q ;
wire \rt_mem|s_memory~1552_combout ;
wire \rt_mem|s_memory~414_q ;
wire \rt_mem|s_memory~1553_combout ;
wire \rt_mem|s_memory~222_q ;
wire \rt_mem|s_memory~254_q ;
wire \rt_mem|s_memory~190_q ;
wire \rt_mem|s_memory~1554_combout ;
wire \rt_mem|s_memory~286_q ;
wire \rt_mem|s_memory~1555_combout ;
wire \rt_mem|s_memory~126_q ;
wire \rt_mem|s_memory~94_q ;
wire \rt_mem|s_memory~62_q ;
wire \rt_mem|s_memory~1556_combout ;
wire \rt_mem|s_memory~158_q ;
wire \rt_mem|s_memory~1557_combout ;
wire \rt_mem|s_memory~1558_combout ;
wire \rt_mem|s_memory~478_q ;
wire \rt_mem|s_memory~510_q ;
wire \rt_mem|s_memory~446_q ;
wire \rt_mem|s_memory~1559_combout ;
wire \rt_mem|s_memory~542_q ;
wire \rt_mem|s_memory~1560_combout ;
wire \rt_mem|s_memory~1561_combout ;
wire \rt_mem|readData[24]~24_combout ;
wire \rt_mem|s_memory~735_q ;
wire \rt_mem|s_memory~863_q ;
wire \rt_mem|s_memory~607_q ;
wire \rt_mem|s_memory~1562_combout ;
wire \rt_mem|s_memory~991_q ;
wire \rt_mem|s_memory~1563_combout ;
wire \rt_mem|s_memory~895_q ;
wire \rt_mem|s_memory~767_q ;
wire \rt_mem|s_memory~639_q ;
wire \rt_mem|s_memory~1564_combout ;
wire \rt_mem|s_memory~1023_q ;
wire \rt_mem|s_memory~1565_combout ;
wire \rt_mem|s_memory~831_q ;
wire \rt_mem|s_memory~703_q ;
wire \rt_mem|s_memory~575_q ;
wire \rt_mem|s_memory~1566_combout ;
wire \rt_mem|s_memory~959_q ;
wire \rt_mem|s_memory~1567_combout ;
wire \rt_mem|s_memory~1568_combout ;
wire \rt_mem|s_memory~799_q ;
wire \rt_mem|s_memory~927_q ;
wire \rt_mem|s_memory~671_q ;
wire \rt_mem|s_memory~1569_combout ;
wire \rt_mem|s_memory~1055_q ;
wire \rt_mem|s_memory~1570_combout ;
wire \rt_mem|s_memory~1571_combout ;
wire \rt_mem|s_memory~255_q ;
wire \rt_mem|s_memory~223_q ;
wire \rt_mem|s_memory~191_q ;
wire \rt_mem|s_memory~1572_combout ;
wire \rt_mem|s_memory~287_q ;
wire \rt_mem|s_memory~1573_combout ;
wire \rt_mem|s_memory~351_q ;
wire \rt_mem|s_memory~383_q ;
wire \rt_mem|s_memory~319_q ;
wire \rt_mem|s_memory~1574_combout ;
wire \rt_mem|s_memory~415_q ;
wire \rt_mem|s_memory~1575_combout ;
wire \rt_mem|s_memory~95_q ;
wire \rt_mem|s_memory~127_q ;
wire \rt_mem|s_memory~63_q ;
wire \rt_mem|s_memory~1576_combout ;
wire \rt_mem|s_memory~159_q ;
wire \rt_mem|s_memory~1577_combout ;
wire \rt_mem|s_memory~1578_combout ;
wire \rt_mem|s_memory~511_q ;
wire \rt_mem|s_memory~479_q ;
wire \rt_mem|s_memory~447_q ;
wire \rt_mem|s_memory~1579_combout ;
wire \rt_mem|s_memory~543_q ;
wire \rt_mem|s_memory~1580_combout ;
wire \rt_mem|s_memory~1581_combout ;
wire \rt_mem|readData[25]~25_combout ;
wire \rt_mem|s_memory~768_q ;
wire \rt_mem|s_memory~896_q ;
wire \rt_mem|s_memory~640_q ;
wire \rt_mem|s_memory~1582_combout ;
wire \rt_mem|s_memory~1024_q ;
wire \rt_mem|s_memory~1583_combout ;
wire \rt_mem|s_memory~864_q ;
wire \rt_mem|s_memory~736_q ;
wire \rt_mem|s_memory~608_q ;
wire \rt_mem|s_memory~1584_combout ;
wire \rt_mem|s_memory~992_q ;
wire \rt_mem|s_memory~1585_combout ;
wire \rt_mem|s_memory~704_q ;
wire \rt_mem|s_memory~832_q ;
wire \rt_mem|s_memory~576_q ;
wire \rt_mem|s_memory~1586_combout ;
wire \rt_mem|s_memory~960_q ;
wire \rt_mem|s_memory~1587_combout ;
wire \rt_mem|s_memory~1588_combout ;
wire \rt_mem|s_memory~928_q ;
wire \rt_mem|s_memory~800_q ;
wire \rt_mem|s_memory~672_q ;
wire \rt_mem|s_memory~1589_combout ;
wire \rt_mem|s_memory~1056_q ;
wire \rt_mem|s_memory~1590_combout ;
wire \rt_mem|s_memory~1591_combout ;
wire \rt_mem|s_memory~384_q ;
wire \rt_mem|s_memory~352_q ;
wire \rt_mem|s_memory~320_q ;
wire \rt_mem|s_memory~1592_combout ;
wire \rt_mem|s_memory~416_q ;
wire \rt_mem|s_memory~1593_combout ;
wire \rt_mem|s_memory~224_q ;
wire \rt_mem|s_memory~256_q ;
wire \rt_mem|s_memory~192_q ;
wire \rt_mem|s_memory~1594_combout ;
wire \rt_mem|s_memory~288_q ;
wire \rt_mem|s_memory~1595_combout ;
wire \rt_mem|s_memory~128_q ;
wire \rt_mem|s_memory~96_q ;
wire \rt_mem|s_memory~64_q ;
wire \rt_mem|s_memory~1596_combout ;
wire \rt_mem|s_memory~160_q ;
wire \rt_mem|s_memory~1597_combout ;
wire \rt_mem|s_memory~1598_combout ;
wire \rt_mem|s_memory~480_q ;
wire \rt_mem|s_memory~512_q ;
wire \rt_mem|s_memory~448_q ;
wire \rt_mem|s_memory~1599_combout ;
wire \rt_mem|s_memory~544_q ;
wire \rt_mem|s_memory~1600_combout ;
wire \rt_mem|s_memory~1601_combout ;
wire \rt_mem|readData[26]~26_combout ;
wire \rt_mem|s_memory~737_q ;
wire \rt_mem|s_memory~865_q ;
wire \rt_mem|s_memory~609_q ;
wire \rt_mem|s_memory~1602_combout ;
wire \rt_mem|s_memory~993_q ;
wire \rt_mem|s_memory~1603_combout ;
wire \rt_mem|s_memory~897_q ;
wire \rt_mem|s_memory~769_q ;
wire \rt_mem|s_memory~641_q ;
wire \rt_mem|s_memory~1604_combout ;
wire \rt_mem|s_memory~1025_q ;
wire \rt_mem|s_memory~1605_combout ;
wire \rt_mem|s_memory~833_q ;
wire \rt_mem|s_memory~705_q ;
wire \rt_mem|s_memory~577_q ;
wire \rt_mem|s_memory~1606_combout ;
wire \rt_mem|s_memory~961_q ;
wire \rt_mem|s_memory~1607_combout ;
wire \rt_mem|s_memory~1608_combout ;
wire \rt_mem|s_memory~801_q ;
wire \rt_mem|s_memory~929_q ;
wire \rt_mem|s_memory~673_q ;
wire \rt_mem|s_memory~1609_combout ;
wire \rt_mem|s_memory~1057_q ;
wire \rt_mem|s_memory~1610_combout ;
wire \rt_mem|s_memory~1611_combout ;
wire \rt_mem|s_memory~257_q ;
wire \rt_mem|s_memory~225_q ;
wire \rt_mem|s_memory~193_q ;
wire \rt_mem|s_memory~1612_combout ;
wire \rt_mem|s_memory~289_q ;
wire \rt_mem|s_memory~1613_combout ;
wire \rt_mem|s_memory~353_q ;
wire \rt_mem|s_memory~385_q ;
wire \rt_mem|s_memory~321_q ;
wire \rt_mem|s_memory~1614_combout ;
wire \rt_mem|s_memory~417_q ;
wire \rt_mem|s_memory~1615_combout ;
wire \rt_mem|s_memory~97_q ;
wire \rt_mem|s_memory~129_q ;
wire \rt_mem|s_memory~65_q ;
wire \rt_mem|s_memory~1616_combout ;
wire \rt_mem|s_memory~161_q ;
wire \rt_mem|s_memory~1617_combout ;
wire \rt_mem|s_memory~1618_combout ;
wire \rt_mem|s_memory~513_q ;
wire \rt_mem|s_memory~481_q ;
wire \rt_mem|s_memory~449_q ;
wire \rt_mem|s_memory~1619_combout ;
wire \rt_mem|s_memory~545_q ;
wire \rt_mem|s_memory~1620_combout ;
wire \rt_mem|s_memory~1621_combout ;
wire \rt_mem|readData[27]~27_combout ;
wire \rt_mem|s_memory~770_q ;
wire \rt_mem|s_memory~898_q ;
wire \rt_mem|s_memory~642_q ;
wire \rt_mem|s_memory~1622_combout ;
wire \rt_mem|s_memory~1026_q ;
wire \rt_mem|s_memory~1623_combout ;
wire \rt_mem|s_memory~866_q ;
wire \rt_mem|s_memory~738_q ;
wire \rt_mem|s_memory~610_q ;
wire \rt_mem|s_memory~1624_combout ;
wire \rt_mem|s_memory~994_q ;
wire \rt_mem|s_memory~1625_combout ;
wire \rt_mem|s_memory~706_q ;
wire \rt_mem|s_memory~834_q ;
wire \rt_mem|s_memory~578_q ;
wire \rt_mem|s_memory~1626_combout ;
wire \rt_mem|s_memory~962_q ;
wire \rt_mem|s_memory~1627_combout ;
wire \rt_mem|s_memory~1628_combout ;
wire \rt_mem|s_memory~930_q ;
wire \rt_mem|s_memory~802_q ;
wire \rt_mem|s_memory~674_q ;
wire \rt_mem|s_memory~1629_combout ;
wire \rt_mem|s_memory~1058_q ;
wire \rt_mem|s_memory~1630_combout ;
wire \rt_mem|s_memory~1631_combout ;
wire \rt_mem|s_memory~386_q ;
wire \rt_mem|s_memory~354_q ;
wire \rt_mem|s_memory~322_q ;
wire \rt_mem|s_memory~1632_combout ;
wire \rt_mem|s_memory~418_q ;
wire \rt_mem|s_memory~1633_combout ;
wire \rt_mem|s_memory~226_q ;
wire \rt_mem|s_memory~258_q ;
wire \rt_mem|s_memory~194_q ;
wire \rt_mem|s_memory~1634_combout ;
wire \rt_mem|s_memory~290_q ;
wire \rt_mem|s_memory~1635_combout ;
wire \rt_mem|s_memory~130_q ;
wire \rt_mem|s_memory~98_q ;
wire \rt_mem|s_memory~66_q ;
wire \rt_mem|s_memory~1636_combout ;
wire \rt_mem|s_memory~162_q ;
wire \rt_mem|s_memory~1637_combout ;
wire \rt_mem|s_memory~1638_combout ;
wire \rt_mem|s_memory~482_q ;
wire \rt_mem|s_memory~514_q ;
wire \rt_mem|s_memory~450_q ;
wire \rt_mem|s_memory~1639_combout ;
wire \rt_mem|s_memory~546_q ;
wire \rt_mem|s_memory~1640_combout ;
wire \rt_mem|s_memory~1641_combout ;
wire \rt_mem|readData[28]~28_combout ;
wire \rt_mem|s_memory~739_q ;
wire \rt_mem|s_memory~867_q ;
wire \rt_mem|s_memory~611_q ;
wire \rt_mem|s_memory~1642_combout ;
wire \rt_mem|s_memory~995_q ;
wire \rt_mem|s_memory~1643_combout ;
wire \rt_mem|s_memory~899_q ;
wire \rt_mem|s_memory~771_q ;
wire \rt_mem|s_memory~643_q ;
wire \rt_mem|s_memory~1644_combout ;
wire \rt_mem|s_memory~1027_q ;
wire \rt_mem|s_memory~1645_combout ;
wire \rt_mem|s_memory~835_q ;
wire \rt_mem|s_memory~707_q ;
wire \rt_mem|s_memory~579_q ;
wire \rt_mem|s_memory~1646_combout ;
wire \rt_mem|s_memory~963_q ;
wire \rt_mem|s_memory~1647_combout ;
wire \rt_mem|s_memory~1648_combout ;
wire \rt_mem|s_memory~803_q ;
wire \rt_mem|s_memory~931_q ;
wire \rt_mem|s_memory~675_q ;
wire \rt_mem|s_memory~1649_combout ;
wire \rt_mem|s_memory~1059_q ;
wire \rt_mem|s_memory~1650_combout ;
wire \rt_mem|s_memory~1651_combout ;
wire \rt_mem|s_memory~259_q ;
wire \rt_mem|s_memory~227_q ;
wire \rt_mem|s_memory~195_q ;
wire \rt_mem|s_memory~1652_combout ;
wire \rt_mem|s_memory~291_q ;
wire \rt_mem|s_memory~1653_combout ;
wire \rt_mem|s_memory~355_q ;
wire \rt_mem|s_memory~387_q ;
wire \rt_mem|s_memory~323_q ;
wire \rt_mem|s_memory~1654_combout ;
wire \rt_mem|s_memory~419_q ;
wire \rt_mem|s_memory~1655_combout ;
wire \rt_mem|s_memory~99_q ;
wire \rt_mem|s_memory~131_q ;
wire \rt_mem|s_memory~67_q ;
wire \rt_mem|s_memory~1656_combout ;
wire \rt_mem|s_memory~163_q ;
wire \rt_mem|s_memory~1657_combout ;
wire \rt_mem|s_memory~1658_combout ;
wire \rt_mem|s_memory~515_q ;
wire \rt_mem|s_memory~483_q ;
wire \rt_mem|s_memory~451_q ;
wire \rt_mem|s_memory~1659_combout ;
wire \rt_mem|s_memory~547_q ;
wire \rt_mem|s_memory~1660_combout ;
wire \rt_mem|s_memory~1661_combout ;
wire \rt_mem|readData[29]~29_combout ;
wire \rt_mem|s_memory~772_q ;
wire \rt_mem|s_memory~900_q ;
wire \rt_mem|s_memory~644_q ;
wire \rt_mem|s_memory~1662_combout ;
wire \rt_mem|s_memory~1028_q ;
wire \rt_mem|s_memory~1663_combout ;
wire \rt_mem|s_memory~868_q ;
wire \rt_mem|s_memory~740_q ;
wire \rt_mem|s_memory~612_q ;
wire \rt_mem|s_memory~1664_combout ;
wire \rt_mem|s_memory~996_q ;
wire \rt_mem|s_memory~1665_combout ;
wire \rt_mem|s_memory~708_q ;
wire \rt_mem|s_memory~836_q ;
wire \rt_mem|s_memory~580_q ;
wire \rt_mem|s_memory~1666_combout ;
wire \rt_mem|s_memory~964_q ;
wire \rt_mem|s_memory~1667_combout ;
wire \rt_mem|s_memory~1668_combout ;
wire \rt_mem|s_memory~932_q ;
wire \rt_mem|s_memory~804_q ;
wire \rt_mem|s_memory~676_q ;
wire \rt_mem|s_memory~1669_combout ;
wire \rt_mem|s_memory~1060_q ;
wire \rt_mem|s_memory~1670_combout ;
wire \rt_mem|s_memory~1671_combout ;
wire \rt_mem|s_memory~388_q ;
wire \rt_mem|s_memory~356_q ;
wire \rt_mem|s_memory~324_q ;
wire \rt_mem|s_memory~1672_combout ;
wire \rt_mem|s_memory~420_q ;
wire \rt_mem|s_memory~1673_combout ;
wire \rt_mem|s_memory~228_q ;
wire \rt_mem|s_memory~260_q ;
wire \rt_mem|s_memory~196_q ;
wire \rt_mem|s_memory~1674_combout ;
wire \rt_mem|s_memory~292_q ;
wire \rt_mem|s_memory~1675_combout ;
wire \rt_mem|s_memory~132_q ;
wire \rt_mem|s_memory~100_q ;
wire \rt_mem|s_memory~68_q ;
wire \rt_mem|s_memory~1676_combout ;
wire \rt_mem|s_memory~164_q ;
wire \rt_mem|s_memory~1677_combout ;
wire \rt_mem|s_memory~1678_combout ;
wire \rt_mem|s_memory~484_q ;
wire \rt_mem|s_memory~516_q ;
wire \rt_mem|s_memory~452_q ;
wire \rt_mem|s_memory~1679_combout ;
wire \rt_mem|s_memory~548_q ;
wire \rt_mem|s_memory~1680_combout ;
wire \rt_mem|s_memory~1681_combout ;
wire \rt_mem|readData[30]~30_combout ;
wire \rt_mem|s_memory~741_q ;
wire \rt_mem|s_memory~869_q ;
wire \rt_mem|s_memory~613_q ;
wire \rt_mem|s_memory~1682_combout ;
wire \rt_mem|s_memory~997_q ;
wire \rt_mem|s_memory~1683_combout ;
wire \rt_mem|s_memory~901_q ;
wire \rt_mem|s_memory~773_q ;
wire \rt_mem|s_memory~645_q ;
wire \rt_mem|s_memory~1684_combout ;
wire \rt_mem|s_memory~1029_q ;
wire \rt_mem|s_memory~1685_combout ;
wire \rt_mem|s_memory~837_q ;
wire \rt_mem|s_memory~709_q ;
wire \rt_mem|s_memory~581_q ;
wire \rt_mem|s_memory~1686_combout ;
wire \rt_mem|s_memory~965_q ;
wire \rt_mem|s_memory~1687_combout ;
wire \rt_mem|s_memory~1688_combout ;
wire \rt_mem|s_memory~805_q ;
wire \rt_mem|s_memory~933_q ;
wire \rt_mem|s_memory~677_q ;
wire \rt_mem|s_memory~1689_combout ;
wire \rt_mem|s_memory~1061_q ;
wire \rt_mem|s_memory~1690_combout ;
wire \rt_mem|s_memory~1691_combout ;
wire \rt_mem|s_memory~261_q ;
wire \rt_mem|s_memory~229_q ;
wire \rt_mem|s_memory~197_q ;
wire \rt_mem|s_memory~1692_combout ;
wire \rt_mem|s_memory~293_q ;
wire \rt_mem|s_memory~1693_combout ;
wire \rt_mem|s_memory~357_q ;
wire \rt_mem|s_memory~389_q ;
wire \rt_mem|s_memory~325_q ;
wire \rt_mem|s_memory~1694_combout ;
wire \rt_mem|s_memory~421_q ;
wire \rt_mem|s_memory~1695_combout ;
wire \rt_mem|s_memory~101_q ;
wire \rt_mem|s_memory~133_q ;
wire \rt_mem|s_memory~69_q ;
wire \rt_mem|s_memory~1696_combout ;
wire \rt_mem|s_memory~165_q ;
wire \rt_mem|s_memory~1697_combout ;
wire \rt_mem|s_memory~1698_combout ;
wire \rt_mem|s_memory~517_q ;
wire \rt_mem|s_memory~485_q ;
wire \rt_mem|s_memory~453_q ;
wire \rt_mem|s_memory~1699_combout ;
wire \rt_mem|s_memory~549_q ;
wire \rt_mem|s_memory~1700_combout ;
wire \rt_mem|s_memory~1701_combout ;
wire \rt_mem|readData[31]~31_combout ;


dffeas \du_mem|s_memory~389 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~389 .is_wysiwyg = "true";
defparam \du_mem|s_memory~389 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~357 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~357 .is_wysiwyg = "true";
defparam \du_mem|s_memory~357 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~325 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~325 .is_wysiwyg = "true";
defparam \du_mem|s_memory~325 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1062 (
// Equation(s):
// \du_mem|s_memory~1062_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~357_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~325_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~357_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~325_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1062_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1062 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1062 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~421 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~421 .is_wysiwyg = "true";
defparam \du_mem|s_memory~421 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1063 (
// Equation(s):
// \du_mem|s_memory~1063_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062_combout  & ((\du_mem|s_memory~421_q ))) # (!\du_mem|s_memory~1062_combout  & (\du_mem|s_memory~389_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1062_combout ))))

	.dataa(\du_mem|s_memory~389_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1062_combout ),
	.datad(\du_mem|s_memory~421_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1063_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1063 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1063 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~229 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~229 .is_wysiwyg = "true";
defparam \du_mem|s_memory~229 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~261 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~261 .is_wysiwyg = "true";
defparam \du_mem|s_memory~261 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~197 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~197 .is_wysiwyg = "true";
defparam \du_mem|s_memory~197 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1064 (
// Equation(s):
// \du_mem|s_memory~1064_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~261_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~197_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~261_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~197_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1064_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1064 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1064 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~293 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~293 .is_wysiwyg = "true";
defparam \du_mem|s_memory~293 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1065 (
// Equation(s):
// \du_mem|s_memory~1065_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1064_combout  & ((\du_mem|s_memory~293_q ))) # (!\du_mem|s_memory~1064_combout  & (\du_mem|s_memory~229_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1064_combout ))))

	.dataa(\du_mem|s_memory~229_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1064_combout ),
	.datad(\du_mem|s_memory~293_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1065_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1065 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1065 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~133 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~133 .is_wysiwyg = "true";
defparam \du_mem|s_memory~133 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~101 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~101 .is_wysiwyg = "true";
defparam \du_mem|s_memory~101 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~69 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~69 .is_wysiwyg = "true";
defparam \du_mem|s_memory~69 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1066 (
// Equation(s):
// \du_mem|s_memory~1066_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~101_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~69_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~101_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~69_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1066_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1066 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1066 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~165 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~165 .is_wysiwyg = "true";
defparam \du_mem|s_memory~165 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1067 (
// Equation(s):
// \du_mem|s_memory~1067_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1066_combout  & ((\du_mem|s_memory~165_q ))) # (!\du_mem|s_memory~1066_combout  & (\du_mem|s_memory~133_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1066_combout ))))

	.dataa(\du_mem|s_memory~133_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1066_combout ),
	.datad(\du_mem|s_memory~165_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1067_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1067 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1067 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1068 (
// Equation(s):
// \du_mem|s_memory~1068_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1065_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1067_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1065_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1067_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1068_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1068 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1068 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~485 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~485 .is_wysiwyg = "true";
defparam \du_mem|s_memory~485 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~517 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~517 .is_wysiwyg = "true";
defparam \du_mem|s_memory~517 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~453 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~453 .is_wysiwyg = "true";
defparam \du_mem|s_memory~453 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1069 (
// Equation(s):
// \du_mem|s_memory~1069_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~517_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~453_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~517_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~453_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1069_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1069 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1069 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~549 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~549 .is_wysiwyg = "true";
defparam \du_mem|s_memory~549 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1070 (
// Equation(s):
// \du_mem|s_memory~1070_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1069_combout  & ((\du_mem|s_memory~549_q ))) # (!\du_mem|s_memory~1069_combout  & (\du_mem|s_memory~485_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1069_combout ))))

	.dataa(\du_mem|s_memory~485_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1069_combout ),
	.datad(\du_mem|s_memory~549_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1070_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1070 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1070 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1071 (
// Equation(s):
// \du_mem|s_memory~1071_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1068_combout  & ((\du_mem|s_memory~1070_combout ))) # (!\du_mem|s_memory~1068_combout  & (\du_mem|s_memory~1063_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1068_combout ))))

	.dataa(\du_mem|s_memory~1063_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1068_combout ),
	.datad(\du_mem|s_memory~1070_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1071_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1071 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1071 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~773 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~773 .is_wysiwyg = "true";
defparam \du_mem|s_memory~773 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~901 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~901 .is_wysiwyg = "true";
defparam \du_mem|s_memory~901 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~645 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~645 .is_wysiwyg = "true";
defparam \du_mem|s_memory~645 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1072 (
// Equation(s):
// \du_mem|s_memory~1072_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~901_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~645_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~901_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~645_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1072_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1072 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1072 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1029 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1029_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1029 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1029 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1073 (
// Equation(s):
// \du_mem|s_memory~1073_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1072_combout  & ((\du_mem|s_memory~1029_q ))) # (!\du_mem|s_memory~1072_combout  & (\du_mem|s_memory~773_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1072_combout ))))

	.dataa(\du_mem|s_memory~773_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1072_combout ),
	.datad(\du_mem|s_memory~1029_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1073_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1073 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1073 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~869 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~869 .is_wysiwyg = "true";
defparam \du_mem|s_memory~869 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~741 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~741 .is_wysiwyg = "true";
defparam \du_mem|s_memory~741 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~613 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~613 .is_wysiwyg = "true";
defparam \du_mem|s_memory~613 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1074 (
// Equation(s):
// \du_mem|s_memory~1074_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~741_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~613_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~741_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~613_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1074_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1074 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1074 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~997 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~997 .is_wysiwyg = "true";
defparam \du_mem|s_memory~997 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1075 (
// Equation(s):
// \du_mem|s_memory~1075_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1074_combout  & ((\du_mem|s_memory~997_q ))) # (!\du_mem|s_memory~1074_combout  & (\du_mem|s_memory~869_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1074_combout ))))

	.dataa(\du_mem|s_memory~869_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1074_combout ),
	.datad(\du_mem|s_memory~997_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1075_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1075 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1075 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~709 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~709 .is_wysiwyg = "true";
defparam \du_mem|s_memory~709 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~837 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~837 .is_wysiwyg = "true";
defparam \du_mem|s_memory~837 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~581 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~581 .is_wysiwyg = "true";
defparam \du_mem|s_memory~581 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1076 (
// Equation(s):
// \du_mem|s_memory~1076_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~837_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~581_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~837_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~581_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1076_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1076 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1076 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~965 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~965 .is_wysiwyg = "true";
defparam \du_mem|s_memory~965 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1077 (
// Equation(s):
// \du_mem|s_memory~1077_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1076_combout  & ((\du_mem|s_memory~965_q ))) # (!\du_mem|s_memory~1076_combout  & (\du_mem|s_memory~709_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1076_combout ))))

	.dataa(\du_mem|s_memory~709_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1076_combout ),
	.datad(\du_mem|s_memory~965_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1077_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1077 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1077 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1078 (
// Equation(s):
// \du_mem|s_memory~1078_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1075_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1077_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1075_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1077_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1078_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1078 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1078 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~933 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~933 .is_wysiwyg = "true";
defparam \du_mem|s_memory~933 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~805 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~805 .is_wysiwyg = "true";
defparam \du_mem|s_memory~805 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~677 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~677 .is_wysiwyg = "true";
defparam \du_mem|s_memory~677 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1079 (
// Equation(s):
// \du_mem|s_memory~1079_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~805_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~677_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~805_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~677_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1079_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1079 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1079 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1061 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1061_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1061 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1061 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1080 (
// Equation(s):
// \du_mem|s_memory~1080_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1079_combout  & ((\du_mem|s_memory~1061_q ))) # (!\du_mem|s_memory~1079_combout  & (\du_mem|s_memory~933_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1079_combout ))))

	.dataa(\du_mem|s_memory~933_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1079_combout ),
	.datad(\du_mem|s_memory~1061_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1080_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1080 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1080 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1081 (
// Equation(s):
// \du_mem|s_memory~1081_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1078_combout  & ((\du_mem|s_memory~1080_combout ))) # (!\du_mem|s_memory~1078_combout  & (\du_mem|s_memory~1073_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1078_combout ))))

	.dataa(\du_mem|s_memory~1073_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1078_combout ),
	.datad(\du_mem|s_memory~1080_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1081_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1081 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1081 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|Equal0~0 (
// Equation(s):
// \du_mem|Equal0~0_combout  = (!\du_mem|s_memory~1062GND_combout  & (!\du_mem|s_memory~1062GND_combout  & (!\du_mem|s_memory~1062GND_combout  & !\du_mem|s_memory~1062GND_combout )))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1062GND_combout ),
	.cin(gnd),
	.combout(\du_mem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|Equal0~0 .lut_mask = 16'h0001;
defparam \du_mem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[31]~0 (
// Equation(s):
// \du_mem|readData[31]~0_combout  = (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout ) # (!\du_mem|Equal0~0_combout )))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(gnd),
	.datac(\du_mem|Equal0~0_combout ),
	.datad(\du_mem|s_memory~1062GND_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[31]~0 .lut_mask = 16'h00AF;
defparam \du_mem|readData[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~260 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~260 .is_wysiwyg = "true";
defparam \du_mem|s_memory~260 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~228 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~228 .is_wysiwyg = "true";
defparam \du_mem|s_memory~228 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~196 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~196 .is_wysiwyg = "true";
defparam \du_mem|s_memory~196 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1082 (
// Equation(s):
// \du_mem|s_memory~1082_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~228_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~196_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~228_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~196_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1082_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1082 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1082 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~292 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~292 .is_wysiwyg = "true";
defparam \du_mem|s_memory~292 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1083 (
// Equation(s):
// \du_mem|s_memory~1083_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1082_combout  & ((\du_mem|s_memory~292_q ))) # (!\du_mem|s_memory~1082_combout  & (\du_mem|s_memory~260_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1082_combout ))))

	.dataa(\du_mem|s_memory~260_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1082_combout ),
	.datad(\du_mem|s_memory~292_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1083_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1083 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1083 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~356 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~356 .is_wysiwyg = "true";
defparam \du_mem|s_memory~356 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~388 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~388 .is_wysiwyg = "true";
defparam \du_mem|s_memory~388 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~324 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~324 .is_wysiwyg = "true";
defparam \du_mem|s_memory~324 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1084 (
// Equation(s):
// \du_mem|s_memory~1084_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~388_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~324_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~388_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~324_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1084_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1084 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1084 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~420 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~420 .is_wysiwyg = "true";
defparam \du_mem|s_memory~420 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1085 (
// Equation(s):
// \du_mem|s_memory~1085_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1084_combout  & ((\du_mem|s_memory~420_q ))) # (!\du_mem|s_memory~1084_combout  & (\du_mem|s_memory~356_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1084_combout ))))

	.dataa(\du_mem|s_memory~356_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1084_combout ),
	.datad(\du_mem|s_memory~420_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1085_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1085 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1085 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~100 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~100 .is_wysiwyg = "true";
defparam \du_mem|s_memory~100 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~132 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~132 .is_wysiwyg = "true";
defparam \du_mem|s_memory~132 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~68 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~68 .is_wysiwyg = "true";
defparam \du_mem|s_memory~68 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1086 (
// Equation(s):
// \du_mem|s_memory~1086_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~132_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~68_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~132_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~68_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1086_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1086 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1086 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~164 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~164 .is_wysiwyg = "true";
defparam \du_mem|s_memory~164 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1087 (
// Equation(s):
// \du_mem|s_memory~1087_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1086_combout  & ((\du_mem|s_memory~164_q ))) # (!\du_mem|s_memory~1086_combout  & (\du_mem|s_memory~100_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1086_combout ))))

	.dataa(\du_mem|s_memory~100_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1086_combout ),
	.datad(\du_mem|s_memory~164_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1087_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1087 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1087 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1088 (
// Equation(s):
// \du_mem|s_memory~1088_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1085_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1087_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1085_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1087_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1088_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1088 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1088 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~516 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~516 .is_wysiwyg = "true";
defparam \du_mem|s_memory~516 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~484 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~484 .is_wysiwyg = "true";
defparam \du_mem|s_memory~484 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~452 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~452 .is_wysiwyg = "true";
defparam \du_mem|s_memory~452 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1089 (
// Equation(s):
// \du_mem|s_memory~1089_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~484_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~452_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~484_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~452_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1089_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1089 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1089 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~548 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~548 .is_wysiwyg = "true";
defparam \du_mem|s_memory~548 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1090 (
// Equation(s):
// \du_mem|s_memory~1090_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1089_combout  & ((\du_mem|s_memory~548_q ))) # (!\du_mem|s_memory~1089_combout  & (\du_mem|s_memory~516_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1089_combout ))))

	.dataa(\du_mem|s_memory~516_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1089_combout ),
	.datad(\du_mem|s_memory~548_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1090_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1090 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1090 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1091 (
// Equation(s):
// \du_mem|s_memory~1091_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1088_combout  & ((\du_mem|s_memory~1090_combout ))) # (!\du_mem|s_memory~1088_combout  & (\du_mem|s_memory~1083_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1088_combout ))))

	.dataa(\du_mem|s_memory~1083_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1088_combout ),
	.datad(\du_mem|s_memory~1090_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1091_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1091 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1091 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~740 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~740 .is_wysiwyg = "true";
defparam \du_mem|s_memory~740 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~868 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~868 .is_wysiwyg = "true";
defparam \du_mem|s_memory~868 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~612 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~612 .is_wysiwyg = "true";
defparam \du_mem|s_memory~612 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1092 (
// Equation(s):
// \du_mem|s_memory~1092_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~868_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~612_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~868_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~612_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1092_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1092 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1092 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~996 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~996 .is_wysiwyg = "true";
defparam \du_mem|s_memory~996 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1093 (
// Equation(s):
// \du_mem|s_memory~1093_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1092_combout  & ((\du_mem|s_memory~996_q ))) # (!\du_mem|s_memory~1092_combout  & (\du_mem|s_memory~740_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1092_combout ))))

	.dataa(\du_mem|s_memory~740_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1092_combout ),
	.datad(\du_mem|s_memory~996_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1093_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1093 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1093 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~900 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~900 .is_wysiwyg = "true";
defparam \du_mem|s_memory~900 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~772 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~772 .is_wysiwyg = "true";
defparam \du_mem|s_memory~772 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~644 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~644 .is_wysiwyg = "true";
defparam \du_mem|s_memory~644 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1094 (
// Equation(s):
// \du_mem|s_memory~1094_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~772_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~644_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~772_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~644_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1094_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1094 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1094 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1028 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1028_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1028 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1028 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1095 (
// Equation(s):
// \du_mem|s_memory~1095_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1094_combout  & ((\du_mem|s_memory~1028_q ))) # (!\du_mem|s_memory~1094_combout  & (\du_mem|s_memory~900_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1094_combout ))))

	.dataa(\du_mem|s_memory~900_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1094_combout ),
	.datad(\du_mem|s_memory~1028_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1095_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1095 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1095 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~836 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~836 .is_wysiwyg = "true";
defparam \du_mem|s_memory~836 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~708 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~708 .is_wysiwyg = "true";
defparam \du_mem|s_memory~708 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~580 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~580 .is_wysiwyg = "true";
defparam \du_mem|s_memory~580 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1096 (
// Equation(s):
// \du_mem|s_memory~1096_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~708_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~580_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~708_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~580_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1096_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1096 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1096 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~964 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~964 .is_wysiwyg = "true";
defparam \du_mem|s_memory~964 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1097 (
// Equation(s):
// \du_mem|s_memory~1097_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1096_combout  & ((\du_mem|s_memory~964_q ))) # (!\du_mem|s_memory~1096_combout  & (\du_mem|s_memory~836_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1096_combout ))))

	.dataa(\du_mem|s_memory~836_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1096_combout ),
	.datad(\du_mem|s_memory~964_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1097_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1097 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1097 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1098 (
// Equation(s):
// \du_mem|s_memory~1098_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1095_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1097_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1095_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1097_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1098_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1098 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1098 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~804 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~804 .is_wysiwyg = "true";
defparam \du_mem|s_memory~804 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~932 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~932 .is_wysiwyg = "true";
defparam \du_mem|s_memory~932 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~676 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~676 .is_wysiwyg = "true";
defparam \du_mem|s_memory~676 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1099 (
// Equation(s):
// \du_mem|s_memory~1099_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~932_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~676_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~932_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~676_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1099_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1099 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1099 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1060 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1060_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1060 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1060 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1100 (
// Equation(s):
// \du_mem|s_memory~1100_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1099_combout  & ((\du_mem|s_memory~1060_q ))) # (!\du_mem|s_memory~1099_combout  & (\du_mem|s_memory~804_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1099_combout ))))

	.dataa(\du_mem|s_memory~804_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1099_combout ),
	.datad(\du_mem|s_memory~1060_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1100_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1100 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1101 (
// Equation(s):
// \du_mem|s_memory~1101_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1098_combout  & ((\du_mem|s_memory~1100_combout ))) # (!\du_mem|s_memory~1098_combout  & (\du_mem|s_memory~1093_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1098_combout ))))

	.dataa(\du_mem|s_memory~1093_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1098_combout ),
	.datad(\du_mem|s_memory~1100_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1101_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1101 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1101 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~387 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~387 .is_wysiwyg = "true";
defparam \du_mem|s_memory~387 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~355 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~355 .is_wysiwyg = "true";
defparam \du_mem|s_memory~355 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~323 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~323 .is_wysiwyg = "true";
defparam \du_mem|s_memory~323 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1102 (
// Equation(s):
// \du_mem|s_memory~1102_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~355_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~323_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~355_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~323_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1102_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1102 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1102 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~419 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~419 .is_wysiwyg = "true";
defparam \du_mem|s_memory~419 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1103 (
// Equation(s):
// \du_mem|s_memory~1103_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1102_combout  & ((\du_mem|s_memory~419_q ))) # (!\du_mem|s_memory~1102_combout  & (\du_mem|s_memory~387_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1102_combout ))))

	.dataa(\du_mem|s_memory~387_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1102_combout ),
	.datad(\du_mem|s_memory~419_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1103_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1103 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1103 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~227 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~227 .is_wysiwyg = "true";
defparam \du_mem|s_memory~227 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~259 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~259 .is_wysiwyg = "true";
defparam \du_mem|s_memory~259 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~195 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~195 .is_wysiwyg = "true";
defparam \du_mem|s_memory~195 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1104 (
// Equation(s):
// \du_mem|s_memory~1104_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~259_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~195_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~259_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~195_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1104_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1104 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1104 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~291 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~291 .is_wysiwyg = "true";
defparam \du_mem|s_memory~291 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1105 (
// Equation(s):
// \du_mem|s_memory~1105_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1104_combout  & ((\du_mem|s_memory~291_q ))) # (!\du_mem|s_memory~1104_combout  & (\du_mem|s_memory~227_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1104_combout ))))

	.dataa(\du_mem|s_memory~227_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1104_combout ),
	.datad(\du_mem|s_memory~291_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1105_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1105 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1105 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~131 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~131 .is_wysiwyg = "true";
defparam \du_mem|s_memory~131 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~99 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~99 .is_wysiwyg = "true";
defparam \du_mem|s_memory~99 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~67 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~67 .is_wysiwyg = "true";
defparam \du_mem|s_memory~67 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1106 (
// Equation(s):
// \du_mem|s_memory~1106_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~99_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~67_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~99_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~67_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1106_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1106 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1106 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~163 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~163 .is_wysiwyg = "true";
defparam \du_mem|s_memory~163 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1107 (
// Equation(s):
// \du_mem|s_memory~1107_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1106_combout  & ((\du_mem|s_memory~163_q ))) # (!\du_mem|s_memory~1106_combout  & (\du_mem|s_memory~131_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1106_combout ))))

	.dataa(\du_mem|s_memory~131_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1106_combout ),
	.datad(\du_mem|s_memory~163_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1107_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1107 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1108 (
// Equation(s):
// \du_mem|s_memory~1108_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1105_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1107_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1105_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1107_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1108_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1108 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1108 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~483 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~483 .is_wysiwyg = "true";
defparam \du_mem|s_memory~483 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~515 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~515 .is_wysiwyg = "true";
defparam \du_mem|s_memory~515 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~451 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~451 .is_wysiwyg = "true";
defparam \du_mem|s_memory~451 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1109 (
// Equation(s):
// \du_mem|s_memory~1109_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~515_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~451_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~515_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~451_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1109_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1109 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1109 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~547 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~547 .is_wysiwyg = "true";
defparam \du_mem|s_memory~547 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1110 (
// Equation(s):
// \du_mem|s_memory~1110_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1109_combout  & ((\du_mem|s_memory~547_q ))) # (!\du_mem|s_memory~1109_combout  & (\du_mem|s_memory~483_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1109_combout ))))

	.dataa(\du_mem|s_memory~483_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1109_combout ),
	.datad(\du_mem|s_memory~547_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1110_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1110 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1111 (
// Equation(s):
// \du_mem|s_memory~1111_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1108_combout  & ((\du_mem|s_memory~1110_combout ))) # (!\du_mem|s_memory~1108_combout  & (\du_mem|s_memory~1103_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1108_combout ))))

	.dataa(\du_mem|s_memory~1103_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1108_combout ),
	.datad(\du_mem|s_memory~1110_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1111_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1111 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1111 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~771 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~771 .is_wysiwyg = "true";
defparam \du_mem|s_memory~771 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~899 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~899 .is_wysiwyg = "true";
defparam \du_mem|s_memory~899 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~643 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~643 .is_wysiwyg = "true";
defparam \du_mem|s_memory~643 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1112 (
// Equation(s):
// \du_mem|s_memory~1112_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~899_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~643_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~899_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~643_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1112_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1112 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1112 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1027 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1027_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1027 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1027 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1113 (
// Equation(s):
// \du_mem|s_memory~1113_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1112_combout  & ((\du_mem|s_memory~1027_q ))) # (!\du_mem|s_memory~1112_combout  & (\du_mem|s_memory~771_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1112_combout ))))

	.dataa(\du_mem|s_memory~771_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1112_combout ),
	.datad(\du_mem|s_memory~1027_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1113_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1113 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1113 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~867 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~867 .is_wysiwyg = "true";
defparam \du_mem|s_memory~867 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~739 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~739 .is_wysiwyg = "true";
defparam \du_mem|s_memory~739 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~611 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~611 .is_wysiwyg = "true";
defparam \du_mem|s_memory~611 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1114 (
// Equation(s):
// \du_mem|s_memory~1114_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~739_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~611_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~739_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~611_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1114_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1114 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1114 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~995 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~995 .is_wysiwyg = "true";
defparam \du_mem|s_memory~995 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1115 (
// Equation(s):
// \du_mem|s_memory~1115_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1114_combout  & ((\du_mem|s_memory~995_q ))) # (!\du_mem|s_memory~1114_combout  & (\du_mem|s_memory~867_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1114_combout ))))

	.dataa(\du_mem|s_memory~867_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1114_combout ),
	.datad(\du_mem|s_memory~995_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1115_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1115 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1115 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~707 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~707 .is_wysiwyg = "true";
defparam \du_mem|s_memory~707 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~835 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~835 .is_wysiwyg = "true";
defparam \du_mem|s_memory~835 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~579 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~579 .is_wysiwyg = "true";
defparam \du_mem|s_memory~579 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1116 (
// Equation(s):
// \du_mem|s_memory~1116_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~835_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~579_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~835_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~579_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1116_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1116 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1116 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~963 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~963 .is_wysiwyg = "true";
defparam \du_mem|s_memory~963 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1117 (
// Equation(s):
// \du_mem|s_memory~1117_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1116_combout  & ((\du_mem|s_memory~963_q ))) # (!\du_mem|s_memory~1116_combout  & (\du_mem|s_memory~707_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1116_combout ))))

	.dataa(\du_mem|s_memory~707_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1116_combout ),
	.datad(\du_mem|s_memory~963_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1117_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1117 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1118 (
// Equation(s):
// \du_mem|s_memory~1118_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1115_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1117_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1115_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1117_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1118_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1118 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1118 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~931 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~931 .is_wysiwyg = "true";
defparam \du_mem|s_memory~931 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~803 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~803 .is_wysiwyg = "true";
defparam \du_mem|s_memory~803 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~675 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~675 .is_wysiwyg = "true";
defparam \du_mem|s_memory~675 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1119 (
// Equation(s):
// \du_mem|s_memory~1119_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~803_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~675_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~803_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~675_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1119_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1119 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1119 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1059 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1059_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1059 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1059 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1120 (
// Equation(s):
// \du_mem|s_memory~1120_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1119_combout  & ((\du_mem|s_memory~1059_q ))) # (!\du_mem|s_memory~1119_combout  & (\du_mem|s_memory~931_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1119_combout ))))

	.dataa(\du_mem|s_memory~931_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1119_combout ),
	.datad(\du_mem|s_memory~1059_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1120_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1120 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1120 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1121 (
// Equation(s):
// \du_mem|s_memory~1121_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1118_combout  & ((\du_mem|s_memory~1120_combout ))) # (!\du_mem|s_memory~1118_combout  & (\du_mem|s_memory~1113_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1118_combout ))))

	.dataa(\du_mem|s_memory~1113_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1118_combout ),
	.datad(\du_mem|s_memory~1120_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1121_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1121 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1121 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~258 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~258 .is_wysiwyg = "true";
defparam \du_mem|s_memory~258 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~226 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~226 .is_wysiwyg = "true";
defparam \du_mem|s_memory~226 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~194 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~194 .is_wysiwyg = "true";
defparam \du_mem|s_memory~194 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1122 (
// Equation(s):
// \du_mem|s_memory~1122_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~226_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~194_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~226_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~194_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1122_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1122 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1122 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~290 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~290 .is_wysiwyg = "true";
defparam \du_mem|s_memory~290 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1123 (
// Equation(s):
// \du_mem|s_memory~1123_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1122_combout  & ((\du_mem|s_memory~290_q ))) # (!\du_mem|s_memory~1122_combout  & (\du_mem|s_memory~258_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1122_combout ))))

	.dataa(\du_mem|s_memory~258_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1122_combout ),
	.datad(\du_mem|s_memory~290_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1123_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1123 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1123 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~354 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~354 .is_wysiwyg = "true";
defparam \du_mem|s_memory~354 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~386 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~386 .is_wysiwyg = "true";
defparam \du_mem|s_memory~386 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~322 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~322 .is_wysiwyg = "true";
defparam \du_mem|s_memory~322 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1124 (
// Equation(s):
// \du_mem|s_memory~1124_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~386_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~322_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~386_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~322_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1124_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1124 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1124 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~418 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~418 .is_wysiwyg = "true";
defparam \du_mem|s_memory~418 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1125 (
// Equation(s):
// \du_mem|s_memory~1125_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1124_combout  & ((\du_mem|s_memory~418_q ))) # (!\du_mem|s_memory~1124_combout  & (\du_mem|s_memory~354_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1124_combout ))))

	.dataa(\du_mem|s_memory~354_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1124_combout ),
	.datad(\du_mem|s_memory~418_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1125_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1125 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1125 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~98 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~98 .is_wysiwyg = "true";
defparam \du_mem|s_memory~98 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~130 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~130 .is_wysiwyg = "true";
defparam \du_mem|s_memory~130 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~66 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~66 .is_wysiwyg = "true";
defparam \du_mem|s_memory~66 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1126 (
// Equation(s):
// \du_mem|s_memory~1126_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~130_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~66_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~130_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~66_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1126_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1126 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1126 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~162 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~162 .is_wysiwyg = "true";
defparam \du_mem|s_memory~162 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1127 (
// Equation(s):
// \du_mem|s_memory~1127_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1126_combout  & ((\du_mem|s_memory~162_q ))) # (!\du_mem|s_memory~1126_combout  & (\du_mem|s_memory~98_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1126_combout ))))

	.dataa(\du_mem|s_memory~98_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1126_combout ),
	.datad(\du_mem|s_memory~162_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1127_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1127 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1128 (
// Equation(s):
// \du_mem|s_memory~1128_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1125_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1127_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1125_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1127_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1128_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1128 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1128 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~514 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~514 .is_wysiwyg = "true";
defparam \du_mem|s_memory~514 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~482 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~482 .is_wysiwyg = "true";
defparam \du_mem|s_memory~482 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~450 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~450 .is_wysiwyg = "true";
defparam \du_mem|s_memory~450 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1129 (
// Equation(s):
// \du_mem|s_memory~1129_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~482_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~450_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~482_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~450_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1129_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1129 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1129 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~546 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~546 .is_wysiwyg = "true";
defparam \du_mem|s_memory~546 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1130 (
// Equation(s):
// \du_mem|s_memory~1130_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1129_combout  & ((\du_mem|s_memory~546_q ))) # (!\du_mem|s_memory~1129_combout  & (\du_mem|s_memory~514_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1129_combout ))))

	.dataa(\du_mem|s_memory~514_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1129_combout ),
	.datad(\du_mem|s_memory~546_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1130_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1130 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1130 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1131 (
// Equation(s):
// \du_mem|s_memory~1131_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1128_combout  & ((\du_mem|s_memory~1130_combout ))) # (!\du_mem|s_memory~1128_combout  & (\du_mem|s_memory~1123_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1128_combout ))))

	.dataa(\du_mem|s_memory~1123_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1128_combout ),
	.datad(\du_mem|s_memory~1130_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1131_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1131 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1131 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~738 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~738 .is_wysiwyg = "true";
defparam \du_mem|s_memory~738 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~866 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~866 .is_wysiwyg = "true";
defparam \du_mem|s_memory~866 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~610 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~610 .is_wysiwyg = "true";
defparam \du_mem|s_memory~610 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1132 (
// Equation(s):
// \du_mem|s_memory~1132_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~866_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~610_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~866_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~610_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1132_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1132 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1132 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~994 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~994 .is_wysiwyg = "true";
defparam \du_mem|s_memory~994 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1133 (
// Equation(s):
// \du_mem|s_memory~1133_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1132_combout  & ((\du_mem|s_memory~994_q ))) # (!\du_mem|s_memory~1132_combout  & (\du_mem|s_memory~738_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1132_combout ))))

	.dataa(\du_mem|s_memory~738_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1132_combout ),
	.datad(\du_mem|s_memory~994_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1133_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1133 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1133 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~898 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~898 .is_wysiwyg = "true";
defparam \du_mem|s_memory~898 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~770 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~770 .is_wysiwyg = "true";
defparam \du_mem|s_memory~770 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~642 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~642 .is_wysiwyg = "true";
defparam \du_mem|s_memory~642 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1134 (
// Equation(s):
// \du_mem|s_memory~1134_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~770_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~642_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~770_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~642_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1134_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1134 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1134 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1026 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1026_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1026 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1026 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1135 (
// Equation(s):
// \du_mem|s_memory~1135_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1134_combout  & ((\du_mem|s_memory~1026_q ))) # (!\du_mem|s_memory~1134_combout  & (\du_mem|s_memory~898_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1134_combout ))))

	.dataa(\du_mem|s_memory~898_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1134_combout ),
	.datad(\du_mem|s_memory~1026_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1135_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1135 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1135 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~834 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~834 .is_wysiwyg = "true";
defparam \du_mem|s_memory~834 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~706 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~706 .is_wysiwyg = "true";
defparam \du_mem|s_memory~706 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~578 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~578 .is_wysiwyg = "true";
defparam \du_mem|s_memory~578 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1136 (
// Equation(s):
// \du_mem|s_memory~1136_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~706_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~578_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~706_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~578_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1136_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1136 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1136 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~962 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~962 .is_wysiwyg = "true";
defparam \du_mem|s_memory~962 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1137 (
// Equation(s):
// \du_mem|s_memory~1137_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1136_combout  & ((\du_mem|s_memory~962_q ))) # (!\du_mem|s_memory~1136_combout  & (\du_mem|s_memory~834_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1136_combout ))))

	.dataa(\du_mem|s_memory~834_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1136_combout ),
	.datad(\du_mem|s_memory~962_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1137_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1137 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1138 (
// Equation(s):
// \du_mem|s_memory~1138_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1135_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1137_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1135_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1137_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1138_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1138 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1138 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~802 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~802 .is_wysiwyg = "true";
defparam \du_mem|s_memory~802 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~930 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~930 .is_wysiwyg = "true";
defparam \du_mem|s_memory~930 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~674 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~674 .is_wysiwyg = "true";
defparam \du_mem|s_memory~674 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1139 (
// Equation(s):
// \du_mem|s_memory~1139_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~930_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~674_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~930_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~674_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1139_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1139 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1139 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1058 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1058_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1058 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1058 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1140 (
// Equation(s):
// \du_mem|s_memory~1140_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1139_combout  & ((\du_mem|s_memory~1058_q ))) # (!\du_mem|s_memory~1139_combout  & (\du_mem|s_memory~802_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1139_combout ))))

	.dataa(\du_mem|s_memory~802_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1139_combout ),
	.datad(\du_mem|s_memory~1058_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1140_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1140 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1140 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1141 (
// Equation(s):
// \du_mem|s_memory~1141_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1138_combout  & ((\du_mem|s_memory~1140_combout ))) # (!\du_mem|s_memory~1138_combout  & (\du_mem|s_memory~1133_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1138_combout ))))

	.dataa(\du_mem|s_memory~1133_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1138_combout ),
	.datad(\du_mem|s_memory~1140_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1141_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1141 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1141 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~385 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~385 .is_wysiwyg = "true";
defparam \du_mem|s_memory~385 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~353 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~353 .is_wysiwyg = "true";
defparam \du_mem|s_memory~353 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~321 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~321 .is_wysiwyg = "true";
defparam \du_mem|s_memory~321 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1142 (
// Equation(s):
// \du_mem|s_memory~1142_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~353_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~321_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~353_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~321_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1142_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1142 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1142 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~417 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~417 .is_wysiwyg = "true";
defparam \du_mem|s_memory~417 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1143 (
// Equation(s):
// \du_mem|s_memory~1143_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1142_combout  & ((\du_mem|s_memory~417_q ))) # (!\du_mem|s_memory~1142_combout  & (\du_mem|s_memory~385_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1142_combout ))))

	.dataa(\du_mem|s_memory~385_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1142_combout ),
	.datad(\du_mem|s_memory~417_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1143_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1143 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1143 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~225 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~225 .is_wysiwyg = "true";
defparam \du_mem|s_memory~225 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~257 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~257 .is_wysiwyg = "true";
defparam \du_mem|s_memory~257 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~193 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~193 .is_wysiwyg = "true";
defparam \du_mem|s_memory~193 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1144 (
// Equation(s):
// \du_mem|s_memory~1144_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~257_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~193_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~257_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~193_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1144_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1144 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1144 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~289 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~289 .is_wysiwyg = "true";
defparam \du_mem|s_memory~289 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1145 (
// Equation(s):
// \du_mem|s_memory~1145_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1144_combout  & ((\du_mem|s_memory~289_q ))) # (!\du_mem|s_memory~1144_combout  & (\du_mem|s_memory~225_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1144_combout ))))

	.dataa(\du_mem|s_memory~225_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1144_combout ),
	.datad(\du_mem|s_memory~289_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1145_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1145 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1145 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~129 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~129 .is_wysiwyg = "true";
defparam \du_mem|s_memory~129 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~97 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~97 .is_wysiwyg = "true";
defparam \du_mem|s_memory~97 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~65 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~65 .is_wysiwyg = "true";
defparam \du_mem|s_memory~65 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1146 (
// Equation(s):
// \du_mem|s_memory~1146_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~97_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~65_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~97_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~65_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1146_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1146 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1146 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~161 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~161 .is_wysiwyg = "true";
defparam \du_mem|s_memory~161 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1147 (
// Equation(s):
// \du_mem|s_memory~1147_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1146_combout  & ((\du_mem|s_memory~161_q ))) # (!\du_mem|s_memory~1146_combout  & (\du_mem|s_memory~129_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1146_combout ))))

	.dataa(\du_mem|s_memory~129_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1146_combout ),
	.datad(\du_mem|s_memory~161_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1147_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1147 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1147 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1148 (
// Equation(s):
// \du_mem|s_memory~1148_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1145_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1147_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1145_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1147_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1148_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1148 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1148 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~481 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~481 .is_wysiwyg = "true";
defparam \du_mem|s_memory~481 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~513 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~513 .is_wysiwyg = "true";
defparam \du_mem|s_memory~513 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~449 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~449 .is_wysiwyg = "true";
defparam \du_mem|s_memory~449 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1149 (
// Equation(s):
// \du_mem|s_memory~1149_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~513_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~449_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~513_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~449_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1149_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1149 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1149 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~545 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~545 .is_wysiwyg = "true";
defparam \du_mem|s_memory~545 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1150 (
// Equation(s):
// \du_mem|s_memory~1150_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1149_combout  & ((\du_mem|s_memory~545_q ))) # (!\du_mem|s_memory~1149_combout  & (\du_mem|s_memory~481_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1149_combout ))))

	.dataa(\du_mem|s_memory~481_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1149_combout ),
	.datad(\du_mem|s_memory~545_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1150_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1150 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1150 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1151 (
// Equation(s):
// \du_mem|s_memory~1151_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1148_combout  & ((\du_mem|s_memory~1150_combout ))) # (!\du_mem|s_memory~1148_combout  & (\du_mem|s_memory~1143_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1148_combout ))))

	.dataa(\du_mem|s_memory~1143_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1148_combout ),
	.datad(\du_mem|s_memory~1150_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1151_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1151 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1151 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~769 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~769 .is_wysiwyg = "true";
defparam \du_mem|s_memory~769 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~897 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~897 .is_wysiwyg = "true";
defparam \du_mem|s_memory~897 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~641 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~641 .is_wysiwyg = "true";
defparam \du_mem|s_memory~641 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1152 (
// Equation(s):
// \du_mem|s_memory~1152_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~897_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~641_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~897_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~641_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1152_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1152 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1152 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1025 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1025_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1025 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1025 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1153 (
// Equation(s):
// \du_mem|s_memory~1153_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1152_combout  & ((\du_mem|s_memory~1025_q ))) # (!\du_mem|s_memory~1152_combout  & (\du_mem|s_memory~769_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1152_combout ))))

	.dataa(\du_mem|s_memory~769_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1152_combout ),
	.datad(\du_mem|s_memory~1025_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1153_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1153 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1153 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~865 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~865 .is_wysiwyg = "true";
defparam \du_mem|s_memory~865 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~737 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~737 .is_wysiwyg = "true";
defparam \du_mem|s_memory~737 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~609 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~609 .is_wysiwyg = "true";
defparam \du_mem|s_memory~609 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1154 (
// Equation(s):
// \du_mem|s_memory~1154_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~737_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~609_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~737_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~609_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1154_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1154 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1154 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~993 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~993 .is_wysiwyg = "true";
defparam \du_mem|s_memory~993 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1155 (
// Equation(s):
// \du_mem|s_memory~1155_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1154_combout  & ((\du_mem|s_memory~993_q ))) # (!\du_mem|s_memory~1154_combout  & (\du_mem|s_memory~865_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1154_combout ))))

	.dataa(\du_mem|s_memory~865_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1154_combout ),
	.datad(\du_mem|s_memory~993_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1155_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1155 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1155 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~705 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~705 .is_wysiwyg = "true";
defparam \du_mem|s_memory~705 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~833 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~833 .is_wysiwyg = "true";
defparam \du_mem|s_memory~833 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~577 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~577 .is_wysiwyg = "true";
defparam \du_mem|s_memory~577 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1156 (
// Equation(s):
// \du_mem|s_memory~1156_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~833_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~577_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~833_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~577_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1156_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1156 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1156 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~961 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~961 .is_wysiwyg = "true";
defparam \du_mem|s_memory~961 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1157 (
// Equation(s):
// \du_mem|s_memory~1157_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1156_combout  & ((\du_mem|s_memory~961_q ))) # (!\du_mem|s_memory~1156_combout  & (\du_mem|s_memory~705_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1156_combout ))))

	.dataa(\du_mem|s_memory~705_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1156_combout ),
	.datad(\du_mem|s_memory~961_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1157_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1157 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1157 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1158 (
// Equation(s):
// \du_mem|s_memory~1158_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1155_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1157_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1155_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1157_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1158_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1158 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1158 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~929 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~929 .is_wysiwyg = "true";
defparam \du_mem|s_memory~929 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~801 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~801 .is_wysiwyg = "true";
defparam \du_mem|s_memory~801 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~673 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~673 .is_wysiwyg = "true";
defparam \du_mem|s_memory~673 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1159 (
// Equation(s):
// \du_mem|s_memory~1159_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~801_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~673_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~801_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~673_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1159_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1159 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1159 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1057 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1057_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1057 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1057 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1160 (
// Equation(s):
// \du_mem|s_memory~1160_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1159_combout  & ((\du_mem|s_memory~1057_q ))) # (!\du_mem|s_memory~1159_combout  & (\du_mem|s_memory~929_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1159_combout ))))

	.dataa(\du_mem|s_memory~929_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1159_combout ),
	.datad(\du_mem|s_memory~1057_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1160_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1160 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1160 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1161 (
// Equation(s):
// \du_mem|s_memory~1161_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1158_combout  & ((\du_mem|s_memory~1160_combout ))) # (!\du_mem|s_memory~1158_combout  & (\du_mem|s_memory~1153_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1158_combout ))))

	.dataa(\du_mem|s_memory~1153_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1158_combout ),
	.datad(\du_mem|s_memory~1160_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1161_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1161 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1161 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~256 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~256 .is_wysiwyg = "true";
defparam \du_mem|s_memory~256 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~224 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~224 .is_wysiwyg = "true";
defparam \du_mem|s_memory~224 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~192 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~192 .is_wysiwyg = "true";
defparam \du_mem|s_memory~192 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1162 (
// Equation(s):
// \du_mem|s_memory~1162_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~224_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~192_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~224_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~192_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1162_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1162 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1162 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~288 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~288 .is_wysiwyg = "true";
defparam \du_mem|s_memory~288 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1163 (
// Equation(s):
// \du_mem|s_memory~1163_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1162_combout  & ((\du_mem|s_memory~288_q ))) # (!\du_mem|s_memory~1162_combout  & (\du_mem|s_memory~256_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1162_combout ))))

	.dataa(\du_mem|s_memory~256_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1162_combout ),
	.datad(\du_mem|s_memory~288_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1163_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1163 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1163 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~352 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~352 .is_wysiwyg = "true";
defparam \du_mem|s_memory~352 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~384 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~384 .is_wysiwyg = "true";
defparam \du_mem|s_memory~384 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~320 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~320 .is_wysiwyg = "true";
defparam \du_mem|s_memory~320 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1164 (
// Equation(s):
// \du_mem|s_memory~1164_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~384_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~320_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~384_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~320_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1164_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1164 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1164 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~416 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~416 .is_wysiwyg = "true";
defparam \du_mem|s_memory~416 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1165 (
// Equation(s):
// \du_mem|s_memory~1165_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1164_combout  & ((\du_mem|s_memory~416_q ))) # (!\du_mem|s_memory~1164_combout  & (\du_mem|s_memory~352_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1164_combout ))))

	.dataa(\du_mem|s_memory~352_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1164_combout ),
	.datad(\du_mem|s_memory~416_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1165_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1165 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1165 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~96 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~96 .is_wysiwyg = "true";
defparam \du_mem|s_memory~96 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~128 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~128 .is_wysiwyg = "true";
defparam \du_mem|s_memory~128 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~64 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~64 .is_wysiwyg = "true";
defparam \du_mem|s_memory~64 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1166 (
// Equation(s):
// \du_mem|s_memory~1166_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~128_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~64_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~128_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~64_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1166_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1166 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1166 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~160 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~160 .is_wysiwyg = "true";
defparam \du_mem|s_memory~160 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1167 (
// Equation(s):
// \du_mem|s_memory~1167_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1166_combout  & ((\du_mem|s_memory~160_q ))) # (!\du_mem|s_memory~1166_combout  & (\du_mem|s_memory~96_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1166_combout ))))

	.dataa(\du_mem|s_memory~96_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1166_combout ),
	.datad(\du_mem|s_memory~160_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1167_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1167 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1167 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1168 (
// Equation(s):
// \du_mem|s_memory~1168_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1165_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1167_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1165_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1167_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1168_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1168 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1168 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~512 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~512 .is_wysiwyg = "true";
defparam \du_mem|s_memory~512 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~480 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~480 .is_wysiwyg = "true";
defparam \du_mem|s_memory~480 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~448 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~448 .is_wysiwyg = "true";
defparam \du_mem|s_memory~448 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1169 (
// Equation(s):
// \du_mem|s_memory~1169_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~480_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~448_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~480_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~448_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1169_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1169 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1169 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~544 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~544 .is_wysiwyg = "true";
defparam \du_mem|s_memory~544 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1170 (
// Equation(s):
// \du_mem|s_memory~1170_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1169_combout  & ((\du_mem|s_memory~544_q ))) # (!\du_mem|s_memory~1169_combout  & (\du_mem|s_memory~512_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1169_combout ))))

	.dataa(\du_mem|s_memory~512_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1169_combout ),
	.datad(\du_mem|s_memory~544_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1170_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1170 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1170 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1171 (
// Equation(s):
// \du_mem|s_memory~1171_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1168_combout  & ((\du_mem|s_memory~1170_combout ))) # (!\du_mem|s_memory~1168_combout  & (\du_mem|s_memory~1163_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1168_combout ))))

	.dataa(\du_mem|s_memory~1163_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1168_combout ),
	.datad(\du_mem|s_memory~1170_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1171_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1171 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1171 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~736 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~736 .is_wysiwyg = "true";
defparam \du_mem|s_memory~736 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~864 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~864 .is_wysiwyg = "true";
defparam \du_mem|s_memory~864 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~608 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~608 .is_wysiwyg = "true";
defparam \du_mem|s_memory~608 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1172 (
// Equation(s):
// \du_mem|s_memory~1172_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~864_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~608_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~864_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~608_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1172_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1172 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1172 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~992 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~992 .is_wysiwyg = "true";
defparam \du_mem|s_memory~992 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1173 (
// Equation(s):
// \du_mem|s_memory~1173_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1172_combout  & ((\du_mem|s_memory~992_q ))) # (!\du_mem|s_memory~1172_combout  & (\du_mem|s_memory~736_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1172_combout ))))

	.dataa(\du_mem|s_memory~736_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1172_combout ),
	.datad(\du_mem|s_memory~992_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1173_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1173 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1173 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~896 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~896 .is_wysiwyg = "true";
defparam \du_mem|s_memory~896 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~768 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~768 .is_wysiwyg = "true";
defparam \du_mem|s_memory~768 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~640 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~640 .is_wysiwyg = "true";
defparam \du_mem|s_memory~640 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1174 (
// Equation(s):
// \du_mem|s_memory~1174_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~768_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~640_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~768_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~640_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1174_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1174 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1174 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1024 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1024_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1024 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1024 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1175 (
// Equation(s):
// \du_mem|s_memory~1175_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1174_combout  & ((\du_mem|s_memory~1024_q ))) # (!\du_mem|s_memory~1174_combout  & (\du_mem|s_memory~896_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1174_combout ))))

	.dataa(\du_mem|s_memory~896_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1174_combout ),
	.datad(\du_mem|s_memory~1024_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1175_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1175 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1175 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~832 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~832 .is_wysiwyg = "true";
defparam \du_mem|s_memory~832 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~704 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~704 .is_wysiwyg = "true";
defparam \du_mem|s_memory~704 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~576 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~576 .is_wysiwyg = "true";
defparam \du_mem|s_memory~576 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1176 (
// Equation(s):
// \du_mem|s_memory~1176_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~704_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~576_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~704_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~576_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1176_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1176 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1176 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~960 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~960 .is_wysiwyg = "true";
defparam \du_mem|s_memory~960 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1177 (
// Equation(s):
// \du_mem|s_memory~1177_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1176_combout  & ((\du_mem|s_memory~960_q ))) # (!\du_mem|s_memory~1176_combout  & (\du_mem|s_memory~832_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1176_combout ))))

	.dataa(\du_mem|s_memory~832_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1176_combout ),
	.datad(\du_mem|s_memory~960_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1177_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1177 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1177 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1178 (
// Equation(s):
// \du_mem|s_memory~1178_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1175_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1177_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1175_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1177_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1178_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1178 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1178 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~800 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~800 .is_wysiwyg = "true";
defparam \du_mem|s_memory~800 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~928 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~928 .is_wysiwyg = "true";
defparam \du_mem|s_memory~928 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~672 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~672 .is_wysiwyg = "true";
defparam \du_mem|s_memory~672 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1179 (
// Equation(s):
// \du_mem|s_memory~1179_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~928_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~672_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~928_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~672_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1179_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1179 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1179 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1056 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1056_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1056 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1056 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1180 (
// Equation(s):
// \du_mem|s_memory~1180_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1179_combout  & ((\du_mem|s_memory~1056_q ))) # (!\du_mem|s_memory~1179_combout  & (\du_mem|s_memory~800_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1179_combout ))))

	.dataa(\du_mem|s_memory~800_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1179_combout ),
	.datad(\du_mem|s_memory~1056_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1180_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1180 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1180 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1181 (
// Equation(s):
// \du_mem|s_memory~1181_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1178_combout  & ((\du_mem|s_memory~1180_combout ))) # (!\du_mem|s_memory~1178_combout  & (\du_mem|s_memory~1173_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1178_combout ))))

	.dataa(\du_mem|s_memory~1173_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1178_combout ),
	.datad(\du_mem|s_memory~1180_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1181_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1181 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1181 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~383 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~383 .is_wysiwyg = "true";
defparam \du_mem|s_memory~383 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~351 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~351 .is_wysiwyg = "true";
defparam \du_mem|s_memory~351 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~319 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~319 .is_wysiwyg = "true";
defparam \du_mem|s_memory~319 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1182 (
// Equation(s):
// \du_mem|s_memory~1182_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~351_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~319_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~351_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~319_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1182_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1182 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1182 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~415 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~415 .is_wysiwyg = "true";
defparam \du_mem|s_memory~415 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1183 (
// Equation(s):
// \du_mem|s_memory~1183_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1182_combout  & ((\du_mem|s_memory~415_q ))) # (!\du_mem|s_memory~1182_combout  & (\du_mem|s_memory~383_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1182_combout ))))

	.dataa(\du_mem|s_memory~383_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1182_combout ),
	.datad(\du_mem|s_memory~415_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1183_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1183 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1183 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~223 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~223 .is_wysiwyg = "true";
defparam \du_mem|s_memory~223 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~255 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~255 .is_wysiwyg = "true";
defparam \du_mem|s_memory~255 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~191 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~191 .is_wysiwyg = "true";
defparam \du_mem|s_memory~191 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1184 (
// Equation(s):
// \du_mem|s_memory~1184_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~255_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~191_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~255_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~191_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1184_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1184 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1184 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~287 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~287 .is_wysiwyg = "true";
defparam \du_mem|s_memory~287 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1185 (
// Equation(s):
// \du_mem|s_memory~1185_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1184_combout  & ((\du_mem|s_memory~287_q ))) # (!\du_mem|s_memory~1184_combout  & (\du_mem|s_memory~223_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1184_combout ))))

	.dataa(\du_mem|s_memory~223_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1184_combout ),
	.datad(\du_mem|s_memory~287_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1185_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1185 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1185 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~127 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~127 .is_wysiwyg = "true";
defparam \du_mem|s_memory~127 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~95 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~95 .is_wysiwyg = "true";
defparam \du_mem|s_memory~95 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~63 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~63 .is_wysiwyg = "true";
defparam \du_mem|s_memory~63 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1186 (
// Equation(s):
// \du_mem|s_memory~1186_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~95_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~63_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~95_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~63_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1186_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1186 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1186 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~159 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~159 .is_wysiwyg = "true";
defparam \du_mem|s_memory~159 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1187 (
// Equation(s):
// \du_mem|s_memory~1187_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1186_combout  & ((\du_mem|s_memory~159_q ))) # (!\du_mem|s_memory~1186_combout  & (\du_mem|s_memory~127_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1186_combout ))))

	.dataa(\du_mem|s_memory~127_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1186_combout ),
	.datad(\du_mem|s_memory~159_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1187_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1187 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1187 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1188 (
// Equation(s):
// \du_mem|s_memory~1188_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1185_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1187_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1185_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1187_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1188_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1188 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1188 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~479 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~479 .is_wysiwyg = "true";
defparam \du_mem|s_memory~479 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~511 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~511 .is_wysiwyg = "true";
defparam \du_mem|s_memory~511 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~447 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~447 .is_wysiwyg = "true";
defparam \du_mem|s_memory~447 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1189 (
// Equation(s):
// \du_mem|s_memory~1189_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~511_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~447_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~511_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~447_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1189_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1189 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1189 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~543 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~543 .is_wysiwyg = "true";
defparam \du_mem|s_memory~543 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1190 (
// Equation(s):
// \du_mem|s_memory~1190_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1189_combout  & ((\du_mem|s_memory~543_q ))) # (!\du_mem|s_memory~1189_combout  & (\du_mem|s_memory~479_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1189_combout ))))

	.dataa(\du_mem|s_memory~479_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1189_combout ),
	.datad(\du_mem|s_memory~543_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1190_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1190 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1190 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1191 (
// Equation(s):
// \du_mem|s_memory~1191_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1188_combout  & ((\du_mem|s_memory~1190_combout ))) # (!\du_mem|s_memory~1188_combout  & (\du_mem|s_memory~1183_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1188_combout ))))

	.dataa(\du_mem|s_memory~1183_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1188_combout ),
	.datad(\du_mem|s_memory~1190_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1191_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1191 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1191 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~767 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~767 .is_wysiwyg = "true";
defparam \du_mem|s_memory~767 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~895 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~895 .is_wysiwyg = "true";
defparam \du_mem|s_memory~895 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~639 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~639 .is_wysiwyg = "true";
defparam \du_mem|s_memory~639 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1192 (
// Equation(s):
// \du_mem|s_memory~1192_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~895_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~639_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~895_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~639_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1192_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1192 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1192 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1023 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1023 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1023 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1193 (
// Equation(s):
// \du_mem|s_memory~1193_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1192_combout  & ((\du_mem|s_memory~1023_q ))) # (!\du_mem|s_memory~1192_combout  & (\du_mem|s_memory~767_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1192_combout ))))

	.dataa(\du_mem|s_memory~767_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1192_combout ),
	.datad(\du_mem|s_memory~1023_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1193_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1193 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1193 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~863 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~863 .is_wysiwyg = "true";
defparam \du_mem|s_memory~863 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~735 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~735 .is_wysiwyg = "true";
defparam \du_mem|s_memory~735 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~607 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~607 .is_wysiwyg = "true";
defparam \du_mem|s_memory~607 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1194 (
// Equation(s):
// \du_mem|s_memory~1194_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~735_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~607_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~735_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~607_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1194_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1194 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1194 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~991 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~991 .is_wysiwyg = "true";
defparam \du_mem|s_memory~991 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1195 (
// Equation(s):
// \du_mem|s_memory~1195_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1194_combout  & ((\du_mem|s_memory~991_q ))) # (!\du_mem|s_memory~1194_combout  & (\du_mem|s_memory~863_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1194_combout ))))

	.dataa(\du_mem|s_memory~863_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1194_combout ),
	.datad(\du_mem|s_memory~991_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1195_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1195 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1195 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~703 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~703 .is_wysiwyg = "true";
defparam \du_mem|s_memory~703 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~831 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~831 .is_wysiwyg = "true";
defparam \du_mem|s_memory~831 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~575 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~575 .is_wysiwyg = "true";
defparam \du_mem|s_memory~575 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1196 (
// Equation(s):
// \du_mem|s_memory~1196_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~831_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~575_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~831_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~575_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1196_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1196 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1196 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~959 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~959 .is_wysiwyg = "true";
defparam \du_mem|s_memory~959 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1197 (
// Equation(s):
// \du_mem|s_memory~1197_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1196_combout  & ((\du_mem|s_memory~959_q ))) # (!\du_mem|s_memory~1196_combout  & (\du_mem|s_memory~703_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1196_combout ))))

	.dataa(\du_mem|s_memory~703_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1196_combout ),
	.datad(\du_mem|s_memory~959_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1197_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1197 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1197 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1198 (
// Equation(s):
// \du_mem|s_memory~1198_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1195_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1197_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1195_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1197_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1198_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1198 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1198 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~927 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~927 .is_wysiwyg = "true";
defparam \du_mem|s_memory~927 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~799 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~799 .is_wysiwyg = "true";
defparam \du_mem|s_memory~799 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~671 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~671 .is_wysiwyg = "true";
defparam \du_mem|s_memory~671 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1199 (
// Equation(s):
// \du_mem|s_memory~1199_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~799_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~671_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~799_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~671_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1199_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1199 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1199 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1055 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1055_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1055 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1055 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1200 (
// Equation(s):
// \du_mem|s_memory~1200_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1199_combout  & ((\du_mem|s_memory~1055_q ))) # (!\du_mem|s_memory~1199_combout  & (\du_mem|s_memory~927_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1199_combout ))))

	.dataa(\du_mem|s_memory~927_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1199_combout ),
	.datad(\du_mem|s_memory~1055_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1200_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1200 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1200 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1201 (
// Equation(s):
// \du_mem|s_memory~1201_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1198_combout  & ((\du_mem|s_memory~1200_combout ))) # (!\du_mem|s_memory~1198_combout  & (\du_mem|s_memory~1193_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1198_combout ))))

	.dataa(\du_mem|s_memory~1193_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1198_combout ),
	.datad(\du_mem|s_memory~1200_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1201_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1201 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1201 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~254 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~254 .is_wysiwyg = "true";
defparam \du_mem|s_memory~254 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~222 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~222 .is_wysiwyg = "true";
defparam \du_mem|s_memory~222 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~190 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~190 .is_wysiwyg = "true";
defparam \du_mem|s_memory~190 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1202 (
// Equation(s):
// \du_mem|s_memory~1202_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~222_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~190_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~222_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~190_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1202_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1202 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1202 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~286 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~286 .is_wysiwyg = "true";
defparam \du_mem|s_memory~286 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1203 (
// Equation(s):
// \du_mem|s_memory~1203_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1202_combout  & ((\du_mem|s_memory~286_q ))) # (!\du_mem|s_memory~1202_combout  & (\du_mem|s_memory~254_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1202_combout ))))

	.dataa(\du_mem|s_memory~254_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1202_combout ),
	.datad(\du_mem|s_memory~286_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1203_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1203 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1203 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~350 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~350 .is_wysiwyg = "true";
defparam \du_mem|s_memory~350 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~382 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~382 .is_wysiwyg = "true";
defparam \du_mem|s_memory~382 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~318 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~318 .is_wysiwyg = "true";
defparam \du_mem|s_memory~318 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1204 (
// Equation(s):
// \du_mem|s_memory~1204_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~382_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~318_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~382_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~318_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1204_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1204 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1204 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~414 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~414 .is_wysiwyg = "true";
defparam \du_mem|s_memory~414 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1205 (
// Equation(s):
// \du_mem|s_memory~1205_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1204_combout  & ((\du_mem|s_memory~414_q ))) # (!\du_mem|s_memory~1204_combout  & (\du_mem|s_memory~350_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1204_combout ))))

	.dataa(\du_mem|s_memory~350_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1204_combout ),
	.datad(\du_mem|s_memory~414_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1205_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1205 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1205 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~94 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~94 .is_wysiwyg = "true";
defparam \du_mem|s_memory~94 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~126 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~126 .is_wysiwyg = "true";
defparam \du_mem|s_memory~126 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~62 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~62 .is_wysiwyg = "true";
defparam \du_mem|s_memory~62 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1206 (
// Equation(s):
// \du_mem|s_memory~1206_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~126_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~62_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~126_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~62_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1206_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1206 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1206 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~158 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~158 .is_wysiwyg = "true";
defparam \du_mem|s_memory~158 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1207 (
// Equation(s):
// \du_mem|s_memory~1207_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1206_combout  & ((\du_mem|s_memory~158_q ))) # (!\du_mem|s_memory~1206_combout  & (\du_mem|s_memory~94_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1206_combout ))))

	.dataa(\du_mem|s_memory~94_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1206_combout ),
	.datad(\du_mem|s_memory~158_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1207_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1207 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1207 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1208 (
// Equation(s):
// \du_mem|s_memory~1208_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1205_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1207_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1205_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1207_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1208_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1208 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1208 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~510 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~510 .is_wysiwyg = "true";
defparam \du_mem|s_memory~510 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~478 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~478 .is_wysiwyg = "true";
defparam \du_mem|s_memory~478 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~446 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~446 .is_wysiwyg = "true";
defparam \du_mem|s_memory~446 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1209 (
// Equation(s):
// \du_mem|s_memory~1209_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~478_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~446_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~478_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~446_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1209_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1209 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1209 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~542 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~542 .is_wysiwyg = "true";
defparam \du_mem|s_memory~542 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1210 (
// Equation(s):
// \du_mem|s_memory~1210_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1209_combout  & ((\du_mem|s_memory~542_q ))) # (!\du_mem|s_memory~1209_combout  & (\du_mem|s_memory~510_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1209_combout ))))

	.dataa(\du_mem|s_memory~510_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1209_combout ),
	.datad(\du_mem|s_memory~542_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1210_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1210 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1210 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1211 (
// Equation(s):
// \du_mem|s_memory~1211_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1208_combout  & ((\du_mem|s_memory~1210_combout ))) # (!\du_mem|s_memory~1208_combout  & (\du_mem|s_memory~1203_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1208_combout ))))

	.dataa(\du_mem|s_memory~1203_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1208_combout ),
	.datad(\du_mem|s_memory~1210_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1211_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1211 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1211 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~734 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~734 .is_wysiwyg = "true";
defparam \du_mem|s_memory~734 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~862 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~862 .is_wysiwyg = "true";
defparam \du_mem|s_memory~862 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~606 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~606 .is_wysiwyg = "true";
defparam \du_mem|s_memory~606 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1212 (
// Equation(s):
// \du_mem|s_memory~1212_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~862_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~606_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~862_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~606_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1212_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1212 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1212 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~990 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~990 .is_wysiwyg = "true";
defparam \du_mem|s_memory~990 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1213 (
// Equation(s):
// \du_mem|s_memory~1213_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1212_combout  & ((\du_mem|s_memory~990_q ))) # (!\du_mem|s_memory~1212_combout  & (\du_mem|s_memory~734_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1212_combout ))))

	.dataa(\du_mem|s_memory~734_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1212_combout ),
	.datad(\du_mem|s_memory~990_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1213_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1213 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1213 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~894 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~894 .is_wysiwyg = "true";
defparam \du_mem|s_memory~894 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~766 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~766 .is_wysiwyg = "true";
defparam \du_mem|s_memory~766 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~638 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~638 .is_wysiwyg = "true";
defparam \du_mem|s_memory~638 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1214 (
// Equation(s):
// \du_mem|s_memory~1214_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~766_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~638_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~766_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~638_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1214_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1214 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1214 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1022 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1022 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1022 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1215 (
// Equation(s):
// \du_mem|s_memory~1215_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1214_combout  & ((\du_mem|s_memory~1022_q ))) # (!\du_mem|s_memory~1214_combout  & (\du_mem|s_memory~894_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1214_combout ))))

	.dataa(\du_mem|s_memory~894_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1214_combout ),
	.datad(\du_mem|s_memory~1022_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1215_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1215 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1215 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~830 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~830 .is_wysiwyg = "true";
defparam \du_mem|s_memory~830 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~702 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~702 .is_wysiwyg = "true";
defparam \du_mem|s_memory~702 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~574 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~574 .is_wysiwyg = "true";
defparam \du_mem|s_memory~574 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1216 (
// Equation(s):
// \du_mem|s_memory~1216_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~702_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~574_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~702_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~574_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1216_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1216 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1216 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~958 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~958 .is_wysiwyg = "true";
defparam \du_mem|s_memory~958 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1217 (
// Equation(s):
// \du_mem|s_memory~1217_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1216_combout  & ((\du_mem|s_memory~958_q ))) # (!\du_mem|s_memory~1216_combout  & (\du_mem|s_memory~830_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1216_combout ))))

	.dataa(\du_mem|s_memory~830_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1216_combout ),
	.datad(\du_mem|s_memory~958_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1217_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1217 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1217 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1218 (
// Equation(s):
// \du_mem|s_memory~1218_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1215_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1217_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1215_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1217_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1218_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1218 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1218 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~798 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~798 .is_wysiwyg = "true";
defparam \du_mem|s_memory~798 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~926 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~926 .is_wysiwyg = "true";
defparam \du_mem|s_memory~926 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~670 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~670 .is_wysiwyg = "true";
defparam \du_mem|s_memory~670 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1219 (
// Equation(s):
// \du_mem|s_memory~1219_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~926_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~670_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~926_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~670_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1219_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1219 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1219 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1054 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1054_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1054 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1054 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1220 (
// Equation(s):
// \du_mem|s_memory~1220_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1219_combout  & ((\du_mem|s_memory~1054_q ))) # (!\du_mem|s_memory~1219_combout  & (\du_mem|s_memory~798_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1219_combout ))))

	.dataa(\du_mem|s_memory~798_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1219_combout ),
	.datad(\du_mem|s_memory~1054_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1220_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1220 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1220 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1221 (
// Equation(s):
// \du_mem|s_memory~1221_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1218_combout  & ((\du_mem|s_memory~1220_combout ))) # (!\du_mem|s_memory~1218_combout  & (\du_mem|s_memory~1213_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1218_combout ))))

	.dataa(\du_mem|s_memory~1213_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1218_combout ),
	.datad(\du_mem|s_memory~1220_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1221_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1221 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1221 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~381 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~381 .is_wysiwyg = "true";
defparam \du_mem|s_memory~381 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~349 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~349 .is_wysiwyg = "true";
defparam \du_mem|s_memory~349 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~317 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~317 .is_wysiwyg = "true";
defparam \du_mem|s_memory~317 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1222 (
// Equation(s):
// \du_mem|s_memory~1222_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~349_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~317_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~349_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~317_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1222_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1222 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1222 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~413 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~413 .is_wysiwyg = "true";
defparam \du_mem|s_memory~413 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1223 (
// Equation(s):
// \du_mem|s_memory~1223_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1222_combout  & ((\du_mem|s_memory~413_q ))) # (!\du_mem|s_memory~1222_combout  & (\du_mem|s_memory~381_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1222_combout ))))

	.dataa(\du_mem|s_memory~381_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1222_combout ),
	.datad(\du_mem|s_memory~413_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1223_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1223 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1223 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~221 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~221 .is_wysiwyg = "true";
defparam \du_mem|s_memory~221 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~253 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~253 .is_wysiwyg = "true";
defparam \du_mem|s_memory~253 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~189 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~189 .is_wysiwyg = "true";
defparam \du_mem|s_memory~189 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1224 (
// Equation(s):
// \du_mem|s_memory~1224_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~253_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~189_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~253_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~189_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1224_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1224 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1224 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~285 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~285 .is_wysiwyg = "true";
defparam \du_mem|s_memory~285 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1225 (
// Equation(s):
// \du_mem|s_memory~1225_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1224_combout  & ((\du_mem|s_memory~285_q ))) # (!\du_mem|s_memory~1224_combout  & (\du_mem|s_memory~221_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1224_combout ))))

	.dataa(\du_mem|s_memory~221_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1224_combout ),
	.datad(\du_mem|s_memory~285_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1225_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1225 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1225 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~125 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~125 .is_wysiwyg = "true";
defparam \du_mem|s_memory~125 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~93 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~93 .is_wysiwyg = "true";
defparam \du_mem|s_memory~93 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~61 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~61 .is_wysiwyg = "true";
defparam \du_mem|s_memory~61 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1226 (
// Equation(s):
// \du_mem|s_memory~1226_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~93_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~61_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~93_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~61_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1226_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1226 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1226 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~157 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~157 .is_wysiwyg = "true";
defparam \du_mem|s_memory~157 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1227 (
// Equation(s):
// \du_mem|s_memory~1227_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1226_combout  & ((\du_mem|s_memory~157_q ))) # (!\du_mem|s_memory~1226_combout  & (\du_mem|s_memory~125_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1226_combout ))))

	.dataa(\du_mem|s_memory~125_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1226_combout ),
	.datad(\du_mem|s_memory~157_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1227_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1227 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1227 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1228 (
// Equation(s):
// \du_mem|s_memory~1228_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1225_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1227_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1225_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1227_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1228_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1228 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1228 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~477 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~477 .is_wysiwyg = "true";
defparam \du_mem|s_memory~477 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~509 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~509 .is_wysiwyg = "true";
defparam \du_mem|s_memory~509 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~445 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~445 .is_wysiwyg = "true";
defparam \du_mem|s_memory~445 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1229 (
// Equation(s):
// \du_mem|s_memory~1229_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~509_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~445_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~509_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~445_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1229_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1229 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1229 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~541 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~541 .is_wysiwyg = "true";
defparam \du_mem|s_memory~541 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1230 (
// Equation(s):
// \du_mem|s_memory~1230_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1229_combout  & ((\du_mem|s_memory~541_q ))) # (!\du_mem|s_memory~1229_combout  & (\du_mem|s_memory~477_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1229_combout ))))

	.dataa(\du_mem|s_memory~477_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1229_combout ),
	.datad(\du_mem|s_memory~541_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1230_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1230 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1230 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1231 (
// Equation(s):
// \du_mem|s_memory~1231_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1228_combout  & ((\du_mem|s_memory~1230_combout ))) # (!\du_mem|s_memory~1228_combout  & (\du_mem|s_memory~1223_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1228_combout ))))

	.dataa(\du_mem|s_memory~1223_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1228_combout ),
	.datad(\du_mem|s_memory~1230_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1231_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1231 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1231 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~765 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~765 .is_wysiwyg = "true";
defparam \du_mem|s_memory~765 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~893 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~893 .is_wysiwyg = "true";
defparam \du_mem|s_memory~893 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~637 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~637 .is_wysiwyg = "true";
defparam \du_mem|s_memory~637 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1232 (
// Equation(s):
// \du_mem|s_memory~1232_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~893_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~637_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~893_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~637_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1232_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1232 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1232 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1021 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1021 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1021 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1233 (
// Equation(s):
// \du_mem|s_memory~1233_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1232_combout  & ((\du_mem|s_memory~1021_q ))) # (!\du_mem|s_memory~1232_combout  & (\du_mem|s_memory~765_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1232_combout ))))

	.dataa(\du_mem|s_memory~765_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1232_combout ),
	.datad(\du_mem|s_memory~1021_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1233_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1233 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1233 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~861 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~861 .is_wysiwyg = "true";
defparam \du_mem|s_memory~861 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~733 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~733 .is_wysiwyg = "true";
defparam \du_mem|s_memory~733 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~605 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~605 .is_wysiwyg = "true";
defparam \du_mem|s_memory~605 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1234 (
// Equation(s):
// \du_mem|s_memory~1234_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~733_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~605_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~733_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~605_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1234_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1234 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1234 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~989 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~989 .is_wysiwyg = "true";
defparam \du_mem|s_memory~989 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1235 (
// Equation(s):
// \du_mem|s_memory~1235_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1234_combout  & ((\du_mem|s_memory~989_q ))) # (!\du_mem|s_memory~1234_combout  & (\du_mem|s_memory~861_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1234_combout ))))

	.dataa(\du_mem|s_memory~861_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1234_combout ),
	.datad(\du_mem|s_memory~989_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1235_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1235 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1235 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~701 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~701 .is_wysiwyg = "true";
defparam \du_mem|s_memory~701 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~829 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~829 .is_wysiwyg = "true";
defparam \du_mem|s_memory~829 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~573 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~573 .is_wysiwyg = "true";
defparam \du_mem|s_memory~573 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1236 (
// Equation(s):
// \du_mem|s_memory~1236_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~829_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~573_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~829_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~573_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1236_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1236 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1236 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~957 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~957 .is_wysiwyg = "true";
defparam \du_mem|s_memory~957 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1237 (
// Equation(s):
// \du_mem|s_memory~1237_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1236_combout  & ((\du_mem|s_memory~957_q ))) # (!\du_mem|s_memory~1236_combout  & (\du_mem|s_memory~701_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1236_combout ))))

	.dataa(\du_mem|s_memory~701_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1236_combout ),
	.datad(\du_mem|s_memory~957_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1237_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1237 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1237 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1238 (
// Equation(s):
// \du_mem|s_memory~1238_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1235_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1237_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1235_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1237_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1238_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1238 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1238 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~925 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~925 .is_wysiwyg = "true";
defparam \du_mem|s_memory~925 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~797 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~797 .is_wysiwyg = "true";
defparam \du_mem|s_memory~797 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~669 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~669 .is_wysiwyg = "true";
defparam \du_mem|s_memory~669 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1239 (
// Equation(s):
// \du_mem|s_memory~1239_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~797_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~669_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~797_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~669_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1239_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1239 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1239 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1053 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1053_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1053 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1053 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1240 (
// Equation(s):
// \du_mem|s_memory~1240_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1239_combout  & ((\du_mem|s_memory~1053_q ))) # (!\du_mem|s_memory~1239_combout  & (\du_mem|s_memory~925_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1239_combout ))))

	.dataa(\du_mem|s_memory~925_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1239_combout ),
	.datad(\du_mem|s_memory~1053_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1240_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1240 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1240 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1241 (
// Equation(s):
// \du_mem|s_memory~1241_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1238_combout  & ((\du_mem|s_memory~1240_combout ))) # (!\du_mem|s_memory~1238_combout  & (\du_mem|s_memory~1233_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1238_combout ))))

	.dataa(\du_mem|s_memory~1233_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1238_combout ),
	.datad(\du_mem|s_memory~1240_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1241_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1241 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1241 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~252 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~252 .is_wysiwyg = "true";
defparam \du_mem|s_memory~252 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~220 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~220 .is_wysiwyg = "true";
defparam \du_mem|s_memory~220 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~188 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~188 .is_wysiwyg = "true";
defparam \du_mem|s_memory~188 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1242 (
// Equation(s):
// \du_mem|s_memory~1242_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~220_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~188_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~220_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~188_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1242_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1242 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1242 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~284 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~284 .is_wysiwyg = "true";
defparam \du_mem|s_memory~284 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1243 (
// Equation(s):
// \du_mem|s_memory~1243_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1242_combout  & ((\du_mem|s_memory~284_q ))) # (!\du_mem|s_memory~1242_combout  & (\du_mem|s_memory~252_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1242_combout ))))

	.dataa(\du_mem|s_memory~252_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1242_combout ),
	.datad(\du_mem|s_memory~284_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1243_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1243 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1243 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~348 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~348 .is_wysiwyg = "true";
defparam \du_mem|s_memory~348 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~380 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~380 .is_wysiwyg = "true";
defparam \du_mem|s_memory~380 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~316 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~316 .is_wysiwyg = "true";
defparam \du_mem|s_memory~316 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1244 (
// Equation(s):
// \du_mem|s_memory~1244_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~380_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~316_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~380_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~316_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1244_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1244 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1244 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~412 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~412 .is_wysiwyg = "true";
defparam \du_mem|s_memory~412 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1245 (
// Equation(s):
// \du_mem|s_memory~1245_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1244_combout  & ((\du_mem|s_memory~412_q ))) # (!\du_mem|s_memory~1244_combout  & (\du_mem|s_memory~348_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1244_combout ))))

	.dataa(\du_mem|s_memory~348_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1244_combout ),
	.datad(\du_mem|s_memory~412_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1245_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1245 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1245 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~92 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~92 .is_wysiwyg = "true";
defparam \du_mem|s_memory~92 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~124 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~124 .is_wysiwyg = "true";
defparam \du_mem|s_memory~124 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~60 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~60 .is_wysiwyg = "true";
defparam \du_mem|s_memory~60 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1246 (
// Equation(s):
// \du_mem|s_memory~1246_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~124_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~60_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~124_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~60_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1246_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1246 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1246 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~156 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~156 .is_wysiwyg = "true";
defparam \du_mem|s_memory~156 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1247 (
// Equation(s):
// \du_mem|s_memory~1247_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1246_combout  & ((\du_mem|s_memory~156_q ))) # (!\du_mem|s_memory~1246_combout  & (\du_mem|s_memory~92_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1246_combout ))))

	.dataa(\du_mem|s_memory~92_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1246_combout ),
	.datad(\du_mem|s_memory~156_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1247_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1247 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1247 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1248 (
// Equation(s):
// \du_mem|s_memory~1248_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1245_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1247_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1245_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1247_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1248_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1248 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1248 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~508 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~508 .is_wysiwyg = "true";
defparam \du_mem|s_memory~508 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~476 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~476 .is_wysiwyg = "true";
defparam \du_mem|s_memory~476 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~444 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~444 .is_wysiwyg = "true";
defparam \du_mem|s_memory~444 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1249 (
// Equation(s):
// \du_mem|s_memory~1249_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~476_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~444_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~476_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~444_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1249_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1249 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1249 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~540 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~540 .is_wysiwyg = "true";
defparam \du_mem|s_memory~540 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1250 (
// Equation(s):
// \du_mem|s_memory~1250_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1249_combout  & ((\du_mem|s_memory~540_q ))) # (!\du_mem|s_memory~1249_combout  & (\du_mem|s_memory~508_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1249_combout ))))

	.dataa(\du_mem|s_memory~508_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1249_combout ),
	.datad(\du_mem|s_memory~540_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1250_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1250 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1250 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1251 (
// Equation(s):
// \du_mem|s_memory~1251_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1248_combout  & ((\du_mem|s_memory~1250_combout ))) # (!\du_mem|s_memory~1248_combout  & (\du_mem|s_memory~1243_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1248_combout ))))

	.dataa(\du_mem|s_memory~1243_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1248_combout ),
	.datad(\du_mem|s_memory~1250_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1251_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1251 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1251 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~732 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~732 .is_wysiwyg = "true";
defparam \du_mem|s_memory~732 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~860 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~860 .is_wysiwyg = "true";
defparam \du_mem|s_memory~860 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~604 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~604 .is_wysiwyg = "true";
defparam \du_mem|s_memory~604 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1252 (
// Equation(s):
// \du_mem|s_memory~1252_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~860_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~604_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~860_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~604_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1252_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1252 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1252 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~988 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~988 .is_wysiwyg = "true";
defparam \du_mem|s_memory~988 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1253 (
// Equation(s):
// \du_mem|s_memory~1253_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1252_combout  & ((\du_mem|s_memory~988_q ))) # (!\du_mem|s_memory~1252_combout  & (\du_mem|s_memory~732_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1252_combout ))))

	.dataa(\du_mem|s_memory~732_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1252_combout ),
	.datad(\du_mem|s_memory~988_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1253_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1253 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1253 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~892 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~892 .is_wysiwyg = "true";
defparam \du_mem|s_memory~892 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~764 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~764 .is_wysiwyg = "true";
defparam \du_mem|s_memory~764 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~636 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~636 .is_wysiwyg = "true";
defparam \du_mem|s_memory~636 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1254 (
// Equation(s):
// \du_mem|s_memory~1254_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~764_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~636_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~764_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~636_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1254_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1254 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1254 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1020 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1020 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1020 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1255 (
// Equation(s):
// \du_mem|s_memory~1255_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1254_combout  & ((\du_mem|s_memory~1020_q ))) # (!\du_mem|s_memory~1254_combout  & (\du_mem|s_memory~892_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1254_combout ))))

	.dataa(\du_mem|s_memory~892_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1254_combout ),
	.datad(\du_mem|s_memory~1020_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1255_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1255 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1255 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~828 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~828 .is_wysiwyg = "true";
defparam \du_mem|s_memory~828 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~700 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~700 .is_wysiwyg = "true";
defparam \du_mem|s_memory~700 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~572 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~572 .is_wysiwyg = "true";
defparam \du_mem|s_memory~572 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1256 (
// Equation(s):
// \du_mem|s_memory~1256_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~700_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~572_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~700_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~572_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1256_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1256 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1256 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~956 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~956 .is_wysiwyg = "true";
defparam \du_mem|s_memory~956 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1257 (
// Equation(s):
// \du_mem|s_memory~1257_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1256_combout  & ((\du_mem|s_memory~956_q ))) # (!\du_mem|s_memory~1256_combout  & (\du_mem|s_memory~828_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1256_combout ))))

	.dataa(\du_mem|s_memory~828_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1256_combout ),
	.datad(\du_mem|s_memory~956_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1257_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1257 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1257 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1258 (
// Equation(s):
// \du_mem|s_memory~1258_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1255_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1257_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1255_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1257_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1258_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1258 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1258 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~796 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~796 .is_wysiwyg = "true";
defparam \du_mem|s_memory~796 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~924 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~924 .is_wysiwyg = "true";
defparam \du_mem|s_memory~924 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~668 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~668 .is_wysiwyg = "true";
defparam \du_mem|s_memory~668 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1259 (
// Equation(s):
// \du_mem|s_memory~1259_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~924_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~668_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~924_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~668_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1259_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1259 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1259 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1052 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1052_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1052 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1052 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1260 (
// Equation(s):
// \du_mem|s_memory~1260_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1259_combout  & ((\du_mem|s_memory~1052_q ))) # (!\du_mem|s_memory~1259_combout  & (\du_mem|s_memory~796_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1259_combout ))))

	.dataa(\du_mem|s_memory~796_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1259_combout ),
	.datad(\du_mem|s_memory~1052_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1260_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1260 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1260 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1261 (
// Equation(s):
// \du_mem|s_memory~1261_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1258_combout  & ((\du_mem|s_memory~1260_combout ))) # (!\du_mem|s_memory~1258_combout  & (\du_mem|s_memory~1253_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1258_combout ))))

	.dataa(\du_mem|s_memory~1253_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1258_combout ),
	.datad(\du_mem|s_memory~1260_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1261_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1261 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1261 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~379 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~379 .is_wysiwyg = "true";
defparam \du_mem|s_memory~379 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~347 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~347 .is_wysiwyg = "true";
defparam \du_mem|s_memory~347 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~315 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~315 .is_wysiwyg = "true";
defparam \du_mem|s_memory~315 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1262 (
// Equation(s):
// \du_mem|s_memory~1262_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~347_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~315_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~347_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~315_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1262_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1262 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1262 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~411 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~411 .is_wysiwyg = "true";
defparam \du_mem|s_memory~411 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1263 (
// Equation(s):
// \du_mem|s_memory~1263_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1262_combout  & ((\du_mem|s_memory~411_q ))) # (!\du_mem|s_memory~1262_combout  & (\du_mem|s_memory~379_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1262_combout ))))

	.dataa(\du_mem|s_memory~379_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1262_combout ),
	.datad(\du_mem|s_memory~411_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1263_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1263 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1263 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~219 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~219 .is_wysiwyg = "true";
defparam \du_mem|s_memory~219 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~251 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~251 .is_wysiwyg = "true";
defparam \du_mem|s_memory~251 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~187 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~187 .is_wysiwyg = "true";
defparam \du_mem|s_memory~187 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1264 (
// Equation(s):
// \du_mem|s_memory~1264_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~251_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~187_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~251_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~187_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1264_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1264 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1264 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~283 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~283 .is_wysiwyg = "true";
defparam \du_mem|s_memory~283 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1265 (
// Equation(s):
// \du_mem|s_memory~1265_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1264_combout  & ((\du_mem|s_memory~283_q ))) # (!\du_mem|s_memory~1264_combout  & (\du_mem|s_memory~219_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1264_combout ))))

	.dataa(\du_mem|s_memory~219_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1264_combout ),
	.datad(\du_mem|s_memory~283_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1265_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1265 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1265 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~123 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~123 .is_wysiwyg = "true";
defparam \du_mem|s_memory~123 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~91 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~91 .is_wysiwyg = "true";
defparam \du_mem|s_memory~91 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~59 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~59 .is_wysiwyg = "true";
defparam \du_mem|s_memory~59 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1266 (
// Equation(s):
// \du_mem|s_memory~1266_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~91_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~59_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~91_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~59_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1266_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1266 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1266 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~155 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~155 .is_wysiwyg = "true";
defparam \du_mem|s_memory~155 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1267 (
// Equation(s):
// \du_mem|s_memory~1267_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1266_combout  & ((\du_mem|s_memory~155_q ))) # (!\du_mem|s_memory~1266_combout  & (\du_mem|s_memory~123_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1266_combout ))))

	.dataa(\du_mem|s_memory~123_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1266_combout ),
	.datad(\du_mem|s_memory~155_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1267_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1267 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1267 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1268 (
// Equation(s):
// \du_mem|s_memory~1268_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1265_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1267_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1265_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1267_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1268_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1268 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1268 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~475 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~475 .is_wysiwyg = "true";
defparam \du_mem|s_memory~475 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~507 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~507 .is_wysiwyg = "true";
defparam \du_mem|s_memory~507 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~443 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~443 .is_wysiwyg = "true";
defparam \du_mem|s_memory~443 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1269 (
// Equation(s):
// \du_mem|s_memory~1269_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~507_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~443_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~507_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~443_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1269_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1269 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1269 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~539 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~539 .is_wysiwyg = "true";
defparam \du_mem|s_memory~539 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1270 (
// Equation(s):
// \du_mem|s_memory~1270_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1269_combout  & ((\du_mem|s_memory~539_q ))) # (!\du_mem|s_memory~1269_combout  & (\du_mem|s_memory~475_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1269_combout ))))

	.dataa(\du_mem|s_memory~475_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1269_combout ),
	.datad(\du_mem|s_memory~539_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1270_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1270 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1270 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1271 (
// Equation(s):
// \du_mem|s_memory~1271_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1268_combout  & ((\du_mem|s_memory~1270_combout ))) # (!\du_mem|s_memory~1268_combout  & (\du_mem|s_memory~1263_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1268_combout ))))

	.dataa(\du_mem|s_memory~1263_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1268_combout ),
	.datad(\du_mem|s_memory~1270_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1271_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1271 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1271 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~763 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~763 .is_wysiwyg = "true";
defparam \du_mem|s_memory~763 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~891 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~891 .is_wysiwyg = "true";
defparam \du_mem|s_memory~891 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~635 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~635 .is_wysiwyg = "true";
defparam \du_mem|s_memory~635 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1272 (
// Equation(s):
// \du_mem|s_memory~1272_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~891_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~635_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~891_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~635_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1272_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1272 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1272 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1019 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1019 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1019 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1273 (
// Equation(s):
// \du_mem|s_memory~1273_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1272_combout  & ((\du_mem|s_memory~1019_q ))) # (!\du_mem|s_memory~1272_combout  & (\du_mem|s_memory~763_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1272_combout ))))

	.dataa(\du_mem|s_memory~763_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1272_combout ),
	.datad(\du_mem|s_memory~1019_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1273_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1273 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1273 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~859 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~859 .is_wysiwyg = "true";
defparam \du_mem|s_memory~859 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~731 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~731 .is_wysiwyg = "true";
defparam \du_mem|s_memory~731 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~603 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~603 .is_wysiwyg = "true";
defparam \du_mem|s_memory~603 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1274 (
// Equation(s):
// \du_mem|s_memory~1274_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~731_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~603_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~731_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~603_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1274_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1274 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1274 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~987 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~987 .is_wysiwyg = "true";
defparam \du_mem|s_memory~987 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1275 (
// Equation(s):
// \du_mem|s_memory~1275_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1274_combout  & ((\du_mem|s_memory~987_q ))) # (!\du_mem|s_memory~1274_combout  & (\du_mem|s_memory~859_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1274_combout ))))

	.dataa(\du_mem|s_memory~859_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1274_combout ),
	.datad(\du_mem|s_memory~987_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1275_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1275 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1275 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~699 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~699 .is_wysiwyg = "true";
defparam \du_mem|s_memory~699 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~827 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~827 .is_wysiwyg = "true";
defparam \du_mem|s_memory~827 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~571 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~571 .is_wysiwyg = "true";
defparam \du_mem|s_memory~571 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1276 (
// Equation(s):
// \du_mem|s_memory~1276_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~827_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~571_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~827_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~571_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1276_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1276 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1276 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~955 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~955 .is_wysiwyg = "true";
defparam \du_mem|s_memory~955 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1277 (
// Equation(s):
// \du_mem|s_memory~1277_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1276_combout  & ((\du_mem|s_memory~955_q ))) # (!\du_mem|s_memory~1276_combout  & (\du_mem|s_memory~699_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1276_combout ))))

	.dataa(\du_mem|s_memory~699_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1276_combout ),
	.datad(\du_mem|s_memory~955_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1277_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1277 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1277 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1278 (
// Equation(s):
// \du_mem|s_memory~1278_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1275_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1277_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1275_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1277_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1278_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1278 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1278 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~923 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~923 .is_wysiwyg = "true";
defparam \du_mem|s_memory~923 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~795 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~795 .is_wysiwyg = "true";
defparam \du_mem|s_memory~795 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~667 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~667 .is_wysiwyg = "true";
defparam \du_mem|s_memory~667 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1279 (
// Equation(s):
// \du_mem|s_memory~1279_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~795_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~667_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~795_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~667_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1279_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1279 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1279 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1051 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1051_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1051 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1051 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1280 (
// Equation(s):
// \du_mem|s_memory~1280_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1279_combout  & ((\du_mem|s_memory~1051_q ))) # (!\du_mem|s_memory~1279_combout  & (\du_mem|s_memory~923_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1279_combout ))))

	.dataa(\du_mem|s_memory~923_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1279_combout ),
	.datad(\du_mem|s_memory~1051_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1280_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1280 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1280 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1281 (
// Equation(s):
// \du_mem|s_memory~1281_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1278_combout  & ((\du_mem|s_memory~1280_combout ))) # (!\du_mem|s_memory~1278_combout  & (\du_mem|s_memory~1273_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1278_combout ))))

	.dataa(\du_mem|s_memory~1273_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1278_combout ),
	.datad(\du_mem|s_memory~1280_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1281_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1281 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1281 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~250 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~250 .is_wysiwyg = "true";
defparam \du_mem|s_memory~250 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~218 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~218 .is_wysiwyg = "true";
defparam \du_mem|s_memory~218 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~186 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~186 .is_wysiwyg = "true";
defparam \du_mem|s_memory~186 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1282 (
// Equation(s):
// \du_mem|s_memory~1282_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~218_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~186_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~218_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~186_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1282_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1282 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1282 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~282 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~282 .is_wysiwyg = "true";
defparam \du_mem|s_memory~282 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1283 (
// Equation(s):
// \du_mem|s_memory~1283_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1282_combout  & ((\du_mem|s_memory~282_q ))) # (!\du_mem|s_memory~1282_combout  & (\du_mem|s_memory~250_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1282_combout ))))

	.dataa(\du_mem|s_memory~250_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1282_combout ),
	.datad(\du_mem|s_memory~282_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1283_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1283 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1283 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~346 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~346 .is_wysiwyg = "true";
defparam \du_mem|s_memory~346 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~378 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~378 .is_wysiwyg = "true";
defparam \du_mem|s_memory~378 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~314 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~314 .is_wysiwyg = "true";
defparam \du_mem|s_memory~314 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1284 (
// Equation(s):
// \du_mem|s_memory~1284_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~378_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~314_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~378_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~314_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1284_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1284 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1284 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~410 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~410 .is_wysiwyg = "true";
defparam \du_mem|s_memory~410 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1285 (
// Equation(s):
// \du_mem|s_memory~1285_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1284_combout  & ((\du_mem|s_memory~410_q ))) # (!\du_mem|s_memory~1284_combout  & (\du_mem|s_memory~346_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1284_combout ))))

	.dataa(\du_mem|s_memory~346_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1284_combout ),
	.datad(\du_mem|s_memory~410_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1285_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1285 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1285 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~90 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~90 .is_wysiwyg = "true";
defparam \du_mem|s_memory~90 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~122 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~122 .is_wysiwyg = "true";
defparam \du_mem|s_memory~122 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~58 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~58 .is_wysiwyg = "true";
defparam \du_mem|s_memory~58 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1286 (
// Equation(s):
// \du_mem|s_memory~1286_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~122_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~58_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~122_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~58_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1286_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1286 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1286 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~154 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~154 .is_wysiwyg = "true";
defparam \du_mem|s_memory~154 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1287 (
// Equation(s):
// \du_mem|s_memory~1287_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1286_combout  & ((\du_mem|s_memory~154_q ))) # (!\du_mem|s_memory~1286_combout  & (\du_mem|s_memory~90_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1286_combout ))))

	.dataa(\du_mem|s_memory~90_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1286_combout ),
	.datad(\du_mem|s_memory~154_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1287_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1287 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1287 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1288 (
// Equation(s):
// \du_mem|s_memory~1288_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1285_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1287_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1285_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1287_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1288_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1288 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1288 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~506 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~506 .is_wysiwyg = "true";
defparam \du_mem|s_memory~506 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~474 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~474 .is_wysiwyg = "true";
defparam \du_mem|s_memory~474 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~442 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~442 .is_wysiwyg = "true";
defparam \du_mem|s_memory~442 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1289 (
// Equation(s):
// \du_mem|s_memory~1289_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~474_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~442_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~474_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~442_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1289_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1289 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1289 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~538 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~538 .is_wysiwyg = "true";
defparam \du_mem|s_memory~538 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1290 (
// Equation(s):
// \du_mem|s_memory~1290_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1289_combout  & ((\du_mem|s_memory~538_q ))) # (!\du_mem|s_memory~1289_combout  & (\du_mem|s_memory~506_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1289_combout ))))

	.dataa(\du_mem|s_memory~506_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1289_combout ),
	.datad(\du_mem|s_memory~538_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1290_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1290 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1290 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1291 (
// Equation(s):
// \du_mem|s_memory~1291_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1288_combout  & ((\du_mem|s_memory~1290_combout ))) # (!\du_mem|s_memory~1288_combout  & (\du_mem|s_memory~1283_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1288_combout ))))

	.dataa(\du_mem|s_memory~1283_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1288_combout ),
	.datad(\du_mem|s_memory~1290_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1291_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1291 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1291 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~730 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~730 .is_wysiwyg = "true";
defparam \du_mem|s_memory~730 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~858 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~858 .is_wysiwyg = "true";
defparam \du_mem|s_memory~858 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~602 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~602 .is_wysiwyg = "true";
defparam \du_mem|s_memory~602 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1292 (
// Equation(s):
// \du_mem|s_memory~1292_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~858_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~602_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~858_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~602_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1292_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1292 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1292 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~986 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~986 .is_wysiwyg = "true";
defparam \du_mem|s_memory~986 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1293 (
// Equation(s):
// \du_mem|s_memory~1293_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1292_combout  & ((\du_mem|s_memory~986_q ))) # (!\du_mem|s_memory~1292_combout  & (\du_mem|s_memory~730_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1292_combout ))))

	.dataa(\du_mem|s_memory~730_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1292_combout ),
	.datad(\du_mem|s_memory~986_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1293_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1293 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1293 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~890 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~890 .is_wysiwyg = "true";
defparam \du_mem|s_memory~890 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~762 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~762 .is_wysiwyg = "true";
defparam \du_mem|s_memory~762 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~634 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~634 .is_wysiwyg = "true";
defparam \du_mem|s_memory~634 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1294 (
// Equation(s):
// \du_mem|s_memory~1294_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~762_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~634_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~762_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~634_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1294_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1294 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1294 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1018 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1018 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1018 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1295 (
// Equation(s):
// \du_mem|s_memory~1295_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1294_combout  & ((\du_mem|s_memory~1018_q ))) # (!\du_mem|s_memory~1294_combout  & (\du_mem|s_memory~890_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1294_combout ))))

	.dataa(\du_mem|s_memory~890_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1294_combout ),
	.datad(\du_mem|s_memory~1018_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1295_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1295 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1295 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~826 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~826 .is_wysiwyg = "true";
defparam \du_mem|s_memory~826 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~698 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~698 .is_wysiwyg = "true";
defparam \du_mem|s_memory~698 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~570 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~570 .is_wysiwyg = "true";
defparam \du_mem|s_memory~570 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1296 (
// Equation(s):
// \du_mem|s_memory~1296_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~698_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~570_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~698_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~570_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1296_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1296 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1296 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~954 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~954 .is_wysiwyg = "true";
defparam \du_mem|s_memory~954 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1297 (
// Equation(s):
// \du_mem|s_memory~1297_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1296_combout  & ((\du_mem|s_memory~954_q ))) # (!\du_mem|s_memory~1296_combout  & (\du_mem|s_memory~826_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1296_combout ))))

	.dataa(\du_mem|s_memory~826_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1296_combout ),
	.datad(\du_mem|s_memory~954_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1297_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1297 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1297 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1298 (
// Equation(s):
// \du_mem|s_memory~1298_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1295_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1297_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1295_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1297_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1298_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1298 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1298 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~794 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~794 .is_wysiwyg = "true";
defparam \du_mem|s_memory~794 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~922 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~922 .is_wysiwyg = "true";
defparam \du_mem|s_memory~922 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~666 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~666 .is_wysiwyg = "true";
defparam \du_mem|s_memory~666 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1299 (
// Equation(s):
// \du_mem|s_memory~1299_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~922_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~666_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~922_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~666_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1299_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1299 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1299 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1050 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1050_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1050 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1050 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1300 (
// Equation(s):
// \du_mem|s_memory~1300_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1299_combout  & ((\du_mem|s_memory~1050_q ))) # (!\du_mem|s_memory~1299_combout  & (\du_mem|s_memory~794_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1299_combout ))))

	.dataa(\du_mem|s_memory~794_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1299_combout ),
	.datad(\du_mem|s_memory~1050_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1300_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1300 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1300 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1301 (
// Equation(s):
// \du_mem|s_memory~1301_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1298_combout  & ((\du_mem|s_memory~1300_combout ))) # (!\du_mem|s_memory~1298_combout  & (\du_mem|s_memory~1293_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1298_combout ))))

	.dataa(\du_mem|s_memory~1293_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1298_combout ),
	.datad(\du_mem|s_memory~1300_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1301_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1301 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1301 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~377 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~377 .is_wysiwyg = "true";
defparam \du_mem|s_memory~377 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~345 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~345 .is_wysiwyg = "true";
defparam \du_mem|s_memory~345 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~313 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~313 .is_wysiwyg = "true";
defparam \du_mem|s_memory~313 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1302 (
// Equation(s):
// \du_mem|s_memory~1302_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~345_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~313_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~345_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~313_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1302_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1302 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1302 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~409 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~409 .is_wysiwyg = "true";
defparam \du_mem|s_memory~409 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1303 (
// Equation(s):
// \du_mem|s_memory~1303_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1302_combout  & ((\du_mem|s_memory~409_q ))) # (!\du_mem|s_memory~1302_combout  & (\du_mem|s_memory~377_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1302_combout ))))

	.dataa(\du_mem|s_memory~377_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1302_combout ),
	.datad(\du_mem|s_memory~409_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1303_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1303 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1303 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~217 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~217 .is_wysiwyg = "true";
defparam \du_mem|s_memory~217 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~249 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~249 .is_wysiwyg = "true";
defparam \du_mem|s_memory~249 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~185 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~185 .is_wysiwyg = "true";
defparam \du_mem|s_memory~185 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1304 (
// Equation(s):
// \du_mem|s_memory~1304_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~249_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~185_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~249_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~185_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1304_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1304 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1304 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~281 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~281 .is_wysiwyg = "true";
defparam \du_mem|s_memory~281 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1305 (
// Equation(s):
// \du_mem|s_memory~1305_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1304_combout  & ((\du_mem|s_memory~281_q ))) # (!\du_mem|s_memory~1304_combout  & (\du_mem|s_memory~217_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1304_combout ))))

	.dataa(\du_mem|s_memory~217_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1304_combout ),
	.datad(\du_mem|s_memory~281_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1305_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1305 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1305 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~121 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~121 .is_wysiwyg = "true";
defparam \du_mem|s_memory~121 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~89 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~89 .is_wysiwyg = "true";
defparam \du_mem|s_memory~89 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~57 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~57 .is_wysiwyg = "true";
defparam \du_mem|s_memory~57 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1306 (
// Equation(s):
// \du_mem|s_memory~1306_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~89_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~57_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~89_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~57_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1306_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1306 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1306 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~153 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~153 .is_wysiwyg = "true";
defparam \du_mem|s_memory~153 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1307 (
// Equation(s):
// \du_mem|s_memory~1307_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1306_combout  & ((\du_mem|s_memory~153_q ))) # (!\du_mem|s_memory~1306_combout  & (\du_mem|s_memory~121_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1306_combout ))))

	.dataa(\du_mem|s_memory~121_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1306_combout ),
	.datad(\du_mem|s_memory~153_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1307_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1307 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1307 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1308 (
// Equation(s):
// \du_mem|s_memory~1308_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1305_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1307_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1305_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1307_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1308_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1308 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1308 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~473 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~473 .is_wysiwyg = "true";
defparam \du_mem|s_memory~473 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~505 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~505 .is_wysiwyg = "true";
defparam \du_mem|s_memory~505 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~441 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~441 .is_wysiwyg = "true";
defparam \du_mem|s_memory~441 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1309 (
// Equation(s):
// \du_mem|s_memory~1309_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~505_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~441_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~505_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~441_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1309_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1309 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1309 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~537 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~537 .is_wysiwyg = "true";
defparam \du_mem|s_memory~537 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1310 (
// Equation(s):
// \du_mem|s_memory~1310_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1309_combout  & ((\du_mem|s_memory~537_q ))) # (!\du_mem|s_memory~1309_combout  & (\du_mem|s_memory~473_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1309_combout ))))

	.dataa(\du_mem|s_memory~473_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1309_combout ),
	.datad(\du_mem|s_memory~537_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1310_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1310 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1310 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1311 (
// Equation(s):
// \du_mem|s_memory~1311_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1308_combout  & ((\du_mem|s_memory~1310_combout ))) # (!\du_mem|s_memory~1308_combout  & (\du_mem|s_memory~1303_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1308_combout ))))

	.dataa(\du_mem|s_memory~1303_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1308_combout ),
	.datad(\du_mem|s_memory~1310_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1311_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1311 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1311 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~761 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~761 .is_wysiwyg = "true";
defparam \du_mem|s_memory~761 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~889 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~889 .is_wysiwyg = "true";
defparam \du_mem|s_memory~889 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~633 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~633 .is_wysiwyg = "true";
defparam \du_mem|s_memory~633 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1312 (
// Equation(s):
// \du_mem|s_memory~1312_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~889_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~633_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~889_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~633_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1312_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1312 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1312 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1017 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1017 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1017 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1313 (
// Equation(s):
// \du_mem|s_memory~1313_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1312_combout  & ((\du_mem|s_memory~1017_q ))) # (!\du_mem|s_memory~1312_combout  & (\du_mem|s_memory~761_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1312_combout ))))

	.dataa(\du_mem|s_memory~761_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1312_combout ),
	.datad(\du_mem|s_memory~1017_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1313_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1313 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1313 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~857 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~857 .is_wysiwyg = "true";
defparam \du_mem|s_memory~857 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~729 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~729 .is_wysiwyg = "true";
defparam \du_mem|s_memory~729 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~601 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~601 .is_wysiwyg = "true";
defparam \du_mem|s_memory~601 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1314 (
// Equation(s):
// \du_mem|s_memory~1314_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~729_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~601_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~729_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~601_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1314_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1314 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1314 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~985 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~985 .is_wysiwyg = "true";
defparam \du_mem|s_memory~985 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1315 (
// Equation(s):
// \du_mem|s_memory~1315_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1314_combout  & ((\du_mem|s_memory~985_q ))) # (!\du_mem|s_memory~1314_combout  & (\du_mem|s_memory~857_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1314_combout ))))

	.dataa(\du_mem|s_memory~857_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1314_combout ),
	.datad(\du_mem|s_memory~985_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1315_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1315 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1315 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~697 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~697 .is_wysiwyg = "true";
defparam \du_mem|s_memory~697 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~825 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~825 .is_wysiwyg = "true";
defparam \du_mem|s_memory~825 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~569 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~569 .is_wysiwyg = "true";
defparam \du_mem|s_memory~569 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1316 (
// Equation(s):
// \du_mem|s_memory~1316_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~825_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~569_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~825_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~569_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1316_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1316 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1316 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~953 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~953 .is_wysiwyg = "true";
defparam \du_mem|s_memory~953 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1317 (
// Equation(s):
// \du_mem|s_memory~1317_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1316_combout  & ((\du_mem|s_memory~953_q ))) # (!\du_mem|s_memory~1316_combout  & (\du_mem|s_memory~697_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1316_combout ))))

	.dataa(\du_mem|s_memory~697_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1316_combout ),
	.datad(\du_mem|s_memory~953_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1317_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1317 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1317 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1318 (
// Equation(s):
// \du_mem|s_memory~1318_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1315_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1317_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1315_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1317_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1318_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1318 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1318 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~921 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~921 .is_wysiwyg = "true";
defparam \du_mem|s_memory~921 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~793 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~793 .is_wysiwyg = "true";
defparam \du_mem|s_memory~793 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~665 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~665 .is_wysiwyg = "true";
defparam \du_mem|s_memory~665 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1319 (
// Equation(s):
// \du_mem|s_memory~1319_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~793_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~665_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~793_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~665_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1319_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1319 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1319 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1049 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1049_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1049 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1049 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1320 (
// Equation(s):
// \du_mem|s_memory~1320_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1319_combout  & ((\du_mem|s_memory~1049_q ))) # (!\du_mem|s_memory~1319_combout  & (\du_mem|s_memory~921_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1319_combout ))))

	.dataa(\du_mem|s_memory~921_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1319_combout ),
	.datad(\du_mem|s_memory~1049_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1320_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1320 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1320 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1321 (
// Equation(s):
// \du_mem|s_memory~1321_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1318_combout  & ((\du_mem|s_memory~1320_combout ))) # (!\du_mem|s_memory~1318_combout  & (\du_mem|s_memory~1313_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1318_combout ))))

	.dataa(\du_mem|s_memory~1313_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1318_combout ),
	.datad(\du_mem|s_memory~1320_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1321_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1321 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1321 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~248 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~248 .is_wysiwyg = "true";
defparam \du_mem|s_memory~248 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~216 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~216 .is_wysiwyg = "true";
defparam \du_mem|s_memory~216 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~184 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~184 .is_wysiwyg = "true";
defparam \du_mem|s_memory~184 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1322 (
// Equation(s):
// \du_mem|s_memory~1322_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~216_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~184_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~216_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~184_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1322_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1322 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1322 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~280 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~280 .is_wysiwyg = "true";
defparam \du_mem|s_memory~280 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1323 (
// Equation(s):
// \du_mem|s_memory~1323_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1322_combout  & ((\du_mem|s_memory~280_q ))) # (!\du_mem|s_memory~1322_combout  & (\du_mem|s_memory~248_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1322_combout ))))

	.dataa(\du_mem|s_memory~248_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1322_combout ),
	.datad(\du_mem|s_memory~280_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1323_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1323 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1323 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~344 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~344 .is_wysiwyg = "true";
defparam \du_mem|s_memory~344 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~376 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~376 .is_wysiwyg = "true";
defparam \du_mem|s_memory~376 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~312 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~312 .is_wysiwyg = "true";
defparam \du_mem|s_memory~312 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1324 (
// Equation(s):
// \du_mem|s_memory~1324_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~376_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~312_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~376_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~312_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1324_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1324 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1324 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~408 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~408 .is_wysiwyg = "true";
defparam \du_mem|s_memory~408 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1325 (
// Equation(s):
// \du_mem|s_memory~1325_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1324_combout  & ((\du_mem|s_memory~408_q ))) # (!\du_mem|s_memory~1324_combout  & (\du_mem|s_memory~344_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1324_combout ))))

	.dataa(\du_mem|s_memory~344_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1324_combout ),
	.datad(\du_mem|s_memory~408_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1325_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1325 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1325 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~88 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~88 .is_wysiwyg = "true";
defparam \du_mem|s_memory~88 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~120 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~120 .is_wysiwyg = "true";
defparam \du_mem|s_memory~120 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~56 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~56 .is_wysiwyg = "true";
defparam \du_mem|s_memory~56 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1326 (
// Equation(s):
// \du_mem|s_memory~1326_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~120_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~56_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~120_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~56_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1326_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1326 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1326 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~152 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~152 .is_wysiwyg = "true";
defparam \du_mem|s_memory~152 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1327 (
// Equation(s):
// \du_mem|s_memory~1327_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1326_combout  & ((\du_mem|s_memory~152_q ))) # (!\du_mem|s_memory~1326_combout  & (\du_mem|s_memory~88_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1326_combout ))))

	.dataa(\du_mem|s_memory~88_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1326_combout ),
	.datad(\du_mem|s_memory~152_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1327_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1327 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1327 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1328 (
// Equation(s):
// \du_mem|s_memory~1328_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1325_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1327_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1325_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1327_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1328_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1328 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1328 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~504 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~504 .is_wysiwyg = "true";
defparam \du_mem|s_memory~504 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~472 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~472 .is_wysiwyg = "true";
defparam \du_mem|s_memory~472 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~440 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~440 .is_wysiwyg = "true";
defparam \du_mem|s_memory~440 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1329 (
// Equation(s):
// \du_mem|s_memory~1329_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~472_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~440_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~472_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~440_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1329_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1329 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1329 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~536 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~536 .is_wysiwyg = "true";
defparam \du_mem|s_memory~536 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1330 (
// Equation(s):
// \du_mem|s_memory~1330_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1329_combout  & ((\du_mem|s_memory~536_q ))) # (!\du_mem|s_memory~1329_combout  & (\du_mem|s_memory~504_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1329_combout ))))

	.dataa(\du_mem|s_memory~504_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1329_combout ),
	.datad(\du_mem|s_memory~536_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1330_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1330 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1330 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1331 (
// Equation(s):
// \du_mem|s_memory~1331_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1328_combout  & ((\du_mem|s_memory~1330_combout ))) # (!\du_mem|s_memory~1328_combout  & (\du_mem|s_memory~1323_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1328_combout ))))

	.dataa(\du_mem|s_memory~1323_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1328_combout ),
	.datad(\du_mem|s_memory~1330_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1331_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1331 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1331 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~728 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~728 .is_wysiwyg = "true";
defparam \du_mem|s_memory~728 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~856 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~856 .is_wysiwyg = "true";
defparam \du_mem|s_memory~856 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~600 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~600 .is_wysiwyg = "true";
defparam \du_mem|s_memory~600 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1332 (
// Equation(s):
// \du_mem|s_memory~1332_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~856_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~600_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~856_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~600_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1332_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1332 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1332 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~984 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~984 .is_wysiwyg = "true";
defparam \du_mem|s_memory~984 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1333 (
// Equation(s):
// \du_mem|s_memory~1333_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1332_combout  & ((\du_mem|s_memory~984_q ))) # (!\du_mem|s_memory~1332_combout  & (\du_mem|s_memory~728_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1332_combout ))))

	.dataa(\du_mem|s_memory~728_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1332_combout ),
	.datad(\du_mem|s_memory~984_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1333_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1333 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1333 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~888 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~888 .is_wysiwyg = "true";
defparam \du_mem|s_memory~888 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~760 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~760 .is_wysiwyg = "true";
defparam \du_mem|s_memory~760 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~632 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~632 .is_wysiwyg = "true";
defparam \du_mem|s_memory~632 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1334 (
// Equation(s):
// \du_mem|s_memory~1334_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~760_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~632_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~760_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~632_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1334_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1334 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1334 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1016 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1016 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1016 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1335 (
// Equation(s):
// \du_mem|s_memory~1335_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1334_combout  & ((\du_mem|s_memory~1016_q ))) # (!\du_mem|s_memory~1334_combout  & (\du_mem|s_memory~888_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1334_combout ))))

	.dataa(\du_mem|s_memory~888_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1334_combout ),
	.datad(\du_mem|s_memory~1016_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1335_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1335 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1335 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~824 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~824 .is_wysiwyg = "true";
defparam \du_mem|s_memory~824 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~696 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~696 .is_wysiwyg = "true";
defparam \du_mem|s_memory~696 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~568 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~568 .is_wysiwyg = "true";
defparam \du_mem|s_memory~568 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1336 (
// Equation(s):
// \du_mem|s_memory~1336_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~696_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~568_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~696_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~568_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1336_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1336 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1336 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~952 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~952 .is_wysiwyg = "true";
defparam \du_mem|s_memory~952 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1337 (
// Equation(s):
// \du_mem|s_memory~1337_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1336_combout  & ((\du_mem|s_memory~952_q ))) # (!\du_mem|s_memory~1336_combout  & (\du_mem|s_memory~824_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1336_combout ))))

	.dataa(\du_mem|s_memory~824_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1336_combout ),
	.datad(\du_mem|s_memory~952_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1337_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1337 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1337 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1338 (
// Equation(s):
// \du_mem|s_memory~1338_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1335_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1337_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1335_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1337_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1338_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1338 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1338 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~792 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~792 .is_wysiwyg = "true";
defparam \du_mem|s_memory~792 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~920 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~920 .is_wysiwyg = "true";
defparam \du_mem|s_memory~920 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~664 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~664 .is_wysiwyg = "true";
defparam \du_mem|s_memory~664 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1339 (
// Equation(s):
// \du_mem|s_memory~1339_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~920_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~664_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~920_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~664_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1339_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1339 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1339 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1048 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1048_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1048 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1048 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1340 (
// Equation(s):
// \du_mem|s_memory~1340_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1339_combout  & ((\du_mem|s_memory~1048_q ))) # (!\du_mem|s_memory~1339_combout  & (\du_mem|s_memory~792_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1339_combout ))))

	.dataa(\du_mem|s_memory~792_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1339_combout ),
	.datad(\du_mem|s_memory~1048_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1340_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1340 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1340 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1341 (
// Equation(s):
// \du_mem|s_memory~1341_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1338_combout  & ((\du_mem|s_memory~1340_combout ))) # (!\du_mem|s_memory~1338_combout  & (\du_mem|s_memory~1333_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1338_combout ))))

	.dataa(\du_mem|s_memory~1333_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1338_combout ),
	.datad(\du_mem|s_memory~1340_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1341_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1341 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1341 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~375 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~375 .is_wysiwyg = "true";
defparam \du_mem|s_memory~375 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~343 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~343 .is_wysiwyg = "true";
defparam \du_mem|s_memory~343 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~311 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~311 .is_wysiwyg = "true";
defparam \du_mem|s_memory~311 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1342 (
// Equation(s):
// \du_mem|s_memory~1342_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~343_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~311_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~343_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~311_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1342_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1342 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1342 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~407 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~407 .is_wysiwyg = "true";
defparam \du_mem|s_memory~407 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1343 (
// Equation(s):
// \du_mem|s_memory~1343_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1342_combout  & ((\du_mem|s_memory~407_q ))) # (!\du_mem|s_memory~1342_combout  & (\du_mem|s_memory~375_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1342_combout ))))

	.dataa(\du_mem|s_memory~375_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1342_combout ),
	.datad(\du_mem|s_memory~407_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1343_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1343 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1343 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~215 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~215 .is_wysiwyg = "true";
defparam \du_mem|s_memory~215 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~247 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~247 .is_wysiwyg = "true";
defparam \du_mem|s_memory~247 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~183 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~183 .is_wysiwyg = "true";
defparam \du_mem|s_memory~183 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1344 (
// Equation(s):
// \du_mem|s_memory~1344_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~247_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~183_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~247_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~183_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1344_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1344 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1344 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~279 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~279 .is_wysiwyg = "true";
defparam \du_mem|s_memory~279 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1345 (
// Equation(s):
// \du_mem|s_memory~1345_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1344_combout  & ((\du_mem|s_memory~279_q ))) # (!\du_mem|s_memory~1344_combout  & (\du_mem|s_memory~215_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1344_combout ))))

	.dataa(\du_mem|s_memory~215_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1344_combout ),
	.datad(\du_mem|s_memory~279_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1345_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1345 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1345 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~119 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~119 .is_wysiwyg = "true";
defparam \du_mem|s_memory~119 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~87 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~87 .is_wysiwyg = "true";
defparam \du_mem|s_memory~87 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~55 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~55 .is_wysiwyg = "true";
defparam \du_mem|s_memory~55 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1346 (
// Equation(s):
// \du_mem|s_memory~1346_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~87_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~55_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~87_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~55_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1346_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1346 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1346 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~151 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~151 .is_wysiwyg = "true";
defparam \du_mem|s_memory~151 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1347 (
// Equation(s):
// \du_mem|s_memory~1347_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1346_combout  & ((\du_mem|s_memory~151_q ))) # (!\du_mem|s_memory~1346_combout  & (\du_mem|s_memory~119_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1346_combout ))))

	.dataa(\du_mem|s_memory~119_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1346_combout ),
	.datad(\du_mem|s_memory~151_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1347_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1347 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1347 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1348 (
// Equation(s):
// \du_mem|s_memory~1348_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1345_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1347_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1345_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1347_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1348_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1348 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1348 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~471 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~471 .is_wysiwyg = "true";
defparam \du_mem|s_memory~471 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~503 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~503 .is_wysiwyg = "true";
defparam \du_mem|s_memory~503 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~439 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~439 .is_wysiwyg = "true";
defparam \du_mem|s_memory~439 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1349 (
// Equation(s):
// \du_mem|s_memory~1349_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~503_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~439_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~503_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~439_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1349_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1349 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1349 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~535 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~535 .is_wysiwyg = "true";
defparam \du_mem|s_memory~535 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1350 (
// Equation(s):
// \du_mem|s_memory~1350_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1349_combout  & ((\du_mem|s_memory~535_q ))) # (!\du_mem|s_memory~1349_combout  & (\du_mem|s_memory~471_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1349_combout ))))

	.dataa(\du_mem|s_memory~471_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1349_combout ),
	.datad(\du_mem|s_memory~535_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1350_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1350 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1350 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1351 (
// Equation(s):
// \du_mem|s_memory~1351_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1348_combout  & ((\du_mem|s_memory~1350_combout ))) # (!\du_mem|s_memory~1348_combout  & (\du_mem|s_memory~1343_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1348_combout ))))

	.dataa(\du_mem|s_memory~1343_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1348_combout ),
	.datad(\du_mem|s_memory~1350_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1351_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1351 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1351 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~759 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~759 .is_wysiwyg = "true";
defparam \du_mem|s_memory~759 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~887 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~887 .is_wysiwyg = "true";
defparam \du_mem|s_memory~887 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~631 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~631 .is_wysiwyg = "true";
defparam \du_mem|s_memory~631 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1352 (
// Equation(s):
// \du_mem|s_memory~1352_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~887_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~631_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~887_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~631_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1352_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1352 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1352 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1015 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1015 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1015 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1353 (
// Equation(s):
// \du_mem|s_memory~1353_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1352_combout  & ((\du_mem|s_memory~1015_q ))) # (!\du_mem|s_memory~1352_combout  & (\du_mem|s_memory~759_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1352_combout ))))

	.dataa(\du_mem|s_memory~759_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1352_combout ),
	.datad(\du_mem|s_memory~1015_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1353_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1353 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1353 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~855 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~855 .is_wysiwyg = "true";
defparam \du_mem|s_memory~855 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~727 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~727 .is_wysiwyg = "true";
defparam \du_mem|s_memory~727 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~599 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~599 .is_wysiwyg = "true";
defparam \du_mem|s_memory~599 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1354 (
// Equation(s):
// \du_mem|s_memory~1354_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~727_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~599_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~727_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~599_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1354_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1354 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1354 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~983 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~983 .is_wysiwyg = "true";
defparam \du_mem|s_memory~983 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1355 (
// Equation(s):
// \du_mem|s_memory~1355_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1354_combout  & ((\du_mem|s_memory~983_q ))) # (!\du_mem|s_memory~1354_combout  & (\du_mem|s_memory~855_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1354_combout ))))

	.dataa(\du_mem|s_memory~855_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1354_combout ),
	.datad(\du_mem|s_memory~983_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1355_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1355 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1355 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~695 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~695 .is_wysiwyg = "true";
defparam \du_mem|s_memory~695 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~823 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~823 .is_wysiwyg = "true";
defparam \du_mem|s_memory~823 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~567 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~567 .is_wysiwyg = "true";
defparam \du_mem|s_memory~567 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1356 (
// Equation(s):
// \du_mem|s_memory~1356_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~823_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~567_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~823_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~567_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1356_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1356 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1356 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~951 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~951 .is_wysiwyg = "true";
defparam \du_mem|s_memory~951 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1357 (
// Equation(s):
// \du_mem|s_memory~1357_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1356_combout  & ((\du_mem|s_memory~951_q ))) # (!\du_mem|s_memory~1356_combout  & (\du_mem|s_memory~695_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1356_combout ))))

	.dataa(\du_mem|s_memory~695_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1356_combout ),
	.datad(\du_mem|s_memory~951_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1357_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1357 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1357 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1358 (
// Equation(s):
// \du_mem|s_memory~1358_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1355_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1357_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1355_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1357_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1358_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1358 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1358 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~919 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~919 .is_wysiwyg = "true";
defparam \du_mem|s_memory~919 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~791 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~791 .is_wysiwyg = "true";
defparam \du_mem|s_memory~791 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~663 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~663 .is_wysiwyg = "true";
defparam \du_mem|s_memory~663 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1359 (
// Equation(s):
// \du_mem|s_memory~1359_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~791_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~663_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~791_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~663_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1359_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1359 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1359 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1047 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1047_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1047 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1047 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1360 (
// Equation(s):
// \du_mem|s_memory~1360_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1359_combout  & ((\du_mem|s_memory~1047_q ))) # (!\du_mem|s_memory~1359_combout  & (\du_mem|s_memory~919_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1359_combout ))))

	.dataa(\du_mem|s_memory~919_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1359_combout ),
	.datad(\du_mem|s_memory~1047_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1360_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1360 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1360 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1361 (
// Equation(s):
// \du_mem|s_memory~1361_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1358_combout  & ((\du_mem|s_memory~1360_combout ))) # (!\du_mem|s_memory~1358_combout  & (\du_mem|s_memory~1353_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1358_combout ))))

	.dataa(\du_mem|s_memory~1353_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1358_combout ),
	.datad(\du_mem|s_memory~1360_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1361_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1361 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1361 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~246 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~246 .is_wysiwyg = "true";
defparam \du_mem|s_memory~246 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~214 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~214 .is_wysiwyg = "true";
defparam \du_mem|s_memory~214 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~182 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~182 .is_wysiwyg = "true";
defparam \du_mem|s_memory~182 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1362 (
// Equation(s):
// \du_mem|s_memory~1362_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~214_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~182_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~214_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~182_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1362_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1362 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1362 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~278 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~278 .is_wysiwyg = "true";
defparam \du_mem|s_memory~278 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1363 (
// Equation(s):
// \du_mem|s_memory~1363_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1362_combout  & ((\du_mem|s_memory~278_q ))) # (!\du_mem|s_memory~1362_combout  & (\du_mem|s_memory~246_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1362_combout ))))

	.dataa(\du_mem|s_memory~246_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1362_combout ),
	.datad(\du_mem|s_memory~278_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1363_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1363 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1363 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~342 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~342 .is_wysiwyg = "true";
defparam \du_mem|s_memory~342 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~374 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~374 .is_wysiwyg = "true";
defparam \du_mem|s_memory~374 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~310 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~310 .is_wysiwyg = "true";
defparam \du_mem|s_memory~310 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1364 (
// Equation(s):
// \du_mem|s_memory~1364_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~374_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~310_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~374_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~310_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1364_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1364 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1364 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~406 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~406 .is_wysiwyg = "true";
defparam \du_mem|s_memory~406 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1365 (
// Equation(s):
// \du_mem|s_memory~1365_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1364_combout  & ((\du_mem|s_memory~406_q ))) # (!\du_mem|s_memory~1364_combout  & (\du_mem|s_memory~342_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1364_combout ))))

	.dataa(\du_mem|s_memory~342_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1364_combout ),
	.datad(\du_mem|s_memory~406_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1365_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1365 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1365 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~86 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~86 .is_wysiwyg = "true";
defparam \du_mem|s_memory~86 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~118 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~118 .is_wysiwyg = "true";
defparam \du_mem|s_memory~118 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~54 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~54 .is_wysiwyg = "true";
defparam \du_mem|s_memory~54 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1366 (
// Equation(s):
// \du_mem|s_memory~1366_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~118_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~54_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~118_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~54_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1366_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1366 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1366 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~150 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~150 .is_wysiwyg = "true";
defparam \du_mem|s_memory~150 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1367 (
// Equation(s):
// \du_mem|s_memory~1367_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1366_combout  & ((\du_mem|s_memory~150_q ))) # (!\du_mem|s_memory~1366_combout  & (\du_mem|s_memory~86_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1366_combout ))))

	.dataa(\du_mem|s_memory~86_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1366_combout ),
	.datad(\du_mem|s_memory~150_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1367_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1367 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1367 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1368 (
// Equation(s):
// \du_mem|s_memory~1368_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1365_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1367_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1365_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1367_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1368_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1368 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1368 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~502 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~502 .is_wysiwyg = "true";
defparam \du_mem|s_memory~502 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~470 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~470 .is_wysiwyg = "true";
defparam \du_mem|s_memory~470 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~438 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~438 .is_wysiwyg = "true";
defparam \du_mem|s_memory~438 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1369 (
// Equation(s):
// \du_mem|s_memory~1369_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~470_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~438_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~470_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~438_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1369_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1369 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1369 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~534 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~534 .is_wysiwyg = "true";
defparam \du_mem|s_memory~534 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1370 (
// Equation(s):
// \du_mem|s_memory~1370_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1369_combout  & ((\du_mem|s_memory~534_q ))) # (!\du_mem|s_memory~1369_combout  & (\du_mem|s_memory~502_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1369_combout ))))

	.dataa(\du_mem|s_memory~502_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1369_combout ),
	.datad(\du_mem|s_memory~534_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1370_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1370 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1370 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1371 (
// Equation(s):
// \du_mem|s_memory~1371_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1368_combout  & ((\du_mem|s_memory~1370_combout ))) # (!\du_mem|s_memory~1368_combout  & (\du_mem|s_memory~1363_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1368_combout ))))

	.dataa(\du_mem|s_memory~1363_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1368_combout ),
	.datad(\du_mem|s_memory~1370_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1371_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1371 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1371 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~726 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~726 .is_wysiwyg = "true";
defparam \du_mem|s_memory~726 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~854 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~854 .is_wysiwyg = "true";
defparam \du_mem|s_memory~854 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~598 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~598 .is_wysiwyg = "true";
defparam \du_mem|s_memory~598 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1372 (
// Equation(s):
// \du_mem|s_memory~1372_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~854_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~598_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~854_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~598_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1372_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1372 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1372 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~982 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~982 .is_wysiwyg = "true";
defparam \du_mem|s_memory~982 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1373 (
// Equation(s):
// \du_mem|s_memory~1373_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1372_combout  & ((\du_mem|s_memory~982_q ))) # (!\du_mem|s_memory~1372_combout  & (\du_mem|s_memory~726_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1372_combout ))))

	.dataa(\du_mem|s_memory~726_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1372_combout ),
	.datad(\du_mem|s_memory~982_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1373_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1373 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1373 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~886 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~886 .is_wysiwyg = "true";
defparam \du_mem|s_memory~886 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~758 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~758 .is_wysiwyg = "true";
defparam \du_mem|s_memory~758 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~630 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~630 .is_wysiwyg = "true";
defparam \du_mem|s_memory~630 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1374 (
// Equation(s):
// \du_mem|s_memory~1374_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~758_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~630_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~758_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~630_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1374_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1374 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1374 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1014 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1014 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1014 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1375 (
// Equation(s):
// \du_mem|s_memory~1375_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1374_combout  & ((\du_mem|s_memory~1014_q ))) # (!\du_mem|s_memory~1374_combout  & (\du_mem|s_memory~886_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1374_combout ))))

	.dataa(\du_mem|s_memory~886_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1374_combout ),
	.datad(\du_mem|s_memory~1014_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1375_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1375 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1375 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~822 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~822 .is_wysiwyg = "true";
defparam \du_mem|s_memory~822 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~694 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~694 .is_wysiwyg = "true";
defparam \du_mem|s_memory~694 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~566 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~566 .is_wysiwyg = "true";
defparam \du_mem|s_memory~566 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1376 (
// Equation(s):
// \du_mem|s_memory~1376_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~694_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~566_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~694_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~566_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1376_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1376 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1376 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~950 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~950 .is_wysiwyg = "true";
defparam \du_mem|s_memory~950 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1377 (
// Equation(s):
// \du_mem|s_memory~1377_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1376_combout  & ((\du_mem|s_memory~950_q ))) # (!\du_mem|s_memory~1376_combout  & (\du_mem|s_memory~822_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1376_combout ))))

	.dataa(\du_mem|s_memory~822_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1376_combout ),
	.datad(\du_mem|s_memory~950_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1377_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1377 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1377 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1378 (
// Equation(s):
// \du_mem|s_memory~1378_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1375_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1377_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1375_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1377_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1378_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1378 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1378 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~790 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~790 .is_wysiwyg = "true";
defparam \du_mem|s_memory~790 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~918 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~918 .is_wysiwyg = "true";
defparam \du_mem|s_memory~918 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~662 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~662 .is_wysiwyg = "true";
defparam \du_mem|s_memory~662 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1379 (
// Equation(s):
// \du_mem|s_memory~1379_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~918_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~662_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~918_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~662_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1379_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1379 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1379 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1046 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1046_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1046 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1046 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1380 (
// Equation(s):
// \du_mem|s_memory~1380_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1379_combout  & ((\du_mem|s_memory~1046_q ))) # (!\du_mem|s_memory~1379_combout  & (\du_mem|s_memory~790_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1379_combout ))))

	.dataa(\du_mem|s_memory~790_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1379_combout ),
	.datad(\du_mem|s_memory~1046_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1380_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1380 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1380 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1381 (
// Equation(s):
// \du_mem|s_memory~1381_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1378_combout  & ((\du_mem|s_memory~1380_combout ))) # (!\du_mem|s_memory~1378_combout  & (\du_mem|s_memory~1373_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1378_combout ))))

	.dataa(\du_mem|s_memory~1373_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1378_combout ),
	.datad(\du_mem|s_memory~1380_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1381_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1381 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1381 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~373 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~373 .is_wysiwyg = "true";
defparam \du_mem|s_memory~373 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~341 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~341 .is_wysiwyg = "true";
defparam \du_mem|s_memory~341 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~309 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~309 .is_wysiwyg = "true";
defparam \du_mem|s_memory~309 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1382 (
// Equation(s):
// \du_mem|s_memory~1382_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~341_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~309_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~341_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~309_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1382_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1382 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1382 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~405 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~405 .is_wysiwyg = "true";
defparam \du_mem|s_memory~405 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1383 (
// Equation(s):
// \du_mem|s_memory~1383_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1382_combout  & ((\du_mem|s_memory~405_q ))) # (!\du_mem|s_memory~1382_combout  & (\du_mem|s_memory~373_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1382_combout ))))

	.dataa(\du_mem|s_memory~373_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1382_combout ),
	.datad(\du_mem|s_memory~405_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1383_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1383 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1383 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~213 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~213 .is_wysiwyg = "true";
defparam \du_mem|s_memory~213 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~245 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~245 .is_wysiwyg = "true";
defparam \du_mem|s_memory~245 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~181 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~181 .is_wysiwyg = "true";
defparam \du_mem|s_memory~181 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1384 (
// Equation(s):
// \du_mem|s_memory~1384_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~245_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~181_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~245_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~181_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1384_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1384 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1384 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~277 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~277 .is_wysiwyg = "true";
defparam \du_mem|s_memory~277 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1385 (
// Equation(s):
// \du_mem|s_memory~1385_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1384_combout  & ((\du_mem|s_memory~277_q ))) # (!\du_mem|s_memory~1384_combout  & (\du_mem|s_memory~213_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1384_combout ))))

	.dataa(\du_mem|s_memory~213_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1384_combout ),
	.datad(\du_mem|s_memory~277_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1385_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1385 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1385 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~117 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~117 .is_wysiwyg = "true";
defparam \du_mem|s_memory~117 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~85 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~85 .is_wysiwyg = "true";
defparam \du_mem|s_memory~85 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~53 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~53 .is_wysiwyg = "true";
defparam \du_mem|s_memory~53 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1386 (
// Equation(s):
// \du_mem|s_memory~1386_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~85_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~53_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~85_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~53_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1386_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1386 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1386 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~149 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~149 .is_wysiwyg = "true";
defparam \du_mem|s_memory~149 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1387 (
// Equation(s):
// \du_mem|s_memory~1387_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1386_combout  & ((\du_mem|s_memory~149_q ))) # (!\du_mem|s_memory~1386_combout  & (\du_mem|s_memory~117_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1386_combout ))))

	.dataa(\du_mem|s_memory~117_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1386_combout ),
	.datad(\du_mem|s_memory~149_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1387_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1387 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1387 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1388 (
// Equation(s):
// \du_mem|s_memory~1388_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1385_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1387_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1385_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1387_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1388_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1388 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1388 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~469 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~469 .is_wysiwyg = "true";
defparam \du_mem|s_memory~469 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~501 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~501 .is_wysiwyg = "true";
defparam \du_mem|s_memory~501 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~437 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~437 .is_wysiwyg = "true";
defparam \du_mem|s_memory~437 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1389 (
// Equation(s):
// \du_mem|s_memory~1389_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~501_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~437_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~501_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~437_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1389_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1389 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1389 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~533 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~533 .is_wysiwyg = "true";
defparam \du_mem|s_memory~533 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1390 (
// Equation(s):
// \du_mem|s_memory~1390_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1389_combout  & ((\du_mem|s_memory~533_q ))) # (!\du_mem|s_memory~1389_combout  & (\du_mem|s_memory~469_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1389_combout ))))

	.dataa(\du_mem|s_memory~469_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1389_combout ),
	.datad(\du_mem|s_memory~533_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1390_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1390 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1390 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1391 (
// Equation(s):
// \du_mem|s_memory~1391_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1388_combout  & ((\du_mem|s_memory~1390_combout ))) # (!\du_mem|s_memory~1388_combout  & (\du_mem|s_memory~1383_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1388_combout ))))

	.dataa(\du_mem|s_memory~1383_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1388_combout ),
	.datad(\du_mem|s_memory~1390_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1391_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1391 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1391 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~757 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~757 .is_wysiwyg = "true";
defparam \du_mem|s_memory~757 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~885 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~885 .is_wysiwyg = "true";
defparam \du_mem|s_memory~885 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~629 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~629 .is_wysiwyg = "true";
defparam \du_mem|s_memory~629 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1392 (
// Equation(s):
// \du_mem|s_memory~1392_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~885_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~629_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~885_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~629_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1392_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1392 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1392 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1013 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1013 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1013 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1393 (
// Equation(s):
// \du_mem|s_memory~1393_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1392_combout  & ((\du_mem|s_memory~1013_q ))) # (!\du_mem|s_memory~1392_combout  & (\du_mem|s_memory~757_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1392_combout ))))

	.dataa(\du_mem|s_memory~757_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1392_combout ),
	.datad(\du_mem|s_memory~1013_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1393_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1393 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1393 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~853 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~853 .is_wysiwyg = "true";
defparam \du_mem|s_memory~853 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~725 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~725 .is_wysiwyg = "true";
defparam \du_mem|s_memory~725 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~597 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~597 .is_wysiwyg = "true";
defparam \du_mem|s_memory~597 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1394 (
// Equation(s):
// \du_mem|s_memory~1394_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~725_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~597_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~725_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~597_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1394_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1394 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1394 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~981 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~981 .is_wysiwyg = "true";
defparam \du_mem|s_memory~981 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1395 (
// Equation(s):
// \du_mem|s_memory~1395_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1394_combout  & ((\du_mem|s_memory~981_q ))) # (!\du_mem|s_memory~1394_combout  & (\du_mem|s_memory~853_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1394_combout ))))

	.dataa(\du_mem|s_memory~853_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1394_combout ),
	.datad(\du_mem|s_memory~981_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1395_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1395 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1395 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~693 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~693 .is_wysiwyg = "true";
defparam \du_mem|s_memory~693 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~821 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~821 .is_wysiwyg = "true";
defparam \du_mem|s_memory~821 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~565 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~565 .is_wysiwyg = "true";
defparam \du_mem|s_memory~565 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1396 (
// Equation(s):
// \du_mem|s_memory~1396_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~821_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~565_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~821_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~565_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1396_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1396 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1396 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~949 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~949 .is_wysiwyg = "true";
defparam \du_mem|s_memory~949 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1397 (
// Equation(s):
// \du_mem|s_memory~1397_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1396_combout  & ((\du_mem|s_memory~949_q ))) # (!\du_mem|s_memory~1396_combout  & (\du_mem|s_memory~693_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1396_combout ))))

	.dataa(\du_mem|s_memory~693_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1396_combout ),
	.datad(\du_mem|s_memory~949_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1397_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1397 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1397 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1398 (
// Equation(s):
// \du_mem|s_memory~1398_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1395_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1397_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1395_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1397_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1398_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1398 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1398 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~917 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~917 .is_wysiwyg = "true";
defparam \du_mem|s_memory~917 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~789 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~789 .is_wysiwyg = "true";
defparam \du_mem|s_memory~789 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~661 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~661 .is_wysiwyg = "true";
defparam \du_mem|s_memory~661 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1399 (
// Equation(s):
// \du_mem|s_memory~1399_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~789_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~661_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~789_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~661_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1399_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1399 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1399 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1045 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1045_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1045 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1045 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1400 (
// Equation(s):
// \du_mem|s_memory~1400_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1399_combout  & ((\du_mem|s_memory~1045_q ))) # (!\du_mem|s_memory~1399_combout  & (\du_mem|s_memory~917_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1399_combout ))))

	.dataa(\du_mem|s_memory~917_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1399_combout ),
	.datad(\du_mem|s_memory~1045_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1400_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1400 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1400 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1401 (
// Equation(s):
// \du_mem|s_memory~1401_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1398_combout  & ((\du_mem|s_memory~1400_combout ))) # (!\du_mem|s_memory~1398_combout  & (\du_mem|s_memory~1393_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1398_combout ))))

	.dataa(\du_mem|s_memory~1393_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1398_combout ),
	.datad(\du_mem|s_memory~1400_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1401_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1401 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1401 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~244 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~244 .is_wysiwyg = "true";
defparam \du_mem|s_memory~244 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~212 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~212 .is_wysiwyg = "true";
defparam \du_mem|s_memory~212 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~180 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~180 .is_wysiwyg = "true";
defparam \du_mem|s_memory~180 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1402 (
// Equation(s):
// \du_mem|s_memory~1402_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~212_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~180_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~212_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~180_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1402_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1402 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1402 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~276 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~276 .is_wysiwyg = "true";
defparam \du_mem|s_memory~276 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1403 (
// Equation(s):
// \du_mem|s_memory~1403_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1402_combout  & ((\du_mem|s_memory~276_q ))) # (!\du_mem|s_memory~1402_combout  & (\du_mem|s_memory~244_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1402_combout ))))

	.dataa(\du_mem|s_memory~244_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1402_combout ),
	.datad(\du_mem|s_memory~276_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1403_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1403 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1403 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~340 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~340 .is_wysiwyg = "true";
defparam \du_mem|s_memory~340 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~372 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~372 .is_wysiwyg = "true";
defparam \du_mem|s_memory~372 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~308 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~308 .is_wysiwyg = "true";
defparam \du_mem|s_memory~308 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1404 (
// Equation(s):
// \du_mem|s_memory~1404_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~372_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~308_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~372_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~308_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1404_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1404 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1404 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~404 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~404 .is_wysiwyg = "true";
defparam \du_mem|s_memory~404 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1405 (
// Equation(s):
// \du_mem|s_memory~1405_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1404_combout  & ((\du_mem|s_memory~404_q ))) # (!\du_mem|s_memory~1404_combout  & (\du_mem|s_memory~340_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1404_combout ))))

	.dataa(\du_mem|s_memory~340_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1404_combout ),
	.datad(\du_mem|s_memory~404_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1405_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1405 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1405 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~84 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~84 .is_wysiwyg = "true";
defparam \du_mem|s_memory~84 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~116 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~116 .is_wysiwyg = "true";
defparam \du_mem|s_memory~116 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~52 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~52 .is_wysiwyg = "true";
defparam \du_mem|s_memory~52 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1406 (
// Equation(s):
// \du_mem|s_memory~1406_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~116_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~52_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~116_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~52_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1406_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1406 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1406 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~148 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~148 .is_wysiwyg = "true";
defparam \du_mem|s_memory~148 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1407 (
// Equation(s):
// \du_mem|s_memory~1407_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1406_combout  & ((\du_mem|s_memory~148_q ))) # (!\du_mem|s_memory~1406_combout  & (\du_mem|s_memory~84_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1406_combout ))))

	.dataa(\du_mem|s_memory~84_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1406_combout ),
	.datad(\du_mem|s_memory~148_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1407_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1407 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1407 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1408 (
// Equation(s):
// \du_mem|s_memory~1408_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1405_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1407_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1405_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1407_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1408_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1408 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1408 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~500 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~500 .is_wysiwyg = "true";
defparam \du_mem|s_memory~500 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~468 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~468 .is_wysiwyg = "true";
defparam \du_mem|s_memory~468 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~436 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~436 .is_wysiwyg = "true";
defparam \du_mem|s_memory~436 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1409 (
// Equation(s):
// \du_mem|s_memory~1409_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~468_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~436_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~468_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~436_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1409_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1409 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1409 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~532 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~532 .is_wysiwyg = "true";
defparam \du_mem|s_memory~532 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1410 (
// Equation(s):
// \du_mem|s_memory~1410_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1409_combout  & ((\du_mem|s_memory~532_q ))) # (!\du_mem|s_memory~1409_combout  & (\du_mem|s_memory~500_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1409_combout ))))

	.dataa(\du_mem|s_memory~500_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1409_combout ),
	.datad(\du_mem|s_memory~532_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1410_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1410 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1410 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1411 (
// Equation(s):
// \du_mem|s_memory~1411_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1408_combout  & ((\du_mem|s_memory~1410_combout ))) # (!\du_mem|s_memory~1408_combout  & (\du_mem|s_memory~1403_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1408_combout ))))

	.dataa(\du_mem|s_memory~1403_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1408_combout ),
	.datad(\du_mem|s_memory~1410_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1411_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1411 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1411 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~724 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~724 .is_wysiwyg = "true";
defparam \du_mem|s_memory~724 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~852 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~852 .is_wysiwyg = "true";
defparam \du_mem|s_memory~852 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~596 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~596 .is_wysiwyg = "true";
defparam \du_mem|s_memory~596 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1412 (
// Equation(s):
// \du_mem|s_memory~1412_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~852_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~596_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~852_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~596_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1412_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1412 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1412 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~980 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~980 .is_wysiwyg = "true";
defparam \du_mem|s_memory~980 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1413 (
// Equation(s):
// \du_mem|s_memory~1413_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1412_combout  & ((\du_mem|s_memory~980_q ))) # (!\du_mem|s_memory~1412_combout  & (\du_mem|s_memory~724_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1412_combout ))))

	.dataa(\du_mem|s_memory~724_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1412_combout ),
	.datad(\du_mem|s_memory~980_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1413_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1413 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1413 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~884 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~884 .is_wysiwyg = "true";
defparam \du_mem|s_memory~884 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~756 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~756 .is_wysiwyg = "true";
defparam \du_mem|s_memory~756 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~628 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~628 .is_wysiwyg = "true";
defparam \du_mem|s_memory~628 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1414 (
// Equation(s):
// \du_mem|s_memory~1414_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~756_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~628_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~756_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~628_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1414_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1414 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1414 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1012 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1012 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1012 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1415 (
// Equation(s):
// \du_mem|s_memory~1415_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1414_combout  & ((\du_mem|s_memory~1012_q ))) # (!\du_mem|s_memory~1414_combout  & (\du_mem|s_memory~884_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1414_combout ))))

	.dataa(\du_mem|s_memory~884_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1414_combout ),
	.datad(\du_mem|s_memory~1012_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1415_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1415 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1415 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~820 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~820 .is_wysiwyg = "true";
defparam \du_mem|s_memory~820 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~692 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~692 .is_wysiwyg = "true";
defparam \du_mem|s_memory~692 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~564 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~564 .is_wysiwyg = "true";
defparam \du_mem|s_memory~564 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1416 (
// Equation(s):
// \du_mem|s_memory~1416_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~692_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~564_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~692_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~564_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1416_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1416 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1416 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~948 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~948 .is_wysiwyg = "true";
defparam \du_mem|s_memory~948 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1417 (
// Equation(s):
// \du_mem|s_memory~1417_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1416_combout  & ((\du_mem|s_memory~948_q ))) # (!\du_mem|s_memory~1416_combout  & (\du_mem|s_memory~820_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1416_combout ))))

	.dataa(\du_mem|s_memory~820_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1416_combout ),
	.datad(\du_mem|s_memory~948_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1417_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1417 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1417 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1418 (
// Equation(s):
// \du_mem|s_memory~1418_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1415_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1417_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1415_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1417_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1418_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1418 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1418 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~788 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~788 .is_wysiwyg = "true";
defparam \du_mem|s_memory~788 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~916 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~916 .is_wysiwyg = "true";
defparam \du_mem|s_memory~916 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~660 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~660 .is_wysiwyg = "true";
defparam \du_mem|s_memory~660 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1419 (
// Equation(s):
// \du_mem|s_memory~1419_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~916_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~660_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~916_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~660_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1419_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1419 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1419 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1044 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1044_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1044 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1044 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1420 (
// Equation(s):
// \du_mem|s_memory~1420_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1419_combout  & ((\du_mem|s_memory~1044_q ))) # (!\du_mem|s_memory~1419_combout  & (\du_mem|s_memory~788_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1419_combout ))))

	.dataa(\du_mem|s_memory~788_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1419_combout ),
	.datad(\du_mem|s_memory~1044_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1420_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1420 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1420 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1421 (
// Equation(s):
// \du_mem|s_memory~1421_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1418_combout  & ((\du_mem|s_memory~1420_combout ))) # (!\du_mem|s_memory~1418_combout  & (\du_mem|s_memory~1413_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1418_combout ))))

	.dataa(\du_mem|s_memory~1413_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1418_combout ),
	.datad(\du_mem|s_memory~1420_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1421_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1421 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1421 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~371 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~371 .is_wysiwyg = "true";
defparam \du_mem|s_memory~371 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~339 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~339 .is_wysiwyg = "true";
defparam \du_mem|s_memory~339 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~307 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~307 .is_wysiwyg = "true";
defparam \du_mem|s_memory~307 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1422 (
// Equation(s):
// \du_mem|s_memory~1422_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~339_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~307_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~339_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~307_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1422_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1422 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1422 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~403 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~403 .is_wysiwyg = "true";
defparam \du_mem|s_memory~403 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1423 (
// Equation(s):
// \du_mem|s_memory~1423_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1422_combout  & ((\du_mem|s_memory~403_q ))) # (!\du_mem|s_memory~1422_combout  & (\du_mem|s_memory~371_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1422_combout ))))

	.dataa(\du_mem|s_memory~371_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1422_combout ),
	.datad(\du_mem|s_memory~403_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1423_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1423 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1423 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~211 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~211 .is_wysiwyg = "true";
defparam \du_mem|s_memory~211 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~243 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~243 .is_wysiwyg = "true";
defparam \du_mem|s_memory~243 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~179 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~179 .is_wysiwyg = "true";
defparam \du_mem|s_memory~179 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1424 (
// Equation(s):
// \du_mem|s_memory~1424_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~243_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~179_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~243_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~179_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1424_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1424 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1424 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~275 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~275 .is_wysiwyg = "true";
defparam \du_mem|s_memory~275 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1425 (
// Equation(s):
// \du_mem|s_memory~1425_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1424_combout  & ((\du_mem|s_memory~275_q ))) # (!\du_mem|s_memory~1424_combout  & (\du_mem|s_memory~211_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1424_combout ))))

	.dataa(\du_mem|s_memory~211_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1424_combout ),
	.datad(\du_mem|s_memory~275_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1425_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1425 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1425 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~115 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~115 .is_wysiwyg = "true";
defparam \du_mem|s_memory~115 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~83 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~83 .is_wysiwyg = "true";
defparam \du_mem|s_memory~83 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~51 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~51 .is_wysiwyg = "true";
defparam \du_mem|s_memory~51 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1426 (
// Equation(s):
// \du_mem|s_memory~1426_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~83_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~51_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~83_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~51_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1426_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1426 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1426 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~147 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~147 .is_wysiwyg = "true";
defparam \du_mem|s_memory~147 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1427 (
// Equation(s):
// \du_mem|s_memory~1427_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1426_combout  & ((\du_mem|s_memory~147_q ))) # (!\du_mem|s_memory~1426_combout  & (\du_mem|s_memory~115_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1426_combout ))))

	.dataa(\du_mem|s_memory~115_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1426_combout ),
	.datad(\du_mem|s_memory~147_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1427_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1427 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1427 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1428 (
// Equation(s):
// \du_mem|s_memory~1428_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1425_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1427_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1425_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1427_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1428_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1428 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1428 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~467 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~467 .is_wysiwyg = "true";
defparam \du_mem|s_memory~467 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~499 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~499 .is_wysiwyg = "true";
defparam \du_mem|s_memory~499 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~435 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~435 .is_wysiwyg = "true";
defparam \du_mem|s_memory~435 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1429 (
// Equation(s):
// \du_mem|s_memory~1429_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~499_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~435_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~499_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~435_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1429_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1429 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1429 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~531 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~531 .is_wysiwyg = "true";
defparam \du_mem|s_memory~531 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1430 (
// Equation(s):
// \du_mem|s_memory~1430_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1429_combout  & ((\du_mem|s_memory~531_q ))) # (!\du_mem|s_memory~1429_combout  & (\du_mem|s_memory~467_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1429_combout ))))

	.dataa(\du_mem|s_memory~467_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1429_combout ),
	.datad(\du_mem|s_memory~531_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1430_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1430 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1430 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1431 (
// Equation(s):
// \du_mem|s_memory~1431_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1428_combout  & ((\du_mem|s_memory~1430_combout ))) # (!\du_mem|s_memory~1428_combout  & (\du_mem|s_memory~1423_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1428_combout ))))

	.dataa(\du_mem|s_memory~1423_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1428_combout ),
	.datad(\du_mem|s_memory~1430_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1431_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1431 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1431 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~755 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~755 .is_wysiwyg = "true";
defparam \du_mem|s_memory~755 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~883 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~883 .is_wysiwyg = "true";
defparam \du_mem|s_memory~883 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~627 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~627 .is_wysiwyg = "true";
defparam \du_mem|s_memory~627 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1432 (
// Equation(s):
// \du_mem|s_memory~1432_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~883_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~627_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~883_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~627_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1432_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1432 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1432 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1011 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1011 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1011 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1433 (
// Equation(s):
// \du_mem|s_memory~1433_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1432_combout  & ((\du_mem|s_memory~1011_q ))) # (!\du_mem|s_memory~1432_combout  & (\du_mem|s_memory~755_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1432_combout ))))

	.dataa(\du_mem|s_memory~755_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1432_combout ),
	.datad(\du_mem|s_memory~1011_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1433_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1433 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1433 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~851 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~851 .is_wysiwyg = "true";
defparam \du_mem|s_memory~851 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~723 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~723 .is_wysiwyg = "true";
defparam \du_mem|s_memory~723 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~595 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~595 .is_wysiwyg = "true";
defparam \du_mem|s_memory~595 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1434 (
// Equation(s):
// \du_mem|s_memory~1434_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~723_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~595_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~723_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~595_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1434_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1434 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1434 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~979 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~979 .is_wysiwyg = "true";
defparam \du_mem|s_memory~979 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1435 (
// Equation(s):
// \du_mem|s_memory~1435_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1434_combout  & ((\du_mem|s_memory~979_q ))) # (!\du_mem|s_memory~1434_combout  & (\du_mem|s_memory~851_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1434_combout ))))

	.dataa(\du_mem|s_memory~851_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1434_combout ),
	.datad(\du_mem|s_memory~979_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1435_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1435 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1435 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~691 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~691 .is_wysiwyg = "true";
defparam \du_mem|s_memory~691 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~819 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~819 .is_wysiwyg = "true";
defparam \du_mem|s_memory~819 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~563 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~563 .is_wysiwyg = "true";
defparam \du_mem|s_memory~563 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1436 (
// Equation(s):
// \du_mem|s_memory~1436_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~819_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~563_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~819_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~563_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1436_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1436 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1436 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~947 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~947 .is_wysiwyg = "true";
defparam \du_mem|s_memory~947 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1437 (
// Equation(s):
// \du_mem|s_memory~1437_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1436_combout  & ((\du_mem|s_memory~947_q ))) # (!\du_mem|s_memory~1436_combout  & (\du_mem|s_memory~691_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1436_combout ))))

	.dataa(\du_mem|s_memory~691_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1436_combout ),
	.datad(\du_mem|s_memory~947_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1437_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1437 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1437 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1438 (
// Equation(s):
// \du_mem|s_memory~1438_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1435_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1437_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1435_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1437_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1438_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1438 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1438 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~915 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~915 .is_wysiwyg = "true";
defparam \du_mem|s_memory~915 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~787 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~787 .is_wysiwyg = "true";
defparam \du_mem|s_memory~787 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~659 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~659 .is_wysiwyg = "true";
defparam \du_mem|s_memory~659 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1439 (
// Equation(s):
// \du_mem|s_memory~1439_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~787_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~659_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~787_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~659_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1439_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1439 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1439 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1043 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1043_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1043 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1043 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1440 (
// Equation(s):
// \du_mem|s_memory~1440_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1439_combout  & ((\du_mem|s_memory~1043_q ))) # (!\du_mem|s_memory~1439_combout  & (\du_mem|s_memory~915_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1439_combout ))))

	.dataa(\du_mem|s_memory~915_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1439_combout ),
	.datad(\du_mem|s_memory~1043_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1440_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1440 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1440 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1441 (
// Equation(s):
// \du_mem|s_memory~1441_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1438_combout  & ((\du_mem|s_memory~1440_combout ))) # (!\du_mem|s_memory~1438_combout  & (\du_mem|s_memory~1433_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1438_combout ))))

	.dataa(\du_mem|s_memory~1433_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1438_combout ),
	.datad(\du_mem|s_memory~1440_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1441_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1441 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1441 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~242 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~242 .is_wysiwyg = "true";
defparam \du_mem|s_memory~242 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~210 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~210 .is_wysiwyg = "true";
defparam \du_mem|s_memory~210 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~178 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~178 .is_wysiwyg = "true";
defparam \du_mem|s_memory~178 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1442 (
// Equation(s):
// \du_mem|s_memory~1442_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~210_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~178_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~210_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~178_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1442_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1442 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1442 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~274 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~274 .is_wysiwyg = "true";
defparam \du_mem|s_memory~274 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1443 (
// Equation(s):
// \du_mem|s_memory~1443_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1442_combout  & ((\du_mem|s_memory~274_q ))) # (!\du_mem|s_memory~1442_combout  & (\du_mem|s_memory~242_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1442_combout ))))

	.dataa(\du_mem|s_memory~242_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1442_combout ),
	.datad(\du_mem|s_memory~274_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1443_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1443 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1443 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~338 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~338 .is_wysiwyg = "true";
defparam \du_mem|s_memory~338 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~370 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~370 .is_wysiwyg = "true";
defparam \du_mem|s_memory~370 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~306 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~306 .is_wysiwyg = "true";
defparam \du_mem|s_memory~306 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1444 (
// Equation(s):
// \du_mem|s_memory~1444_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~370_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~306_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~370_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~306_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1444_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1444 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1444 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~402 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~402 .is_wysiwyg = "true";
defparam \du_mem|s_memory~402 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1445 (
// Equation(s):
// \du_mem|s_memory~1445_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1444_combout  & ((\du_mem|s_memory~402_q ))) # (!\du_mem|s_memory~1444_combout  & (\du_mem|s_memory~338_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1444_combout ))))

	.dataa(\du_mem|s_memory~338_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1444_combout ),
	.datad(\du_mem|s_memory~402_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1445_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1445 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1445 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~82 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~82 .is_wysiwyg = "true";
defparam \du_mem|s_memory~82 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~114 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~114 .is_wysiwyg = "true";
defparam \du_mem|s_memory~114 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~50 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~50 .is_wysiwyg = "true";
defparam \du_mem|s_memory~50 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1446 (
// Equation(s):
// \du_mem|s_memory~1446_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~114_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~50_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~114_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~50_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1446_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1446 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1446 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~146 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~146 .is_wysiwyg = "true";
defparam \du_mem|s_memory~146 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1447 (
// Equation(s):
// \du_mem|s_memory~1447_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1446_combout  & ((\du_mem|s_memory~146_q ))) # (!\du_mem|s_memory~1446_combout  & (\du_mem|s_memory~82_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1446_combout ))))

	.dataa(\du_mem|s_memory~82_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1446_combout ),
	.datad(\du_mem|s_memory~146_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1447_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1447 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1447 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1448 (
// Equation(s):
// \du_mem|s_memory~1448_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1445_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1447_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1445_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1447_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1448_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1448 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1448 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~498 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~498 .is_wysiwyg = "true";
defparam \du_mem|s_memory~498 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~466 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~466 .is_wysiwyg = "true";
defparam \du_mem|s_memory~466 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~434 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~434 .is_wysiwyg = "true";
defparam \du_mem|s_memory~434 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1449 (
// Equation(s):
// \du_mem|s_memory~1449_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~466_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~434_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~466_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~434_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1449_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1449 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1449 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~530 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~530 .is_wysiwyg = "true";
defparam \du_mem|s_memory~530 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1450 (
// Equation(s):
// \du_mem|s_memory~1450_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1449_combout  & ((\du_mem|s_memory~530_q ))) # (!\du_mem|s_memory~1449_combout  & (\du_mem|s_memory~498_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1449_combout ))))

	.dataa(\du_mem|s_memory~498_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1449_combout ),
	.datad(\du_mem|s_memory~530_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1450_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1450 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1450 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1451 (
// Equation(s):
// \du_mem|s_memory~1451_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1448_combout  & ((\du_mem|s_memory~1450_combout ))) # (!\du_mem|s_memory~1448_combout  & (\du_mem|s_memory~1443_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1448_combout ))))

	.dataa(\du_mem|s_memory~1443_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1448_combout ),
	.datad(\du_mem|s_memory~1450_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1451_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1451 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1451 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~722 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~722 .is_wysiwyg = "true";
defparam \du_mem|s_memory~722 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~850 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~850 .is_wysiwyg = "true";
defparam \du_mem|s_memory~850 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~594 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~594 .is_wysiwyg = "true";
defparam \du_mem|s_memory~594 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1452 (
// Equation(s):
// \du_mem|s_memory~1452_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~850_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~594_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~850_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~594_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1452_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1452 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1452 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~978 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~978 .is_wysiwyg = "true";
defparam \du_mem|s_memory~978 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1453 (
// Equation(s):
// \du_mem|s_memory~1453_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1452_combout  & ((\du_mem|s_memory~978_q ))) # (!\du_mem|s_memory~1452_combout  & (\du_mem|s_memory~722_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1452_combout ))))

	.dataa(\du_mem|s_memory~722_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1452_combout ),
	.datad(\du_mem|s_memory~978_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1453_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1453 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1453 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~882 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~882 .is_wysiwyg = "true";
defparam \du_mem|s_memory~882 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~754 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~754 .is_wysiwyg = "true";
defparam \du_mem|s_memory~754 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~626 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~626 .is_wysiwyg = "true";
defparam \du_mem|s_memory~626 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1454 (
// Equation(s):
// \du_mem|s_memory~1454_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~754_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~626_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~754_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~626_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1454_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1454 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1454 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1010 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1010 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1010 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1455 (
// Equation(s):
// \du_mem|s_memory~1455_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1454_combout  & ((\du_mem|s_memory~1010_q ))) # (!\du_mem|s_memory~1454_combout  & (\du_mem|s_memory~882_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1454_combout ))))

	.dataa(\du_mem|s_memory~882_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1454_combout ),
	.datad(\du_mem|s_memory~1010_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1455_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1455 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1455 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~818 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~818 .is_wysiwyg = "true";
defparam \du_mem|s_memory~818 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~690 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~690 .is_wysiwyg = "true";
defparam \du_mem|s_memory~690 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~562 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~562 .is_wysiwyg = "true";
defparam \du_mem|s_memory~562 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1456 (
// Equation(s):
// \du_mem|s_memory~1456_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~690_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~562_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~690_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~562_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1456_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1456 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1456 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~946 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~946 .is_wysiwyg = "true";
defparam \du_mem|s_memory~946 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1457 (
// Equation(s):
// \du_mem|s_memory~1457_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1456_combout  & ((\du_mem|s_memory~946_q ))) # (!\du_mem|s_memory~1456_combout  & (\du_mem|s_memory~818_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1456_combout ))))

	.dataa(\du_mem|s_memory~818_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1456_combout ),
	.datad(\du_mem|s_memory~946_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1457_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1457 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1457 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1458 (
// Equation(s):
// \du_mem|s_memory~1458_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1455_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1457_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1455_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1457_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1458_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1458 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1458 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~786 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~786 .is_wysiwyg = "true";
defparam \du_mem|s_memory~786 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~914 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~914 .is_wysiwyg = "true";
defparam \du_mem|s_memory~914 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~658 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~658 .is_wysiwyg = "true";
defparam \du_mem|s_memory~658 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1459 (
// Equation(s):
// \du_mem|s_memory~1459_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~914_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~658_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~914_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~658_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1459_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1459 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1459 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1042 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1042_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1042 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1042 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1460 (
// Equation(s):
// \du_mem|s_memory~1460_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1459_combout  & ((\du_mem|s_memory~1042_q ))) # (!\du_mem|s_memory~1459_combout  & (\du_mem|s_memory~786_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1459_combout ))))

	.dataa(\du_mem|s_memory~786_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1459_combout ),
	.datad(\du_mem|s_memory~1042_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1460_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1460 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1460 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1461 (
// Equation(s):
// \du_mem|s_memory~1461_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1458_combout  & ((\du_mem|s_memory~1460_combout ))) # (!\du_mem|s_memory~1458_combout  & (\du_mem|s_memory~1453_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1458_combout ))))

	.dataa(\du_mem|s_memory~1453_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1458_combout ),
	.datad(\du_mem|s_memory~1460_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1461_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1461 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1461 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~369 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~369 .is_wysiwyg = "true";
defparam \du_mem|s_memory~369 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~337 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~337 .is_wysiwyg = "true";
defparam \du_mem|s_memory~337 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~305 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~305 .is_wysiwyg = "true";
defparam \du_mem|s_memory~305 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1462 (
// Equation(s):
// \du_mem|s_memory~1462_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~337_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~305_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~337_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~305_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1462_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1462 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1462 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~401 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~401 .is_wysiwyg = "true";
defparam \du_mem|s_memory~401 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1463 (
// Equation(s):
// \du_mem|s_memory~1463_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1462_combout  & ((\du_mem|s_memory~401_q ))) # (!\du_mem|s_memory~1462_combout  & (\du_mem|s_memory~369_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1462_combout ))))

	.dataa(\du_mem|s_memory~369_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1462_combout ),
	.datad(\du_mem|s_memory~401_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1463_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1463 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1463 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~209 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~209 .is_wysiwyg = "true";
defparam \du_mem|s_memory~209 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~241 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~241 .is_wysiwyg = "true";
defparam \du_mem|s_memory~241 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~177 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~177 .is_wysiwyg = "true";
defparam \du_mem|s_memory~177 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1464 (
// Equation(s):
// \du_mem|s_memory~1464_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~241_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~177_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~241_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~177_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1464_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1464 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1464 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~273 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~273 .is_wysiwyg = "true";
defparam \du_mem|s_memory~273 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1465 (
// Equation(s):
// \du_mem|s_memory~1465_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1464_combout  & ((\du_mem|s_memory~273_q ))) # (!\du_mem|s_memory~1464_combout  & (\du_mem|s_memory~209_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1464_combout ))))

	.dataa(\du_mem|s_memory~209_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1464_combout ),
	.datad(\du_mem|s_memory~273_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1465_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1465 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1465 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~113 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~113 .is_wysiwyg = "true";
defparam \du_mem|s_memory~113 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~81 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~81 .is_wysiwyg = "true";
defparam \du_mem|s_memory~81 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~49 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~49 .is_wysiwyg = "true";
defparam \du_mem|s_memory~49 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1466 (
// Equation(s):
// \du_mem|s_memory~1466_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~81_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~49_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~81_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~49_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1466_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1466 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1466 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~145 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~145 .is_wysiwyg = "true";
defparam \du_mem|s_memory~145 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1467 (
// Equation(s):
// \du_mem|s_memory~1467_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1466_combout  & ((\du_mem|s_memory~145_q ))) # (!\du_mem|s_memory~1466_combout  & (\du_mem|s_memory~113_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1466_combout ))))

	.dataa(\du_mem|s_memory~113_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1466_combout ),
	.datad(\du_mem|s_memory~145_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1467_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1467 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1467 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1468 (
// Equation(s):
// \du_mem|s_memory~1468_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1465_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1467_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1465_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1467_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1468_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1468 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1468 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~465 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~465 .is_wysiwyg = "true";
defparam \du_mem|s_memory~465 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~497 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~497 .is_wysiwyg = "true";
defparam \du_mem|s_memory~497 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~433 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~433 .is_wysiwyg = "true";
defparam \du_mem|s_memory~433 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1469 (
// Equation(s):
// \du_mem|s_memory~1469_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~497_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~433_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~497_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~433_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1469_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1469 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1469 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~529 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~529 .is_wysiwyg = "true";
defparam \du_mem|s_memory~529 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1470 (
// Equation(s):
// \du_mem|s_memory~1470_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1469_combout  & ((\du_mem|s_memory~529_q ))) # (!\du_mem|s_memory~1469_combout  & (\du_mem|s_memory~465_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1469_combout ))))

	.dataa(\du_mem|s_memory~465_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1469_combout ),
	.datad(\du_mem|s_memory~529_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1470_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1470 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1470 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1471 (
// Equation(s):
// \du_mem|s_memory~1471_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1468_combout  & ((\du_mem|s_memory~1470_combout ))) # (!\du_mem|s_memory~1468_combout  & (\du_mem|s_memory~1463_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1468_combout ))))

	.dataa(\du_mem|s_memory~1463_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1468_combout ),
	.datad(\du_mem|s_memory~1470_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1471_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1471 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1471 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~753 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~753 .is_wysiwyg = "true";
defparam \du_mem|s_memory~753 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~881 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~881 .is_wysiwyg = "true";
defparam \du_mem|s_memory~881 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~625 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~625 .is_wysiwyg = "true";
defparam \du_mem|s_memory~625 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1472 (
// Equation(s):
// \du_mem|s_memory~1472_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~881_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~625_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~881_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~625_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1472_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1472 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1472 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1009 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1009 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1009 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1473 (
// Equation(s):
// \du_mem|s_memory~1473_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1472_combout  & ((\du_mem|s_memory~1009_q ))) # (!\du_mem|s_memory~1472_combout  & (\du_mem|s_memory~753_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1472_combout ))))

	.dataa(\du_mem|s_memory~753_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1472_combout ),
	.datad(\du_mem|s_memory~1009_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1473_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1473 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1473 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~849 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~849 .is_wysiwyg = "true";
defparam \du_mem|s_memory~849 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~721 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~721 .is_wysiwyg = "true";
defparam \du_mem|s_memory~721 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~593 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~593 .is_wysiwyg = "true";
defparam \du_mem|s_memory~593 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1474 (
// Equation(s):
// \du_mem|s_memory~1474_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~721_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~593_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~721_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~593_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1474_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1474 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1474 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~977 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~977 .is_wysiwyg = "true";
defparam \du_mem|s_memory~977 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1475 (
// Equation(s):
// \du_mem|s_memory~1475_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1474_combout  & ((\du_mem|s_memory~977_q ))) # (!\du_mem|s_memory~1474_combout  & (\du_mem|s_memory~849_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1474_combout ))))

	.dataa(\du_mem|s_memory~849_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1474_combout ),
	.datad(\du_mem|s_memory~977_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1475_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1475 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1475 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~689 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~689 .is_wysiwyg = "true";
defparam \du_mem|s_memory~689 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~817 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~817 .is_wysiwyg = "true";
defparam \du_mem|s_memory~817 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~561 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~561 .is_wysiwyg = "true";
defparam \du_mem|s_memory~561 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1476 (
// Equation(s):
// \du_mem|s_memory~1476_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~817_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~561_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~817_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~561_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1476_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1476 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1476 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~945 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~945 .is_wysiwyg = "true";
defparam \du_mem|s_memory~945 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1477 (
// Equation(s):
// \du_mem|s_memory~1477_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1476_combout  & ((\du_mem|s_memory~945_q ))) # (!\du_mem|s_memory~1476_combout  & (\du_mem|s_memory~689_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1476_combout ))))

	.dataa(\du_mem|s_memory~689_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1476_combout ),
	.datad(\du_mem|s_memory~945_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1477_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1477 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1477 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1478 (
// Equation(s):
// \du_mem|s_memory~1478_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1475_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1477_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1475_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1477_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1478_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1478 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1478 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~913 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~913 .is_wysiwyg = "true";
defparam \du_mem|s_memory~913 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~785 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~785 .is_wysiwyg = "true";
defparam \du_mem|s_memory~785 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~657 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~657 .is_wysiwyg = "true";
defparam \du_mem|s_memory~657 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1479 (
// Equation(s):
// \du_mem|s_memory~1479_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~785_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~657_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~785_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~657_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1479_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1479 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1479 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1041 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1041_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1041 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1041 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1480 (
// Equation(s):
// \du_mem|s_memory~1480_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1479_combout  & ((\du_mem|s_memory~1041_q ))) # (!\du_mem|s_memory~1479_combout  & (\du_mem|s_memory~913_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1479_combout ))))

	.dataa(\du_mem|s_memory~913_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1479_combout ),
	.datad(\du_mem|s_memory~1041_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1480_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1480 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1480 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1481 (
// Equation(s):
// \du_mem|s_memory~1481_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1478_combout  & ((\du_mem|s_memory~1480_combout ))) # (!\du_mem|s_memory~1478_combout  & (\du_mem|s_memory~1473_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1478_combout ))))

	.dataa(\du_mem|s_memory~1473_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1478_combout ),
	.datad(\du_mem|s_memory~1480_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1481_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1481 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1481 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~240 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~240 .is_wysiwyg = "true";
defparam \du_mem|s_memory~240 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~208 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~208 .is_wysiwyg = "true";
defparam \du_mem|s_memory~208 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~176 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~176 .is_wysiwyg = "true";
defparam \du_mem|s_memory~176 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1482 (
// Equation(s):
// \du_mem|s_memory~1482_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~208_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~176_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~208_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~176_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1482_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1482 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1482 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~272 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~272 .is_wysiwyg = "true";
defparam \du_mem|s_memory~272 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1483 (
// Equation(s):
// \du_mem|s_memory~1483_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1482_combout  & ((\du_mem|s_memory~272_q ))) # (!\du_mem|s_memory~1482_combout  & (\du_mem|s_memory~240_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1482_combout ))))

	.dataa(\du_mem|s_memory~240_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1482_combout ),
	.datad(\du_mem|s_memory~272_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1483_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1483 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1483 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~336 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~336 .is_wysiwyg = "true";
defparam \du_mem|s_memory~336 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~368 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~368 .is_wysiwyg = "true";
defparam \du_mem|s_memory~368 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~304 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~304 .is_wysiwyg = "true";
defparam \du_mem|s_memory~304 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1484 (
// Equation(s):
// \du_mem|s_memory~1484_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~368_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~304_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~368_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~304_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1484_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1484 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1484 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~400 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~400 .is_wysiwyg = "true";
defparam \du_mem|s_memory~400 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1485 (
// Equation(s):
// \du_mem|s_memory~1485_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1484_combout  & ((\du_mem|s_memory~400_q ))) # (!\du_mem|s_memory~1484_combout  & (\du_mem|s_memory~336_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1484_combout ))))

	.dataa(\du_mem|s_memory~336_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1484_combout ),
	.datad(\du_mem|s_memory~400_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1485_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1485 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1485 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~80 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~80 .is_wysiwyg = "true";
defparam \du_mem|s_memory~80 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~112 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~112 .is_wysiwyg = "true";
defparam \du_mem|s_memory~112 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~48 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~48 .is_wysiwyg = "true";
defparam \du_mem|s_memory~48 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1486 (
// Equation(s):
// \du_mem|s_memory~1486_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~112_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~48_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~112_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~48_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1486_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1486 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1486 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~144 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~144 .is_wysiwyg = "true";
defparam \du_mem|s_memory~144 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1487 (
// Equation(s):
// \du_mem|s_memory~1487_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1486_combout  & ((\du_mem|s_memory~144_q ))) # (!\du_mem|s_memory~1486_combout  & (\du_mem|s_memory~80_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1486_combout ))))

	.dataa(\du_mem|s_memory~80_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1486_combout ),
	.datad(\du_mem|s_memory~144_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1487_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1487 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1487 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1488 (
// Equation(s):
// \du_mem|s_memory~1488_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1485_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1487_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1485_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1487_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1488_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1488 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1488 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~496 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~496 .is_wysiwyg = "true";
defparam \du_mem|s_memory~496 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~464 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~464 .is_wysiwyg = "true";
defparam \du_mem|s_memory~464 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~432 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~432 .is_wysiwyg = "true";
defparam \du_mem|s_memory~432 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1489 (
// Equation(s):
// \du_mem|s_memory~1489_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~464_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~432_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~464_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~432_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1489_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1489 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1489 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~528 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~528 .is_wysiwyg = "true";
defparam \du_mem|s_memory~528 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1490 (
// Equation(s):
// \du_mem|s_memory~1490_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1489_combout  & ((\du_mem|s_memory~528_q ))) # (!\du_mem|s_memory~1489_combout  & (\du_mem|s_memory~496_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1489_combout ))))

	.dataa(\du_mem|s_memory~496_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1489_combout ),
	.datad(\du_mem|s_memory~528_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1490_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1490 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1490 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1491 (
// Equation(s):
// \du_mem|s_memory~1491_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1488_combout  & ((\du_mem|s_memory~1490_combout ))) # (!\du_mem|s_memory~1488_combout  & (\du_mem|s_memory~1483_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1488_combout ))))

	.dataa(\du_mem|s_memory~1483_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1488_combout ),
	.datad(\du_mem|s_memory~1490_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1491_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1491 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1491 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~720 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~720 .is_wysiwyg = "true";
defparam \du_mem|s_memory~720 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~848 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~848 .is_wysiwyg = "true";
defparam \du_mem|s_memory~848 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~592 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~592 .is_wysiwyg = "true";
defparam \du_mem|s_memory~592 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1492 (
// Equation(s):
// \du_mem|s_memory~1492_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~848_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~592_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~848_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~592_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1492_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1492 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1492 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~976 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~976 .is_wysiwyg = "true";
defparam \du_mem|s_memory~976 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1493 (
// Equation(s):
// \du_mem|s_memory~1493_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1492_combout  & ((\du_mem|s_memory~976_q ))) # (!\du_mem|s_memory~1492_combout  & (\du_mem|s_memory~720_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1492_combout ))))

	.dataa(\du_mem|s_memory~720_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1492_combout ),
	.datad(\du_mem|s_memory~976_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1493_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1493 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1493 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~880 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~880 .is_wysiwyg = "true";
defparam \du_mem|s_memory~880 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~752 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~752 .is_wysiwyg = "true";
defparam \du_mem|s_memory~752 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~624 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~624 .is_wysiwyg = "true";
defparam \du_mem|s_memory~624 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1494 (
// Equation(s):
// \du_mem|s_memory~1494_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~752_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~624_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~752_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~624_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1494_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1494 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1494 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1008 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1008 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1008 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1495 (
// Equation(s):
// \du_mem|s_memory~1495_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1494_combout  & ((\du_mem|s_memory~1008_q ))) # (!\du_mem|s_memory~1494_combout  & (\du_mem|s_memory~880_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1494_combout ))))

	.dataa(\du_mem|s_memory~880_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1494_combout ),
	.datad(\du_mem|s_memory~1008_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1495_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1495 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1495 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~816 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~816 .is_wysiwyg = "true";
defparam \du_mem|s_memory~816 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~688 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~688 .is_wysiwyg = "true";
defparam \du_mem|s_memory~688 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~560 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~560 .is_wysiwyg = "true";
defparam \du_mem|s_memory~560 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1496 (
// Equation(s):
// \du_mem|s_memory~1496_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~688_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~560_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~688_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~560_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1496_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1496 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1496 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~944 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~944 .is_wysiwyg = "true";
defparam \du_mem|s_memory~944 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1497 (
// Equation(s):
// \du_mem|s_memory~1497_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1496_combout  & ((\du_mem|s_memory~944_q ))) # (!\du_mem|s_memory~1496_combout  & (\du_mem|s_memory~816_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1496_combout ))))

	.dataa(\du_mem|s_memory~816_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1496_combout ),
	.datad(\du_mem|s_memory~944_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1497_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1497 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1497 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1498 (
// Equation(s):
// \du_mem|s_memory~1498_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1495_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1497_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1495_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1497_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1498_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1498 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1498 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~784 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~784 .is_wysiwyg = "true";
defparam \du_mem|s_memory~784 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~912 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~912 .is_wysiwyg = "true";
defparam \du_mem|s_memory~912 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~656 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~656 .is_wysiwyg = "true";
defparam \du_mem|s_memory~656 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1499 (
// Equation(s):
// \du_mem|s_memory~1499_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~912_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~656_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~912_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~656_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1499_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1499 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1499 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1040 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1040_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1040 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1040 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1500 (
// Equation(s):
// \du_mem|s_memory~1500_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1499_combout  & ((\du_mem|s_memory~1040_q ))) # (!\du_mem|s_memory~1499_combout  & (\du_mem|s_memory~784_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1499_combout ))))

	.dataa(\du_mem|s_memory~784_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1499_combout ),
	.datad(\du_mem|s_memory~1040_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1500_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1500 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1500 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1501 (
// Equation(s):
// \du_mem|s_memory~1501_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1498_combout  & ((\du_mem|s_memory~1500_combout ))) # (!\du_mem|s_memory~1498_combout  & (\du_mem|s_memory~1493_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1498_combout ))))

	.dataa(\du_mem|s_memory~1493_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1498_combout ),
	.datad(\du_mem|s_memory~1500_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1501_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1501 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1501 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~367 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~367 .is_wysiwyg = "true";
defparam \du_mem|s_memory~367 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~335 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~335 .is_wysiwyg = "true";
defparam \du_mem|s_memory~335 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~303 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~303 .is_wysiwyg = "true";
defparam \du_mem|s_memory~303 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1502 (
// Equation(s):
// \du_mem|s_memory~1502_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~335_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~303_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~335_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~303_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1502_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1502 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1502 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~399 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~399 .is_wysiwyg = "true";
defparam \du_mem|s_memory~399 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1503 (
// Equation(s):
// \du_mem|s_memory~1503_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1502_combout  & ((\du_mem|s_memory~399_q ))) # (!\du_mem|s_memory~1502_combout  & (\du_mem|s_memory~367_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1502_combout ))))

	.dataa(\du_mem|s_memory~367_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1502_combout ),
	.datad(\du_mem|s_memory~399_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1503_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1503 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1503 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~207 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~207 .is_wysiwyg = "true";
defparam \du_mem|s_memory~207 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~239 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~239 .is_wysiwyg = "true";
defparam \du_mem|s_memory~239 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~175 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~175 .is_wysiwyg = "true";
defparam \du_mem|s_memory~175 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1504 (
// Equation(s):
// \du_mem|s_memory~1504_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~239_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~175_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~239_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~175_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1504_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1504 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1504 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~271 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~271 .is_wysiwyg = "true";
defparam \du_mem|s_memory~271 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1505 (
// Equation(s):
// \du_mem|s_memory~1505_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1504_combout  & ((\du_mem|s_memory~271_q ))) # (!\du_mem|s_memory~1504_combout  & (\du_mem|s_memory~207_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1504_combout ))))

	.dataa(\du_mem|s_memory~207_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1504_combout ),
	.datad(\du_mem|s_memory~271_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1505_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1505 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1505 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~111 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~111 .is_wysiwyg = "true";
defparam \du_mem|s_memory~111 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~79 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~79 .is_wysiwyg = "true";
defparam \du_mem|s_memory~79 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~47 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~47 .is_wysiwyg = "true";
defparam \du_mem|s_memory~47 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1506 (
// Equation(s):
// \du_mem|s_memory~1506_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~79_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~47_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~79_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~47_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1506_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1506 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1506 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~143 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~143 .is_wysiwyg = "true";
defparam \du_mem|s_memory~143 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1507 (
// Equation(s):
// \du_mem|s_memory~1507_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1506_combout  & ((\du_mem|s_memory~143_q ))) # (!\du_mem|s_memory~1506_combout  & (\du_mem|s_memory~111_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1506_combout ))))

	.dataa(\du_mem|s_memory~111_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1506_combout ),
	.datad(\du_mem|s_memory~143_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1507_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1507 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1507 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1508 (
// Equation(s):
// \du_mem|s_memory~1508_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1505_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1507_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1505_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1507_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1508_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1508 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1508 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~463 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~463 .is_wysiwyg = "true";
defparam \du_mem|s_memory~463 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~495 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~495 .is_wysiwyg = "true";
defparam \du_mem|s_memory~495 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~431 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~431 .is_wysiwyg = "true";
defparam \du_mem|s_memory~431 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1509 (
// Equation(s):
// \du_mem|s_memory~1509_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~495_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~431_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~495_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~431_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1509_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1509 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1509 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~527 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~527 .is_wysiwyg = "true";
defparam \du_mem|s_memory~527 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1510 (
// Equation(s):
// \du_mem|s_memory~1510_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1509_combout  & ((\du_mem|s_memory~527_q ))) # (!\du_mem|s_memory~1509_combout  & (\du_mem|s_memory~463_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1509_combout ))))

	.dataa(\du_mem|s_memory~463_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1509_combout ),
	.datad(\du_mem|s_memory~527_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1510_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1510 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1510 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1511 (
// Equation(s):
// \du_mem|s_memory~1511_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1508_combout  & ((\du_mem|s_memory~1510_combout ))) # (!\du_mem|s_memory~1508_combout  & (\du_mem|s_memory~1503_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1508_combout ))))

	.dataa(\du_mem|s_memory~1503_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1508_combout ),
	.datad(\du_mem|s_memory~1510_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1511_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1511 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1511 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~751 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~751 .is_wysiwyg = "true";
defparam \du_mem|s_memory~751 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~879 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~879 .is_wysiwyg = "true";
defparam \du_mem|s_memory~879 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~623 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~623 .is_wysiwyg = "true";
defparam \du_mem|s_memory~623 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1512 (
// Equation(s):
// \du_mem|s_memory~1512_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~879_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~623_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~879_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~623_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1512_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1512 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1512 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1007 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1007 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1007 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1513 (
// Equation(s):
// \du_mem|s_memory~1513_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1512_combout  & ((\du_mem|s_memory~1007_q ))) # (!\du_mem|s_memory~1512_combout  & (\du_mem|s_memory~751_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1512_combout ))))

	.dataa(\du_mem|s_memory~751_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1512_combout ),
	.datad(\du_mem|s_memory~1007_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1513_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1513 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1513 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~847 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~847 .is_wysiwyg = "true";
defparam \du_mem|s_memory~847 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~719 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~719 .is_wysiwyg = "true";
defparam \du_mem|s_memory~719 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~591 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~591 .is_wysiwyg = "true";
defparam \du_mem|s_memory~591 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1514 (
// Equation(s):
// \du_mem|s_memory~1514_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~719_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~591_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~719_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~591_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1514_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1514 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1514 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~975 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~975 .is_wysiwyg = "true";
defparam \du_mem|s_memory~975 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1515 (
// Equation(s):
// \du_mem|s_memory~1515_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1514_combout  & ((\du_mem|s_memory~975_q ))) # (!\du_mem|s_memory~1514_combout  & (\du_mem|s_memory~847_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1514_combout ))))

	.dataa(\du_mem|s_memory~847_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1514_combout ),
	.datad(\du_mem|s_memory~975_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1515_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1515 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1515 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~687 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~687 .is_wysiwyg = "true";
defparam \du_mem|s_memory~687 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~815 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~815 .is_wysiwyg = "true";
defparam \du_mem|s_memory~815 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~559 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~559 .is_wysiwyg = "true";
defparam \du_mem|s_memory~559 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1516 (
// Equation(s):
// \du_mem|s_memory~1516_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~815_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~559_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~815_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~559_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1516_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1516 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1516 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~943 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~943 .is_wysiwyg = "true";
defparam \du_mem|s_memory~943 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1517 (
// Equation(s):
// \du_mem|s_memory~1517_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1516_combout  & ((\du_mem|s_memory~943_q ))) # (!\du_mem|s_memory~1516_combout  & (\du_mem|s_memory~687_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1516_combout ))))

	.dataa(\du_mem|s_memory~687_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1516_combout ),
	.datad(\du_mem|s_memory~943_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1517_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1517 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1517 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1518 (
// Equation(s):
// \du_mem|s_memory~1518_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1515_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1517_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1515_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1517_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1518_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1518 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1518 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~911 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~911 .is_wysiwyg = "true";
defparam \du_mem|s_memory~911 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~783 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~783 .is_wysiwyg = "true";
defparam \du_mem|s_memory~783 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~655 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~655 .is_wysiwyg = "true";
defparam \du_mem|s_memory~655 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1519 (
// Equation(s):
// \du_mem|s_memory~1519_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~783_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~655_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~783_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~655_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1519_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1519 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1519 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1039 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1039_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1039 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1039 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1520 (
// Equation(s):
// \du_mem|s_memory~1520_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1519_combout  & ((\du_mem|s_memory~1039_q ))) # (!\du_mem|s_memory~1519_combout  & (\du_mem|s_memory~911_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1519_combout ))))

	.dataa(\du_mem|s_memory~911_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1519_combout ),
	.datad(\du_mem|s_memory~1039_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1520_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1520 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1520 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1521 (
// Equation(s):
// \du_mem|s_memory~1521_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1518_combout  & ((\du_mem|s_memory~1520_combout ))) # (!\du_mem|s_memory~1518_combout  & (\du_mem|s_memory~1513_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1518_combout ))))

	.dataa(\du_mem|s_memory~1513_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1518_combout ),
	.datad(\du_mem|s_memory~1520_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1521_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1521 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1521 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~238 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~238 .is_wysiwyg = "true";
defparam \du_mem|s_memory~238 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~206 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~206 .is_wysiwyg = "true";
defparam \du_mem|s_memory~206 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~174 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~174 .is_wysiwyg = "true";
defparam \du_mem|s_memory~174 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1522 (
// Equation(s):
// \du_mem|s_memory~1522_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~206_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~174_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~206_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~174_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1522_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1522 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1522 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~270 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~270 .is_wysiwyg = "true";
defparam \du_mem|s_memory~270 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1523 (
// Equation(s):
// \du_mem|s_memory~1523_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1522_combout  & ((\du_mem|s_memory~270_q ))) # (!\du_mem|s_memory~1522_combout  & (\du_mem|s_memory~238_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1522_combout ))))

	.dataa(\du_mem|s_memory~238_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1522_combout ),
	.datad(\du_mem|s_memory~270_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1523_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1523 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1523 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~334 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~334 .is_wysiwyg = "true";
defparam \du_mem|s_memory~334 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~366 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~366 .is_wysiwyg = "true";
defparam \du_mem|s_memory~366 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~302 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~302 .is_wysiwyg = "true";
defparam \du_mem|s_memory~302 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1524 (
// Equation(s):
// \du_mem|s_memory~1524_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~366_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~302_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~366_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~302_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1524_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1524 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1524 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~398 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~398 .is_wysiwyg = "true";
defparam \du_mem|s_memory~398 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1525 (
// Equation(s):
// \du_mem|s_memory~1525_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1524_combout  & ((\du_mem|s_memory~398_q ))) # (!\du_mem|s_memory~1524_combout  & (\du_mem|s_memory~334_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1524_combout ))))

	.dataa(\du_mem|s_memory~334_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1524_combout ),
	.datad(\du_mem|s_memory~398_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1525_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1525 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1525 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~78 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~78 .is_wysiwyg = "true";
defparam \du_mem|s_memory~78 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~110 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~110 .is_wysiwyg = "true";
defparam \du_mem|s_memory~110 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~46 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~46 .is_wysiwyg = "true";
defparam \du_mem|s_memory~46 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1526 (
// Equation(s):
// \du_mem|s_memory~1526_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~110_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~46_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~110_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~46_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1526_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1526 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1526 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~142 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~142 .is_wysiwyg = "true";
defparam \du_mem|s_memory~142 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1527 (
// Equation(s):
// \du_mem|s_memory~1527_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1526_combout  & ((\du_mem|s_memory~142_q ))) # (!\du_mem|s_memory~1526_combout  & (\du_mem|s_memory~78_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1526_combout ))))

	.dataa(\du_mem|s_memory~78_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1526_combout ),
	.datad(\du_mem|s_memory~142_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1527_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1527 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1527 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1528 (
// Equation(s):
// \du_mem|s_memory~1528_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1525_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1527_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1525_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1527_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1528_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1528 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1528 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~494 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~494 .is_wysiwyg = "true";
defparam \du_mem|s_memory~494 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~462 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~462 .is_wysiwyg = "true";
defparam \du_mem|s_memory~462 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~430 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~430 .is_wysiwyg = "true";
defparam \du_mem|s_memory~430 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1529 (
// Equation(s):
// \du_mem|s_memory~1529_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~462_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~430_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~462_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~430_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1529_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1529 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1529 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~526 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~526 .is_wysiwyg = "true";
defparam \du_mem|s_memory~526 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1530 (
// Equation(s):
// \du_mem|s_memory~1530_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1529_combout  & ((\du_mem|s_memory~526_q ))) # (!\du_mem|s_memory~1529_combout  & (\du_mem|s_memory~494_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1529_combout ))))

	.dataa(\du_mem|s_memory~494_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1529_combout ),
	.datad(\du_mem|s_memory~526_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1530_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1530 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1530 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1531 (
// Equation(s):
// \du_mem|s_memory~1531_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1528_combout  & ((\du_mem|s_memory~1530_combout ))) # (!\du_mem|s_memory~1528_combout  & (\du_mem|s_memory~1523_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1528_combout ))))

	.dataa(\du_mem|s_memory~1523_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1528_combout ),
	.datad(\du_mem|s_memory~1530_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1531_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1531 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1531 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~718 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~718 .is_wysiwyg = "true";
defparam \du_mem|s_memory~718 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~846 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~846 .is_wysiwyg = "true";
defparam \du_mem|s_memory~846 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~590 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~590 .is_wysiwyg = "true";
defparam \du_mem|s_memory~590 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1532 (
// Equation(s):
// \du_mem|s_memory~1532_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~846_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~590_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~846_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~590_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1532_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1532 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1532 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~974 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~974 .is_wysiwyg = "true";
defparam \du_mem|s_memory~974 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1533 (
// Equation(s):
// \du_mem|s_memory~1533_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1532_combout  & ((\du_mem|s_memory~974_q ))) # (!\du_mem|s_memory~1532_combout  & (\du_mem|s_memory~718_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1532_combout ))))

	.dataa(\du_mem|s_memory~718_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1532_combout ),
	.datad(\du_mem|s_memory~974_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1533_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1533 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1533 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~878 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~878 .is_wysiwyg = "true";
defparam \du_mem|s_memory~878 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~750 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~750 .is_wysiwyg = "true";
defparam \du_mem|s_memory~750 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~622 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~622 .is_wysiwyg = "true";
defparam \du_mem|s_memory~622 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1534 (
// Equation(s):
// \du_mem|s_memory~1534_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~750_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~622_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~750_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~622_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1534_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1534 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1534 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1006 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1006 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1006 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1535 (
// Equation(s):
// \du_mem|s_memory~1535_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1534_combout  & ((\du_mem|s_memory~1006_q ))) # (!\du_mem|s_memory~1534_combout  & (\du_mem|s_memory~878_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1534_combout ))))

	.dataa(\du_mem|s_memory~878_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1534_combout ),
	.datad(\du_mem|s_memory~1006_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1535_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1535 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1535 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~814 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~814 .is_wysiwyg = "true";
defparam \du_mem|s_memory~814 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~686 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~686 .is_wysiwyg = "true";
defparam \du_mem|s_memory~686 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~558 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~558 .is_wysiwyg = "true";
defparam \du_mem|s_memory~558 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1536 (
// Equation(s):
// \du_mem|s_memory~1536_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~686_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~558_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~686_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~558_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1536_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1536 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1536 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~942 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~942 .is_wysiwyg = "true";
defparam \du_mem|s_memory~942 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1537 (
// Equation(s):
// \du_mem|s_memory~1537_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1536_combout  & ((\du_mem|s_memory~942_q ))) # (!\du_mem|s_memory~1536_combout  & (\du_mem|s_memory~814_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1536_combout ))))

	.dataa(\du_mem|s_memory~814_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1536_combout ),
	.datad(\du_mem|s_memory~942_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1537_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1537 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1537 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1538 (
// Equation(s):
// \du_mem|s_memory~1538_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1535_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1537_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1535_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1537_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1538_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1538 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1538 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~782 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~782 .is_wysiwyg = "true";
defparam \du_mem|s_memory~782 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~910 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~910 .is_wysiwyg = "true";
defparam \du_mem|s_memory~910 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~654 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~654 .is_wysiwyg = "true";
defparam \du_mem|s_memory~654 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1539 (
// Equation(s):
// \du_mem|s_memory~1539_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~910_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~654_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~910_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~654_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1539_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1539 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1539 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1038 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1038_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1038 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1038 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1540 (
// Equation(s):
// \du_mem|s_memory~1540_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1539_combout  & ((\du_mem|s_memory~1038_q ))) # (!\du_mem|s_memory~1539_combout  & (\du_mem|s_memory~782_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1539_combout ))))

	.dataa(\du_mem|s_memory~782_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1539_combout ),
	.datad(\du_mem|s_memory~1038_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1540_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1540 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1540 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1541 (
// Equation(s):
// \du_mem|s_memory~1541_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1538_combout  & ((\du_mem|s_memory~1540_combout ))) # (!\du_mem|s_memory~1538_combout  & (\du_mem|s_memory~1533_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1538_combout ))))

	.dataa(\du_mem|s_memory~1533_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1538_combout ),
	.datad(\du_mem|s_memory~1540_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1541_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1541 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1541 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~365 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~365 .is_wysiwyg = "true";
defparam \du_mem|s_memory~365 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~333 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~333 .is_wysiwyg = "true";
defparam \du_mem|s_memory~333 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~301 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~301 .is_wysiwyg = "true";
defparam \du_mem|s_memory~301 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1542 (
// Equation(s):
// \du_mem|s_memory~1542_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~333_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~301_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~333_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~301_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1542_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1542 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1542 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~397 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~397 .is_wysiwyg = "true";
defparam \du_mem|s_memory~397 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1543 (
// Equation(s):
// \du_mem|s_memory~1543_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1542_combout  & ((\du_mem|s_memory~397_q ))) # (!\du_mem|s_memory~1542_combout  & (\du_mem|s_memory~365_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1542_combout ))))

	.dataa(\du_mem|s_memory~365_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1542_combout ),
	.datad(\du_mem|s_memory~397_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1543_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1543 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1543 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~205 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~205 .is_wysiwyg = "true";
defparam \du_mem|s_memory~205 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~237 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~237 .is_wysiwyg = "true";
defparam \du_mem|s_memory~237 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~173 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~173 .is_wysiwyg = "true";
defparam \du_mem|s_memory~173 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1544 (
// Equation(s):
// \du_mem|s_memory~1544_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~237_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~173_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~237_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~173_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1544_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1544 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1544 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~269 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~269 .is_wysiwyg = "true";
defparam \du_mem|s_memory~269 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1545 (
// Equation(s):
// \du_mem|s_memory~1545_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1544_combout  & ((\du_mem|s_memory~269_q ))) # (!\du_mem|s_memory~1544_combout  & (\du_mem|s_memory~205_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1544_combout ))))

	.dataa(\du_mem|s_memory~205_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1544_combout ),
	.datad(\du_mem|s_memory~269_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1545_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1545 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1545 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~109 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~109 .is_wysiwyg = "true";
defparam \du_mem|s_memory~109 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~77 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~77 .is_wysiwyg = "true";
defparam \du_mem|s_memory~77 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~45 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~45 .is_wysiwyg = "true";
defparam \du_mem|s_memory~45 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1546 (
// Equation(s):
// \du_mem|s_memory~1546_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~77_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~45_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~77_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~45_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1546_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1546 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1546 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~141 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~141 .is_wysiwyg = "true";
defparam \du_mem|s_memory~141 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1547 (
// Equation(s):
// \du_mem|s_memory~1547_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1546_combout  & ((\du_mem|s_memory~141_q ))) # (!\du_mem|s_memory~1546_combout  & (\du_mem|s_memory~109_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1546_combout ))))

	.dataa(\du_mem|s_memory~109_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1546_combout ),
	.datad(\du_mem|s_memory~141_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1547_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1547 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1547 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1548 (
// Equation(s):
// \du_mem|s_memory~1548_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1545_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1547_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1545_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1547_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1548_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1548 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1548 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~461 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~461 .is_wysiwyg = "true";
defparam \du_mem|s_memory~461 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~493 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~493 .is_wysiwyg = "true";
defparam \du_mem|s_memory~493 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~429 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~429 .is_wysiwyg = "true";
defparam \du_mem|s_memory~429 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1549 (
// Equation(s):
// \du_mem|s_memory~1549_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~493_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~429_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~493_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~429_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1549_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1549 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1549 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~525 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~525 .is_wysiwyg = "true";
defparam \du_mem|s_memory~525 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1550 (
// Equation(s):
// \du_mem|s_memory~1550_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1549_combout  & ((\du_mem|s_memory~525_q ))) # (!\du_mem|s_memory~1549_combout  & (\du_mem|s_memory~461_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1549_combout ))))

	.dataa(\du_mem|s_memory~461_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1549_combout ),
	.datad(\du_mem|s_memory~525_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1550_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1550 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1550 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1551 (
// Equation(s):
// \du_mem|s_memory~1551_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1548_combout  & ((\du_mem|s_memory~1550_combout ))) # (!\du_mem|s_memory~1548_combout  & (\du_mem|s_memory~1543_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1548_combout ))))

	.dataa(\du_mem|s_memory~1543_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1548_combout ),
	.datad(\du_mem|s_memory~1550_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1551_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1551 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1551 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~749 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~749 .is_wysiwyg = "true";
defparam \du_mem|s_memory~749 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~877 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~877 .is_wysiwyg = "true";
defparam \du_mem|s_memory~877 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~621 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~621 .is_wysiwyg = "true";
defparam \du_mem|s_memory~621 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1552 (
// Equation(s):
// \du_mem|s_memory~1552_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~877_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~621_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~877_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~621_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1552_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1552 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1552 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1005 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1005 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1005 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1553 (
// Equation(s):
// \du_mem|s_memory~1553_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1552_combout  & ((\du_mem|s_memory~1005_q ))) # (!\du_mem|s_memory~1552_combout  & (\du_mem|s_memory~749_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1552_combout ))))

	.dataa(\du_mem|s_memory~749_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1552_combout ),
	.datad(\du_mem|s_memory~1005_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1553_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1553 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1553 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~845 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~845 .is_wysiwyg = "true";
defparam \du_mem|s_memory~845 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~717 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~717 .is_wysiwyg = "true";
defparam \du_mem|s_memory~717 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~589 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~589 .is_wysiwyg = "true";
defparam \du_mem|s_memory~589 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1554 (
// Equation(s):
// \du_mem|s_memory~1554_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~717_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~589_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~717_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~589_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1554_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1554 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1554 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~973 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~973 .is_wysiwyg = "true";
defparam \du_mem|s_memory~973 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1555 (
// Equation(s):
// \du_mem|s_memory~1555_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1554_combout  & ((\du_mem|s_memory~973_q ))) # (!\du_mem|s_memory~1554_combout  & (\du_mem|s_memory~845_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1554_combout ))))

	.dataa(\du_mem|s_memory~845_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1554_combout ),
	.datad(\du_mem|s_memory~973_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1555_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1555 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1555 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~685 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~685 .is_wysiwyg = "true";
defparam \du_mem|s_memory~685 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~813 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~813 .is_wysiwyg = "true";
defparam \du_mem|s_memory~813 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~557 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~557 .is_wysiwyg = "true";
defparam \du_mem|s_memory~557 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1556 (
// Equation(s):
// \du_mem|s_memory~1556_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~813_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~557_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~813_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~557_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1556_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1556 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1556 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~941 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~941 .is_wysiwyg = "true";
defparam \du_mem|s_memory~941 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1557 (
// Equation(s):
// \du_mem|s_memory~1557_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1556_combout  & ((\du_mem|s_memory~941_q ))) # (!\du_mem|s_memory~1556_combout  & (\du_mem|s_memory~685_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1556_combout ))))

	.dataa(\du_mem|s_memory~685_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1556_combout ),
	.datad(\du_mem|s_memory~941_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1557_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1557 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1557 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1558 (
// Equation(s):
// \du_mem|s_memory~1558_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1555_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1557_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1555_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1557_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1558_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1558 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1558 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~909 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~909 .is_wysiwyg = "true";
defparam \du_mem|s_memory~909 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~781 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~781 .is_wysiwyg = "true";
defparam \du_mem|s_memory~781 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~653 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~653 .is_wysiwyg = "true";
defparam \du_mem|s_memory~653 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1559 (
// Equation(s):
// \du_mem|s_memory~1559_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~781_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~653_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~781_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~653_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1559_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1559 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1559 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1037 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1037_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1037 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1037 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1560 (
// Equation(s):
// \du_mem|s_memory~1560_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1559_combout  & ((\du_mem|s_memory~1037_q ))) # (!\du_mem|s_memory~1559_combout  & (\du_mem|s_memory~909_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1559_combout ))))

	.dataa(\du_mem|s_memory~909_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1559_combout ),
	.datad(\du_mem|s_memory~1037_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1560_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1560 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1560 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1561 (
// Equation(s):
// \du_mem|s_memory~1561_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1558_combout  & ((\du_mem|s_memory~1560_combout ))) # (!\du_mem|s_memory~1558_combout  & (\du_mem|s_memory~1553_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1558_combout ))))

	.dataa(\du_mem|s_memory~1553_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1558_combout ),
	.datad(\du_mem|s_memory~1560_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1561_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1561 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1561 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~236 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~236 .is_wysiwyg = "true";
defparam \du_mem|s_memory~236 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~204 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~204 .is_wysiwyg = "true";
defparam \du_mem|s_memory~204 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~172 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~172 .is_wysiwyg = "true";
defparam \du_mem|s_memory~172 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1562 (
// Equation(s):
// \du_mem|s_memory~1562_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~204_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~172_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~204_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~172_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1562_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1562 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1562 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~268 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~268 .is_wysiwyg = "true";
defparam \du_mem|s_memory~268 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1563 (
// Equation(s):
// \du_mem|s_memory~1563_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1562_combout  & ((\du_mem|s_memory~268_q ))) # (!\du_mem|s_memory~1562_combout  & (\du_mem|s_memory~236_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1562_combout ))))

	.dataa(\du_mem|s_memory~236_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1562_combout ),
	.datad(\du_mem|s_memory~268_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1563_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1563 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1563 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~332 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~332 .is_wysiwyg = "true";
defparam \du_mem|s_memory~332 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~364 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~364 .is_wysiwyg = "true";
defparam \du_mem|s_memory~364 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~300 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~300 .is_wysiwyg = "true";
defparam \du_mem|s_memory~300 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1564 (
// Equation(s):
// \du_mem|s_memory~1564_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~364_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~300_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~364_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~300_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1564_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1564 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1564 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~396 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~396 .is_wysiwyg = "true";
defparam \du_mem|s_memory~396 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1565 (
// Equation(s):
// \du_mem|s_memory~1565_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1564_combout  & ((\du_mem|s_memory~396_q ))) # (!\du_mem|s_memory~1564_combout  & (\du_mem|s_memory~332_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1564_combout ))))

	.dataa(\du_mem|s_memory~332_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1564_combout ),
	.datad(\du_mem|s_memory~396_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1565_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1565 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1565 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~76 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~76 .is_wysiwyg = "true";
defparam \du_mem|s_memory~76 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~108 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~108 .is_wysiwyg = "true";
defparam \du_mem|s_memory~108 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~44 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~44 .is_wysiwyg = "true";
defparam \du_mem|s_memory~44 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1566 (
// Equation(s):
// \du_mem|s_memory~1566_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~108_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~44_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~108_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~44_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1566_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1566 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1566 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~140 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~140 .is_wysiwyg = "true";
defparam \du_mem|s_memory~140 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1567 (
// Equation(s):
// \du_mem|s_memory~1567_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1566_combout  & ((\du_mem|s_memory~140_q ))) # (!\du_mem|s_memory~1566_combout  & (\du_mem|s_memory~76_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1566_combout ))))

	.dataa(\du_mem|s_memory~76_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1566_combout ),
	.datad(\du_mem|s_memory~140_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1567_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1567 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1567 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1568 (
// Equation(s):
// \du_mem|s_memory~1568_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1565_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1567_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1565_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1567_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1568_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1568 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1568 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~492 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~492 .is_wysiwyg = "true";
defparam \du_mem|s_memory~492 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~460 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~460 .is_wysiwyg = "true";
defparam \du_mem|s_memory~460 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~428 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~428 .is_wysiwyg = "true";
defparam \du_mem|s_memory~428 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1569 (
// Equation(s):
// \du_mem|s_memory~1569_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~460_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~428_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~460_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~428_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1569_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1569 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1569 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~524 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~524 .is_wysiwyg = "true";
defparam \du_mem|s_memory~524 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1570 (
// Equation(s):
// \du_mem|s_memory~1570_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1569_combout  & ((\du_mem|s_memory~524_q ))) # (!\du_mem|s_memory~1569_combout  & (\du_mem|s_memory~492_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1569_combout ))))

	.dataa(\du_mem|s_memory~492_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1569_combout ),
	.datad(\du_mem|s_memory~524_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1570_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1570 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1570 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1571 (
// Equation(s):
// \du_mem|s_memory~1571_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1568_combout  & ((\du_mem|s_memory~1570_combout ))) # (!\du_mem|s_memory~1568_combout  & (\du_mem|s_memory~1563_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1568_combout ))))

	.dataa(\du_mem|s_memory~1563_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1568_combout ),
	.datad(\du_mem|s_memory~1570_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1571_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1571 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1571 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~716 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~716 .is_wysiwyg = "true";
defparam \du_mem|s_memory~716 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~844 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~844 .is_wysiwyg = "true";
defparam \du_mem|s_memory~844 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~588 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~588 .is_wysiwyg = "true";
defparam \du_mem|s_memory~588 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1572 (
// Equation(s):
// \du_mem|s_memory~1572_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~844_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~588_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~844_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~588_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1572_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1572 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1572 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~972 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~972 .is_wysiwyg = "true";
defparam \du_mem|s_memory~972 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1573 (
// Equation(s):
// \du_mem|s_memory~1573_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1572_combout  & ((\du_mem|s_memory~972_q ))) # (!\du_mem|s_memory~1572_combout  & (\du_mem|s_memory~716_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1572_combout ))))

	.dataa(\du_mem|s_memory~716_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1572_combout ),
	.datad(\du_mem|s_memory~972_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1573_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1573 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1573 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~876 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~876 .is_wysiwyg = "true";
defparam \du_mem|s_memory~876 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~748 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~748 .is_wysiwyg = "true";
defparam \du_mem|s_memory~748 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~620 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~620 .is_wysiwyg = "true";
defparam \du_mem|s_memory~620 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1574 (
// Equation(s):
// \du_mem|s_memory~1574_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~748_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~620_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~748_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~620_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1574_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1574 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1574 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1004 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1004 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1004 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1575 (
// Equation(s):
// \du_mem|s_memory~1575_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1574_combout  & ((\du_mem|s_memory~1004_q ))) # (!\du_mem|s_memory~1574_combout  & (\du_mem|s_memory~876_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1574_combout ))))

	.dataa(\du_mem|s_memory~876_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1574_combout ),
	.datad(\du_mem|s_memory~1004_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1575_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1575 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1575 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~812 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~812 .is_wysiwyg = "true";
defparam \du_mem|s_memory~812 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~684 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~684 .is_wysiwyg = "true";
defparam \du_mem|s_memory~684 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~556 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~556 .is_wysiwyg = "true";
defparam \du_mem|s_memory~556 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1576 (
// Equation(s):
// \du_mem|s_memory~1576_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~684_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~556_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~684_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~556_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1576_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1576 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1576 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~940 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~940 .is_wysiwyg = "true";
defparam \du_mem|s_memory~940 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1577 (
// Equation(s):
// \du_mem|s_memory~1577_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1576_combout  & ((\du_mem|s_memory~940_q ))) # (!\du_mem|s_memory~1576_combout  & (\du_mem|s_memory~812_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1576_combout ))))

	.dataa(\du_mem|s_memory~812_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1576_combout ),
	.datad(\du_mem|s_memory~940_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1577_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1577 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1577 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1578 (
// Equation(s):
// \du_mem|s_memory~1578_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1575_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1577_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1575_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1577_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1578_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1578 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1578 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~780 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~780 .is_wysiwyg = "true";
defparam \du_mem|s_memory~780 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~908 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~908 .is_wysiwyg = "true";
defparam \du_mem|s_memory~908 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~652 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~652 .is_wysiwyg = "true";
defparam \du_mem|s_memory~652 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1579 (
// Equation(s):
// \du_mem|s_memory~1579_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~908_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~652_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~908_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~652_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1579_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1579 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1579 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1036 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1036_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1036 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1036 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1580 (
// Equation(s):
// \du_mem|s_memory~1580_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1579_combout  & ((\du_mem|s_memory~1036_q ))) # (!\du_mem|s_memory~1579_combout  & (\du_mem|s_memory~780_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1579_combout ))))

	.dataa(\du_mem|s_memory~780_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1579_combout ),
	.datad(\du_mem|s_memory~1036_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1580_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1580 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1580 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1581 (
// Equation(s):
// \du_mem|s_memory~1581_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1578_combout  & ((\du_mem|s_memory~1580_combout ))) # (!\du_mem|s_memory~1578_combout  & (\du_mem|s_memory~1573_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1578_combout ))))

	.dataa(\du_mem|s_memory~1573_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1578_combout ),
	.datad(\du_mem|s_memory~1580_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1581_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1581 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1581 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~363 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~363 .is_wysiwyg = "true";
defparam \du_mem|s_memory~363 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~331 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~331 .is_wysiwyg = "true";
defparam \du_mem|s_memory~331 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~299 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~299 .is_wysiwyg = "true";
defparam \du_mem|s_memory~299 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1582 (
// Equation(s):
// \du_mem|s_memory~1582_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~331_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~299_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~331_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~299_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1582_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1582 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1582 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~395 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~395 .is_wysiwyg = "true";
defparam \du_mem|s_memory~395 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1583 (
// Equation(s):
// \du_mem|s_memory~1583_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1582_combout  & ((\du_mem|s_memory~395_q ))) # (!\du_mem|s_memory~1582_combout  & (\du_mem|s_memory~363_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1582_combout ))))

	.dataa(\du_mem|s_memory~363_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1582_combout ),
	.datad(\du_mem|s_memory~395_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1583_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1583 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1583 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~203 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~203 .is_wysiwyg = "true";
defparam \du_mem|s_memory~203 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~235 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~235 .is_wysiwyg = "true";
defparam \du_mem|s_memory~235 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~171 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~171 .is_wysiwyg = "true";
defparam \du_mem|s_memory~171 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1584 (
// Equation(s):
// \du_mem|s_memory~1584_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~235_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~171_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~235_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~171_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1584_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1584 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1584 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~267 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~267 .is_wysiwyg = "true";
defparam \du_mem|s_memory~267 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1585 (
// Equation(s):
// \du_mem|s_memory~1585_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1584_combout  & ((\du_mem|s_memory~267_q ))) # (!\du_mem|s_memory~1584_combout  & (\du_mem|s_memory~203_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1584_combout ))))

	.dataa(\du_mem|s_memory~203_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1584_combout ),
	.datad(\du_mem|s_memory~267_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1585_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1585 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1585 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~107 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~107 .is_wysiwyg = "true";
defparam \du_mem|s_memory~107 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~75 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~75 .is_wysiwyg = "true";
defparam \du_mem|s_memory~75 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~43 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~43 .is_wysiwyg = "true";
defparam \du_mem|s_memory~43 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1586 (
// Equation(s):
// \du_mem|s_memory~1586_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~75_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~43_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~75_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~43_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1586_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1586 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1586 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~139 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~139 .is_wysiwyg = "true";
defparam \du_mem|s_memory~139 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1587 (
// Equation(s):
// \du_mem|s_memory~1587_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1586_combout  & ((\du_mem|s_memory~139_q ))) # (!\du_mem|s_memory~1586_combout  & (\du_mem|s_memory~107_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1586_combout ))))

	.dataa(\du_mem|s_memory~107_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1586_combout ),
	.datad(\du_mem|s_memory~139_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1587_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1587 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1587 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1588 (
// Equation(s):
// \du_mem|s_memory~1588_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1585_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1587_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1585_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1587_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1588_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1588 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1588 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~459 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~459 .is_wysiwyg = "true";
defparam \du_mem|s_memory~459 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~491 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~491 .is_wysiwyg = "true";
defparam \du_mem|s_memory~491 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~427 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~427 .is_wysiwyg = "true";
defparam \du_mem|s_memory~427 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1589 (
// Equation(s):
// \du_mem|s_memory~1589_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~491_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~427_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~491_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~427_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1589_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1589 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1589 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~523 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~523 .is_wysiwyg = "true";
defparam \du_mem|s_memory~523 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1590 (
// Equation(s):
// \du_mem|s_memory~1590_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1589_combout  & ((\du_mem|s_memory~523_q ))) # (!\du_mem|s_memory~1589_combout  & (\du_mem|s_memory~459_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1589_combout ))))

	.dataa(\du_mem|s_memory~459_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1589_combout ),
	.datad(\du_mem|s_memory~523_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1590_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1590 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1590 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1591 (
// Equation(s):
// \du_mem|s_memory~1591_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1588_combout  & ((\du_mem|s_memory~1590_combout ))) # (!\du_mem|s_memory~1588_combout  & (\du_mem|s_memory~1583_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1588_combout ))))

	.dataa(\du_mem|s_memory~1583_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1588_combout ),
	.datad(\du_mem|s_memory~1590_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1591_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1591 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1591 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~747 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~747 .is_wysiwyg = "true";
defparam \du_mem|s_memory~747 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~875 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~875 .is_wysiwyg = "true";
defparam \du_mem|s_memory~875 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~619 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~619 .is_wysiwyg = "true";
defparam \du_mem|s_memory~619 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1592 (
// Equation(s):
// \du_mem|s_memory~1592_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~875_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~619_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~875_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~619_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1592_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1592 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1592 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1003 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1003 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1003 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1593 (
// Equation(s):
// \du_mem|s_memory~1593_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1592_combout  & ((\du_mem|s_memory~1003_q ))) # (!\du_mem|s_memory~1592_combout  & (\du_mem|s_memory~747_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1592_combout ))))

	.dataa(\du_mem|s_memory~747_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1592_combout ),
	.datad(\du_mem|s_memory~1003_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1593_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1593 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1593 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~843 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~843 .is_wysiwyg = "true";
defparam \du_mem|s_memory~843 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~715 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~715 .is_wysiwyg = "true";
defparam \du_mem|s_memory~715 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~587 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~587 .is_wysiwyg = "true";
defparam \du_mem|s_memory~587 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1594 (
// Equation(s):
// \du_mem|s_memory~1594_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~715_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~587_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~715_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~587_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1594_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1594 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1594 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~971 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~971 .is_wysiwyg = "true";
defparam \du_mem|s_memory~971 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1595 (
// Equation(s):
// \du_mem|s_memory~1595_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1594_combout  & ((\du_mem|s_memory~971_q ))) # (!\du_mem|s_memory~1594_combout  & (\du_mem|s_memory~843_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1594_combout ))))

	.dataa(\du_mem|s_memory~843_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1594_combout ),
	.datad(\du_mem|s_memory~971_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1595_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1595 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1595 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~683 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~683 .is_wysiwyg = "true";
defparam \du_mem|s_memory~683 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~811 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~811 .is_wysiwyg = "true";
defparam \du_mem|s_memory~811 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~555 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~555 .is_wysiwyg = "true";
defparam \du_mem|s_memory~555 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1596 (
// Equation(s):
// \du_mem|s_memory~1596_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~811_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~555_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~811_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~555_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1596_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1596 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1596 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~939 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~939 .is_wysiwyg = "true";
defparam \du_mem|s_memory~939 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1597 (
// Equation(s):
// \du_mem|s_memory~1597_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1596_combout  & ((\du_mem|s_memory~939_q ))) # (!\du_mem|s_memory~1596_combout  & (\du_mem|s_memory~683_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1596_combout ))))

	.dataa(\du_mem|s_memory~683_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1596_combout ),
	.datad(\du_mem|s_memory~939_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1597_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1597 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1597 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1598 (
// Equation(s):
// \du_mem|s_memory~1598_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1595_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1597_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1595_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1597_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1598_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1598 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1598 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~907 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~907 .is_wysiwyg = "true";
defparam \du_mem|s_memory~907 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~779 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~779 .is_wysiwyg = "true";
defparam \du_mem|s_memory~779 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~651 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~651 .is_wysiwyg = "true";
defparam \du_mem|s_memory~651 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1599 (
// Equation(s):
// \du_mem|s_memory~1599_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~779_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~651_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~779_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~651_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1599_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1599 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1599 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1035 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1035_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1035 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1035 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1600 (
// Equation(s):
// \du_mem|s_memory~1600_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1599_combout  & ((\du_mem|s_memory~1035_q ))) # (!\du_mem|s_memory~1599_combout  & (\du_mem|s_memory~907_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1599_combout ))))

	.dataa(\du_mem|s_memory~907_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1599_combout ),
	.datad(\du_mem|s_memory~1035_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1600_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1600 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1600 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1601 (
// Equation(s):
// \du_mem|s_memory~1601_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1598_combout  & ((\du_mem|s_memory~1600_combout ))) # (!\du_mem|s_memory~1598_combout  & (\du_mem|s_memory~1593_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1598_combout ))))

	.dataa(\du_mem|s_memory~1593_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1598_combout ),
	.datad(\du_mem|s_memory~1600_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1601_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1601 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1601 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~234 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~234 .is_wysiwyg = "true";
defparam \du_mem|s_memory~234 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~202 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~202 .is_wysiwyg = "true";
defparam \du_mem|s_memory~202 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~170 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~170 .is_wysiwyg = "true";
defparam \du_mem|s_memory~170 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1602 (
// Equation(s):
// \du_mem|s_memory~1602_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~202_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~170_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~202_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~170_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1602_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1602 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1602 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~266 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~266 .is_wysiwyg = "true";
defparam \du_mem|s_memory~266 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1603 (
// Equation(s):
// \du_mem|s_memory~1603_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1602_combout  & ((\du_mem|s_memory~266_q ))) # (!\du_mem|s_memory~1602_combout  & (\du_mem|s_memory~234_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1602_combout ))))

	.dataa(\du_mem|s_memory~234_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1602_combout ),
	.datad(\du_mem|s_memory~266_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1603_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1603 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1603 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~330 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~330 .is_wysiwyg = "true";
defparam \du_mem|s_memory~330 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~362 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~362 .is_wysiwyg = "true";
defparam \du_mem|s_memory~362 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~298 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~298 .is_wysiwyg = "true";
defparam \du_mem|s_memory~298 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1604 (
// Equation(s):
// \du_mem|s_memory~1604_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~362_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~298_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~362_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~298_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1604_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1604 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1604 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~394 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~394 .is_wysiwyg = "true";
defparam \du_mem|s_memory~394 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1605 (
// Equation(s):
// \du_mem|s_memory~1605_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1604_combout  & ((\du_mem|s_memory~394_q ))) # (!\du_mem|s_memory~1604_combout  & (\du_mem|s_memory~330_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1604_combout ))))

	.dataa(\du_mem|s_memory~330_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1604_combout ),
	.datad(\du_mem|s_memory~394_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1605_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1605 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1605 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~74 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~74 .is_wysiwyg = "true";
defparam \du_mem|s_memory~74 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~106 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~106 .is_wysiwyg = "true";
defparam \du_mem|s_memory~106 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~42 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~42 .is_wysiwyg = "true";
defparam \du_mem|s_memory~42 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1606 (
// Equation(s):
// \du_mem|s_memory~1606_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~106_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~42_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~106_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~42_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1606_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1606 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1606 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~138 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~138 .is_wysiwyg = "true";
defparam \du_mem|s_memory~138 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1607 (
// Equation(s):
// \du_mem|s_memory~1607_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1606_combout  & ((\du_mem|s_memory~138_q ))) # (!\du_mem|s_memory~1606_combout  & (\du_mem|s_memory~74_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1606_combout ))))

	.dataa(\du_mem|s_memory~74_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1606_combout ),
	.datad(\du_mem|s_memory~138_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1607_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1607 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1607 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1608 (
// Equation(s):
// \du_mem|s_memory~1608_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1605_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1607_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1605_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1607_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1608_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1608 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1608 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~490 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~490 .is_wysiwyg = "true";
defparam \du_mem|s_memory~490 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~458 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~458 .is_wysiwyg = "true";
defparam \du_mem|s_memory~458 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~426 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~426 .is_wysiwyg = "true";
defparam \du_mem|s_memory~426 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1609 (
// Equation(s):
// \du_mem|s_memory~1609_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~458_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~426_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~458_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~426_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1609_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1609 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1609 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~522 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~522 .is_wysiwyg = "true";
defparam \du_mem|s_memory~522 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1610 (
// Equation(s):
// \du_mem|s_memory~1610_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1609_combout  & ((\du_mem|s_memory~522_q ))) # (!\du_mem|s_memory~1609_combout  & (\du_mem|s_memory~490_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1609_combout ))))

	.dataa(\du_mem|s_memory~490_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1609_combout ),
	.datad(\du_mem|s_memory~522_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1610_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1610 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1610 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1611 (
// Equation(s):
// \du_mem|s_memory~1611_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1608_combout  & ((\du_mem|s_memory~1610_combout ))) # (!\du_mem|s_memory~1608_combout  & (\du_mem|s_memory~1603_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1608_combout ))))

	.dataa(\du_mem|s_memory~1603_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1608_combout ),
	.datad(\du_mem|s_memory~1610_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1611_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1611 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1611 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~714 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~714 .is_wysiwyg = "true";
defparam \du_mem|s_memory~714 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~842 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~842 .is_wysiwyg = "true";
defparam \du_mem|s_memory~842 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~586 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~586 .is_wysiwyg = "true";
defparam \du_mem|s_memory~586 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1612 (
// Equation(s):
// \du_mem|s_memory~1612_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~842_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~586_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~842_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~586_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1612_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1612 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1612 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~970 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~970 .is_wysiwyg = "true";
defparam \du_mem|s_memory~970 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1613 (
// Equation(s):
// \du_mem|s_memory~1613_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1612_combout  & ((\du_mem|s_memory~970_q ))) # (!\du_mem|s_memory~1612_combout  & (\du_mem|s_memory~714_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1612_combout ))))

	.dataa(\du_mem|s_memory~714_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1612_combout ),
	.datad(\du_mem|s_memory~970_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1613_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1613 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1613 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~874 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~874 .is_wysiwyg = "true";
defparam \du_mem|s_memory~874 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~746 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~746 .is_wysiwyg = "true";
defparam \du_mem|s_memory~746 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~618 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~618 .is_wysiwyg = "true";
defparam \du_mem|s_memory~618 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1614 (
// Equation(s):
// \du_mem|s_memory~1614_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~746_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~618_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~746_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~618_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1614_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1614 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1614 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1002 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1002 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1002 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1615 (
// Equation(s):
// \du_mem|s_memory~1615_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1614_combout  & ((\du_mem|s_memory~1002_q ))) # (!\du_mem|s_memory~1614_combout  & (\du_mem|s_memory~874_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1614_combout ))))

	.dataa(\du_mem|s_memory~874_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1614_combout ),
	.datad(\du_mem|s_memory~1002_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1615_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1615 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1615 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~810 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~810 .is_wysiwyg = "true";
defparam \du_mem|s_memory~810 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~682 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~682 .is_wysiwyg = "true";
defparam \du_mem|s_memory~682 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~554 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~554 .is_wysiwyg = "true";
defparam \du_mem|s_memory~554 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1616 (
// Equation(s):
// \du_mem|s_memory~1616_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~682_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~554_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~682_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~554_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1616_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1616 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1616 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~938 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~938 .is_wysiwyg = "true";
defparam \du_mem|s_memory~938 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1617 (
// Equation(s):
// \du_mem|s_memory~1617_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1616_combout  & ((\du_mem|s_memory~938_q ))) # (!\du_mem|s_memory~1616_combout  & (\du_mem|s_memory~810_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1616_combout ))))

	.dataa(\du_mem|s_memory~810_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1616_combout ),
	.datad(\du_mem|s_memory~938_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1617_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1617 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1617 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1618 (
// Equation(s):
// \du_mem|s_memory~1618_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1615_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1617_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1615_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1617_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1618_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1618 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1618 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~778 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~778 .is_wysiwyg = "true";
defparam \du_mem|s_memory~778 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~906 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~906 .is_wysiwyg = "true";
defparam \du_mem|s_memory~906 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~650 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~650 .is_wysiwyg = "true";
defparam \du_mem|s_memory~650 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1619 (
// Equation(s):
// \du_mem|s_memory~1619_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~906_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~650_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~906_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~650_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1619_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1619 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1619 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1034 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1034_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1034 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1034 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1620 (
// Equation(s):
// \du_mem|s_memory~1620_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1619_combout  & ((\du_mem|s_memory~1034_q ))) # (!\du_mem|s_memory~1619_combout  & (\du_mem|s_memory~778_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1619_combout ))))

	.dataa(\du_mem|s_memory~778_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1619_combout ),
	.datad(\du_mem|s_memory~1034_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1620_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1620 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1620 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1621 (
// Equation(s):
// \du_mem|s_memory~1621_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1618_combout  & ((\du_mem|s_memory~1620_combout ))) # (!\du_mem|s_memory~1618_combout  & (\du_mem|s_memory~1613_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1618_combout ))))

	.dataa(\du_mem|s_memory~1613_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1618_combout ),
	.datad(\du_mem|s_memory~1620_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1621_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1621 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1621 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~361 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~361 .is_wysiwyg = "true";
defparam \du_mem|s_memory~361 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~329 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~329 .is_wysiwyg = "true";
defparam \du_mem|s_memory~329 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~297 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~297 .is_wysiwyg = "true";
defparam \du_mem|s_memory~297 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1622 (
// Equation(s):
// \du_mem|s_memory~1622_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~329_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~297_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~329_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~297_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1622_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1622 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1622 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~393 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~393 .is_wysiwyg = "true";
defparam \du_mem|s_memory~393 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1623 (
// Equation(s):
// \du_mem|s_memory~1623_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1622_combout  & ((\du_mem|s_memory~393_q ))) # (!\du_mem|s_memory~1622_combout  & (\du_mem|s_memory~361_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1622_combout ))))

	.dataa(\du_mem|s_memory~361_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1622_combout ),
	.datad(\du_mem|s_memory~393_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1623_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1623 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1623 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~201 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~201 .is_wysiwyg = "true";
defparam \du_mem|s_memory~201 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~233 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~233 .is_wysiwyg = "true";
defparam \du_mem|s_memory~233 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~169 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~169 .is_wysiwyg = "true";
defparam \du_mem|s_memory~169 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1624 (
// Equation(s):
// \du_mem|s_memory~1624_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~233_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~169_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~233_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~169_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1624_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1624 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1624 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~265 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~265 .is_wysiwyg = "true";
defparam \du_mem|s_memory~265 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1625 (
// Equation(s):
// \du_mem|s_memory~1625_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1624_combout  & ((\du_mem|s_memory~265_q ))) # (!\du_mem|s_memory~1624_combout  & (\du_mem|s_memory~201_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1624_combout ))))

	.dataa(\du_mem|s_memory~201_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1624_combout ),
	.datad(\du_mem|s_memory~265_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1625_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1625 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1625 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~105 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~105 .is_wysiwyg = "true";
defparam \du_mem|s_memory~105 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~73 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~73 .is_wysiwyg = "true";
defparam \du_mem|s_memory~73 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~41 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~41 .is_wysiwyg = "true";
defparam \du_mem|s_memory~41 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1626 (
// Equation(s):
// \du_mem|s_memory~1626_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~73_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~41_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~73_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~41_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1626_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1626 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1626 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~137 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~137 .is_wysiwyg = "true";
defparam \du_mem|s_memory~137 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1627 (
// Equation(s):
// \du_mem|s_memory~1627_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1626_combout  & ((\du_mem|s_memory~137_q ))) # (!\du_mem|s_memory~1626_combout  & (\du_mem|s_memory~105_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1626_combout ))))

	.dataa(\du_mem|s_memory~105_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1626_combout ),
	.datad(\du_mem|s_memory~137_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1627_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1627 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1627 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1628 (
// Equation(s):
// \du_mem|s_memory~1628_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1625_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1627_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1625_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1627_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1628_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1628 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1628 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~457 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~457 .is_wysiwyg = "true";
defparam \du_mem|s_memory~457 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~489 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~489 .is_wysiwyg = "true";
defparam \du_mem|s_memory~489 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~425 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~425 .is_wysiwyg = "true";
defparam \du_mem|s_memory~425 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1629 (
// Equation(s):
// \du_mem|s_memory~1629_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~489_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~425_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~489_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~425_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1629_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1629 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1629 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~521 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~521 .is_wysiwyg = "true";
defparam \du_mem|s_memory~521 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1630 (
// Equation(s):
// \du_mem|s_memory~1630_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1629_combout  & ((\du_mem|s_memory~521_q ))) # (!\du_mem|s_memory~1629_combout  & (\du_mem|s_memory~457_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1629_combout ))))

	.dataa(\du_mem|s_memory~457_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1629_combout ),
	.datad(\du_mem|s_memory~521_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1630_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1630 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1630 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1631 (
// Equation(s):
// \du_mem|s_memory~1631_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1628_combout  & ((\du_mem|s_memory~1630_combout ))) # (!\du_mem|s_memory~1628_combout  & (\du_mem|s_memory~1623_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1628_combout ))))

	.dataa(\du_mem|s_memory~1623_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1628_combout ),
	.datad(\du_mem|s_memory~1630_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1631_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1631 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1631 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~745 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~745 .is_wysiwyg = "true";
defparam \du_mem|s_memory~745 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~873 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~873 .is_wysiwyg = "true";
defparam \du_mem|s_memory~873 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~617 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~617 .is_wysiwyg = "true";
defparam \du_mem|s_memory~617 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1632 (
// Equation(s):
// \du_mem|s_memory~1632_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~873_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~617_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~873_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~617_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1632_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1632 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1632 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1001 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1001 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1001 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1633 (
// Equation(s):
// \du_mem|s_memory~1633_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1632_combout  & ((\du_mem|s_memory~1001_q ))) # (!\du_mem|s_memory~1632_combout  & (\du_mem|s_memory~745_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1632_combout ))))

	.dataa(\du_mem|s_memory~745_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1632_combout ),
	.datad(\du_mem|s_memory~1001_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1633_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1633 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1633 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~841 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~841 .is_wysiwyg = "true";
defparam \du_mem|s_memory~841 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~713 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~713 .is_wysiwyg = "true";
defparam \du_mem|s_memory~713 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~585 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~585 .is_wysiwyg = "true";
defparam \du_mem|s_memory~585 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1634 (
// Equation(s):
// \du_mem|s_memory~1634_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~713_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~585_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~713_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~585_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1634_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1634 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1634 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~969 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~969 .is_wysiwyg = "true";
defparam \du_mem|s_memory~969 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1635 (
// Equation(s):
// \du_mem|s_memory~1635_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1634_combout  & ((\du_mem|s_memory~969_q ))) # (!\du_mem|s_memory~1634_combout  & (\du_mem|s_memory~841_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1634_combout ))))

	.dataa(\du_mem|s_memory~841_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1634_combout ),
	.datad(\du_mem|s_memory~969_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1635_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1635 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1635 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~681 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~681 .is_wysiwyg = "true";
defparam \du_mem|s_memory~681 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~809 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~809 .is_wysiwyg = "true";
defparam \du_mem|s_memory~809 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~553 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~553 .is_wysiwyg = "true";
defparam \du_mem|s_memory~553 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1636 (
// Equation(s):
// \du_mem|s_memory~1636_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~809_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~553_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~809_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~553_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1636_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1636 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1636 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~937 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~937 .is_wysiwyg = "true";
defparam \du_mem|s_memory~937 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1637 (
// Equation(s):
// \du_mem|s_memory~1637_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1636_combout  & ((\du_mem|s_memory~937_q ))) # (!\du_mem|s_memory~1636_combout  & (\du_mem|s_memory~681_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1636_combout ))))

	.dataa(\du_mem|s_memory~681_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1636_combout ),
	.datad(\du_mem|s_memory~937_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1637_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1637 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1637 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1638 (
// Equation(s):
// \du_mem|s_memory~1638_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1635_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1637_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1635_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1637_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1638_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1638 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1638 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~905 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~905 .is_wysiwyg = "true";
defparam \du_mem|s_memory~905 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~777 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~777 .is_wysiwyg = "true";
defparam \du_mem|s_memory~777 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~649 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~649 .is_wysiwyg = "true";
defparam \du_mem|s_memory~649 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1639 (
// Equation(s):
// \du_mem|s_memory~1639_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~777_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~649_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~777_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~649_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1639_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1639 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1639 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1033 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1033_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1033 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1033 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1640 (
// Equation(s):
// \du_mem|s_memory~1640_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1639_combout  & ((\du_mem|s_memory~1033_q ))) # (!\du_mem|s_memory~1639_combout  & (\du_mem|s_memory~905_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1639_combout ))))

	.dataa(\du_mem|s_memory~905_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1639_combout ),
	.datad(\du_mem|s_memory~1033_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1640_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1640 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1640 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1641 (
// Equation(s):
// \du_mem|s_memory~1641_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1638_combout  & ((\du_mem|s_memory~1640_combout ))) # (!\du_mem|s_memory~1638_combout  & (\du_mem|s_memory~1633_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1638_combout ))))

	.dataa(\du_mem|s_memory~1633_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1638_combout ),
	.datad(\du_mem|s_memory~1640_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1641_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1641 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1641 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~232 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~232 .is_wysiwyg = "true";
defparam \du_mem|s_memory~232 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~200 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~200 .is_wysiwyg = "true";
defparam \du_mem|s_memory~200 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~168 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~168 .is_wysiwyg = "true";
defparam \du_mem|s_memory~168 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1642 (
// Equation(s):
// \du_mem|s_memory~1642_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~200_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~168_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~200_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~168_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1642_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1642 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1642 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~264 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~264 .is_wysiwyg = "true";
defparam \du_mem|s_memory~264 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1643 (
// Equation(s):
// \du_mem|s_memory~1643_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1642_combout  & ((\du_mem|s_memory~264_q ))) # (!\du_mem|s_memory~1642_combout  & (\du_mem|s_memory~232_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1642_combout ))))

	.dataa(\du_mem|s_memory~232_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1642_combout ),
	.datad(\du_mem|s_memory~264_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1643_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1643 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1643 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~328 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~328 .is_wysiwyg = "true";
defparam \du_mem|s_memory~328 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~360 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~360 .is_wysiwyg = "true";
defparam \du_mem|s_memory~360 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~296 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~296 .is_wysiwyg = "true";
defparam \du_mem|s_memory~296 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1644 (
// Equation(s):
// \du_mem|s_memory~1644_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~360_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~296_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~360_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~296_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1644_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1644 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1644 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~392 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~392 .is_wysiwyg = "true";
defparam \du_mem|s_memory~392 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1645 (
// Equation(s):
// \du_mem|s_memory~1645_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1644_combout  & ((\du_mem|s_memory~392_q ))) # (!\du_mem|s_memory~1644_combout  & (\du_mem|s_memory~328_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1644_combout ))))

	.dataa(\du_mem|s_memory~328_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1644_combout ),
	.datad(\du_mem|s_memory~392_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1645_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1645 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1645 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~72 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~72 .is_wysiwyg = "true";
defparam \du_mem|s_memory~72 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~104 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~104 .is_wysiwyg = "true";
defparam \du_mem|s_memory~104 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~40 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~40 .is_wysiwyg = "true";
defparam \du_mem|s_memory~40 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1646 (
// Equation(s):
// \du_mem|s_memory~1646_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~104_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~40_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~104_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~40_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1646_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1646 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1646 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~136 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~136 .is_wysiwyg = "true";
defparam \du_mem|s_memory~136 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1647 (
// Equation(s):
// \du_mem|s_memory~1647_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1646_combout  & ((\du_mem|s_memory~136_q ))) # (!\du_mem|s_memory~1646_combout  & (\du_mem|s_memory~72_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1646_combout ))))

	.dataa(\du_mem|s_memory~72_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1646_combout ),
	.datad(\du_mem|s_memory~136_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1647_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1647 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1647 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1648 (
// Equation(s):
// \du_mem|s_memory~1648_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1645_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1647_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1645_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1647_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1648_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1648 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1648 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~488 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~488 .is_wysiwyg = "true";
defparam \du_mem|s_memory~488 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~456 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~456 .is_wysiwyg = "true";
defparam \du_mem|s_memory~456 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~424 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~424 .is_wysiwyg = "true";
defparam \du_mem|s_memory~424 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1649 (
// Equation(s):
// \du_mem|s_memory~1649_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~456_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~424_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~456_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~424_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1649_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1649 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1649 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~520 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~520 .is_wysiwyg = "true";
defparam \du_mem|s_memory~520 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1650 (
// Equation(s):
// \du_mem|s_memory~1650_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1649_combout  & ((\du_mem|s_memory~520_q ))) # (!\du_mem|s_memory~1649_combout  & (\du_mem|s_memory~488_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1649_combout ))))

	.dataa(\du_mem|s_memory~488_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1649_combout ),
	.datad(\du_mem|s_memory~520_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1650_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1650 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1650 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1651 (
// Equation(s):
// \du_mem|s_memory~1651_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1648_combout  & ((\du_mem|s_memory~1650_combout ))) # (!\du_mem|s_memory~1648_combout  & (\du_mem|s_memory~1643_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1648_combout ))))

	.dataa(\du_mem|s_memory~1643_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1648_combout ),
	.datad(\du_mem|s_memory~1650_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1651_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1651 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1651 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~712 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~712 .is_wysiwyg = "true";
defparam \du_mem|s_memory~712 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~840 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~840 .is_wysiwyg = "true";
defparam \du_mem|s_memory~840 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~584 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~584 .is_wysiwyg = "true";
defparam \du_mem|s_memory~584 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1652 (
// Equation(s):
// \du_mem|s_memory~1652_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~840_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~584_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~840_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~584_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1652_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1652 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1652 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~968 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~968 .is_wysiwyg = "true";
defparam \du_mem|s_memory~968 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1653 (
// Equation(s):
// \du_mem|s_memory~1653_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1652_combout  & ((\du_mem|s_memory~968_q ))) # (!\du_mem|s_memory~1652_combout  & (\du_mem|s_memory~712_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1652_combout ))))

	.dataa(\du_mem|s_memory~712_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1652_combout ),
	.datad(\du_mem|s_memory~968_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1653_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1653 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1653 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~872 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~872 .is_wysiwyg = "true";
defparam \du_mem|s_memory~872 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~744 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~744 .is_wysiwyg = "true";
defparam \du_mem|s_memory~744 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~616 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~616 .is_wysiwyg = "true";
defparam \du_mem|s_memory~616 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1654 (
// Equation(s):
// \du_mem|s_memory~1654_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~744_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~616_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~744_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~616_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1654_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1654 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1654 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1000 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1000 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1000 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1655 (
// Equation(s):
// \du_mem|s_memory~1655_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1654_combout  & ((\du_mem|s_memory~1000_q ))) # (!\du_mem|s_memory~1654_combout  & (\du_mem|s_memory~872_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1654_combout ))))

	.dataa(\du_mem|s_memory~872_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1654_combout ),
	.datad(\du_mem|s_memory~1000_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1655_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1655 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1655 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~808 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~808 .is_wysiwyg = "true";
defparam \du_mem|s_memory~808 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~680 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~680 .is_wysiwyg = "true";
defparam \du_mem|s_memory~680 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~552 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~552 .is_wysiwyg = "true";
defparam \du_mem|s_memory~552 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1656 (
// Equation(s):
// \du_mem|s_memory~1656_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~680_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~552_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~680_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~552_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1656_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1656 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1656 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~936 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~936 .is_wysiwyg = "true";
defparam \du_mem|s_memory~936 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1657 (
// Equation(s):
// \du_mem|s_memory~1657_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1656_combout  & ((\du_mem|s_memory~936_q ))) # (!\du_mem|s_memory~1656_combout  & (\du_mem|s_memory~808_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1656_combout ))))

	.dataa(\du_mem|s_memory~808_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1656_combout ),
	.datad(\du_mem|s_memory~936_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1657_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1657 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1657 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1658 (
// Equation(s):
// \du_mem|s_memory~1658_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1655_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1657_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1655_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1657_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1658_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1658 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1658 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~776 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~776 .is_wysiwyg = "true";
defparam \du_mem|s_memory~776 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~904 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~904 .is_wysiwyg = "true";
defparam \du_mem|s_memory~904 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~648 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~648 .is_wysiwyg = "true";
defparam \du_mem|s_memory~648 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1659 (
// Equation(s):
// \du_mem|s_memory~1659_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~904_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~648_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~904_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~648_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1659_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1659 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1659 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1032 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1032_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1032 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1032 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1660 (
// Equation(s):
// \du_mem|s_memory~1660_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1659_combout  & ((\du_mem|s_memory~1032_q ))) # (!\du_mem|s_memory~1659_combout  & (\du_mem|s_memory~776_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1659_combout ))))

	.dataa(\du_mem|s_memory~776_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1659_combout ),
	.datad(\du_mem|s_memory~1032_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1660_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1660 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1660 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1661 (
// Equation(s):
// \du_mem|s_memory~1661_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1658_combout  & ((\du_mem|s_memory~1660_combout ))) # (!\du_mem|s_memory~1658_combout  & (\du_mem|s_memory~1653_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1658_combout ))))

	.dataa(\du_mem|s_memory~1653_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1658_combout ),
	.datad(\du_mem|s_memory~1660_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1661_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1661 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1661 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~359 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~359 .is_wysiwyg = "true";
defparam \du_mem|s_memory~359 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~327 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~327 .is_wysiwyg = "true";
defparam \du_mem|s_memory~327 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~295 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~295 .is_wysiwyg = "true";
defparam \du_mem|s_memory~295 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1662 (
// Equation(s):
// \du_mem|s_memory~1662_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~327_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~295_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~327_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~295_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1662_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1662 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1662 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~391 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~391 .is_wysiwyg = "true";
defparam \du_mem|s_memory~391 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1663 (
// Equation(s):
// \du_mem|s_memory~1663_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1662_combout  & ((\du_mem|s_memory~391_q ))) # (!\du_mem|s_memory~1662_combout  & (\du_mem|s_memory~359_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1662_combout ))))

	.dataa(\du_mem|s_memory~359_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1662_combout ),
	.datad(\du_mem|s_memory~391_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1663_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1663 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1663 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~199 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~199 .is_wysiwyg = "true";
defparam \du_mem|s_memory~199 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~231 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~231 .is_wysiwyg = "true";
defparam \du_mem|s_memory~231 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~167 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~167 .is_wysiwyg = "true";
defparam \du_mem|s_memory~167 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1664 (
// Equation(s):
// \du_mem|s_memory~1664_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~231_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~167_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~231_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~167_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1664_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1664 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1664 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~263 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~263 .is_wysiwyg = "true";
defparam \du_mem|s_memory~263 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1665 (
// Equation(s):
// \du_mem|s_memory~1665_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1664_combout  & ((\du_mem|s_memory~263_q ))) # (!\du_mem|s_memory~1664_combout  & (\du_mem|s_memory~199_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1664_combout ))))

	.dataa(\du_mem|s_memory~199_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1664_combout ),
	.datad(\du_mem|s_memory~263_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1665_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1665 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1665 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~103 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~103 .is_wysiwyg = "true";
defparam \du_mem|s_memory~103 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~71 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~71 .is_wysiwyg = "true";
defparam \du_mem|s_memory~71 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~39 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~39 .is_wysiwyg = "true";
defparam \du_mem|s_memory~39 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1666 (
// Equation(s):
// \du_mem|s_memory~1666_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~71_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~39_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~71_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~39_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1666_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1666 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1666 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~135 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~135 .is_wysiwyg = "true";
defparam \du_mem|s_memory~135 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1667 (
// Equation(s):
// \du_mem|s_memory~1667_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1666_combout  & ((\du_mem|s_memory~135_q ))) # (!\du_mem|s_memory~1666_combout  & (\du_mem|s_memory~103_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1666_combout ))))

	.dataa(\du_mem|s_memory~103_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1666_combout ),
	.datad(\du_mem|s_memory~135_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1667_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1667 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1667 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1668 (
// Equation(s):
// \du_mem|s_memory~1668_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1665_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1667_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1665_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1667_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1668_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1668 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1668 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~455 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~455 .is_wysiwyg = "true";
defparam \du_mem|s_memory~455 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~487 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~487 .is_wysiwyg = "true";
defparam \du_mem|s_memory~487 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~423 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~423 .is_wysiwyg = "true";
defparam \du_mem|s_memory~423 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1669 (
// Equation(s):
// \du_mem|s_memory~1669_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~487_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~423_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~487_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~423_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1669_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1669 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1669 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~519 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~519 .is_wysiwyg = "true";
defparam \du_mem|s_memory~519 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1670 (
// Equation(s):
// \du_mem|s_memory~1670_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1669_combout  & ((\du_mem|s_memory~519_q ))) # (!\du_mem|s_memory~1669_combout  & (\du_mem|s_memory~455_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1669_combout ))))

	.dataa(\du_mem|s_memory~455_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1669_combout ),
	.datad(\du_mem|s_memory~519_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1670_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1670 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1670 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1671 (
// Equation(s):
// \du_mem|s_memory~1671_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1668_combout  & ((\du_mem|s_memory~1670_combout ))) # (!\du_mem|s_memory~1668_combout  & (\du_mem|s_memory~1663_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1668_combout ))))

	.dataa(\du_mem|s_memory~1663_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1668_combout ),
	.datad(\du_mem|s_memory~1670_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1671_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1671 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1671 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~743 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~743 .is_wysiwyg = "true";
defparam \du_mem|s_memory~743 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~871 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~871 .is_wysiwyg = "true";
defparam \du_mem|s_memory~871 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~615 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~615 .is_wysiwyg = "true";
defparam \du_mem|s_memory~615 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1672 (
// Equation(s):
// \du_mem|s_memory~1672_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~871_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~615_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~871_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~615_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1672_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1672 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1672 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~999 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~999 .is_wysiwyg = "true";
defparam \du_mem|s_memory~999 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1673 (
// Equation(s):
// \du_mem|s_memory~1673_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1672_combout  & ((\du_mem|s_memory~999_q ))) # (!\du_mem|s_memory~1672_combout  & (\du_mem|s_memory~743_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1672_combout ))))

	.dataa(\du_mem|s_memory~743_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1672_combout ),
	.datad(\du_mem|s_memory~999_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1673_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1673 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1673 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~839 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~839 .is_wysiwyg = "true";
defparam \du_mem|s_memory~839 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~711 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~711 .is_wysiwyg = "true";
defparam \du_mem|s_memory~711 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~583 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~583 .is_wysiwyg = "true";
defparam \du_mem|s_memory~583 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1674 (
// Equation(s):
// \du_mem|s_memory~1674_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~711_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~583_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~711_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~583_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1674_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1674 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1674 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~967 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~967 .is_wysiwyg = "true";
defparam \du_mem|s_memory~967 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1675 (
// Equation(s):
// \du_mem|s_memory~1675_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1674_combout  & ((\du_mem|s_memory~967_q ))) # (!\du_mem|s_memory~1674_combout  & (\du_mem|s_memory~839_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1674_combout ))))

	.dataa(\du_mem|s_memory~839_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1674_combout ),
	.datad(\du_mem|s_memory~967_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1675_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1675 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1675 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~679 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~679 .is_wysiwyg = "true";
defparam \du_mem|s_memory~679 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~807 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~807 .is_wysiwyg = "true";
defparam \du_mem|s_memory~807 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~551 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~551 .is_wysiwyg = "true";
defparam \du_mem|s_memory~551 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1676 (
// Equation(s):
// \du_mem|s_memory~1676_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~807_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~551_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~807_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~551_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1676_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1676 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1676 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~935 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~935 .is_wysiwyg = "true";
defparam \du_mem|s_memory~935 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1677 (
// Equation(s):
// \du_mem|s_memory~1677_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1676_combout  & ((\du_mem|s_memory~935_q ))) # (!\du_mem|s_memory~1676_combout  & (\du_mem|s_memory~679_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1676_combout ))))

	.dataa(\du_mem|s_memory~679_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1676_combout ),
	.datad(\du_mem|s_memory~935_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1677_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1677 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1677 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1678 (
// Equation(s):
// \du_mem|s_memory~1678_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1675_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1677_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1675_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1677_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1678_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1678 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1678 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~903 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~903 .is_wysiwyg = "true";
defparam \du_mem|s_memory~903 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~775 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~775 .is_wysiwyg = "true";
defparam \du_mem|s_memory~775 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~647 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~647 .is_wysiwyg = "true";
defparam \du_mem|s_memory~647 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1679 (
// Equation(s):
// \du_mem|s_memory~1679_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~775_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~647_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~775_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~647_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1679_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1679 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1679 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1031 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1031_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1031 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1031 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1680 (
// Equation(s):
// \du_mem|s_memory~1680_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1679_combout  & ((\du_mem|s_memory~1031_q ))) # (!\du_mem|s_memory~1679_combout  & (\du_mem|s_memory~903_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1679_combout ))))

	.dataa(\du_mem|s_memory~903_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1679_combout ),
	.datad(\du_mem|s_memory~1031_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1680_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1680 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1680 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1681 (
// Equation(s):
// \du_mem|s_memory~1681_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1678_combout  & ((\du_mem|s_memory~1680_combout ))) # (!\du_mem|s_memory~1678_combout  & (\du_mem|s_memory~1673_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1678_combout ))))

	.dataa(\du_mem|s_memory~1673_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1678_combout ),
	.datad(\du_mem|s_memory~1680_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1681_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1681 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1681 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~230 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~230 .is_wysiwyg = "true";
defparam \du_mem|s_memory~230 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~198 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~198 .is_wysiwyg = "true";
defparam \du_mem|s_memory~198 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~166 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~166 .is_wysiwyg = "true";
defparam \du_mem|s_memory~166 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1682 (
// Equation(s):
// \du_mem|s_memory~1682_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~198_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~166_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~198_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~166_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1682_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1682 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1682 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~262 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~262 .is_wysiwyg = "true";
defparam \du_mem|s_memory~262 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1683 (
// Equation(s):
// \du_mem|s_memory~1683_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1682_combout  & ((\du_mem|s_memory~262_q ))) # (!\du_mem|s_memory~1682_combout  & (\du_mem|s_memory~230_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1682_combout ))))

	.dataa(\du_mem|s_memory~230_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1682_combout ),
	.datad(\du_mem|s_memory~262_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1683_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1683 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1683 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~326 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~326 .is_wysiwyg = "true";
defparam \du_mem|s_memory~326 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~358 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~358 .is_wysiwyg = "true";
defparam \du_mem|s_memory~358 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~294 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~294 .is_wysiwyg = "true";
defparam \du_mem|s_memory~294 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1684 (
// Equation(s):
// \du_mem|s_memory~1684_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~358_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~294_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~358_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~294_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1684_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1684 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1684 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~390 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~390 .is_wysiwyg = "true";
defparam \du_mem|s_memory~390 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1685 (
// Equation(s):
// \du_mem|s_memory~1685_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1684_combout  & ((\du_mem|s_memory~390_q ))) # (!\du_mem|s_memory~1684_combout  & (\du_mem|s_memory~326_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1684_combout ))))

	.dataa(\du_mem|s_memory~326_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1684_combout ),
	.datad(\du_mem|s_memory~390_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1685_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1685 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1685 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~70 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~70 .is_wysiwyg = "true";
defparam \du_mem|s_memory~70 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~102 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~102 .is_wysiwyg = "true";
defparam \du_mem|s_memory~102 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~38 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~38 .is_wysiwyg = "true";
defparam \du_mem|s_memory~38 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1686 (
// Equation(s):
// \du_mem|s_memory~1686_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~102_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~38_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~102_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~38_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1686_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1686 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1686 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~134 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~134 .is_wysiwyg = "true";
defparam \du_mem|s_memory~134 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1687 (
// Equation(s):
// \du_mem|s_memory~1687_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1686_combout  & ((\du_mem|s_memory~134_q ))) # (!\du_mem|s_memory~1686_combout  & (\du_mem|s_memory~70_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1686_combout ))))

	.dataa(\du_mem|s_memory~70_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1686_combout ),
	.datad(\du_mem|s_memory~134_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1687_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1687 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1687 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1688 (
// Equation(s):
// \du_mem|s_memory~1688_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1685_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1687_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1685_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1687_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1688_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1688 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1688 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~486 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~486 .is_wysiwyg = "true";
defparam \du_mem|s_memory~486 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~454 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~454 .is_wysiwyg = "true";
defparam \du_mem|s_memory~454 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~422 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~422 .is_wysiwyg = "true";
defparam \du_mem|s_memory~422 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1689 (
// Equation(s):
// \du_mem|s_memory~1689_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~454_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~422_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~454_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~422_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1689_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1689 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1689 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~518 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~518 .is_wysiwyg = "true";
defparam \du_mem|s_memory~518 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1690 (
// Equation(s):
// \du_mem|s_memory~1690_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1689_combout  & ((\du_mem|s_memory~518_q ))) # (!\du_mem|s_memory~1689_combout  & (\du_mem|s_memory~486_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1689_combout ))))

	.dataa(\du_mem|s_memory~486_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1689_combout ),
	.datad(\du_mem|s_memory~518_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1690_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1690 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1690 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1691 (
// Equation(s):
// \du_mem|s_memory~1691_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1688_combout  & ((\du_mem|s_memory~1690_combout ))) # (!\du_mem|s_memory~1688_combout  & (\du_mem|s_memory~1683_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1688_combout ))))

	.dataa(\du_mem|s_memory~1683_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1688_combout ),
	.datad(\du_mem|s_memory~1690_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1691_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1691 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1691 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~710 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~710 .is_wysiwyg = "true";
defparam \du_mem|s_memory~710 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~838 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~838 .is_wysiwyg = "true";
defparam \du_mem|s_memory~838 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~582 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~582 .is_wysiwyg = "true";
defparam \du_mem|s_memory~582 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1692 (
// Equation(s):
// \du_mem|s_memory~1692_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~838_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~582_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~838_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~582_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1692_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1692 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1692 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~966 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~966 .is_wysiwyg = "true";
defparam \du_mem|s_memory~966 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1693 (
// Equation(s):
// \du_mem|s_memory~1693_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1692_combout  & ((\du_mem|s_memory~966_q ))) # (!\du_mem|s_memory~1692_combout  & (\du_mem|s_memory~710_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1692_combout ))))

	.dataa(\du_mem|s_memory~710_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1692_combout ),
	.datad(\du_mem|s_memory~966_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1693_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1693 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1693 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~870 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~870 .is_wysiwyg = "true";
defparam \du_mem|s_memory~870 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~742 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~742 .is_wysiwyg = "true";
defparam \du_mem|s_memory~742 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~614 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~614 .is_wysiwyg = "true";
defparam \du_mem|s_memory~614 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1694 (
// Equation(s):
// \du_mem|s_memory~1694_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~742_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~614_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~742_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~614_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1694_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1694 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1694 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~998 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~998 .is_wysiwyg = "true";
defparam \du_mem|s_memory~998 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1695 (
// Equation(s):
// \du_mem|s_memory~1695_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1694_combout  & ((\du_mem|s_memory~998_q ))) # (!\du_mem|s_memory~1694_combout  & (\du_mem|s_memory~870_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1694_combout ))))

	.dataa(\du_mem|s_memory~870_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1694_combout ),
	.datad(\du_mem|s_memory~998_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1695_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1695 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1695 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~806 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~806 .is_wysiwyg = "true";
defparam \du_mem|s_memory~806 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~678 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~678 .is_wysiwyg = "true";
defparam \du_mem|s_memory~678 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~550 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~550 .is_wysiwyg = "true";
defparam \du_mem|s_memory~550 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1696 (
// Equation(s):
// \du_mem|s_memory~1696_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~678_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~550_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~678_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~550_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1696_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1696 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1696 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~934 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~934 .is_wysiwyg = "true";
defparam \du_mem|s_memory~934 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1697 (
// Equation(s):
// \du_mem|s_memory~1697_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1696_combout  & ((\du_mem|s_memory~934_q ))) # (!\du_mem|s_memory~1696_combout  & (\du_mem|s_memory~806_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1696_combout ))))

	.dataa(\du_mem|s_memory~806_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1696_combout ),
	.datad(\du_mem|s_memory~934_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1697_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1697 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1697 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1698 (
// Equation(s):
// \du_mem|s_memory~1698_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~1695_combout )) # 
// (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1697_combout )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~1695_combout ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~1697_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1698_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1698 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1698 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~774 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~774 .is_wysiwyg = "true";
defparam \du_mem|s_memory~774 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~902 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~902 .is_wysiwyg = "true";
defparam \du_mem|s_memory~902 .power_up = "low";
// synopsys translate_on

dffeas \du_mem|s_memory~646 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~646 .is_wysiwyg = "true";
defparam \du_mem|s_memory~646 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1699 (
// Equation(s):
// \du_mem|s_memory~1699_combout  = (\du_mem|s_memory~1062GND_combout  & (((\du_mem|s_memory~1062GND_combout )))) # (!\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1062GND_combout  & (\du_mem|s_memory~902_q )) # (!\du_mem|s_memory~1062GND_combout  & 
// ((\du_mem|s_memory~646_q )))))

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|s_memory~902_q ),
	.datac(\du_mem|s_memory~1062GND_combout ),
	.datad(\du_mem|s_memory~646_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1699_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1699 .lut_mask = 16'hE5E0;
defparam \du_mem|s_memory~1699 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \du_mem|s_memory~1030 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\du_mem|s_memory~1030_q ),
	.prn(vcc));
// synopsys translate_off
defparam \du_mem|s_memory~1030 .is_wysiwyg = "true";
defparam \du_mem|s_memory~1030 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1700 (
// Equation(s):
// \du_mem|s_memory~1700_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1699_combout  & ((\du_mem|s_memory~1030_q ))) # (!\du_mem|s_memory~1699_combout  & (\du_mem|s_memory~774_q )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1699_combout ))))

	.dataa(\du_mem|s_memory~774_q ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1699_combout ),
	.datad(\du_mem|s_memory~1030_q ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1700_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1700 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1700 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1701 (
// Equation(s):
// \du_mem|s_memory~1701_combout  = (\du_mem|s_memory~1062GND_combout  & ((\du_mem|s_memory~1698_combout  & ((\du_mem|s_memory~1700_combout ))) # (!\du_mem|s_memory~1698_combout  & (\du_mem|s_memory~1693_combout )))) # (!\du_mem|s_memory~1062GND_combout  & 
// (((\du_mem|s_memory~1698_combout ))))

	.dataa(\du_mem|s_memory~1693_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1698_combout ),
	.datad(\du_mem|s_memory~1700_combout ),
	.cin(gnd),
	.combout(\du_mem|s_memory~1701_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1701 .lut_mask = 16'hF838;
defparam \du_mem|s_memory~1701 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|s_memory~1062GND (
// Equation(s):
// \du_mem|s_memory~1062GND_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\du_mem|s_memory~1062GND_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|s_memory~1062GND .lut_mask = 16'h0000;
defparam \du_mem|s_memory~1062GND .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_obuf \readData1[0]~output (
	.i(\rs_mem|readData[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[0]),
	.obar());
// synopsys translate_off
defparam \readData1[0]~output .bus_hold = "false";
defparam \readData1[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[1]~output (
	.i(\rs_mem|readData[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[1]),
	.obar());
// synopsys translate_off
defparam \readData1[1]~output .bus_hold = "false";
defparam \readData1[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[2]~output (
	.i(\rs_mem|readData[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[2]),
	.obar());
// synopsys translate_off
defparam \readData1[2]~output .bus_hold = "false";
defparam \readData1[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[3]~output (
	.i(\rs_mem|readData[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[3]),
	.obar());
// synopsys translate_off
defparam \readData1[3]~output .bus_hold = "false";
defparam \readData1[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[4]~output (
	.i(\rs_mem|readData[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[4]),
	.obar());
// synopsys translate_off
defparam \readData1[4]~output .bus_hold = "false";
defparam \readData1[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[5]~output (
	.i(\rs_mem|readData[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[5]),
	.obar());
// synopsys translate_off
defparam \readData1[5]~output .bus_hold = "false";
defparam \readData1[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[6]~output (
	.i(\rs_mem|readData[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[6]),
	.obar());
// synopsys translate_off
defparam \readData1[6]~output .bus_hold = "false";
defparam \readData1[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[7]~output (
	.i(\rs_mem|readData[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[7]),
	.obar());
// synopsys translate_off
defparam \readData1[7]~output .bus_hold = "false";
defparam \readData1[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[8]~output (
	.i(\rs_mem|readData[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[8]),
	.obar());
// synopsys translate_off
defparam \readData1[8]~output .bus_hold = "false";
defparam \readData1[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[9]~output (
	.i(\rs_mem|readData[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[9]),
	.obar());
// synopsys translate_off
defparam \readData1[9]~output .bus_hold = "false";
defparam \readData1[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[10]~output (
	.i(\rs_mem|readData[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[10]),
	.obar());
// synopsys translate_off
defparam \readData1[10]~output .bus_hold = "false";
defparam \readData1[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[11]~output (
	.i(\rs_mem|readData[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[11]),
	.obar());
// synopsys translate_off
defparam \readData1[11]~output .bus_hold = "false";
defparam \readData1[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[12]~output (
	.i(\rs_mem|readData[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[12]),
	.obar());
// synopsys translate_off
defparam \readData1[12]~output .bus_hold = "false";
defparam \readData1[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[13]~output (
	.i(\rs_mem|readData[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[13]),
	.obar());
// synopsys translate_off
defparam \readData1[13]~output .bus_hold = "false";
defparam \readData1[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[14]~output (
	.i(\rs_mem|readData[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[14]),
	.obar());
// synopsys translate_off
defparam \readData1[14]~output .bus_hold = "false";
defparam \readData1[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[15]~output (
	.i(\rs_mem|readData[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[15]),
	.obar());
// synopsys translate_off
defparam \readData1[15]~output .bus_hold = "false";
defparam \readData1[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[16]~output (
	.i(\rs_mem|readData[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[16]),
	.obar());
// synopsys translate_off
defparam \readData1[16]~output .bus_hold = "false";
defparam \readData1[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[17]~output (
	.i(\rs_mem|readData[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[17]),
	.obar());
// synopsys translate_off
defparam \readData1[17]~output .bus_hold = "false";
defparam \readData1[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[18]~output (
	.i(\rs_mem|readData[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[18]),
	.obar());
// synopsys translate_off
defparam \readData1[18]~output .bus_hold = "false";
defparam \readData1[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[19]~output (
	.i(\rs_mem|readData[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[19]),
	.obar());
// synopsys translate_off
defparam \readData1[19]~output .bus_hold = "false";
defparam \readData1[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[20]~output (
	.i(\rs_mem|readData[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[20]),
	.obar());
// synopsys translate_off
defparam \readData1[20]~output .bus_hold = "false";
defparam \readData1[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[21]~output (
	.i(\rs_mem|readData[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[21]),
	.obar());
// synopsys translate_off
defparam \readData1[21]~output .bus_hold = "false";
defparam \readData1[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[22]~output (
	.i(\rs_mem|readData[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[22]),
	.obar());
// synopsys translate_off
defparam \readData1[22]~output .bus_hold = "false";
defparam \readData1[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[23]~output (
	.i(\rs_mem|readData[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[23]),
	.obar());
// synopsys translate_off
defparam \readData1[23]~output .bus_hold = "false";
defparam \readData1[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[24]~output (
	.i(\rs_mem|readData[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[24]),
	.obar());
// synopsys translate_off
defparam \readData1[24]~output .bus_hold = "false";
defparam \readData1[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[25]~output (
	.i(\rs_mem|readData[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[25]),
	.obar());
// synopsys translate_off
defparam \readData1[25]~output .bus_hold = "false";
defparam \readData1[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[26]~output (
	.i(\rs_mem|readData[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[26]),
	.obar());
// synopsys translate_off
defparam \readData1[26]~output .bus_hold = "false";
defparam \readData1[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[27]~output (
	.i(\rs_mem|readData[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[27]),
	.obar());
// synopsys translate_off
defparam \readData1[27]~output .bus_hold = "false";
defparam \readData1[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[28]~output (
	.i(\rs_mem|readData[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[28]),
	.obar());
// synopsys translate_off
defparam \readData1[28]~output .bus_hold = "false";
defparam \readData1[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[29]~output (
	.i(\rs_mem|readData[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[29]),
	.obar());
// synopsys translate_off
defparam \readData1[29]~output .bus_hold = "false";
defparam \readData1[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[30]~output (
	.i(\rs_mem|readData[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[30]),
	.obar());
// synopsys translate_off
defparam \readData1[30]~output .bus_hold = "false";
defparam \readData1[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData1[31]~output (
	.i(\rs_mem|readData[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[31]),
	.obar());
// synopsys translate_off
defparam \readData1[31]~output .bus_hold = "false";
defparam \readData1[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[0]~output (
	.i(\rt_mem|readData[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[0]),
	.obar());
// synopsys translate_off
defparam \readData2[0]~output .bus_hold = "false";
defparam \readData2[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[1]~output (
	.i(\rt_mem|readData[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[1]),
	.obar());
// synopsys translate_off
defparam \readData2[1]~output .bus_hold = "false";
defparam \readData2[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[2]~output (
	.i(\rt_mem|readData[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[2]),
	.obar());
// synopsys translate_off
defparam \readData2[2]~output .bus_hold = "false";
defparam \readData2[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[3]~output (
	.i(\rt_mem|readData[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[3]),
	.obar());
// synopsys translate_off
defparam \readData2[3]~output .bus_hold = "false";
defparam \readData2[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[4]~output (
	.i(\rt_mem|readData[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[4]),
	.obar());
// synopsys translate_off
defparam \readData2[4]~output .bus_hold = "false";
defparam \readData2[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[5]~output (
	.i(\rt_mem|readData[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[5]),
	.obar());
// synopsys translate_off
defparam \readData2[5]~output .bus_hold = "false";
defparam \readData2[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[6]~output (
	.i(\rt_mem|readData[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[6]),
	.obar());
// synopsys translate_off
defparam \readData2[6]~output .bus_hold = "false";
defparam \readData2[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[7]~output (
	.i(\rt_mem|readData[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[7]),
	.obar());
// synopsys translate_off
defparam \readData2[7]~output .bus_hold = "false";
defparam \readData2[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[8]~output (
	.i(\rt_mem|readData[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[8]),
	.obar());
// synopsys translate_off
defparam \readData2[8]~output .bus_hold = "false";
defparam \readData2[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[9]~output (
	.i(\rt_mem|readData[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[9]),
	.obar());
// synopsys translate_off
defparam \readData2[9]~output .bus_hold = "false";
defparam \readData2[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[10]~output (
	.i(\rt_mem|readData[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[10]),
	.obar());
// synopsys translate_off
defparam \readData2[10]~output .bus_hold = "false";
defparam \readData2[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[11]~output (
	.i(\rt_mem|readData[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[11]),
	.obar());
// synopsys translate_off
defparam \readData2[11]~output .bus_hold = "false";
defparam \readData2[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[12]~output (
	.i(\rt_mem|readData[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[12]),
	.obar());
// synopsys translate_off
defparam \readData2[12]~output .bus_hold = "false";
defparam \readData2[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[13]~output (
	.i(\rt_mem|readData[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[13]),
	.obar());
// synopsys translate_off
defparam \readData2[13]~output .bus_hold = "false";
defparam \readData2[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[14]~output (
	.i(\rt_mem|readData[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[14]),
	.obar());
// synopsys translate_off
defparam \readData2[14]~output .bus_hold = "false";
defparam \readData2[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[15]~output (
	.i(\rt_mem|readData[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[15]),
	.obar());
// synopsys translate_off
defparam \readData2[15]~output .bus_hold = "false";
defparam \readData2[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[16]~output (
	.i(\rt_mem|readData[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[16]),
	.obar());
// synopsys translate_off
defparam \readData2[16]~output .bus_hold = "false";
defparam \readData2[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[17]~output (
	.i(\rt_mem|readData[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[17]),
	.obar());
// synopsys translate_off
defparam \readData2[17]~output .bus_hold = "false";
defparam \readData2[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[18]~output (
	.i(\rt_mem|readData[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[18]),
	.obar());
// synopsys translate_off
defparam \readData2[18]~output .bus_hold = "false";
defparam \readData2[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[19]~output (
	.i(\rt_mem|readData[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[19]),
	.obar());
// synopsys translate_off
defparam \readData2[19]~output .bus_hold = "false";
defparam \readData2[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[20]~output (
	.i(\rt_mem|readData[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[20]),
	.obar());
// synopsys translate_off
defparam \readData2[20]~output .bus_hold = "false";
defparam \readData2[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[21]~output (
	.i(\rt_mem|readData[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[21]),
	.obar());
// synopsys translate_off
defparam \readData2[21]~output .bus_hold = "false";
defparam \readData2[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[22]~output (
	.i(\rt_mem|readData[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[22]),
	.obar());
// synopsys translate_off
defparam \readData2[22]~output .bus_hold = "false";
defparam \readData2[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[23]~output (
	.i(\rt_mem|readData[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[23]),
	.obar());
// synopsys translate_off
defparam \readData2[23]~output .bus_hold = "false";
defparam \readData2[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[24]~output (
	.i(\rt_mem|readData[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[24]),
	.obar());
// synopsys translate_off
defparam \readData2[24]~output .bus_hold = "false";
defparam \readData2[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[25]~output (
	.i(\rt_mem|readData[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[25]),
	.obar());
// synopsys translate_off
defparam \readData2[25]~output .bus_hold = "false";
defparam \readData2[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[26]~output (
	.i(\rt_mem|readData[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[26]),
	.obar());
// synopsys translate_off
defparam \readData2[26]~output .bus_hold = "false";
defparam \readData2[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[27]~output (
	.i(\rt_mem|readData[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[27]),
	.obar());
// synopsys translate_off
defparam \readData2[27]~output .bus_hold = "false";
defparam \readData2[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[28]~output (
	.i(\rt_mem|readData[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[28]),
	.obar());
// synopsys translate_off
defparam \readData2[28]~output .bus_hold = "false";
defparam \readData2[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[29]~output (
	.i(\rt_mem|readData[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[29]),
	.obar());
// synopsys translate_off
defparam \readData2[29]~output .bus_hold = "false";
defparam \readData2[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[30]~output (
	.i(\rt_mem|readData[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[30]),
	.obar());
// synopsys translate_off
defparam \readData2[30]~output .bus_hold = "false";
defparam \readData2[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \readData2[31]~output (
	.i(\rt_mem|readData[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[31]),
	.obar());
// synopsys translate_off
defparam \readData2[31]~output .bus_hold = "false";
defparam \readData2[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \writeData[0]~input (
	.i(writeData[0]),
	.ibar(gnd),
	.o(\writeData[0]~input_o ));
// synopsys translate_off
defparam \writeData[0]~input .bus_hold = "false";
defparam \writeData[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \writeEnable~input (
	.i(writeEnable),
	.ibar(gnd),
	.o(\writeEnable~input_o ));
// synopsys translate_off
defparam \writeEnable~input .bus_hold = "false";
defparam \writeEnable~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \writeReg[4]~input (
	.i(writeReg[4]),
	.ibar(gnd),
	.o(\writeReg[4]~input_o ));
// synopsys translate_off
defparam \writeReg[4]~input .bus_hold = "false";
defparam \writeReg[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \writeReg[0]~input (
	.i(writeReg[0]),
	.ibar(gnd),
	.o(\writeReg[0]~input_o ));
// synopsys translate_off
defparam \writeReg[0]~input .bus_hold = "false";
defparam \writeReg[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \writeReg[1]~input (
	.i(writeReg[1]),
	.ibar(gnd),
	.o(\writeReg[1]~input_o ));
// synopsys translate_off
defparam \writeReg[1]~input .bus_hold = "false";
defparam \writeReg[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \writeReg[2]~input (
	.i(writeReg[2]),
	.ibar(gnd),
	.o(\writeReg[2]~input_o ));
// synopsys translate_off
defparam \writeReg[2]~input .bus_hold = "false";
defparam \writeReg[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \writeReg[3]~input (
	.i(writeReg[3]),
	.ibar(gnd),
	.o(\writeReg[3]~input_o ));
// synopsys translate_off
defparam \writeReg[3]~input .bus_hold = "false";
defparam \writeReg[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1702 (
// Equation(s):
// \rs_mem|s_memory~1702_combout  = (!\writeReg[0]~input_o  & (\writeReg[1]~input_o  & (\writeReg[2]~input_o  & !\writeReg[3]~input_o )))

	.dataa(\writeReg[0]~input_o ),
	.datab(\writeReg[1]~input_o ),
	.datac(\writeReg[2]~input_o ),
	.datad(\writeReg[3]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1702_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1702 .lut_mask = 16'h0040;
defparam \rs_mem|s_memory~1702 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1703 (
// Equation(s):
// \rs_mem|s_memory~1703_combout  = (\writeEnable~input_o  & (\writeReg[4]~input_o  & \rs_mem|s_memory~1702_combout ))

	.dataa(\writeEnable~input_o ),
	.datab(\writeReg[4]~input_o ),
	.datac(\rs_mem|s_memory~1702_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1703_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1703 .lut_mask = 16'h8080;
defparam \rs_mem|s_memory~1703 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~742 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~742 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~742 .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \readReg1[2]~input (
	.i(readReg1[2]),
	.ibar(gnd),
	.o(\readReg1[2]~input_o ));
// synopsys translate_off
defparam \readReg1[2]~input .bus_hold = "false";
defparam \readReg1[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1704 (
// Equation(s):
// \rs_mem|s_memory~1704_combout  = (!\writeReg[0]~input_o  & (\writeReg[1]~input_o  & (!\writeReg[2]~input_o  & \writeReg[3]~input_o )))

	.dataa(\writeReg[0]~input_o ),
	.datab(\writeReg[1]~input_o ),
	.datac(\writeReg[2]~input_o ),
	.datad(\writeReg[3]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1704_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1704 .lut_mask = 16'h0400;
defparam \rs_mem|s_memory~1704 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1705 (
// Equation(s):
// \rs_mem|s_memory~1705_combout  = (\rs_mem|s_memory~1704_combout  & (\writeEnable~input_o  & \writeReg[4]~input_o ))

	.dataa(\rs_mem|s_memory~1704_combout ),
	.datab(\writeEnable~input_o ),
	.datac(\writeReg[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1705_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1705 .lut_mask = 16'h8080;
defparam \rs_mem|s_memory~1705 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~870 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~870 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~870 .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \readReg1[3]~input (
	.i(readReg1[3]),
	.ibar(gnd),
	.o(\readReg1[3]~input_o ));
// synopsys translate_off
defparam \readReg1[3]~input .bus_hold = "false";
defparam \readReg1[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1706 (
// Equation(s):
// \rs_mem|s_memory~1706_combout  = (!\writeReg[0]~input_o  & (\writeReg[1]~input_o  & (!\writeReg[2]~input_o  & !\writeReg[3]~input_o )))

	.dataa(\writeReg[0]~input_o ),
	.datab(\writeReg[1]~input_o ),
	.datac(\writeReg[2]~input_o ),
	.datad(\writeReg[3]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1706_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1706 .lut_mask = 16'h0004;
defparam \rs_mem|s_memory~1706 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1707 (
// Equation(s):
// \rs_mem|s_memory~1707_combout  = (\writeEnable~input_o  & (\writeReg[4]~input_o  & \rs_mem|s_memory~1706_combout ))

	.dataa(\writeEnable~input_o ),
	.datab(\writeReg[4]~input_o ),
	.datac(\rs_mem|s_memory~1706_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1707_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1707 .lut_mask = 16'h8080;
defparam \rs_mem|s_memory~1707 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~614 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~614 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~614 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1062 (
// Equation(s):
// \rs_mem|s_memory~1062_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~870_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~614_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~870_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~614_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1062_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1062 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1062 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1708 (
// Equation(s):
// \rs_mem|s_memory~1708_combout  = (!\writeReg[0]~input_o  & (\writeReg[1]~input_o  & (\writeReg[2]~input_o  & \writeReg[3]~input_o )))

	.dataa(\writeReg[0]~input_o ),
	.datab(\writeReg[1]~input_o ),
	.datac(\writeReg[2]~input_o ),
	.datad(\writeReg[3]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1708_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1708 .lut_mask = 16'h4000;
defparam \rs_mem|s_memory~1708 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1709 (
// Equation(s):
// \rs_mem|s_memory~1709_combout  = (\writeEnable~input_o  & (\writeReg[4]~input_o  & \rs_mem|s_memory~1708_combout ))

	.dataa(\writeEnable~input_o ),
	.datab(\writeReg[4]~input_o ),
	.datac(\rs_mem|s_memory~1708_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1709_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1709 .lut_mask = 16'h8080;
defparam \rs_mem|s_memory~1709 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~998 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~998 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~998 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1063 (
// Equation(s):
// \rs_mem|s_memory~1063_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1062_combout  & ((\rs_mem|s_memory~998_q ))) # (!\rs_mem|s_memory~1062_combout  & (\rs_mem|s_memory~742_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1062_combout ))))

	.dataa(\rs_mem|s_memory~742_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1062_combout ),
	.datad(\rs_mem|s_memory~998_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1063_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1063 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1063 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \readReg1[1]~input (
	.i(readReg1[1]),
	.ibar(gnd),
	.o(\readReg1[1]~input_o ));
// synopsys translate_off
defparam \readReg1[1]~input .bus_hold = "false";
defparam \readReg1[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1710 (
// Equation(s):
// \rs_mem|s_memory~1710_combout  = (\writeReg[0]~input_o  & (!\writeReg[1]~input_o  & (!\writeReg[2]~input_o  & \writeReg[3]~input_o )))

	.dataa(\writeReg[0]~input_o ),
	.datab(\writeReg[1]~input_o ),
	.datac(\writeReg[2]~input_o ),
	.datad(\writeReg[3]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1710_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1710 .lut_mask = 16'h0200;
defparam \rs_mem|s_memory~1710 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1711 (
// Equation(s):
// \rs_mem|s_memory~1711_combout  = (\writeEnable~input_o  & (\writeReg[4]~input_o  & \rs_mem|s_memory~1710_combout ))

	.dataa(\writeEnable~input_o ),
	.datab(\writeReg[4]~input_o ),
	.datac(\rs_mem|s_memory~1710_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1711_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1711 .lut_mask = 16'h8080;
defparam \rs_mem|s_memory~1711 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~838 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~838 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~838 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1712 (
// Equation(s):
// \rs_mem|s_memory~1712_combout  = (\writeReg[0]~input_o  & (!\writeReg[1]~input_o  & (\writeReg[2]~input_o  & !\writeReg[3]~input_o )))

	.dataa(\writeReg[0]~input_o ),
	.datab(\writeReg[1]~input_o ),
	.datac(\writeReg[2]~input_o ),
	.datad(\writeReg[3]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1712_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1712 .lut_mask = 16'h0020;
defparam \rs_mem|s_memory~1712 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1713 (
// Equation(s):
// \rs_mem|s_memory~1713_combout  = (\writeEnable~input_o  & (\writeReg[4]~input_o  & \rs_mem|s_memory~1712_combout ))

	.dataa(\writeEnable~input_o ),
	.datab(\writeReg[4]~input_o ),
	.datac(\rs_mem|s_memory~1712_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1713_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1713 .lut_mask = 16'h8080;
defparam \rs_mem|s_memory~1713 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~710 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~710 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~710 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1714 (
// Equation(s):
// \rs_mem|s_memory~1714_combout  = (\writeReg[0]~input_o  & (!\writeReg[1]~input_o  & (!\writeReg[2]~input_o  & !\writeReg[3]~input_o )))

	.dataa(\writeReg[0]~input_o ),
	.datab(\writeReg[1]~input_o ),
	.datac(\writeReg[2]~input_o ),
	.datad(\writeReg[3]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1714_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1714 .lut_mask = 16'h0002;
defparam \rs_mem|s_memory~1714 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1715 (
// Equation(s):
// \rs_mem|s_memory~1715_combout  = (\writeEnable~input_o  & (\writeReg[4]~input_o  & \rs_mem|s_memory~1714_combout ))

	.dataa(\writeEnable~input_o ),
	.datab(\writeReg[4]~input_o ),
	.datac(\rs_mem|s_memory~1714_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1715_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1715 .lut_mask = 16'h8080;
defparam \rs_mem|s_memory~1715 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~582 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~582 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~582 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1064 (
// Equation(s):
// \rs_mem|s_memory~1064_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~710_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~582_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~710_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~582_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1064_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1064 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1064 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1716 (
// Equation(s):
// \rs_mem|s_memory~1716_combout  = (\writeReg[0]~input_o  & (!\writeReg[1]~input_o  & (\writeReg[2]~input_o  & \writeReg[3]~input_o )))

	.dataa(\writeReg[0]~input_o ),
	.datab(\writeReg[1]~input_o ),
	.datac(\writeReg[2]~input_o ),
	.datad(\writeReg[3]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1716_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1716 .lut_mask = 16'h2000;
defparam \rs_mem|s_memory~1716 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1717 (
// Equation(s):
// \rs_mem|s_memory~1717_combout  = (\writeEnable~input_o  & (\writeReg[4]~input_o  & \rs_mem|s_memory~1716_combout ))

	.dataa(\writeEnable~input_o ),
	.datab(\writeReg[4]~input_o ),
	.datac(\rs_mem|s_memory~1716_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1717_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1717 .lut_mask = 16'h8080;
defparam \rs_mem|s_memory~1717 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~966 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~966 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~966 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1065 (
// Equation(s):
// \rs_mem|s_memory~1065_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1064_combout  & ((\rs_mem|s_memory~966_q ))) # (!\rs_mem|s_memory~1064_combout  & (\rs_mem|s_memory~838_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1064_combout ))))

	.dataa(\rs_mem|s_memory~838_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1064_combout ),
	.datad(\rs_mem|s_memory~966_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1065_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1065 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1065 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \readReg1[0]~input (
	.i(readReg1[0]),
	.ibar(gnd),
	.o(\readReg1[0]~input_o ));
// synopsys translate_off
defparam \readReg1[0]~input .bus_hold = "false";
defparam \readReg1[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1718 (
// Equation(s):
// \rs_mem|s_memory~1718_combout  = (!\writeReg[0]~input_o  & (!\writeReg[1]~input_o  & (\writeReg[2]~input_o  & !\writeReg[3]~input_o )))

	.dataa(\writeReg[0]~input_o ),
	.datab(\writeReg[1]~input_o ),
	.datac(\writeReg[2]~input_o ),
	.datad(\writeReg[3]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1718_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1718 .lut_mask = 16'h0010;
defparam \rs_mem|s_memory~1718 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1719 (
// Equation(s):
// \rs_mem|s_memory~1719_combout  = (\writeEnable~input_o  & (\writeReg[4]~input_o  & \rs_mem|s_memory~1718_combout ))

	.dataa(\writeEnable~input_o ),
	.datab(\writeReg[4]~input_o ),
	.datac(\rs_mem|s_memory~1718_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1719_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1719 .lut_mask = 16'h8080;
defparam \rs_mem|s_memory~1719 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~678 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~678 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~678 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1720 (
// Equation(s):
// \rs_mem|s_memory~1720_combout  = (!\writeReg[0]~input_o  & (!\writeReg[1]~input_o  & (!\writeReg[2]~input_o  & \writeReg[3]~input_o )))

	.dataa(\writeReg[0]~input_o ),
	.datab(\writeReg[1]~input_o ),
	.datac(\writeReg[2]~input_o ),
	.datad(\writeReg[3]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1720_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1720 .lut_mask = 16'h0100;
defparam \rs_mem|s_memory~1720 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1721 (
// Equation(s):
// \rs_mem|s_memory~1721_combout  = (\writeEnable~input_o  & (\writeReg[4]~input_o  & \rs_mem|s_memory~1720_combout ))

	.dataa(\writeEnable~input_o ),
	.datab(\writeReg[4]~input_o ),
	.datac(\rs_mem|s_memory~1720_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1721_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1721 .lut_mask = 16'h8080;
defparam \rs_mem|s_memory~1721 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~806 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~806 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~806 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1722 (
// Equation(s):
// \rs_mem|s_memory~1722_combout  = (!\writeReg[0]~input_o  & (!\writeReg[1]~input_o  & (!\writeReg[2]~input_o  & !\writeReg[3]~input_o )))

	.dataa(\writeReg[0]~input_o ),
	.datab(\writeReg[1]~input_o ),
	.datac(\writeReg[2]~input_o ),
	.datad(\writeReg[3]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1722_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1722 .lut_mask = 16'h0001;
defparam \rs_mem|s_memory~1722 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1723 (
// Equation(s):
// \rs_mem|s_memory~1723_combout  = (\writeEnable~input_o  & (\writeReg[4]~input_o  & \rs_mem|s_memory~1722_combout ))

	.dataa(\writeEnable~input_o ),
	.datab(\writeReg[4]~input_o ),
	.datac(\rs_mem|s_memory~1722_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1723_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1723 .lut_mask = 16'h8080;
defparam \rs_mem|s_memory~1723 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~550 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~550 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~550 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1066 (
// Equation(s):
// \rs_mem|s_memory~1066_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~806_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~550_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~806_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~550_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1066_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1066 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1066 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1724 (
// Equation(s):
// \rs_mem|s_memory~1724_combout  = (!\writeReg[0]~input_o  & (!\writeReg[1]~input_o  & (\writeReg[2]~input_o  & \writeReg[3]~input_o )))

	.dataa(\writeReg[0]~input_o ),
	.datab(\writeReg[1]~input_o ),
	.datac(\writeReg[2]~input_o ),
	.datad(\writeReg[3]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1724_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1724 .lut_mask = 16'h1000;
defparam \rs_mem|s_memory~1724 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1725 (
// Equation(s):
// \rs_mem|s_memory~1725_combout  = (\writeEnable~input_o  & (\writeReg[4]~input_o  & \rs_mem|s_memory~1724_combout ))

	.dataa(\writeEnable~input_o ),
	.datab(\writeReg[4]~input_o ),
	.datac(\rs_mem|s_memory~1724_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1725_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1725 .lut_mask = 16'h8080;
defparam \rs_mem|s_memory~1725 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~934 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~934 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~934 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1067 (
// Equation(s):
// \rs_mem|s_memory~1067_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1066_combout  & ((\rs_mem|s_memory~934_q ))) # (!\rs_mem|s_memory~1066_combout  & (\rs_mem|s_memory~678_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1066_combout ))))

	.dataa(\rs_mem|s_memory~678_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1066_combout ),
	.datad(\rs_mem|s_memory~934_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1067_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1067 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1067 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1068 (
// Equation(s):
// \rs_mem|s_memory~1068_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~1065_combout )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~1067_combout )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~1065_combout ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~1067_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1068_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1068 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1068 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1726 (
// Equation(s):
// \rs_mem|s_memory~1726_combout  = (\writeReg[0]~input_o  & (\writeReg[1]~input_o  & (!\writeReg[2]~input_o  & \writeReg[3]~input_o )))

	.dataa(\writeReg[0]~input_o ),
	.datab(\writeReg[1]~input_o ),
	.datac(\writeReg[2]~input_o ),
	.datad(\writeReg[3]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1726_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1726 .lut_mask = 16'h0800;
defparam \rs_mem|s_memory~1726 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1727 (
// Equation(s):
// \rs_mem|s_memory~1727_combout  = (\writeEnable~input_o  & (\writeReg[4]~input_o  & \rs_mem|s_memory~1726_combout ))

	.dataa(\writeEnable~input_o ),
	.datab(\writeReg[4]~input_o ),
	.datac(\rs_mem|s_memory~1726_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1727_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1727 .lut_mask = 16'h8080;
defparam \rs_mem|s_memory~1727 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~902 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~902 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~902 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1728 (
// Equation(s):
// \rs_mem|s_memory~1728_combout  = (\writeReg[0]~input_o  & (\writeReg[1]~input_o  & (\writeReg[2]~input_o  & !\writeReg[3]~input_o )))

	.dataa(\writeReg[0]~input_o ),
	.datab(\writeReg[1]~input_o ),
	.datac(\writeReg[2]~input_o ),
	.datad(\writeReg[3]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1728_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1728 .lut_mask = 16'h0080;
defparam \rs_mem|s_memory~1728 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1729 (
// Equation(s):
// \rs_mem|s_memory~1729_combout  = (\writeEnable~input_o  & (\writeReg[4]~input_o  & \rs_mem|s_memory~1728_combout ))

	.dataa(\writeEnable~input_o ),
	.datab(\writeReg[4]~input_o ),
	.datac(\rs_mem|s_memory~1728_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1729_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1729 .lut_mask = 16'h8080;
defparam \rs_mem|s_memory~1729 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~774 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~774 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~774 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1730 (
// Equation(s):
// \rs_mem|s_memory~1730_combout  = (\writeReg[0]~input_o  & (\writeReg[1]~input_o  & (!\writeReg[2]~input_o  & !\writeReg[3]~input_o )))

	.dataa(\writeReg[0]~input_o ),
	.datab(\writeReg[1]~input_o ),
	.datac(\writeReg[2]~input_o ),
	.datad(\writeReg[3]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1730_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1730 .lut_mask = 16'h0008;
defparam \rs_mem|s_memory~1730 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1731 (
// Equation(s):
// \rs_mem|s_memory~1731_combout  = (\writeEnable~input_o  & (\writeReg[4]~input_o  & \rs_mem|s_memory~1730_combout ))

	.dataa(\writeEnable~input_o ),
	.datab(\writeReg[4]~input_o ),
	.datac(\rs_mem|s_memory~1730_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1731_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1731 .lut_mask = 16'h8080;
defparam \rs_mem|s_memory~1731 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~646 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~646 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~646 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1069 (
// Equation(s):
// \rs_mem|s_memory~1069_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~774_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~646_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~774_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~646_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1069_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1069 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1069 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1732 (
// Equation(s):
// \rs_mem|s_memory~1732_combout  = (\writeReg[0]~input_o  & (\writeReg[1]~input_o  & (\writeReg[2]~input_o  & \writeReg[3]~input_o )))

	.dataa(\writeReg[0]~input_o ),
	.datab(\writeReg[1]~input_o ),
	.datac(\writeReg[2]~input_o ),
	.datad(\writeReg[3]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1732_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1732 .lut_mask = 16'h8000;
defparam \rs_mem|s_memory~1732 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1733 (
// Equation(s):
// \rs_mem|s_memory~1733_combout  = (\writeEnable~input_o  & (\writeReg[4]~input_o  & \rs_mem|s_memory~1732_combout ))

	.dataa(\writeEnable~input_o ),
	.datab(\writeReg[4]~input_o ),
	.datac(\rs_mem|s_memory~1732_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1733_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1733 .lut_mask = 16'h8080;
defparam \rs_mem|s_memory~1733 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1030 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1030_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1030 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1030 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1070 (
// Equation(s):
// \rs_mem|s_memory~1070_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1069_combout  & ((\rs_mem|s_memory~1030_q ))) # (!\rs_mem|s_memory~1069_combout  & (\rs_mem|s_memory~902_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1069_combout ))))

	.dataa(\rs_mem|s_memory~902_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1069_combout ),
	.datad(\rs_mem|s_memory~1030_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1070_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1070 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1070 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1071 (
// Equation(s):
// \rs_mem|s_memory~1071_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1068_combout  & ((\rs_mem|s_memory~1070_combout ))) # (!\rs_mem|s_memory~1068_combout  & (\rs_mem|s_memory~1063_combout )))) # (!\readReg1[1]~input_o  & 
// (((\rs_mem|s_memory~1068_combout ))))

	.dataa(\rs_mem|s_memory~1063_combout ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1068_combout ),
	.datad(\rs_mem|s_memory~1070_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1071_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1071 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1071 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \readReg1[4]~input (
	.i(readReg1[4]),
	.ibar(gnd),
	.o(\readReg1[4]~input_o ));
// synopsys translate_off
defparam \readReg1[4]~input .bus_hold = "false";
defparam \readReg1[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1734 (
// Equation(s):
// \rs_mem|s_memory~1734_combout  = (\rs_mem|s_memory~1704_combout  & (\writeEnable~input_o  & !\writeReg[4]~input_o ))

	.dataa(\rs_mem|s_memory~1704_combout ),
	.datab(\writeEnable~input_o ),
	.datac(gnd),
	.datad(\writeReg[4]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1734_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1734 .lut_mask = 16'h0088;
defparam \rs_mem|s_memory~1734 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~358 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~358 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~358 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1735 (
// Equation(s):
// \rs_mem|s_memory~1735_combout  = (\writeEnable~input_o  & (\rs_mem|s_memory~1710_combout  & !\writeReg[4]~input_o ))

	.dataa(\writeEnable~input_o ),
	.datab(\rs_mem|s_memory~1710_combout ),
	.datac(gnd),
	.datad(\writeReg[4]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1735_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1735 .lut_mask = 16'h0088;
defparam \rs_mem|s_memory~1735 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~326 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~326 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~326 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1736 (
// Equation(s):
// \rs_mem|s_memory~1736_combout  = (\writeEnable~input_o  & (\rs_mem|s_memory~1720_combout  & !\writeReg[4]~input_o ))

	.dataa(\writeEnable~input_o ),
	.datab(\rs_mem|s_memory~1720_combout ),
	.datac(gnd),
	.datad(\writeReg[4]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1736_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1736 .lut_mask = 16'h0088;
defparam \rs_mem|s_memory~1736 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~294 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~294 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~294 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1072 (
// Equation(s):
// \rs_mem|s_memory~1072_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~326_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~294_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~326_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~294_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1072_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1072 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1072 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1737 (
// Equation(s):
// \rs_mem|s_memory~1737_combout  = (\writeEnable~input_o  & (\rs_mem|s_memory~1726_combout  & !\writeReg[4]~input_o ))

	.dataa(\writeEnable~input_o ),
	.datab(\rs_mem|s_memory~1726_combout ),
	.datac(gnd),
	.datad(\writeReg[4]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1737_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1737 .lut_mask = 16'h0088;
defparam \rs_mem|s_memory~1737 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~390 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~390 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~390 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1073 (
// Equation(s):
// \rs_mem|s_memory~1073_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1072_combout  & ((\rs_mem|s_memory~390_q ))) # (!\rs_mem|s_memory~1072_combout  & (\rs_mem|s_memory~358_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1072_combout ))))

	.dataa(\rs_mem|s_memory~358_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1072_combout ),
	.datad(\rs_mem|s_memory~390_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1073_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1073 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1073 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1738 (
// Equation(s):
// \rs_mem|s_memory~1738_combout  = (\writeEnable~input_o  & (\rs_mem|s_memory~1712_combout  & !\writeReg[4]~input_o ))

	.dataa(\writeEnable~input_o ),
	.datab(\rs_mem|s_memory~1712_combout ),
	.datac(gnd),
	.datad(\writeReg[4]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1738_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1738 .lut_mask = 16'h0088;
defparam \rs_mem|s_memory~1738 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~198 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~198 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~198 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1739 (
// Equation(s):
// \rs_mem|s_memory~1739_combout  = (\writeEnable~input_o  & (\rs_mem|s_memory~1702_combout  & !\writeReg[4]~input_o ))

	.dataa(\writeEnable~input_o ),
	.datab(\rs_mem|s_memory~1702_combout ),
	.datac(gnd),
	.datad(\writeReg[4]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1739_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1739 .lut_mask = 16'h0088;
defparam \rs_mem|s_memory~1739 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~230 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~230 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~230 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1740 (
// Equation(s):
// \rs_mem|s_memory~1740_combout  = (\writeEnable~input_o  & (\rs_mem|s_memory~1718_combout  & !\writeReg[4]~input_o ))

	.dataa(\writeEnable~input_o ),
	.datab(\rs_mem|s_memory~1718_combout ),
	.datac(gnd),
	.datad(\writeReg[4]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1740_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1740 .lut_mask = 16'h0088;
defparam \rs_mem|s_memory~1740 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~166 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~166 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~166 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1074 (
// Equation(s):
// \rs_mem|s_memory~1074_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~230_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~166_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~230_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~166_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1074_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1074 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1074 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1741 (
// Equation(s):
// \rs_mem|s_memory~1741_combout  = (\writeEnable~input_o  & (\rs_mem|s_memory~1728_combout  & !\writeReg[4]~input_o ))

	.dataa(\writeEnable~input_o ),
	.datab(\rs_mem|s_memory~1728_combout ),
	.datac(gnd),
	.datad(\writeReg[4]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1741_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1741 .lut_mask = 16'h0088;
defparam \rs_mem|s_memory~1741 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~262 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~262 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~262 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1075 (
// Equation(s):
// \rs_mem|s_memory~1075_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1074_combout  & ((\rs_mem|s_memory~262_q ))) # (!\rs_mem|s_memory~1074_combout  & (\rs_mem|s_memory~198_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1074_combout ))))

	.dataa(\rs_mem|s_memory~198_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1074_combout ),
	.datad(\rs_mem|s_memory~262_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1075_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1075 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1075 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1742 (
// Equation(s):
// \rs_mem|s_memory~1742_combout  = (\writeEnable~input_o  & (\rs_mem|s_memory~1706_combout  & !\writeReg[4]~input_o ))

	.dataa(\writeEnable~input_o ),
	.datab(\rs_mem|s_memory~1706_combout ),
	.datac(gnd),
	.datad(\writeReg[4]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1742_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1742 .lut_mask = 16'h0088;
defparam \rs_mem|s_memory~1742 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~102 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~102 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~102 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1743 (
// Equation(s):
// \rs_mem|s_memory~1743_combout  = (\writeEnable~input_o  & (\rs_mem|s_memory~1714_combout  & !\writeReg[4]~input_o ))

	.dataa(\writeEnable~input_o ),
	.datab(\rs_mem|s_memory~1714_combout ),
	.datac(gnd),
	.datad(\writeReg[4]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1743_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1743 .lut_mask = 16'h0088;
defparam \rs_mem|s_memory~1743 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~70 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~70 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~70 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1744 (
// Equation(s):
// \rs_mem|s_memory~1744_combout  = (\writeEnable~input_o  & (\rs_mem|s_memory~1722_combout  & !\writeReg[4]~input_o ))

	.dataa(\writeEnable~input_o ),
	.datab(\rs_mem|s_memory~1722_combout ),
	.datac(gnd),
	.datad(\writeReg[4]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1744_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1744 .lut_mask = 16'h0088;
defparam \rs_mem|s_memory~1744 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~38 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~38 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~38 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1076 (
// Equation(s):
// \rs_mem|s_memory~1076_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~70_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~38_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~70_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~38_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1076_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1076 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1076 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1745 (
// Equation(s):
// \rs_mem|s_memory~1745_combout  = (\writeEnable~input_o  & (\rs_mem|s_memory~1730_combout  & !\writeReg[4]~input_o ))

	.dataa(\writeEnable~input_o ),
	.datab(\rs_mem|s_memory~1730_combout ),
	.datac(gnd),
	.datad(\writeReg[4]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1745_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1745 .lut_mask = 16'h0088;
defparam \rs_mem|s_memory~1745 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~134 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~134 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~134 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1077 (
// Equation(s):
// \rs_mem|s_memory~1077_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1076_combout  & ((\rs_mem|s_memory~134_q ))) # (!\rs_mem|s_memory~1076_combout  & (\rs_mem|s_memory~102_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1076_combout ))))

	.dataa(\rs_mem|s_memory~102_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1076_combout ),
	.datad(\rs_mem|s_memory~134_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1077_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1077 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1077 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1078 (
// Equation(s):
// \rs_mem|s_memory~1078_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~1075_combout )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~1077_combout )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~1075_combout ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~1077_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1078_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1078 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1078 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1746 (
// Equation(s):
// \rs_mem|s_memory~1746_combout  = (\writeEnable~input_o  & (\rs_mem|s_memory~1716_combout  & !\writeReg[4]~input_o ))

	.dataa(\writeEnable~input_o ),
	.datab(\rs_mem|s_memory~1716_combout ),
	.datac(gnd),
	.datad(\writeReg[4]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1746_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1746 .lut_mask = 16'h0088;
defparam \rs_mem|s_memory~1746 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~454 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~454 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~454 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1747 (
// Equation(s):
// \rs_mem|s_memory~1747_combout  = (\writeEnable~input_o  & (\rs_mem|s_memory~1708_combout  & !\writeReg[4]~input_o ))

	.dataa(\writeEnable~input_o ),
	.datab(\rs_mem|s_memory~1708_combout ),
	.datac(gnd),
	.datad(\writeReg[4]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1747_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1747 .lut_mask = 16'h0088;
defparam \rs_mem|s_memory~1747 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~486 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~486 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~486 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1748 (
// Equation(s):
// \rs_mem|s_memory~1748_combout  = (\writeEnable~input_o  & (\rs_mem|s_memory~1724_combout  & !\writeReg[4]~input_o ))

	.dataa(\writeEnable~input_o ),
	.datab(\rs_mem|s_memory~1724_combout ),
	.datac(gnd),
	.datad(\writeReg[4]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1748_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1748 .lut_mask = 16'h0088;
defparam \rs_mem|s_memory~1748 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~422 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~422 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~422 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1079 (
// Equation(s):
// \rs_mem|s_memory~1079_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~486_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~422_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~486_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~422_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1079_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1079 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1079 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1749 (
// Equation(s):
// \rs_mem|s_memory~1749_combout  = (\writeEnable~input_o  & (\rs_mem|s_memory~1732_combout  & !\writeReg[4]~input_o ))

	.dataa(\writeEnable~input_o ),
	.datab(\rs_mem|s_memory~1732_combout ),
	.datac(gnd),
	.datad(\writeReg[4]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1749_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1749 .lut_mask = 16'h0088;
defparam \rs_mem|s_memory~1749 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~518 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~518 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~518 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1080 (
// Equation(s):
// \rs_mem|s_memory~1080_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1079_combout  & ((\rs_mem|s_memory~518_q ))) # (!\rs_mem|s_memory~1079_combout  & (\rs_mem|s_memory~454_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1079_combout ))))

	.dataa(\rs_mem|s_memory~454_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1079_combout ),
	.datad(\rs_mem|s_memory~518_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1080_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1080 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1080 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1081 (
// Equation(s):
// \rs_mem|s_memory~1081_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1078_combout  & ((\rs_mem|s_memory~1080_combout ))) # (!\rs_mem|s_memory~1078_combout  & (\rs_mem|s_memory~1073_combout )))) # (!\readReg1[3]~input_o  & 
// (((\rs_mem|s_memory~1078_combout ))))

	.dataa(\rs_mem|s_memory~1073_combout ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1078_combout ),
	.datad(\rs_mem|s_memory~1080_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1081_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1081 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1081 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|Equal0~0 (
// Equation(s):
// \rs_mem|Equal0~0_combout  = (!\readReg1[1]~input_o  & (!\readReg1[0]~input_o  & (!\readReg1[3]~input_o  & !\readReg1[2]~input_o )))

	.dataa(\readReg1[1]~input_o ),
	.datab(\readReg1[0]~input_o ),
	.datac(\readReg1[3]~input_o ),
	.datad(\readReg1[2]~input_o ),
	.cin(gnd),
	.combout(\rs_mem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|Equal0~0 .lut_mask = 16'h0001;
defparam \rs_mem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[0]~0 (
// Equation(s):
// \rs_mem|readData[0]~0_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1071_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1081_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1071_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1081_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[0]~0 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[1]~input (
	.i(writeData[1]),
	.ibar(gnd),
	.o(\writeData[1]~input_o ));
// synopsys translate_off
defparam \writeData[1]~input .bus_hold = "false";
defparam \writeData[1]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~711 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~711 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~711 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~839 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~839 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~839 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~583 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~583 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~583 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1082 (
// Equation(s):
// \rs_mem|s_memory~1082_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~839_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~583_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~839_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~583_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1082_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1082 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1082 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~967 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~967 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~967 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1083 (
// Equation(s):
// \rs_mem|s_memory~1083_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1082_combout  & ((\rs_mem|s_memory~967_q ))) # (!\rs_mem|s_memory~1082_combout  & (\rs_mem|s_memory~711_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1082_combout ))))

	.dataa(\rs_mem|s_memory~711_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1082_combout ),
	.datad(\rs_mem|s_memory~967_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1083_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1083 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1083 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~871 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~871 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~871 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~743 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~743 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~743 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~615 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~615 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~615 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1084 (
// Equation(s):
// \rs_mem|s_memory~1084_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~743_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~615_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~743_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~615_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1084_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1084 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1084 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~999 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~999 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~999 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1085 (
// Equation(s):
// \rs_mem|s_memory~1085_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1084_combout  & ((\rs_mem|s_memory~999_q ))) # (!\rs_mem|s_memory~1084_combout  & (\rs_mem|s_memory~871_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1084_combout ))))

	.dataa(\rs_mem|s_memory~871_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1084_combout ),
	.datad(\rs_mem|s_memory~999_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1085_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1085 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1085 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~807 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~807 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~807 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~679 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~679 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~679 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~551 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~551 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~551 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1086 (
// Equation(s):
// \rs_mem|s_memory~1086_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~679_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~551_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~679_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~551_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1086_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1086 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1086 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~935 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~935 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~935 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1087 (
// Equation(s):
// \rs_mem|s_memory~1087_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1086_combout  & ((\rs_mem|s_memory~935_q ))) # (!\rs_mem|s_memory~1086_combout  & (\rs_mem|s_memory~807_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1086_combout ))))

	.dataa(\rs_mem|s_memory~807_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1086_combout ),
	.datad(\rs_mem|s_memory~935_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1087_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1087 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1087 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1088 (
// Equation(s):
// \rs_mem|s_memory~1088_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~1085_combout )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~1087_combout )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~1085_combout ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~1087_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1088_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1088 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1088 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~775 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~775 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~775 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~903 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~903 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~903 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~647 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~647 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~647 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1089 (
// Equation(s):
// \rs_mem|s_memory~1089_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~903_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~647_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~903_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~647_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1089_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1089 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1089 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1031 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1031_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1031 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1031 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1090 (
// Equation(s):
// \rs_mem|s_memory~1090_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1089_combout  & ((\rs_mem|s_memory~1031_q ))) # (!\rs_mem|s_memory~1089_combout  & (\rs_mem|s_memory~775_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1089_combout ))))

	.dataa(\rs_mem|s_memory~775_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1089_combout ),
	.datad(\rs_mem|s_memory~1031_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1090_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1090 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1090 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1091 (
// Equation(s):
// \rs_mem|s_memory~1091_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1088_combout  & ((\rs_mem|s_memory~1090_combout ))) # (!\rs_mem|s_memory~1088_combout  & (\rs_mem|s_memory~1083_combout )))) # (!\readReg1[0]~input_o  & 
// (((\rs_mem|s_memory~1088_combout ))))

	.dataa(\rs_mem|s_memory~1083_combout ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1088_combout ),
	.datad(\rs_mem|s_memory~1090_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1091_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1091 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1091 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~231 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~231 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~231 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~199 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~199 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~199 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~167 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~167 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~167 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1092 (
// Equation(s):
// \rs_mem|s_memory~1092_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~199_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~167_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~199_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~167_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1092_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1092 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1092 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~263 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~263 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~263 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1093 (
// Equation(s):
// \rs_mem|s_memory~1093_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1092_combout  & ((\rs_mem|s_memory~263_q ))) # (!\rs_mem|s_memory~1092_combout  & (\rs_mem|s_memory~231_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1092_combout ))))

	.dataa(\rs_mem|s_memory~231_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1092_combout ),
	.datad(\rs_mem|s_memory~263_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1093_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1093 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1093 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~327 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~327 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~327 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~359 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~359 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~359 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~295 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~295 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~295 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1094 (
// Equation(s):
// \rs_mem|s_memory~1094_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~359_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~295_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~359_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~295_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1094_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1094 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1094 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~391 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~391 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~391 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1095 (
// Equation(s):
// \rs_mem|s_memory~1095_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1094_combout  & ((\rs_mem|s_memory~391_q ))) # (!\rs_mem|s_memory~1094_combout  & (\rs_mem|s_memory~327_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1094_combout ))))

	.dataa(\rs_mem|s_memory~327_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1094_combout ),
	.datad(\rs_mem|s_memory~391_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1095_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1095 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1095 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~71 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~71 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~71 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~103 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~103 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~103 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~39 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~39 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~39 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1096 (
// Equation(s):
// \rs_mem|s_memory~1096_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~103_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~39_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~103_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~39_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1096_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1096 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1096 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~135 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~135 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~135 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1097 (
// Equation(s):
// \rs_mem|s_memory~1097_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1096_combout  & ((\rs_mem|s_memory~135_q ))) # (!\rs_mem|s_memory~1096_combout  & (\rs_mem|s_memory~71_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1096_combout ))))

	.dataa(\rs_mem|s_memory~71_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1096_combout ),
	.datad(\rs_mem|s_memory~135_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1097_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1097 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1097 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1098 (
// Equation(s):
// \rs_mem|s_memory~1098_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~1095_combout )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~1097_combout )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~1095_combout ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~1097_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1098_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1098 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1098 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~487 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~487 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~487 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~455 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~455 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~455 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~423 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~423 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~423 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1099 (
// Equation(s):
// \rs_mem|s_memory~1099_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~455_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~423_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~455_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~423_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1099_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1099 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1099 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~519 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~519 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~519 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1100 (
// Equation(s):
// \rs_mem|s_memory~1100_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1099_combout  & ((\rs_mem|s_memory~519_q ))) # (!\rs_mem|s_memory~1099_combout  & (\rs_mem|s_memory~487_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1099_combout ))))

	.dataa(\rs_mem|s_memory~487_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1099_combout ),
	.datad(\rs_mem|s_memory~519_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1100_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1100 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1101 (
// Equation(s):
// \rs_mem|s_memory~1101_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1098_combout  & ((\rs_mem|s_memory~1100_combout ))) # (!\rs_mem|s_memory~1098_combout  & (\rs_mem|s_memory~1093_combout )))) # (!\readReg1[2]~input_o  & 
// (((\rs_mem|s_memory~1098_combout ))))

	.dataa(\rs_mem|s_memory~1093_combout ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1098_combout ),
	.datad(\rs_mem|s_memory~1100_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1101_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1101 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[1]~1 (
// Equation(s):
// \rs_mem|readData[1]~1_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1091_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1101_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1091_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1101_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[1]~1 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[2]~input (
	.i(writeData[2]),
	.ibar(gnd),
	.o(\writeData[2]~input_o ));
// synopsys translate_off
defparam \writeData[2]~input .bus_hold = "false";
defparam \writeData[2]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~744 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~744 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~744 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~872 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~872 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~872 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~616 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~616 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~616 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1102 (
// Equation(s):
// \rs_mem|s_memory~1102_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~872_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~616_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~872_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~616_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1102_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1102 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1102 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1000 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1000 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1000 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1103 (
// Equation(s):
// \rs_mem|s_memory~1103_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1102_combout  & ((\rs_mem|s_memory~1000_q ))) # (!\rs_mem|s_memory~1102_combout  & (\rs_mem|s_memory~744_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1102_combout ))))

	.dataa(\rs_mem|s_memory~744_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1102_combout ),
	.datad(\rs_mem|s_memory~1000_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1103_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1103 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1103 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~840 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~840 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~840 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~712 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~712 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~712 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~584 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~584 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~584 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1104 (
// Equation(s):
// \rs_mem|s_memory~1104_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~712_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~584_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~712_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~584_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1104_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1104 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1104 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~968 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~968 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~968 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1105 (
// Equation(s):
// \rs_mem|s_memory~1105_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1104_combout  & ((\rs_mem|s_memory~968_q ))) # (!\rs_mem|s_memory~1104_combout  & (\rs_mem|s_memory~840_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1104_combout ))))

	.dataa(\rs_mem|s_memory~840_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1104_combout ),
	.datad(\rs_mem|s_memory~968_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1105_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1105 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1105 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~680 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~680 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~680 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~808 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~808 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~808 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~552 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~552 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~552 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1106 (
// Equation(s):
// \rs_mem|s_memory~1106_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~808_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~552_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~808_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~552_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1106_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1106 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1106 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~936 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~936 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~936 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1107 (
// Equation(s):
// \rs_mem|s_memory~1107_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1106_combout  & ((\rs_mem|s_memory~936_q ))) # (!\rs_mem|s_memory~1106_combout  & (\rs_mem|s_memory~680_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1106_combout ))))

	.dataa(\rs_mem|s_memory~680_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1106_combout ),
	.datad(\rs_mem|s_memory~936_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1107_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1107 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1108 (
// Equation(s):
// \rs_mem|s_memory~1108_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~1105_combout )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~1107_combout )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~1105_combout ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~1107_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1108_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1108 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1108 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~904 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~904 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~904 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~776 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~776 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~776 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~648 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~648 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~648 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1109 (
// Equation(s):
// \rs_mem|s_memory~1109_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~776_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~648_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~776_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~648_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1109_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1109 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1109 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1032 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1032_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1032 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1032 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1110 (
// Equation(s):
// \rs_mem|s_memory~1110_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1109_combout  & ((\rs_mem|s_memory~1032_q ))) # (!\rs_mem|s_memory~1109_combout  & (\rs_mem|s_memory~904_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1109_combout ))))

	.dataa(\rs_mem|s_memory~904_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1109_combout ),
	.datad(\rs_mem|s_memory~1032_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1110_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1110 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1111 (
// Equation(s):
// \rs_mem|s_memory~1111_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1108_combout  & ((\rs_mem|s_memory~1110_combout ))) # (!\rs_mem|s_memory~1108_combout  & (\rs_mem|s_memory~1103_combout )))) # (!\readReg1[1]~input_o  & 
// (((\rs_mem|s_memory~1108_combout ))))

	.dataa(\rs_mem|s_memory~1103_combout ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1108_combout ),
	.datad(\rs_mem|s_memory~1110_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1111_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1111 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1111 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~360 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~360 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~360 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~328 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~328 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~328 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~296 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~296 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~296 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1112 (
// Equation(s):
// \rs_mem|s_memory~1112_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~328_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~296_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~328_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~296_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1112_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1112 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1112 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~392 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~392 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~392 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1113 (
// Equation(s):
// \rs_mem|s_memory~1113_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1112_combout  & ((\rs_mem|s_memory~392_q ))) # (!\rs_mem|s_memory~1112_combout  & (\rs_mem|s_memory~360_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1112_combout ))))

	.dataa(\rs_mem|s_memory~360_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1112_combout ),
	.datad(\rs_mem|s_memory~392_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1113_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1113 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1113 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~200 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~200 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~200 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~232 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~232 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~232 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~168 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~168 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~168 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1114 (
// Equation(s):
// \rs_mem|s_memory~1114_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~232_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~168_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~232_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~168_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1114_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1114 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1114 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~264 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~264 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~264 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1115 (
// Equation(s):
// \rs_mem|s_memory~1115_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1114_combout  & ((\rs_mem|s_memory~264_q ))) # (!\rs_mem|s_memory~1114_combout  & (\rs_mem|s_memory~200_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1114_combout ))))

	.dataa(\rs_mem|s_memory~200_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1114_combout ),
	.datad(\rs_mem|s_memory~264_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1115_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1115 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1115 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~104 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~104 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~104 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~72 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~72 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~72 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~40 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~40 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~40 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1116 (
// Equation(s):
// \rs_mem|s_memory~1116_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~72_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~40_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~72_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~40_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1116_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1116 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1116 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~136 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~136 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~136 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1117 (
// Equation(s):
// \rs_mem|s_memory~1117_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1116_combout  & ((\rs_mem|s_memory~136_q ))) # (!\rs_mem|s_memory~1116_combout  & (\rs_mem|s_memory~104_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1116_combout ))))

	.dataa(\rs_mem|s_memory~104_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1116_combout ),
	.datad(\rs_mem|s_memory~136_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1117_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1117 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1118 (
// Equation(s):
// \rs_mem|s_memory~1118_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~1115_combout )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~1117_combout )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~1115_combout ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~1117_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1118_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1118 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1118 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~456 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~456 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~456 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~488 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~488 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~488 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~424 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~424 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~424 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1119 (
// Equation(s):
// \rs_mem|s_memory~1119_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~488_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~424_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~488_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~424_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1119_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1119 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1119 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~520 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~520 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~520 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1120 (
// Equation(s):
// \rs_mem|s_memory~1120_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1119_combout  & ((\rs_mem|s_memory~520_q ))) # (!\rs_mem|s_memory~1119_combout  & (\rs_mem|s_memory~456_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1119_combout ))))

	.dataa(\rs_mem|s_memory~456_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1119_combout ),
	.datad(\rs_mem|s_memory~520_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1120_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1120 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1120 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1121 (
// Equation(s):
// \rs_mem|s_memory~1121_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1118_combout  & ((\rs_mem|s_memory~1120_combout ))) # (!\rs_mem|s_memory~1118_combout  & (\rs_mem|s_memory~1113_combout )))) # (!\readReg1[3]~input_o  & 
// (((\rs_mem|s_memory~1118_combout ))))

	.dataa(\rs_mem|s_memory~1113_combout ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1118_combout ),
	.datad(\rs_mem|s_memory~1120_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1121_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1121 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1121 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[2]~2 (
// Equation(s):
// \rs_mem|readData[2]~2_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1111_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1121_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1111_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1121_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[2]~2 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[3]~input (
	.i(writeData[3]),
	.ibar(gnd),
	.o(\writeData[3]~input_o ));
// synopsys translate_off
defparam \writeData[3]~input .bus_hold = "false";
defparam \writeData[3]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~713 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~713 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~713 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~841 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~841 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~841 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~585 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~585 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~585 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1122 (
// Equation(s):
// \rs_mem|s_memory~1122_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~841_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~585_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~841_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~585_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1122_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1122 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1122 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~969 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~969 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~969 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1123 (
// Equation(s):
// \rs_mem|s_memory~1123_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1122_combout  & ((\rs_mem|s_memory~969_q ))) # (!\rs_mem|s_memory~1122_combout  & (\rs_mem|s_memory~713_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1122_combout ))))

	.dataa(\rs_mem|s_memory~713_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1122_combout ),
	.datad(\rs_mem|s_memory~969_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1123_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1123 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1123 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~873 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~873 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~873 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~745 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~745 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~745 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~617 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~617 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~617 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1124 (
// Equation(s):
// \rs_mem|s_memory~1124_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~745_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~617_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~745_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~617_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1124_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1124 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1124 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1001 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1001 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1001 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1125 (
// Equation(s):
// \rs_mem|s_memory~1125_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1124_combout  & ((\rs_mem|s_memory~1001_q ))) # (!\rs_mem|s_memory~1124_combout  & (\rs_mem|s_memory~873_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1124_combout ))))

	.dataa(\rs_mem|s_memory~873_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1124_combout ),
	.datad(\rs_mem|s_memory~1001_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1125_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1125 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1125 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~809 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~809 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~809 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~681 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~681 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~681 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~553 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~553 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~553 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1126 (
// Equation(s):
// \rs_mem|s_memory~1126_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~681_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~553_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~681_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~553_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1126_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1126 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1126 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~937 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~937 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~937 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1127 (
// Equation(s):
// \rs_mem|s_memory~1127_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1126_combout  & ((\rs_mem|s_memory~937_q ))) # (!\rs_mem|s_memory~1126_combout  & (\rs_mem|s_memory~809_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1126_combout ))))

	.dataa(\rs_mem|s_memory~809_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1126_combout ),
	.datad(\rs_mem|s_memory~937_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1127_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1127 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1128 (
// Equation(s):
// \rs_mem|s_memory~1128_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~1125_combout )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~1127_combout )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~1125_combout ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~1127_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1128_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1128 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1128 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~777 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~777 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~777 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~905 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~905 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~905 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~649 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~649 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~649 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1129 (
// Equation(s):
// \rs_mem|s_memory~1129_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~905_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~649_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~905_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~649_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1129_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1129 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1129 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1033 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1033_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1033 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1033 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1130 (
// Equation(s):
// \rs_mem|s_memory~1130_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1129_combout  & ((\rs_mem|s_memory~1033_q ))) # (!\rs_mem|s_memory~1129_combout  & (\rs_mem|s_memory~777_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1129_combout ))))

	.dataa(\rs_mem|s_memory~777_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1129_combout ),
	.datad(\rs_mem|s_memory~1033_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1130_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1130 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1130 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1131 (
// Equation(s):
// \rs_mem|s_memory~1131_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1128_combout  & ((\rs_mem|s_memory~1130_combout ))) # (!\rs_mem|s_memory~1128_combout  & (\rs_mem|s_memory~1123_combout )))) # (!\readReg1[0]~input_o  & 
// (((\rs_mem|s_memory~1128_combout ))))

	.dataa(\rs_mem|s_memory~1123_combout ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1128_combout ),
	.datad(\rs_mem|s_memory~1130_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1131_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1131 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1131 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~233 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~233 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~233 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~201 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~201 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~201 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~169 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~169 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~169 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1132 (
// Equation(s):
// \rs_mem|s_memory~1132_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~201_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~169_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~201_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~169_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1132_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1132 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1132 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~265 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~265 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~265 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1133 (
// Equation(s):
// \rs_mem|s_memory~1133_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1132_combout  & ((\rs_mem|s_memory~265_q ))) # (!\rs_mem|s_memory~1132_combout  & (\rs_mem|s_memory~233_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1132_combout ))))

	.dataa(\rs_mem|s_memory~233_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1132_combout ),
	.datad(\rs_mem|s_memory~265_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1133_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1133 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1133 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~329 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~329 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~329 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~361 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~361 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~361 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~297 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~297 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~297 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1134 (
// Equation(s):
// \rs_mem|s_memory~1134_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~361_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~297_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~361_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~297_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1134_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1134 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1134 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~393 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~393 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~393 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1135 (
// Equation(s):
// \rs_mem|s_memory~1135_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1134_combout  & ((\rs_mem|s_memory~393_q ))) # (!\rs_mem|s_memory~1134_combout  & (\rs_mem|s_memory~329_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1134_combout ))))

	.dataa(\rs_mem|s_memory~329_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1134_combout ),
	.datad(\rs_mem|s_memory~393_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1135_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1135 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1135 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~73 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~73 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~73 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~105 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~105 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~105 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~41 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~41 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~41 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1136 (
// Equation(s):
// \rs_mem|s_memory~1136_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~105_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~41_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~105_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~41_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1136_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1136 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1136 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~137 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~137 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~137 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1137 (
// Equation(s):
// \rs_mem|s_memory~1137_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1136_combout  & ((\rs_mem|s_memory~137_q ))) # (!\rs_mem|s_memory~1136_combout  & (\rs_mem|s_memory~73_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1136_combout ))))

	.dataa(\rs_mem|s_memory~73_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1136_combout ),
	.datad(\rs_mem|s_memory~137_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1137_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1137 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1138 (
// Equation(s):
// \rs_mem|s_memory~1138_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~1135_combout )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~1137_combout )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~1135_combout ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~1137_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1138_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1138 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1138 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~489 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~489 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~489 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~457 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~457 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~457 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~425 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~425 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~425 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1139 (
// Equation(s):
// \rs_mem|s_memory~1139_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~457_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~425_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~457_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~425_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1139_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1139 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1139 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~521 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~521 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~521 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1140 (
// Equation(s):
// \rs_mem|s_memory~1140_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1139_combout  & ((\rs_mem|s_memory~521_q ))) # (!\rs_mem|s_memory~1139_combout  & (\rs_mem|s_memory~489_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1139_combout ))))

	.dataa(\rs_mem|s_memory~489_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1139_combout ),
	.datad(\rs_mem|s_memory~521_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1140_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1140 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1140 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1141 (
// Equation(s):
// \rs_mem|s_memory~1141_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1138_combout  & ((\rs_mem|s_memory~1140_combout ))) # (!\rs_mem|s_memory~1138_combout  & (\rs_mem|s_memory~1133_combout )))) # (!\readReg1[2]~input_o  & 
// (((\rs_mem|s_memory~1138_combout ))))

	.dataa(\rs_mem|s_memory~1133_combout ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1138_combout ),
	.datad(\rs_mem|s_memory~1140_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1141_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1141 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1141 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[3]~3 (
// Equation(s):
// \rs_mem|readData[3]~3_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1131_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1141_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1131_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1141_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[3]~3 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[4]~input (
	.i(writeData[4]),
	.ibar(gnd),
	.o(\writeData[4]~input_o ));
// synopsys translate_off
defparam \writeData[4]~input .bus_hold = "false";
defparam \writeData[4]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~746 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~746 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~746 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~874 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~874 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~874 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~618 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~618 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~618 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1142 (
// Equation(s):
// \rs_mem|s_memory~1142_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~874_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~618_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~874_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~618_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1142_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1142 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1142 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1002 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1002 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1002 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1143 (
// Equation(s):
// \rs_mem|s_memory~1143_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1142_combout  & ((\rs_mem|s_memory~1002_q ))) # (!\rs_mem|s_memory~1142_combout  & (\rs_mem|s_memory~746_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1142_combout ))))

	.dataa(\rs_mem|s_memory~746_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1142_combout ),
	.datad(\rs_mem|s_memory~1002_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1143_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1143 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1143 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~842 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~842 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~842 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~714 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~714 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~714 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~586 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~586 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~586 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1144 (
// Equation(s):
// \rs_mem|s_memory~1144_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~714_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~586_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~714_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~586_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1144_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1144 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1144 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~970 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~970 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~970 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1145 (
// Equation(s):
// \rs_mem|s_memory~1145_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1144_combout  & ((\rs_mem|s_memory~970_q ))) # (!\rs_mem|s_memory~1144_combout  & (\rs_mem|s_memory~842_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1144_combout ))))

	.dataa(\rs_mem|s_memory~842_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1144_combout ),
	.datad(\rs_mem|s_memory~970_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1145_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1145 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1145 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~682 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~682 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~682 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~810 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~810 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~810 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~554 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~554 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~554 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1146 (
// Equation(s):
// \rs_mem|s_memory~1146_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~810_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~554_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~810_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~554_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1146_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1146 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1146 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~938 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~938 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~938 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1147 (
// Equation(s):
// \rs_mem|s_memory~1147_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1146_combout  & ((\rs_mem|s_memory~938_q ))) # (!\rs_mem|s_memory~1146_combout  & (\rs_mem|s_memory~682_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1146_combout ))))

	.dataa(\rs_mem|s_memory~682_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1146_combout ),
	.datad(\rs_mem|s_memory~938_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1147_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1147 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1147 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1148 (
// Equation(s):
// \rs_mem|s_memory~1148_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~1145_combout )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~1147_combout )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~1145_combout ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~1147_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1148_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1148 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1148 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~906 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~906 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~906 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~778 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~778 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~778 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~650 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~650 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~650 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1149 (
// Equation(s):
// \rs_mem|s_memory~1149_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~778_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~650_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~778_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~650_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1149_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1149 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1149 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1034 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1034_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1034 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1034 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1150 (
// Equation(s):
// \rs_mem|s_memory~1150_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1149_combout  & ((\rs_mem|s_memory~1034_q ))) # (!\rs_mem|s_memory~1149_combout  & (\rs_mem|s_memory~906_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1149_combout ))))

	.dataa(\rs_mem|s_memory~906_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1149_combout ),
	.datad(\rs_mem|s_memory~1034_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1150_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1150 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1150 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1151 (
// Equation(s):
// \rs_mem|s_memory~1151_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1148_combout  & ((\rs_mem|s_memory~1150_combout ))) # (!\rs_mem|s_memory~1148_combout  & (\rs_mem|s_memory~1143_combout )))) # (!\readReg1[1]~input_o  & 
// (((\rs_mem|s_memory~1148_combout ))))

	.dataa(\rs_mem|s_memory~1143_combout ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1148_combout ),
	.datad(\rs_mem|s_memory~1150_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1151_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1151 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1151 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~362 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~362 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~362 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~330 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~330 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~330 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~298 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~298 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~298 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1152 (
// Equation(s):
// \rs_mem|s_memory~1152_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~330_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~298_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~330_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~298_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1152_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1152 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1152 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~394 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~394 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~394 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1153 (
// Equation(s):
// \rs_mem|s_memory~1153_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1152_combout  & ((\rs_mem|s_memory~394_q ))) # (!\rs_mem|s_memory~1152_combout  & (\rs_mem|s_memory~362_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1152_combout ))))

	.dataa(\rs_mem|s_memory~362_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1152_combout ),
	.datad(\rs_mem|s_memory~394_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1153_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1153 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1153 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~202 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~202 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~202 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~234 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~234 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~234 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~170 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~170 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~170 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1154 (
// Equation(s):
// \rs_mem|s_memory~1154_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~234_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~170_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~234_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~170_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1154_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1154 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1154 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~266 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~266 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~266 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1155 (
// Equation(s):
// \rs_mem|s_memory~1155_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1154_combout  & ((\rs_mem|s_memory~266_q ))) # (!\rs_mem|s_memory~1154_combout  & (\rs_mem|s_memory~202_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1154_combout ))))

	.dataa(\rs_mem|s_memory~202_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1154_combout ),
	.datad(\rs_mem|s_memory~266_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1155_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1155 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1155 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~106 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~106 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~106 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~74 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~74 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~74 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~42 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~42 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~42 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1156 (
// Equation(s):
// \rs_mem|s_memory~1156_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~74_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~42_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~74_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~42_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1156_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1156 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1156 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~138 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~138 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~138 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1157 (
// Equation(s):
// \rs_mem|s_memory~1157_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1156_combout  & ((\rs_mem|s_memory~138_q ))) # (!\rs_mem|s_memory~1156_combout  & (\rs_mem|s_memory~106_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1156_combout ))))

	.dataa(\rs_mem|s_memory~106_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1156_combout ),
	.datad(\rs_mem|s_memory~138_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1157_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1157 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1157 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1158 (
// Equation(s):
// \rs_mem|s_memory~1158_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~1155_combout )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~1157_combout )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~1155_combout ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~1157_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1158_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1158 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1158 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~458 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~458 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~458 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~490 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~490 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~490 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~426 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~426 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~426 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1159 (
// Equation(s):
// \rs_mem|s_memory~1159_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~490_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~426_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~490_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~426_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1159_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1159 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1159 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~522 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~522 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~522 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1160 (
// Equation(s):
// \rs_mem|s_memory~1160_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1159_combout  & ((\rs_mem|s_memory~522_q ))) # (!\rs_mem|s_memory~1159_combout  & (\rs_mem|s_memory~458_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1159_combout ))))

	.dataa(\rs_mem|s_memory~458_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1159_combout ),
	.datad(\rs_mem|s_memory~522_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1160_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1160 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1160 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1161 (
// Equation(s):
// \rs_mem|s_memory~1161_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1158_combout  & ((\rs_mem|s_memory~1160_combout ))) # (!\rs_mem|s_memory~1158_combout  & (\rs_mem|s_memory~1153_combout )))) # (!\readReg1[3]~input_o  & 
// (((\rs_mem|s_memory~1158_combout ))))

	.dataa(\rs_mem|s_memory~1153_combout ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1158_combout ),
	.datad(\rs_mem|s_memory~1160_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1161_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1161 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1161 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[4]~4 (
// Equation(s):
// \rs_mem|readData[4]~4_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1151_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1161_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1151_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1161_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[4]~4 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[5]~input (
	.i(writeData[5]),
	.ibar(gnd),
	.o(\writeData[5]~input_o ));
// synopsys translate_off
defparam \writeData[5]~input .bus_hold = "false";
defparam \writeData[5]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~715 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~715 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~715 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~843 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~843 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~843 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~587 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~587 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~587 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1162 (
// Equation(s):
// \rs_mem|s_memory~1162_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~843_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~587_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~843_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~587_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1162_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1162 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1162 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~971 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~971 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~971 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1163 (
// Equation(s):
// \rs_mem|s_memory~1163_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1162_combout  & ((\rs_mem|s_memory~971_q ))) # (!\rs_mem|s_memory~1162_combout  & (\rs_mem|s_memory~715_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1162_combout ))))

	.dataa(\rs_mem|s_memory~715_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1162_combout ),
	.datad(\rs_mem|s_memory~971_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1163_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1163 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1163 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~875 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~875 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~875 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~747 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~747 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~747 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~619 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~619 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~619 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1164 (
// Equation(s):
// \rs_mem|s_memory~1164_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~747_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~619_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~747_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~619_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1164_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1164 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1164 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1003 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1003 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1003 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1165 (
// Equation(s):
// \rs_mem|s_memory~1165_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1164_combout  & ((\rs_mem|s_memory~1003_q ))) # (!\rs_mem|s_memory~1164_combout  & (\rs_mem|s_memory~875_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1164_combout ))))

	.dataa(\rs_mem|s_memory~875_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1164_combout ),
	.datad(\rs_mem|s_memory~1003_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1165_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1165 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1165 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~811 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~811 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~811 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~683 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~683 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~683 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~555 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~555 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~555 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1166 (
// Equation(s):
// \rs_mem|s_memory~1166_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~683_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~555_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~683_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~555_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1166_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1166 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1166 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~939 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~939 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~939 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1167 (
// Equation(s):
// \rs_mem|s_memory~1167_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1166_combout  & ((\rs_mem|s_memory~939_q ))) # (!\rs_mem|s_memory~1166_combout  & (\rs_mem|s_memory~811_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1166_combout ))))

	.dataa(\rs_mem|s_memory~811_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1166_combout ),
	.datad(\rs_mem|s_memory~939_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1167_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1167 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1167 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1168 (
// Equation(s):
// \rs_mem|s_memory~1168_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~1165_combout )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~1167_combout )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~1165_combout ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~1167_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1168_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1168 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1168 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~779 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~779 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~779 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~907 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~907 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~907 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~651 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~651 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~651 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1169 (
// Equation(s):
// \rs_mem|s_memory~1169_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~907_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~651_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~907_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~651_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1169_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1169 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1169 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1035 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1035_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1035 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1035 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1170 (
// Equation(s):
// \rs_mem|s_memory~1170_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1169_combout  & ((\rs_mem|s_memory~1035_q ))) # (!\rs_mem|s_memory~1169_combout  & (\rs_mem|s_memory~779_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1169_combout ))))

	.dataa(\rs_mem|s_memory~779_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1169_combout ),
	.datad(\rs_mem|s_memory~1035_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1170_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1170 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1170 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1171 (
// Equation(s):
// \rs_mem|s_memory~1171_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1168_combout  & ((\rs_mem|s_memory~1170_combout ))) # (!\rs_mem|s_memory~1168_combout  & (\rs_mem|s_memory~1163_combout )))) # (!\readReg1[0]~input_o  & 
// (((\rs_mem|s_memory~1168_combout ))))

	.dataa(\rs_mem|s_memory~1163_combout ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1168_combout ),
	.datad(\rs_mem|s_memory~1170_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1171_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1171 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1171 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~235 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~235 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~235 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~203 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~203 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~203 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~171 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~171 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~171 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1172 (
// Equation(s):
// \rs_mem|s_memory~1172_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~203_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~171_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~203_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~171_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1172_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1172 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1172 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~267 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~267 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~267 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1173 (
// Equation(s):
// \rs_mem|s_memory~1173_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1172_combout  & ((\rs_mem|s_memory~267_q ))) # (!\rs_mem|s_memory~1172_combout  & (\rs_mem|s_memory~235_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1172_combout ))))

	.dataa(\rs_mem|s_memory~235_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1172_combout ),
	.datad(\rs_mem|s_memory~267_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1173_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1173 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1173 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~331 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~331 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~331 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~363 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~363 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~363 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~299 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~299 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~299 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1174 (
// Equation(s):
// \rs_mem|s_memory~1174_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~363_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~299_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~363_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~299_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1174_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1174 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1174 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~395 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~395 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~395 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1175 (
// Equation(s):
// \rs_mem|s_memory~1175_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1174_combout  & ((\rs_mem|s_memory~395_q ))) # (!\rs_mem|s_memory~1174_combout  & (\rs_mem|s_memory~331_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1174_combout ))))

	.dataa(\rs_mem|s_memory~331_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1174_combout ),
	.datad(\rs_mem|s_memory~395_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1175_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1175 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1175 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~75 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~75 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~75 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~107 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~107 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~107 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~43 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~43 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~43 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1176 (
// Equation(s):
// \rs_mem|s_memory~1176_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~107_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~43_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~107_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~43_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1176_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1176 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1176 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~139 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~139 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~139 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1177 (
// Equation(s):
// \rs_mem|s_memory~1177_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1176_combout  & ((\rs_mem|s_memory~139_q ))) # (!\rs_mem|s_memory~1176_combout  & (\rs_mem|s_memory~75_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1176_combout ))))

	.dataa(\rs_mem|s_memory~75_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1176_combout ),
	.datad(\rs_mem|s_memory~139_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1177_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1177 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1177 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1178 (
// Equation(s):
// \rs_mem|s_memory~1178_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~1175_combout )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~1177_combout )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~1175_combout ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~1177_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1178_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1178 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1178 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~491 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~491 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~491 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~459 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~459 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~459 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~427 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~427 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~427 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1179 (
// Equation(s):
// \rs_mem|s_memory~1179_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~459_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~427_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~459_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~427_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1179_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1179 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1179 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~523 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~523 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~523 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1180 (
// Equation(s):
// \rs_mem|s_memory~1180_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1179_combout  & ((\rs_mem|s_memory~523_q ))) # (!\rs_mem|s_memory~1179_combout  & (\rs_mem|s_memory~491_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1179_combout ))))

	.dataa(\rs_mem|s_memory~491_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1179_combout ),
	.datad(\rs_mem|s_memory~523_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1180_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1180 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1180 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1181 (
// Equation(s):
// \rs_mem|s_memory~1181_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1178_combout  & ((\rs_mem|s_memory~1180_combout ))) # (!\rs_mem|s_memory~1178_combout  & (\rs_mem|s_memory~1173_combout )))) # (!\readReg1[2]~input_o  & 
// (((\rs_mem|s_memory~1178_combout ))))

	.dataa(\rs_mem|s_memory~1173_combout ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1178_combout ),
	.datad(\rs_mem|s_memory~1180_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1181_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1181 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1181 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[5]~5 (
// Equation(s):
// \rs_mem|readData[5]~5_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1171_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1181_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1171_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1181_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[5]~5 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[6]~input (
	.i(writeData[6]),
	.ibar(gnd),
	.o(\writeData[6]~input_o ));
// synopsys translate_off
defparam \writeData[6]~input .bus_hold = "false";
defparam \writeData[6]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~748 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~748 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~748 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~876 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~876 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~876 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~620 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~620 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~620 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1182 (
// Equation(s):
// \rs_mem|s_memory~1182_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~876_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~620_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~876_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~620_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1182_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1182 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1182 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1004 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1004 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1004 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1183 (
// Equation(s):
// \rs_mem|s_memory~1183_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1182_combout  & ((\rs_mem|s_memory~1004_q ))) # (!\rs_mem|s_memory~1182_combout  & (\rs_mem|s_memory~748_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1182_combout ))))

	.dataa(\rs_mem|s_memory~748_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1182_combout ),
	.datad(\rs_mem|s_memory~1004_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1183_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1183 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1183 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~844 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~844 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~844 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~716 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~716 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~716 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~588 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~588 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~588 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1184 (
// Equation(s):
// \rs_mem|s_memory~1184_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~716_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~588_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~716_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~588_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1184_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1184 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1184 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~972 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~972 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~972 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1185 (
// Equation(s):
// \rs_mem|s_memory~1185_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1184_combout  & ((\rs_mem|s_memory~972_q ))) # (!\rs_mem|s_memory~1184_combout  & (\rs_mem|s_memory~844_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1184_combout ))))

	.dataa(\rs_mem|s_memory~844_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1184_combout ),
	.datad(\rs_mem|s_memory~972_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1185_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1185 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1185 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~684 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~684 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~684 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~812 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~812 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~812 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~556 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~556 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~556 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1186 (
// Equation(s):
// \rs_mem|s_memory~1186_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~812_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~556_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~812_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~556_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1186_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1186 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1186 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~940 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~940 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~940 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1187 (
// Equation(s):
// \rs_mem|s_memory~1187_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1186_combout  & ((\rs_mem|s_memory~940_q ))) # (!\rs_mem|s_memory~1186_combout  & (\rs_mem|s_memory~684_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1186_combout ))))

	.dataa(\rs_mem|s_memory~684_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1186_combout ),
	.datad(\rs_mem|s_memory~940_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1187_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1187 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1187 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1188 (
// Equation(s):
// \rs_mem|s_memory~1188_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~1185_combout )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~1187_combout )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~1185_combout ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~1187_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1188_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1188 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1188 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~908 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~908 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~908 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~780 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~780 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~780 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~652 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~652 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~652 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1189 (
// Equation(s):
// \rs_mem|s_memory~1189_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~780_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~652_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~780_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~652_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1189_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1189 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1189 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1036 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1036_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1036 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1036 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1190 (
// Equation(s):
// \rs_mem|s_memory~1190_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1189_combout  & ((\rs_mem|s_memory~1036_q ))) # (!\rs_mem|s_memory~1189_combout  & (\rs_mem|s_memory~908_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1189_combout ))))

	.dataa(\rs_mem|s_memory~908_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1189_combout ),
	.datad(\rs_mem|s_memory~1036_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1190_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1190 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1190 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1191 (
// Equation(s):
// \rs_mem|s_memory~1191_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1188_combout  & ((\rs_mem|s_memory~1190_combout ))) # (!\rs_mem|s_memory~1188_combout  & (\rs_mem|s_memory~1183_combout )))) # (!\readReg1[1]~input_o  & 
// (((\rs_mem|s_memory~1188_combout ))))

	.dataa(\rs_mem|s_memory~1183_combout ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1188_combout ),
	.datad(\rs_mem|s_memory~1190_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1191_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1191 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1191 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~364 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~364 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~364 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~332 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~332 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~332 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~300 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~300 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~300 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1192 (
// Equation(s):
// \rs_mem|s_memory~1192_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~332_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~300_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~332_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~300_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1192_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1192 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1192 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~396 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~396 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~396 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1193 (
// Equation(s):
// \rs_mem|s_memory~1193_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1192_combout  & ((\rs_mem|s_memory~396_q ))) # (!\rs_mem|s_memory~1192_combout  & (\rs_mem|s_memory~364_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1192_combout ))))

	.dataa(\rs_mem|s_memory~364_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1192_combout ),
	.datad(\rs_mem|s_memory~396_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1193_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1193 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1193 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~204 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~204 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~204 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~236 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~236 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~236 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~172 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~172 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~172 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1194 (
// Equation(s):
// \rs_mem|s_memory~1194_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~236_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~172_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~236_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~172_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1194_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1194 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1194 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~268 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~268 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~268 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1195 (
// Equation(s):
// \rs_mem|s_memory~1195_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1194_combout  & ((\rs_mem|s_memory~268_q ))) # (!\rs_mem|s_memory~1194_combout  & (\rs_mem|s_memory~204_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1194_combout ))))

	.dataa(\rs_mem|s_memory~204_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1194_combout ),
	.datad(\rs_mem|s_memory~268_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1195_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1195 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1195 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~108 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~108 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~108 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~76 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~76 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~76 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~44 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~44 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~44 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1196 (
// Equation(s):
// \rs_mem|s_memory~1196_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~76_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~44_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~76_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~44_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1196_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1196 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1196 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~140 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~140 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~140 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1197 (
// Equation(s):
// \rs_mem|s_memory~1197_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1196_combout  & ((\rs_mem|s_memory~140_q ))) # (!\rs_mem|s_memory~1196_combout  & (\rs_mem|s_memory~108_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1196_combout ))))

	.dataa(\rs_mem|s_memory~108_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1196_combout ),
	.datad(\rs_mem|s_memory~140_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1197_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1197 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1197 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1198 (
// Equation(s):
// \rs_mem|s_memory~1198_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~1195_combout )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~1197_combout )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~1195_combout ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~1197_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1198_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1198 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1198 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~460 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~460 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~460 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~492 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~492 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~492 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~428 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~428 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~428 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1199 (
// Equation(s):
// \rs_mem|s_memory~1199_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~492_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~428_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~492_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~428_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1199_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1199 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1199 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~524 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~524 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~524 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1200 (
// Equation(s):
// \rs_mem|s_memory~1200_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1199_combout  & ((\rs_mem|s_memory~524_q ))) # (!\rs_mem|s_memory~1199_combout  & (\rs_mem|s_memory~460_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1199_combout ))))

	.dataa(\rs_mem|s_memory~460_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1199_combout ),
	.datad(\rs_mem|s_memory~524_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1200_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1200 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1200 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1201 (
// Equation(s):
// \rs_mem|s_memory~1201_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1198_combout  & ((\rs_mem|s_memory~1200_combout ))) # (!\rs_mem|s_memory~1198_combout  & (\rs_mem|s_memory~1193_combout )))) # (!\readReg1[3]~input_o  & 
// (((\rs_mem|s_memory~1198_combout ))))

	.dataa(\rs_mem|s_memory~1193_combout ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1198_combout ),
	.datad(\rs_mem|s_memory~1200_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1201_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1201 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1201 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[6]~6 (
// Equation(s):
// \rs_mem|readData[6]~6_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1191_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1201_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1191_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1201_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[6]~6 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[7]~input (
	.i(writeData[7]),
	.ibar(gnd),
	.o(\writeData[7]~input_o ));
// synopsys translate_off
defparam \writeData[7]~input .bus_hold = "false";
defparam \writeData[7]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~717 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~717 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~717 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~845 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~845 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~845 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~589 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~589 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~589 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1202 (
// Equation(s):
// \rs_mem|s_memory~1202_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~845_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~589_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~845_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~589_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1202_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1202 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1202 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~973 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~973 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~973 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1203 (
// Equation(s):
// \rs_mem|s_memory~1203_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1202_combout  & ((\rs_mem|s_memory~973_q ))) # (!\rs_mem|s_memory~1202_combout  & (\rs_mem|s_memory~717_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1202_combout ))))

	.dataa(\rs_mem|s_memory~717_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1202_combout ),
	.datad(\rs_mem|s_memory~973_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1203_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1203 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1203 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~877 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~877 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~877 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~749 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~749 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~749 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~621 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~621 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~621 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1204 (
// Equation(s):
// \rs_mem|s_memory~1204_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~749_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~621_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~749_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~621_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1204_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1204 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1204 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1005 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1005 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1005 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1205 (
// Equation(s):
// \rs_mem|s_memory~1205_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1204_combout  & ((\rs_mem|s_memory~1005_q ))) # (!\rs_mem|s_memory~1204_combout  & (\rs_mem|s_memory~877_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1204_combout ))))

	.dataa(\rs_mem|s_memory~877_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1204_combout ),
	.datad(\rs_mem|s_memory~1005_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1205_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1205 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1205 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~813 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~813 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~813 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~685 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~685 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~685 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~557 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~557 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~557 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1206 (
// Equation(s):
// \rs_mem|s_memory~1206_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~685_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~557_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~685_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~557_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1206_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1206 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1206 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~941 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~941 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~941 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1207 (
// Equation(s):
// \rs_mem|s_memory~1207_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1206_combout  & ((\rs_mem|s_memory~941_q ))) # (!\rs_mem|s_memory~1206_combout  & (\rs_mem|s_memory~813_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1206_combout ))))

	.dataa(\rs_mem|s_memory~813_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1206_combout ),
	.datad(\rs_mem|s_memory~941_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1207_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1207 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1207 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1208 (
// Equation(s):
// \rs_mem|s_memory~1208_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~1205_combout )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~1207_combout )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~1205_combout ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~1207_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1208_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1208 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1208 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~781 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~781 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~781 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~909 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~909 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~909 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~653 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~653 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~653 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1209 (
// Equation(s):
// \rs_mem|s_memory~1209_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~909_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~653_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~909_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~653_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1209_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1209 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1209 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1037 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1037_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1037 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1037 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1210 (
// Equation(s):
// \rs_mem|s_memory~1210_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1209_combout  & ((\rs_mem|s_memory~1037_q ))) # (!\rs_mem|s_memory~1209_combout  & (\rs_mem|s_memory~781_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1209_combout ))))

	.dataa(\rs_mem|s_memory~781_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1209_combout ),
	.datad(\rs_mem|s_memory~1037_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1210_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1210 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1210 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1211 (
// Equation(s):
// \rs_mem|s_memory~1211_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1208_combout  & ((\rs_mem|s_memory~1210_combout ))) # (!\rs_mem|s_memory~1208_combout  & (\rs_mem|s_memory~1203_combout )))) # (!\readReg1[0]~input_o  & 
// (((\rs_mem|s_memory~1208_combout ))))

	.dataa(\rs_mem|s_memory~1203_combout ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1208_combout ),
	.datad(\rs_mem|s_memory~1210_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1211_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1211 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1211 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~237 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~237 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~237 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~205 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~205 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~205 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~173 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~173 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~173 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1212 (
// Equation(s):
// \rs_mem|s_memory~1212_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~205_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~173_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~205_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~173_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1212_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1212 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1212 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~269 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~269 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~269 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1213 (
// Equation(s):
// \rs_mem|s_memory~1213_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1212_combout  & ((\rs_mem|s_memory~269_q ))) # (!\rs_mem|s_memory~1212_combout  & (\rs_mem|s_memory~237_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1212_combout ))))

	.dataa(\rs_mem|s_memory~237_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1212_combout ),
	.datad(\rs_mem|s_memory~269_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1213_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1213 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1213 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~333 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~333 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~333 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~365 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~365 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~365 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~301 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~301 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~301 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1214 (
// Equation(s):
// \rs_mem|s_memory~1214_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~365_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~301_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~365_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~301_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1214_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1214 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1214 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~397 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~397 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~397 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1215 (
// Equation(s):
// \rs_mem|s_memory~1215_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1214_combout  & ((\rs_mem|s_memory~397_q ))) # (!\rs_mem|s_memory~1214_combout  & (\rs_mem|s_memory~333_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1214_combout ))))

	.dataa(\rs_mem|s_memory~333_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1214_combout ),
	.datad(\rs_mem|s_memory~397_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1215_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1215 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1215 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~77 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~77 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~77 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~109 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~109 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~109 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~45 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~45 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~45 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1216 (
// Equation(s):
// \rs_mem|s_memory~1216_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~109_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~45_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~109_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~45_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1216_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1216 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1216 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~141 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~141 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~141 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1217 (
// Equation(s):
// \rs_mem|s_memory~1217_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1216_combout  & ((\rs_mem|s_memory~141_q ))) # (!\rs_mem|s_memory~1216_combout  & (\rs_mem|s_memory~77_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1216_combout ))))

	.dataa(\rs_mem|s_memory~77_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1216_combout ),
	.datad(\rs_mem|s_memory~141_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1217_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1217 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1217 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1218 (
// Equation(s):
// \rs_mem|s_memory~1218_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~1215_combout )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~1217_combout )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~1215_combout ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~1217_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1218_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1218 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1218 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~493 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~493 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~493 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~461 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~461 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~461 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~429 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~429 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~429 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1219 (
// Equation(s):
// \rs_mem|s_memory~1219_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~461_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~429_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~461_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~429_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1219_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1219 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1219 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~525 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~525 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~525 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1220 (
// Equation(s):
// \rs_mem|s_memory~1220_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1219_combout  & ((\rs_mem|s_memory~525_q ))) # (!\rs_mem|s_memory~1219_combout  & (\rs_mem|s_memory~493_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1219_combout ))))

	.dataa(\rs_mem|s_memory~493_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1219_combout ),
	.datad(\rs_mem|s_memory~525_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1220_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1220 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1220 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1221 (
// Equation(s):
// \rs_mem|s_memory~1221_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1218_combout  & ((\rs_mem|s_memory~1220_combout ))) # (!\rs_mem|s_memory~1218_combout  & (\rs_mem|s_memory~1213_combout )))) # (!\readReg1[2]~input_o  & 
// (((\rs_mem|s_memory~1218_combout ))))

	.dataa(\rs_mem|s_memory~1213_combout ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1218_combout ),
	.datad(\rs_mem|s_memory~1220_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1221_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1221 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1221 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[7]~7 (
// Equation(s):
// \rs_mem|readData[7]~7_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1211_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1221_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1211_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1221_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[7]~7 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[8]~input (
	.i(writeData[8]),
	.ibar(gnd),
	.o(\writeData[8]~input_o ));
// synopsys translate_off
defparam \writeData[8]~input .bus_hold = "false";
defparam \writeData[8]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~750 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~750 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~750 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~878 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~878 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~878 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~622 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~622 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~622 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1222 (
// Equation(s):
// \rs_mem|s_memory~1222_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~878_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~622_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~878_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~622_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1222_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1222 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1222 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1006 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1006 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1006 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1223 (
// Equation(s):
// \rs_mem|s_memory~1223_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1222_combout  & ((\rs_mem|s_memory~1006_q ))) # (!\rs_mem|s_memory~1222_combout  & (\rs_mem|s_memory~750_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1222_combout ))))

	.dataa(\rs_mem|s_memory~750_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1222_combout ),
	.datad(\rs_mem|s_memory~1006_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1223_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1223 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1223 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~846 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~846 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~846 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~718 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~718 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~718 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~590 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~590 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~590 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1224 (
// Equation(s):
// \rs_mem|s_memory~1224_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~718_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~590_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~718_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~590_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1224_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1224 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1224 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~974 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~974 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~974 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1225 (
// Equation(s):
// \rs_mem|s_memory~1225_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1224_combout  & ((\rs_mem|s_memory~974_q ))) # (!\rs_mem|s_memory~1224_combout  & (\rs_mem|s_memory~846_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1224_combout ))))

	.dataa(\rs_mem|s_memory~846_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1224_combout ),
	.datad(\rs_mem|s_memory~974_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1225_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1225 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1225 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~686 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~686 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~686 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~814 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~814 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~814 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~558 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~558 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~558 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1226 (
// Equation(s):
// \rs_mem|s_memory~1226_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~814_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~558_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~814_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~558_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1226_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1226 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1226 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~942 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~942 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~942 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1227 (
// Equation(s):
// \rs_mem|s_memory~1227_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1226_combout  & ((\rs_mem|s_memory~942_q ))) # (!\rs_mem|s_memory~1226_combout  & (\rs_mem|s_memory~686_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1226_combout ))))

	.dataa(\rs_mem|s_memory~686_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1226_combout ),
	.datad(\rs_mem|s_memory~942_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1227_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1227 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1227 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1228 (
// Equation(s):
// \rs_mem|s_memory~1228_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~1225_combout )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~1227_combout )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~1225_combout ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~1227_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1228_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1228 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1228 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~910 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~910 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~910 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~782 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~782 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~782 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~654 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~654 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~654 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1229 (
// Equation(s):
// \rs_mem|s_memory~1229_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~782_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~654_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~782_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~654_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1229_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1229 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1229 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1038 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1038_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1038 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1038 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1230 (
// Equation(s):
// \rs_mem|s_memory~1230_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1229_combout  & ((\rs_mem|s_memory~1038_q ))) # (!\rs_mem|s_memory~1229_combout  & (\rs_mem|s_memory~910_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1229_combout ))))

	.dataa(\rs_mem|s_memory~910_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1229_combout ),
	.datad(\rs_mem|s_memory~1038_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1230_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1230 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1230 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1231 (
// Equation(s):
// \rs_mem|s_memory~1231_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1228_combout  & ((\rs_mem|s_memory~1230_combout ))) # (!\rs_mem|s_memory~1228_combout  & (\rs_mem|s_memory~1223_combout )))) # (!\readReg1[1]~input_o  & 
// (((\rs_mem|s_memory~1228_combout ))))

	.dataa(\rs_mem|s_memory~1223_combout ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1228_combout ),
	.datad(\rs_mem|s_memory~1230_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1231_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1231 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1231 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~366 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~366 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~366 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~334 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~334 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~334 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~302 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~302 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~302 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1232 (
// Equation(s):
// \rs_mem|s_memory~1232_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~334_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~302_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~334_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~302_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1232_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1232 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1232 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~398 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~398 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~398 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1233 (
// Equation(s):
// \rs_mem|s_memory~1233_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1232_combout  & ((\rs_mem|s_memory~398_q ))) # (!\rs_mem|s_memory~1232_combout  & (\rs_mem|s_memory~366_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1232_combout ))))

	.dataa(\rs_mem|s_memory~366_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1232_combout ),
	.datad(\rs_mem|s_memory~398_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1233_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1233 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1233 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~206 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~206 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~206 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~238 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~238 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~238 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~174 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~174 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~174 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1234 (
// Equation(s):
// \rs_mem|s_memory~1234_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~238_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~174_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~238_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~174_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1234_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1234 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1234 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~270 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~270 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~270 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1235 (
// Equation(s):
// \rs_mem|s_memory~1235_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1234_combout  & ((\rs_mem|s_memory~270_q ))) # (!\rs_mem|s_memory~1234_combout  & (\rs_mem|s_memory~206_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1234_combout ))))

	.dataa(\rs_mem|s_memory~206_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1234_combout ),
	.datad(\rs_mem|s_memory~270_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1235_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1235 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1235 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~110 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~110 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~110 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~78 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~78 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~78 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~46 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~46 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~46 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1236 (
// Equation(s):
// \rs_mem|s_memory~1236_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~78_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~46_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~78_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~46_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1236_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1236 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1236 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~142 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~142 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~142 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1237 (
// Equation(s):
// \rs_mem|s_memory~1237_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1236_combout  & ((\rs_mem|s_memory~142_q ))) # (!\rs_mem|s_memory~1236_combout  & (\rs_mem|s_memory~110_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1236_combout ))))

	.dataa(\rs_mem|s_memory~110_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1236_combout ),
	.datad(\rs_mem|s_memory~142_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1237_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1237 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1237 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1238 (
// Equation(s):
// \rs_mem|s_memory~1238_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~1235_combout )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~1237_combout )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~1235_combout ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~1237_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1238_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1238 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1238 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~462 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~462 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~462 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~494 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~494 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~494 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~430 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~430 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~430 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1239 (
// Equation(s):
// \rs_mem|s_memory~1239_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~494_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~430_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~494_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~430_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1239_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1239 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1239 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~526 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~526 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~526 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1240 (
// Equation(s):
// \rs_mem|s_memory~1240_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1239_combout  & ((\rs_mem|s_memory~526_q ))) # (!\rs_mem|s_memory~1239_combout  & (\rs_mem|s_memory~462_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1239_combout ))))

	.dataa(\rs_mem|s_memory~462_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1239_combout ),
	.datad(\rs_mem|s_memory~526_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1240_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1240 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1240 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1241 (
// Equation(s):
// \rs_mem|s_memory~1241_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1238_combout  & ((\rs_mem|s_memory~1240_combout ))) # (!\rs_mem|s_memory~1238_combout  & (\rs_mem|s_memory~1233_combout )))) # (!\readReg1[3]~input_o  & 
// (((\rs_mem|s_memory~1238_combout ))))

	.dataa(\rs_mem|s_memory~1233_combout ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1238_combout ),
	.datad(\rs_mem|s_memory~1240_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1241_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1241 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1241 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[8]~8 (
// Equation(s):
// \rs_mem|readData[8]~8_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1231_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1241_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1231_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1241_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[8]~8 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[9]~input (
	.i(writeData[9]),
	.ibar(gnd),
	.o(\writeData[9]~input_o ));
// synopsys translate_off
defparam \writeData[9]~input .bus_hold = "false";
defparam \writeData[9]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~719 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~719 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~719 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~847 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~847 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~847 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~591 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~591 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~591 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1242 (
// Equation(s):
// \rs_mem|s_memory~1242_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~847_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~591_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~847_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~591_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1242_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1242 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1242 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~975 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~975 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~975 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1243 (
// Equation(s):
// \rs_mem|s_memory~1243_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1242_combout  & ((\rs_mem|s_memory~975_q ))) # (!\rs_mem|s_memory~1242_combout  & (\rs_mem|s_memory~719_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1242_combout ))))

	.dataa(\rs_mem|s_memory~719_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1242_combout ),
	.datad(\rs_mem|s_memory~975_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1243_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1243 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1243 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~879 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~879 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~879 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~751 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~751 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~751 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~623 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~623 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~623 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1244 (
// Equation(s):
// \rs_mem|s_memory~1244_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~751_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~623_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~751_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~623_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1244_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1244 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1244 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1007 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1007 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1007 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1245 (
// Equation(s):
// \rs_mem|s_memory~1245_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1244_combout  & ((\rs_mem|s_memory~1007_q ))) # (!\rs_mem|s_memory~1244_combout  & (\rs_mem|s_memory~879_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1244_combout ))))

	.dataa(\rs_mem|s_memory~879_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1244_combout ),
	.datad(\rs_mem|s_memory~1007_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1245_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1245 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1245 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~815 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~815 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~815 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~687 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~687 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~687 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~559 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~559 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~559 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1246 (
// Equation(s):
// \rs_mem|s_memory~1246_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~687_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~559_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~687_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~559_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1246_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1246 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1246 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~943 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~943 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~943 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1247 (
// Equation(s):
// \rs_mem|s_memory~1247_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1246_combout  & ((\rs_mem|s_memory~943_q ))) # (!\rs_mem|s_memory~1246_combout  & (\rs_mem|s_memory~815_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1246_combout ))))

	.dataa(\rs_mem|s_memory~815_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1246_combout ),
	.datad(\rs_mem|s_memory~943_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1247_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1247 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1247 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1248 (
// Equation(s):
// \rs_mem|s_memory~1248_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~1245_combout )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~1247_combout )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~1245_combout ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~1247_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1248_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1248 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1248 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~783 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~783 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~783 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~911 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~911 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~911 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~655 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~655 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~655 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1249 (
// Equation(s):
// \rs_mem|s_memory~1249_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~911_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~655_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~911_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~655_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1249_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1249 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1249 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1039 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1039_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1039 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1039 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1250 (
// Equation(s):
// \rs_mem|s_memory~1250_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1249_combout  & ((\rs_mem|s_memory~1039_q ))) # (!\rs_mem|s_memory~1249_combout  & (\rs_mem|s_memory~783_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1249_combout ))))

	.dataa(\rs_mem|s_memory~783_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1249_combout ),
	.datad(\rs_mem|s_memory~1039_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1250_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1250 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1250 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1251 (
// Equation(s):
// \rs_mem|s_memory~1251_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1248_combout  & ((\rs_mem|s_memory~1250_combout ))) # (!\rs_mem|s_memory~1248_combout  & (\rs_mem|s_memory~1243_combout )))) # (!\readReg1[0]~input_o  & 
// (((\rs_mem|s_memory~1248_combout ))))

	.dataa(\rs_mem|s_memory~1243_combout ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1248_combout ),
	.datad(\rs_mem|s_memory~1250_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1251_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1251 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1251 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~239 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~239 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~239 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~207 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~207 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~207 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~175 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~175 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~175 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1252 (
// Equation(s):
// \rs_mem|s_memory~1252_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~207_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~175_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~207_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~175_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1252_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1252 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1252 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~271 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~271 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~271 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1253 (
// Equation(s):
// \rs_mem|s_memory~1253_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1252_combout  & ((\rs_mem|s_memory~271_q ))) # (!\rs_mem|s_memory~1252_combout  & (\rs_mem|s_memory~239_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1252_combout ))))

	.dataa(\rs_mem|s_memory~239_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1252_combout ),
	.datad(\rs_mem|s_memory~271_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1253_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1253 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1253 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~335 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~335 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~335 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~367 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~367 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~367 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~303 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~303 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~303 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1254 (
// Equation(s):
// \rs_mem|s_memory~1254_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~367_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~303_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~367_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~303_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1254_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1254 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1254 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~399 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~399 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~399 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1255 (
// Equation(s):
// \rs_mem|s_memory~1255_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1254_combout  & ((\rs_mem|s_memory~399_q ))) # (!\rs_mem|s_memory~1254_combout  & (\rs_mem|s_memory~335_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1254_combout ))))

	.dataa(\rs_mem|s_memory~335_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1254_combout ),
	.datad(\rs_mem|s_memory~399_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1255_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1255 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1255 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~79 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~79 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~79 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~111 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~111 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~111 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~47 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~47 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~47 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1256 (
// Equation(s):
// \rs_mem|s_memory~1256_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~111_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~47_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~111_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~47_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1256_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1256 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1256 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~143 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~143 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~143 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1257 (
// Equation(s):
// \rs_mem|s_memory~1257_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1256_combout  & ((\rs_mem|s_memory~143_q ))) # (!\rs_mem|s_memory~1256_combout  & (\rs_mem|s_memory~79_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1256_combout ))))

	.dataa(\rs_mem|s_memory~79_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1256_combout ),
	.datad(\rs_mem|s_memory~143_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1257_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1257 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1257 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1258 (
// Equation(s):
// \rs_mem|s_memory~1258_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~1255_combout )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~1257_combout )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~1255_combout ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~1257_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1258_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1258 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1258 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~495 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~495 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~495 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~463 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~463 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~463 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~431 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~431 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~431 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1259 (
// Equation(s):
// \rs_mem|s_memory~1259_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~463_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~431_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~463_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~431_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1259_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1259 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1259 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~527 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~527 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~527 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1260 (
// Equation(s):
// \rs_mem|s_memory~1260_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1259_combout  & ((\rs_mem|s_memory~527_q ))) # (!\rs_mem|s_memory~1259_combout  & (\rs_mem|s_memory~495_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1259_combout ))))

	.dataa(\rs_mem|s_memory~495_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1259_combout ),
	.datad(\rs_mem|s_memory~527_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1260_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1260 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1260 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1261 (
// Equation(s):
// \rs_mem|s_memory~1261_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1258_combout  & ((\rs_mem|s_memory~1260_combout ))) # (!\rs_mem|s_memory~1258_combout  & (\rs_mem|s_memory~1253_combout )))) # (!\readReg1[2]~input_o  & 
// (((\rs_mem|s_memory~1258_combout ))))

	.dataa(\rs_mem|s_memory~1253_combout ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1258_combout ),
	.datad(\rs_mem|s_memory~1260_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1261_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1261 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1261 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[9]~9 (
// Equation(s):
// \rs_mem|readData[9]~9_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1251_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1261_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1251_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1261_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[9]~9 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[10]~input (
	.i(writeData[10]),
	.ibar(gnd),
	.o(\writeData[10]~input_o ));
// synopsys translate_off
defparam \writeData[10]~input .bus_hold = "false";
defparam \writeData[10]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~752 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~752 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~752 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~880 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~880 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~880 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~624 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~624 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~624 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1262 (
// Equation(s):
// \rs_mem|s_memory~1262_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~880_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~624_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~880_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~624_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1262_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1262 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1262 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1008 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1008 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1008 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1263 (
// Equation(s):
// \rs_mem|s_memory~1263_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1262_combout  & ((\rs_mem|s_memory~1008_q ))) # (!\rs_mem|s_memory~1262_combout  & (\rs_mem|s_memory~752_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1262_combout ))))

	.dataa(\rs_mem|s_memory~752_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1262_combout ),
	.datad(\rs_mem|s_memory~1008_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1263_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1263 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1263 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~848 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~848 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~848 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~720 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~720 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~720 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~592 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~592 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~592 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1264 (
// Equation(s):
// \rs_mem|s_memory~1264_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~720_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~592_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~720_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~592_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1264_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1264 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1264 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~976 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~976 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~976 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1265 (
// Equation(s):
// \rs_mem|s_memory~1265_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1264_combout  & ((\rs_mem|s_memory~976_q ))) # (!\rs_mem|s_memory~1264_combout  & (\rs_mem|s_memory~848_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1264_combout ))))

	.dataa(\rs_mem|s_memory~848_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1264_combout ),
	.datad(\rs_mem|s_memory~976_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1265_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1265 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1265 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~688 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~688 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~688 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~816 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~816 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~816 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~560 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~560 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~560 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1266 (
// Equation(s):
// \rs_mem|s_memory~1266_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~816_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~560_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~816_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~560_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1266_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1266 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1266 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~944 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~944 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~944 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1267 (
// Equation(s):
// \rs_mem|s_memory~1267_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1266_combout  & ((\rs_mem|s_memory~944_q ))) # (!\rs_mem|s_memory~1266_combout  & (\rs_mem|s_memory~688_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1266_combout ))))

	.dataa(\rs_mem|s_memory~688_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1266_combout ),
	.datad(\rs_mem|s_memory~944_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1267_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1267 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1267 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1268 (
// Equation(s):
// \rs_mem|s_memory~1268_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~1265_combout )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~1267_combout )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~1265_combout ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~1267_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1268_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1268 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1268 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~912 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~912 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~912 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~784 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~784 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~784 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~656 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~656 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~656 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1269 (
// Equation(s):
// \rs_mem|s_memory~1269_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~784_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~656_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~784_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~656_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1269_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1269 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1269 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1040 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1040_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1040 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1040 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1270 (
// Equation(s):
// \rs_mem|s_memory~1270_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1269_combout  & ((\rs_mem|s_memory~1040_q ))) # (!\rs_mem|s_memory~1269_combout  & (\rs_mem|s_memory~912_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1269_combout ))))

	.dataa(\rs_mem|s_memory~912_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1269_combout ),
	.datad(\rs_mem|s_memory~1040_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1270_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1270 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1270 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1271 (
// Equation(s):
// \rs_mem|s_memory~1271_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1268_combout  & ((\rs_mem|s_memory~1270_combout ))) # (!\rs_mem|s_memory~1268_combout  & (\rs_mem|s_memory~1263_combout )))) # (!\readReg1[1]~input_o  & 
// (((\rs_mem|s_memory~1268_combout ))))

	.dataa(\rs_mem|s_memory~1263_combout ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1268_combout ),
	.datad(\rs_mem|s_memory~1270_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1271_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1271 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1271 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~368 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~368 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~368 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~336 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~336 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~336 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~304 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~304 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~304 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1272 (
// Equation(s):
// \rs_mem|s_memory~1272_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~336_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~304_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~336_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~304_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1272_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1272 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1272 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~400 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~400 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~400 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1273 (
// Equation(s):
// \rs_mem|s_memory~1273_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1272_combout  & ((\rs_mem|s_memory~400_q ))) # (!\rs_mem|s_memory~1272_combout  & (\rs_mem|s_memory~368_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1272_combout ))))

	.dataa(\rs_mem|s_memory~368_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1272_combout ),
	.datad(\rs_mem|s_memory~400_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1273_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1273 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1273 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~208 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~208 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~208 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~240 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~240 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~240 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~176 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~176 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~176 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1274 (
// Equation(s):
// \rs_mem|s_memory~1274_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~240_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~176_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~240_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~176_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1274_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1274 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1274 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~272 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~272 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~272 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1275 (
// Equation(s):
// \rs_mem|s_memory~1275_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1274_combout  & ((\rs_mem|s_memory~272_q ))) # (!\rs_mem|s_memory~1274_combout  & (\rs_mem|s_memory~208_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1274_combout ))))

	.dataa(\rs_mem|s_memory~208_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1274_combout ),
	.datad(\rs_mem|s_memory~272_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1275_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1275 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1275 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~112 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~112 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~112 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~80 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~80 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~80 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~48 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~48 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~48 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1276 (
// Equation(s):
// \rs_mem|s_memory~1276_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~80_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~48_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~80_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~48_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1276_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1276 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1276 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~144 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~144 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~144 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1277 (
// Equation(s):
// \rs_mem|s_memory~1277_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1276_combout  & ((\rs_mem|s_memory~144_q ))) # (!\rs_mem|s_memory~1276_combout  & (\rs_mem|s_memory~112_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1276_combout ))))

	.dataa(\rs_mem|s_memory~112_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1276_combout ),
	.datad(\rs_mem|s_memory~144_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1277_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1277 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1277 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1278 (
// Equation(s):
// \rs_mem|s_memory~1278_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~1275_combout )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~1277_combout )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~1275_combout ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~1277_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1278_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1278 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1278 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~464 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~464 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~464 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~496 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~496 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~496 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~432 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~432 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~432 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1279 (
// Equation(s):
// \rs_mem|s_memory~1279_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~496_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~432_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~496_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~432_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1279_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1279 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1279 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~528 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~528 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~528 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1280 (
// Equation(s):
// \rs_mem|s_memory~1280_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1279_combout  & ((\rs_mem|s_memory~528_q ))) # (!\rs_mem|s_memory~1279_combout  & (\rs_mem|s_memory~464_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1279_combout ))))

	.dataa(\rs_mem|s_memory~464_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1279_combout ),
	.datad(\rs_mem|s_memory~528_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1280_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1280 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1280 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1281 (
// Equation(s):
// \rs_mem|s_memory~1281_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1278_combout  & ((\rs_mem|s_memory~1280_combout ))) # (!\rs_mem|s_memory~1278_combout  & (\rs_mem|s_memory~1273_combout )))) # (!\readReg1[3]~input_o  & 
// (((\rs_mem|s_memory~1278_combout ))))

	.dataa(\rs_mem|s_memory~1273_combout ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1278_combout ),
	.datad(\rs_mem|s_memory~1280_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1281_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1281 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1281 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[10]~10 (
// Equation(s):
// \rs_mem|readData[10]~10_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1271_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1281_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1271_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1281_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[10]~10 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[11]~input (
	.i(writeData[11]),
	.ibar(gnd),
	.o(\writeData[11]~input_o ));
// synopsys translate_off
defparam \writeData[11]~input .bus_hold = "false";
defparam \writeData[11]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~721 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~721 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~721 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~849 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~849 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~849 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~593 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~593 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~593 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1282 (
// Equation(s):
// \rs_mem|s_memory~1282_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~849_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~593_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~849_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~593_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1282_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1282 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1282 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~977 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~977 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~977 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1283 (
// Equation(s):
// \rs_mem|s_memory~1283_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1282_combout  & ((\rs_mem|s_memory~977_q ))) # (!\rs_mem|s_memory~1282_combout  & (\rs_mem|s_memory~721_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1282_combout ))))

	.dataa(\rs_mem|s_memory~721_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1282_combout ),
	.datad(\rs_mem|s_memory~977_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1283_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1283 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1283 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~881 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~881 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~881 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~753 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~753 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~753 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~625 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~625 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~625 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1284 (
// Equation(s):
// \rs_mem|s_memory~1284_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~753_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~625_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~753_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~625_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1284_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1284 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1284 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1009 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1009 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1009 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1285 (
// Equation(s):
// \rs_mem|s_memory~1285_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1284_combout  & ((\rs_mem|s_memory~1009_q ))) # (!\rs_mem|s_memory~1284_combout  & (\rs_mem|s_memory~881_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1284_combout ))))

	.dataa(\rs_mem|s_memory~881_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1284_combout ),
	.datad(\rs_mem|s_memory~1009_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1285_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1285 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1285 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~817 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~817 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~817 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~689 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~689 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~689 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~561 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~561 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~561 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1286 (
// Equation(s):
// \rs_mem|s_memory~1286_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~689_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~561_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~689_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~561_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1286_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1286 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1286 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~945 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~945 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~945 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1287 (
// Equation(s):
// \rs_mem|s_memory~1287_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1286_combout  & ((\rs_mem|s_memory~945_q ))) # (!\rs_mem|s_memory~1286_combout  & (\rs_mem|s_memory~817_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1286_combout ))))

	.dataa(\rs_mem|s_memory~817_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1286_combout ),
	.datad(\rs_mem|s_memory~945_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1287_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1287 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1287 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1288 (
// Equation(s):
// \rs_mem|s_memory~1288_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~1285_combout )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~1287_combout )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~1285_combout ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~1287_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1288_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1288 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1288 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~785 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~785 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~785 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~913 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~913 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~913 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~657 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~657 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~657 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1289 (
// Equation(s):
// \rs_mem|s_memory~1289_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~913_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~657_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~913_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~657_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1289_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1289 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1289 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1041 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1041_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1041 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1041 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1290 (
// Equation(s):
// \rs_mem|s_memory~1290_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1289_combout  & ((\rs_mem|s_memory~1041_q ))) # (!\rs_mem|s_memory~1289_combout  & (\rs_mem|s_memory~785_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1289_combout ))))

	.dataa(\rs_mem|s_memory~785_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1289_combout ),
	.datad(\rs_mem|s_memory~1041_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1290_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1290 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1290 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1291 (
// Equation(s):
// \rs_mem|s_memory~1291_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1288_combout  & ((\rs_mem|s_memory~1290_combout ))) # (!\rs_mem|s_memory~1288_combout  & (\rs_mem|s_memory~1283_combout )))) # (!\readReg1[0]~input_o  & 
// (((\rs_mem|s_memory~1288_combout ))))

	.dataa(\rs_mem|s_memory~1283_combout ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1288_combout ),
	.datad(\rs_mem|s_memory~1290_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1291_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1291 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1291 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~241 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~241 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~241 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~209 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~209 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~209 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~177 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~177 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~177 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1292 (
// Equation(s):
// \rs_mem|s_memory~1292_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~209_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~177_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~209_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~177_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1292_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1292 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1292 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~273 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~273 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~273 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1293 (
// Equation(s):
// \rs_mem|s_memory~1293_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1292_combout  & ((\rs_mem|s_memory~273_q ))) # (!\rs_mem|s_memory~1292_combout  & (\rs_mem|s_memory~241_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1292_combout ))))

	.dataa(\rs_mem|s_memory~241_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1292_combout ),
	.datad(\rs_mem|s_memory~273_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1293_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1293 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1293 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~337 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~337 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~337 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~369 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~369 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~369 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~305 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~305 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~305 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1294 (
// Equation(s):
// \rs_mem|s_memory~1294_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~369_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~305_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~369_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~305_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1294_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1294 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1294 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~401 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~401 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~401 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1295 (
// Equation(s):
// \rs_mem|s_memory~1295_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1294_combout  & ((\rs_mem|s_memory~401_q ))) # (!\rs_mem|s_memory~1294_combout  & (\rs_mem|s_memory~337_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1294_combout ))))

	.dataa(\rs_mem|s_memory~337_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1294_combout ),
	.datad(\rs_mem|s_memory~401_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1295_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1295 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1295 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~81 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~81 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~81 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~113 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~113 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~113 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~49 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~49 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~49 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1296 (
// Equation(s):
// \rs_mem|s_memory~1296_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~113_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~49_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~113_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~49_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1296_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1296 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1296 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~145 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~145 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~145 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1297 (
// Equation(s):
// \rs_mem|s_memory~1297_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1296_combout  & ((\rs_mem|s_memory~145_q ))) # (!\rs_mem|s_memory~1296_combout  & (\rs_mem|s_memory~81_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1296_combout ))))

	.dataa(\rs_mem|s_memory~81_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1296_combout ),
	.datad(\rs_mem|s_memory~145_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1297_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1297 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1297 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1298 (
// Equation(s):
// \rs_mem|s_memory~1298_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~1295_combout )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~1297_combout )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~1295_combout ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~1297_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1298_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1298 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1298 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~497 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~497 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~497 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~465 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~465 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~465 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~433 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~433 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~433 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1299 (
// Equation(s):
// \rs_mem|s_memory~1299_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~465_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~433_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~465_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~433_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1299_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1299 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1299 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~529 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~529 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~529 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1300 (
// Equation(s):
// \rs_mem|s_memory~1300_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1299_combout  & ((\rs_mem|s_memory~529_q ))) # (!\rs_mem|s_memory~1299_combout  & (\rs_mem|s_memory~497_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1299_combout ))))

	.dataa(\rs_mem|s_memory~497_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1299_combout ),
	.datad(\rs_mem|s_memory~529_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1300_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1300 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1300 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1301 (
// Equation(s):
// \rs_mem|s_memory~1301_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1298_combout  & ((\rs_mem|s_memory~1300_combout ))) # (!\rs_mem|s_memory~1298_combout  & (\rs_mem|s_memory~1293_combout )))) # (!\readReg1[2]~input_o  & 
// (((\rs_mem|s_memory~1298_combout ))))

	.dataa(\rs_mem|s_memory~1293_combout ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1298_combout ),
	.datad(\rs_mem|s_memory~1300_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1301_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1301 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1301 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[11]~11 (
// Equation(s):
// \rs_mem|readData[11]~11_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1291_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1301_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1291_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1301_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[11]~11 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[12]~input (
	.i(writeData[12]),
	.ibar(gnd),
	.o(\writeData[12]~input_o ));
// synopsys translate_off
defparam \writeData[12]~input .bus_hold = "false";
defparam \writeData[12]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~754 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~754 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~754 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~882 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~882 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~882 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~626 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~626 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~626 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1302 (
// Equation(s):
// \rs_mem|s_memory~1302_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~882_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~626_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~882_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~626_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1302_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1302 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1302 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1010 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1010 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1010 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1303 (
// Equation(s):
// \rs_mem|s_memory~1303_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1302_combout  & ((\rs_mem|s_memory~1010_q ))) # (!\rs_mem|s_memory~1302_combout  & (\rs_mem|s_memory~754_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1302_combout ))))

	.dataa(\rs_mem|s_memory~754_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1302_combout ),
	.datad(\rs_mem|s_memory~1010_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1303_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1303 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1303 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~850 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~850 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~850 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~722 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~722 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~722 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~594 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~594 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~594 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1304 (
// Equation(s):
// \rs_mem|s_memory~1304_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~722_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~594_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~722_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~594_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1304_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1304 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1304 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~978 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~978 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~978 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1305 (
// Equation(s):
// \rs_mem|s_memory~1305_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1304_combout  & ((\rs_mem|s_memory~978_q ))) # (!\rs_mem|s_memory~1304_combout  & (\rs_mem|s_memory~850_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1304_combout ))))

	.dataa(\rs_mem|s_memory~850_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1304_combout ),
	.datad(\rs_mem|s_memory~978_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1305_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1305 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1305 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~690 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~690 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~690 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~818 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~818 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~818 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~562 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~562 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~562 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1306 (
// Equation(s):
// \rs_mem|s_memory~1306_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~818_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~562_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~818_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~562_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1306_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1306 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1306 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~946 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~946 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~946 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1307 (
// Equation(s):
// \rs_mem|s_memory~1307_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1306_combout  & ((\rs_mem|s_memory~946_q ))) # (!\rs_mem|s_memory~1306_combout  & (\rs_mem|s_memory~690_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1306_combout ))))

	.dataa(\rs_mem|s_memory~690_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1306_combout ),
	.datad(\rs_mem|s_memory~946_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1307_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1307 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1307 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1308 (
// Equation(s):
// \rs_mem|s_memory~1308_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~1305_combout )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~1307_combout )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~1305_combout ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~1307_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1308_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1308 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1308 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~914 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~914 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~914 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~786 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~786 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~786 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~658 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~658 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~658 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1309 (
// Equation(s):
// \rs_mem|s_memory~1309_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~786_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~658_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~786_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~658_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1309_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1309 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1309 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1042 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1042_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1042 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1042 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1310 (
// Equation(s):
// \rs_mem|s_memory~1310_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1309_combout  & ((\rs_mem|s_memory~1042_q ))) # (!\rs_mem|s_memory~1309_combout  & (\rs_mem|s_memory~914_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1309_combout ))))

	.dataa(\rs_mem|s_memory~914_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1309_combout ),
	.datad(\rs_mem|s_memory~1042_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1310_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1310 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1310 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1311 (
// Equation(s):
// \rs_mem|s_memory~1311_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1308_combout  & ((\rs_mem|s_memory~1310_combout ))) # (!\rs_mem|s_memory~1308_combout  & (\rs_mem|s_memory~1303_combout )))) # (!\readReg1[1]~input_o  & 
// (((\rs_mem|s_memory~1308_combout ))))

	.dataa(\rs_mem|s_memory~1303_combout ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1308_combout ),
	.datad(\rs_mem|s_memory~1310_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1311_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1311 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1311 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~370 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~370 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~370 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~338 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~338 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~338 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~306 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~306 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~306 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1312 (
// Equation(s):
// \rs_mem|s_memory~1312_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~338_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~306_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~338_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~306_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1312_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1312 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1312 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~402 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~402 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~402 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1313 (
// Equation(s):
// \rs_mem|s_memory~1313_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1312_combout  & ((\rs_mem|s_memory~402_q ))) # (!\rs_mem|s_memory~1312_combout  & (\rs_mem|s_memory~370_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1312_combout ))))

	.dataa(\rs_mem|s_memory~370_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1312_combout ),
	.datad(\rs_mem|s_memory~402_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1313_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1313 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1313 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~210 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~210 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~210 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~242 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~242 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~242 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~178 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~178 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~178 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1314 (
// Equation(s):
// \rs_mem|s_memory~1314_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~242_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~178_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~242_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~178_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1314_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1314 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1314 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~274 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~274 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~274 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1315 (
// Equation(s):
// \rs_mem|s_memory~1315_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1314_combout  & ((\rs_mem|s_memory~274_q ))) # (!\rs_mem|s_memory~1314_combout  & (\rs_mem|s_memory~210_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1314_combout ))))

	.dataa(\rs_mem|s_memory~210_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1314_combout ),
	.datad(\rs_mem|s_memory~274_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1315_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1315 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1315 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~114 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~114 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~114 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~82 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~82 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~82 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~50 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~50 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~50 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1316 (
// Equation(s):
// \rs_mem|s_memory~1316_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~82_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~50_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~82_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~50_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1316_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1316 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1316 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~146 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~146 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~146 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1317 (
// Equation(s):
// \rs_mem|s_memory~1317_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1316_combout  & ((\rs_mem|s_memory~146_q ))) # (!\rs_mem|s_memory~1316_combout  & (\rs_mem|s_memory~114_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1316_combout ))))

	.dataa(\rs_mem|s_memory~114_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1316_combout ),
	.datad(\rs_mem|s_memory~146_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1317_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1317 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1317 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1318 (
// Equation(s):
// \rs_mem|s_memory~1318_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~1315_combout )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~1317_combout )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~1315_combout ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~1317_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1318_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1318 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1318 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~466 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~466 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~466 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~498 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~498 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~498 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~434 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~434 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~434 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1319 (
// Equation(s):
// \rs_mem|s_memory~1319_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~498_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~434_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~498_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~434_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1319_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1319 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1319 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~530 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~530 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~530 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1320 (
// Equation(s):
// \rs_mem|s_memory~1320_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1319_combout  & ((\rs_mem|s_memory~530_q ))) # (!\rs_mem|s_memory~1319_combout  & (\rs_mem|s_memory~466_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1319_combout ))))

	.dataa(\rs_mem|s_memory~466_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1319_combout ),
	.datad(\rs_mem|s_memory~530_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1320_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1320 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1320 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1321 (
// Equation(s):
// \rs_mem|s_memory~1321_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1318_combout  & ((\rs_mem|s_memory~1320_combout ))) # (!\rs_mem|s_memory~1318_combout  & (\rs_mem|s_memory~1313_combout )))) # (!\readReg1[3]~input_o  & 
// (((\rs_mem|s_memory~1318_combout ))))

	.dataa(\rs_mem|s_memory~1313_combout ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1318_combout ),
	.datad(\rs_mem|s_memory~1320_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1321_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1321 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1321 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[12]~12 (
// Equation(s):
// \rs_mem|readData[12]~12_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1311_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1321_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1311_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1321_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[12]~12 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[13]~input (
	.i(writeData[13]),
	.ibar(gnd),
	.o(\writeData[13]~input_o ));
// synopsys translate_off
defparam \writeData[13]~input .bus_hold = "false";
defparam \writeData[13]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~723 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~723 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~723 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~851 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~851 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~851 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~595 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~595 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~595 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1322 (
// Equation(s):
// \rs_mem|s_memory~1322_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~851_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~595_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~851_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~595_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1322_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1322 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1322 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~979 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~979 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~979 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1323 (
// Equation(s):
// \rs_mem|s_memory~1323_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1322_combout  & ((\rs_mem|s_memory~979_q ))) # (!\rs_mem|s_memory~1322_combout  & (\rs_mem|s_memory~723_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1322_combout ))))

	.dataa(\rs_mem|s_memory~723_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1322_combout ),
	.datad(\rs_mem|s_memory~979_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1323_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1323 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1323 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~883 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~883 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~883 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~755 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~755 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~755 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~627 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~627 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~627 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1324 (
// Equation(s):
// \rs_mem|s_memory~1324_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~755_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~627_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~755_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~627_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1324_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1324 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1324 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1011 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1011 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1011 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1325 (
// Equation(s):
// \rs_mem|s_memory~1325_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1324_combout  & ((\rs_mem|s_memory~1011_q ))) # (!\rs_mem|s_memory~1324_combout  & (\rs_mem|s_memory~883_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1324_combout ))))

	.dataa(\rs_mem|s_memory~883_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1324_combout ),
	.datad(\rs_mem|s_memory~1011_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1325_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1325 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1325 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~819 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~819 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~819 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~691 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~691 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~691 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~563 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~563 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~563 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1326 (
// Equation(s):
// \rs_mem|s_memory~1326_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~691_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~563_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~691_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~563_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1326_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1326 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1326 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~947 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~947 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~947 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1327 (
// Equation(s):
// \rs_mem|s_memory~1327_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1326_combout  & ((\rs_mem|s_memory~947_q ))) # (!\rs_mem|s_memory~1326_combout  & (\rs_mem|s_memory~819_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1326_combout ))))

	.dataa(\rs_mem|s_memory~819_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1326_combout ),
	.datad(\rs_mem|s_memory~947_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1327_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1327 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1327 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1328 (
// Equation(s):
// \rs_mem|s_memory~1328_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~1325_combout )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~1327_combout )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~1325_combout ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~1327_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1328_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1328 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1328 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~787 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~787 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~787 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~915 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~915 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~915 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~659 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~659 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~659 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1329 (
// Equation(s):
// \rs_mem|s_memory~1329_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~915_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~659_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~915_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~659_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1329_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1329 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1329 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1043 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1043_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1043 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1043 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1330 (
// Equation(s):
// \rs_mem|s_memory~1330_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1329_combout  & ((\rs_mem|s_memory~1043_q ))) # (!\rs_mem|s_memory~1329_combout  & (\rs_mem|s_memory~787_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1329_combout ))))

	.dataa(\rs_mem|s_memory~787_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1329_combout ),
	.datad(\rs_mem|s_memory~1043_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1330_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1330 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1330 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1331 (
// Equation(s):
// \rs_mem|s_memory~1331_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1328_combout  & ((\rs_mem|s_memory~1330_combout ))) # (!\rs_mem|s_memory~1328_combout  & (\rs_mem|s_memory~1323_combout )))) # (!\readReg1[0]~input_o  & 
// (((\rs_mem|s_memory~1328_combout ))))

	.dataa(\rs_mem|s_memory~1323_combout ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1328_combout ),
	.datad(\rs_mem|s_memory~1330_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1331_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1331 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1331 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~243 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~243 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~243 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~211 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~211 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~211 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~179 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~179 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~179 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1332 (
// Equation(s):
// \rs_mem|s_memory~1332_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~211_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~179_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~211_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~179_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1332_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1332 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1332 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~275 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~275 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~275 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1333 (
// Equation(s):
// \rs_mem|s_memory~1333_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1332_combout  & ((\rs_mem|s_memory~275_q ))) # (!\rs_mem|s_memory~1332_combout  & (\rs_mem|s_memory~243_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1332_combout ))))

	.dataa(\rs_mem|s_memory~243_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1332_combout ),
	.datad(\rs_mem|s_memory~275_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1333_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1333 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1333 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~339 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~339 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~339 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~371 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~371 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~371 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~307 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~307 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~307 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1334 (
// Equation(s):
// \rs_mem|s_memory~1334_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~371_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~307_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~371_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~307_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1334_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1334 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1334 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~403 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~403 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~403 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1335 (
// Equation(s):
// \rs_mem|s_memory~1335_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1334_combout  & ((\rs_mem|s_memory~403_q ))) # (!\rs_mem|s_memory~1334_combout  & (\rs_mem|s_memory~339_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1334_combout ))))

	.dataa(\rs_mem|s_memory~339_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1334_combout ),
	.datad(\rs_mem|s_memory~403_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1335_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1335 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1335 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~83 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~83 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~83 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~115 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~115 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~115 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~51 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~51 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~51 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1336 (
// Equation(s):
// \rs_mem|s_memory~1336_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~115_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~51_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~115_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~51_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1336_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1336 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1336 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~147 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~147 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~147 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1337 (
// Equation(s):
// \rs_mem|s_memory~1337_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1336_combout  & ((\rs_mem|s_memory~147_q ))) # (!\rs_mem|s_memory~1336_combout  & (\rs_mem|s_memory~83_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1336_combout ))))

	.dataa(\rs_mem|s_memory~83_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1336_combout ),
	.datad(\rs_mem|s_memory~147_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1337_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1337 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1337 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1338 (
// Equation(s):
// \rs_mem|s_memory~1338_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~1335_combout )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~1337_combout )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~1335_combout ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~1337_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1338_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1338 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1338 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~499 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~499 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~499 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~467 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~467 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~467 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~435 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~435 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~435 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1339 (
// Equation(s):
// \rs_mem|s_memory~1339_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~467_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~435_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~467_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~435_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1339_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1339 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1339 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~531 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~531 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~531 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1340 (
// Equation(s):
// \rs_mem|s_memory~1340_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1339_combout  & ((\rs_mem|s_memory~531_q ))) # (!\rs_mem|s_memory~1339_combout  & (\rs_mem|s_memory~499_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1339_combout ))))

	.dataa(\rs_mem|s_memory~499_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1339_combout ),
	.datad(\rs_mem|s_memory~531_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1340_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1340 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1340 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1341 (
// Equation(s):
// \rs_mem|s_memory~1341_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1338_combout  & ((\rs_mem|s_memory~1340_combout ))) # (!\rs_mem|s_memory~1338_combout  & (\rs_mem|s_memory~1333_combout )))) # (!\readReg1[2]~input_o  & 
// (((\rs_mem|s_memory~1338_combout ))))

	.dataa(\rs_mem|s_memory~1333_combout ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1338_combout ),
	.datad(\rs_mem|s_memory~1340_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1341_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1341 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1341 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[13]~13 (
// Equation(s):
// \rs_mem|readData[13]~13_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1331_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1341_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1331_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1341_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[13]~13 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[14]~input (
	.i(writeData[14]),
	.ibar(gnd),
	.o(\writeData[14]~input_o ));
// synopsys translate_off
defparam \writeData[14]~input .bus_hold = "false";
defparam \writeData[14]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~756 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~756 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~756 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~884 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~884 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~884 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~628 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~628 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~628 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1342 (
// Equation(s):
// \rs_mem|s_memory~1342_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~884_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~628_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~884_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~628_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1342_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1342 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1342 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1012 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1012 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1012 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1343 (
// Equation(s):
// \rs_mem|s_memory~1343_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1342_combout  & ((\rs_mem|s_memory~1012_q ))) # (!\rs_mem|s_memory~1342_combout  & (\rs_mem|s_memory~756_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1342_combout ))))

	.dataa(\rs_mem|s_memory~756_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1342_combout ),
	.datad(\rs_mem|s_memory~1012_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1343_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1343 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1343 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~852 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~852 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~852 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~724 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~724 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~724 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~596 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~596 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~596 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1344 (
// Equation(s):
// \rs_mem|s_memory~1344_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~724_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~596_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~724_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~596_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1344_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1344 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1344 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~980 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~980 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~980 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1345 (
// Equation(s):
// \rs_mem|s_memory~1345_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1344_combout  & ((\rs_mem|s_memory~980_q ))) # (!\rs_mem|s_memory~1344_combout  & (\rs_mem|s_memory~852_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1344_combout ))))

	.dataa(\rs_mem|s_memory~852_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1344_combout ),
	.datad(\rs_mem|s_memory~980_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1345_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1345 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1345 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~692 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~692 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~692 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~820 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~820 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~820 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~564 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~564 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~564 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1346 (
// Equation(s):
// \rs_mem|s_memory~1346_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~820_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~564_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~820_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~564_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1346_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1346 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1346 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~948 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~948 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~948 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1347 (
// Equation(s):
// \rs_mem|s_memory~1347_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1346_combout  & ((\rs_mem|s_memory~948_q ))) # (!\rs_mem|s_memory~1346_combout  & (\rs_mem|s_memory~692_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1346_combout ))))

	.dataa(\rs_mem|s_memory~692_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1346_combout ),
	.datad(\rs_mem|s_memory~948_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1347_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1347 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1347 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1348 (
// Equation(s):
// \rs_mem|s_memory~1348_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~1345_combout )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~1347_combout )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~1345_combout ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~1347_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1348_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1348 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1348 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~916 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~916 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~916 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~788 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~788 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~788 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~660 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~660 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~660 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1349 (
// Equation(s):
// \rs_mem|s_memory~1349_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~788_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~660_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~788_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~660_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1349_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1349 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1349 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1044 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1044_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1044 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1044 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1350 (
// Equation(s):
// \rs_mem|s_memory~1350_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1349_combout  & ((\rs_mem|s_memory~1044_q ))) # (!\rs_mem|s_memory~1349_combout  & (\rs_mem|s_memory~916_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1349_combout ))))

	.dataa(\rs_mem|s_memory~916_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1349_combout ),
	.datad(\rs_mem|s_memory~1044_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1350_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1350 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1350 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1351 (
// Equation(s):
// \rs_mem|s_memory~1351_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1348_combout  & ((\rs_mem|s_memory~1350_combout ))) # (!\rs_mem|s_memory~1348_combout  & (\rs_mem|s_memory~1343_combout )))) # (!\readReg1[1]~input_o  & 
// (((\rs_mem|s_memory~1348_combout ))))

	.dataa(\rs_mem|s_memory~1343_combout ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1348_combout ),
	.datad(\rs_mem|s_memory~1350_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1351_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1351 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1351 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~372 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~372 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~372 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~340 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~340 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~340 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~308 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~308 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~308 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1352 (
// Equation(s):
// \rs_mem|s_memory~1352_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~340_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~308_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~340_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~308_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1352_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1352 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1352 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~404 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~404 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~404 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1353 (
// Equation(s):
// \rs_mem|s_memory~1353_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1352_combout  & ((\rs_mem|s_memory~404_q ))) # (!\rs_mem|s_memory~1352_combout  & (\rs_mem|s_memory~372_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1352_combout ))))

	.dataa(\rs_mem|s_memory~372_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1352_combout ),
	.datad(\rs_mem|s_memory~404_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1353_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1353 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1353 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~212 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~212 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~212 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~244 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~244 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~244 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~180 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~180 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~180 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1354 (
// Equation(s):
// \rs_mem|s_memory~1354_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~244_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~180_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~244_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~180_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1354_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1354 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1354 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~276 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~276 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~276 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1355 (
// Equation(s):
// \rs_mem|s_memory~1355_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1354_combout  & ((\rs_mem|s_memory~276_q ))) # (!\rs_mem|s_memory~1354_combout  & (\rs_mem|s_memory~212_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1354_combout ))))

	.dataa(\rs_mem|s_memory~212_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1354_combout ),
	.datad(\rs_mem|s_memory~276_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1355_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1355 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1355 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~116 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~116 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~116 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~84 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~84 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~84 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~52 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~52 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~52 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1356 (
// Equation(s):
// \rs_mem|s_memory~1356_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~84_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~52_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~84_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~52_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1356_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1356 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1356 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~148 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~148 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~148 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1357 (
// Equation(s):
// \rs_mem|s_memory~1357_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1356_combout  & ((\rs_mem|s_memory~148_q ))) # (!\rs_mem|s_memory~1356_combout  & (\rs_mem|s_memory~116_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1356_combout ))))

	.dataa(\rs_mem|s_memory~116_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1356_combout ),
	.datad(\rs_mem|s_memory~148_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1357_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1357 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1357 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1358 (
// Equation(s):
// \rs_mem|s_memory~1358_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~1355_combout )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~1357_combout )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~1355_combout ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~1357_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1358_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1358 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1358 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~468 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~468 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~468 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~500 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~500 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~500 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~436 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~436 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~436 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1359 (
// Equation(s):
// \rs_mem|s_memory~1359_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~500_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~436_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~500_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~436_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1359_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1359 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1359 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~532 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~532 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~532 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1360 (
// Equation(s):
// \rs_mem|s_memory~1360_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1359_combout  & ((\rs_mem|s_memory~532_q ))) # (!\rs_mem|s_memory~1359_combout  & (\rs_mem|s_memory~468_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1359_combout ))))

	.dataa(\rs_mem|s_memory~468_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1359_combout ),
	.datad(\rs_mem|s_memory~532_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1360_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1360 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1360 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1361 (
// Equation(s):
// \rs_mem|s_memory~1361_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1358_combout  & ((\rs_mem|s_memory~1360_combout ))) # (!\rs_mem|s_memory~1358_combout  & (\rs_mem|s_memory~1353_combout )))) # (!\readReg1[3]~input_o  & 
// (((\rs_mem|s_memory~1358_combout ))))

	.dataa(\rs_mem|s_memory~1353_combout ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1358_combout ),
	.datad(\rs_mem|s_memory~1360_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1361_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1361 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1361 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[14]~14 (
// Equation(s):
// \rs_mem|readData[14]~14_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1351_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1361_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1351_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1361_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[14]~14 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[15]~input (
	.i(writeData[15]),
	.ibar(gnd),
	.o(\writeData[15]~input_o ));
// synopsys translate_off
defparam \writeData[15]~input .bus_hold = "false";
defparam \writeData[15]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~725 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~725 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~725 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~853 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~853 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~853 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~597 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~597 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~597 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1362 (
// Equation(s):
// \rs_mem|s_memory~1362_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~853_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~597_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~853_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~597_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1362_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1362 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1362 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~981 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~981 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~981 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1363 (
// Equation(s):
// \rs_mem|s_memory~1363_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1362_combout  & ((\rs_mem|s_memory~981_q ))) # (!\rs_mem|s_memory~1362_combout  & (\rs_mem|s_memory~725_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1362_combout ))))

	.dataa(\rs_mem|s_memory~725_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1362_combout ),
	.datad(\rs_mem|s_memory~981_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1363_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1363 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1363 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~885 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~885 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~885 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~757 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~757 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~757 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~629 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~629 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~629 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1364 (
// Equation(s):
// \rs_mem|s_memory~1364_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~757_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~629_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~757_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~629_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1364_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1364 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1364 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1013 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1013 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1013 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1365 (
// Equation(s):
// \rs_mem|s_memory~1365_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1364_combout  & ((\rs_mem|s_memory~1013_q ))) # (!\rs_mem|s_memory~1364_combout  & (\rs_mem|s_memory~885_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1364_combout ))))

	.dataa(\rs_mem|s_memory~885_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1364_combout ),
	.datad(\rs_mem|s_memory~1013_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1365_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1365 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1365 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~821 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~821 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~821 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~693 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~693 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~693 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~565 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~565 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~565 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1366 (
// Equation(s):
// \rs_mem|s_memory~1366_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~693_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~565_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~693_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~565_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1366_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1366 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1366 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~949 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~949 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~949 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1367 (
// Equation(s):
// \rs_mem|s_memory~1367_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1366_combout  & ((\rs_mem|s_memory~949_q ))) # (!\rs_mem|s_memory~1366_combout  & (\rs_mem|s_memory~821_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1366_combout ))))

	.dataa(\rs_mem|s_memory~821_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1366_combout ),
	.datad(\rs_mem|s_memory~949_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1367_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1367 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1367 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1368 (
// Equation(s):
// \rs_mem|s_memory~1368_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~1365_combout )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~1367_combout )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~1365_combout ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~1367_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1368_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1368 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1368 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~789 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~789 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~789 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~917 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~917 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~917 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~661 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~661 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~661 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1369 (
// Equation(s):
// \rs_mem|s_memory~1369_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~917_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~661_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~917_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~661_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1369_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1369 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1369 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1045 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1045_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1045 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1045 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1370 (
// Equation(s):
// \rs_mem|s_memory~1370_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1369_combout  & ((\rs_mem|s_memory~1045_q ))) # (!\rs_mem|s_memory~1369_combout  & (\rs_mem|s_memory~789_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1369_combout ))))

	.dataa(\rs_mem|s_memory~789_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1369_combout ),
	.datad(\rs_mem|s_memory~1045_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1370_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1370 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1370 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1371 (
// Equation(s):
// \rs_mem|s_memory~1371_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1368_combout  & ((\rs_mem|s_memory~1370_combout ))) # (!\rs_mem|s_memory~1368_combout  & (\rs_mem|s_memory~1363_combout )))) # (!\readReg1[0]~input_o  & 
// (((\rs_mem|s_memory~1368_combout ))))

	.dataa(\rs_mem|s_memory~1363_combout ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1368_combout ),
	.datad(\rs_mem|s_memory~1370_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1371_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1371 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1371 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~245 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~245 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~245 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~213 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~213 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~213 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~181 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~181 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~181 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1372 (
// Equation(s):
// \rs_mem|s_memory~1372_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~213_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~181_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~213_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~181_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1372_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1372 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1372 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~277 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~277 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~277 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1373 (
// Equation(s):
// \rs_mem|s_memory~1373_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1372_combout  & ((\rs_mem|s_memory~277_q ))) # (!\rs_mem|s_memory~1372_combout  & (\rs_mem|s_memory~245_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1372_combout ))))

	.dataa(\rs_mem|s_memory~245_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1372_combout ),
	.datad(\rs_mem|s_memory~277_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1373_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1373 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1373 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~341 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~341 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~341 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~373 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~373 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~373 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~309 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~309 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~309 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1374 (
// Equation(s):
// \rs_mem|s_memory~1374_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~373_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~309_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~373_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~309_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1374_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1374 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1374 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~405 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~405 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~405 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1375 (
// Equation(s):
// \rs_mem|s_memory~1375_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1374_combout  & ((\rs_mem|s_memory~405_q ))) # (!\rs_mem|s_memory~1374_combout  & (\rs_mem|s_memory~341_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1374_combout ))))

	.dataa(\rs_mem|s_memory~341_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1374_combout ),
	.datad(\rs_mem|s_memory~405_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1375_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1375 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1375 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~85 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~85 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~85 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~117 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~117 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~117 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~53 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~53 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~53 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1376 (
// Equation(s):
// \rs_mem|s_memory~1376_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~117_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~53_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~117_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~53_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1376_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1376 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1376 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~149 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~149 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~149 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1377 (
// Equation(s):
// \rs_mem|s_memory~1377_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1376_combout  & ((\rs_mem|s_memory~149_q ))) # (!\rs_mem|s_memory~1376_combout  & (\rs_mem|s_memory~85_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1376_combout ))))

	.dataa(\rs_mem|s_memory~85_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1376_combout ),
	.datad(\rs_mem|s_memory~149_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1377_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1377 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1377 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1378 (
// Equation(s):
// \rs_mem|s_memory~1378_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~1375_combout )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~1377_combout )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~1375_combout ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~1377_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1378_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1378 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1378 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~501 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~501 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~501 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~469 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~469 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~469 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~437 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~437 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~437 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1379 (
// Equation(s):
// \rs_mem|s_memory~1379_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~469_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~437_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~469_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~437_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1379_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1379 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1379 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~533 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~533 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~533 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1380 (
// Equation(s):
// \rs_mem|s_memory~1380_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1379_combout  & ((\rs_mem|s_memory~533_q ))) # (!\rs_mem|s_memory~1379_combout  & (\rs_mem|s_memory~501_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1379_combout ))))

	.dataa(\rs_mem|s_memory~501_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1379_combout ),
	.datad(\rs_mem|s_memory~533_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1380_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1380 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1380 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1381 (
// Equation(s):
// \rs_mem|s_memory~1381_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1378_combout  & ((\rs_mem|s_memory~1380_combout ))) # (!\rs_mem|s_memory~1378_combout  & (\rs_mem|s_memory~1373_combout )))) # (!\readReg1[2]~input_o  & 
// (((\rs_mem|s_memory~1378_combout ))))

	.dataa(\rs_mem|s_memory~1373_combout ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1378_combout ),
	.datad(\rs_mem|s_memory~1380_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1381_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1381 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1381 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[15]~15 (
// Equation(s):
// \rs_mem|readData[15]~15_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1371_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1381_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1371_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1381_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[15]~15 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[16]~input (
	.i(writeData[16]),
	.ibar(gnd),
	.o(\writeData[16]~input_o ));
// synopsys translate_off
defparam \writeData[16]~input .bus_hold = "false";
defparam \writeData[16]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~758 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~758 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~758 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~886 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~886 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~886 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~630 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~630 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~630 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1382 (
// Equation(s):
// \rs_mem|s_memory~1382_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~886_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~630_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~886_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~630_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1382_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1382 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1382 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1014 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1014 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1014 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1383 (
// Equation(s):
// \rs_mem|s_memory~1383_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1382_combout  & ((\rs_mem|s_memory~1014_q ))) # (!\rs_mem|s_memory~1382_combout  & (\rs_mem|s_memory~758_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1382_combout ))))

	.dataa(\rs_mem|s_memory~758_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1382_combout ),
	.datad(\rs_mem|s_memory~1014_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1383_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1383 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1383 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~854 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~854 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~854 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~726 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~726 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~726 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~598 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~598 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~598 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1384 (
// Equation(s):
// \rs_mem|s_memory~1384_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~726_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~598_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~726_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~598_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1384_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1384 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1384 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~982 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~982 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~982 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1385 (
// Equation(s):
// \rs_mem|s_memory~1385_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1384_combout  & ((\rs_mem|s_memory~982_q ))) # (!\rs_mem|s_memory~1384_combout  & (\rs_mem|s_memory~854_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1384_combout ))))

	.dataa(\rs_mem|s_memory~854_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1384_combout ),
	.datad(\rs_mem|s_memory~982_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1385_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1385 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1385 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~694 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~694 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~694 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~822 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~822 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~822 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~566 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~566 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~566 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1386 (
// Equation(s):
// \rs_mem|s_memory~1386_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~822_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~566_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~822_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~566_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1386_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1386 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1386 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~950 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~950 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~950 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1387 (
// Equation(s):
// \rs_mem|s_memory~1387_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1386_combout  & ((\rs_mem|s_memory~950_q ))) # (!\rs_mem|s_memory~1386_combout  & (\rs_mem|s_memory~694_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1386_combout ))))

	.dataa(\rs_mem|s_memory~694_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1386_combout ),
	.datad(\rs_mem|s_memory~950_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1387_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1387 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1387 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1388 (
// Equation(s):
// \rs_mem|s_memory~1388_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~1385_combout )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~1387_combout )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~1385_combout ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~1387_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1388_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1388 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1388 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~918 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~918 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~918 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~790 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~790 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~790 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~662 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~662 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~662 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1389 (
// Equation(s):
// \rs_mem|s_memory~1389_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~790_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~662_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~790_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~662_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1389_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1389 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1389 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1046 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1046_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1046 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1046 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1390 (
// Equation(s):
// \rs_mem|s_memory~1390_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1389_combout  & ((\rs_mem|s_memory~1046_q ))) # (!\rs_mem|s_memory~1389_combout  & (\rs_mem|s_memory~918_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1389_combout ))))

	.dataa(\rs_mem|s_memory~918_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1389_combout ),
	.datad(\rs_mem|s_memory~1046_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1390_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1390 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1390 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1391 (
// Equation(s):
// \rs_mem|s_memory~1391_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1388_combout  & ((\rs_mem|s_memory~1390_combout ))) # (!\rs_mem|s_memory~1388_combout  & (\rs_mem|s_memory~1383_combout )))) # (!\readReg1[1]~input_o  & 
// (((\rs_mem|s_memory~1388_combout ))))

	.dataa(\rs_mem|s_memory~1383_combout ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1388_combout ),
	.datad(\rs_mem|s_memory~1390_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1391_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1391 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1391 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~374 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~374 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~374 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~342 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~342 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~342 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~310 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~310 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~310 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1392 (
// Equation(s):
// \rs_mem|s_memory~1392_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~342_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~310_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~342_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~310_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1392_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1392 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1392 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~406 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~406 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~406 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1393 (
// Equation(s):
// \rs_mem|s_memory~1393_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1392_combout  & ((\rs_mem|s_memory~406_q ))) # (!\rs_mem|s_memory~1392_combout  & (\rs_mem|s_memory~374_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1392_combout ))))

	.dataa(\rs_mem|s_memory~374_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1392_combout ),
	.datad(\rs_mem|s_memory~406_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1393_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1393 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1393 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~214 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~214 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~214 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~246 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~246 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~246 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~182 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~182 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~182 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1394 (
// Equation(s):
// \rs_mem|s_memory~1394_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~246_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~182_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~246_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~182_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1394_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1394 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1394 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~278 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~278 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~278 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1395 (
// Equation(s):
// \rs_mem|s_memory~1395_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1394_combout  & ((\rs_mem|s_memory~278_q ))) # (!\rs_mem|s_memory~1394_combout  & (\rs_mem|s_memory~214_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1394_combout ))))

	.dataa(\rs_mem|s_memory~214_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1394_combout ),
	.datad(\rs_mem|s_memory~278_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1395_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1395 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1395 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~118 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~118 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~118 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~86 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~86 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~86 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~54 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~54 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~54 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1396 (
// Equation(s):
// \rs_mem|s_memory~1396_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~86_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~54_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~86_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~54_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1396_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1396 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1396 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~150 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~150 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~150 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1397 (
// Equation(s):
// \rs_mem|s_memory~1397_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1396_combout  & ((\rs_mem|s_memory~150_q ))) # (!\rs_mem|s_memory~1396_combout  & (\rs_mem|s_memory~118_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1396_combout ))))

	.dataa(\rs_mem|s_memory~118_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1396_combout ),
	.datad(\rs_mem|s_memory~150_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1397_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1397 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1397 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1398 (
// Equation(s):
// \rs_mem|s_memory~1398_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~1395_combout )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~1397_combout )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~1395_combout ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~1397_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1398_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1398 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1398 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~470 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~470 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~470 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~502 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~502 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~502 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~438 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~438 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~438 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1399 (
// Equation(s):
// \rs_mem|s_memory~1399_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~502_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~438_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~502_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~438_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1399_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1399 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1399 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~534 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~534 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~534 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1400 (
// Equation(s):
// \rs_mem|s_memory~1400_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1399_combout  & ((\rs_mem|s_memory~534_q ))) # (!\rs_mem|s_memory~1399_combout  & (\rs_mem|s_memory~470_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1399_combout ))))

	.dataa(\rs_mem|s_memory~470_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1399_combout ),
	.datad(\rs_mem|s_memory~534_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1400_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1400 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1400 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1401 (
// Equation(s):
// \rs_mem|s_memory~1401_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1398_combout  & ((\rs_mem|s_memory~1400_combout ))) # (!\rs_mem|s_memory~1398_combout  & (\rs_mem|s_memory~1393_combout )))) # (!\readReg1[3]~input_o  & 
// (((\rs_mem|s_memory~1398_combout ))))

	.dataa(\rs_mem|s_memory~1393_combout ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1398_combout ),
	.datad(\rs_mem|s_memory~1400_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1401_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1401 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1401 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[16]~16 (
// Equation(s):
// \rs_mem|readData[16]~16_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1391_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1401_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1391_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1401_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[16]~16 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[17]~input (
	.i(writeData[17]),
	.ibar(gnd),
	.o(\writeData[17]~input_o ));
// synopsys translate_off
defparam \writeData[17]~input .bus_hold = "false";
defparam \writeData[17]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~727 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~727 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~727 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~855 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~855 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~855 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~599 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~599 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~599 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1402 (
// Equation(s):
// \rs_mem|s_memory~1402_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~855_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~599_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~855_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~599_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1402_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1402 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1402 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~983 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~983 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~983 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1403 (
// Equation(s):
// \rs_mem|s_memory~1403_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1402_combout  & ((\rs_mem|s_memory~983_q ))) # (!\rs_mem|s_memory~1402_combout  & (\rs_mem|s_memory~727_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1402_combout ))))

	.dataa(\rs_mem|s_memory~727_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1402_combout ),
	.datad(\rs_mem|s_memory~983_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1403_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1403 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1403 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~887 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~887 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~887 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~759 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~759 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~759 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~631 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~631 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~631 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1404 (
// Equation(s):
// \rs_mem|s_memory~1404_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~759_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~631_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~759_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~631_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1404_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1404 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1404 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1015 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1015 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1015 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1405 (
// Equation(s):
// \rs_mem|s_memory~1405_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1404_combout  & ((\rs_mem|s_memory~1015_q ))) # (!\rs_mem|s_memory~1404_combout  & (\rs_mem|s_memory~887_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1404_combout ))))

	.dataa(\rs_mem|s_memory~887_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1404_combout ),
	.datad(\rs_mem|s_memory~1015_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1405_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1405 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1405 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~823 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~823 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~823 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~695 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~695 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~695 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~567 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~567 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~567 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1406 (
// Equation(s):
// \rs_mem|s_memory~1406_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~695_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~567_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~695_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~567_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1406_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1406 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1406 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~951 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~951 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~951 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1407 (
// Equation(s):
// \rs_mem|s_memory~1407_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1406_combout  & ((\rs_mem|s_memory~951_q ))) # (!\rs_mem|s_memory~1406_combout  & (\rs_mem|s_memory~823_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1406_combout ))))

	.dataa(\rs_mem|s_memory~823_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1406_combout ),
	.datad(\rs_mem|s_memory~951_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1407_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1407 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1407 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1408 (
// Equation(s):
// \rs_mem|s_memory~1408_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~1405_combout )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~1407_combout )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~1405_combout ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~1407_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1408_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1408 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1408 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~791 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~791 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~791 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~919 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~919 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~919 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~663 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~663 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~663 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1409 (
// Equation(s):
// \rs_mem|s_memory~1409_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~919_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~663_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~919_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~663_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1409_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1409 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1409 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1047 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1047_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1047 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1047 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1410 (
// Equation(s):
// \rs_mem|s_memory~1410_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1409_combout  & ((\rs_mem|s_memory~1047_q ))) # (!\rs_mem|s_memory~1409_combout  & (\rs_mem|s_memory~791_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1409_combout ))))

	.dataa(\rs_mem|s_memory~791_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1409_combout ),
	.datad(\rs_mem|s_memory~1047_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1410_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1410 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1410 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1411 (
// Equation(s):
// \rs_mem|s_memory~1411_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1408_combout  & ((\rs_mem|s_memory~1410_combout ))) # (!\rs_mem|s_memory~1408_combout  & (\rs_mem|s_memory~1403_combout )))) # (!\readReg1[0]~input_o  & 
// (((\rs_mem|s_memory~1408_combout ))))

	.dataa(\rs_mem|s_memory~1403_combout ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1408_combout ),
	.datad(\rs_mem|s_memory~1410_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1411_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1411 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1411 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~247 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~247 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~247 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~215 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~215 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~215 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~183 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~183 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~183 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1412 (
// Equation(s):
// \rs_mem|s_memory~1412_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~215_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~183_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~215_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~183_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1412_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1412 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1412 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~279 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~279 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~279 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1413 (
// Equation(s):
// \rs_mem|s_memory~1413_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1412_combout  & ((\rs_mem|s_memory~279_q ))) # (!\rs_mem|s_memory~1412_combout  & (\rs_mem|s_memory~247_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1412_combout ))))

	.dataa(\rs_mem|s_memory~247_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1412_combout ),
	.datad(\rs_mem|s_memory~279_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1413_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1413 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1413 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~343 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~343 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~343 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~375 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~375 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~375 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~311 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~311 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~311 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1414 (
// Equation(s):
// \rs_mem|s_memory~1414_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~375_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~311_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~375_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~311_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1414_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1414 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1414 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~407 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~407 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~407 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1415 (
// Equation(s):
// \rs_mem|s_memory~1415_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1414_combout  & ((\rs_mem|s_memory~407_q ))) # (!\rs_mem|s_memory~1414_combout  & (\rs_mem|s_memory~343_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1414_combout ))))

	.dataa(\rs_mem|s_memory~343_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1414_combout ),
	.datad(\rs_mem|s_memory~407_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1415_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1415 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1415 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~87 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~87 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~87 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~119 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~119 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~119 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~55 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~55 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~55 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1416 (
// Equation(s):
// \rs_mem|s_memory~1416_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~119_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~55_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~119_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~55_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1416_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1416 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1416 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~151 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~151 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~151 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1417 (
// Equation(s):
// \rs_mem|s_memory~1417_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1416_combout  & ((\rs_mem|s_memory~151_q ))) # (!\rs_mem|s_memory~1416_combout  & (\rs_mem|s_memory~87_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1416_combout ))))

	.dataa(\rs_mem|s_memory~87_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1416_combout ),
	.datad(\rs_mem|s_memory~151_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1417_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1417 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1417 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1418 (
// Equation(s):
// \rs_mem|s_memory~1418_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~1415_combout )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~1417_combout )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~1415_combout ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~1417_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1418_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1418 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1418 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~503 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~503 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~503 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~471 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~471 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~471 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~439 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~439 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~439 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1419 (
// Equation(s):
// \rs_mem|s_memory~1419_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~471_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~439_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~471_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~439_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1419_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1419 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1419 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~535 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~535 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~535 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1420 (
// Equation(s):
// \rs_mem|s_memory~1420_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1419_combout  & ((\rs_mem|s_memory~535_q ))) # (!\rs_mem|s_memory~1419_combout  & (\rs_mem|s_memory~503_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1419_combout ))))

	.dataa(\rs_mem|s_memory~503_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1419_combout ),
	.datad(\rs_mem|s_memory~535_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1420_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1420 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1420 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1421 (
// Equation(s):
// \rs_mem|s_memory~1421_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1418_combout  & ((\rs_mem|s_memory~1420_combout ))) # (!\rs_mem|s_memory~1418_combout  & (\rs_mem|s_memory~1413_combout )))) # (!\readReg1[2]~input_o  & 
// (((\rs_mem|s_memory~1418_combout ))))

	.dataa(\rs_mem|s_memory~1413_combout ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1418_combout ),
	.datad(\rs_mem|s_memory~1420_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1421_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1421 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1421 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[17]~17 (
// Equation(s):
// \rs_mem|readData[17]~17_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1411_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1421_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1411_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1421_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[17]~17 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[18]~input (
	.i(writeData[18]),
	.ibar(gnd),
	.o(\writeData[18]~input_o ));
// synopsys translate_off
defparam \writeData[18]~input .bus_hold = "false";
defparam \writeData[18]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~760 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~760 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~760 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~888 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~888 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~888 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~632 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~632 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~632 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1422 (
// Equation(s):
// \rs_mem|s_memory~1422_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~888_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~632_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~888_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~632_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1422_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1422 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1422 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1016 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1016 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1016 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1423 (
// Equation(s):
// \rs_mem|s_memory~1423_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1422_combout  & ((\rs_mem|s_memory~1016_q ))) # (!\rs_mem|s_memory~1422_combout  & (\rs_mem|s_memory~760_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1422_combout ))))

	.dataa(\rs_mem|s_memory~760_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1422_combout ),
	.datad(\rs_mem|s_memory~1016_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1423_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1423 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1423 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~856 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~856 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~856 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~728 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~728 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~728 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~600 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~600 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~600 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1424 (
// Equation(s):
// \rs_mem|s_memory~1424_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~728_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~600_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~728_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~600_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1424_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1424 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1424 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~984 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~984 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~984 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1425 (
// Equation(s):
// \rs_mem|s_memory~1425_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1424_combout  & ((\rs_mem|s_memory~984_q ))) # (!\rs_mem|s_memory~1424_combout  & (\rs_mem|s_memory~856_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1424_combout ))))

	.dataa(\rs_mem|s_memory~856_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1424_combout ),
	.datad(\rs_mem|s_memory~984_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1425_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1425 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1425 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~696 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~696 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~696 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~824 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~824 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~824 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~568 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~568 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~568 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1426 (
// Equation(s):
// \rs_mem|s_memory~1426_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~824_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~568_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~824_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~568_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1426_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1426 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1426 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~952 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~952 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~952 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1427 (
// Equation(s):
// \rs_mem|s_memory~1427_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1426_combout  & ((\rs_mem|s_memory~952_q ))) # (!\rs_mem|s_memory~1426_combout  & (\rs_mem|s_memory~696_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1426_combout ))))

	.dataa(\rs_mem|s_memory~696_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1426_combout ),
	.datad(\rs_mem|s_memory~952_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1427_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1427 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1427 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1428 (
// Equation(s):
// \rs_mem|s_memory~1428_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~1425_combout )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~1427_combout )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~1425_combout ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~1427_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1428_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1428 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1428 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~920 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~920 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~920 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~792 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~792 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~792 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~664 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~664 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~664 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1429 (
// Equation(s):
// \rs_mem|s_memory~1429_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~792_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~664_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~792_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~664_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1429_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1429 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1429 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1048 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1048_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1048 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1048 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1430 (
// Equation(s):
// \rs_mem|s_memory~1430_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1429_combout  & ((\rs_mem|s_memory~1048_q ))) # (!\rs_mem|s_memory~1429_combout  & (\rs_mem|s_memory~920_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1429_combout ))))

	.dataa(\rs_mem|s_memory~920_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1429_combout ),
	.datad(\rs_mem|s_memory~1048_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1430_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1430 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1430 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1431 (
// Equation(s):
// \rs_mem|s_memory~1431_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1428_combout  & ((\rs_mem|s_memory~1430_combout ))) # (!\rs_mem|s_memory~1428_combout  & (\rs_mem|s_memory~1423_combout )))) # (!\readReg1[1]~input_o  & 
// (((\rs_mem|s_memory~1428_combout ))))

	.dataa(\rs_mem|s_memory~1423_combout ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1428_combout ),
	.datad(\rs_mem|s_memory~1430_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1431_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1431 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1431 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~376 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~376 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~376 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~344 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~344 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~344 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~312 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~312 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~312 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1432 (
// Equation(s):
// \rs_mem|s_memory~1432_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~344_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~312_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~344_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~312_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1432_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1432 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1432 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~408 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~408 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~408 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1433 (
// Equation(s):
// \rs_mem|s_memory~1433_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1432_combout  & ((\rs_mem|s_memory~408_q ))) # (!\rs_mem|s_memory~1432_combout  & (\rs_mem|s_memory~376_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1432_combout ))))

	.dataa(\rs_mem|s_memory~376_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1432_combout ),
	.datad(\rs_mem|s_memory~408_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1433_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1433 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1433 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~216 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~216 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~216 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~248 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~248 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~248 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~184 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~184 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~184 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1434 (
// Equation(s):
// \rs_mem|s_memory~1434_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~248_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~184_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~248_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~184_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1434_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1434 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1434 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~280 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~280 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~280 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1435 (
// Equation(s):
// \rs_mem|s_memory~1435_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1434_combout  & ((\rs_mem|s_memory~280_q ))) # (!\rs_mem|s_memory~1434_combout  & (\rs_mem|s_memory~216_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1434_combout ))))

	.dataa(\rs_mem|s_memory~216_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1434_combout ),
	.datad(\rs_mem|s_memory~280_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1435_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1435 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1435 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~120 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~120 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~120 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~88 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~88 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~88 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~56 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~56 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~56 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1436 (
// Equation(s):
// \rs_mem|s_memory~1436_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~88_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~56_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~88_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~56_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1436_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1436 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1436 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~152 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~152 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~152 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1437 (
// Equation(s):
// \rs_mem|s_memory~1437_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1436_combout  & ((\rs_mem|s_memory~152_q ))) # (!\rs_mem|s_memory~1436_combout  & (\rs_mem|s_memory~120_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1436_combout ))))

	.dataa(\rs_mem|s_memory~120_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1436_combout ),
	.datad(\rs_mem|s_memory~152_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1437_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1437 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1437 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1438 (
// Equation(s):
// \rs_mem|s_memory~1438_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~1435_combout )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~1437_combout )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~1435_combout ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~1437_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1438_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1438 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1438 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~472 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~472 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~472 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~504 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~504 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~504 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~440 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~440 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~440 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1439 (
// Equation(s):
// \rs_mem|s_memory~1439_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~504_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~440_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~504_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~440_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1439_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1439 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1439 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~536 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~536 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~536 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1440 (
// Equation(s):
// \rs_mem|s_memory~1440_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1439_combout  & ((\rs_mem|s_memory~536_q ))) # (!\rs_mem|s_memory~1439_combout  & (\rs_mem|s_memory~472_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1439_combout ))))

	.dataa(\rs_mem|s_memory~472_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1439_combout ),
	.datad(\rs_mem|s_memory~536_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1440_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1440 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1440 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1441 (
// Equation(s):
// \rs_mem|s_memory~1441_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1438_combout  & ((\rs_mem|s_memory~1440_combout ))) # (!\rs_mem|s_memory~1438_combout  & (\rs_mem|s_memory~1433_combout )))) # (!\readReg1[3]~input_o  & 
// (((\rs_mem|s_memory~1438_combout ))))

	.dataa(\rs_mem|s_memory~1433_combout ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1438_combout ),
	.datad(\rs_mem|s_memory~1440_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1441_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1441 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1441 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[18]~18 (
// Equation(s):
// \rs_mem|readData[18]~18_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1431_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1441_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1431_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1441_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[18]~18 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[19]~input (
	.i(writeData[19]),
	.ibar(gnd),
	.o(\writeData[19]~input_o ));
// synopsys translate_off
defparam \writeData[19]~input .bus_hold = "false";
defparam \writeData[19]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~729 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~729 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~729 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~857 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~857 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~857 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~601 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~601 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~601 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1442 (
// Equation(s):
// \rs_mem|s_memory~1442_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~857_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~601_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~857_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~601_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1442_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1442 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1442 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~985 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~985 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~985 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1443 (
// Equation(s):
// \rs_mem|s_memory~1443_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1442_combout  & ((\rs_mem|s_memory~985_q ))) # (!\rs_mem|s_memory~1442_combout  & (\rs_mem|s_memory~729_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1442_combout ))))

	.dataa(\rs_mem|s_memory~729_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1442_combout ),
	.datad(\rs_mem|s_memory~985_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1443_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1443 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1443 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~889 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~889 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~889 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~761 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~761 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~761 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~633 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~633 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~633 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1444 (
// Equation(s):
// \rs_mem|s_memory~1444_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~761_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~633_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~761_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~633_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1444_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1444 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1444 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1017 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1017 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1017 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1445 (
// Equation(s):
// \rs_mem|s_memory~1445_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1444_combout  & ((\rs_mem|s_memory~1017_q ))) # (!\rs_mem|s_memory~1444_combout  & (\rs_mem|s_memory~889_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1444_combout ))))

	.dataa(\rs_mem|s_memory~889_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1444_combout ),
	.datad(\rs_mem|s_memory~1017_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1445_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1445 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1445 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~825 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~825 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~825 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~697 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~697 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~697 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~569 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~569 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~569 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1446 (
// Equation(s):
// \rs_mem|s_memory~1446_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~697_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~569_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~697_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~569_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1446_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1446 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1446 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~953 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~953 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~953 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1447 (
// Equation(s):
// \rs_mem|s_memory~1447_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1446_combout  & ((\rs_mem|s_memory~953_q ))) # (!\rs_mem|s_memory~1446_combout  & (\rs_mem|s_memory~825_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1446_combout ))))

	.dataa(\rs_mem|s_memory~825_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1446_combout ),
	.datad(\rs_mem|s_memory~953_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1447_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1447 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1447 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1448 (
// Equation(s):
// \rs_mem|s_memory~1448_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~1445_combout )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~1447_combout )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~1445_combout ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~1447_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1448_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1448 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1448 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~793 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~793 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~793 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~921 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~921 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~921 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~665 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~665 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~665 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1449 (
// Equation(s):
// \rs_mem|s_memory~1449_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~921_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~665_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~921_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~665_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1449_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1449 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1449 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1049 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1049_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1049 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1049 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1450 (
// Equation(s):
// \rs_mem|s_memory~1450_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1449_combout  & ((\rs_mem|s_memory~1049_q ))) # (!\rs_mem|s_memory~1449_combout  & (\rs_mem|s_memory~793_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1449_combout ))))

	.dataa(\rs_mem|s_memory~793_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1449_combout ),
	.datad(\rs_mem|s_memory~1049_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1450_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1450 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1450 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1451 (
// Equation(s):
// \rs_mem|s_memory~1451_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1448_combout  & ((\rs_mem|s_memory~1450_combout ))) # (!\rs_mem|s_memory~1448_combout  & (\rs_mem|s_memory~1443_combout )))) # (!\readReg1[0]~input_o  & 
// (((\rs_mem|s_memory~1448_combout ))))

	.dataa(\rs_mem|s_memory~1443_combout ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1448_combout ),
	.datad(\rs_mem|s_memory~1450_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1451_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1451 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1451 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~249 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~249 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~249 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~217 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~217 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~217 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~185 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~185 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~185 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1452 (
// Equation(s):
// \rs_mem|s_memory~1452_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~217_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~185_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~217_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~185_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1452_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1452 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1452 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~281 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~281 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~281 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1453 (
// Equation(s):
// \rs_mem|s_memory~1453_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1452_combout  & ((\rs_mem|s_memory~281_q ))) # (!\rs_mem|s_memory~1452_combout  & (\rs_mem|s_memory~249_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1452_combout ))))

	.dataa(\rs_mem|s_memory~249_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1452_combout ),
	.datad(\rs_mem|s_memory~281_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1453_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1453 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1453 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~345 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~345 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~345 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~377 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~377 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~377 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~313 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~313 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~313 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1454 (
// Equation(s):
// \rs_mem|s_memory~1454_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~377_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~313_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~377_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~313_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1454_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1454 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1454 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~409 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~409 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~409 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1455 (
// Equation(s):
// \rs_mem|s_memory~1455_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1454_combout  & ((\rs_mem|s_memory~409_q ))) # (!\rs_mem|s_memory~1454_combout  & (\rs_mem|s_memory~345_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1454_combout ))))

	.dataa(\rs_mem|s_memory~345_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1454_combout ),
	.datad(\rs_mem|s_memory~409_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1455_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1455 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1455 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~89 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~89 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~89 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~121 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~121 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~121 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~57 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~57 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~57 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1456 (
// Equation(s):
// \rs_mem|s_memory~1456_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~121_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~57_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~121_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~57_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1456_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1456 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1456 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~153 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~153 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~153 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1457 (
// Equation(s):
// \rs_mem|s_memory~1457_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1456_combout  & ((\rs_mem|s_memory~153_q ))) # (!\rs_mem|s_memory~1456_combout  & (\rs_mem|s_memory~89_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1456_combout ))))

	.dataa(\rs_mem|s_memory~89_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1456_combout ),
	.datad(\rs_mem|s_memory~153_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1457_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1457 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1457 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1458 (
// Equation(s):
// \rs_mem|s_memory~1458_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~1455_combout )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~1457_combout )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~1455_combout ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~1457_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1458_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1458 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1458 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~505 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~505 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~505 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~473 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~473 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~473 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~441 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~441 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~441 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1459 (
// Equation(s):
// \rs_mem|s_memory~1459_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~473_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~441_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~473_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~441_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1459_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1459 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1459 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~537 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~537 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~537 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1460 (
// Equation(s):
// \rs_mem|s_memory~1460_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1459_combout  & ((\rs_mem|s_memory~537_q ))) # (!\rs_mem|s_memory~1459_combout  & (\rs_mem|s_memory~505_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1459_combout ))))

	.dataa(\rs_mem|s_memory~505_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1459_combout ),
	.datad(\rs_mem|s_memory~537_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1460_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1460 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1460 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1461 (
// Equation(s):
// \rs_mem|s_memory~1461_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1458_combout  & ((\rs_mem|s_memory~1460_combout ))) # (!\rs_mem|s_memory~1458_combout  & (\rs_mem|s_memory~1453_combout )))) # (!\readReg1[2]~input_o  & 
// (((\rs_mem|s_memory~1458_combout ))))

	.dataa(\rs_mem|s_memory~1453_combout ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1458_combout ),
	.datad(\rs_mem|s_memory~1460_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1461_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1461 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1461 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[19]~19 (
// Equation(s):
// \rs_mem|readData[19]~19_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1451_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1461_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1451_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1461_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[19]~19 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[20]~input (
	.i(writeData[20]),
	.ibar(gnd),
	.o(\writeData[20]~input_o ));
// synopsys translate_off
defparam \writeData[20]~input .bus_hold = "false";
defparam \writeData[20]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~762 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~762 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~762 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~890 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~890 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~890 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~634 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~634 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~634 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1462 (
// Equation(s):
// \rs_mem|s_memory~1462_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~890_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~634_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~890_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~634_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1462_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1462 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1462 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1018 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1018 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1018 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1463 (
// Equation(s):
// \rs_mem|s_memory~1463_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1462_combout  & ((\rs_mem|s_memory~1018_q ))) # (!\rs_mem|s_memory~1462_combout  & (\rs_mem|s_memory~762_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1462_combout ))))

	.dataa(\rs_mem|s_memory~762_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1462_combout ),
	.datad(\rs_mem|s_memory~1018_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1463_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1463 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1463 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~858 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~858 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~858 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~730 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~730 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~730 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~602 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~602 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~602 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1464 (
// Equation(s):
// \rs_mem|s_memory~1464_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~730_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~602_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~730_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~602_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1464_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1464 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1464 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~986 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~986 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~986 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1465 (
// Equation(s):
// \rs_mem|s_memory~1465_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1464_combout  & ((\rs_mem|s_memory~986_q ))) # (!\rs_mem|s_memory~1464_combout  & (\rs_mem|s_memory~858_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1464_combout ))))

	.dataa(\rs_mem|s_memory~858_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1464_combout ),
	.datad(\rs_mem|s_memory~986_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1465_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1465 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1465 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~698 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~698 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~698 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~826 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~826 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~826 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~570 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~570 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~570 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1466 (
// Equation(s):
// \rs_mem|s_memory~1466_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~826_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~570_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~826_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~570_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1466_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1466 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1466 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~954 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~954 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~954 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1467 (
// Equation(s):
// \rs_mem|s_memory~1467_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1466_combout  & ((\rs_mem|s_memory~954_q ))) # (!\rs_mem|s_memory~1466_combout  & (\rs_mem|s_memory~698_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1466_combout ))))

	.dataa(\rs_mem|s_memory~698_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1466_combout ),
	.datad(\rs_mem|s_memory~954_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1467_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1467 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1467 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1468 (
// Equation(s):
// \rs_mem|s_memory~1468_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~1465_combout )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~1467_combout )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~1465_combout ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~1467_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1468_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1468 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1468 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~922 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~922 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~922 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~794 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~794 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~794 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~666 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~666 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~666 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1469 (
// Equation(s):
// \rs_mem|s_memory~1469_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~794_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~666_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~794_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~666_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1469_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1469 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1469 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1050 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1050_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1050 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1050 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1470 (
// Equation(s):
// \rs_mem|s_memory~1470_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1469_combout  & ((\rs_mem|s_memory~1050_q ))) # (!\rs_mem|s_memory~1469_combout  & (\rs_mem|s_memory~922_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1469_combout ))))

	.dataa(\rs_mem|s_memory~922_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1469_combout ),
	.datad(\rs_mem|s_memory~1050_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1470_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1470 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1470 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1471 (
// Equation(s):
// \rs_mem|s_memory~1471_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1468_combout  & ((\rs_mem|s_memory~1470_combout ))) # (!\rs_mem|s_memory~1468_combout  & (\rs_mem|s_memory~1463_combout )))) # (!\readReg1[1]~input_o  & 
// (((\rs_mem|s_memory~1468_combout ))))

	.dataa(\rs_mem|s_memory~1463_combout ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1468_combout ),
	.datad(\rs_mem|s_memory~1470_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1471_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1471 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1471 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~378 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~378 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~378 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~346 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~346 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~346 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~314 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~314 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~314 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1472 (
// Equation(s):
// \rs_mem|s_memory~1472_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~346_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~314_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~346_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~314_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1472_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1472 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1472 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~410 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~410 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~410 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1473 (
// Equation(s):
// \rs_mem|s_memory~1473_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1472_combout  & ((\rs_mem|s_memory~410_q ))) # (!\rs_mem|s_memory~1472_combout  & (\rs_mem|s_memory~378_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1472_combout ))))

	.dataa(\rs_mem|s_memory~378_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1472_combout ),
	.datad(\rs_mem|s_memory~410_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1473_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1473 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1473 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~218 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~218 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~218 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~250 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~250 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~250 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~186 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~186 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~186 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1474 (
// Equation(s):
// \rs_mem|s_memory~1474_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~250_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~186_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~250_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~186_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1474_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1474 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1474 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~282 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~282 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~282 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1475 (
// Equation(s):
// \rs_mem|s_memory~1475_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1474_combout  & ((\rs_mem|s_memory~282_q ))) # (!\rs_mem|s_memory~1474_combout  & (\rs_mem|s_memory~218_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1474_combout ))))

	.dataa(\rs_mem|s_memory~218_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1474_combout ),
	.datad(\rs_mem|s_memory~282_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1475_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1475 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1475 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~122 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~122 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~122 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~90 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~90 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~90 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~58 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~58 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~58 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1476 (
// Equation(s):
// \rs_mem|s_memory~1476_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~90_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~58_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~90_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~58_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1476_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1476 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1476 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~154 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~154 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~154 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1477 (
// Equation(s):
// \rs_mem|s_memory~1477_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1476_combout  & ((\rs_mem|s_memory~154_q ))) # (!\rs_mem|s_memory~1476_combout  & (\rs_mem|s_memory~122_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1476_combout ))))

	.dataa(\rs_mem|s_memory~122_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1476_combout ),
	.datad(\rs_mem|s_memory~154_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1477_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1477 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1477 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1478 (
// Equation(s):
// \rs_mem|s_memory~1478_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~1475_combout )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~1477_combout )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~1475_combout ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~1477_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1478_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1478 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1478 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~474 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~474 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~474 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~506 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~506 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~506 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~442 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~442 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~442 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1479 (
// Equation(s):
// \rs_mem|s_memory~1479_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~506_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~442_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~506_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~442_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1479_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1479 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1479 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~538 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~538 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~538 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1480 (
// Equation(s):
// \rs_mem|s_memory~1480_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1479_combout  & ((\rs_mem|s_memory~538_q ))) # (!\rs_mem|s_memory~1479_combout  & (\rs_mem|s_memory~474_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1479_combout ))))

	.dataa(\rs_mem|s_memory~474_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1479_combout ),
	.datad(\rs_mem|s_memory~538_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1480_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1480 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1480 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1481 (
// Equation(s):
// \rs_mem|s_memory~1481_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1478_combout  & ((\rs_mem|s_memory~1480_combout ))) # (!\rs_mem|s_memory~1478_combout  & (\rs_mem|s_memory~1473_combout )))) # (!\readReg1[3]~input_o  & 
// (((\rs_mem|s_memory~1478_combout ))))

	.dataa(\rs_mem|s_memory~1473_combout ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1478_combout ),
	.datad(\rs_mem|s_memory~1480_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1481_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1481 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1481 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[20]~20 (
// Equation(s):
// \rs_mem|readData[20]~20_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1471_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1481_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1471_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1481_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[20]~20 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[21]~input (
	.i(writeData[21]),
	.ibar(gnd),
	.o(\writeData[21]~input_o ));
// synopsys translate_off
defparam \writeData[21]~input .bus_hold = "false";
defparam \writeData[21]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~731 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~731 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~731 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~859 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~859 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~859 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~603 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~603 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~603 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1482 (
// Equation(s):
// \rs_mem|s_memory~1482_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~859_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~603_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~859_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~603_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1482_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1482 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1482 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~987 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~987 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~987 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1483 (
// Equation(s):
// \rs_mem|s_memory~1483_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1482_combout  & ((\rs_mem|s_memory~987_q ))) # (!\rs_mem|s_memory~1482_combout  & (\rs_mem|s_memory~731_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1482_combout ))))

	.dataa(\rs_mem|s_memory~731_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1482_combout ),
	.datad(\rs_mem|s_memory~987_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1483_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1483 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1483 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~891 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~891 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~891 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~763 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~763 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~763 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~635 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~635 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~635 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1484 (
// Equation(s):
// \rs_mem|s_memory~1484_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~763_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~635_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~763_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~635_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1484_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1484 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1484 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1019 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1019 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1019 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1485 (
// Equation(s):
// \rs_mem|s_memory~1485_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1484_combout  & ((\rs_mem|s_memory~1019_q ))) # (!\rs_mem|s_memory~1484_combout  & (\rs_mem|s_memory~891_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1484_combout ))))

	.dataa(\rs_mem|s_memory~891_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1484_combout ),
	.datad(\rs_mem|s_memory~1019_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1485_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1485 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1485 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~827 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~827 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~827 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~699 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~699 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~699 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~571 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~571 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~571 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1486 (
// Equation(s):
// \rs_mem|s_memory~1486_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~699_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~571_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~699_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~571_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1486_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1486 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1486 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~955 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~955 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~955 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1487 (
// Equation(s):
// \rs_mem|s_memory~1487_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1486_combout  & ((\rs_mem|s_memory~955_q ))) # (!\rs_mem|s_memory~1486_combout  & (\rs_mem|s_memory~827_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1486_combout ))))

	.dataa(\rs_mem|s_memory~827_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1486_combout ),
	.datad(\rs_mem|s_memory~955_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1487_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1487 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1487 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1488 (
// Equation(s):
// \rs_mem|s_memory~1488_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~1485_combout )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~1487_combout )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~1485_combout ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~1487_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1488_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1488 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1488 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~795 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~795 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~795 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~923 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~923 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~923 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~667 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~667 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~667 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1489 (
// Equation(s):
// \rs_mem|s_memory~1489_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~923_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~667_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~923_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~667_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1489_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1489 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1489 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1051 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1051_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1051 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1051 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1490 (
// Equation(s):
// \rs_mem|s_memory~1490_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1489_combout  & ((\rs_mem|s_memory~1051_q ))) # (!\rs_mem|s_memory~1489_combout  & (\rs_mem|s_memory~795_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1489_combout ))))

	.dataa(\rs_mem|s_memory~795_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1489_combout ),
	.datad(\rs_mem|s_memory~1051_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1490_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1490 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1490 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1491 (
// Equation(s):
// \rs_mem|s_memory~1491_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1488_combout  & ((\rs_mem|s_memory~1490_combout ))) # (!\rs_mem|s_memory~1488_combout  & (\rs_mem|s_memory~1483_combout )))) # (!\readReg1[0]~input_o  & 
// (((\rs_mem|s_memory~1488_combout ))))

	.dataa(\rs_mem|s_memory~1483_combout ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1488_combout ),
	.datad(\rs_mem|s_memory~1490_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1491_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1491 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1491 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~251 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~251 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~251 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~219 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~219 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~219 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~187 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~187 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~187 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1492 (
// Equation(s):
// \rs_mem|s_memory~1492_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~219_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~187_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~219_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~187_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1492_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1492 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1492 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~283 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~283 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~283 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1493 (
// Equation(s):
// \rs_mem|s_memory~1493_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1492_combout  & ((\rs_mem|s_memory~283_q ))) # (!\rs_mem|s_memory~1492_combout  & (\rs_mem|s_memory~251_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1492_combout ))))

	.dataa(\rs_mem|s_memory~251_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1492_combout ),
	.datad(\rs_mem|s_memory~283_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1493_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1493 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1493 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~347 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~347 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~347 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~379 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~379 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~379 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~315 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~315 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~315 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1494 (
// Equation(s):
// \rs_mem|s_memory~1494_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~379_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~315_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~379_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~315_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1494_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1494 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1494 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~411 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~411 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~411 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1495 (
// Equation(s):
// \rs_mem|s_memory~1495_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1494_combout  & ((\rs_mem|s_memory~411_q ))) # (!\rs_mem|s_memory~1494_combout  & (\rs_mem|s_memory~347_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1494_combout ))))

	.dataa(\rs_mem|s_memory~347_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1494_combout ),
	.datad(\rs_mem|s_memory~411_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1495_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1495 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1495 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~91 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~91 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~91 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~123 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~123 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~123 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~59 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~59 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~59 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1496 (
// Equation(s):
// \rs_mem|s_memory~1496_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~123_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~59_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~123_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~59_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1496_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1496 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1496 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~155 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~155 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~155 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1497 (
// Equation(s):
// \rs_mem|s_memory~1497_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1496_combout  & ((\rs_mem|s_memory~155_q ))) # (!\rs_mem|s_memory~1496_combout  & (\rs_mem|s_memory~91_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1496_combout ))))

	.dataa(\rs_mem|s_memory~91_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1496_combout ),
	.datad(\rs_mem|s_memory~155_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1497_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1497 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1497 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1498 (
// Equation(s):
// \rs_mem|s_memory~1498_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~1495_combout )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~1497_combout )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~1495_combout ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~1497_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1498_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1498 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1498 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~507 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~507 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~507 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~475 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~475 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~475 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~443 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~443 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~443 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1499 (
// Equation(s):
// \rs_mem|s_memory~1499_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~475_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~443_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~475_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~443_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1499_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1499 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1499 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~539 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~539 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~539 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1500 (
// Equation(s):
// \rs_mem|s_memory~1500_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1499_combout  & ((\rs_mem|s_memory~539_q ))) # (!\rs_mem|s_memory~1499_combout  & (\rs_mem|s_memory~507_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1499_combout ))))

	.dataa(\rs_mem|s_memory~507_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1499_combout ),
	.datad(\rs_mem|s_memory~539_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1500_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1500 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1500 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1501 (
// Equation(s):
// \rs_mem|s_memory~1501_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1498_combout  & ((\rs_mem|s_memory~1500_combout ))) # (!\rs_mem|s_memory~1498_combout  & (\rs_mem|s_memory~1493_combout )))) # (!\readReg1[2]~input_o  & 
// (((\rs_mem|s_memory~1498_combout ))))

	.dataa(\rs_mem|s_memory~1493_combout ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1498_combout ),
	.datad(\rs_mem|s_memory~1500_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1501_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1501 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1501 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[21]~21 (
// Equation(s):
// \rs_mem|readData[21]~21_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1491_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1501_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1491_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1501_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[21]~21 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[22]~input (
	.i(writeData[22]),
	.ibar(gnd),
	.o(\writeData[22]~input_o ));
// synopsys translate_off
defparam \writeData[22]~input .bus_hold = "false";
defparam \writeData[22]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~764 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~764 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~764 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~892 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~892 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~892 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~636 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~636 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~636 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1502 (
// Equation(s):
// \rs_mem|s_memory~1502_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~892_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~636_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~892_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~636_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1502_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1502 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1502 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1020 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1020 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1020 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1503 (
// Equation(s):
// \rs_mem|s_memory~1503_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1502_combout  & ((\rs_mem|s_memory~1020_q ))) # (!\rs_mem|s_memory~1502_combout  & (\rs_mem|s_memory~764_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1502_combout ))))

	.dataa(\rs_mem|s_memory~764_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1502_combout ),
	.datad(\rs_mem|s_memory~1020_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1503_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1503 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1503 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~860 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~860 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~860 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~732 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~732 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~732 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~604 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~604 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~604 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1504 (
// Equation(s):
// \rs_mem|s_memory~1504_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~732_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~604_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~732_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~604_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1504_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1504 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1504 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~988 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~988 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~988 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1505 (
// Equation(s):
// \rs_mem|s_memory~1505_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1504_combout  & ((\rs_mem|s_memory~988_q ))) # (!\rs_mem|s_memory~1504_combout  & (\rs_mem|s_memory~860_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1504_combout ))))

	.dataa(\rs_mem|s_memory~860_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1504_combout ),
	.datad(\rs_mem|s_memory~988_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1505_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1505 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1505 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~700 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~700 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~700 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~828 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~828 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~828 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~572 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~572 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~572 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1506 (
// Equation(s):
// \rs_mem|s_memory~1506_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~828_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~572_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~828_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~572_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1506_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1506 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1506 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~956 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~956 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~956 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1507 (
// Equation(s):
// \rs_mem|s_memory~1507_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1506_combout  & ((\rs_mem|s_memory~956_q ))) # (!\rs_mem|s_memory~1506_combout  & (\rs_mem|s_memory~700_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1506_combout ))))

	.dataa(\rs_mem|s_memory~700_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1506_combout ),
	.datad(\rs_mem|s_memory~956_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1507_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1507 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1507 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1508 (
// Equation(s):
// \rs_mem|s_memory~1508_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~1505_combout )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~1507_combout )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~1505_combout ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~1507_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1508_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1508 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1508 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~924 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~924 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~924 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~796 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~796 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~796 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~668 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~668 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~668 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1509 (
// Equation(s):
// \rs_mem|s_memory~1509_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~796_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~668_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~796_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~668_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1509_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1509 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1509 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1052 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1052_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1052 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1052 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1510 (
// Equation(s):
// \rs_mem|s_memory~1510_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1509_combout  & ((\rs_mem|s_memory~1052_q ))) # (!\rs_mem|s_memory~1509_combout  & (\rs_mem|s_memory~924_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1509_combout ))))

	.dataa(\rs_mem|s_memory~924_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1509_combout ),
	.datad(\rs_mem|s_memory~1052_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1510_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1510 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1510 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1511 (
// Equation(s):
// \rs_mem|s_memory~1511_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1508_combout  & ((\rs_mem|s_memory~1510_combout ))) # (!\rs_mem|s_memory~1508_combout  & (\rs_mem|s_memory~1503_combout )))) # (!\readReg1[1]~input_o  & 
// (((\rs_mem|s_memory~1508_combout ))))

	.dataa(\rs_mem|s_memory~1503_combout ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1508_combout ),
	.datad(\rs_mem|s_memory~1510_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1511_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1511 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1511 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~380 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~380 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~380 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~348 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~348 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~348 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~316 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~316 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~316 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1512 (
// Equation(s):
// \rs_mem|s_memory~1512_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~348_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~316_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~348_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~316_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1512_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1512 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1512 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~412 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~412 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~412 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1513 (
// Equation(s):
// \rs_mem|s_memory~1513_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1512_combout  & ((\rs_mem|s_memory~412_q ))) # (!\rs_mem|s_memory~1512_combout  & (\rs_mem|s_memory~380_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1512_combout ))))

	.dataa(\rs_mem|s_memory~380_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1512_combout ),
	.datad(\rs_mem|s_memory~412_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1513_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1513 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1513 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~220 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~220 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~220 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~252 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~252 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~252 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~188 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~188 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~188 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1514 (
// Equation(s):
// \rs_mem|s_memory~1514_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~252_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~188_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~252_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~188_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1514_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1514 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1514 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~284 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~284 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~284 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1515 (
// Equation(s):
// \rs_mem|s_memory~1515_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1514_combout  & ((\rs_mem|s_memory~284_q ))) # (!\rs_mem|s_memory~1514_combout  & (\rs_mem|s_memory~220_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1514_combout ))))

	.dataa(\rs_mem|s_memory~220_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1514_combout ),
	.datad(\rs_mem|s_memory~284_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1515_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1515 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1515 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~124 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~124 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~124 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~92 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~92 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~92 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~60 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~60 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~60 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1516 (
// Equation(s):
// \rs_mem|s_memory~1516_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~92_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~60_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~92_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~60_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1516_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1516 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1516 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~156 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~156 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~156 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1517 (
// Equation(s):
// \rs_mem|s_memory~1517_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1516_combout  & ((\rs_mem|s_memory~156_q ))) # (!\rs_mem|s_memory~1516_combout  & (\rs_mem|s_memory~124_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1516_combout ))))

	.dataa(\rs_mem|s_memory~124_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1516_combout ),
	.datad(\rs_mem|s_memory~156_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1517_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1517 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1517 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1518 (
// Equation(s):
// \rs_mem|s_memory~1518_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~1515_combout )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~1517_combout )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~1515_combout ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~1517_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1518_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1518 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1518 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~476 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~476 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~476 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~508 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~508 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~508 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~444 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~444 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~444 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1519 (
// Equation(s):
// \rs_mem|s_memory~1519_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~508_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~444_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~508_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~444_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1519_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1519 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1519 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~540 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~540 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~540 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1520 (
// Equation(s):
// \rs_mem|s_memory~1520_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1519_combout  & ((\rs_mem|s_memory~540_q ))) # (!\rs_mem|s_memory~1519_combout  & (\rs_mem|s_memory~476_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1519_combout ))))

	.dataa(\rs_mem|s_memory~476_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1519_combout ),
	.datad(\rs_mem|s_memory~540_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1520_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1520 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1520 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1521 (
// Equation(s):
// \rs_mem|s_memory~1521_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1518_combout  & ((\rs_mem|s_memory~1520_combout ))) # (!\rs_mem|s_memory~1518_combout  & (\rs_mem|s_memory~1513_combout )))) # (!\readReg1[3]~input_o  & 
// (((\rs_mem|s_memory~1518_combout ))))

	.dataa(\rs_mem|s_memory~1513_combout ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1518_combout ),
	.datad(\rs_mem|s_memory~1520_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1521_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1521 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1521 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[22]~22 (
// Equation(s):
// \rs_mem|readData[22]~22_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1511_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1521_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1511_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1521_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[22]~22 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[23]~input (
	.i(writeData[23]),
	.ibar(gnd),
	.o(\writeData[23]~input_o ));
// synopsys translate_off
defparam \writeData[23]~input .bus_hold = "false";
defparam \writeData[23]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~733 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~733 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~733 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~861 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~861 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~861 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~605 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~605 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~605 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1522 (
// Equation(s):
// \rs_mem|s_memory~1522_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~861_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~605_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~861_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~605_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1522_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1522 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1522 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~989 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~989 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~989 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1523 (
// Equation(s):
// \rs_mem|s_memory~1523_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1522_combout  & ((\rs_mem|s_memory~989_q ))) # (!\rs_mem|s_memory~1522_combout  & (\rs_mem|s_memory~733_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1522_combout ))))

	.dataa(\rs_mem|s_memory~733_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1522_combout ),
	.datad(\rs_mem|s_memory~989_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1523_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1523 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1523 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~893 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~893 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~893 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~765 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~765 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~765 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~637 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~637 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~637 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1524 (
// Equation(s):
// \rs_mem|s_memory~1524_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~765_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~637_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~765_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~637_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1524_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1524 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1524 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1021 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1021 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1021 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1525 (
// Equation(s):
// \rs_mem|s_memory~1525_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1524_combout  & ((\rs_mem|s_memory~1021_q ))) # (!\rs_mem|s_memory~1524_combout  & (\rs_mem|s_memory~893_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1524_combout ))))

	.dataa(\rs_mem|s_memory~893_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1524_combout ),
	.datad(\rs_mem|s_memory~1021_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1525_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1525 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1525 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~829 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~829 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~829 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~701 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~701 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~701 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~573 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~573 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~573 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1526 (
// Equation(s):
// \rs_mem|s_memory~1526_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~701_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~573_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~701_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~573_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1526_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1526 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1526 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~957 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~957 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~957 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1527 (
// Equation(s):
// \rs_mem|s_memory~1527_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1526_combout  & ((\rs_mem|s_memory~957_q ))) # (!\rs_mem|s_memory~1526_combout  & (\rs_mem|s_memory~829_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1526_combout ))))

	.dataa(\rs_mem|s_memory~829_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1526_combout ),
	.datad(\rs_mem|s_memory~957_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1527_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1527 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1527 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1528 (
// Equation(s):
// \rs_mem|s_memory~1528_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~1525_combout )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~1527_combout )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~1525_combout ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~1527_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1528_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1528 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1528 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~797 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~797 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~797 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~925 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~925 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~925 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~669 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~669 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~669 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1529 (
// Equation(s):
// \rs_mem|s_memory~1529_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~925_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~669_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~925_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~669_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1529_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1529 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1529 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1053 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1053_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1053 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1053 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1530 (
// Equation(s):
// \rs_mem|s_memory~1530_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1529_combout  & ((\rs_mem|s_memory~1053_q ))) # (!\rs_mem|s_memory~1529_combout  & (\rs_mem|s_memory~797_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1529_combout ))))

	.dataa(\rs_mem|s_memory~797_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1529_combout ),
	.datad(\rs_mem|s_memory~1053_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1530_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1530 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1530 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1531 (
// Equation(s):
// \rs_mem|s_memory~1531_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1528_combout  & ((\rs_mem|s_memory~1530_combout ))) # (!\rs_mem|s_memory~1528_combout  & (\rs_mem|s_memory~1523_combout )))) # (!\readReg1[0]~input_o  & 
// (((\rs_mem|s_memory~1528_combout ))))

	.dataa(\rs_mem|s_memory~1523_combout ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1528_combout ),
	.datad(\rs_mem|s_memory~1530_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1531_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1531 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1531 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~253 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~253 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~253 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~221 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~221 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~221 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~189 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~189 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~189 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1532 (
// Equation(s):
// \rs_mem|s_memory~1532_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~221_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~189_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~221_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~189_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1532_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1532 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1532 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~285 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~285 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~285 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1533 (
// Equation(s):
// \rs_mem|s_memory~1533_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1532_combout  & ((\rs_mem|s_memory~285_q ))) # (!\rs_mem|s_memory~1532_combout  & (\rs_mem|s_memory~253_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1532_combout ))))

	.dataa(\rs_mem|s_memory~253_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1532_combout ),
	.datad(\rs_mem|s_memory~285_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1533_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1533 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1533 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~349 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~349 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~349 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~381 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~381 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~381 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~317 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~317 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~317 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1534 (
// Equation(s):
// \rs_mem|s_memory~1534_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~381_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~317_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~381_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~317_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1534_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1534 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1534 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~413 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~413 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~413 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1535 (
// Equation(s):
// \rs_mem|s_memory~1535_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1534_combout  & ((\rs_mem|s_memory~413_q ))) # (!\rs_mem|s_memory~1534_combout  & (\rs_mem|s_memory~349_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1534_combout ))))

	.dataa(\rs_mem|s_memory~349_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1534_combout ),
	.datad(\rs_mem|s_memory~413_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1535_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1535 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1535 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~93 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~93 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~93 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~125 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~125 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~125 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~61 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~61 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~61 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1536 (
// Equation(s):
// \rs_mem|s_memory~1536_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~125_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~61_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~125_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~61_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1536_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1536 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1536 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~157 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~157 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~157 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1537 (
// Equation(s):
// \rs_mem|s_memory~1537_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1536_combout  & ((\rs_mem|s_memory~157_q ))) # (!\rs_mem|s_memory~1536_combout  & (\rs_mem|s_memory~93_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1536_combout ))))

	.dataa(\rs_mem|s_memory~93_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1536_combout ),
	.datad(\rs_mem|s_memory~157_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1537_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1537 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1537 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1538 (
// Equation(s):
// \rs_mem|s_memory~1538_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~1535_combout )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~1537_combout )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~1535_combout ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~1537_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1538_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1538 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1538 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~509 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~509 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~509 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~477 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~477 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~477 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~445 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~445 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~445 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1539 (
// Equation(s):
// \rs_mem|s_memory~1539_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~477_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~445_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~477_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~445_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1539_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1539 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1539 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~541 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~541 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~541 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1540 (
// Equation(s):
// \rs_mem|s_memory~1540_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1539_combout  & ((\rs_mem|s_memory~541_q ))) # (!\rs_mem|s_memory~1539_combout  & (\rs_mem|s_memory~509_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1539_combout ))))

	.dataa(\rs_mem|s_memory~509_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1539_combout ),
	.datad(\rs_mem|s_memory~541_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1540_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1540 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1540 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1541 (
// Equation(s):
// \rs_mem|s_memory~1541_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1538_combout  & ((\rs_mem|s_memory~1540_combout ))) # (!\rs_mem|s_memory~1538_combout  & (\rs_mem|s_memory~1533_combout )))) # (!\readReg1[2]~input_o  & 
// (((\rs_mem|s_memory~1538_combout ))))

	.dataa(\rs_mem|s_memory~1533_combout ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1538_combout ),
	.datad(\rs_mem|s_memory~1540_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1541_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1541 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1541 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[23]~23 (
// Equation(s):
// \rs_mem|readData[23]~23_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1531_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1541_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1531_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1541_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[23]~23 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[24]~input (
	.i(writeData[24]),
	.ibar(gnd),
	.o(\writeData[24]~input_o ));
// synopsys translate_off
defparam \writeData[24]~input .bus_hold = "false";
defparam \writeData[24]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~766 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~766 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~766 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~894 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~894 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~894 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~638 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~638 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~638 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1542 (
// Equation(s):
// \rs_mem|s_memory~1542_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~894_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~638_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~894_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~638_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1542_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1542 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1542 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1022 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1022 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1022 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1543 (
// Equation(s):
// \rs_mem|s_memory~1543_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1542_combout  & ((\rs_mem|s_memory~1022_q ))) # (!\rs_mem|s_memory~1542_combout  & (\rs_mem|s_memory~766_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1542_combout ))))

	.dataa(\rs_mem|s_memory~766_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1542_combout ),
	.datad(\rs_mem|s_memory~1022_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1543_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1543 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1543 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~862 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~862 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~862 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~734 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~734 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~734 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~606 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~606 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~606 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1544 (
// Equation(s):
// \rs_mem|s_memory~1544_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~734_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~606_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~734_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~606_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1544_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1544 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1544 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~990 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~990 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~990 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1545 (
// Equation(s):
// \rs_mem|s_memory~1545_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1544_combout  & ((\rs_mem|s_memory~990_q ))) # (!\rs_mem|s_memory~1544_combout  & (\rs_mem|s_memory~862_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1544_combout ))))

	.dataa(\rs_mem|s_memory~862_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1544_combout ),
	.datad(\rs_mem|s_memory~990_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1545_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1545 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1545 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~702 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~702 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~702 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~830 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~830 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~830 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~574 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~574 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~574 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1546 (
// Equation(s):
// \rs_mem|s_memory~1546_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~830_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~574_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~830_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~574_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1546_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1546 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1546 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~958 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~958 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~958 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1547 (
// Equation(s):
// \rs_mem|s_memory~1547_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1546_combout  & ((\rs_mem|s_memory~958_q ))) # (!\rs_mem|s_memory~1546_combout  & (\rs_mem|s_memory~702_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1546_combout ))))

	.dataa(\rs_mem|s_memory~702_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1546_combout ),
	.datad(\rs_mem|s_memory~958_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1547_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1547 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1547 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1548 (
// Equation(s):
// \rs_mem|s_memory~1548_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~1545_combout )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~1547_combout )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~1545_combout ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~1547_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1548_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1548 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1548 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~926 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~926 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~926 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~798 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~798 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~798 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~670 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~670 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~670 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1549 (
// Equation(s):
// \rs_mem|s_memory~1549_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~798_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~670_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~798_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~670_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1549_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1549 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1549 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1054 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1054_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1054 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1054 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1550 (
// Equation(s):
// \rs_mem|s_memory~1550_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1549_combout  & ((\rs_mem|s_memory~1054_q ))) # (!\rs_mem|s_memory~1549_combout  & (\rs_mem|s_memory~926_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1549_combout ))))

	.dataa(\rs_mem|s_memory~926_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1549_combout ),
	.datad(\rs_mem|s_memory~1054_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1550_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1550 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1550 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1551 (
// Equation(s):
// \rs_mem|s_memory~1551_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1548_combout  & ((\rs_mem|s_memory~1550_combout ))) # (!\rs_mem|s_memory~1548_combout  & (\rs_mem|s_memory~1543_combout )))) # (!\readReg1[1]~input_o  & 
// (((\rs_mem|s_memory~1548_combout ))))

	.dataa(\rs_mem|s_memory~1543_combout ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1548_combout ),
	.datad(\rs_mem|s_memory~1550_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1551_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1551 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1551 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~382 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~382 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~382 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~350 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~350 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~350 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~318 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~318 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~318 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1552 (
// Equation(s):
// \rs_mem|s_memory~1552_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~350_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~318_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~350_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~318_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1552_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1552 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1552 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~414 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~414 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~414 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1553 (
// Equation(s):
// \rs_mem|s_memory~1553_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1552_combout  & ((\rs_mem|s_memory~414_q ))) # (!\rs_mem|s_memory~1552_combout  & (\rs_mem|s_memory~382_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1552_combout ))))

	.dataa(\rs_mem|s_memory~382_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1552_combout ),
	.datad(\rs_mem|s_memory~414_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1553_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1553 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1553 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~222 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~222 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~222 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~254 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~254 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~254 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~190 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~190 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~190 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1554 (
// Equation(s):
// \rs_mem|s_memory~1554_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~254_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~190_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~254_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~190_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1554_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1554 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1554 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~286 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~286 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~286 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1555 (
// Equation(s):
// \rs_mem|s_memory~1555_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1554_combout  & ((\rs_mem|s_memory~286_q ))) # (!\rs_mem|s_memory~1554_combout  & (\rs_mem|s_memory~222_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1554_combout ))))

	.dataa(\rs_mem|s_memory~222_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1554_combout ),
	.datad(\rs_mem|s_memory~286_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1555_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1555 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1555 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~126 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~126 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~126 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~94 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~94 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~94 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~62 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~62 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~62 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1556 (
// Equation(s):
// \rs_mem|s_memory~1556_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~94_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~62_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~94_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~62_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1556_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1556 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1556 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~158 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~158 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~158 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1557 (
// Equation(s):
// \rs_mem|s_memory~1557_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1556_combout  & ((\rs_mem|s_memory~158_q ))) # (!\rs_mem|s_memory~1556_combout  & (\rs_mem|s_memory~126_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1556_combout ))))

	.dataa(\rs_mem|s_memory~126_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1556_combout ),
	.datad(\rs_mem|s_memory~158_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1557_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1557 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1557 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1558 (
// Equation(s):
// \rs_mem|s_memory~1558_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~1555_combout )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~1557_combout )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~1555_combout ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~1557_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1558_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1558 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1558 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~478 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~478 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~478 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~510 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~510 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~510 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~446 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~446 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~446 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1559 (
// Equation(s):
// \rs_mem|s_memory~1559_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~510_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~446_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~510_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~446_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1559_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1559 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1559 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~542 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~542 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~542 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1560 (
// Equation(s):
// \rs_mem|s_memory~1560_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1559_combout  & ((\rs_mem|s_memory~542_q ))) # (!\rs_mem|s_memory~1559_combout  & (\rs_mem|s_memory~478_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1559_combout ))))

	.dataa(\rs_mem|s_memory~478_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1559_combout ),
	.datad(\rs_mem|s_memory~542_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1560_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1560 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1560 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1561 (
// Equation(s):
// \rs_mem|s_memory~1561_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1558_combout  & ((\rs_mem|s_memory~1560_combout ))) # (!\rs_mem|s_memory~1558_combout  & (\rs_mem|s_memory~1553_combout )))) # (!\readReg1[3]~input_o  & 
// (((\rs_mem|s_memory~1558_combout ))))

	.dataa(\rs_mem|s_memory~1553_combout ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1558_combout ),
	.datad(\rs_mem|s_memory~1560_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1561_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1561 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1561 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[24]~24 (
// Equation(s):
// \rs_mem|readData[24]~24_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1551_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1561_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1551_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1561_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[24]~24 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[25]~input (
	.i(writeData[25]),
	.ibar(gnd),
	.o(\writeData[25]~input_o ));
// synopsys translate_off
defparam \writeData[25]~input .bus_hold = "false";
defparam \writeData[25]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~735 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~735 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~735 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~863 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~863 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~863 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~607 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~607 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~607 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1562 (
// Equation(s):
// \rs_mem|s_memory~1562_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~863_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~607_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~863_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~607_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1562_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1562 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1562 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~991 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~991 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~991 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1563 (
// Equation(s):
// \rs_mem|s_memory~1563_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1562_combout  & ((\rs_mem|s_memory~991_q ))) # (!\rs_mem|s_memory~1562_combout  & (\rs_mem|s_memory~735_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1562_combout ))))

	.dataa(\rs_mem|s_memory~735_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1562_combout ),
	.datad(\rs_mem|s_memory~991_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1563_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1563 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1563 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~895 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~895 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~895 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~767 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~767 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~767 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~639 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~639 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~639 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1564 (
// Equation(s):
// \rs_mem|s_memory~1564_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~767_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~639_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~767_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~639_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1564_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1564 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1564 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1023 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1023 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1023 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1565 (
// Equation(s):
// \rs_mem|s_memory~1565_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1564_combout  & ((\rs_mem|s_memory~1023_q ))) # (!\rs_mem|s_memory~1564_combout  & (\rs_mem|s_memory~895_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1564_combout ))))

	.dataa(\rs_mem|s_memory~895_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1564_combout ),
	.datad(\rs_mem|s_memory~1023_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1565_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1565 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1565 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~831 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~831 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~831 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~703 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~703 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~703 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~575 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~575 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~575 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1566 (
// Equation(s):
// \rs_mem|s_memory~1566_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~703_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~575_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~703_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~575_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1566_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1566 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1566 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~959 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~959 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~959 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1567 (
// Equation(s):
// \rs_mem|s_memory~1567_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1566_combout  & ((\rs_mem|s_memory~959_q ))) # (!\rs_mem|s_memory~1566_combout  & (\rs_mem|s_memory~831_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1566_combout ))))

	.dataa(\rs_mem|s_memory~831_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1566_combout ),
	.datad(\rs_mem|s_memory~959_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1567_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1567 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1567 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1568 (
// Equation(s):
// \rs_mem|s_memory~1568_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~1565_combout )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~1567_combout )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~1565_combout ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~1567_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1568_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1568 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1568 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~799 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~799 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~799 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~927 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~927 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~927 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~671 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~671 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~671 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1569 (
// Equation(s):
// \rs_mem|s_memory~1569_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~927_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~671_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~927_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~671_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1569_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1569 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1569 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1055 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1055_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1055 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1055 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1570 (
// Equation(s):
// \rs_mem|s_memory~1570_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1569_combout  & ((\rs_mem|s_memory~1055_q ))) # (!\rs_mem|s_memory~1569_combout  & (\rs_mem|s_memory~799_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1569_combout ))))

	.dataa(\rs_mem|s_memory~799_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1569_combout ),
	.datad(\rs_mem|s_memory~1055_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1570_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1570 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1570 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1571 (
// Equation(s):
// \rs_mem|s_memory~1571_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1568_combout  & ((\rs_mem|s_memory~1570_combout ))) # (!\rs_mem|s_memory~1568_combout  & (\rs_mem|s_memory~1563_combout )))) # (!\readReg1[0]~input_o  & 
// (((\rs_mem|s_memory~1568_combout ))))

	.dataa(\rs_mem|s_memory~1563_combout ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1568_combout ),
	.datad(\rs_mem|s_memory~1570_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1571_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1571 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1571 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~255 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~255 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~255 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~223 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~223 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~223 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~191 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~191 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~191 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1572 (
// Equation(s):
// \rs_mem|s_memory~1572_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~223_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~191_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~223_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~191_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1572_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1572 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1572 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~287 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~287 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~287 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1573 (
// Equation(s):
// \rs_mem|s_memory~1573_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1572_combout  & ((\rs_mem|s_memory~287_q ))) # (!\rs_mem|s_memory~1572_combout  & (\rs_mem|s_memory~255_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1572_combout ))))

	.dataa(\rs_mem|s_memory~255_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1572_combout ),
	.datad(\rs_mem|s_memory~287_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1573_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1573 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1573 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~351 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~351 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~351 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~383 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~383 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~383 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~319 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~319 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~319 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1574 (
// Equation(s):
// \rs_mem|s_memory~1574_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~383_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~319_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~383_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~319_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1574_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1574 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1574 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~415 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~415 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~415 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1575 (
// Equation(s):
// \rs_mem|s_memory~1575_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1574_combout  & ((\rs_mem|s_memory~415_q ))) # (!\rs_mem|s_memory~1574_combout  & (\rs_mem|s_memory~351_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1574_combout ))))

	.dataa(\rs_mem|s_memory~351_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1574_combout ),
	.datad(\rs_mem|s_memory~415_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1575_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1575 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1575 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~95 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~95 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~95 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~127 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~127 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~127 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~63 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~63 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~63 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1576 (
// Equation(s):
// \rs_mem|s_memory~1576_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~127_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~63_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~127_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~63_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1576_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1576 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1576 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~159 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~159 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~159 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1577 (
// Equation(s):
// \rs_mem|s_memory~1577_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1576_combout  & ((\rs_mem|s_memory~159_q ))) # (!\rs_mem|s_memory~1576_combout  & (\rs_mem|s_memory~95_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1576_combout ))))

	.dataa(\rs_mem|s_memory~95_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1576_combout ),
	.datad(\rs_mem|s_memory~159_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1577_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1577 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1577 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1578 (
// Equation(s):
// \rs_mem|s_memory~1578_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~1575_combout )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~1577_combout )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~1575_combout ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~1577_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1578_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1578 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1578 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~511 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~511 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~511 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~479 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~479 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~479 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~447 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~447 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~447 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1579 (
// Equation(s):
// \rs_mem|s_memory~1579_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~479_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~447_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~479_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~447_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1579_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1579 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1579 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~543 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~543 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~543 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1580 (
// Equation(s):
// \rs_mem|s_memory~1580_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1579_combout  & ((\rs_mem|s_memory~543_q ))) # (!\rs_mem|s_memory~1579_combout  & (\rs_mem|s_memory~511_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1579_combout ))))

	.dataa(\rs_mem|s_memory~511_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1579_combout ),
	.datad(\rs_mem|s_memory~543_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1580_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1580 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1580 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1581 (
// Equation(s):
// \rs_mem|s_memory~1581_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1578_combout  & ((\rs_mem|s_memory~1580_combout ))) # (!\rs_mem|s_memory~1578_combout  & (\rs_mem|s_memory~1573_combout )))) # (!\readReg1[2]~input_o  & 
// (((\rs_mem|s_memory~1578_combout ))))

	.dataa(\rs_mem|s_memory~1573_combout ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1578_combout ),
	.datad(\rs_mem|s_memory~1580_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1581_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1581 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1581 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[25]~25 (
// Equation(s):
// \rs_mem|readData[25]~25_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1571_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1581_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1571_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1581_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[25]~25 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[26]~input (
	.i(writeData[26]),
	.ibar(gnd),
	.o(\writeData[26]~input_o ));
// synopsys translate_off
defparam \writeData[26]~input .bus_hold = "false";
defparam \writeData[26]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~768 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~768 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~768 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~896 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~896 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~896 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~640 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~640 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~640 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1582 (
// Equation(s):
// \rs_mem|s_memory~1582_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~896_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~640_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~896_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~640_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1582_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1582 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1582 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1024 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1024_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1024 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1024 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1583 (
// Equation(s):
// \rs_mem|s_memory~1583_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1582_combout  & ((\rs_mem|s_memory~1024_q ))) # (!\rs_mem|s_memory~1582_combout  & (\rs_mem|s_memory~768_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1582_combout ))))

	.dataa(\rs_mem|s_memory~768_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1582_combout ),
	.datad(\rs_mem|s_memory~1024_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1583_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1583 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1583 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~864 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~864 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~864 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~736 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~736 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~736 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~608 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~608 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~608 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1584 (
// Equation(s):
// \rs_mem|s_memory~1584_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~736_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~608_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~736_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~608_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1584_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1584 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1584 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~992 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~992 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~992 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1585 (
// Equation(s):
// \rs_mem|s_memory~1585_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1584_combout  & ((\rs_mem|s_memory~992_q ))) # (!\rs_mem|s_memory~1584_combout  & (\rs_mem|s_memory~864_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1584_combout ))))

	.dataa(\rs_mem|s_memory~864_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1584_combout ),
	.datad(\rs_mem|s_memory~992_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1585_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1585 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1585 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~704 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~704 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~704 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~832 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~832 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~832 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~576 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~576 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~576 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1586 (
// Equation(s):
// \rs_mem|s_memory~1586_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~832_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~576_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~832_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~576_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1586_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1586 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1586 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~960 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~960 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~960 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1587 (
// Equation(s):
// \rs_mem|s_memory~1587_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1586_combout  & ((\rs_mem|s_memory~960_q ))) # (!\rs_mem|s_memory~1586_combout  & (\rs_mem|s_memory~704_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1586_combout ))))

	.dataa(\rs_mem|s_memory~704_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1586_combout ),
	.datad(\rs_mem|s_memory~960_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1587_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1587 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1587 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1588 (
// Equation(s):
// \rs_mem|s_memory~1588_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~1585_combout )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~1587_combout )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~1585_combout ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~1587_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1588_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1588 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1588 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~928 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~928 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~928 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~800 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~800 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~800 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~672 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~672 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~672 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1589 (
// Equation(s):
// \rs_mem|s_memory~1589_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~800_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~672_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~800_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~672_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1589_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1589 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1589 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1056 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1056_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1056 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1056 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1590 (
// Equation(s):
// \rs_mem|s_memory~1590_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1589_combout  & ((\rs_mem|s_memory~1056_q ))) # (!\rs_mem|s_memory~1589_combout  & (\rs_mem|s_memory~928_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1589_combout ))))

	.dataa(\rs_mem|s_memory~928_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1589_combout ),
	.datad(\rs_mem|s_memory~1056_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1590_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1590 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1590 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1591 (
// Equation(s):
// \rs_mem|s_memory~1591_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1588_combout  & ((\rs_mem|s_memory~1590_combout ))) # (!\rs_mem|s_memory~1588_combout  & (\rs_mem|s_memory~1583_combout )))) # (!\readReg1[1]~input_o  & 
// (((\rs_mem|s_memory~1588_combout ))))

	.dataa(\rs_mem|s_memory~1583_combout ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1588_combout ),
	.datad(\rs_mem|s_memory~1590_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1591_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1591 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1591 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~384 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~384 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~384 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~352 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~352 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~352 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~320 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~320 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~320 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1592 (
// Equation(s):
// \rs_mem|s_memory~1592_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~352_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~320_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~352_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~320_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1592_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1592 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1592 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~416 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~416 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~416 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1593 (
// Equation(s):
// \rs_mem|s_memory~1593_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1592_combout  & ((\rs_mem|s_memory~416_q ))) # (!\rs_mem|s_memory~1592_combout  & (\rs_mem|s_memory~384_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1592_combout ))))

	.dataa(\rs_mem|s_memory~384_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1592_combout ),
	.datad(\rs_mem|s_memory~416_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1593_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1593 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1593 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~224 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~224 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~224 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~256 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~256 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~256 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~192 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~192 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~192 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1594 (
// Equation(s):
// \rs_mem|s_memory~1594_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~256_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~192_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~256_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~192_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1594_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1594 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1594 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~288 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~288 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~288 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1595 (
// Equation(s):
// \rs_mem|s_memory~1595_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1594_combout  & ((\rs_mem|s_memory~288_q ))) # (!\rs_mem|s_memory~1594_combout  & (\rs_mem|s_memory~224_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1594_combout ))))

	.dataa(\rs_mem|s_memory~224_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1594_combout ),
	.datad(\rs_mem|s_memory~288_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1595_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1595 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1595 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~128 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~128 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~128 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~96 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~96 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~96 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~64 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~64 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~64 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1596 (
// Equation(s):
// \rs_mem|s_memory~1596_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~96_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~64_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~96_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~64_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1596_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1596 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1596 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~160 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~160 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~160 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1597 (
// Equation(s):
// \rs_mem|s_memory~1597_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1596_combout  & ((\rs_mem|s_memory~160_q ))) # (!\rs_mem|s_memory~1596_combout  & (\rs_mem|s_memory~128_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1596_combout ))))

	.dataa(\rs_mem|s_memory~128_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1596_combout ),
	.datad(\rs_mem|s_memory~160_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1597_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1597 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1597 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1598 (
// Equation(s):
// \rs_mem|s_memory~1598_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~1595_combout )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~1597_combout )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~1595_combout ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~1597_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1598_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1598 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1598 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~480 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~480 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~480 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~512 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~512 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~512 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~448 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~448 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~448 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1599 (
// Equation(s):
// \rs_mem|s_memory~1599_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~512_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~448_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~512_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~448_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1599_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1599 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1599 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~544 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~544 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~544 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1600 (
// Equation(s):
// \rs_mem|s_memory~1600_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1599_combout  & ((\rs_mem|s_memory~544_q ))) # (!\rs_mem|s_memory~1599_combout  & (\rs_mem|s_memory~480_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1599_combout ))))

	.dataa(\rs_mem|s_memory~480_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1599_combout ),
	.datad(\rs_mem|s_memory~544_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1600_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1600 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1600 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1601 (
// Equation(s):
// \rs_mem|s_memory~1601_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1598_combout  & ((\rs_mem|s_memory~1600_combout ))) # (!\rs_mem|s_memory~1598_combout  & (\rs_mem|s_memory~1593_combout )))) # (!\readReg1[3]~input_o  & 
// (((\rs_mem|s_memory~1598_combout ))))

	.dataa(\rs_mem|s_memory~1593_combout ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1598_combout ),
	.datad(\rs_mem|s_memory~1600_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1601_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1601 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1601 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[26]~26 (
// Equation(s):
// \rs_mem|readData[26]~26_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1591_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1601_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1591_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1601_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[26]~26 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[27]~input (
	.i(writeData[27]),
	.ibar(gnd),
	.o(\writeData[27]~input_o ));
// synopsys translate_off
defparam \writeData[27]~input .bus_hold = "false";
defparam \writeData[27]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~737 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~737 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~737 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~865 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~865 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~865 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~609 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~609 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~609 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1602 (
// Equation(s):
// \rs_mem|s_memory~1602_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~865_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~609_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~865_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~609_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1602_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1602 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1602 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~993 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~993 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~993 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1603 (
// Equation(s):
// \rs_mem|s_memory~1603_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1602_combout  & ((\rs_mem|s_memory~993_q ))) # (!\rs_mem|s_memory~1602_combout  & (\rs_mem|s_memory~737_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1602_combout ))))

	.dataa(\rs_mem|s_memory~737_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1602_combout ),
	.datad(\rs_mem|s_memory~993_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1603_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1603 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1603 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~897 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~897 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~897 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~769 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~769 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~769 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~641 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~641 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~641 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1604 (
// Equation(s):
// \rs_mem|s_memory~1604_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~769_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~641_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~769_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~641_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1604_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1604 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1604 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1025 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1025_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1025 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1025 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1605 (
// Equation(s):
// \rs_mem|s_memory~1605_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1604_combout  & ((\rs_mem|s_memory~1025_q ))) # (!\rs_mem|s_memory~1604_combout  & (\rs_mem|s_memory~897_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1604_combout ))))

	.dataa(\rs_mem|s_memory~897_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1604_combout ),
	.datad(\rs_mem|s_memory~1025_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1605_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1605 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1605 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~833 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~833 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~833 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~705 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~705 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~705 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~577 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~577 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~577 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1606 (
// Equation(s):
// \rs_mem|s_memory~1606_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~705_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~577_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~705_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~577_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1606_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1606 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1606 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~961 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~961 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~961 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1607 (
// Equation(s):
// \rs_mem|s_memory~1607_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1606_combout  & ((\rs_mem|s_memory~961_q ))) # (!\rs_mem|s_memory~1606_combout  & (\rs_mem|s_memory~833_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1606_combout ))))

	.dataa(\rs_mem|s_memory~833_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1606_combout ),
	.datad(\rs_mem|s_memory~961_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1607_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1607 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1607 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1608 (
// Equation(s):
// \rs_mem|s_memory~1608_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~1605_combout )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~1607_combout )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~1605_combout ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~1607_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1608_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1608 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1608 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~801 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~801 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~801 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~929 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~929 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~929 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~673 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~673 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~673 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1609 (
// Equation(s):
// \rs_mem|s_memory~1609_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~929_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~673_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~929_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~673_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1609_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1609 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1609 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1057 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1057_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1057 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1057 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1610 (
// Equation(s):
// \rs_mem|s_memory~1610_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1609_combout  & ((\rs_mem|s_memory~1057_q ))) # (!\rs_mem|s_memory~1609_combout  & (\rs_mem|s_memory~801_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1609_combout ))))

	.dataa(\rs_mem|s_memory~801_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1609_combout ),
	.datad(\rs_mem|s_memory~1057_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1610_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1610 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1610 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1611 (
// Equation(s):
// \rs_mem|s_memory~1611_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1608_combout  & ((\rs_mem|s_memory~1610_combout ))) # (!\rs_mem|s_memory~1608_combout  & (\rs_mem|s_memory~1603_combout )))) # (!\readReg1[0]~input_o  & 
// (((\rs_mem|s_memory~1608_combout ))))

	.dataa(\rs_mem|s_memory~1603_combout ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1608_combout ),
	.datad(\rs_mem|s_memory~1610_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1611_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1611 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1611 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~257 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~257 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~257 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~225 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~225 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~225 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~193 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~193 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~193 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1612 (
// Equation(s):
// \rs_mem|s_memory~1612_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~225_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~193_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~225_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~193_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1612_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1612 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1612 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~289 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~289 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~289 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1613 (
// Equation(s):
// \rs_mem|s_memory~1613_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1612_combout  & ((\rs_mem|s_memory~289_q ))) # (!\rs_mem|s_memory~1612_combout  & (\rs_mem|s_memory~257_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1612_combout ))))

	.dataa(\rs_mem|s_memory~257_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1612_combout ),
	.datad(\rs_mem|s_memory~289_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1613_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1613 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1613 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~353 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~353 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~353 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~385 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~385 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~385 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~321 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~321 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~321 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1614 (
// Equation(s):
// \rs_mem|s_memory~1614_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~385_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~321_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~385_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~321_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1614_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1614 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1614 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~417 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~417 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~417 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1615 (
// Equation(s):
// \rs_mem|s_memory~1615_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1614_combout  & ((\rs_mem|s_memory~417_q ))) # (!\rs_mem|s_memory~1614_combout  & (\rs_mem|s_memory~353_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1614_combout ))))

	.dataa(\rs_mem|s_memory~353_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1614_combout ),
	.datad(\rs_mem|s_memory~417_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1615_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1615 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1615 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~97 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~97 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~97 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~129 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~129 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~129 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~65 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~65 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~65 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1616 (
// Equation(s):
// \rs_mem|s_memory~1616_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~129_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~65_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~129_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~65_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1616_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1616 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1616 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~161 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~161 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~161 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1617 (
// Equation(s):
// \rs_mem|s_memory~1617_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1616_combout  & ((\rs_mem|s_memory~161_q ))) # (!\rs_mem|s_memory~1616_combout  & (\rs_mem|s_memory~97_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1616_combout ))))

	.dataa(\rs_mem|s_memory~97_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1616_combout ),
	.datad(\rs_mem|s_memory~161_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1617_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1617 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1617 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1618 (
// Equation(s):
// \rs_mem|s_memory~1618_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~1615_combout )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~1617_combout )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~1615_combout ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~1617_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1618_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1618 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1618 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~513 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~513 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~513 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~481 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~481 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~481 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~449 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~449 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~449 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1619 (
// Equation(s):
// \rs_mem|s_memory~1619_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~481_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~449_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~481_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~449_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1619_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1619 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1619 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~545 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~545 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~545 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1620 (
// Equation(s):
// \rs_mem|s_memory~1620_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1619_combout  & ((\rs_mem|s_memory~545_q ))) # (!\rs_mem|s_memory~1619_combout  & (\rs_mem|s_memory~513_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1619_combout ))))

	.dataa(\rs_mem|s_memory~513_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1619_combout ),
	.datad(\rs_mem|s_memory~545_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1620_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1620 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1620 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1621 (
// Equation(s):
// \rs_mem|s_memory~1621_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1618_combout  & ((\rs_mem|s_memory~1620_combout ))) # (!\rs_mem|s_memory~1618_combout  & (\rs_mem|s_memory~1613_combout )))) # (!\readReg1[2]~input_o  & 
// (((\rs_mem|s_memory~1618_combout ))))

	.dataa(\rs_mem|s_memory~1613_combout ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1618_combout ),
	.datad(\rs_mem|s_memory~1620_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1621_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1621 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1621 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[27]~27 (
// Equation(s):
// \rs_mem|readData[27]~27_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1611_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1621_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1611_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1621_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[27]~27 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[28]~input (
	.i(writeData[28]),
	.ibar(gnd),
	.o(\writeData[28]~input_o ));
// synopsys translate_off
defparam \writeData[28]~input .bus_hold = "false";
defparam \writeData[28]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~770 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~770 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~770 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~898 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~898 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~898 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~642 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~642 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~642 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1622 (
// Equation(s):
// \rs_mem|s_memory~1622_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~898_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~642_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~898_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~642_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1622_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1622 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1622 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1026 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1026_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1026 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1026 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1623 (
// Equation(s):
// \rs_mem|s_memory~1623_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1622_combout  & ((\rs_mem|s_memory~1026_q ))) # (!\rs_mem|s_memory~1622_combout  & (\rs_mem|s_memory~770_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1622_combout ))))

	.dataa(\rs_mem|s_memory~770_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1622_combout ),
	.datad(\rs_mem|s_memory~1026_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1623_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1623 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1623 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~866 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~866 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~866 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~738 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~738 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~738 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~610 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~610 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~610 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1624 (
// Equation(s):
// \rs_mem|s_memory~1624_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~738_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~610_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~738_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~610_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1624_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1624 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1624 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~994 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~994 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~994 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1625 (
// Equation(s):
// \rs_mem|s_memory~1625_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1624_combout  & ((\rs_mem|s_memory~994_q ))) # (!\rs_mem|s_memory~1624_combout  & (\rs_mem|s_memory~866_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1624_combout ))))

	.dataa(\rs_mem|s_memory~866_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1624_combout ),
	.datad(\rs_mem|s_memory~994_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1625_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1625 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1625 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~706 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~706 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~706 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~834 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~834 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~834 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~578 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~578 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~578 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1626 (
// Equation(s):
// \rs_mem|s_memory~1626_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~834_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~578_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~834_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~578_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1626_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1626 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1626 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~962 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~962 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~962 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1627 (
// Equation(s):
// \rs_mem|s_memory~1627_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1626_combout  & ((\rs_mem|s_memory~962_q ))) # (!\rs_mem|s_memory~1626_combout  & (\rs_mem|s_memory~706_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1626_combout ))))

	.dataa(\rs_mem|s_memory~706_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1626_combout ),
	.datad(\rs_mem|s_memory~962_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1627_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1627 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1627 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1628 (
// Equation(s):
// \rs_mem|s_memory~1628_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~1625_combout )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~1627_combout )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~1625_combout ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~1627_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1628_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1628 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1628 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~930 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~930 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~930 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~802 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~802 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~802 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~674 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~674 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~674 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1629 (
// Equation(s):
// \rs_mem|s_memory~1629_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~802_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~674_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~802_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~674_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1629_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1629 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1629 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1058 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1058_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1058 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1058 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1630 (
// Equation(s):
// \rs_mem|s_memory~1630_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1629_combout  & ((\rs_mem|s_memory~1058_q ))) # (!\rs_mem|s_memory~1629_combout  & (\rs_mem|s_memory~930_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1629_combout ))))

	.dataa(\rs_mem|s_memory~930_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1629_combout ),
	.datad(\rs_mem|s_memory~1058_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1630_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1630 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1630 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1631 (
// Equation(s):
// \rs_mem|s_memory~1631_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1628_combout  & ((\rs_mem|s_memory~1630_combout ))) # (!\rs_mem|s_memory~1628_combout  & (\rs_mem|s_memory~1623_combout )))) # (!\readReg1[1]~input_o  & 
// (((\rs_mem|s_memory~1628_combout ))))

	.dataa(\rs_mem|s_memory~1623_combout ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1628_combout ),
	.datad(\rs_mem|s_memory~1630_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1631_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1631 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1631 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~386 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~386 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~386 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~354 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~354 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~354 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~322 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~322 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~322 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1632 (
// Equation(s):
// \rs_mem|s_memory~1632_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~354_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~322_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~354_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~322_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1632_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1632 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1632 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~418 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~418 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~418 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1633 (
// Equation(s):
// \rs_mem|s_memory~1633_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1632_combout  & ((\rs_mem|s_memory~418_q ))) # (!\rs_mem|s_memory~1632_combout  & (\rs_mem|s_memory~386_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1632_combout ))))

	.dataa(\rs_mem|s_memory~386_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1632_combout ),
	.datad(\rs_mem|s_memory~418_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1633_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1633 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1633 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~226 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~226 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~226 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~258 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~258 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~258 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~194 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~194 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~194 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1634 (
// Equation(s):
// \rs_mem|s_memory~1634_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~258_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~194_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~258_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~194_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1634_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1634 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1634 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~290 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~290 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~290 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1635 (
// Equation(s):
// \rs_mem|s_memory~1635_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1634_combout  & ((\rs_mem|s_memory~290_q ))) # (!\rs_mem|s_memory~1634_combout  & (\rs_mem|s_memory~226_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1634_combout ))))

	.dataa(\rs_mem|s_memory~226_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1634_combout ),
	.datad(\rs_mem|s_memory~290_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1635_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1635 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1635 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~130 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~130 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~130 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~98 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~98 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~98 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~66 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~66 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~66 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1636 (
// Equation(s):
// \rs_mem|s_memory~1636_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~98_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~66_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~98_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~66_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1636_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1636 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1636 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~162 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~162 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~162 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1637 (
// Equation(s):
// \rs_mem|s_memory~1637_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1636_combout  & ((\rs_mem|s_memory~162_q ))) # (!\rs_mem|s_memory~1636_combout  & (\rs_mem|s_memory~130_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1636_combout ))))

	.dataa(\rs_mem|s_memory~130_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1636_combout ),
	.datad(\rs_mem|s_memory~162_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1637_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1637 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1637 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1638 (
// Equation(s):
// \rs_mem|s_memory~1638_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~1635_combout )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~1637_combout )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~1635_combout ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~1637_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1638_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1638 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1638 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~482 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~482 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~482 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~514 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~514 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~514 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~450 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~450 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~450 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1639 (
// Equation(s):
// \rs_mem|s_memory~1639_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~514_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~450_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~514_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~450_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1639_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1639 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1639 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~546 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~546 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~546 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1640 (
// Equation(s):
// \rs_mem|s_memory~1640_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1639_combout  & ((\rs_mem|s_memory~546_q ))) # (!\rs_mem|s_memory~1639_combout  & (\rs_mem|s_memory~482_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1639_combout ))))

	.dataa(\rs_mem|s_memory~482_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1639_combout ),
	.datad(\rs_mem|s_memory~546_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1640_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1640 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1640 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1641 (
// Equation(s):
// \rs_mem|s_memory~1641_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1638_combout  & ((\rs_mem|s_memory~1640_combout ))) # (!\rs_mem|s_memory~1638_combout  & (\rs_mem|s_memory~1633_combout )))) # (!\readReg1[3]~input_o  & 
// (((\rs_mem|s_memory~1638_combout ))))

	.dataa(\rs_mem|s_memory~1633_combout ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1638_combout ),
	.datad(\rs_mem|s_memory~1640_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1641_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1641 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1641 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[28]~28 (
// Equation(s):
// \rs_mem|readData[28]~28_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1631_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1641_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1631_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1641_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[28]~28 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[29]~input (
	.i(writeData[29]),
	.ibar(gnd),
	.o(\writeData[29]~input_o ));
// synopsys translate_off
defparam \writeData[29]~input .bus_hold = "false";
defparam \writeData[29]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~739 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~739 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~739 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~867 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~867 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~867 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~611 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~611 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~611 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1642 (
// Equation(s):
// \rs_mem|s_memory~1642_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~867_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~611_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~867_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~611_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1642_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1642 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1642 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~995 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~995 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~995 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1643 (
// Equation(s):
// \rs_mem|s_memory~1643_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1642_combout  & ((\rs_mem|s_memory~995_q ))) # (!\rs_mem|s_memory~1642_combout  & (\rs_mem|s_memory~739_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1642_combout ))))

	.dataa(\rs_mem|s_memory~739_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1642_combout ),
	.datad(\rs_mem|s_memory~995_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1643_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1643 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1643 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~899 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~899 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~899 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~771 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~771 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~771 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~643 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~643 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~643 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1644 (
// Equation(s):
// \rs_mem|s_memory~1644_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~771_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~643_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~771_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~643_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1644_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1644 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1644 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1027 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1027_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1027 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1027 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1645 (
// Equation(s):
// \rs_mem|s_memory~1645_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1644_combout  & ((\rs_mem|s_memory~1027_q ))) # (!\rs_mem|s_memory~1644_combout  & (\rs_mem|s_memory~899_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1644_combout ))))

	.dataa(\rs_mem|s_memory~899_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1644_combout ),
	.datad(\rs_mem|s_memory~1027_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1645_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1645 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1645 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~835 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~835 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~835 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~707 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~707 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~707 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~579 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~579 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~579 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1646 (
// Equation(s):
// \rs_mem|s_memory~1646_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~707_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~579_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~707_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~579_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1646_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1646 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1646 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~963 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~963 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~963 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1647 (
// Equation(s):
// \rs_mem|s_memory~1647_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1646_combout  & ((\rs_mem|s_memory~963_q ))) # (!\rs_mem|s_memory~1646_combout  & (\rs_mem|s_memory~835_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1646_combout ))))

	.dataa(\rs_mem|s_memory~835_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1646_combout ),
	.datad(\rs_mem|s_memory~963_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1647_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1647 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1647 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1648 (
// Equation(s):
// \rs_mem|s_memory~1648_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~1645_combout )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~1647_combout )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~1645_combout ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~1647_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1648_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1648 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1648 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~803 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~803 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~803 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~931 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~931 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~931 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~675 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~675 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~675 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1649 (
// Equation(s):
// \rs_mem|s_memory~1649_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~931_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~675_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~931_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~675_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1649_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1649 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1649 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1059 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1059_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1059 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1059 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1650 (
// Equation(s):
// \rs_mem|s_memory~1650_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1649_combout  & ((\rs_mem|s_memory~1059_q ))) # (!\rs_mem|s_memory~1649_combout  & (\rs_mem|s_memory~803_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1649_combout ))))

	.dataa(\rs_mem|s_memory~803_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1649_combout ),
	.datad(\rs_mem|s_memory~1059_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1650_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1650 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1650 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1651 (
// Equation(s):
// \rs_mem|s_memory~1651_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1648_combout  & ((\rs_mem|s_memory~1650_combout ))) # (!\rs_mem|s_memory~1648_combout  & (\rs_mem|s_memory~1643_combout )))) # (!\readReg1[0]~input_o  & 
// (((\rs_mem|s_memory~1648_combout ))))

	.dataa(\rs_mem|s_memory~1643_combout ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1648_combout ),
	.datad(\rs_mem|s_memory~1650_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1651_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1651 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1651 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~259 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~259 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~259 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~227 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~227 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~227 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~195 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~195 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~195 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1652 (
// Equation(s):
// \rs_mem|s_memory~1652_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~227_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~195_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~227_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~195_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1652_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1652 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1652 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~291 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~291 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~291 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1653 (
// Equation(s):
// \rs_mem|s_memory~1653_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1652_combout  & ((\rs_mem|s_memory~291_q ))) # (!\rs_mem|s_memory~1652_combout  & (\rs_mem|s_memory~259_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1652_combout ))))

	.dataa(\rs_mem|s_memory~259_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1652_combout ),
	.datad(\rs_mem|s_memory~291_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1653_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1653 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1653 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~355 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~355 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~355 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~387 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~387 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~387 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~323 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~323 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~323 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1654 (
// Equation(s):
// \rs_mem|s_memory~1654_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~387_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~323_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~387_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~323_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1654_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1654 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1654 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~419 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~419 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~419 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1655 (
// Equation(s):
// \rs_mem|s_memory~1655_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1654_combout  & ((\rs_mem|s_memory~419_q ))) # (!\rs_mem|s_memory~1654_combout  & (\rs_mem|s_memory~355_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1654_combout ))))

	.dataa(\rs_mem|s_memory~355_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1654_combout ),
	.datad(\rs_mem|s_memory~419_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1655_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1655 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1655 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~99 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~99 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~99 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~131 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~131 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~131 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~67 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~67 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~67 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1656 (
// Equation(s):
// \rs_mem|s_memory~1656_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~131_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~67_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~131_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~67_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1656_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1656 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1656 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~163 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~163 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~163 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1657 (
// Equation(s):
// \rs_mem|s_memory~1657_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1656_combout  & ((\rs_mem|s_memory~163_q ))) # (!\rs_mem|s_memory~1656_combout  & (\rs_mem|s_memory~99_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1656_combout ))))

	.dataa(\rs_mem|s_memory~99_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1656_combout ),
	.datad(\rs_mem|s_memory~163_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1657_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1657 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1657 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1658 (
// Equation(s):
// \rs_mem|s_memory~1658_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~1655_combout )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~1657_combout )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~1655_combout ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~1657_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1658_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1658 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1658 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~515 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~515 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~515 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~483 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~483 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~483 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~451 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~451 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~451 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1659 (
// Equation(s):
// \rs_mem|s_memory~1659_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~483_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~451_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~483_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~451_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1659_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1659 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1659 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~547 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~547 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~547 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1660 (
// Equation(s):
// \rs_mem|s_memory~1660_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1659_combout  & ((\rs_mem|s_memory~547_q ))) # (!\rs_mem|s_memory~1659_combout  & (\rs_mem|s_memory~515_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1659_combout ))))

	.dataa(\rs_mem|s_memory~515_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1659_combout ),
	.datad(\rs_mem|s_memory~547_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1660_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1660 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1660 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1661 (
// Equation(s):
// \rs_mem|s_memory~1661_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1658_combout  & ((\rs_mem|s_memory~1660_combout ))) # (!\rs_mem|s_memory~1658_combout  & (\rs_mem|s_memory~1653_combout )))) # (!\readReg1[2]~input_o  & 
// (((\rs_mem|s_memory~1658_combout ))))

	.dataa(\rs_mem|s_memory~1653_combout ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1658_combout ),
	.datad(\rs_mem|s_memory~1660_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1661_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1661 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1661 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[29]~29 (
// Equation(s):
// \rs_mem|readData[29]~29_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1651_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1661_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1651_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1661_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[29]~29 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[30]~input (
	.i(writeData[30]),
	.ibar(gnd),
	.o(\writeData[30]~input_o ));
// synopsys translate_off
defparam \writeData[30]~input .bus_hold = "false";
defparam \writeData[30]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~772 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~772 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~772 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~900 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~900 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~900 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~644 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~644 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~644 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1662 (
// Equation(s):
// \rs_mem|s_memory~1662_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~900_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~644_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~900_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~644_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1662_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1662 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1662 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1028 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1028_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1028 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1028 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1663 (
// Equation(s):
// \rs_mem|s_memory~1663_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1662_combout  & ((\rs_mem|s_memory~1028_q ))) # (!\rs_mem|s_memory~1662_combout  & (\rs_mem|s_memory~772_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1662_combout ))))

	.dataa(\rs_mem|s_memory~772_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1662_combout ),
	.datad(\rs_mem|s_memory~1028_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1663_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1663 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1663 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~868 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~868 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~868 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~740 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~740 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~740 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~612 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~612 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~612 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1664 (
// Equation(s):
// \rs_mem|s_memory~1664_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~740_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~612_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~740_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~612_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1664_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1664 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1664 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~996 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~996 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~996 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1665 (
// Equation(s):
// \rs_mem|s_memory~1665_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1664_combout  & ((\rs_mem|s_memory~996_q ))) # (!\rs_mem|s_memory~1664_combout  & (\rs_mem|s_memory~868_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1664_combout ))))

	.dataa(\rs_mem|s_memory~868_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1664_combout ),
	.datad(\rs_mem|s_memory~996_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1665_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1665 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1665 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~708 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~708 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~708 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~836 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~836 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~836 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~580 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~580 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~580 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1666 (
// Equation(s):
// \rs_mem|s_memory~1666_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~836_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~580_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~836_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~580_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1666_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1666 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1666 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~964 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~964 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~964 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1667 (
// Equation(s):
// \rs_mem|s_memory~1667_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1666_combout  & ((\rs_mem|s_memory~964_q ))) # (!\rs_mem|s_memory~1666_combout  & (\rs_mem|s_memory~708_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1666_combout ))))

	.dataa(\rs_mem|s_memory~708_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1666_combout ),
	.datad(\rs_mem|s_memory~964_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1667_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1667 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1667 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1668 (
// Equation(s):
// \rs_mem|s_memory~1668_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~1665_combout )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~1667_combout )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~1665_combout ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~1667_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1668_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1668 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1668 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~932 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~932 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~932 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~804 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~804 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~804 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~676 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~676 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~676 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1669 (
// Equation(s):
// \rs_mem|s_memory~1669_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~804_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~676_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~804_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~676_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1669_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1669 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1669 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1060 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1060_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1060 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1060 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1670 (
// Equation(s):
// \rs_mem|s_memory~1670_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1669_combout  & ((\rs_mem|s_memory~1060_q ))) # (!\rs_mem|s_memory~1669_combout  & (\rs_mem|s_memory~932_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1669_combout ))))

	.dataa(\rs_mem|s_memory~932_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1669_combout ),
	.datad(\rs_mem|s_memory~1060_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1670_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1670 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1670 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1671 (
// Equation(s):
// \rs_mem|s_memory~1671_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1668_combout  & ((\rs_mem|s_memory~1670_combout ))) # (!\rs_mem|s_memory~1668_combout  & (\rs_mem|s_memory~1663_combout )))) # (!\readReg1[1]~input_o  & 
// (((\rs_mem|s_memory~1668_combout ))))

	.dataa(\rs_mem|s_memory~1663_combout ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1668_combout ),
	.datad(\rs_mem|s_memory~1670_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1671_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1671 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1671 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~388 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~388 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~388 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~356 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~356 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~356 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~324 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~324 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~324 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1672 (
// Equation(s):
// \rs_mem|s_memory~1672_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~356_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~324_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~356_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~324_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1672_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1672 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1672 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~420 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~420 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~420 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1673 (
// Equation(s):
// \rs_mem|s_memory~1673_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1672_combout  & ((\rs_mem|s_memory~420_q ))) # (!\rs_mem|s_memory~1672_combout  & (\rs_mem|s_memory~388_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1672_combout ))))

	.dataa(\rs_mem|s_memory~388_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1672_combout ),
	.datad(\rs_mem|s_memory~420_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1673_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1673 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1673 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~228 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~228 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~228 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~260 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~260 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~260 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~196 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~196 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~196 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1674 (
// Equation(s):
// \rs_mem|s_memory~1674_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~260_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~196_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~260_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~196_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1674_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1674 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1674 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~292 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~292 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~292 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1675 (
// Equation(s):
// \rs_mem|s_memory~1675_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1674_combout  & ((\rs_mem|s_memory~292_q ))) # (!\rs_mem|s_memory~1674_combout  & (\rs_mem|s_memory~228_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1674_combout ))))

	.dataa(\rs_mem|s_memory~228_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1674_combout ),
	.datad(\rs_mem|s_memory~292_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1675_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1675 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1675 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~132 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~132 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~132 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~100 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~100 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~100 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~68 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~68 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~68 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1676 (
// Equation(s):
// \rs_mem|s_memory~1676_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~100_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~68_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~100_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~68_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1676_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1676 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1676 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~164 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~164 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~164 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1677 (
// Equation(s):
// \rs_mem|s_memory~1677_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1676_combout  & ((\rs_mem|s_memory~164_q ))) # (!\rs_mem|s_memory~1676_combout  & (\rs_mem|s_memory~132_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1676_combout ))))

	.dataa(\rs_mem|s_memory~132_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1676_combout ),
	.datad(\rs_mem|s_memory~164_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1677_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1677 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1677 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1678 (
// Equation(s):
// \rs_mem|s_memory~1678_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~1675_combout )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~1677_combout )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~1675_combout ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~1677_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1678_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1678 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1678 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~484 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~484 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~484 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~516 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~516 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~516 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~452 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~452 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~452 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1679 (
// Equation(s):
// \rs_mem|s_memory~1679_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~516_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~452_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~516_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~452_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1679_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1679 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1679 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~548 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~548 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~548 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1680 (
// Equation(s):
// \rs_mem|s_memory~1680_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1679_combout  & ((\rs_mem|s_memory~548_q ))) # (!\rs_mem|s_memory~1679_combout  & (\rs_mem|s_memory~484_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1679_combout ))))

	.dataa(\rs_mem|s_memory~484_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1679_combout ),
	.datad(\rs_mem|s_memory~548_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1680_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1680 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1680 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1681 (
// Equation(s):
// \rs_mem|s_memory~1681_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1678_combout  & ((\rs_mem|s_memory~1680_combout ))) # (!\rs_mem|s_memory~1678_combout  & (\rs_mem|s_memory~1673_combout )))) # (!\readReg1[3]~input_o  & 
// (((\rs_mem|s_memory~1678_combout ))))

	.dataa(\rs_mem|s_memory~1673_combout ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1678_combout ),
	.datad(\rs_mem|s_memory~1680_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1681_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1681 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1681 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[30]~30 (
// Equation(s):
// \rs_mem|readData[30]~30_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1671_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1681_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1671_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1681_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[30]~30 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \writeData[31]~input (
	.i(writeData[31]),
	.ibar(gnd),
	.o(\writeData[31]~input_o ));
// synopsys translate_off
defparam \writeData[31]~input .bus_hold = "false";
defparam \writeData[31]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rs_mem|s_memory~741 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~741 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~741 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~869 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~869 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~869 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~613 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~613 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~613 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1682 (
// Equation(s):
// \rs_mem|s_memory~1682_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~869_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~613_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~869_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~613_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1682_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1682 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1682 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~997 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~997 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~997 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1683 (
// Equation(s):
// \rs_mem|s_memory~1683_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1682_combout  & ((\rs_mem|s_memory~997_q ))) # (!\rs_mem|s_memory~1682_combout  & (\rs_mem|s_memory~741_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1682_combout ))))

	.dataa(\rs_mem|s_memory~741_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1682_combout ),
	.datad(\rs_mem|s_memory~997_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1683_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1683 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1683 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~901 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~901 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~901 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~773 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~773 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~773 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~645 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~645 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~645 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1684 (
// Equation(s):
// \rs_mem|s_memory~1684_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~773_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~645_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~773_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~645_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1684_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1684 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1684 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1029 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1029_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1029 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1029 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1685 (
// Equation(s):
// \rs_mem|s_memory~1685_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1684_combout  & ((\rs_mem|s_memory~1029_q ))) # (!\rs_mem|s_memory~1684_combout  & (\rs_mem|s_memory~901_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1684_combout ))))

	.dataa(\rs_mem|s_memory~901_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1684_combout ),
	.datad(\rs_mem|s_memory~1029_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1685_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1685 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1685 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~837 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~837 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~837 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~709 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~709 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~709 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~581 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~581 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~581 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1686 (
// Equation(s):
// \rs_mem|s_memory~1686_combout  = (\readReg1[3]~input_o  & (((\readReg1[2]~input_o )))) # (!\readReg1[3]~input_o  & ((\readReg1[2]~input_o  & (\rs_mem|s_memory~709_q )) # (!\readReg1[2]~input_o  & ((\rs_mem|s_memory~581_q )))))

	.dataa(\readReg1[3]~input_o ),
	.datab(\rs_mem|s_memory~709_q ),
	.datac(\readReg1[2]~input_o ),
	.datad(\rs_mem|s_memory~581_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1686_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1686 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1686 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~965 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~965 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~965 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1687 (
// Equation(s):
// \rs_mem|s_memory~1687_combout  = (\readReg1[3]~input_o  & ((\rs_mem|s_memory~1686_combout  & ((\rs_mem|s_memory~965_q ))) # (!\rs_mem|s_memory~1686_combout  & (\rs_mem|s_memory~837_q )))) # (!\readReg1[3]~input_o  & (((\rs_mem|s_memory~1686_combout ))))

	.dataa(\rs_mem|s_memory~837_q ),
	.datab(\readReg1[3]~input_o ),
	.datac(\rs_mem|s_memory~1686_combout ),
	.datad(\rs_mem|s_memory~965_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1687_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1687 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1687 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1688 (
// Equation(s):
// \rs_mem|s_memory~1688_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~1685_combout )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~1687_combout )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~1685_combout ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~1687_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1688_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1688 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1688 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~805 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~805 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~805 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~933 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~933 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~933 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~677 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~677 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~677 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1689 (
// Equation(s):
// \rs_mem|s_memory~1689_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~933_q )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~677_q )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~933_q ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~677_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1689_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1689 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1689 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~1061 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~1061_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~1061 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~1061 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1690 (
// Equation(s):
// \rs_mem|s_memory~1690_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1689_combout  & ((\rs_mem|s_memory~1061_q ))) # (!\rs_mem|s_memory~1689_combout  & (\rs_mem|s_memory~805_q )))) # (!\readReg1[2]~input_o  & (((\rs_mem|s_memory~1689_combout ))))

	.dataa(\rs_mem|s_memory~805_q ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1689_combout ),
	.datad(\rs_mem|s_memory~1061_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1690_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1690 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1690 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1691 (
// Equation(s):
// \rs_mem|s_memory~1691_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1688_combout  & ((\rs_mem|s_memory~1690_combout ))) # (!\rs_mem|s_memory~1688_combout  & (\rs_mem|s_memory~1683_combout )))) # (!\readReg1[0]~input_o  & 
// (((\rs_mem|s_memory~1688_combout ))))

	.dataa(\rs_mem|s_memory~1683_combout ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1688_combout ),
	.datad(\rs_mem|s_memory~1690_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1691_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1691 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1691 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~261 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~261 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~261 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~229 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~229 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~229 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~197 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~197 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~197 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1692 (
// Equation(s):
// \rs_mem|s_memory~1692_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~229_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~197_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~229_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~197_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1692_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1692 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1692 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~293 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~293 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~293 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1693 (
// Equation(s):
// \rs_mem|s_memory~1693_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1692_combout  & ((\rs_mem|s_memory~293_q ))) # (!\rs_mem|s_memory~1692_combout  & (\rs_mem|s_memory~261_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1692_combout ))))

	.dataa(\rs_mem|s_memory~261_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1692_combout ),
	.datad(\rs_mem|s_memory~293_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1693_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1693 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1693 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~357 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~357 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~357 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~389 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~389 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~389 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~325 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~325 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~325 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1694 (
// Equation(s):
// \rs_mem|s_memory~1694_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~389_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~325_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~389_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~325_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1694_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1694 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1694 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~421 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~421 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~421 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1695 (
// Equation(s):
// \rs_mem|s_memory~1695_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1694_combout  & ((\rs_mem|s_memory~421_q ))) # (!\rs_mem|s_memory~1694_combout  & (\rs_mem|s_memory~357_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1694_combout ))))

	.dataa(\rs_mem|s_memory~357_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1694_combout ),
	.datad(\rs_mem|s_memory~421_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1695_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1695 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1695 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~101 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~101 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~101 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~133 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~133 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~133 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~69 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~69 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~69 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1696 (
// Equation(s):
// \rs_mem|s_memory~1696_combout  = (\readReg1[0]~input_o  & (((\readReg1[1]~input_o )))) # (!\readReg1[0]~input_o  & ((\readReg1[1]~input_o  & (\rs_mem|s_memory~133_q )) # (!\readReg1[1]~input_o  & ((\rs_mem|s_memory~69_q )))))

	.dataa(\readReg1[0]~input_o ),
	.datab(\rs_mem|s_memory~133_q ),
	.datac(\readReg1[1]~input_o ),
	.datad(\rs_mem|s_memory~69_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1696_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1696 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1696 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~165 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~165 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~165 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1697 (
// Equation(s):
// \rs_mem|s_memory~1697_combout  = (\readReg1[0]~input_o  & ((\rs_mem|s_memory~1696_combout  & ((\rs_mem|s_memory~165_q ))) # (!\rs_mem|s_memory~1696_combout  & (\rs_mem|s_memory~101_q )))) # (!\readReg1[0]~input_o  & (((\rs_mem|s_memory~1696_combout ))))

	.dataa(\rs_mem|s_memory~101_q ),
	.datab(\readReg1[0]~input_o ),
	.datac(\rs_mem|s_memory~1696_combout ),
	.datad(\rs_mem|s_memory~165_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1697_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1697 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1697 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1698 (
// Equation(s):
// \rs_mem|s_memory~1698_combout  = (\readReg1[2]~input_o  & (((\readReg1[3]~input_o )))) # (!\readReg1[2]~input_o  & ((\readReg1[3]~input_o  & (\rs_mem|s_memory~1695_combout )) # (!\readReg1[3]~input_o  & ((\rs_mem|s_memory~1697_combout )))))

	.dataa(\readReg1[2]~input_o ),
	.datab(\rs_mem|s_memory~1695_combout ),
	.datac(\readReg1[3]~input_o ),
	.datad(\rs_mem|s_memory~1697_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1698_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1698 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1698 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~517 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~517 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~517 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~485 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~485 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~485 .power_up = "low";
// synopsys translate_on

dffeas \rs_mem|s_memory~453 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~453 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~453 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1699 (
// Equation(s):
// \rs_mem|s_memory~1699_combout  = (\readReg1[1]~input_o  & (((\readReg1[0]~input_o )))) # (!\readReg1[1]~input_o  & ((\readReg1[0]~input_o  & (\rs_mem|s_memory~485_q )) # (!\readReg1[0]~input_o  & ((\rs_mem|s_memory~453_q )))))

	.dataa(\readReg1[1]~input_o ),
	.datab(\rs_mem|s_memory~485_q ),
	.datac(\readReg1[0]~input_o ),
	.datad(\rs_mem|s_memory~453_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1699_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1699 .lut_mask = 16'hE5E0;
defparam \rs_mem|s_memory~1699 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rs_mem|s_memory~549 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_mem|s_memory~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs_mem|s_memory~549 .is_wysiwyg = "true";
defparam \rs_mem|s_memory~549 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1700 (
// Equation(s):
// \rs_mem|s_memory~1700_combout  = (\readReg1[1]~input_o  & ((\rs_mem|s_memory~1699_combout  & ((\rs_mem|s_memory~549_q ))) # (!\rs_mem|s_memory~1699_combout  & (\rs_mem|s_memory~517_q )))) # (!\readReg1[1]~input_o  & (((\rs_mem|s_memory~1699_combout ))))

	.dataa(\rs_mem|s_memory~517_q ),
	.datab(\readReg1[1]~input_o ),
	.datac(\rs_mem|s_memory~1699_combout ),
	.datad(\rs_mem|s_memory~549_q ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1700_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1700 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1700 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|s_memory~1701 (
// Equation(s):
// \rs_mem|s_memory~1701_combout  = (\readReg1[2]~input_o  & ((\rs_mem|s_memory~1698_combout  & ((\rs_mem|s_memory~1700_combout ))) # (!\rs_mem|s_memory~1698_combout  & (\rs_mem|s_memory~1693_combout )))) # (!\readReg1[2]~input_o  & 
// (((\rs_mem|s_memory~1698_combout ))))

	.dataa(\rs_mem|s_memory~1693_combout ),
	.datab(\readReg1[2]~input_o ),
	.datac(\rs_mem|s_memory~1698_combout ),
	.datad(\rs_mem|s_memory~1700_combout ),
	.cin(gnd),
	.combout(\rs_mem|s_memory~1701_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|s_memory~1701 .lut_mask = 16'hF838;
defparam \rs_mem|s_memory~1701 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rs_mem|readData[31]~31 (
// Equation(s):
// \rs_mem|readData[31]~31_combout  = (\readReg1[4]~input_o  & (\rs_mem|s_memory~1691_combout )) # (!\readReg1[4]~input_o  & (((\rs_mem|s_memory~1701_combout  & !\rs_mem|Equal0~0_combout ))))

	.dataa(\rs_mem|s_memory~1691_combout ),
	.datab(\readReg1[4]~input_o ),
	.datac(\rs_mem|s_memory~1701_combout ),
	.datad(\rs_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rs_mem|readData[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \rs_mem|readData[31]~31 .lut_mask = 16'h88B8;
defparam \rs_mem|readData[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~742 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~742 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~742 .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \readReg2[2]~input (
	.i(readReg2[2]),
	.ibar(gnd),
	.o(\readReg2[2]~input_o ));
// synopsys translate_off
defparam \readReg2[2]~input .bus_hold = "false";
defparam \readReg2[2]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rt_mem|s_memory~870 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~870 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~870 .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \readReg2[3]~input (
	.i(readReg2[3]),
	.ibar(gnd),
	.o(\readReg2[3]~input_o ));
// synopsys translate_off
defparam \readReg2[3]~input .bus_hold = "false";
defparam \readReg2[3]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rt_mem|s_memory~614 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~614 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~614 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1062 (
// Equation(s):
// \rt_mem|s_memory~1062_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~870_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~614_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~870_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~614_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1062_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1062 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1062 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~998 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~998 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~998 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1063 (
// Equation(s):
// \rt_mem|s_memory~1063_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1062_combout  & ((\rt_mem|s_memory~998_q ))) # (!\rt_mem|s_memory~1062_combout  & (\rt_mem|s_memory~742_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1062_combout ))))

	.dataa(\rt_mem|s_memory~742_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1062_combout ),
	.datad(\rt_mem|s_memory~998_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1063_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1063 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1063 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \readReg2[1]~input (
	.i(readReg2[1]),
	.ibar(gnd),
	.o(\readReg2[1]~input_o ));
// synopsys translate_off
defparam \readReg2[1]~input .bus_hold = "false";
defparam \readReg2[1]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rt_mem|s_memory~838 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~838 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~838 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~710 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~710 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~710 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~582 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~582 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~582 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1064 (
// Equation(s):
// \rt_mem|s_memory~1064_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~710_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~582_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~710_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~582_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1064_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1064 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1064 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~966 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~966 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~966 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1065 (
// Equation(s):
// \rt_mem|s_memory~1065_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1064_combout  & ((\rt_mem|s_memory~966_q ))) # (!\rt_mem|s_memory~1064_combout  & (\rt_mem|s_memory~838_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1064_combout ))))

	.dataa(\rt_mem|s_memory~838_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1064_combout ),
	.datad(\rt_mem|s_memory~966_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1065_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1065 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1065 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \readReg2[0]~input (
	.i(readReg2[0]),
	.ibar(gnd),
	.o(\readReg2[0]~input_o ));
// synopsys translate_off
defparam \readReg2[0]~input .bus_hold = "false";
defparam \readReg2[0]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rt_mem|s_memory~678 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~678 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~678 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~806 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~806 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~806 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~550 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~550 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~550 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1066 (
// Equation(s):
// \rt_mem|s_memory~1066_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~806_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~550_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~806_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~550_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1066_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1066 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1066 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~934 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~934 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~934 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1067 (
// Equation(s):
// \rt_mem|s_memory~1067_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1066_combout  & ((\rt_mem|s_memory~934_q ))) # (!\rt_mem|s_memory~1066_combout  & (\rt_mem|s_memory~678_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1066_combout ))))

	.dataa(\rt_mem|s_memory~678_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1066_combout ),
	.datad(\rt_mem|s_memory~934_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1067_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1067 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1067 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1068 (
// Equation(s):
// \rt_mem|s_memory~1068_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~1065_combout )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~1067_combout )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~1065_combout ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~1067_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1068_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1068 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1068 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~902 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~902 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~902 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~774 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~774 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~774 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~646 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~646 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~646 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1069 (
// Equation(s):
// \rt_mem|s_memory~1069_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~774_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~646_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~774_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~646_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1069_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1069 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1069 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1030 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1030_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1030 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1030 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1070 (
// Equation(s):
// \rt_mem|s_memory~1070_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1069_combout  & ((\rt_mem|s_memory~1030_q ))) # (!\rt_mem|s_memory~1069_combout  & (\rt_mem|s_memory~902_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1069_combout ))))

	.dataa(\rt_mem|s_memory~902_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1069_combout ),
	.datad(\rt_mem|s_memory~1030_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1070_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1070 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1070 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1071 (
// Equation(s):
// \rt_mem|s_memory~1071_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1068_combout  & ((\rt_mem|s_memory~1070_combout ))) # (!\rt_mem|s_memory~1068_combout  & (\rt_mem|s_memory~1063_combout )))) # (!\readReg2[1]~input_o  & 
// (((\rt_mem|s_memory~1068_combout ))))

	.dataa(\rt_mem|s_memory~1063_combout ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1068_combout ),
	.datad(\rt_mem|s_memory~1070_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1071_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1071 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1071 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \readReg2[4]~input (
	.i(readReg2[4]),
	.ibar(gnd),
	.o(\readReg2[4]~input_o ));
// synopsys translate_off
defparam \readReg2[4]~input .bus_hold = "false";
defparam \readReg2[4]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rt_mem|s_memory~358 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~358 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~358 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~326 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~326 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~326 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~294 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~294 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~294 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1072 (
// Equation(s):
// \rt_mem|s_memory~1072_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~326_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~294_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~326_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~294_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1072_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1072 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1072 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~390 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~390 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~390 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1073 (
// Equation(s):
// \rt_mem|s_memory~1073_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1072_combout  & ((\rt_mem|s_memory~390_q ))) # (!\rt_mem|s_memory~1072_combout  & (\rt_mem|s_memory~358_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1072_combout ))))

	.dataa(\rt_mem|s_memory~358_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1072_combout ),
	.datad(\rt_mem|s_memory~390_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1073_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1073 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1073 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~198 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~198 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~198 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~230 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~230 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~230 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~166 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~166 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~166 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1074 (
// Equation(s):
// \rt_mem|s_memory~1074_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~230_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~166_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~230_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~166_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1074_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1074 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1074 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~262 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~262 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~262 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1075 (
// Equation(s):
// \rt_mem|s_memory~1075_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1074_combout  & ((\rt_mem|s_memory~262_q ))) # (!\rt_mem|s_memory~1074_combout  & (\rt_mem|s_memory~198_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1074_combout ))))

	.dataa(\rt_mem|s_memory~198_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1074_combout ),
	.datad(\rt_mem|s_memory~262_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1075_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1075 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1075 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~102 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~102 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~102 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~70 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~70 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~70 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~38 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~38 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~38 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1076 (
// Equation(s):
// \rt_mem|s_memory~1076_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~70_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~38_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~70_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~38_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1076_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1076 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1076 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~134 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~134 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~134 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1077 (
// Equation(s):
// \rt_mem|s_memory~1077_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1076_combout  & ((\rt_mem|s_memory~134_q ))) # (!\rt_mem|s_memory~1076_combout  & (\rt_mem|s_memory~102_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1076_combout ))))

	.dataa(\rt_mem|s_memory~102_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1076_combout ),
	.datad(\rt_mem|s_memory~134_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1077_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1077 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1077 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1078 (
// Equation(s):
// \rt_mem|s_memory~1078_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~1075_combout )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~1077_combout )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~1075_combout ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~1077_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1078_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1078 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1078 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~454 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~454 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~454 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~486 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~486 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~486 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~422 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~422 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~422 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1079 (
// Equation(s):
// \rt_mem|s_memory~1079_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~486_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~422_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~486_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~422_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1079_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1079 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1079 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~518 (
	.clk(\clk~input_o ),
	.d(\writeData[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~518 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~518 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1080 (
// Equation(s):
// \rt_mem|s_memory~1080_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1079_combout  & ((\rt_mem|s_memory~518_q ))) # (!\rt_mem|s_memory~1079_combout  & (\rt_mem|s_memory~454_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1079_combout ))))

	.dataa(\rt_mem|s_memory~454_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1079_combout ),
	.datad(\rt_mem|s_memory~518_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1080_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1080 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1080 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1081 (
// Equation(s):
// \rt_mem|s_memory~1081_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1078_combout  & ((\rt_mem|s_memory~1080_combout ))) # (!\rt_mem|s_memory~1078_combout  & (\rt_mem|s_memory~1073_combout )))) # (!\readReg2[3]~input_o  & 
// (((\rt_mem|s_memory~1078_combout ))))

	.dataa(\rt_mem|s_memory~1073_combout ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1078_combout ),
	.datad(\rt_mem|s_memory~1080_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1081_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1081 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1081 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|Equal0~0 (
// Equation(s):
// \rt_mem|Equal0~0_combout  = (!\readReg2[1]~input_o  & (!\readReg2[0]~input_o  & (!\readReg2[3]~input_o  & !\readReg2[2]~input_o )))

	.dataa(\readReg2[1]~input_o ),
	.datab(\readReg2[0]~input_o ),
	.datac(\readReg2[3]~input_o ),
	.datad(\readReg2[2]~input_o ),
	.cin(gnd),
	.combout(\rt_mem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|Equal0~0 .lut_mask = 16'h0001;
defparam \rt_mem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[0]~0 (
// Equation(s):
// \rt_mem|readData[0]~0_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1071_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1081_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1071_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1081_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[0]~0 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~711 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~711 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~711 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~839 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~839 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~839 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~583 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~583 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~583 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1082 (
// Equation(s):
// \rt_mem|s_memory~1082_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~839_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~583_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~839_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~583_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1082_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1082 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1082 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~967 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~967 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~967 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1083 (
// Equation(s):
// \rt_mem|s_memory~1083_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1082_combout  & ((\rt_mem|s_memory~967_q ))) # (!\rt_mem|s_memory~1082_combout  & (\rt_mem|s_memory~711_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1082_combout ))))

	.dataa(\rt_mem|s_memory~711_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1082_combout ),
	.datad(\rt_mem|s_memory~967_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1083_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1083 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1083 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~871 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~871 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~871 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~743 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~743 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~743 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~615 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~615 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~615 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1084 (
// Equation(s):
// \rt_mem|s_memory~1084_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~743_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~615_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~743_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~615_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1084_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1084 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1084 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~999 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~999 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~999 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1085 (
// Equation(s):
// \rt_mem|s_memory~1085_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1084_combout  & ((\rt_mem|s_memory~999_q ))) # (!\rt_mem|s_memory~1084_combout  & (\rt_mem|s_memory~871_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1084_combout ))))

	.dataa(\rt_mem|s_memory~871_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1084_combout ),
	.datad(\rt_mem|s_memory~999_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1085_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1085 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1085 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~807 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~807 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~807 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~679 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~679 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~679 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~551 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~551 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~551 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1086 (
// Equation(s):
// \rt_mem|s_memory~1086_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~679_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~551_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~679_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~551_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1086_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1086 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1086 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~935 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~935 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~935 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1087 (
// Equation(s):
// \rt_mem|s_memory~1087_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1086_combout  & ((\rt_mem|s_memory~935_q ))) # (!\rt_mem|s_memory~1086_combout  & (\rt_mem|s_memory~807_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1086_combout ))))

	.dataa(\rt_mem|s_memory~807_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1086_combout ),
	.datad(\rt_mem|s_memory~935_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1087_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1087 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1087 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1088 (
// Equation(s):
// \rt_mem|s_memory~1088_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~1085_combout )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~1087_combout )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~1085_combout ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~1087_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1088_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1088 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1088 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~775 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~775 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~775 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~903 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~903 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~903 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~647 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~647 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~647 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1089 (
// Equation(s):
// \rt_mem|s_memory~1089_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~903_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~647_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~903_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~647_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1089_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1089 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1089 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1031 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1031_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1031 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1031 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1090 (
// Equation(s):
// \rt_mem|s_memory~1090_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1089_combout  & ((\rt_mem|s_memory~1031_q ))) # (!\rt_mem|s_memory~1089_combout  & (\rt_mem|s_memory~775_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1089_combout ))))

	.dataa(\rt_mem|s_memory~775_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1089_combout ),
	.datad(\rt_mem|s_memory~1031_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1090_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1090 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1090 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1091 (
// Equation(s):
// \rt_mem|s_memory~1091_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1088_combout  & ((\rt_mem|s_memory~1090_combout ))) # (!\rt_mem|s_memory~1088_combout  & (\rt_mem|s_memory~1083_combout )))) # (!\readReg2[0]~input_o  & 
// (((\rt_mem|s_memory~1088_combout ))))

	.dataa(\rt_mem|s_memory~1083_combout ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1088_combout ),
	.datad(\rt_mem|s_memory~1090_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1091_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1091 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1091 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~231 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~231 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~231 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~199 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~199 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~199 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~167 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~167 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~167 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1092 (
// Equation(s):
// \rt_mem|s_memory~1092_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~199_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~167_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~199_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~167_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1092_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1092 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1092 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~263 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~263 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~263 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1093 (
// Equation(s):
// \rt_mem|s_memory~1093_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1092_combout  & ((\rt_mem|s_memory~263_q ))) # (!\rt_mem|s_memory~1092_combout  & (\rt_mem|s_memory~231_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1092_combout ))))

	.dataa(\rt_mem|s_memory~231_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1092_combout ),
	.datad(\rt_mem|s_memory~263_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1093_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1093 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1093 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~327 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~327 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~327 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~359 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~359 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~359 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~295 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~295 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~295 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1094 (
// Equation(s):
// \rt_mem|s_memory~1094_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~359_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~295_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~359_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~295_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1094_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1094 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1094 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~391 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~391 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~391 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1095 (
// Equation(s):
// \rt_mem|s_memory~1095_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1094_combout  & ((\rt_mem|s_memory~391_q ))) # (!\rt_mem|s_memory~1094_combout  & (\rt_mem|s_memory~327_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1094_combout ))))

	.dataa(\rt_mem|s_memory~327_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1094_combout ),
	.datad(\rt_mem|s_memory~391_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1095_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1095 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1095 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~71 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~71 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~71 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~103 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~103 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~103 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~39 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~39 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~39 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1096 (
// Equation(s):
// \rt_mem|s_memory~1096_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~103_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~39_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~103_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~39_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1096_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1096 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1096 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~135 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~135 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~135 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1097 (
// Equation(s):
// \rt_mem|s_memory~1097_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1096_combout  & ((\rt_mem|s_memory~135_q ))) # (!\rt_mem|s_memory~1096_combout  & (\rt_mem|s_memory~71_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1096_combout ))))

	.dataa(\rt_mem|s_memory~71_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1096_combout ),
	.datad(\rt_mem|s_memory~135_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1097_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1097 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1097 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1098 (
// Equation(s):
// \rt_mem|s_memory~1098_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~1095_combout )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~1097_combout )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~1095_combout ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~1097_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1098_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1098 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1098 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~487 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~487 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~487 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~455 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~455 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~455 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~423 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~423 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~423 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1099 (
// Equation(s):
// \rt_mem|s_memory~1099_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~455_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~423_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~455_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~423_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1099_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1099 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1099 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~519 (
	.clk(\clk~input_o ),
	.d(\writeData[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~519 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~519 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1100 (
// Equation(s):
// \rt_mem|s_memory~1100_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1099_combout  & ((\rt_mem|s_memory~519_q ))) # (!\rt_mem|s_memory~1099_combout  & (\rt_mem|s_memory~487_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1099_combout ))))

	.dataa(\rt_mem|s_memory~487_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1099_combout ),
	.datad(\rt_mem|s_memory~519_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1100_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1100 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1101 (
// Equation(s):
// \rt_mem|s_memory~1101_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1098_combout  & ((\rt_mem|s_memory~1100_combout ))) # (!\rt_mem|s_memory~1098_combout  & (\rt_mem|s_memory~1093_combout )))) # (!\readReg2[2]~input_o  & 
// (((\rt_mem|s_memory~1098_combout ))))

	.dataa(\rt_mem|s_memory~1093_combout ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1098_combout ),
	.datad(\rt_mem|s_memory~1100_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1101_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1101 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[1]~1 (
// Equation(s):
// \rt_mem|readData[1]~1_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1091_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1101_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1091_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1101_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[1]~1 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~744 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~744 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~744 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~872 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~872 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~872 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~616 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~616 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~616 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1102 (
// Equation(s):
// \rt_mem|s_memory~1102_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~872_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~616_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~872_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~616_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1102_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1102 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1102 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1000 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1000 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1000 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1103 (
// Equation(s):
// \rt_mem|s_memory~1103_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1102_combout  & ((\rt_mem|s_memory~1000_q ))) # (!\rt_mem|s_memory~1102_combout  & (\rt_mem|s_memory~744_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1102_combout ))))

	.dataa(\rt_mem|s_memory~744_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1102_combout ),
	.datad(\rt_mem|s_memory~1000_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1103_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1103 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1103 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~840 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~840 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~840 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~712 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~712 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~712 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~584 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~584 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~584 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1104 (
// Equation(s):
// \rt_mem|s_memory~1104_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~712_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~584_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~712_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~584_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1104_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1104 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1104 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~968 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~968 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~968 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1105 (
// Equation(s):
// \rt_mem|s_memory~1105_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1104_combout  & ((\rt_mem|s_memory~968_q ))) # (!\rt_mem|s_memory~1104_combout  & (\rt_mem|s_memory~840_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1104_combout ))))

	.dataa(\rt_mem|s_memory~840_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1104_combout ),
	.datad(\rt_mem|s_memory~968_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1105_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1105 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1105 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~680 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~680 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~680 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~808 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~808 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~808 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~552 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~552 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~552 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1106 (
// Equation(s):
// \rt_mem|s_memory~1106_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~808_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~552_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~808_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~552_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1106_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1106 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1106 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~936 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~936 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~936 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1107 (
// Equation(s):
// \rt_mem|s_memory~1107_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1106_combout  & ((\rt_mem|s_memory~936_q ))) # (!\rt_mem|s_memory~1106_combout  & (\rt_mem|s_memory~680_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1106_combout ))))

	.dataa(\rt_mem|s_memory~680_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1106_combout ),
	.datad(\rt_mem|s_memory~936_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1107_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1107 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1108 (
// Equation(s):
// \rt_mem|s_memory~1108_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~1105_combout )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~1107_combout )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~1105_combout ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~1107_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1108_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1108 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1108 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~904 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~904 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~904 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~776 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~776 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~776 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~648 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~648 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~648 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1109 (
// Equation(s):
// \rt_mem|s_memory~1109_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~776_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~648_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~776_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~648_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1109_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1109 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1109 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1032 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1032_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1032 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1032 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1110 (
// Equation(s):
// \rt_mem|s_memory~1110_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1109_combout  & ((\rt_mem|s_memory~1032_q ))) # (!\rt_mem|s_memory~1109_combout  & (\rt_mem|s_memory~904_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1109_combout ))))

	.dataa(\rt_mem|s_memory~904_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1109_combout ),
	.datad(\rt_mem|s_memory~1032_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1110_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1110 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1111 (
// Equation(s):
// \rt_mem|s_memory~1111_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1108_combout  & ((\rt_mem|s_memory~1110_combout ))) # (!\rt_mem|s_memory~1108_combout  & (\rt_mem|s_memory~1103_combout )))) # (!\readReg2[1]~input_o  & 
// (((\rt_mem|s_memory~1108_combout ))))

	.dataa(\rt_mem|s_memory~1103_combout ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1108_combout ),
	.datad(\rt_mem|s_memory~1110_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1111_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1111 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1111 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~360 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~360 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~360 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~328 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~328 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~328 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~296 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~296 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~296 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1112 (
// Equation(s):
// \rt_mem|s_memory~1112_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~328_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~296_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~328_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~296_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1112_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1112 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1112 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~392 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~392 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~392 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1113 (
// Equation(s):
// \rt_mem|s_memory~1113_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1112_combout  & ((\rt_mem|s_memory~392_q ))) # (!\rt_mem|s_memory~1112_combout  & (\rt_mem|s_memory~360_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1112_combout ))))

	.dataa(\rt_mem|s_memory~360_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1112_combout ),
	.datad(\rt_mem|s_memory~392_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1113_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1113 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1113 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~200 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~200 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~200 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~232 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~232 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~232 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~168 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~168 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~168 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1114 (
// Equation(s):
// \rt_mem|s_memory~1114_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~232_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~168_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~232_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~168_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1114_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1114 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1114 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~264 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~264 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~264 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1115 (
// Equation(s):
// \rt_mem|s_memory~1115_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1114_combout  & ((\rt_mem|s_memory~264_q ))) # (!\rt_mem|s_memory~1114_combout  & (\rt_mem|s_memory~200_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1114_combout ))))

	.dataa(\rt_mem|s_memory~200_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1114_combout ),
	.datad(\rt_mem|s_memory~264_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1115_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1115 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1115 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~104 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~104 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~104 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~72 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~72 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~72 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~40 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~40 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~40 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1116 (
// Equation(s):
// \rt_mem|s_memory~1116_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~72_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~40_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~72_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~40_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1116_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1116 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1116 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~136 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~136 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~136 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1117 (
// Equation(s):
// \rt_mem|s_memory~1117_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1116_combout  & ((\rt_mem|s_memory~136_q ))) # (!\rt_mem|s_memory~1116_combout  & (\rt_mem|s_memory~104_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1116_combout ))))

	.dataa(\rt_mem|s_memory~104_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1116_combout ),
	.datad(\rt_mem|s_memory~136_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1117_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1117 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1118 (
// Equation(s):
// \rt_mem|s_memory~1118_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~1115_combout )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~1117_combout )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~1115_combout ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~1117_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1118_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1118 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1118 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~456 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~456 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~456 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~488 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~488 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~488 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~424 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~424 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~424 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1119 (
// Equation(s):
// \rt_mem|s_memory~1119_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~488_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~424_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~488_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~424_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1119_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1119 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1119 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~520 (
	.clk(\clk~input_o ),
	.d(\writeData[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~520 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~520 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1120 (
// Equation(s):
// \rt_mem|s_memory~1120_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1119_combout  & ((\rt_mem|s_memory~520_q ))) # (!\rt_mem|s_memory~1119_combout  & (\rt_mem|s_memory~456_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1119_combout ))))

	.dataa(\rt_mem|s_memory~456_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1119_combout ),
	.datad(\rt_mem|s_memory~520_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1120_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1120 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1120 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1121 (
// Equation(s):
// \rt_mem|s_memory~1121_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1118_combout  & ((\rt_mem|s_memory~1120_combout ))) # (!\rt_mem|s_memory~1118_combout  & (\rt_mem|s_memory~1113_combout )))) # (!\readReg2[3]~input_o  & 
// (((\rt_mem|s_memory~1118_combout ))))

	.dataa(\rt_mem|s_memory~1113_combout ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1118_combout ),
	.datad(\rt_mem|s_memory~1120_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1121_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1121 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1121 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[2]~2 (
// Equation(s):
// \rt_mem|readData[2]~2_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1111_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1121_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1111_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1121_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[2]~2 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~713 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~713 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~713 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~841 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~841 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~841 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~585 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~585 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~585 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1122 (
// Equation(s):
// \rt_mem|s_memory~1122_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~841_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~585_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~841_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~585_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1122_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1122 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1122 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~969 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~969 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~969 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1123 (
// Equation(s):
// \rt_mem|s_memory~1123_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1122_combout  & ((\rt_mem|s_memory~969_q ))) # (!\rt_mem|s_memory~1122_combout  & (\rt_mem|s_memory~713_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1122_combout ))))

	.dataa(\rt_mem|s_memory~713_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1122_combout ),
	.datad(\rt_mem|s_memory~969_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1123_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1123 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1123 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~873 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~873 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~873 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~745 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~745 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~745 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~617 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~617 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~617 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1124 (
// Equation(s):
// \rt_mem|s_memory~1124_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~745_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~617_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~745_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~617_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1124_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1124 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1124 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1001 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1001 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1001 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1125 (
// Equation(s):
// \rt_mem|s_memory~1125_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1124_combout  & ((\rt_mem|s_memory~1001_q ))) # (!\rt_mem|s_memory~1124_combout  & (\rt_mem|s_memory~873_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1124_combout ))))

	.dataa(\rt_mem|s_memory~873_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1124_combout ),
	.datad(\rt_mem|s_memory~1001_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1125_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1125 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1125 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~809 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~809 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~809 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~681 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~681 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~681 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~553 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~553 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~553 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1126 (
// Equation(s):
// \rt_mem|s_memory~1126_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~681_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~553_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~681_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~553_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1126_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1126 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1126 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~937 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~937 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~937 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1127 (
// Equation(s):
// \rt_mem|s_memory~1127_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1126_combout  & ((\rt_mem|s_memory~937_q ))) # (!\rt_mem|s_memory~1126_combout  & (\rt_mem|s_memory~809_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1126_combout ))))

	.dataa(\rt_mem|s_memory~809_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1126_combout ),
	.datad(\rt_mem|s_memory~937_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1127_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1127 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1128 (
// Equation(s):
// \rt_mem|s_memory~1128_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~1125_combout )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~1127_combout )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~1125_combout ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~1127_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1128_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1128 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1128 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~777 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~777 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~777 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~905 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~905 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~905 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~649 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~649 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~649 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1129 (
// Equation(s):
// \rt_mem|s_memory~1129_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~905_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~649_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~905_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~649_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1129_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1129 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1129 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1033 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1033_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1033 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1033 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1130 (
// Equation(s):
// \rt_mem|s_memory~1130_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1129_combout  & ((\rt_mem|s_memory~1033_q ))) # (!\rt_mem|s_memory~1129_combout  & (\rt_mem|s_memory~777_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1129_combout ))))

	.dataa(\rt_mem|s_memory~777_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1129_combout ),
	.datad(\rt_mem|s_memory~1033_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1130_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1130 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1130 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1131 (
// Equation(s):
// \rt_mem|s_memory~1131_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1128_combout  & ((\rt_mem|s_memory~1130_combout ))) # (!\rt_mem|s_memory~1128_combout  & (\rt_mem|s_memory~1123_combout )))) # (!\readReg2[0]~input_o  & 
// (((\rt_mem|s_memory~1128_combout ))))

	.dataa(\rt_mem|s_memory~1123_combout ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1128_combout ),
	.datad(\rt_mem|s_memory~1130_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1131_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1131 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1131 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~233 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~233 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~233 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~201 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~201 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~201 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~169 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~169 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~169 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1132 (
// Equation(s):
// \rt_mem|s_memory~1132_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~201_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~169_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~201_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~169_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1132_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1132 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1132 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~265 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~265 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~265 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1133 (
// Equation(s):
// \rt_mem|s_memory~1133_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1132_combout  & ((\rt_mem|s_memory~265_q ))) # (!\rt_mem|s_memory~1132_combout  & (\rt_mem|s_memory~233_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1132_combout ))))

	.dataa(\rt_mem|s_memory~233_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1132_combout ),
	.datad(\rt_mem|s_memory~265_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1133_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1133 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1133 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~329 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~329 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~329 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~361 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~361 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~361 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~297 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~297 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~297 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1134 (
// Equation(s):
// \rt_mem|s_memory~1134_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~361_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~297_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~361_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~297_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1134_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1134 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1134 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~393 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~393 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~393 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1135 (
// Equation(s):
// \rt_mem|s_memory~1135_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1134_combout  & ((\rt_mem|s_memory~393_q ))) # (!\rt_mem|s_memory~1134_combout  & (\rt_mem|s_memory~329_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1134_combout ))))

	.dataa(\rt_mem|s_memory~329_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1134_combout ),
	.datad(\rt_mem|s_memory~393_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1135_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1135 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1135 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~73 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~73 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~73 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~105 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~105 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~105 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~41 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~41 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~41 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1136 (
// Equation(s):
// \rt_mem|s_memory~1136_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~105_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~41_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~105_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~41_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1136_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1136 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1136 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~137 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~137 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~137 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1137 (
// Equation(s):
// \rt_mem|s_memory~1137_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1136_combout  & ((\rt_mem|s_memory~137_q ))) # (!\rt_mem|s_memory~1136_combout  & (\rt_mem|s_memory~73_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1136_combout ))))

	.dataa(\rt_mem|s_memory~73_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1136_combout ),
	.datad(\rt_mem|s_memory~137_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1137_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1137 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1138 (
// Equation(s):
// \rt_mem|s_memory~1138_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~1135_combout )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~1137_combout )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~1135_combout ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~1137_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1138_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1138 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1138 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~489 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~489 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~489 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~457 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~457 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~457 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~425 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~425 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~425 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1139 (
// Equation(s):
// \rt_mem|s_memory~1139_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~457_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~425_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~457_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~425_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1139_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1139 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1139 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~521 (
	.clk(\clk~input_o ),
	.d(\writeData[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~521 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~521 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1140 (
// Equation(s):
// \rt_mem|s_memory~1140_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1139_combout  & ((\rt_mem|s_memory~521_q ))) # (!\rt_mem|s_memory~1139_combout  & (\rt_mem|s_memory~489_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1139_combout ))))

	.dataa(\rt_mem|s_memory~489_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1139_combout ),
	.datad(\rt_mem|s_memory~521_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1140_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1140 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1140 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1141 (
// Equation(s):
// \rt_mem|s_memory~1141_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1138_combout  & ((\rt_mem|s_memory~1140_combout ))) # (!\rt_mem|s_memory~1138_combout  & (\rt_mem|s_memory~1133_combout )))) # (!\readReg2[2]~input_o  & 
// (((\rt_mem|s_memory~1138_combout ))))

	.dataa(\rt_mem|s_memory~1133_combout ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1138_combout ),
	.datad(\rt_mem|s_memory~1140_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1141_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1141 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1141 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[3]~3 (
// Equation(s):
// \rt_mem|readData[3]~3_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1131_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1141_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1131_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1141_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[3]~3 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~746 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~746 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~746 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~874 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~874 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~874 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~618 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~618 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~618 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1142 (
// Equation(s):
// \rt_mem|s_memory~1142_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~874_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~618_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~874_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~618_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1142_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1142 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1142 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1002 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1002 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1002 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1143 (
// Equation(s):
// \rt_mem|s_memory~1143_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1142_combout  & ((\rt_mem|s_memory~1002_q ))) # (!\rt_mem|s_memory~1142_combout  & (\rt_mem|s_memory~746_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1142_combout ))))

	.dataa(\rt_mem|s_memory~746_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1142_combout ),
	.datad(\rt_mem|s_memory~1002_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1143_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1143 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1143 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~842 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~842 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~842 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~714 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~714 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~714 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~586 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~586 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~586 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1144 (
// Equation(s):
// \rt_mem|s_memory~1144_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~714_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~586_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~714_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~586_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1144_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1144 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1144 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~970 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~970 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~970 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1145 (
// Equation(s):
// \rt_mem|s_memory~1145_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1144_combout  & ((\rt_mem|s_memory~970_q ))) # (!\rt_mem|s_memory~1144_combout  & (\rt_mem|s_memory~842_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1144_combout ))))

	.dataa(\rt_mem|s_memory~842_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1144_combout ),
	.datad(\rt_mem|s_memory~970_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1145_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1145 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1145 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~682 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~682 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~682 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~810 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~810 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~810 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~554 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~554 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~554 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1146 (
// Equation(s):
// \rt_mem|s_memory~1146_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~810_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~554_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~810_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~554_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1146_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1146 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1146 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~938 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~938 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~938 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1147 (
// Equation(s):
// \rt_mem|s_memory~1147_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1146_combout  & ((\rt_mem|s_memory~938_q ))) # (!\rt_mem|s_memory~1146_combout  & (\rt_mem|s_memory~682_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1146_combout ))))

	.dataa(\rt_mem|s_memory~682_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1146_combout ),
	.datad(\rt_mem|s_memory~938_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1147_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1147 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1147 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1148 (
// Equation(s):
// \rt_mem|s_memory~1148_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~1145_combout )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~1147_combout )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~1145_combout ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~1147_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1148_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1148 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1148 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~906 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~906 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~906 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~778 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~778 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~778 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~650 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~650 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~650 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1149 (
// Equation(s):
// \rt_mem|s_memory~1149_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~778_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~650_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~778_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~650_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1149_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1149 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1149 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1034 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1034_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1034 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1034 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1150 (
// Equation(s):
// \rt_mem|s_memory~1150_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1149_combout  & ((\rt_mem|s_memory~1034_q ))) # (!\rt_mem|s_memory~1149_combout  & (\rt_mem|s_memory~906_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1149_combout ))))

	.dataa(\rt_mem|s_memory~906_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1149_combout ),
	.datad(\rt_mem|s_memory~1034_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1150_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1150 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1150 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1151 (
// Equation(s):
// \rt_mem|s_memory~1151_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1148_combout  & ((\rt_mem|s_memory~1150_combout ))) # (!\rt_mem|s_memory~1148_combout  & (\rt_mem|s_memory~1143_combout )))) # (!\readReg2[1]~input_o  & 
// (((\rt_mem|s_memory~1148_combout ))))

	.dataa(\rt_mem|s_memory~1143_combout ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1148_combout ),
	.datad(\rt_mem|s_memory~1150_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1151_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1151 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1151 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~362 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~362 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~362 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~330 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~330 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~330 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~298 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~298 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~298 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1152 (
// Equation(s):
// \rt_mem|s_memory~1152_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~330_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~298_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~330_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~298_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1152_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1152 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1152 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~394 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~394 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~394 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1153 (
// Equation(s):
// \rt_mem|s_memory~1153_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1152_combout  & ((\rt_mem|s_memory~394_q ))) # (!\rt_mem|s_memory~1152_combout  & (\rt_mem|s_memory~362_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1152_combout ))))

	.dataa(\rt_mem|s_memory~362_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1152_combout ),
	.datad(\rt_mem|s_memory~394_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1153_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1153 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1153 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~202 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~202 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~202 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~234 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~234 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~234 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~170 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~170 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~170 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1154 (
// Equation(s):
// \rt_mem|s_memory~1154_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~234_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~170_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~234_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~170_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1154_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1154 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1154 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~266 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~266 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~266 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1155 (
// Equation(s):
// \rt_mem|s_memory~1155_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1154_combout  & ((\rt_mem|s_memory~266_q ))) # (!\rt_mem|s_memory~1154_combout  & (\rt_mem|s_memory~202_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1154_combout ))))

	.dataa(\rt_mem|s_memory~202_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1154_combout ),
	.datad(\rt_mem|s_memory~266_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1155_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1155 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1155 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~106 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~106 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~106 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~74 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~74 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~74 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~42 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~42 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~42 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1156 (
// Equation(s):
// \rt_mem|s_memory~1156_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~74_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~42_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~74_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~42_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1156_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1156 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1156 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~138 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~138 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~138 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1157 (
// Equation(s):
// \rt_mem|s_memory~1157_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1156_combout  & ((\rt_mem|s_memory~138_q ))) # (!\rt_mem|s_memory~1156_combout  & (\rt_mem|s_memory~106_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1156_combout ))))

	.dataa(\rt_mem|s_memory~106_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1156_combout ),
	.datad(\rt_mem|s_memory~138_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1157_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1157 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1157 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1158 (
// Equation(s):
// \rt_mem|s_memory~1158_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~1155_combout )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~1157_combout )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~1155_combout ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~1157_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1158_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1158 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1158 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~458 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~458 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~458 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~490 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~490 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~490 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~426 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~426 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~426 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1159 (
// Equation(s):
// \rt_mem|s_memory~1159_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~490_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~426_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~490_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~426_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1159_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1159 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1159 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~522 (
	.clk(\clk~input_o ),
	.d(\writeData[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~522 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~522 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1160 (
// Equation(s):
// \rt_mem|s_memory~1160_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1159_combout  & ((\rt_mem|s_memory~522_q ))) # (!\rt_mem|s_memory~1159_combout  & (\rt_mem|s_memory~458_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1159_combout ))))

	.dataa(\rt_mem|s_memory~458_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1159_combout ),
	.datad(\rt_mem|s_memory~522_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1160_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1160 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1160 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1161 (
// Equation(s):
// \rt_mem|s_memory~1161_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1158_combout  & ((\rt_mem|s_memory~1160_combout ))) # (!\rt_mem|s_memory~1158_combout  & (\rt_mem|s_memory~1153_combout )))) # (!\readReg2[3]~input_o  & 
// (((\rt_mem|s_memory~1158_combout ))))

	.dataa(\rt_mem|s_memory~1153_combout ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1158_combout ),
	.datad(\rt_mem|s_memory~1160_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1161_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1161 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1161 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[4]~4 (
// Equation(s):
// \rt_mem|readData[4]~4_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1151_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1161_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1151_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1161_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[4]~4 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~715 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~715 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~715 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~843 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~843 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~843 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~587 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~587 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~587 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1162 (
// Equation(s):
// \rt_mem|s_memory~1162_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~843_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~587_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~843_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~587_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1162_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1162 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1162 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~971 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~971 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~971 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1163 (
// Equation(s):
// \rt_mem|s_memory~1163_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1162_combout  & ((\rt_mem|s_memory~971_q ))) # (!\rt_mem|s_memory~1162_combout  & (\rt_mem|s_memory~715_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1162_combout ))))

	.dataa(\rt_mem|s_memory~715_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1162_combout ),
	.datad(\rt_mem|s_memory~971_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1163_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1163 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1163 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~875 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~875 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~875 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~747 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~747 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~747 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~619 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~619 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~619 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1164 (
// Equation(s):
// \rt_mem|s_memory~1164_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~747_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~619_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~747_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~619_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1164_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1164 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1164 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1003 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1003 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1003 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1165 (
// Equation(s):
// \rt_mem|s_memory~1165_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1164_combout  & ((\rt_mem|s_memory~1003_q ))) # (!\rt_mem|s_memory~1164_combout  & (\rt_mem|s_memory~875_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1164_combout ))))

	.dataa(\rt_mem|s_memory~875_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1164_combout ),
	.datad(\rt_mem|s_memory~1003_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1165_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1165 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1165 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~811 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~811 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~811 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~683 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~683 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~683 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~555 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~555 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~555 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1166 (
// Equation(s):
// \rt_mem|s_memory~1166_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~683_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~555_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~683_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~555_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1166_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1166 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1166 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~939 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~939 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~939 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1167 (
// Equation(s):
// \rt_mem|s_memory~1167_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1166_combout  & ((\rt_mem|s_memory~939_q ))) # (!\rt_mem|s_memory~1166_combout  & (\rt_mem|s_memory~811_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1166_combout ))))

	.dataa(\rt_mem|s_memory~811_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1166_combout ),
	.datad(\rt_mem|s_memory~939_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1167_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1167 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1167 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1168 (
// Equation(s):
// \rt_mem|s_memory~1168_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~1165_combout )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~1167_combout )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~1165_combout ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~1167_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1168_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1168 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1168 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~779 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~779 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~779 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~907 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~907 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~907 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~651 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~651 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~651 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1169 (
// Equation(s):
// \rt_mem|s_memory~1169_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~907_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~651_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~907_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~651_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1169_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1169 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1169 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1035 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1035_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1035 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1035 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1170 (
// Equation(s):
// \rt_mem|s_memory~1170_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1169_combout  & ((\rt_mem|s_memory~1035_q ))) # (!\rt_mem|s_memory~1169_combout  & (\rt_mem|s_memory~779_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1169_combout ))))

	.dataa(\rt_mem|s_memory~779_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1169_combout ),
	.datad(\rt_mem|s_memory~1035_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1170_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1170 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1170 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1171 (
// Equation(s):
// \rt_mem|s_memory~1171_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1168_combout  & ((\rt_mem|s_memory~1170_combout ))) # (!\rt_mem|s_memory~1168_combout  & (\rt_mem|s_memory~1163_combout )))) # (!\readReg2[0]~input_o  & 
// (((\rt_mem|s_memory~1168_combout ))))

	.dataa(\rt_mem|s_memory~1163_combout ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1168_combout ),
	.datad(\rt_mem|s_memory~1170_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1171_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1171 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1171 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~235 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~235 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~235 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~203 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~203 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~203 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~171 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~171 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~171 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1172 (
// Equation(s):
// \rt_mem|s_memory~1172_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~203_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~171_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~203_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~171_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1172_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1172 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1172 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~267 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~267 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~267 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1173 (
// Equation(s):
// \rt_mem|s_memory~1173_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1172_combout  & ((\rt_mem|s_memory~267_q ))) # (!\rt_mem|s_memory~1172_combout  & (\rt_mem|s_memory~235_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1172_combout ))))

	.dataa(\rt_mem|s_memory~235_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1172_combout ),
	.datad(\rt_mem|s_memory~267_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1173_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1173 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1173 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~331 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~331 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~331 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~363 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~363 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~363 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~299 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~299 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~299 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1174 (
// Equation(s):
// \rt_mem|s_memory~1174_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~363_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~299_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~363_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~299_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1174_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1174 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1174 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~395 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~395 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~395 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1175 (
// Equation(s):
// \rt_mem|s_memory~1175_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1174_combout  & ((\rt_mem|s_memory~395_q ))) # (!\rt_mem|s_memory~1174_combout  & (\rt_mem|s_memory~331_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1174_combout ))))

	.dataa(\rt_mem|s_memory~331_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1174_combout ),
	.datad(\rt_mem|s_memory~395_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1175_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1175 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1175 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~75 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~75 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~75 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~107 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~107 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~107 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~43 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~43 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~43 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1176 (
// Equation(s):
// \rt_mem|s_memory~1176_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~107_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~43_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~107_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~43_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1176_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1176 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1176 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~139 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~139 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~139 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1177 (
// Equation(s):
// \rt_mem|s_memory~1177_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1176_combout  & ((\rt_mem|s_memory~139_q ))) # (!\rt_mem|s_memory~1176_combout  & (\rt_mem|s_memory~75_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1176_combout ))))

	.dataa(\rt_mem|s_memory~75_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1176_combout ),
	.datad(\rt_mem|s_memory~139_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1177_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1177 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1177 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1178 (
// Equation(s):
// \rt_mem|s_memory~1178_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~1175_combout )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~1177_combout )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~1175_combout ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~1177_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1178_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1178 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1178 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~491 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~491 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~491 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~459 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~459 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~459 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~427 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~427 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~427 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1179 (
// Equation(s):
// \rt_mem|s_memory~1179_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~459_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~427_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~459_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~427_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1179_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1179 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1179 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~523 (
	.clk(\clk~input_o ),
	.d(\writeData[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~523 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~523 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1180 (
// Equation(s):
// \rt_mem|s_memory~1180_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1179_combout  & ((\rt_mem|s_memory~523_q ))) # (!\rt_mem|s_memory~1179_combout  & (\rt_mem|s_memory~491_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1179_combout ))))

	.dataa(\rt_mem|s_memory~491_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1179_combout ),
	.datad(\rt_mem|s_memory~523_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1180_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1180 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1180 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1181 (
// Equation(s):
// \rt_mem|s_memory~1181_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1178_combout  & ((\rt_mem|s_memory~1180_combout ))) # (!\rt_mem|s_memory~1178_combout  & (\rt_mem|s_memory~1173_combout )))) # (!\readReg2[2]~input_o  & 
// (((\rt_mem|s_memory~1178_combout ))))

	.dataa(\rt_mem|s_memory~1173_combout ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1178_combout ),
	.datad(\rt_mem|s_memory~1180_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1181_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1181 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1181 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[5]~5 (
// Equation(s):
// \rt_mem|readData[5]~5_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1171_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1181_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1171_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1181_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[5]~5 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~748 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~748 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~748 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~876 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~876 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~876 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~620 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~620 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~620 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1182 (
// Equation(s):
// \rt_mem|s_memory~1182_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~876_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~620_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~876_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~620_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1182_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1182 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1182 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1004 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1004 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1004 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1183 (
// Equation(s):
// \rt_mem|s_memory~1183_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1182_combout  & ((\rt_mem|s_memory~1004_q ))) # (!\rt_mem|s_memory~1182_combout  & (\rt_mem|s_memory~748_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1182_combout ))))

	.dataa(\rt_mem|s_memory~748_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1182_combout ),
	.datad(\rt_mem|s_memory~1004_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1183_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1183 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1183 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~844 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~844 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~844 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~716 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~716 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~716 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~588 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~588 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~588 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1184 (
// Equation(s):
// \rt_mem|s_memory~1184_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~716_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~588_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~716_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~588_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1184_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1184 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1184 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~972 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~972 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~972 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1185 (
// Equation(s):
// \rt_mem|s_memory~1185_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1184_combout  & ((\rt_mem|s_memory~972_q ))) # (!\rt_mem|s_memory~1184_combout  & (\rt_mem|s_memory~844_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1184_combout ))))

	.dataa(\rt_mem|s_memory~844_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1184_combout ),
	.datad(\rt_mem|s_memory~972_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1185_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1185 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1185 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~684 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~684 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~684 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~812 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~812 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~812 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~556 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~556 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~556 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1186 (
// Equation(s):
// \rt_mem|s_memory~1186_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~812_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~556_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~812_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~556_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1186_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1186 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1186 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~940 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~940 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~940 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1187 (
// Equation(s):
// \rt_mem|s_memory~1187_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1186_combout  & ((\rt_mem|s_memory~940_q ))) # (!\rt_mem|s_memory~1186_combout  & (\rt_mem|s_memory~684_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1186_combout ))))

	.dataa(\rt_mem|s_memory~684_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1186_combout ),
	.datad(\rt_mem|s_memory~940_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1187_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1187 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1187 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1188 (
// Equation(s):
// \rt_mem|s_memory~1188_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~1185_combout )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~1187_combout )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~1185_combout ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~1187_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1188_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1188 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1188 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~908 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~908 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~908 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~780 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~780 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~780 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~652 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~652 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~652 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1189 (
// Equation(s):
// \rt_mem|s_memory~1189_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~780_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~652_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~780_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~652_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1189_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1189 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1189 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1036 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1036_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1036 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1036 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1190 (
// Equation(s):
// \rt_mem|s_memory~1190_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1189_combout  & ((\rt_mem|s_memory~1036_q ))) # (!\rt_mem|s_memory~1189_combout  & (\rt_mem|s_memory~908_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1189_combout ))))

	.dataa(\rt_mem|s_memory~908_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1189_combout ),
	.datad(\rt_mem|s_memory~1036_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1190_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1190 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1190 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1191 (
// Equation(s):
// \rt_mem|s_memory~1191_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1188_combout  & ((\rt_mem|s_memory~1190_combout ))) # (!\rt_mem|s_memory~1188_combout  & (\rt_mem|s_memory~1183_combout )))) # (!\readReg2[1]~input_o  & 
// (((\rt_mem|s_memory~1188_combout ))))

	.dataa(\rt_mem|s_memory~1183_combout ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1188_combout ),
	.datad(\rt_mem|s_memory~1190_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1191_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1191 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1191 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~364 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~364 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~364 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~332 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~332 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~332 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~300 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~300 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~300 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1192 (
// Equation(s):
// \rt_mem|s_memory~1192_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~332_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~300_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~332_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~300_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1192_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1192 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1192 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~396 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~396 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~396 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1193 (
// Equation(s):
// \rt_mem|s_memory~1193_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1192_combout  & ((\rt_mem|s_memory~396_q ))) # (!\rt_mem|s_memory~1192_combout  & (\rt_mem|s_memory~364_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1192_combout ))))

	.dataa(\rt_mem|s_memory~364_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1192_combout ),
	.datad(\rt_mem|s_memory~396_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1193_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1193 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1193 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~204 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~204 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~204 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~236 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~236 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~236 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~172 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~172 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~172 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1194 (
// Equation(s):
// \rt_mem|s_memory~1194_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~236_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~172_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~236_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~172_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1194_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1194 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1194 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~268 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~268 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~268 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1195 (
// Equation(s):
// \rt_mem|s_memory~1195_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1194_combout  & ((\rt_mem|s_memory~268_q ))) # (!\rt_mem|s_memory~1194_combout  & (\rt_mem|s_memory~204_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1194_combout ))))

	.dataa(\rt_mem|s_memory~204_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1194_combout ),
	.datad(\rt_mem|s_memory~268_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1195_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1195 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1195 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~108 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~108 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~108 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~76 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~76 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~76 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~44 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~44 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~44 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1196 (
// Equation(s):
// \rt_mem|s_memory~1196_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~76_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~44_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~76_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~44_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1196_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1196 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1196 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~140 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~140 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~140 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1197 (
// Equation(s):
// \rt_mem|s_memory~1197_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1196_combout  & ((\rt_mem|s_memory~140_q ))) # (!\rt_mem|s_memory~1196_combout  & (\rt_mem|s_memory~108_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1196_combout ))))

	.dataa(\rt_mem|s_memory~108_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1196_combout ),
	.datad(\rt_mem|s_memory~140_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1197_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1197 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1197 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1198 (
// Equation(s):
// \rt_mem|s_memory~1198_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~1195_combout )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~1197_combout )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~1195_combout ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~1197_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1198_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1198 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1198 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~460 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~460 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~460 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~492 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~492 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~492 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~428 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~428 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~428 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1199 (
// Equation(s):
// \rt_mem|s_memory~1199_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~492_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~428_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~492_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~428_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1199_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1199 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1199 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~524 (
	.clk(\clk~input_o ),
	.d(\writeData[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~524 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~524 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1200 (
// Equation(s):
// \rt_mem|s_memory~1200_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1199_combout  & ((\rt_mem|s_memory~524_q ))) # (!\rt_mem|s_memory~1199_combout  & (\rt_mem|s_memory~460_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1199_combout ))))

	.dataa(\rt_mem|s_memory~460_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1199_combout ),
	.datad(\rt_mem|s_memory~524_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1200_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1200 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1200 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1201 (
// Equation(s):
// \rt_mem|s_memory~1201_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1198_combout  & ((\rt_mem|s_memory~1200_combout ))) # (!\rt_mem|s_memory~1198_combout  & (\rt_mem|s_memory~1193_combout )))) # (!\readReg2[3]~input_o  & 
// (((\rt_mem|s_memory~1198_combout ))))

	.dataa(\rt_mem|s_memory~1193_combout ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1198_combout ),
	.datad(\rt_mem|s_memory~1200_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1201_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1201 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1201 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[6]~6 (
// Equation(s):
// \rt_mem|readData[6]~6_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1191_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1201_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1191_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1201_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[6]~6 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~717 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~717 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~717 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~845 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~845 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~845 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~589 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~589 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~589 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1202 (
// Equation(s):
// \rt_mem|s_memory~1202_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~845_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~589_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~845_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~589_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1202_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1202 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1202 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~973 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~973 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~973 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1203 (
// Equation(s):
// \rt_mem|s_memory~1203_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1202_combout  & ((\rt_mem|s_memory~973_q ))) # (!\rt_mem|s_memory~1202_combout  & (\rt_mem|s_memory~717_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1202_combout ))))

	.dataa(\rt_mem|s_memory~717_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1202_combout ),
	.datad(\rt_mem|s_memory~973_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1203_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1203 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1203 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~877 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~877 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~877 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~749 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~749 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~749 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~621 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~621 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~621 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1204 (
// Equation(s):
// \rt_mem|s_memory~1204_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~749_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~621_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~749_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~621_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1204_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1204 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1204 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1005 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1005 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1005 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1205 (
// Equation(s):
// \rt_mem|s_memory~1205_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1204_combout  & ((\rt_mem|s_memory~1005_q ))) # (!\rt_mem|s_memory~1204_combout  & (\rt_mem|s_memory~877_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1204_combout ))))

	.dataa(\rt_mem|s_memory~877_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1204_combout ),
	.datad(\rt_mem|s_memory~1005_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1205_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1205 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1205 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~813 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~813 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~813 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~685 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~685 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~685 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~557 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~557 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~557 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1206 (
// Equation(s):
// \rt_mem|s_memory~1206_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~685_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~557_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~685_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~557_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1206_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1206 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1206 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~941 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~941 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~941 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1207 (
// Equation(s):
// \rt_mem|s_memory~1207_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1206_combout  & ((\rt_mem|s_memory~941_q ))) # (!\rt_mem|s_memory~1206_combout  & (\rt_mem|s_memory~813_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1206_combout ))))

	.dataa(\rt_mem|s_memory~813_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1206_combout ),
	.datad(\rt_mem|s_memory~941_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1207_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1207 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1207 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1208 (
// Equation(s):
// \rt_mem|s_memory~1208_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~1205_combout )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~1207_combout )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~1205_combout ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~1207_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1208_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1208 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1208 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~781 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~781 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~781 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~909 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~909 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~909 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~653 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~653 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~653 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1209 (
// Equation(s):
// \rt_mem|s_memory~1209_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~909_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~653_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~909_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~653_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1209_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1209 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1209 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1037 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1037_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1037 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1037 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1210 (
// Equation(s):
// \rt_mem|s_memory~1210_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1209_combout  & ((\rt_mem|s_memory~1037_q ))) # (!\rt_mem|s_memory~1209_combout  & (\rt_mem|s_memory~781_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1209_combout ))))

	.dataa(\rt_mem|s_memory~781_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1209_combout ),
	.datad(\rt_mem|s_memory~1037_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1210_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1210 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1210 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1211 (
// Equation(s):
// \rt_mem|s_memory~1211_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1208_combout  & ((\rt_mem|s_memory~1210_combout ))) # (!\rt_mem|s_memory~1208_combout  & (\rt_mem|s_memory~1203_combout )))) # (!\readReg2[0]~input_o  & 
// (((\rt_mem|s_memory~1208_combout ))))

	.dataa(\rt_mem|s_memory~1203_combout ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1208_combout ),
	.datad(\rt_mem|s_memory~1210_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1211_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1211 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1211 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~237 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~237 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~237 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~205 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~205 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~205 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~173 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~173 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~173 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1212 (
// Equation(s):
// \rt_mem|s_memory~1212_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~205_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~173_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~205_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~173_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1212_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1212 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1212 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~269 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~269 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~269 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1213 (
// Equation(s):
// \rt_mem|s_memory~1213_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1212_combout  & ((\rt_mem|s_memory~269_q ))) # (!\rt_mem|s_memory~1212_combout  & (\rt_mem|s_memory~237_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1212_combout ))))

	.dataa(\rt_mem|s_memory~237_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1212_combout ),
	.datad(\rt_mem|s_memory~269_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1213_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1213 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1213 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~333 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~333 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~333 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~365 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~365 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~365 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~301 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~301 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~301 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1214 (
// Equation(s):
// \rt_mem|s_memory~1214_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~365_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~301_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~365_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~301_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1214_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1214 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1214 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~397 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~397 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~397 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1215 (
// Equation(s):
// \rt_mem|s_memory~1215_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1214_combout  & ((\rt_mem|s_memory~397_q ))) # (!\rt_mem|s_memory~1214_combout  & (\rt_mem|s_memory~333_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1214_combout ))))

	.dataa(\rt_mem|s_memory~333_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1214_combout ),
	.datad(\rt_mem|s_memory~397_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1215_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1215 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1215 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~77 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~77 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~77 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~109 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~109 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~109 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~45 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~45 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~45 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1216 (
// Equation(s):
// \rt_mem|s_memory~1216_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~109_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~45_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~109_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~45_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1216_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1216 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1216 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~141 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~141 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~141 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1217 (
// Equation(s):
// \rt_mem|s_memory~1217_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1216_combout  & ((\rt_mem|s_memory~141_q ))) # (!\rt_mem|s_memory~1216_combout  & (\rt_mem|s_memory~77_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1216_combout ))))

	.dataa(\rt_mem|s_memory~77_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1216_combout ),
	.datad(\rt_mem|s_memory~141_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1217_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1217 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1217 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1218 (
// Equation(s):
// \rt_mem|s_memory~1218_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~1215_combout )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~1217_combout )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~1215_combout ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~1217_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1218_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1218 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1218 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~493 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~493 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~493 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~461 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~461 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~461 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~429 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~429 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~429 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1219 (
// Equation(s):
// \rt_mem|s_memory~1219_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~461_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~429_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~461_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~429_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1219_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1219 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1219 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~525 (
	.clk(\clk~input_o ),
	.d(\writeData[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~525 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~525 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1220 (
// Equation(s):
// \rt_mem|s_memory~1220_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1219_combout  & ((\rt_mem|s_memory~525_q ))) # (!\rt_mem|s_memory~1219_combout  & (\rt_mem|s_memory~493_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1219_combout ))))

	.dataa(\rt_mem|s_memory~493_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1219_combout ),
	.datad(\rt_mem|s_memory~525_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1220_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1220 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1220 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1221 (
// Equation(s):
// \rt_mem|s_memory~1221_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1218_combout  & ((\rt_mem|s_memory~1220_combout ))) # (!\rt_mem|s_memory~1218_combout  & (\rt_mem|s_memory~1213_combout )))) # (!\readReg2[2]~input_o  & 
// (((\rt_mem|s_memory~1218_combout ))))

	.dataa(\rt_mem|s_memory~1213_combout ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1218_combout ),
	.datad(\rt_mem|s_memory~1220_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1221_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1221 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1221 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[7]~7 (
// Equation(s):
// \rt_mem|readData[7]~7_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1211_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1221_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1211_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1221_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[7]~7 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~750 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~750 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~750 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~878 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~878 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~878 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~622 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~622 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~622 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1222 (
// Equation(s):
// \rt_mem|s_memory~1222_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~878_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~622_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~878_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~622_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1222_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1222 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1222 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1006 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1006 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1006 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1223 (
// Equation(s):
// \rt_mem|s_memory~1223_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1222_combout  & ((\rt_mem|s_memory~1006_q ))) # (!\rt_mem|s_memory~1222_combout  & (\rt_mem|s_memory~750_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1222_combout ))))

	.dataa(\rt_mem|s_memory~750_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1222_combout ),
	.datad(\rt_mem|s_memory~1006_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1223_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1223 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1223 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~846 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~846 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~846 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~718 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~718 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~718 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~590 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~590 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~590 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1224 (
// Equation(s):
// \rt_mem|s_memory~1224_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~718_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~590_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~718_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~590_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1224_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1224 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1224 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~974 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~974 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~974 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1225 (
// Equation(s):
// \rt_mem|s_memory~1225_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1224_combout  & ((\rt_mem|s_memory~974_q ))) # (!\rt_mem|s_memory~1224_combout  & (\rt_mem|s_memory~846_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1224_combout ))))

	.dataa(\rt_mem|s_memory~846_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1224_combout ),
	.datad(\rt_mem|s_memory~974_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1225_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1225 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1225 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~686 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~686 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~686 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~814 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~814 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~814 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~558 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~558 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~558 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1226 (
// Equation(s):
// \rt_mem|s_memory~1226_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~814_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~558_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~814_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~558_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1226_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1226 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1226 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~942 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~942 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~942 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1227 (
// Equation(s):
// \rt_mem|s_memory~1227_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1226_combout  & ((\rt_mem|s_memory~942_q ))) # (!\rt_mem|s_memory~1226_combout  & (\rt_mem|s_memory~686_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1226_combout ))))

	.dataa(\rt_mem|s_memory~686_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1226_combout ),
	.datad(\rt_mem|s_memory~942_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1227_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1227 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1227 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1228 (
// Equation(s):
// \rt_mem|s_memory~1228_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~1225_combout )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~1227_combout )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~1225_combout ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~1227_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1228_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1228 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1228 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~910 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~910 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~910 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~782 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~782 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~782 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~654 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~654 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~654 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1229 (
// Equation(s):
// \rt_mem|s_memory~1229_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~782_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~654_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~782_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~654_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1229_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1229 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1229 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1038 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1038_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1038 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1038 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1230 (
// Equation(s):
// \rt_mem|s_memory~1230_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1229_combout  & ((\rt_mem|s_memory~1038_q ))) # (!\rt_mem|s_memory~1229_combout  & (\rt_mem|s_memory~910_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1229_combout ))))

	.dataa(\rt_mem|s_memory~910_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1229_combout ),
	.datad(\rt_mem|s_memory~1038_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1230_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1230 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1230 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1231 (
// Equation(s):
// \rt_mem|s_memory~1231_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1228_combout  & ((\rt_mem|s_memory~1230_combout ))) # (!\rt_mem|s_memory~1228_combout  & (\rt_mem|s_memory~1223_combout )))) # (!\readReg2[1]~input_o  & 
// (((\rt_mem|s_memory~1228_combout ))))

	.dataa(\rt_mem|s_memory~1223_combout ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1228_combout ),
	.datad(\rt_mem|s_memory~1230_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1231_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1231 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1231 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~366 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~366 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~366 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~334 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~334 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~334 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~302 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~302 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~302 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1232 (
// Equation(s):
// \rt_mem|s_memory~1232_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~334_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~302_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~334_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~302_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1232_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1232 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1232 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~398 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~398 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~398 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1233 (
// Equation(s):
// \rt_mem|s_memory~1233_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1232_combout  & ((\rt_mem|s_memory~398_q ))) # (!\rt_mem|s_memory~1232_combout  & (\rt_mem|s_memory~366_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1232_combout ))))

	.dataa(\rt_mem|s_memory~366_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1232_combout ),
	.datad(\rt_mem|s_memory~398_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1233_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1233 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1233 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~206 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~206 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~206 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~238 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~238 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~238 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~174 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~174 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~174 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1234 (
// Equation(s):
// \rt_mem|s_memory~1234_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~238_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~174_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~238_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~174_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1234_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1234 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1234 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~270 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~270 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~270 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1235 (
// Equation(s):
// \rt_mem|s_memory~1235_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1234_combout  & ((\rt_mem|s_memory~270_q ))) # (!\rt_mem|s_memory~1234_combout  & (\rt_mem|s_memory~206_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1234_combout ))))

	.dataa(\rt_mem|s_memory~206_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1234_combout ),
	.datad(\rt_mem|s_memory~270_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1235_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1235 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1235 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~110 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~110 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~110 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~78 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~78 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~78 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~46 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~46 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~46 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1236 (
// Equation(s):
// \rt_mem|s_memory~1236_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~78_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~46_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~78_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~46_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1236_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1236 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1236 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~142 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~142 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~142 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1237 (
// Equation(s):
// \rt_mem|s_memory~1237_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1236_combout  & ((\rt_mem|s_memory~142_q ))) # (!\rt_mem|s_memory~1236_combout  & (\rt_mem|s_memory~110_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1236_combout ))))

	.dataa(\rt_mem|s_memory~110_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1236_combout ),
	.datad(\rt_mem|s_memory~142_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1237_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1237 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1237 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1238 (
// Equation(s):
// \rt_mem|s_memory~1238_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~1235_combout )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~1237_combout )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~1235_combout ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~1237_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1238_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1238 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1238 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~462 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~462 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~462 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~494 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~494 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~494 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~430 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~430 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~430 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1239 (
// Equation(s):
// \rt_mem|s_memory~1239_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~494_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~430_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~494_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~430_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1239_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1239 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1239 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~526 (
	.clk(\clk~input_o ),
	.d(\writeData[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~526 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~526 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1240 (
// Equation(s):
// \rt_mem|s_memory~1240_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1239_combout  & ((\rt_mem|s_memory~526_q ))) # (!\rt_mem|s_memory~1239_combout  & (\rt_mem|s_memory~462_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1239_combout ))))

	.dataa(\rt_mem|s_memory~462_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1239_combout ),
	.datad(\rt_mem|s_memory~526_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1240_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1240 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1240 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1241 (
// Equation(s):
// \rt_mem|s_memory~1241_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1238_combout  & ((\rt_mem|s_memory~1240_combout ))) # (!\rt_mem|s_memory~1238_combout  & (\rt_mem|s_memory~1233_combout )))) # (!\readReg2[3]~input_o  & 
// (((\rt_mem|s_memory~1238_combout ))))

	.dataa(\rt_mem|s_memory~1233_combout ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1238_combout ),
	.datad(\rt_mem|s_memory~1240_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1241_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1241 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1241 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[8]~8 (
// Equation(s):
// \rt_mem|readData[8]~8_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1231_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1241_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1231_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1241_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[8]~8 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~719 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~719 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~719 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~847 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~847 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~847 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~591 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~591 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~591 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1242 (
// Equation(s):
// \rt_mem|s_memory~1242_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~847_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~591_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~847_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~591_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1242_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1242 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1242 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~975 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~975 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~975 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1243 (
// Equation(s):
// \rt_mem|s_memory~1243_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1242_combout  & ((\rt_mem|s_memory~975_q ))) # (!\rt_mem|s_memory~1242_combout  & (\rt_mem|s_memory~719_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1242_combout ))))

	.dataa(\rt_mem|s_memory~719_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1242_combout ),
	.datad(\rt_mem|s_memory~975_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1243_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1243 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1243 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~879 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~879 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~879 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~751 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~751 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~751 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~623 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~623 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~623 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1244 (
// Equation(s):
// \rt_mem|s_memory~1244_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~751_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~623_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~751_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~623_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1244_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1244 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1244 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1007 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1007 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1007 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1245 (
// Equation(s):
// \rt_mem|s_memory~1245_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1244_combout  & ((\rt_mem|s_memory~1007_q ))) # (!\rt_mem|s_memory~1244_combout  & (\rt_mem|s_memory~879_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1244_combout ))))

	.dataa(\rt_mem|s_memory~879_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1244_combout ),
	.datad(\rt_mem|s_memory~1007_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1245_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1245 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1245 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~815 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~815 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~815 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~687 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~687 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~687 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~559 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~559 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~559 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1246 (
// Equation(s):
// \rt_mem|s_memory~1246_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~687_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~559_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~687_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~559_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1246_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1246 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1246 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~943 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~943 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~943 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1247 (
// Equation(s):
// \rt_mem|s_memory~1247_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1246_combout  & ((\rt_mem|s_memory~943_q ))) # (!\rt_mem|s_memory~1246_combout  & (\rt_mem|s_memory~815_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1246_combout ))))

	.dataa(\rt_mem|s_memory~815_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1246_combout ),
	.datad(\rt_mem|s_memory~943_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1247_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1247 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1247 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1248 (
// Equation(s):
// \rt_mem|s_memory~1248_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~1245_combout )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~1247_combout )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~1245_combout ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~1247_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1248_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1248 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1248 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~783 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~783 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~783 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~911 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~911 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~911 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~655 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~655 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~655 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1249 (
// Equation(s):
// \rt_mem|s_memory~1249_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~911_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~655_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~911_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~655_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1249_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1249 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1249 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1039 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1039_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1039 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1039 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1250 (
// Equation(s):
// \rt_mem|s_memory~1250_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1249_combout  & ((\rt_mem|s_memory~1039_q ))) # (!\rt_mem|s_memory~1249_combout  & (\rt_mem|s_memory~783_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1249_combout ))))

	.dataa(\rt_mem|s_memory~783_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1249_combout ),
	.datad(\rt_mem|s_memory~1039_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1250_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1250 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1250 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1251 (
// Equation(s):
// \rt_mem|s_memory~1251_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1248_combout  & ((\rt_mem|s_memory~1250_combout ))) # (!\rt_mem|s_memory~1248_combout  & (\rt_mem|s_memory~1243_combout )))) # (!\readReg2[0]~input_o  & 
// (((\rt_mem|s_memory~1248_combout ))))

	.dataa(\rt_mem|s_memory~1243_combout ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1248_combout ),
	.datad(\rt_mem|s_memory~1250_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1251_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1251 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1251 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~239 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~239 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~239 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~207 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~207 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~207 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~175 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~175 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~175 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1252 (
// Equation(s):
// \rt_mem|s_memory~1252_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~207_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~175_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~207_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~175_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1252_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1252 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1252 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~271 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~271 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~271 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1253 (
// Equation(s):
// \rt_mem|s_memory~1253_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1252_combout  & ((\rt_mem|s_memory~271_q ))) # (!\rt_mem|s_memory~1252_combout  & (\rt_mem|s_memory~239_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1252_combout ))))

	.dataa(\rt_mem|s_memory~239_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1252_combout ),
	.datad(\rt_mem|s_memory~271_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1253_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1253 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1253 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~335 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~335 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~335 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~367 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~367 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~367 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~303 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~303 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~303 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1254 (
// Equation(s):
// \rt_mem|s_memory~1254_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~367_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~303_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~367_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~303_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1254_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1254 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1254 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~399 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~399 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~399 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1255 (
// Equation(s):
// \rt_mem|s_memory~1255_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1254_combout  & ((\rt_mem|s_memory~399_q ))) # (!\rt_mem|s_memory~1254_combout  & (\rt_mem|s_memory~335_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1254_combout ))))

	.dataa(\rt_mem|s_memory~335_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1254_combout ),
	.datad(\rt_mem|s_memory~399_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1255_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1255 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1255 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~79 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~79 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~79 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~111 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~111 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~111 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~47 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~47 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~47 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1256 (
// Equation(s):
// \rt_mem|s_memory~1256_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~111_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~47_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~111_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~47_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1256_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1256 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1256 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~143 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~143 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~143 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1257 (
// Equation(s):
// \rt_mem|s_memory~1257_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1256_combout  & ((\rt_mem|s_memory~143_q ))) # (!\rt_mem|s_memory~1256_combout  & (\rt_mem|s_memory~79_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1256_combout ))))

	.dataa(\rt_mem|s_memory~79_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1256_combout ),
	.datad(\rt_mem|s_memory~143_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1257_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1257 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1257 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1258 (
// Equation(s):
// \rt_mem|s_memory~1258_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~1255_combout )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~1257_combout )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~1255_combout ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~1257_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1258_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1258 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1258 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~495 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~495 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~495 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~463 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~463 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~463 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~431 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~431 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~431 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1259 (
// Equation(s):
// \rt_mem|s_memory~1259_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~463_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~431_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~463_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~431_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1259_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1259 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1259 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~527 (
	.clk(\clk~input_o ),
	.d(\writeData[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~527 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~527 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1260 (
// Equation(s):
// \rt_mem|s_memory~1260_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1259_combout  & ((\rt_mem|s_memory~527_q ))) # (!\rt_mem|s_memory~1259_combout  & (\rt_mem|s_memory~495_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1259_combout ))))

	.dataa(\rt_mem|s_memory~495_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1259_combout ),
	.datad(\rt_mem|s_memory~527_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1260_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1260 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1260 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1261 (
// Equation(s):
// \rt_mem|s_memory~1261_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1258_combout  & ((\rt_mem|s_memory~1260_combout ))) # (!\rt_mem|s_memory~1258_combout  & (\rt_mem|s_memory~1253_combout )))) # (!\readReg2[2]~input_o  & 
// (((\rt_mem|s_memory~1258_combout ))))

	.dataa(\rt_mem|s_memory~1253_combout ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1258_combout ),
	.datad(\rt_mem|s_memory~1260_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1261_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1261 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1261 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[9]~9 (
// Equation(s):
// \rt_mem|readData[9]~9_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1251_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1261_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1251_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1261_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[9]~9 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~752 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~752 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~752 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~880 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~880 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~880 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~624 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~624 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~624 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1262 (
// Equation(s):
// \rt_mem|s_memory~1262_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~880_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~624_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~880_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~624_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1262_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1262 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1262 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1008 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1008 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1008 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1263 (
// Equation(s):
// \rt_mem|s_memory~1263_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1262_combout  & ((\rt_mem|s_memory~1008_q ))) # (!\rt_mem|s_memory~1262_combout  & (\rt_mem|s_memory~752_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1262_combout ))))

	.dataa(\rt_mem|s_memory~752_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1262_combout ),
	.datad(\rt_mem|s_memory~1008_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1263_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1263 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1263 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~848 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~848 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~848 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~720 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~720 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~720 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~592 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~592 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~592 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1264 (
// Equation(s):
// \rt_mem|s_memory~1264_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~720_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~592_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~720_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~592_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1264_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1264 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1264 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~976 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~976 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~976 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1265 (
// Equation(s):
// \rt_mem|s_memory~1265_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1264_combout  & ((\rt_mem|s_memory~976_q ))) # (!\rt_mem|s_memory~1264_combout  & (\rt_mem|s_memory~848_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1264_combout ))))

	.dataa(\rt_mem|s_memory~848_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1264_combout ),
	.datad(\rt_mem|s_memory~976_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1265_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1265 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1265 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~688 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~688 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~688 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~816 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~816 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~816 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~560 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~560 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~560 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1266 (
// Equation(s):
// \rt_mem|s_memory~1266_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~816_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~560_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~816_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~560_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1266_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1266 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1266 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~944 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~944 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~944 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1267 (
// Equation(s):
// \rt_mem|s_memory~1267_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1266_combout  & ((\rt_mem|s_memory~944_q ))) # (!\rt_mem|s_memory~1266_combout  & (\rt_mem|s_memory~688_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1266_combout ))))

	.dataa(\rt_mem|s_memory~688_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1266_combout ),
	.datad(\rt_mem|s_memory~944_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1267_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1267 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1267 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1268 (
// Equation(s):
// \rt_mem|s_memory~1268_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~1265_combout )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~1267_combout )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~1265_combout ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~1267_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1268_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1268 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1268 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~912 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~912 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~912 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~784 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~784 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~784 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~656 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~656 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~656 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1269 (
// Equation(s):
// \rt_mem|s_memory~1269_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~784_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~656_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~784_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~656_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1269_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1269 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1269 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1040 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1040_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1040 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1040 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1270 (
// Equation(s):
// \rt_mem|s_memory~1270_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1269_combout  & ((\rt_mem|s_memory~1040_q ))) # (!\rt_mem|s_memory~1269_combout  & (\rt_mem|s_memory~912_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1269_combout ))))

	.dataa(\rt_mem|s_memory~912_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1269_combout ),
	.datad(\rt_mem|s_memory~1040_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1270_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1270 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1270 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1271 (
// Equation(s):
// \rt_mem|s_memory~1271_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1268_combout  & ((\rt_mem|s_memory~1270_combout ))) # (!\rt_mem|s_memory~1268_combout  & (\rt_mem|s_memory~1263_combout )))) # (!\readReg2[1]~input_o  & 
// (((\rt_mem|s_memory~1268_combout ))))

	.dataa(\rt_mem|s_memory~1263_combout ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1268_combout ),
	.datad(\rt_mem|s_memory~1270_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1271_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1271 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1271 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~368 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~368 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~368 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~336 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~336 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~336 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~304 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~304 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~304 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1272 (
// Equation(s):
// \rt_mem|s_memory~1272_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~336_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~304_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~336_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~304_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1272_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1272 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1272 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~400 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~400 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~400 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1273 (
// Equation(s):
// \rt_mem|s_memory~1273_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1272_combout  & ((\rt_mem|s_memory~400_q ))) # (!\rt_mem|s_memory~1272_combout  & (\rt_mem|s_memory~368_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1272_combout ))))

	.dataa(\rt_mem|s_memory~368_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1272_combout ),
	.datad(\rt_mem|s_memory~400_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1273_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1273 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1273 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~208 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~208 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~208 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~240 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~240 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~240 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~176 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~176 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~176 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1274 (
// Equation(s):
// \rt_mem|s_memory~1274_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~240_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~176_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~240_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~176_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1274_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1274 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1274 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~272 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~272 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~272 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1275 (
// Equation(s):
// \rt_mem|s_memory~1275_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1274_combout  & ((\rt_mem|s_memory~272_q ))) # (!\rt_mem|s_memory~1274_combout  & (\rt_mem|s_memory~208_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1274_combout ))))

	.dataa(\rt_mem|s_memory~208_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1274_combout ),
	.datad(\rt_mem|s_memory~272_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1275_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1275 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1275 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~112 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~112 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~112 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~80 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~80 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~80 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~48 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~48 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~48 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1276 (
// Equation(s):
// \rt_mem|s_memory~1276_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~80_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~48_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~80_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~48_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1276_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1276 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1276 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~144 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~144 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~144 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1277 (
// Equation(s):
// \rt_mem|s_memory~1277_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1276_combout  & ((\rt_mem|s_memory~144_q ))) # (!\rt_mem|s_memory~1276_combout  & (\rt_mem|s_memory~112_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1276_combout ))))

	.dataa(\rt_mem|s_memory~112_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1276_combout ),
	.datad(\rt_mem|s_memory~144_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1277_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1277 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1277 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1278 (
// Equation(s):
// \rt_mem|s_memory~1278_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~1275_combout )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~1277_combout )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~1275_combout ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~1277_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1278_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1278 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1278 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~464 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~464 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~464 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~496 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~496 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~496 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~432 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~432 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~432 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1279 (
// Equation(s):
// \rt_mem|s_memory~1279_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~496_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~432_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~496_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~432_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1279_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1279 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1279 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~528 (
	.clk(\clk~input_o ),
	.d(\writeData[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~528 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~528 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1280 (
// Equation(s):
// \rt_mem|s_memory~1280_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1279_combout  & ((\rt_mem|s_memory~528_q ))) # (!\rt_mem|s_memory~1279_combout  & (\rt_mem|s_memory~464_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1279_combout ))))

	.dataa(\rt_mem|s_memory~464_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1279_combout ),
	.datad(\rt_mem|s_memory~528_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1280_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1280 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1280 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1281 (
// Equation(s):
// \rt_mem|s_memory~1281_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1278_combout  & ((\rt_mem|s_memory~1280_combout ))) # (!\rt_mem|s_memory~1278_combout  & (\rt_mem|s_memory~1273_combout )))) # (!\readReg2[3]~input_o  & 
// (((\rt_mem|s_memory~1278_combout ))))

	.dataa(\rt_mem|s_memory~1273_combout ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1278_combout ),
	.datad(\rt_mem|s_memory~1280_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1281_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1281 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1281 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[10]~10 (
// Equation(s):
// \rt_mem|readData[10]~10_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1271_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1281_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1271_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1281_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[10]~10 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~721 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~721 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~721 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~849 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~849 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~849 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~593 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~593 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~593 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1282 (
// Equation(s):
// \rt_mem|s_memory~1282_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~849_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~593_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~849_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~593_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1282_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1282 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1282 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~977 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~977 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~977 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1283 (
// Equation(s):
// \rt_mem|s_memory~1283_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1282_combout  & ((\rt_mem|s_memory~977_q ))) # (!\rt_mem|s_memory~1282_combout  & (\rt_mem|s_memory~721_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1282_combout ))))

	.dataa(\rt_mem|s_memory~721_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1282_combout ),
	.datad(\rt_mem|s_memory~977_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1283_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1283 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1283 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~881 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~881 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~881 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~753 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~753 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~753 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~625 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~625 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~625 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1284 (
// Equation(s):
// \rt_mem|s_memory~1284_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~753_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~625_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~753_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~625_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1284_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1284 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1284 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1009 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1009 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1009 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1285 (
// Equation(s):
// \rt_mem|s_memory~1285_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1284_combout  & ((\rt_mem|s_memory~1009_q ))) # (!\rt_mem|s_memory~1284_combout  & (\rt_mem|s_memory~881_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1284_combout ))))

	.dataa(\rt_mem|s_memory~881_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1284_combout ),
	.datad(\rt_mem|s_memory~1009_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1285_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1285 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1285 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~817 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~817 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~817 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~689 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~689 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~689 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~561 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~561 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~561 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1286 (
// Equation(s):
// \rt_mem|s_memory~1286_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~689_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~561_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~689_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~561_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1286_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1286 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1286 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~945 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~945 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~945 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1287 (
// Equation(s):
// \rt_mem|s_memory~1287_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1286_combout  & ((\rt_mem|s_memory~945_q ))) # (!\rt_mem|s_memory~1286_combout  & (\rt_mem|s_memory~817_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1286_combout ))))

	.dataa(\rt_mem|s_memory~817_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1286_combout ),
	.datad(\rt_mem|s_memory~945_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1287_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1287 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1287 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1288 (
// Equation(s):
// \rt_mem|s_memory~1288_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~1285_combout )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~1287_combout )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~1285_combout ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~1287_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1288_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1288 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1288 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~785 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~785 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~785 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~913 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~913 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~913 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~657 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~657 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~657 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1289 (
// Equation(s):
// \rt_mem|s_memory~1289_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~913_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~657_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~913_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~657_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1289_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1289 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1289 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1041 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1041_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1041 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1041 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1290 (
// Equation(s):
// \rt_mem|s_memory~1290_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1289_combout  & ((\rt_mem|s_memory~1041_q ))) # (!\rt_mem|s_memory~1289_combout  & (\rt_mem|s_memory~785_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1289_combout ))))

	.dataa(\rt_mem|s_memory~785_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1289_combout ),
	.datad(\rt_mem|s_memory~1041_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1290_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1290 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1290 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1291 (
// Equation(s):
// \rt_mem|s_memory~1291_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1288_combout  & ((\rt_mem|s_memory~1290_combout ))) # (!\rt_mem|s_memory~1288_combout  & (\rt_mem|s_memory~1283_combout )))) # (!\readReg2[0]~input_o  & 
// (((\rt_mem|s_memory~1288_combout ))))

	.dataa(\rt_mem|s_memory~1283_combout ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1288_combout ),
	.datad(\rt_mem|s_memory~1290_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1291_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1291 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1291 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~241 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~241 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~241 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~209 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~209 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~209 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~177 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~177 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~177 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1292 (
// Equation(s):
// \rt_mem|s_memory~1292_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~209_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~177_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~209_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~177_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1292_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1292 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1292 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~273 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~273 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~273 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1293 (
// Equation(s):
// \rt_mem|s_memory~1293_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1292_combout  & ((\rt_mem|s_memory~273_q ))) # (!\rt_mem|s_memory~1292_combout  & (\rt_mem|s_memory~241_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1292_combout ))))

	.dataa(\rt_mem|s_memory~241_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1292_combout ),
	.datad(\rt_mem|s_memory~273_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1293_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1293 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1293 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~337 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~337 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~337 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~369 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~369 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~369 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~305 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~305 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~305 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1294 (
// Equation(s):
// \rt_mem|s_memory~1294_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~369_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~305_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~369_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~305_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1294_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1294 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1294 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~401 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~401 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~401 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1295 (
// Equation(s):
// \rt_mem|s_memory~1295_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1294_combout  & ((\rt_mem|s_memory~401_q ))) # (!\rt_mem|s_memory~1294_combout  & (\rt_mem|s_memory~337_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1294_combout ))))

	.dataa(\rt_mem|s_memory~337_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1294_combout ),
	.datad(\rt_mem|s_memory~401_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1295_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1295 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1295 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~81 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~81 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~81 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~113 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~113 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~113 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~49 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~49 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~49 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1296 (
// Equation(s):
// \rt_mem|s_memory~1296_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~113_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~49_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~113_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~49_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1296_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1296 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1296 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~145 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~145 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~145 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1297 (
// Equation(s):
// \rt_mem|s_memory~1297_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1296_combout  & ((\rt_mem|s_memory~145_q ))) # (!\rt_mem|s_memory~1296_combout  & (\rt_mem|s_memory~81_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1296_combout ))))

	.dataa(\rt_mem|s_memory~81_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1296_combout ),
	.datad(\rt_mem|s_memory~145_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1297_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1297 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1297 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1298 (
// Equation(s):
// \rt_mem|s_memory~1298_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~1295_combout )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~1297_combout )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~1295_combout ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~1297_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1298_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1298 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1298 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~497 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~497 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~497 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~465 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~465 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~465 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~433 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~433 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~433 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1299 (
// Equation(s):
// \rt_mem|s_memory~1299_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~465_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~433_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~465_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~433_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1299_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1299 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1299 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~529 (
	.clk(\clk~input_o ),
	.d(\writeData[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~529 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~529 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1300 (
// Equation(s):
// \rt_mem|s_memory~1300_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1299_combout  & ((\rt_mem|s_memory~529_q ))) # (!\rt_mem|s_memory~1299_combout  & (\rt_mem|s_memory~497_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1299_combout ))))

	.dataa(\rt_mem|s_memory~497_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1299_combout ),
	.datad(\rt_mem|s_memory~529_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1300_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1300 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1300 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1301 (
// Equation(s):
// \rt_mem|s_memory~1301_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1298_combout  & ((\rt_mem|s_memory~1300_combout ))) # (!\rt_mem|s_memory~1298_combout  & (\rt_mem|s_memory~1293_combout )))) # (!\readReg2[2]~input_o  & 
// (((\rt_mem|s_memory~1298_combout ))))

	.dataa(\rt_mem|s_memory~1293_combout ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1298_combout ),
	.datad(\rt_mem|s_memory~1300_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1301_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1301 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1301 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[11]~11 (
// Equation(s):
// \rt_mem|readData[11]~11_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1291_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1301_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1291_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1301_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[11]~11 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~754 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~754 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~754 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~882 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~882 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~882 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~626 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~626 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~626 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1302 (
// Equation(s):
// \rt_mem|s_memory~1302_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~882_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~626_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~882_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~626_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1302_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1302 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1302 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1010 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1010 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1010 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1303 (
// Equation(s):
// \rt_mem|s_memory~1303_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1302_combout  & ((\rt_mem|s_memory~1010_q ))) # (!\rt_mem|s_memory~1302_combout  & (\rt_mem|s_memory~754_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1302_combout ))))

	.dataa(\rt_mem|s_memory~754_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1302_combout ),
	.datad(\rt_mem|s_memory~1010_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1303_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1303 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1303 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~850 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~850 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~850 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~722 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~722 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~722 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~594 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~594 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~594 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1304 (
// Equation(s):
// \rt_mem|s_memory~1304_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~722_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~594_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~722_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~594_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1304_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1304 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1304 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~978 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~978 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~978 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1305 (
// Equation(s):
// \rt_mem|s_memory~1305_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1304_combout  & ((\rt_mem|s_memory~978_q ))) # (!\rt_mem|s_memory~1304_combout  & (\rt_mem|s_memory~850_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1304_combout ))))

	.dataa(\rt_mem|s_memory~850_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1304_combout ),
	.datad(\rt_mem|s_memory~978_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1305_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1305 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1305 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~690 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~690 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~690 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~818 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~818 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~818 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~562 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~562 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~562 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1306 (
// Equation(s):
// \rt_mem|s_memory~1306_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~818_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~562_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~818_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~562_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1306_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1306 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1306 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~946 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~946 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~946 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1307 (
// Equation(s):
// \rt_mem|s_memory~1307_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1306_combout  & ((\rt_mem|s_memory~946_q ))) # (!\rt_mem|s_memory~1306_combout  & (\rt_mem|s_memory~690_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1306_combout ))))

	.dataa(\rt_mem|s_memory~690_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1306_combout ),
	.datad(\rt_mem|s_memory~946_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1307_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1307 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1307 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1308 (
// Equation(s):
// \rt_mem|s_memory~1308_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~1305_combout )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~1307_combout )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~1305_combout ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~1307_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1308_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1308 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1308 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~914 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~914 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~914 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~786 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~786 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~786 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~658 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~658 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~658 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1309 (
// Equation(s):
// \rt_mem|s_memory~1309_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~786_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~658_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~786_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~658_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1309_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1309 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1309 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1042 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1042_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1042 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1042 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1310 (
// Equation(s):
// \rt_mem|s_memory~1310_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1309_combout  & ((\rt_mem|s_memory~1042_q ))) # (!\rt_mem|s_memory~1309_combout  & (\rt_mem|s_memory~914_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1309_combout ))))

	.dataa(\rt_mem|s_memory~914_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1309_combout ),
	.datad(\rt_mem|s_memory~1042_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1310_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1310 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1310 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1311 (
// Equation(s):
// \rt_mem|s_memory~1311_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1308_combout  & ((\rt_mem|s_memory~1310_combout ))) # (!\rt_mem|s_memory~1308_combout  & (\rt_mem|s_memory~1303_combout )))) # (!\readReg2[1]~input_o  & 
// (((\rt_mem|s_memory~1308_combout ))))

	.dataa(\rt_mem|s_memory~1303_combout ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1308_combout ),
	.datad(\rt_mem|s_memory~1310_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1311_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1311 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1311 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~370 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~370 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~370 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~338 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~338 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~338 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~306 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~306 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~306 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1312 (
// Equation(s):
// \rt_mem|s_memory~1312_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~338_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~306_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~338_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~306_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1312_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1312 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1312 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~402 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~402 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~402 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1313 (
// Equation(s):
// \rt_mem|s_memory~1313_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1312_combout  & ((\rt_mem|s_memory~402_q ))) # (!\rt_mem|s_memory~1312_combout  & (\rt_mem|s_memory~370_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1312_combout ))))

	.dataa(\rt_mem|s_memory~370_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1312_combout ),
	.datad(\rt_mem|s_memory~402_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1313_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1313 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1313 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~210 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~210 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~210 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~242 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~242 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~242 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~178 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~178 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~178 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1314 (
// Equation(s):
// \rt_mem|s_memory~1314_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~242_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~178_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~242_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~178_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1314_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1314 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1314 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~274 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~274 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~274 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1315 (
// Equation(s):
// \rt_mem|s_memory~1315_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1314_combout  & ((\rt_mem|s_memory~274_q ))) # (!\rt_mem|s_memory~1314_combout  & (\rt_mem|s_memory~210_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1314_combout ))))

	.dataa(\rt_mem|s_memory~210_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1314_combout ),
	.datad(\rt_mem|s_memory~274_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1315_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1315 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1315 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~114 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~114 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~114 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~82 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~82 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~82 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~50 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~50 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~50 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1316 (
// Equation(s):
// \rt_mem|s_memory~1316_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~82_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~50_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~82_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~50_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1316_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1316 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1316 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~146 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~146 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~146 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1317 (
// Equation(s):
// \rt_mem|s_memory~1317_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1316_combout  & ((\rt_mem|s_memory~146_q ))) # (!\rt_mem|s_memory~1316_combout  & (\rt_mem|s_memory~114_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1316_combout ))))

	.dataa(\rt_mem|s_memory~114_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1316_combout ),
	.datad(\rt_mem|s_memory~146_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1317_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1317 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1317 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1318 (
// Equation(s):
// \rt_mem|s_memory~1318_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~1315_combout )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~1317_combout )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~1315_combout ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~1317_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1318_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1318 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1318 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~466 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~466 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~466 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~498 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~498 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~498 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~434 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~434 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~434 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1319 (
// Equation(s):
// \rt_mem|s_memory~1319_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~498_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~434_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~498_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~434_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1319_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1319 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1319 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~530 (
	.clk(\clk~input_o ),
	.d(\writeData[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~530 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~530 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1320 (
// Equation(s):
// \rt_mem|s_memory~1320_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1319_combout  & ((\rt_mem|s_memory~530_q ))) # (!\rt_mem|s_memory~1319_combout  & (\rt_mem|s_memory~466_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1319_combout ))))

	.dataa(\rt_mem|s_memory~466_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1319_combout ),
	.datad(\rt_mem|s_memory~530_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1320_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1320 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1320 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1321 (
// Equation(s):
// \rt_mem|s_memory~1321_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1318_combout  & ((\rt_mem|s_memory~1320_combout ))) # (!\rt_mem|s_memory~1318_combout  & (\rt_mem|s_memory~1313_combout )))) # (!\readReg2[3]~input_o  & 
// (((\rt_mem|s_memory~1318_combout ))))

	.dataa(\rt_mem|s_memory~1313_combout ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1318_combout ),
	.datad(\rt_mem|s_memory~1320_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1321_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1321 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1321 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[12]~12 (
// Equation(s):
// \rt_mem|readData[12]~12_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1311_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1321_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1311_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1321_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[12]~12 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~723 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~723 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~723 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~851 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~851 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~851 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~595 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~595 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~595 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1322 (
// Equation(s):
// \rt_mem|s_memory~1322_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~851_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~595_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~851_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~595_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1322_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1322 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1322 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~979 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~979 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~979 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1323 (
// Equation(s):
// \rt_mem|s_memory~1323_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1322_combout  & ((\rt_mem|s_memory~979_q ))) # (!\rt_mem|s_memory~1322_combout  & (\rt_mem|s_memory~723_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1322_combout ))))

	.dataa(\rt_mem|s_memory~723_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1322_combout ),
	.datad(\rt_mem|s_memory~979_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1323_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1323 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1323 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~883 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~883 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~883 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~755 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~755 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~755 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~627 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~627 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~627 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1324 (
// Equation(s):
// \rt_mem|s_memory~1324_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~755_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~627_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~755_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~627_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1324_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1324 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1324 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1011 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1011 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1011 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1325 (
// Equation(s):
// \rt_mem|s_memory~1325_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1324_combout  & ((\rt_mem|s_memory~1011_q ))) # (!\rt_mem|s_memory~1324_combout  & (\rt_mem|s_memory~883_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1324_combout ))))

	.dataa(\rt_mem|s_memory~883_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1324_combout ),
	.datad(\rt_mem|s_memory~1011_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1325_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1325 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1325 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~819 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~819 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~819 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~691 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~691 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~691 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~563 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~563 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~563 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1326 (
// Equation(s):
// \rt_mem|s_memory~1326_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~691_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~563_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~691_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~563_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1326_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1326 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1326 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~947 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~947 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~947 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1327 (
// Equation(s):
// \rt_mem|s_memory~1327_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1326_combout  & ((\rt_mem|s_memory~947_q ))) # (!\rt_mem|s_memory~1326_combout  & (\rt_mem|s_memory~819_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1326_combout ))))

	.dataa(\rt_mem|s_memory~819_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1326_combout ),
	.datad(\rt_mem|s_memory~947_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1327_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1327 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1327 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1328 (
// Equation(s):
// \rt_mem|s_memory~1328_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~1325_combout )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~1327_combout )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~1325_combout ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~1327_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1328_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1328 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1328 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~787 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~787 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~787 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~915 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~915 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~915 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~659 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~659 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~659 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1329 (
// Equation(s):
// \rt_mem|s_memory~1329_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~915_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~659_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~915_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~659_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1329_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1329 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1329 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1043 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1043_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1043 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1043 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1330 (
// Equation(s):
// \rt_mem|s_memory~1330_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1329_combout  & ((\rt_mem|s_memory~1043_q ))) # (!\rt_mem|s_memory~1329_combout  & (\rt_mem|s_memory~787_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1329_combout ))))

	.dataa(\rt_mem|s_memory~787_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1329_combout ),
	.datad(\rt_mem|s_memory~1043_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1330_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1330 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1330 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1331 (
// Equation(s):
// \rt_mem|s_memory~1331_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1328_combout  & ((\rt_mem|s_memory~1330_combout ))) # (!\rt_mem|s_memory~1328_combout  & (\rt_mem|s_memory~1323_combout )))) # (!\readReg2[0]~input_o  & 
// (((\rt_mem|s_memory~1328_combout ))))

	.dataa(\rt_mem|s_memory~1323_combout ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1328_combout ),
	.datad(\rt_mem|s_memory~1330_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1331_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1331 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1331 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~243 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~243 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~243 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~211 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~211 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~211 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~179 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~179 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~179 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1332 (
// Equation(s):
// \rt_mem|s_memory~1332_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~211_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~179_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~211_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~179_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1332_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1332 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1332 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~275 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~275 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~275 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1333 (
// Equation(s):
// \rt_mem|s_memory~1333_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1332_combout  & ((\rt_mem|s_memory~275_q ))) # (!\rt_mem|s_memory~1332_combout  & (\rt_mem|s_memory~243_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1332_combout ))))

	.dataa(\rt_mem|s_memory~243_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1332_combout ),
	.datad(\rt_mem|s_memory~275_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1333_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1333 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1333 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~339 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~339 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~339 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~371 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~371 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~371 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~307 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~307 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~307 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1334 (
// Equation(s):
// \rt_mem|s_memory~1334_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~371_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~307_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~371_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~307_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1334_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1334 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1334 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~403 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~403 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~403 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1335 (
// Equation(s):
// \rt_mem|s_memory~1335_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1334_combout  & ((\rt_mem|s_memory~403_q ))) # (!\rt_mem|s_memory~1334_combout  & (\rt_mem|s_memory~339_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1334_combout ))))

	.dataa(\rt_mem|s_memory~339_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1334_combout ),
	.datad(\rt_mem|s_memory~403_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1335_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1335 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1335 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~83 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~83 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~83 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~115 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~115 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~115 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~51 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~51 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~51 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1336 (
// Equation(s):
// \rt_mem|s_memory~1336_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~115_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~51_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~115_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~51_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1336_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1336 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1336 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~147 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~147 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~147 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1337 (
// Equation(s):
// \rt_mem|s_memory~1337_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1336_combout  & ((\rt_mem|s_memory~147_q ))) # (!\rt_mem|s_memory~1336_combout  & (\rt_mem|s_memory~83_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1336_combout ))))

	.dataa(\rt_mem|s_memory~83_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1336_combout ),
	.datad(\rt_mem|s_memory~147_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1337_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1337 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1337 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1338 (
// Equation(s):
// \rt_mem|s_memory~1338_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~1335_combout )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~1337_combout )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~1335_combout ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~1337_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1338_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1338 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1338 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~499 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~499 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~499 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~467 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~467 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~467 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~435 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~435 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~435 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1339 (
// Equation(s):
// \rt_mem|s_memory~1339_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~467_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~435_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~467_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~435_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1339_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1339 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1339 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~531 (
	.clk(\clk~input_o ),
	.d(\writeData[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~531 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~531 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1340 (
// Equation(s):
// \rt_mem|s_memory~1340_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1339_combout  & ((\rt_mem|s_memory~531_q ))) # (!\rt_mem|s_memory~1339_combout  & (\rt_mem|s_memory~499_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1339_combout ))))

	.dataa(\rt_mem|s_memory~499_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1339_combout ),
	.datad(\rt_mem|s_memory~531_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1340_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1340 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1340 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1341 (
// Equation(s):
// \rt_mem|s_memory~1341_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1338_combout  & ((\rt_mem|s_memory~1340_combout ))) # (!\rt_mem|s_memory~1338_combout  & (\rt_mem|s_memory~1333_combout )))) # (!\readReg2[2]~input_o  & 
// (((\rt_mem|s_memory~1338_combout ))))

	.dataa(\rt_mem|s_memory~1333_combout ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1338_combout ),
	.datad(\rt_mem|s_memory~1340_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1341_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1341 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1341 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[13]~13 (
// Equation(s):
// \rt_mem|readData[13]~13_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1331_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1341_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1331_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1341_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[13]~13 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~756 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~756 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~756 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~884 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~884 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~884 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~628 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~628 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~628 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1342 (
// Equation(s):
// \rt_mem|s_memory~1342_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~884_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~628_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~884_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~628_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1342_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1342 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1342 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1012 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1012 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1012 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1343 (
// Equation(s):
// \rt_mem|s_memory~1343_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1342_combout  & ((\rt_mem|s_memory~1012_q ))) # (!\rt_mem|s_memory~1342_combout  & (\rt_mem|s_memory~756_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1342_combout ))))

	.dataa(\rt_mem|s_memory~756_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1342_combout ),
	.datad(\rt_mem|s_memory~1012_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1343_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1343 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1343 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~852 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~852 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~852 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~724 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~724 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~724 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~596 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~596 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~596 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1344 (
// Equation(s):
// \rt_mem|s_memory~1344_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~724_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~596_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~724_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~596_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1344_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1344 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1344 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~980 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~980 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~980 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1345 (
// Equation(s):
// \rt_mem|s_memory~1345_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1344_combout  & ((\rt_mem|s_memory~980_q ))) # (!\rt_mem|s_memory~1344_combout  & (\rt_mem|s_memory~852_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1344_combout ))))

	.dataa(\rt_mem|s_memory~852_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1344_combout ),
	.datad(\rt_mem|s_memory~980_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1345_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1345 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1345 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~692 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~692 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~692 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~820 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~820 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~820 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~564 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~564 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~564 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1346 (
// Equation(s):
// \rt_mem|s_memory~1346_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~820_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~564_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~820_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~564_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1346_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1346 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1346 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~948 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~948 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~948 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1347 (
// Equation(s):
// \rt_mem|s_memory~1347_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1346_combout  & ((\rt_mem|s_memory~948_q ))) # (!\rt_mem|s_memory~1346_combout  & (\rt_mem|s_memory~692_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1346_combout ))))

	.dataa(\rt_mem|s_memory~692_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1346_combout ),
	.datad(\rt_mem|s_memory~948_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1347_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1347 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1347 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1348 (
// Equation(s):
// \rt_mem|s_memory~1348_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~1345_combout )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~1347_combout )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~1345_combout ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~1347_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1348_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1348 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1348 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~916 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~916 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~916 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~788 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~788 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~788 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~660 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~660 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~660 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1349 (
// Equation(s):
// \rt_mem|s_memory~1349_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~788_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~660_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~788_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~660_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1349_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1349 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1349 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1044 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1044_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1044 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1044 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1350 (
// Equation(s):
// \rt_mem|s_memory~1350_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1349_combout  & ((\rt_mem|s_memory~1044_q ))) # (!\rt_mem|s_memory~1349_combout  & (\rt_mem|s_memory~916_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1349_combout ))))

	.dataa(\rt_mem|s_memory~916_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1349_combout ),
	.datad(\rt_mem|s_memory~1044_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1350_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1350 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1350 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1351 (
// Equation(s):
// \rt_mem|s_memory~1351_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1348_combout  & ((\rt_mem|s_memory~1350_combout ))) # (!\rt_mem|s_memory~1348_combout  & (\rt_mem|s_memory~1343_combout )))) # (!\readReg2[1]~input_o  & 
// (((\rt_mem|s_memory~1348_combout ))))

	.dataa(\rt_mem|s_memory~1343_combout ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1348_combout ),
	.datad(\rt_mem|s_memory~1350_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1351_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1351 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1351 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~372 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~372 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~372 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~340 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~340 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~340 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~308 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~308 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~308 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1352 (
// Equation(s):
// \rt_mem|s_memory~1352_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~340_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~308_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~340_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~308_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1352_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1352 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1352 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~404 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~404 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~404 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1353 (
// Equation(s):
// \rt_mem|s_memory~1353_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1352_combout  & ((\rt_mem|s_memory~404_q ))) # (!\rt_mem|s_memory~1352_combout  & (\rt_mem|s_memory~372_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1352_combout ))))

	.dataa(\rt_mem|s_memory~372_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1352_combout ),
	.datad(\rt_mem|s_memory~404_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1353_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1353 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1353 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~212 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~212 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~212 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~244 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~244 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~244 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~180 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~180 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~180 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1354 (
// Equation(s):
// \rt_mem|s_memory~1354_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~244_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~180_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~244_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~180_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1354_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1354 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1354 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~276 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~276 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~276 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1355 (
// Equation(s):
// \rt_mem|s_memory~1355_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1354_combout  & ((\rt_mem|s_memory~276_q ))) # (!\rt_mem|s_memory~1354_combout  & (\rt_mem|s_memory~212_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1354_combout ))))

	.dataa(\rt_mem|s_memory~212_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1354_combout ),
	.datad(\rt_mem|s_memory~276_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1355_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1355 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1355 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~116 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~116 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~116 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~84 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~84 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~84 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~52 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~52 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~52 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1356 (
// Equation(s):
// \rt_mem|s_memory~1356_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~84_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~52_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~84_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~52_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1356_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1356 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1356 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~148 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~148 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~148 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1357 (
// Equation(s):
// \rt_mem|s_memory~1357_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1356_combout  & ((\rt_mem|s_memory~148_q ))) # (!\rt_mem|s_memory~1356_combout  & (\rt_mem|s_memory~116_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1356_combout ))))

	.dataa(\rt_mem|s_memory~116_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1356_combout ),
	.datad(\rt_mem|s_memory~148_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1357_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1357 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1357 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1358 (
// Equation(s):
// \rt_mem|s_memory~1358_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~1355_combout )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~1357_combout )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~1355_combout ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~1357_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1358_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1358 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1358 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~468 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~468 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~468 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~500 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~500 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~500 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~436 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~436 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~436 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1359 (
// Equation(s):
// \rt_mem|s_memory~1359_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~500_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~436_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~500_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~436_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1359_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1359 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1359 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~532 (
	.clk(\clk~input_o ),
	.d(\writeData[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~532 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~532 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1360 (
// Equation(s):
// \rt_mem|s_memory~1360_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1359_combout  & ((\rt_mem|s_memory~532_q ))) # (!\rt_mem|s_memory~1359_combout  & (\rt_mem|s_memory~468_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1359_combout ))))

	.dataa(\rt_mem|s_memory~468_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1359_combout ),
	.datad(\rt_mem|s_memory~532_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1360_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1360 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1360 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1361 (
// Equation(s):
// \rt_mem|s_memory~1361_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1358_combout  & ((\rt_mem|s_memory~1360_combout ))) # (!\rt_mem|s_memory~1358_combout  & (\rt_mem|s_memory~1353_combout )))) # (!\readReg2[3]~input_o  & 
// (((\rt_mem|s_memory~1358_combout ))))

	.dataa(\rt_mem|s_memory~1353_combout ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1358_combout ),
	.datad(\rt_mem|s_memory~1360_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1361_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1361 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1361 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[14]~14 (
// Equation(s):
// \rt_mem|readData[14]~14_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1351_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1361_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1351_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1361_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[14]~14 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~725 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~725 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~725 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~853 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~853 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~853 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~597 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~597 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~597 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1362 (
// Equation(s):
// \rt_mem|s_memory~1362_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~853_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~597_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~853_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~597_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1362_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1362 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1362 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~981 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~981 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~981 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1363 (
// Equation(s):
// \rt_mem|s_memory~1363_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1362_combout  & ((\rt_mem|s_memory~981_q ))) # (!\rt_mem|s_memory~1362_combout  & (\rt_mem|s_memory~725_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1362_combout ))))

	.dataa(\rt_mem|s_memory~725_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1362_combout ),
	.datad(\rt_mem|s_memory~981_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1363_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1363 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1363 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~885 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~885 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~885 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~757 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~757 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~757 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~629 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~629 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~629 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1364 (
// Equation(s):
// \rt_mem|s_memory~1364_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~757_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~629_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~757_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~629_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1364_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1364 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1364 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1013 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1013 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1013 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1365 (
// Equation(s):
// \rt_mem|s_memory~1365_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1364_combout  & ((\rt_mem|s_memory~1013_q ))) # (!\rt_mem|s_memory~1364_combout  & (\rt_mem|s_memory~885_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1364_combout ))))

	.dataa(\rt_mem|s_memory~885_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1364_combout ),
	.datad(\rt_mem|s_memory~1013_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1365_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1365 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1365 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~821 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~821 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~821 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~693 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~693 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~693 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~565 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~565 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~565 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1366 (
// Equation(s):
// \rt_mem|s_memory~1366_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~693_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~565_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~693_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~565_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1366_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1366 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1366 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~949 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~949 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~949 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1367 (
// Equation(s):
// \rt_mem|s_memory~1367_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1366_combout  & ((\rt_mem|s_memory~949_q ))) # (!\rt_mem|s_memory~1366_combout  & (\rt_mem|s_memory~821_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1366_combout ))))

	.dataa(\rt_mem|s_memory~821_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1366_combout ),
	.datad(\rt_mem|s_memory~949_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1367_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1367 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1367 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1368 (
// Equation(s):
// \rt_mem|s_memory~1368_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~1365_combout )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~1367_combout )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~1365_combout ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~1367_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1368_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1368 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1368 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~789 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~789 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~789 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~917 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~917 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~917 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~661 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~661 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~661 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1369 (
// Equation(s):
// \rt_mem|s_memory~1369_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~917_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~661_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~917_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~661_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1369_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1369 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1369 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1045 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1045_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1045 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1045 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1370 (
// Equation(s):
// \rt_mem|s_memory~1370_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1369_combout  & ((\rt_mem|s_memory~1045_q ))) # (!\rt_mem|s_memory~1369_combout  & (\rt_mem|s_memory~789_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1369_combout ))))

	.dataa(\rt_mem|s_memory~789_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1369_combout ),
	.datad(\rt_mem|s_memory~1045_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1370_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1370 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1370 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1371 (
// Equation(s):
// \rt_mem|s_memory~1371_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1368_combout  & ((\rt_mem|s_memory~1370_combout ))) # (!\rt_mem|s_memory~1368_combout  & (\rt_mem|s_memory~1363_combout )))) # (!\readReg2[0]~input_o  & 
// (((\rt_mem|s_memory~1368_combout ))))

	.dataa(\rt_mem|s_memory~1363_combout ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1368_combout ),
	.datad(\rt_mem|s_memory~1370_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1371_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1371 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1371 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~245 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~245 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~245 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~213 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~213 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~213 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~181 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~181 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~181 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1372 (
// Equation(s):
// \rt_mem|s_memory~1372_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~213_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~181_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~213_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~181_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1372_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1372 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1372 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~277 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~277 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~277 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1373 (
// Equation(s):
// \rt_mem|s_memory~1373_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1372_combout  & ((\rt_mem|s_memory~277_q ))) # (!\rt_mem|s_memory~1372_combout  & (\rt_mem|s_memory~245_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1372_combout ))))

	.dataa(\rt_mem|s_memory~245_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1372_combout ),
	.datad(\rt_mem|s_memory~277_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1373_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1373 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1373 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~341 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~341 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~341 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~373 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~373 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~373 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~309 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~309 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~309 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1374 (
// Equation(s):
// \rt_mem|s_memory~1374_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~373_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~309_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~373_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~309_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1374_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1374 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1374 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~405 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~405 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~405 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1375 (
// Equation(s):
// \rt_mem|s_memory~1375_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1374_combout  & ((\rt_mem|s_memory~405_q ))) # (!\rt_mem|s_memory~1374_combout  & (\rt_mem|s_memory~341_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1374_combout ))))

	.dataa(\rt_mem|s_memory~341_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1374_combout ),
	.datad(\rt_mem|s_memory~405_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1375_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1375 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1375 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~85 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~85 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~85 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~117 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~117 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~117 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~53 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~53 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~53 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1376 (
// Equation(s):
// \rt_mem|s_memory~1376_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~117_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~53_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~117_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~53_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1376_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1376 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1376 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~149 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~149 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~149 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1377 (
// Equation(s):
// \rt_mem|s_memory~1377_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1376_combout  & ((\rt_mem|s_memory~149_q ))) # (!\rt_mem|s_memory~1376_combout  & (\rt_mem|s_memory~85_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1376_combout ))))

	.dataa(\rt_mem|s_memory~85_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1376_combout ),
	.datad(\rt_mem|s_memory~149_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1377_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1377 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1377 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1378 (
// Equation(s):
// \rt_mem|s_memory~1378_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~1375_combout )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~1377_combout )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~1375_combout ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~1377_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1378_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1378 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1378 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~501 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~501 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~501 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~469 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~469 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~469 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~437 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~437 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~437 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1379 (
// Equation(s):
// \rt_mem|s_memory~1379_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~469_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~437_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~469_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~437_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1379_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1379 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1379 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~533 (
	.clk(\clk~input_o ),
	.d(\writeData[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~533 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~533 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1380 (
// Equation(s):
// \rt_mem|s_memory~1380_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1379_combout  & ((\rt_mem|s_memory~533_q ))) # (!\rt_mem|s_memory~1379_combout  & (\rt_mem|s_memory~501_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1379_combout ))))

	.dataa(\rt_mem|s_memory~501_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1379_combout ),
	.datad(\rt_mem|s_memory~533_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1380_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1380 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1380 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1381 (
// Equation(s):
// \rt_mem|s_memory~1381_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1378_combout  & ((\rt_mem|s_memory~1380_combout ))) # (!\rt_mem|s_memory~1378_combout  & (\rt_mem|s_memory~1373_combout )))) # (!\readReg2[2]~input_o  & 
// (((\rt_mem|s_memory~1378_combout ))))

	.dataa(\rt_mem|s_memory~1373_combout ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1378_combout ),
	.datad(\rt_mem|s_memory~1380_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1381_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1381 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1381 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[15]~15 (
// Equation(s):
// \rt_mem|readData[15]~15_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1371_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1381_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1371_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1381_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[15]~15 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~758 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~758 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~758 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~886 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~886 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~886 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~630 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~630 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~630 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1382 (
// Equation(s):
// \rt_mem|s_memory~1382_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~886_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~630_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~886_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~630_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1382_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1382 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1382 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1014 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1014 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1014 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1383 (
// Equation(s):
// \rt_mem|s_memory~1383_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1382_combout  & ((\rt_mem|s_memory~1014_q ))) # (!\rt_mem|s_memory~1382_combout  & (\rt_mem|s_memory~758_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1382_combout ))))

	.dataa(\rt_mem|s_memory~758_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1382_combout ),
	.datad(\rt_mem|s_memory~1014_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1383_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1383 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1383 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~854 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~854 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~854 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~726 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~726 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~726 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~598 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~598 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~598 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1384 (
// Equation(s):
// \rt_mem|s_memory~1384_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~726_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~598_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~726_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~598_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1384_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1384 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1384 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~982 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~982 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~982 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1385 (
// Equation(s):
// \rt_mem|s_memory~1385_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1384_combout  & ((\rt_mem|s_memory~982_q ))) # (!\rt_mem|s_memory~1384_combout  & (\rt_mem|s_memory~854_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1384_combout ))))

	.dataa(\rt_mem|s_memory~854_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1384_combout ),
	.datad(\rt_mem|s_memory~982_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1385_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1385 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1385 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~694 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~694 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~694 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~822 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~822 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~822 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~566 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~566 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~566 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1386 (
// Equation(s):
// \rt_mem|s_memory~1386_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~822_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~566_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~822_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~566_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1386_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1386 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1386 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~950 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~950 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~950 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1387 (
// Equation(s):
// \rt_mem|s_memory~1387_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1386_combout  & ((\rt_mem|s_memory~950_q ))) # (!\rt_mem|s_memory~1386_combout  & (\rt_mem|s_memory~694_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1386_combout ))))

	.dataa(\rt_mem|s_memory~694_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1386_combout ),
	.datad(\rt_mem|s_memory~950_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1387_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1387 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1387 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1388 (
// Equation(s):
// \rt_mem|s_memory~1388_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~1385_combout )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~1387_combout )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~1385_combout ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~1387_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1388_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1388 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1388 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~918 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~918 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~918 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~790 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~790 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~790 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~662 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~662 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~662 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1389 (
// Equation(s):
// \rt_mem|s_memory~1389_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~790_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~662_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~790_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~662_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1389_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1389 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1389 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1046 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1046_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1046 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1046 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1390 (
// Equation(s):
// \rt_mem|s_memory~1390_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1389_combout  & ((\rt_mem|s_memory~1046_q ))) # (!\rt_mem|s_memory~1389_combout  & (\rt_mem|s_memory~918_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1389_combout ))))

	.dataa(\rt_mem|s_memory~918_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1389_combout ),
	.datad(\rt_mem|s_memory~1046_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1390_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1390 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1390 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1391 (
// Equation(s):
// \rt_mem|s_memory~1391_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1388_combout  & ((\rt_mem|s_memory~1390_combout ))) # (!\rt_mem|s_memory~1388_combout  & (\rt_mem|s_memory~1383_combout )))) # (!\readReg2[1]~input_o  & 
// (((\rt_mem|s_memory~1388_combout ))))

	.dataa(\rt_mem|s_memory~1383_combout ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1388_combout ),
	.datad(\rt_mem|s_memory~1390_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1391_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1391 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1391 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~374 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~374 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~374 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~342 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~342 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~342 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~310 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~310 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~310 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1392 (
// Equation(s):
// \rt_mem|s_memory~1392_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~342_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~310_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~342_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~310_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1392_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1392 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1392 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~406 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~406 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~406 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1393 (
// Equation(s):
// \rt_mem|s_memory~1393_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1392_combout  & ((\rt_mem|s_memory~406_q ))) # (!\rt_mem|s_memory~1392_combout  & (\rt_mem|s_memory~374_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1392_combout ))))

	.dataa(\rt_mem|s_memory~374_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1392_combout ),
	.datad(\rt_mem|s_memory~406_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1393_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1393 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1393 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~214 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~214 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~214 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~246 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~246 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~246 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~182 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~182 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~182 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1394 (
// Equation(s):
// \rt_mem|s_memory~1394_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~246_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~182_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~246_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~182_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1394_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1394 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1394 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~278 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~278 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~278 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1395 (
// Equation(s):
// \rt_mem|s_memory~1395_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1394_combout  & ((\rt_mem|s_memory~278_q ))) # (!\rt_mem|s_memory~1394_combout  & (\rt_mem|s_memory~214_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1394_combout ))))

	.dataa(\rt_mem|s_memory~214_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1394_combout ),
	.datad(\rt_mem|s_memory~278_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1395_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1395 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1395 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~118 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~118 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~118 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~86 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~86 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~86 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~54 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~54 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~54 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1396 (
// Equation(s):
// \rt_mem|s_memory~1396_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~86_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~54_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~86_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~54_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1396_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1396 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1396 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~150 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~150 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~150 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1397 (
// Equation(s):
// \rt_mem|s_memory~1397_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1396_combout  & ((\rt_mem|s_memory~150_q ))) # (!\rt_mem|s_memory~1396_combout  & (\rt_mem|s_memory~118_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1396_combout ))))

	.dataa(\rt_mem|s_memory~118_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1396_combout ),
	.datad(\rt_mem|s_memory~150_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1397_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1397 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1397 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1398 (
// Equation(s):
// \rt_mem|s_memory~1398_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~1395_combout )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~1397_combout )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~1395_combout ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~1397_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1398_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1398 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1398 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~470 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~470 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~470 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~502 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~502 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~502 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~438 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~438 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~438 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1399 (
// Equation(s):
// \rt_mem|s_memory~1399_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~502_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~438_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~502_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~438_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1399_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1399 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1399 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~534 (
	.clk(\clk~input_o ),
	.d(\writeData[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~534 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~534 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1400 (
// Equation(s):
// \rt_mem|s_memory~1400_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1399_combout  & ((\rt_mem|s_memory~534_q ))) # (!\rt_mem|s_memory~1399_combout  & (\rt_mem|s_memory~470_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1399_combout ))))

	.dataa(\rt_mem|s_memory~470_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1399_combout ),
	.datad(\rt_mem|s_memory~534_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1400_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1400 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1400 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1401 (
// Equation(s):
// \rt_mem|s_memory~1401_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1398_combout  & ((\rt_mem|s_memory~1400_combout ))) # (!\rt_mem|s_memory~1398_combout  & (\rt_mem|s_memory~1393_combout )))) # (!\readReg2[3]~input_o  & 
// (((\rt_mem|s_memory~1398_combout ))))

	.dataa(\rt_mem|s_memory~1393_combout ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1398_combout ),
	.datad(\rt_mem|s_memory~1400_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1401_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1401 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1401 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[16]~16 (
// Equation(s):
// \rt_mem|readData[16]~16_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1391_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1401_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1391_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1401_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[16]~16 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~727 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~727 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~727 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~855 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~855 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~855 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~599 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~599 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~599 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1402 (
// Equation(s):
// \rt_mem|s_memory~1402_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~855_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~599_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~855_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~599_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1402_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1402 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1402 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~983 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~983 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~983 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1403 (
// Equation(s):
// \rt_mem|s_memory~1403_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1402_combout  & ((\rt_mem|s_memory~983_q ))) # (!\rt_mem|s_memory~1402_combout  & (\rt_mem|s_memory~727_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1402_combout ))))

	.dataa(\rt_mem|s_memory~727_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1402_combout ),
	.datad(\rt_mem|s_memory~983_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1403_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1403 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1403 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~887 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~887 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~887 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~759 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~759 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~759 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~631 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~631 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~631 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1404 (
// Equation(s):
// \rt_mem|s_memory~1404_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~759_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~631_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~759_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~631_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1404_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1404 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1404 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1015 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1015 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1015 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1405 (
// Equation(s):
// \rt_mem|s_memory~1405_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1404_combout  & ((\rt_mem|s_memory~1015_q ))) # (!\rt_mem|s_memory~1404_combout  & (\rt_mem|s_memory~887_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1404_combout ))))

	.dataa(\rt_mem|s_memory~887_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1404_combout ),
	.datad(\rt_mem|s_memory~1015_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1405_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1405 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1405 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~823 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~823 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~823 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~695 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~695 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~695 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~567 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~567 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~567 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1406 (
// Equation(s):
// \rt_mem|s_memory~1406_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~695_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~567_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~695_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~567_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1406_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1406 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1406 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~951 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~951 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~951 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1407 (
// Equation(s):
// \rt_mem|s_memory~1407_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1406_combout  & ((\rt_mem|s_memory~951_q ))) # (!\rt_mem|s_memory~1406_combout  & (\rt_mem|s_memory~823_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1406_combout ))))

	.dataa(\rt_mem|s_memory~823_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1406_combout ),
	.datad(\rt_mem|s_memory~951_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1407_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1407 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1407 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1408 (
// Equation(s):
// \rt_mem|s_memory~1408_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~1405_combout )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~1407_combout )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~1405_combout ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~1407_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1408_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1408 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1408 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~791 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~791 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~791 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~919 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~919 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~919 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~663 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~663 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~663 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1409 (
// Equation(s):
// \rt_mem|s_memory~1409_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~919_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~663_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~919_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~663_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1409_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1409 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1409 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1047 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1047_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1047 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1047 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1410 (
// Equation(s):
// \rt_mem|s_memory~1410_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1409_combout  & ((\rt_mem|s_memory~1047_q ))) # (!\rt_mem|s_memory~1409_combout  & (\rt_mem|s_memory~791_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1409_combout ))))

	.dataa(\rt_mem|s_memory~791_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1409_combout ),
	.datad(\rt_mem|s_memory~1047_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1410_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1410 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1410 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1411 (
// Equation(s):
// \rt_mem|s_memory~1411_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1408_combout  & ((\rt_mem|s_memory~1410_combout ))) # (!\rt_mem|s_memory~1408_combout  & (\rt_mem|s_memory~1403_combout )))) # (!\readReg2[0]~input_o  & 
// (((\rt_mem|s_memory~1408_combout ))))

	.dataa(\rt_mem|s_memory~1403_combout ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1408_combout ),
	.datad(\rt_mem|s_memory~1410_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1411_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1411 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1411 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~247 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~247 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~247 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~215 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~215 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~215 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~183 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~183 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~183 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1412 (
// Equation(s):
// \rt_mem|s_memory~1412_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~215_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~183_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~215_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~183_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1412_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1412 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1412 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~279 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~279 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~279 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1413 (
// Equation(s):
// \rt_mem|s_memory~1413_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1412_combout  & ((\rt_mem|s_memory~279_q ))) # (!\rt_mem|s_memory~1412_combout  & (\rt_mem|s_memory~247_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1412_combout ))))

	.dataa(\rt_mem|s_memory~247_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1412_combout ),
	.datad(\rt_mem|s_memory~279_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1413_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1413 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1413 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~343 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~343 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~343 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~375 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~375 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~375 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~311 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~311 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~311 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1414 (
// Equation(s):
// \rt_mem|s_memory~1414_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~375_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~311_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~375_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~311_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1414_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1414 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1414 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~407 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~407 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~407 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1415 (
// Equation(s):
// \rt_mem|s_memory~1415_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1414_combout  & ((\rt_mem|s_memory~407_q ))) # (!\rt_mem|s_memory~1414_combout  & (\rt_mem|s_memory~343_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1414_combout ))))

	.dataa(\rt_mem|s_memory~343_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1414_combout ),
	.datad(\rt_mem|s_memory~407_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1415_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1415 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1415 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~87 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~87 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~87 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~119 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~119 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~119 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~55 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~55 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~55 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1416 (
// Equation(s):
// \rt_mem|s_memory~1416_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~119_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~55_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~119_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~55_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1416_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1416 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1416 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~151 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~151 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~151 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1417 (
// Equation(s):
// \rt_mem|s_memory~1417_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1416_combout  & ((\rt_mem|s_memory~151_q ))) # (!\rt_mem|s_memory~1416_combout  & (\rt_mem|s_memory~87_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1416_combout ))))

	.dataa(\rt_mem|s_memory~87_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1416_combout ),
	.datad(\rt_mem|s_memory~151_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1417_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1417 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1417 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1418 (
// Equation(s):
// \rt_mem|s_memory~1418_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~1415_combout )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~1417_combout )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~1415_combout ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~1417_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1418_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1418 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1418 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~503 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~503 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~503 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~471 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~471 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~471 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~439 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~439 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~439 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1419 (
// Equation(s):
// \rt_mem|s_memory~1419_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~471_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~439_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~471_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~439_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1419_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1419 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1419 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~535 (
	.clk(\clk~input_o ),
	.d(\writeData[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~535 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~535 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1420 (
// Equation(s):
// \rt_mem|s_memory~1420_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1419_combout  & ((\rt_mem|s_memory~535_q ))) # (!\rt_mem|s_memory~1419_combout  & (\rt_mem|s_memory~503_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1419_combout ))))

	.dataa(\rt_mem|s_memory~503_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1419_combout ),
	.datad(\rt_mem|s_memory~535_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1420_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1420 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1420 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1421 (
// Equation(s):
// \rt_mem|s_memory~1421_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1418_combout  & ((\rt_mem|s_memory~1420_combout ))) # (!\rt_mem|s_memory~1418_combout  & (\rt_mem|s_memory~1413_combout )))) # (!\readReg2[2]~input_o  & 
// (((\rt_mem|s_memory~1418_combout ))))

	.dataa(\rt_mem|s_memory~1413_combout ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1418_combout ),
	.datad(\rt_mem|s_memory~1420_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1421_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1421 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1421 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[17]~17 (
// Equation(s):
// \rt_mem|readData[17]~17_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1411_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1421_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1411_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1421_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[17]~17 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~760 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~760 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~760 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~888 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~888 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~888 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~632 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~632 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~632 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1422 (
// Equation(s):
// \rt_mem|s_memory~1422_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~888_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~632_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~888_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~632_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1422_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1422 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1422 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1016 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1016 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1016 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1423 (
// Equation(s):
// \rt_mem|s_memory~1423_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1422_combout  & ((\rt_mem|s_memory~1016_q ))) # (!\rt_mem|s_memory~1422_combout  & (\rt_mem|s_memory~760_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1422_combout ))))

	.dataa(\rt_mem|s_memory~760_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1422_combout ),
	.datad(\rt_mem|s_memory~1016_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1423_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1423 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1423 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~856 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~856 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~856 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~728 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~728 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~728 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~600 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~600 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~600 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1424 (
// Equation(s):
// \rt_mem|s_memory~1424_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~728_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~600_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~728_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~600_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1424_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1424 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1424 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~984 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~984 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~984 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1425 (
// Equation(s):
// \rt_mem|s_memory~1425_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1424_combout  & ((\rt_mem|s_memory~984_q ))) # (!\rt_mem|s_memory~1424_combout  & (\rt_mem|s_memory~856_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1424_combout ))))

	.dataa(\rt_mem|s_memory~856_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1424_combout ),
	.datad(\rt_mem|s_memory~984_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1425_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1425 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1425 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~696 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~696 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~696 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~824 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~824 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~824 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~568 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~568 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~568 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1426 (
// Equation(s):
// \rt_mem|s_memory~1426_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~824_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~568_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~824_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~568_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1426_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1426 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1426 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~952 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~952 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~952 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1427 (
// Equation(s):
// \rt_mem|s_memory~1427_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1426_combout  & ((\rt_mem|s_memory~952_q ))) # (!\rt_mem|s_memory~1426_combout  & (\rt_mem|s_memory~696_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1426_combout ))))

	.dataa(\rt_mem|s_memory~696_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1426_combout ),
	.datad(\rt_mem|s_memory~952_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1427_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1427 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1427 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1428 (
// Equation(s):
// \rt_mem|s_memory~1428_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~1425_combout )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~1427_combout )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~1425_combout ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~1427_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1428_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1428 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1428 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~920 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~920 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~920 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~792 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~792 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~792 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~664 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~664 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~664 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1429 (
// Equation(s):
// \rt_mem|s_memory~1429_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~792_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~664_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~792_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~664_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1429_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1429 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1429 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1048 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1048_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1048 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1048 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1430 (
// Equation(s):
// \rt_mem|s_memory~1430_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1429_combout  & ((\rt_mem|s_memory~1048_q ))) # (!\rt_mem|s_memory~1429_combout  & (\rt_mem|s_memory~920_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1429_combout ))))

	.dataa(\rt_mem|s_memory~920_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1429_combout ),
	.datad(\rt_mem|s_memory~1048_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1430_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1430 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1430 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1431 (
// Equation(s):
// \rt_mem|s_memory~1431_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1428_combout  & ((\rt_mem|s_memory~1430_combout ))) # (!\rt_mem|s_memory~1428_combout  & (\rt_mem|s_memory~1423_combout )))) # (!\readReg2[1]~input_o  & 
// (((\rt_mem|s_memory~1428_combout ))))

	.dataa(\rt_mem|s_memory~1423_combout ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1428_combout ),
	.datad(\rt_mem|s_memory~1430_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1431_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1431 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1431 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~376 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~376 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~376 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~344 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~344 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~344 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~312 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~312 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~312 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1432 (
// Equation(s):
// \rt_mem|s_memory~1432_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~344_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~312_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~344_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~312_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1432_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1432 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1432 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~408 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~408 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~408 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1433 (
// Equation(s):
// \rt_mem|s_memory~1433_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1432_combout  & ((\rt_mem|s_memory~408_q ))) # (!\rt_mem|s_memory~1432_combout  & (\rt_mem|s_memory~376_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1432_combout ))))

	.dataa(\rt_mem|s_memory~376_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1432_combout ),
	.datad(\rt_mem|s_memory~408_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1433_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1433 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1433 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~216 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~216 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~216 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~248 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~248 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~248 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~184 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~184 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~184 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1434 (
// Equation(s):
// \rt_mem|s_memory~1434_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~248_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~184_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~248_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~184_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1434_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1434 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1434 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~280 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~280 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~280 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1435 (
// Equation(s):
// \rt_mem|s_memory~1435_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1434_combout  & ((\rt_mem|s_memory~280_q ))) # (!\rt_mem|s_memory~1434_combout  & (\rt_mem|s_memory~216_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1434_combout ))))

	.dataa(\rt_mem|s_memory~216_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1434_combout ),
	.datad(\rt_mem|s_memory~280_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1435_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1435 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1435 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~120 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~120 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~120 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~88 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~88 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~88 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~56 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~56 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~56 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1436 (
// Equation(s):
// \rt_mem|s_memory~1436_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~88_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~56_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~88_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~56_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1436_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1436 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1436 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~152 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~152 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~152 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1437 (
// Equation(s):
// \rt_mem|s_memory~1437_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1436_combout  & ((\rt_mem|s_memory~152_q ))) # (!\rt_mem|s_memory~1436_combout  & (\rt_mem|s_memory~120_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1436_combout ))))

	.dataa(\rt_mem|s_memory~120_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1436_combout ),
	.datad(\rt_mem|s_memory~152_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1437_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1437 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1437 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1438 (
// Equation(s):
// \rt_mem|s_memory~1438_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~1435_combout )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~1437_combout )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~1435_combout ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~1437_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1438_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1438 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1438 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~472 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~472 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~472 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~504 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~504 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~504 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~440 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~440 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~440 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1439 (
// Equation(s):
// \rt_mem|s_memory~1439_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~504_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~440_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~504_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~440_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1439_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1439 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1439 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~536 (
	.clk(\clk~input_o ),
	.d(\writeData[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~536 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~536 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1440 (
// Equation(s):
// \rt_mem|s_memory~1440_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1439_combout  & ((\rt_mem|s_memory~536_q ))) # (!\rt_mem|s_memory~1439_combout  & (\rt_mem|s_memory~472_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1439_combout ))))

	.dataa(\rt_mem|s_memory~472_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1439_combout ),
	.datad(\rt_mem|s_memory~536_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1440_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1440 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1440 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1441 (
// Equation(s):
// \rt_mem|s_memory~1441_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1438_combout  & ((\rt_mem|s_memory~1440_combout ))) # (!\rt_mem|s_memory~1438_combout  & (\rt_mem|s_memory~1433_combout )))) # (!\readReg2[3]~input_o  & 
// (((\rt_mem|s_memory~1438_combout ))))

	.dataa(\rt_mem|s_memory~1433_combout ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1438_combout ),
	.datad(\rt_mem|s_memory~1440_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1441_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1441 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1441 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[18]~18 (
// Equation(s):
// \rt_mem|readData[18]~18_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1431_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1441_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1431_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1441_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[18]~18 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~729 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~729 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~729 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~857 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~857 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~857 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~601 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~601 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~601 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1442 (
// Equation(s):
// \rt_mem|s_memory~1442_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~857_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~601_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~857_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~601_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1442_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1442 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1442 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~985 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~985 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~985 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1443 (
// Equation(s):
// \rt_mem|s_memory~1443_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1442_combout  & ((\rt_mem|s_memory~985_q ))) # (!\rt_mem|s_memory~1442_combout  & (\rt_mem|s_memory~729_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1442_combout ))))

	.dataa(\rt_mem|s_memory~729_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1442_combout ),
	.datad(\rt_mem|s_memory~985_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1443_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1443 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1443 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~889 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~889 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~889 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~761 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~761 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~761 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~633 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~633 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~633 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1444 (
// Equation(s):
// \rt_mem|s_memory~1444_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~761_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~633_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~761_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~633_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1444_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1444 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1444 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1017 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1017 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1017 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1445 (
// Equation(s):
// \rt_mem|s_memory~1445_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1444_combout  & ((\rt_mem|s_memory~1017_q ))) # (!\rt_mem|s_memory~1444_combout  & (\rt_mem|s_memory~889_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1444_combout ))))

	.dataa(\rt_mem|s_memory~889_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1444_combout ),
	.datad(\rt_mem|s_memory~1017_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1445_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1445 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1445 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~825 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~825 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~825 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~697 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~697 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~697 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~569 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~569 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~569 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1446 (
// Equation(s):
// \rt_mem|s_memory~1446_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~697_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~569_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~697_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~569_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1446_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1446 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1446 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~953 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~953 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~953 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1447 (
// Equation(s):
// \rt_mem|s_memory~1447_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1446_combout  & ((\rt_mem|s_memory~953_q ))) # (!\rt_mem|s_memory~1446_combout  & (\rt_mem|s_memory~825_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1446_combout ))))

	.dataa(\rt_mem|s_memory~825_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1446_combout ),
	.datad(\rt_mem|s_memory~953_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1447_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1447 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1447 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1448 (
// Equation(s):
// \rt_mem|s_memory~1448_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~1445_combout )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~1447_combout )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~1445_combout ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~1447_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1448_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1448 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1448 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~793 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~793 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~793 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~921 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~921 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~921 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~665 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~665 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~665 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1449 (
// Equation(s):
// \rt_mem|s_memory~1449_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~921_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~665_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~921_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~665_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1449_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1449 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1449 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1049 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1049_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1049 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1049 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1450 (
// Equation(s):
// \rt_mem|s_memory~1450_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1449_combout  & ((\rt_mem|s_memory~1049_q ))) # (!\rt_mem|s_memory~1449_combout  & (\rt_mem|s_memory~793_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1449_combout ))))

	.dataa(\rt_mem|s_memory~793_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1449_combout ),
	.datad(\rt_mem|s_memory~1049_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1450_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1450 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1450 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1451 (
// Equation(s):
// \rt_mem|s_memory~1451_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1448_combout  & ((\rt_mem|s_memory~1450_combout ))) # (!\rt_mem|s_memory~1448_combout  & (\rt_mem|s_memory~1443_combout )))) # (!\readReg2[0]~input_o  & 
// (((\rt_mem|s_memory~1448_combout ))))

	.dataa(\rt_mem|s_memory~1443_combout ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1448_combout ),
	.datad(\rt_mem|s_memory~1450_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1451_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1451 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1451 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~249 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~249 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~249 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~217 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~217 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~217 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~185 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~185 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~185 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1452 (
// Equation(s):
// \rt_mem|s_memory~1452_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~217_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~185_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~217_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~185_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1452_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1452 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1452 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~281 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~281 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~281 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1453 (
// Equation(s):
// \rt_mem|s_memory~1453_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1452_combout  & ((\rt_mem|s_memory~281_q ))) # (!\rt_mem|s_memory~1452_combout  & (\rt_mem|s_memory~249_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1452_combout ))))

	.dataa(\rt_mem|s_memory~249_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1452_combout ),
	.datad(\rt_mem|s_memory~281_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1453_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1453 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1453 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~345 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~345 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~345 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~377 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~377 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~377 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~313 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~313 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~313 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1454 (
// Equation(s):
// \rt_mem|s_memory~1454_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~377_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~313_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~377_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~313_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1454_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1454 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1454 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~409 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~409 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~409 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1455 (
// Equation(s):
// \rt_mem|s_memory~1455_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1454_combout  & ((\rt_mem|s_memory~409_q ))) # (!\rt_mem|s_memory~1454_combout  & (\rt_mem|s_memory~345_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1454_combout ))))

	.dataa(\rt_mem|s_memory~345_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1454_combout ),
	.datad(\rt_mem|s_memory~409_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1455_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1455 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1455 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~89 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~89 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~89 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~121 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~121 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~121 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~57 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~57 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~57 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1456 (
// Equation(s):
// \rt_mem|s_memory~1456_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~121_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~57_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~121_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~57_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1456_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1456 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1456 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~153 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~153 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~153 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1457 (
// Equation(s):
// \rt_mem|s_memory~1457_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1456_combout  & ((\rt_mem|s_memory~153_q ))) # (!\rt_mem|s_memory~1456_combout  & (\rt_mem|s_memory~89_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1456_combout ))))

	.dataa(\rt_mem|s_memory~89_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1456_combout ),
	.datad(\rt_mem|s_memory~153_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1457_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1457 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1457 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1458 (
// Equation(s):
// \rt_mem|s_memory~1458_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~1455_combout )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~1457_combout )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~1455_combout ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~1457_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1458_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1458 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1458 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~505 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~505 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~505 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~473 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~473 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~473 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~441 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~441 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~441 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1459 (
// Equation(s):
// \rt_mem|s_memory~1459_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~473_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~441_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~473_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~441_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1459_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1459 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1459 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~537 (
	.clk(\clk~input_o ),
	.d(\writeData[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~537 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~537 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1460 (
// Equation(s):
// \rt_mem|s_memory~1460_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1459_combout  & ((\rt_mem|s_memory~537_q ))) # (!\rt_mem|s_memory~1459_combout  & (\rt_mem|s_memory~505_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1459_combout ))))

	.dataa(\rt_mem|s_memory~505_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1459_combout ),
	.datad(\rt_mem|s_memory~537_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1460_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1460 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1460 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1461 (
// Equation(s):
// \rt_mem|s_memory~1461_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1458_combout  & ((\rt_mem|s_memory~1460_combout ))) # (!\rt_mem|s_memory~1458_combout  & (\rt_mem|s_memory~1453_combout )))) # (!\readReg2[2]~input_o  & 
// (((\rt_mem|s_memory~1458_combout ))))

	.dataa(\rt_mem|s_memory~1453_combout ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1458_combout ),
	.datad(\rt_mem|s_memory~1460_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1461_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1461 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1461 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[19]~19 (
// Equation(s):
// \rt_mem|readData[19]~19_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1451_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1461_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1451_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1461_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[19]~19 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~762 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~762 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~762 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~890 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~890 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~890 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~634 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~634 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~634 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1462 (
// Equation(s):
// \rt_mem|s_memory~1462_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~890_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~634_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~890_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~634_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1462_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1462 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1462 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1018 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1018 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1018 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1463 (
// Equation(s):
// \rt_mem|s_memory~1463_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1462_combout  & ((\rt_mem|s_memory~1018_q ))) # (!\rt_mem|s_memory~1462_combout  & (\rt_mem|s_memory~762_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1462_combout ))))

	.dataa(\rt_mem|s_memory~762_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1462_combout ),
	.datad(\rt_mem|s_memory~1018_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1463_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1463 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1463 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~858 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~858 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~858 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~730 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~730 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~730 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~602 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~602 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~602 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1464 (
// Equation(s):
// \rt_mem|s_memory~1464_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~730_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~602_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~730_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~602_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1464_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1464 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1464 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~986 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~986 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~986 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1465 (
// Equation(s):
// \rt_mem|s_memory~1465_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1464_combout  & ((\rt_mem|s_memory~986_q ))) # (!\rt_mem|s_memory~1464_combout  & (\rt_mem|s_memory~858_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1464_combout ))))

	.dataa(\rt_mem|s_memory~858_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1464_combout ),
	.datad(\rt_mem|s_memory~986_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1465_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1465 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1465 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~698 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~698 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~698 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~826 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~826 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~826 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~570 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~570 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~570 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1466 (
// Equation(s):
// \rt_mem|s_memory~1466_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~826_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~570_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~826_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~570_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1466_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1466 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1466 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~954 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~954 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~954 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1467 (
// Equation(s):
// \rt_mem|s_memory~1467_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1466_combout  & ((\rt_mem|s_memory~954_q ))) # (!\rt_mem|s_memory~1466_combout  & (\rt_mem|s_memory~698_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1466_combout ))))

	.dataa(\rt_mem|s_memory~698_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1466_combout ),
	.datad(\rt_mem|s_memory~954_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1467_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1467 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1467 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1468 (
// Equation(s):
// \rt_mem|s_memory~1468_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~1465_combout )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~1467_combout )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~1465_combout ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~1467_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1468_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1468 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1468 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~922 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~922 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~922 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~794 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~794 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~794 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~666 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~666 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~666 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1469 (
// Equation(s):
// \rt_mem|s_memory~1469_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~794_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~666_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~794_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~666_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1469_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1469 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1469 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1050 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1050_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1050 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1050 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1470 (
// Equation(s):
// \rt_mem|s_memory~1470_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1469_combout  & ((\rt_mem|s_memory~1050_q ))) # (!\rt_mem|s_memory~1469_combout  & (\rt_mem|s_memory~922_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1469_combout ))))

	.dataa(\rt_mem|s_memory~922_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1469_combout ),
	.datad(\rt_mem|s_memory~1050_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1470_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1470 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1470 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1471 (
// Equation(s):
// \rt_mem|s_memory~1471_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1468_combout  & ((\rt_mem|s_memory~1470_combout ))) # (!\rt_mem|s_memory~1468_combout  & (\rt_mem|s_memory~1463_combout )))) # (!\readReg2[1]~input_o  & 
// (((\rt_mem|s_memory~1468_combout ))))

	.dataa(\rt_mem|s_memory~1463_combout ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1468_combout ),
	.datad(\rt_mem|s_memory~1470_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1471_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1471 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1471 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~378 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~378 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~378 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~346 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~346 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~346 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~314 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~314 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~314 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1472 (
// Equation(s):
// \rt_mem|s_memory~1472_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~346_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~314_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~346_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~314_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1472_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1472 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1472 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~410 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~410 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~410 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1473 (
// Equation(s):
// \rt_mem|s_memory~1473_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1472_combout  & ((\rt_mem|s_memory~410_q ))) # (!\rt_mem|s_memory~1472_combout  & (\rt_mem|s_memory~378_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1472_combout ))))

	.dataa(\rt_mem|s_memory~378_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1472_combout ),
	.datad(\rt_mem|s_memory~410_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1473_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1473 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1473 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~218 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~218 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~218 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~250 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~250 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~250 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~186 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~186 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~186 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1474 (
// Equation(s):
// \rt_mem|s_memory~1474_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~250_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~186_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~250_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~186_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1474_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1474 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1474 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~282 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~282 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~282 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1475 (
// Equation(s):
// \rt_mem|s_memory~1475_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1474_combout  & ((\rt_mem|s_memory~282_q ))) # (!\rt_mem|s_memory~1474_combout  & (\rt_mem|s_memory~218_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1474_combout ))))

	.dataa(\rt_mem|s_memory~218_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1474_combout ),
	.datad(\rt_mem|s_memory~282_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1475_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1475 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1475 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~122 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~122 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~122 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~90 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~90 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~90 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~58 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~58 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~58 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1476 (
// Equation(s):
// \rt_mem|s_memory~1476_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~90_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~58_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~90_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~58_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1476_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1476 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1476 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~154 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~154 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~154 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1477 (
// Equation(s):
// \rt_mem|s_memory~1477_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1476_combout  & ((\rt_mem|s_memory~154_q ))) # (!\rt_mem|s_memory~1476_combout  & (\rt_mem|s_memory~122_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1476_combout ))))

	.dataa(\rt_mem|s_memory~122_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1476_combout ),
	.datad(\rt_mem|s_memory~154_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1477_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1477 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1477 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1478 (
// Equation(s):
// \rt_mem|s_memory~1478_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~1475_combout )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~1477_combout )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~1475_combout ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~1477_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1478_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1478 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1478 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~474 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~474 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~474 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~506 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~506 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~506 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~442 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~442 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~442 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1479 (
// Equation(s):
// \rt_mem|s_memory~1479_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~506_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~442_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~506_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~442_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1479_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1479 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1479 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~538 (
	.clk(\clk~input_o ),
	.d(\writeData[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~538 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~538 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1480 (
// Equation(s):
// \rt_mem|s_memory~1480_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1479_combout  & ((\rt_mem|s_memory~538_q ))) # (!\rt_mem|s_memory~1479_combout  & (\rt_mem|s_memory~474_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1479_combout ))))

	.dataa(\rt_mem|s_memory~474_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1479_combout ),
	.datad(\rt_mem|s_memory~538_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1480_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1480 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1480 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1481 (
// Equation(s):
// \rt_mem|s_memory~1481_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1478_combout  & ((\rt_mem|s_memory~1480_combout ))) # (!\rt_mem|s_memory~1478_combout  & (\rt_mem|s_memory~1473_combout )))) # (!\readReg2[3]~input_o  & 
// (((\rt_mem|s_memory~1478_combout ))))

	.dataa(\rt_mem|s_memory~1473_combout ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1478_combout ),
	.datad(\rt_mem|s_memory~1480_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1481_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1481 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1481 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[20]~20 (
// Equation(s):
// \rt_mem|readData[20]~20_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1471_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1481_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1471_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1481_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[20]~20 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~731 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~731 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~731 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~859 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~859 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~859 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~603 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~603 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~603 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1482 (
// Equation(s):
// \rt_mem|s_memory~1482_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~859_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~603_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~859_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~603_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1482_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1482 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1482 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~987 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~987 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~987 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1483 (
// Equation(s):
// \rt_mem|s_memory~1483_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1482_combout  & ((\rt_mem|s_memory~987_q ))) # (!\rt_mem|s_memory~1482_combout  & (\rt_mem|s_memory~731_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1482_combout ))))

	.dataa(\rt_mem|s_memory~731_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1482_combout ),
	.datad(\rt_mem|s_memory~987_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1483_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1483 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1483 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~891 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~891 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~891 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~763 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~763 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~763 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~635 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~635 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~635 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1484 (
// Equation(s):
// \rt_mem|s_memory~1484_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~763_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~635_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~763_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~635_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1484_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1484 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1484 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1019 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1019 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1019 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1485 (
// Equation(s):
// \rt_mem|s_memory~1485_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1484_combout  & ((\rt_mem|s_memory~1019_q ))) # (!\rt_mem|s_memory~1484_combout  & (\rt_mem|s_memory~891_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1484_combout ))))

	.dataa(\rt_mem|s_memory~891_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1484_combout ),
	.datad(\rt_mem|s_memory~1019_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1485_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1485 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1485 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~827 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~827 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~827 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~699 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~699 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~699 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~571 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~571 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~571 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1486 (
// Equation(s):
// \rt_mem|s_memory~1486_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~699_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~571_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~699_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~571_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1486_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1486 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1486 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~955 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~955 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~955 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1487 (
// Equation(s):
// \rt_mem|s_memory~1487_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1486_combout  & ((\rt_mem|s_memory~955_q ))) # (!\rt_mem|s_memory~1486_combout  & (\rt_mem|s_memory~827_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1486_combout ))))

	.dataa(\rt_mem|s_memory~827_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1486_combout ),
	.datad(\rt_mem|s_memory~955_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1487_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1487 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1487 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1488 (
// Equation(s):
// \rt_mem|s_memory~1488_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~1485_combout )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~1487_combout )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~1485_combout ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~1487_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1488_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1488 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1488 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~795 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~795 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~795 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~923 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~923 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~923 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~667 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~667 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~667 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1489 (
// Equation(s):
// \rt_mem|s_memory~1489_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~923_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~667_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~923_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~667_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1489_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1489 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1489 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1051 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1051_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1051 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1051 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1490 (
// Equation(s):
// \rt_mem|s_memory~1490_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1489_combout  & ((\rt_mem|s_memory~1051_q ))) # (!\rt_mem|s_memory~1489_combout  & (\rt_mem|s_memory~795_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1489_combout ))))

	.dataa(\rt_mem|s_memory~795_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1489_combout ),
	.datad(\rt_mem|s_memory~1051_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1490_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1490 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1490 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1491 (
// Equation(s):
// \rt_mem|s_memory~1491_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1488_combout  & ((\rt_mem|s_memory~1490_combout ))) # (!\rt_mem|s_memory~1488_combout  & (\rt_mem|s_memory~1483_combout )))) # (!\readReg2[0]~input_o  & 
// (((\rt_mem|s_memory~1488_combout ))))

	.dataa(\rt_mem|s_memory~1483_combout ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1488_combout ),
	.datad(\rt_mem|s_memory~1490_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1491_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1491 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1491 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~251 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~251 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~251 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~219 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~219 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~219 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~187 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~187 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~187 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1492 (
// Equation(s):
// \rt_mem|s_memory~1492_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~219_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~187_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~219_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~187_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1492_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1492 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1492 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~283 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~283 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~283 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1493 (
// Equation(s):
// \rt_mem|s_memory~1493_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1492_combout  & ((\rt_mem|s_memory~283_q ))) # (!\rt_mem|s_memory~1492_combout  & (\rt_mem|s_memory~251_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1492_combout ))))

	.dataa(\rt_mem|s_memory~251_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1492_combout ),
	.datad(\rt_mem|s_memory~283_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1493_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1493 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1493 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~347 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~347 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~347 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~379 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~379 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~379 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~315 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~315 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~315 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1494 (
// Equation(s):
// \rt_mem|s_memory~1494_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~379_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~315_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~379_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~315_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1494_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1494 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1494 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~411 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~411 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~411 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1495 (
// Equation(s):
// \rt_mem|s_memory~1495_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1494_combout  & ((\rt_mem|s_memory~411_q ))) # (!\rt_mem|s_memory~1494_combout  & (\rt_mem|s_memory~347_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1494_combout ))))

	.dataa(\rt_mem|s_memory~347_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1494_combout ),
	.datad(\rt_mem|s_memory~411_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1495_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1495 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1495 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~91 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~91 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~91 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~123 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~123 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~123 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~59 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~59 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~59 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1496 (
// Equation(s):
// \rt_mem|s_memory~1496_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~123_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~59_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~123_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~59_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1496_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1496 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1496 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~155 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~155 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~155 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1497 (
// Equation(s):
// \rt_mem|s_memory~1497_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1496_combout  & ((\rt_mem|s_memory~155_q ))) # (!\rt_mem|s_memory~1496_combout  & (\rt_mem|s_memory~91_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1496_combout ))))

	.dataa(\rt_mem|s_memory~91_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1496_combout ),
	.datad(\rt_mem|s_memory~155_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1497_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1497 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1497 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1498 (
// Equation(s):
// \rt_mem|s_memory~1498_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~1495_combout )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~1497_combout )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~1495_combout ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~1497_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1498_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1498 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1498 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~507 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~507 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~507 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~475 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~475 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~475 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~443 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~443 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~443 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1499 (
// Equation(s):
// \rt_mem|s_memory~1499_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~475_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~443_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~475_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~443_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1499_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1499 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1499 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~539 (
	.clk(\clk~input_o ),
	.d(\writeData[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~539 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~539 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1500 (
// Equation(s):
// \rt_mem|s_memory~1500_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1499_combout  & ((\rt_mem|s_memory~539_q ))) # (!\rt_mem|s_memory~1499_combout  & (\rt_mem|s_memory~507_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1499_combout ))))

	.dataa(\rt_mem|s_memory~507_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1499_combout ),
	.datad(\rt_mem|s_memory~539_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1500_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1500 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1500 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1501 (
// Equation(s):
// \rt_mem|s_memory~1501_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1498_combout  & ((\rt_mem|s_memory~1500_combout ))) # (!\rt_mem|s_memory~1498_combout  & (\rt_mem|s_memory~1493_combout )))) # (!\readReg2[2]~input_o  & 
// (((\rt_mem|s_memory~1498_combout ))))

	.dataa(\rt_mem|s_memory~1493_combout ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1498_combout ),
	.datad(\rt_mem|s_memory~1500_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1501_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1501 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1501 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[21]~21 (
// Equation(s):
// \rt_mem|readData[21]~21_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1491_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1501_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1491_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1501_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[21]~21 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~764 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~764 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~764 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~892 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~892 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~892 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~636 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~636 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~636 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1502 (
// Equation(s):
// \rt_mem|s_memory~1502_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~892_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~636_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~892_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~636_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1502_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1502 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1502 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1020 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1020 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1020 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1503 (
// Equation(s):
// \rt_mem|s_memory~1503_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1502_combout  & ((\rt_mem|s_memory~1020_q ))) # (!\rt_mem|s_memory~1502_combout  & (\rt_mem|s_memory~764_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1502_combout ))))

	.dataa(\rt_mem|s_memory~764_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1502_combout ),
	.datad(\rt_mem|s_memory~1020_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1503_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1503 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1503 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~860 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~860 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~860 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~732 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~732 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~732 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~604 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~604 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~604 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1504 (
// Equation(s):
// \rt_mem|s_memory~1504_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~732_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~604_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~732_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~604_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1504_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1504 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1504 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~988 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~988 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~988 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1505 (
// Equation(s):
// \rt_mem|s_memory~1505_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1504_combout  & ((\rt_mem|s_memory~988_q ))) # (!\rt_mem|s_memory~1504_combout  & (\rt_mem|s_memory~860_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1504_combout ))))

	.dataa(\rt_mem|s_memory~860_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1504_combout ),
	.datad(\rt_mem|s_memory~988_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1505_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1505 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1505 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~700 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~700 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~700 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~828 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~828 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~828 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~572 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~572 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~572 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1506 (
// Equation(s):
// \rt_mem|s_memory~1506_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~828_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~572_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~828_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~572_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1506_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1506 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1506 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~956 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~956 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~956 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1507 (
// Equation(s):
// \rt_mem|s_memory~1507_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1506_combout  & ((\rt_mem|s_memory~956_q ))) # (!\rt_mem|s_memory~1506_combout  & (\rt_mem|s_memory~700_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1506_combout ))))

	.dataa(\rt_mem|s_memory~700_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1506_combout ),
	.datad(\rt_mem|s_memory~956_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1507_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1507 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1507 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1508 (
// Equation(s):
// \rt_mem|s_memory~1508_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~1505_combout )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~1507_combout )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~1505_combout ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~1507_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1508_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1508 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1508 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~924 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~924 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~924 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~796 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~796 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~796 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~668 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~668 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~668 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1509 (
// Equation(s):
// \rt_mem|s_memory~1509_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~796_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~668_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~796_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~668_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1509_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1509 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1509 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1052 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1052_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1052 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1052 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1510 (
// Equation(s):
// \rt_mem|s_memory~1510_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1509_combout  & ((\rt_mem|s_memory~1052_q ))) # (!\rt_mem|s_memory~1509_combout  & (\rt_mem|s_memory~924_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1509_combout ))))

	.dataa(\rt_mem|s_memory~924_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1509_combout ),
	.datad(\rt_mem|s_memory~1052_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1510_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1510 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1510 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1511 (
// Equation(s):
// \rt_mem|s_memory~1511_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1508_combout  & ((\rt_mem|s_memory~1510_combout ))) # (!\rt_mem|s_memory~1508_combout  & (\rt_mem|s_memory~1503_combout )))) # (!\readReg2[1]~input_o  & 
// (((\rt_mem|s_memory~1508_combout ))))

	.dataa(\rt_mem|s_memory~1503_combout ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1508_combout ),
	.datad(\rt_mem|s_memory~1510_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1511_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1511 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1511 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~380 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~380 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~380 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~348 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~348 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~348 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~316 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~316 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~316 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1512 (
// Equation(s):
// \rt_mem|s_memory~1512_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~348_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~316_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~348_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~316_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1512_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1512 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1512 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~412 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~412 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~412 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1513 (
// Equation(s):
// \rt_mem|s_memory~1513_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1512_combout  & ((\rt_mem|s_memory~412_q ))) # (!\rt_mem|s_memory~1512_combout  & (\rt_mem|s_memory~380_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1512_combout ))))

	.dataa(\rt_mem|s_memory~380_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1512_combout ),
	.datad(\rt_mem|s_memory~412_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1513_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1513 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1513 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~220 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~220 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~220 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~252 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~252 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~252 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~188 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~188 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~188 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1514 (
// Equation(s):
// \rt_mem|s_memory~1514_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~252_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~188_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~252_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~188_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1514_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1514 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1514 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~284 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~284 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~284 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1515 (
// Equation(s):
// \rt_mem|s_memory~1515_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1514_combout  & ((\rt_mem|s_memory~284_q ))) # (!\rt_mem|s_memory~1514_combout  & (\rt_mem|s_memory~220_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1514_combout ))))

	.dataa(\rt_mem|s_memory~220_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1514_combout ),
	.datad(\rt_mem|s_memory~284_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1515_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1515 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1515 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~124 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~124 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~124 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~92 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~92 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~92 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~60 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~60 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~60 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1516 (
// Equation(s):
// \rt_mem|s_memory~1516_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~92_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~60_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~92_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~60_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1516_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1516 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1516 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~156 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~156 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~156 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1517 (
// Equation(s):
// \rt_mem|s_memory~1517_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1516_combout  & ((\rt_mem|s_memory~156_q ))) # (!\rt_mem|s_memory~1516_combout  & (\rt_mem|s_memory~124_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1516_combout ))))

	.dataa(\rt_mem|s_memory~124_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1516_combout ),
	.datad(\rt_mem|s_memory~156_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1517_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1517 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1517 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1518 (
// Equation(s):
// \rt_mem|s_memory~1518_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~1515_combout )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~1517_combout )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~1515_combout ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~1517_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1518_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1518 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1518 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~476 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~476 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~476 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~508 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~508 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~508 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~444 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~444 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~444 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1519 (
// Equation(s):
// \rt_mem|s_memory~1519_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~508_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~444_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~508_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~444_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1519_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1519 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1519 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~540 (
	.clk(\clk~input_o ),
	.d(\writeData[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~540 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~540 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1520 (
// Equation(s):
// \rt_mem|s_memory~1520_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1519_combout  & ((\rt_mem|s_memory~540_q ))) # (!\rt_mem|s_memory~1519_combout  & (\rt_mem|s_memory~476_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1519_combout ))))

	.dataa(\rt_mem|s_memory~476_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1519_combout ),
	.datad(\rt_mem|s_memory~540_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1520_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1520 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1520 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1521 (
// Equation(s):
// \rt_mem|s_memory~1521_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1518_combout  & ((\rt_mem|s_memory~1520_combout ))) # (!\rt_mem|s_memory~1518_combout  & (\rt_mem|s_memory~1513_combout )))) # (!\readReg2[3]~input_o  & 
// (((\rt_mem|s_memory~1518_combout ))))

	.dataa(\rt_mem|s_memory~1513_combout ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1518_combout ),
	.datad(\rt_mem|s_memory~1520_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1521_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1521 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1521 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[22]~22 (
// Equation(s):
// \rt_mem|readData[22]~22_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1511_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1521_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1511_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1521_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[22]~22 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~733 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~733 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~733 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~861 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~861 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~861 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~605 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~605 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~605 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1522 (
// Equation(s):
// \rt_mem|s_memory~1522_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~861_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~605_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~861_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~605_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1522_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1522 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1522 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~989 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~989 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~989 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1523 (
// Equation(s):
// \rt_mem|s_memory~1523_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1522_combout  & ((\rt_mem|s_memory~989_q ))) # (!\rt_mem|s_memory~1522_combout  & (\rt_mem|s_memory~733_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1522_combout ))))

	.dataa(\rt_mem|s_memory~733_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1522_combout ),
	.datad(\rt_mem|s_memory~989_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1523_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1523 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1523 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~893 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~893 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~893 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~765 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~765 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~765 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~637 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~637 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~637 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1524 (
// Equation(s):
// \rt_mem|s_memory~1524_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~765_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~637_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~765_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~637_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1524_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1524 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1524 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1021 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1021 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1021 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1525 (
// Equation(s):
// \rt_mem|s_memory~1525_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1524_combout  & ((\rt_mem|s_memory~1021_q ))) # (!\rt_mem|s_memory~1524_combout  & (\rt_mem|s_memory~893_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1524_combout ))))

	.dataa(\rt_mem|s_memory~893_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1524_combout ),
	.datad(\rt_mem|s_memory~1021_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1525_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1525 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1525 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~829 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~829 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~829 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~701 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~701 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~701 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~573 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~573 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~573 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1526 (
// Equation(s):
// \rt_mem|s_memory~1526_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~701_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~573_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~701_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~573_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1526_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1526 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1526 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~957 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~957 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~957 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1527 (
// Equation(s):
// \rt_mem|s_memory~1527_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1526_combout  & ((\rt_mem|s_memory~957_q ))) # (!\rt_mem|s_memory~1526_combout  & (\rt_mem|s_memory~829_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1526_combout ))))

	.dataa(\rt_mem|s_memory~829_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1526_combout ),
	.datad(\rt_mem|s_memory~957_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1527_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1527 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1527 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1528 (
// Equation(s):
// \rt_mem|s_memory~1528_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~1525_combout )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~1527_combout )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~1525_combout ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~1527_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1528_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1528 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1528 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~797 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~797 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~797 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~925 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~925 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~925 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~669 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~669 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~669 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1529 (
// Equation(s):
// \rt_mem|s_memory~1529_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~925_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~669_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~925_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~669_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1529_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1529 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1529 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1053 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1053_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1053 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1053 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1530 (
// Equation(s):
// \rt_mem|s_memory~1530_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1529_combout  & ((\rt_mem|s_memory~1053_q ))) # (!\rt_mem|s_memory~1529_combout  & (\rt_mem|s_memory~797_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1529_combout ))))

	.dataa(\rt_mem|s_memory~797_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1529_combout ),
	.datad(\rt_mem|s_memory~1053_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1530_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1530 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1530 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1531 (
// Equation(s):
// \rt_mem|s_memory~1531_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1528_combout  & ((\rt_mem|s_memory~1530_combout ))) # (!\rt_mem|s_memory~1528_combout  & (\rt_mem|s_memory~1523_combout )))) # (!\readReg2[0]~input_o  & 
// (((\rt_mem|s_memory~1528_combout ))))

	.dataa(\rt_mem|s_memory~1523_combout ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1528_combout ),
	.datad(\rt_mem|s_memory~1530_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1531_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1531 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1531 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~253 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~253 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~253 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~221 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~221 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~221 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~189 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~189 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~189 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1532 (
// Equation(s):
// \rt_mem|s_memory~1532_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~221_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~189_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~221_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~189_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1532_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1532 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1532 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~285 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~285 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~285 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1533 (
// Equation(s):
// \rt_mem|s_memory~1533_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1532_combout  & ((\rt_mem|s_memory~285_q ))) # (!\rt_mem|s_memory~1532_combout  & (\rt_mem|s_memory~253_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1532_combout ))))

	.dataa(\rt_mem|s_memory~253_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1532_combout ),
	.datad(\rt_mem|s_memory~285_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1533_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1533 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1533 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~349 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~349 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~349 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~381 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~381 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~381 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~317 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~317 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~317 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1534 (
// Equation(s):
// \rt_mem|s_memory~1534_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~381_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~317_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~381_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~317_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1534_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1534 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1534 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~413 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~413 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~413 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1535 (
// Equation(s):
// \rt_mem|s_memory~1535_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1534_combout  & ((\rt_mem|s_memory~413_q ))) # (!\rt_mem|s_memory~1534_combout  & (\rt_mem|s_memory~349_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1534_combout ))))

	.dataa(\rt_mem|s_memory~349_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1534_combout ),
	.datad(\rt_mem|s_memory~413_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1535_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1535 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1535 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~93 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~93 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~93 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~125 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~125 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~125 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~61 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~61 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~61 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1536 (
// Equation(s):
// \rt_mem|s_memory~1536_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~125_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~61_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~125_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~61_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1536_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1536 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1536 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~157 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~157 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~157 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1537 (
// Equation(s):
// \rt_mem|s_memory~1537_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1536_combout  & ((\rt_mem|s_memory~157_q ))) # (!\rt_mem|s_memory~1536_combout  & (\rt_mem|s_memory~93_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1536_combout ))))

	.dataa(\rt_mem|s_memory~93_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1536_combout ),
	.datad(\rt_mem|s_memory~157_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1537_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1537 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1537 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1538 (
// Equation(s):
// \rt_mem|s_memory~1538_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~1535_combout )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~1537_combout )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~1535_combout ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~1537_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1538_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1538 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1538 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~509 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~509 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~509 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~477 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~477 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~477 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~445 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~445 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~445 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1539 (
// Equation(s):
// \rt_mem|s_memory~1539_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~477_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~445_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~477_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~445_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1539_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1539 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1539 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~541 (
	.clk(\clk~input_o ),
	.d(\writeData[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~541 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~541 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1540 (
// Equation(s):
// \rt_mem|s_memory~1540_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1539_combout  & ((\rt_mem|s_memory~541_q ))) # (!\rt_mem|s_memory~1539_combout  & (\rt_mem|s_memory~509_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1539_combout ))))

	.dataa(\rt_mem|s_memory~509_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1539_combout ),
	.datad(\rt_mem|s_memory~541_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1540_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1540 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1540 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1541 (
// Equation(s):
// \rt_mem|s_memory~1541_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1538_combout  & ((\rt_mem|s_memory~1540_combout ))) # (!\rt_mem|s_memory~1538_combout  & (\rt_mem|s_memory~1533_combout )))) # (!\readReg2[2]~input_o  & 
// (((\rt_mem|s_memory~1538_combout ))))

	.dataa(\rt_mem|s_memory~1533_combout ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1538_combout ),
	.datad(\rt_mem|s_memory~1540_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1541_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1541 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1541 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[23]~23 (
// Equation(s):
// \rt_mem|readData[23]~23_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1531_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1541_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1531_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1541_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[23]~23 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~766 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~766 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~766 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~894 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~894 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~894 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~638 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~638 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~638 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1542 (
// Equation(s):
// \rt_mem|s_memory~1542_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~894_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~638_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~894_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~638_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1542_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1542 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1542 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1022 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1022 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1022 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1543 (
// Equation(s):
// \rt_mem|s_memory~1543_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1542_combout  & ((\rt_mem|s_memory~1022_q ))) # (!\rt_mem|s_memory~1542_combout  & (\rt_mem|s_memory~766_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1542_combout ))))

	.dataa(\rt_mem|s_memory~766_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1542_combout ),
	.datad(\rt_mem|s_memory~1022_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1543_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1543 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1543 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~862 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~862 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~862 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~734 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~734 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~734 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~606 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~606 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~606 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1544 (
// Equation(s):
// \rt_mem|s_memory~1544_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~734_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~606_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~734_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~606_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1544_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1544 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1544 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~990 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~990 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~990 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1545 (
// Equation(s):
// \rt_mem|s_memory~1545_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1544_combout  & ((\rt_mem|s_memory~990_q ))) # (!\rt_mem|s_memory~1544_combout  & (\rt_mem|s_memory~862_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1544_combout ))))

	.dataa(\rt_mem|s_memory~862_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1544_combout ),
	.datad(\rt_mem|s_memory~990_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1545_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1545 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1545 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~702 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~702 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~702 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~830 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~830 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~830 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~574 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~574 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~574 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1546 (
// Equation(s):
// \rt_mem|s_memory~1546_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~830_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~574_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~830_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~574_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1546_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1546 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1546 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~958 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~958 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~958 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1547 (
// Equation(s):
// \rt_mem|s_memory~1547_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1546_combout  & ((\rt_mem|s_memory~958_q ))) # (!\rt_mem|s_memory~1546_combout  & (\rt_mem|s_memory~702_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1546_combout ))))

	.dataa(\rt_mem|s_memory~702_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1546_combout ),
	.datad(\rt_mem|s_memory~958_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1547_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1547 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1547 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1548 (
// Equation(s):
// \rt_mem|s_memory~1548_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~1545_combout )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~1547_combout )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~1545_combout ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~1547_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1548_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1548 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1548 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~926 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~926 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~926 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~798 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~798 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~798 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~670 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~670 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~670 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1549 (
// Equation(s):
// \rt_mem|s_memory~1549_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~798_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~670_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~798_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~670_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1549_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1549 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1549 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1054 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1054_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1054 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1054 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1550 (
// Equation(s):
// \rt_mem|s_memory~1550_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1549_combout  & ((\rt_mem|s_memory~1054_q ))) # (!\rt_mem|s_memory~1549_combout  & (\rt_mem|s_memory~926_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1549_combout ))))

	.dataa(\rt_mem|s_memory~926_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1549_combout ),
	.datad(\rt_mem|s_memory~1054_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1550_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1550 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1550 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1551 (
// Equation(s):
// \rt_mem|s_memory~1551_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1548_combout  & ((\rt_mem|s_memory~1550_combout ))) # (!\rt_mem|s_memory~1548_combout  & (\rt_mem|s_memory~1543_combout )))) # (!\readReg2[1]~input_o  & 
// (((\rt_mem|s_memory~1548_combout ))))

	.dataa(\rt_mem|s_memory~1543_combout ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1548_combout ),
	.datad(\rt_mem|s_memory~1550_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1551_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1551 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1551 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~382 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~382 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~382 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~350 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~350 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~350 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~318 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~318 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~318 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1552 (
// Equation(s):
// \rt_mem|s_memory~1552_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~350_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~318_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~350_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~318_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1552_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1552 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1552 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~414 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~414 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~414 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1553 (
// Equation(s):
// \rt_mem|s_memory~1553_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1552_combout  & ((\rt_mem|s_memory~414_q ))) # (!\rt_mem|s_memory~1552_combout  & (\rt_mem|s_memory~382_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1552_combout ))))

	.dataa(\rt_mem|s_memory~382_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1552_combout ),
	.datad(\rt_mem|s_memory~414_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1553_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1553 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1553 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~222 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~222 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~222 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~254 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~254 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~254 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~190 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~190 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~190 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1554 (
// Equation(s):
// \rt_mem|s_memory~1554_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~254_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~190_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~254_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~190_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1554_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1554 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1554 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~286 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~286 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~286 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1555 (
// Equation(s):
// \rt_mem|s_memory~1555_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1554_combout  & ((\rt_mem|s_memory~286_q ))) # (!\rt_mem|s_memory~1554_combout  & (\rt_mem|s_memory~222_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1554_combout ))))

	.dataa(\rt_mem|s_memory~222_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1554_combout ),
	.datad(\rt_mem|s_memory~286_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1555_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1555 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1555 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~126 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~126 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~126 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~94 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~94 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~94 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~62 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~62 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~62 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1556 (
// Equation(s):
// \rt_mem|s_memory~1556_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~94_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~62_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~94_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~62_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1556_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1556 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1556 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~158 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~158 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~158 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1557 (
// Equation(s):
// \rt_mem|s_memory~1557_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1556_combout  & ((\rt_mem|s_memory~158_q ))) # (!\rt_mem|s_memory~1556_combout  & (\rt_mem|s_memory~126_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1556_combout ))))

	.dataa(\rt_mem|s_memory~126_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1556_combout ),
	.datad(\rt_mem|s_memory~158_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1557_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1557 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1557 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1558 (
// Equation(s):
// \rt_mem|s_memory~1558_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~1555_combout )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~1557_combout )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~1555_combout ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~1557_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1558_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1558 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1558 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~478 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~478 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~478 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~510 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~510 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~510 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~446 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~446 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~446 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1559 (
// Equation(s):
// \rt_mem|s_memory~1559_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~510_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~446_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~510_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~446_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1559_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1559 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1559 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~542 (
	.clk(\clk~input_o ),
	.d(\writeData[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~542 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~542 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1560 (
// Equation(s):
// \rt_mem|s_memory~1560_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1559_combout  & ((\rt_mem|s_memory~542_q ))) # (!\rt_mem|s_memory~1559_combout  & (\rt_mem|s_memory~478_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1559_combout ))))

	.dataa(\rt_mem|s_memory~478_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1559_combout ),
	.datad(\rt_mem|s_memory~542_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1560_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1560 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1560 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1561 (
// Equation(s):
// \rt_mem|s_memory~1561_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1558_combout  & ((\rt_mem|s_memory~1560_combout ))) # (!\rt_mem|s_memory~1558_combout  & (\rt_mem|s_memory~1553_combout )))) # (!\readReg2[3]~input_o  & 
// (((\rt_mem|s_memory~1558_combout ))))

	.dataa(\rt_mem|s_memory~1553_combout ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1558_combout ),
	.datad(\rt_mem|s_memory~1560_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1561_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1561 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1561 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[24]~24 (
// Equation(s):
// \rt_mem|readData[24]~24_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1551_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1561_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1551_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1561_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[24]~24 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~735 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~735 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~735 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~863 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~863 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~863 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~607 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~607 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~607 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1562 (
// Equation(s):
// \rt_mem|s_memory~1562_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~863_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~607_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~863_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~607_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1562_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1562 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1562 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~991 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~991 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~991 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1563 (
// Equation(s):
// \rt_mem|s_memory~1563_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1562_combout  & ((\rt_mem|s_memory~991_q ))) # (!\rt_mem|s_memory~1562_combout  & (\rt_mem|s_memory~735_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1562_combout ))))

	.dataa(\rt_mem|s_memory~735_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1562_combout ),
	.datad(\rt_mem|s_memory~991_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1563_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1563 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1563 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~895 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~895 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~895 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~767 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~767 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~767 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~639 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~639 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~639 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1564 (
// Equation(s):
// \rt_mem|s_memory~1564_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~767_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~639_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~767_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~639_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1564_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1564 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1564 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1023 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1023 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1023 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1565 (
// Equation(s):
// \rt_mem|s_memory~1565_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1564_combout  & ((\rt_mem|s_memory~1023_q ))) # (!\rt_mem|s_memory~1564_combout  & (\rt_mem|s_memory~895_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1564_combout ))))

	.dataa(\rt_mem|s_memory~895_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1564_combout ),
	.datad(\rt_mem|s_memory~1023_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1565_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1565 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1565 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~831 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~831 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~831 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~703 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~703 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~703 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~575 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~575 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~575 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1566 (
// Equation(s):
// \rt_mem|s_memory~1566_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~703_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~575_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~703_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~575_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1566_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1566 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1566 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~959 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~959 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~959 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1567 (
// Equation(s):
// \rt_mem|s_memory~1567_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1566_combout  & ((\rt_mem|s_memory~959_q ))) # (!\rt_mem|s_memory~1566_combout  & (\rt_mem|s_memory~831_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1566_combout ))))

	.dataa(\rt_mem|s_memory~831_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1566_combout ),
	.datad(\rt_mem|s_memory~959_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1567_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1567 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1567 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1568 (
// Equation(s):
// \rt_mem|s_memory~1568_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~1565_combout )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~1567_combout )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~1565_combout ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~1567_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1568_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1568 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1568 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~799 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~799 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~799 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~927 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~927 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~927 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~671 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~671 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~671 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1569 (
// Equation(s):
// \rt_mem|s_memory~1569_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~927_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~671_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~927_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~671_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1569_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1569 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1569 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1055 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1055_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1055 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1055 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1570 (
// Equation(s):
// \rt_mem|s_memory~1570_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1569_combout  & ((\rt_mem|s_memory~1055_q ))) # (!\rt_mem|s_memory~1569_combout  & (\rt_mem|s_memory~799_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1569_combout ))))

	.dataa(\rt_mem|s_memory~799_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1569_combout ),
	.datad(\rt_mem|s_memory~1055_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1570_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1570 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1570 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1571 (
// Equation(s):
// \rt_mem|s_memory~1571_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1568_combout  & ((\rt_mem|s_memory~1570_combout ))) # (!\rt_mem|s_memory~1568_combout  & (\rt_mem|s_memory~1563_combout )))) # (!\readReg2[0]~input_o  & 
// (((\rt_mem|s_memory~1568_combout ))))

	.dataa(\rt_mem|s_memory~1563_combout ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1568_combout ),
	.datad(\rt_mem|s_memory~1570_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1571_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1571 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1571 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~255 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~255 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~255 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~223 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~223 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~223 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~191 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~191 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~191 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1572 (
// Equation(s):
// \rt_mem|s_memory~1572_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~223_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~191_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~223_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~191_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1572_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1572 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1572 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~287 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~287 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~287 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1573 (
// Equation(s):
// \rt_mem|s_memory~1573_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1572_combout  & ((\rt_mem|s_memory~287_q ))) # (!\rt_mem|s_memory~1572_combout  & (\rt_mem|s_memory~255_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1572_combout ))))

	.dataa(\rt_mem|s_memory~255_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1572_combout ),
	.datad(\rt_mem|s_memory~287_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1573_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1573 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1573 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~351 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~351 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~351 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~383 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~383 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~383 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~319 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~319 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~319 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1574 (
// Equation(s):
// \rt_mem|s_memory~1574_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~383_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~319_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~383_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~319_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1574_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1574 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1574 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~415 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~415 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~415 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1575 (
// Equation(s):
// \rt_mem|s_memory~1575_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1574_combout  & ((\rt_mem|s_memory~415_q ))) # (!\rt_mem|s_memory~1574_combout  & (\rt_mem|s_memory~351_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1574_combout ))))

	.dataa(\rt_mem|s_memory~351_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1574_combout ),
	.datad(\rt_mem|s_memory~415_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1575_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1575 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1575 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~95 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~95 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~95 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~127 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~127 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~127 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~63 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~63 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~63 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1576 (
// Equation(s):
// \rt_mem|s_memory~1576_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~127_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~63_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~127_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~63_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1576_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1576 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1576 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~159 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~159 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~159 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1577 (
// Equation(s):
// \rt_mem|s_memory~1577_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1576_combout  & ((\rt_mem|s_memory~159_q ))) # (!\rt_mem|s_memory~1576_combout  & (\rt_mem|s_memory~95_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1576_combout ))))

	.dataa(\rt_mem|s_memory~95_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1576_combout ),
	.datad(\rt_mem|s_memory~159_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1577_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1577 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1577 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1578 (
// Equation(s):
// \rt_mem|s_memory~1578_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~1575_combout )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~1577_combout )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~1575_combout ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~1577_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1578_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1578 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1578 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~511 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~511 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~511 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~479 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~479 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~479 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~447 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~447 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~447 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1579 (
// Equation(s):
// \rt_mem|s_memory~1579_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~479_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~447_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~479_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~447_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1579_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1579 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1579 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~543 (
	.clk(\clk~input_o ),
	.d(\writeData[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~543 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~543 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1580 (
// Equation(s):
// \rt_mem|s_memory~1580_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1579_combout  & ((\rt_mem|s_memory~543_q ))) # (!\rt_mem|s_memory~1579_combout  & (\rt_mem|s_memory~511_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1579_combout ))))

	.dataa(\rt_mem|s_memory~511_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1579_combout ),
	.datad(\rt_mem|s_memory~543_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1580_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1580 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1580 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1581 (
// Equation(s):
// \rt_mem|s_memory~1581_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1578_combout  & ((\rt_mem|s_memory~1580_combout ))) # (!\rt_mem|s_memory~1578_combout  & (\rt_mem|s_memory~1573_combout )))) # (!\readReg2[2]~input_o  & 
// (((\rt_mem|s_memory~1578_combout ))))

	.dataa(\rt_mem|s_memory~1573_combout ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1578_combout ),
	.datad(\rt_mem|s_memory~1580_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1581_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1581 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1581 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[25]~25 (
// Equation(s):
// \rt_mem|readData[25]~25_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1571_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1581_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1571_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1581_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[25]~25 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~768 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~768 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~768 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~896 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~896 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~896 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~640 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~640 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~640 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1582 (
// Equation(s):
// \rt_mem|s_memory~1582_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~896_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~640_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~896_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~640_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1582_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1582 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1582 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1024 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1024_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1024 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1024 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1583 (
// Equation(s):
// \rt_mem|s_memory~1583_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1582_combout  & ((\rt_mem|s_memory~1024_q ))) # (!\rt_mem|s_memory~1582_combout  & (\rt_mem|s_memory~768_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1582_combout ))))

	.dataa(\rt_mem|s_memory~768_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1582_combout ),
	.datad(\rt_mem|s_memory~1024_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1583_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1583 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1583 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~864 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~864 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~864 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~736 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~736 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~736 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~608 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~608 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~608 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1584 (
// Equation(s):
// \rt_mem|s_memory~1584_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~736_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~608_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~736_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~608_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1584_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1584 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1584 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~992 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~992 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~992 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1585 (
// Equation(s):
// \rt_mem|s_memory~1585_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1584_combout  & ((\rt_mem|s_memory~992_q ))) # (!\rt_mem|s_memory~1584_combout  & (\rt_mem|s_memory~864_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1584_combout ))))

	.dataa(\rt_mem|s_memory~864_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1584_combout ),
	.datad(\rt_mem|s_memory~992_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1585_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1585 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1585 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~704 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~704 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~704 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~832 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~832 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~832 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~576 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~576 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~576 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1586 (
// Equation(s):
// \rt_mem|s_memory~1586_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~832_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~576_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~832_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~576_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1586_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1586 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1586 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~960 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~960 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~960 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1587 (
// Equation(s):
// \rt_mem|s_memory~1587_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1586_combout  & ((\rt_mem|s_memory~960_q ))) # (!\rt_mem|s_memory~1586_combout  & (\rt_mem|s_memory~704_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1586_combout ))))

	.dataa(\rt_mem|s_memory~704_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1586_combout ),
	.datad(\rt_mem|s_memory~960_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1587_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1587 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1587 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1588 (
// Equation(s):
// \rt_mem|s_memory~1588_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~1585_combout )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~1587_combout )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~1585_combout ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~1587_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1588_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1588 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1588 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~928 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~928 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~928 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~800 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~800 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~800 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~672 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~672 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~672 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1589 (
// Equation(s):
// \rt_mem|s_memory~1589_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~800_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~672_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~800_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~672_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1589_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1589 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1589 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1056 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1056_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1056 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1056 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1590 (
// Equation(s):
// \rt_mem|s_memory~1590_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1589_combout  & ((\rt_mem|s_memory~1056_q ))) # (!\rt_mem|s_memory~1589_combout  & (\rt_mem|s_memory~928_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1589_combout ))))

	.dataa(\rt_mem|s_memory~928_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1589_combout ),
	.datad(\rt_mem|s_memory~1056_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1590_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1590 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1590 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1591 (
// Equation(s):
// \rt_mem|s_memory~1591_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1588_combout  & ((\rt_mem|s_memory~1590_combout ))) # (!\rt_mem|s_memory~1588_combout  & (\rt_mem|s_memory~1583_combout )))) # (!\readReg2[1]~input_o  & 
// (((\rt_mem|s_memory~1588_combout ))))

	.dataa(\rt_mem|s_memory~1583_combout ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1588_combout ),
	.datad(\rt_mem|s_memory~1590_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1591_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1591 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1591 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~384 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~384 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~384 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~352 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~352 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~352 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~320 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~320 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~320 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1592 (
// Equation(s):
// \rt_mem|s_memory~1592_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~352_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~320_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~352_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~320_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1592_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1592 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1592 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~416 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~416 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~416 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1593 (
// Equation(s):
// \rt_mem|s_memory~1593_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1592_combout  & ((\rt_mem|s_memory~416_q ))) # (!\rt_mem|s_memory~1592_combout  & (\rt_mem|s_memory~384_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1592_combout ))))

	.dataa(\rt_mem|s_memory~384_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1592_combout ),
	.datad(\rt_mem|s_memory~416_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1593_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1593 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1593 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~224 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~224 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~224 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~256 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~256 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~256 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~192 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~192 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~192 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1594 (
// Equation(s):
// \rt_mem|s_memory~1594_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~256_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~192_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~256_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~192_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1594_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1594 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1594 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~288 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~288 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~288 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1595 (
// Equation(s):
// \rt_mem|s_memory~1595_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1594_combout  & ((\rt_mem|s_memory~288_q ))) # (!\rt_mem|s_memory~1594_combout  & (\rt_mem|s_memory~224_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1594_combout ))))

	.dataa(\rt_mem|s_memory~224_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1594_combout ),
	.datad(\rt_mem|s_memory~288_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1595_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1595 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1595 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~128 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~128 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~128 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~96 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~96 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~96 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~64 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~64 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~64 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1596 (
// Equation(s):
// \rt_mem|s_memory~1596_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~96_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~64_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~96_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~64_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1596_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1596 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1596 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~160 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~160 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~160 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1597 (
// Equation(s):
// \rt_mem|s_memory~1597_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1596_combout  & ((\rt_mem|s_memory~160_q ))) # (!\rt_mem|s_memory~1596_combout  & (\rt_mem|s_memory~128_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1596_combout ))))

	.dataa(\rt_mem|s_memory~128_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1596_combout ),
	.datad(\rt_mem|s_memory~160_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1597_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1597 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1597 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1598 (
// Equation(s):
// \rt_mem|s_memory~1598_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~1595_combout )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~1597_combout )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~1595_combout ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~1597_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1598_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1598 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1598 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~480 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~480 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~480 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~512 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~512 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~512 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~448 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~448 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~448 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1599 (
// Equation(s):
// \rt_mem|s_memory~1599_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~512_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~448_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~512_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~448_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1599_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1599 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1599 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~544 (
	.clk(\clk~input_o ),
	.d(\writeData[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~544 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~544 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1600 (
// Equation(s):
// \rt_mem|s_memory~1600_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1599_combout  & ((\rt_mem|s_memory~544_q ))) # (!\rt_mem|s_memory~1599_combout  & (\rt_mem|s_memory~480_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1599_combout ))))

	.dataa(\rt_mem|s_memory~480_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1599_combout ),
	.datad(\rt_mem|s_memory~544_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1600_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1600 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1600 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1601 (
// Equation(s):
// \rt_mem|s_memory~1601_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1598_combout  & ((\rt_mem|s_memory~1600_combout ))) # (!\rt_mem|s_memory~1598_combout  & (\rt_mem|s_memory~1593_combout )))) # (!\readReg2[3]~input_o  & 
// (((\rt_mem|s_memory~1598_combout ))))

	.dataa(\rt_mem|s_memory~1593_combout ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1598_combout ),
	.datad(\rt_mem|s_memory~1600_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1601_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1601 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1601 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[26]~26 (
// Equation(s):
// \rt_mem|readData[26]~26_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1591_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1601_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1591_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1601_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[26]~26 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~737 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~737 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~737 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~865 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~865 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~865 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~609 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~609 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~609 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1602 (
// Equation(s):
// \rt_mem|s_memory~1602_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~865_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~609_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~865_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~609_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1602_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1602 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1602 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~993 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~993 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~993 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1603 (
// Equation(s):
// \rt_mem|s_memory~1603_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1602_combout  & ((\rt_mem|s_memory~993_q ))) # (!\rt_mem|s_memory~1602_combout  & (\rt_mem|s_memory~737_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1602_combout ))))

	.dataa(\rt_mem|s_memory~737_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1602_combout ),
	.datad(\rt_mem|s_memory~993_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1603_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1603 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1603 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~897 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~897 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~897 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~769 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~769 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~769 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~641 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~641 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~641 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1604 (
// Equation(s):
// \rt_mem|s_memory~1604_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~769_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~641_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~769_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~641_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1604_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1604 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1604 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1025 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1025_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1025 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1025 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1605 (
// Equation(s):
// \rt_mem|s_memory~1605_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1604_combout  & ((\rt_mem|s_memory~1025_q ))) # (!\rt_mem|s_memory~1604_combout  & (\rt_mem|s_memory~897_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1604_combout ))))

	.dataa(\rt_mem|s_memory~897_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1604_combout ),
	.datad(\rt_mem|s_memory~1025_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1605_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1605 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1605 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~833 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~833 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~833 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~705 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~705 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~705 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~577 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~577 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~577 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1606 (
// Equation(s):
// \rt_mem|s_memory~1606_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~705_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~577_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~705_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~577_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1606_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1606 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1606 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~961 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~961 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~961 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1607 (
// Equation(s):
// \rt_mem|s_memory~1607_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1606_combout  & ((\rt_mem|s_memory~961_q ))) # (!\rt_mem|s_memory~1606_combout  & (\rt_mem|s_memory~833_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1606_combout ))))

	.dataa(\rt_mem|s_memory~833_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1606_combout ),
	.datad(\rt_mem|s_memory~961_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1607_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1607 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1607 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1608 (
// Equation(s):
// \rt_mem|s_memory~1608_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~1605_combout )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~1607_combout )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~1605_combout ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~1607_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1608_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1608 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1608 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~801 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~801 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~801 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~929 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~929 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~929 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~673 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~673 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~673 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1609 (
// Equation(s):
// \rt_mem|s_memory~1609_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~929_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~673_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~929_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~673_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1609_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1609 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1609 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1057 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1057_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1057 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1057 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1610 (
// Equation(s):
// \rt_mem|s_memory~1610_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1609_combout  & ((\rt_mem|s_memory~1057_q ))) # (!\rt_mem|s_memory~1609_combout  & (\rt_mem|s_memory~801_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1609_combout ))))

	.dataa(\rt_mem|s_memory~801_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1609_combout ),
	.datad(\rt_mem|s_memory~1057_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1610_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1610 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1610 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1611 (
// Equation(s):
// \rt_mem|s_memory~1611_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1608_combout  & ((\rt_mem|s_memory~1610_combout ))) # (!\rt_mem|s_memory~1608_combout  & (\rt_mem|s_memory~1603_combout )))) # (!\readReg2[0]~input_o  & 
// (((\rt_mem|s_memory~1608_combout ))))

	.dataa(\rt_mem|s_memory~1603_combout ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1608_combout ),
	.datad(\rt_mem|s_memory~1610_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1611_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1611 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1611 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~257 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~257 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~257 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~225 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~225 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~225 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~193 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~193 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~193 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1612 (
// Equation(s):
// \rt_mem|s_memory~1612_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~225_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~193_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~225_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~193_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1612_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1612 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1612 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~289 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~289 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~289 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1613 (
// Equation(s):
// \rt_mem|s_memory~1613_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1612_combout  & ((\rt_mem|s_memory~289_q ))) # (!\rt_mem|s_memory~1612_combout  & (\rt_mem|s_memory~257_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1612_combout ))))

	.dataa(\rt_mem|s_memory~257_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1612_combout ),
	.datad(\rt_mem|s_memory~289_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1613_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1613 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1613 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~353 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~353 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~353 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~385 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~385 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~385 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~321 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~321 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~321 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1614 (
// Equation(s):
// \rt_mem|s_memory~1614_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~385_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~321_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~385_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~321_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1614_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1614 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1614 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~417 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~417 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~417 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1615 (
// Equation(s):
// \rt_mem|s_memory~1615_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1614_combout  & ((\rt_mem|s_memory~417_q ))) # (!\rt_mem|s_memory~1614_combout  & (\rt_mem|s_memory~353_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1614_combout ))))

	.dataa(\rt_mem|s_memory~353_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1614_combout ),
	.datad(\rt_mem|s_memory~417_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1615_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1615 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1615 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~97 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~97 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~97 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~129 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~129 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~129 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~65 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~65 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~65 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1616 (
// Equation(s):
// \rt_mem|s_memory~1616_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~129_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~65_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~129_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~65_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1616_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1616 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1616 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~161 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~161 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~161 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1617 (
// Equation(s):
// \rt_mem|s_memory~1617_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1616_combout  & ((\rt_mem|s_memory~161_q ))) # (!\rt_mem|s_memory~1616_combout  & (\rt_mem|s_memory~97_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1616_combout ))))

	.dataa(\rt_mem|s_memory~97_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1616_combout ),
	.datad(\rt_mem|s_memory~161_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1617_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1617 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1617 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1618 (
// Equation(s):
// \rt_mem|s_memory~1618_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~1615_combout )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~1617_combout )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~1615_combout ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~1617_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1618_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1618 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1618 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~513 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~513 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~513 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~481 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~481 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~481 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~449 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~449 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~449 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1619 (
// Equation(s):
// \rt_mem|s_memory~1619_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~481_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~449_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~481_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~449_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1619_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1619 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1619 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~545 (
	.clk(\clk~input_o ),
	.d(\writeData[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~545 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~545 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1620 (
// Equation(s):
// \rt_mem|s_memory~1620_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1619_combout  & ((\rt_mem|s_memory~545_q ))) # (!\rt_mem|s_memory~1619_combout  & (\rt_mem|s_memory~513_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1619_combout ))))

	.dataa(\rt_mem|s_memory~513_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1619_combout ),
	.datad(\rt_mem|s_memory~545_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1620_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1620 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1620 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1621 (
// Equation(s):
// \rt_mem|s_memory~1621_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1618_combout  & ((\rt_mem|s_memory~1620_combout ))) # (!\rt_mem|s_memory~1618_combout  & (\rt_mem|s_memory~1613_combout )))) # (!\readReg2[2]~input_o  & 
// (((\rt_mem|s_memory~1618_combout ))))

	.dataa(\rt_mem|s_memory~1613_combout ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1618_combout ),
	.datad(\rt_mem|s_memory~1620_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1621_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1621 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1621 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[27]~27 (
// Equation(s):
// \rt_mem|readData[27]~27_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1611_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1621_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1611_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1621_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[27]~27 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~770 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~770 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~770 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~898 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~898 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~898 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~642 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~642 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~642 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1622 (
// Equation(s):
// \rt_mem|s_memory~1622_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~898_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~642_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~898_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~642_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1622_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1622 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1622 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1026 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1026_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1026 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1026 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1623 (
// Equation(s):
// \rt_mem|s_memory~1623_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1622_combout  & ((\rt_mem|s_memory~1026_q ))) # (!\rt_mem|s_memory~1622_combout  & (\rt_mem|s_memory~770_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1622_combout ))))

	.dataa(\rt_mem|s_memory~770_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1622_combout ),
	.datad(\rt_mem|s_memory~1026_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1623_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1623 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1623 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~866 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~866 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~866 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~738 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~738 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~738 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~610 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~610 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~610 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1624 (
// Equation(s):
// \rt_mem|s_memory~1624_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~738_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~610_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~738_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~610_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1624_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1624 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1624 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~994 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~994 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~994 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1625 (
// Equation(s):
// \rt_mem|s_memory~1625_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1624_combout  & ((\rt_mem|s_memory~994_q ))) # (!\rt_mem|s_memory~1624_combout  & (\rt_mem|s_memory~866_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1624_combout ))))

	.dataa(\rt_mem|s_memory~866_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1624_combout ),
	.datad(\rt_mem|s_memory~994_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1625_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1625 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1625 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~706 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~706 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~706 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~834 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~834 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~834 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~578 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~578 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~578 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1626 (
// Equation(s):
// \rt_mem|s_memory~1626_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~834_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~578_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~834_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~578_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1626_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1626 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1626 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~962 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~962 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~962 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1627 (
// Equation(s):
// \rt_mem|s_memory~1627_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1626_combout  & ((\rt_mem|s_memory~962_q ))) # (!\rt_mem|s_memory~1626_combout  & (\rt_mem|s_memory~706_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1626_combout ))))

	.dataa(\rt_mem|s_memory~706_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1626_combout ),
	.datad(\rt_mem|s_memory~962_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1627_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1627 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1627 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1628 (
// Equation(s):
// \rt_mem|s_memory~1628_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~1625_combout )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~1627_combout )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~1625_combout ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~1627_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1628_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1628 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1628 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~930 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~930 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~930 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~802 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~802 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~802 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~674 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~674 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~674 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1629 (
// Equation(s):
// \rt_mem|s_memory~1629_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~802_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~674_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~802_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~674_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1629_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1629 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1629 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1058 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1058_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1058 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1058 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1630 (
// Equation(s):
// \rt_mem|s_memory~1630_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1629_combout  & ((\rt_mem|s_memory~1058_q ))) # (!\rt_mem|s_memory~1629_combout  & (\rt_mem|s_memory~930_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1629_combout ))))

	.dataa(\rt_mem|s_memory~930_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1629_combout ),
	.datad(\rt_mem|s_memory~1058_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1630_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1630 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1630 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1631 (
// Equation(s):
// \rt_mem|s_memory~1631_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1628_combout  & ((\rt_mem|s_memory~1630_combout ))) # (!\rt_mem|s_memory~1628_combout  & (\rt_mem|s_memory~1623_combout )))) # (!\readReg2[1]~input_o  & 
// (((\rt_mem|s_memory~1628_combout ))))

	.dataa(\rt_mem|s_memory~1623_combout ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1628_combout ),
	.datad(\rt_mem|s_memory~1630_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1631_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1631 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1631 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~386 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~386 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~386 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~354 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~354 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~354 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~322 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~322 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~322 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1632 (
// Equation(s):
// \rt_mem|s_memory~1632_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~354_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~322_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~354_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~322_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1632_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1632 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1632 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~418 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~418 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~418 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1633 (
// Equation(s):
// \rt_mem|s_memory~1633_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1632_combout  & ((\rt_mem|s_memory~418_q ))) # (!\rt_mem|s_memory~1632_combout  & (\rt_mem|s_memory~386_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1632_combout ))))

	.dataa(\rt_mem|s_memory~386_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1632_combout ),
	.datad(\rt_mem|s_memory~418_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1633_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1633 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1633 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~226 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~226 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~226 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~258 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~258 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~258 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~194 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~194 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~194 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1634 (
// Equation(s):
// \rt_mem|s_memory~1634_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~258_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~194_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~258_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~194_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1634_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1634 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1634 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~290 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~290 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~290 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1635 (
// Equation(s):
// \rt_mem|s_memory~1635_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1634_combout  & ((\rt_mem|s_memory~290_q ))) # (!\rt_mem|s_memory~1634_combout  & (\rt_mem|s_memory~226_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1634_combout ))))

	.dataa(\rt_mem|s_memory~226_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1634_combout ),
	.datad(\rt_mem|s_memory~290_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1635_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1635 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1635 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~130 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~130 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~130 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~98 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~98 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~98 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~66 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~66 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~66 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1636 (
// Equation(s):
// \rt_mem|s_memory~1636_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~98_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~66_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~98_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~66_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1636_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1636 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1636 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~162 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~162 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~162 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1637 (
// Equation(s):
// \rt_mem|s_memory~1637_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1636_combout  & ((\rt_mem|s_memory~162_q ))) # (!\rt_mem|s_memory~1636_combout  & (\rt_mem|s_memory~130_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1636_combout ))))

	.dataa(\rt_mem|s_memory~130_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1636_combout ),
	.datad(\rt_mem|s_memory~162_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1637_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1637 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1637 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1638 (
// Equation(s):
// \rt_mem|s_memory~1638_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~1635_combout )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~1637_combout )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~1635_combout ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~1637_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1638_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1638 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1638 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~482 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~482 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~482 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~514 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~514 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~514 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~450 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~450 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~450 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1639 (
// Equation(s):
// \rt_mem|s_memory~1639_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~514_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~450_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~514_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~450_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1639_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1639 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1639 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~546 (
	.clk(\clk~input_o ),
	.d(\writeData[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~546 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~546 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1640 (
// Equation(s):
// \rt_mem|s_memory~1640_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1639_combout  & ((\rt_mem|s_memory~546_q ))) # (!\rt_mem|s_memory~1639_combout  & (\rt_mem|s_memory~482_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1639_combout ))))

	.dataa(\rt_mem|s_memory~482_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1639_combout ),
	.datad(\rt_mem|s_memory~546_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1640_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1640 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1640 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1641 (
// Equation(s):
// \rt_mem|s_memory~1641_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1638_combout  & ((\rt_mem|s_memory~1640_combout ))) # (!\rt_mem|s_memory~1638_combout  & (\rt_mem|s_memory~1633_combout )))) # (!\readReg2[3]~input_o  & 
// (((\rt_mem|s_memory~1638_combout ))))

	.dataa(\rt_mem|s_memory~1633_combout ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1638_combout ),
	.datad(\rt_mem|s_memory~1640_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1641_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1641 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1641 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[28]~28 (
// Equation(s):
// \rt_mem|readData[28]~28_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1631_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1641_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1631_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1641_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[28]~28 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~739 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~739 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~739 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~867 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~867 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~867 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~611 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~611 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~611 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1642 (
// Equation(s):
// \rt_mem|s_memory~1642_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~867_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~611_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~867_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~611_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1642_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1642 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1642 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~995 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~995 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~995 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1643 (
// Equation(s):
// \rt_mem|s_memory~1643_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1642_combout  & ((\rt_mem|s_memory~995_q ))) # (!\rt_mem|s_memory~1642_combout  & (\rt_mem|s_memory~739_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1642_combout ))))

	.dataa(\rt_mem|s_memory~739_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1642_combout ),
	.datad(\rt_mem|s_memory~995_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1643_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1643 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1643 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~899 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~899 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~899 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~771 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~771 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~771 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~643 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~643 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~643 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1644 (
// Equation(s):
// \rt_mem|s_memory~1644_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~771_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~643_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~771_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~643_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1644_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1644 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1644 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1027 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1027_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1027 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1027 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1645 (
// Equation(s):
// \rt_mem|s_memory~1645_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1644_combout  & ((\rt_mem|s_memory~1027_q ))) # (!\rt_mem|s_memory~1644_combout  & (\rt_mem|s_memory~899_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1644_combout ))))

	.dataa(\rt_mem|s_memory~899_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1644_combout ),
	.datad(\rt_mem|s_memory~1027_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1645_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1645 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1645 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~835 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~835 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~835 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~707 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~707 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~707 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~579 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~579 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~579 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1646 (
// Equation(s):
// \rt_mem|s_memory~1646_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~707_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~579_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~707_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~579_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1646_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1646 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1646 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~963 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~963 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~963 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1647 (
// Equation(s):
// \rt_mem|s_memory~1647_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1646_combout  & ((\rt_mem|s_memory~963_q ))) # (!\rt_mem|s_memory~1646_combout  & (\rt_mem|s_memory~835_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1646_combout ))))

	.dataa(\rt_mem|s_memory~835_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1646_combout ),
	.datad(\rt_mem|s_memory~963_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1647_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1647 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1647 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1648 (
// Equation(s):
// \rt_mem|s_memory~1648_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~1645_combout )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~1647_combout )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~1645_combout ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~1647_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1648_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1648 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1648 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~803 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~803 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~803 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~931 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~931 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~931 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~675 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~675 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~675 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1649 (
// Equation(s):
// \rt_mem|s_memory~1649_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~931_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~675_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~931_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~675_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1649_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1649 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1649 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1059 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1059_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1059 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1059 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1650 (
// Equation(s):
// \rt_mem|s_memory~1650_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1649_combout  & ((\rt_mem|s_memory~1059_q ))) # (!\rt_mem|s_memory~1649_combout  & (\rt_mem|s_memory~803_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1649_combout ))))

	.dataa(\rt_mem|s_memory~803_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1649_combout ),
	.datad(\rt_mem|s_memory~1059_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1650_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1650 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1650 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1651 (
// Equation(s):
// \rt_mem|s_memory~1651_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1648_combout  & ((\rt_mem|s_memory~1650_combout ))) # (!\rt_mem|s_memory~1648_combout  & (\rt_mem|s_memory~1643_combout )))) # (!\readReg2[0]~input_o  & 
// (((\rt_mem|s_memory~1648_combout ))))

	.dataa(\rt_mem|s_memory~1643_combout ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1648_combout ),
	.datad(\rt_mem|s_memory~1650_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1651_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1651 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1651 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~259 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~259 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~259 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~227 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~227 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~227 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~195 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~195 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~195 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1652 (
// Equation(s):
// \rt_mem|s_memory~1652_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~227_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~195_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~227_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~195_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1652_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1652 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1652 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~291 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~291 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~291 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1653 (
// Equation(s):
// \rt_mem|s_memory~1653_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1652_combout  & ((\rt_mem|s_memory~291_q ))) # (!\rt_mem|s_memory~1652_combout  & (\rt_mem|s_memory~259_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1652_combout ))))

	.dataa(\rt_mem|s_memory~259_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1652_combout ),
	.datad(\rt_mem|s_memory~291_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1653_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1653 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1653 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~355 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~355 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~355 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~387 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~387 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~387 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~323 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~323 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~323 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1654 (
// Equation(s):
// \rt_mem|s_memory~1654_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~387_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~323_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~387_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~323_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1654_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1654 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1654 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~419 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~419 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~419 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1655 (
// Equation(s):
// \rt_mem|s_memory~1655_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1654_combout  & ((\rt_mem|s_memory~419_q ))) # (!\rt_mem|s_memory~1654_combout  & (\rt_mem|s_memory~355_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1654_combout ))))

	.dataa(\rt_mem|s_memory~355_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1654_combout ),
	.datad(\rt_mem|s_memory~419_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1655_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1655 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1655 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~99 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~99 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~99 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~131 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~131 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~131 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~67 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~67 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~67 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1656 (
// Equation(s):
// \rt_mem|s_memory~1656_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~131_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~67_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~131_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~67_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1656_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1656 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1656 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~163 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~163 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~163 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1657 (
// Equation(s):
// \rt_mem|s_memory~1657_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1656_combout  & ((\rt_mem|s_memory~163_q ))) # (!\rt_mem|s_memory~1656_combout  & (\rt_mem|s_memory~99_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1656_combout ))))

	.dataa(\rt_mem|s_memory~99_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1656_combout ),
	.datad(\rt_mem|s_memory~163_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1657_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1657 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1657 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1658 (
// Equation(s):
// \rt_mem|s_memory~1658_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~1655_combout )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~1657_combout )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~1655_combout ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~1657_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1658_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1658 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1658 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~515 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~515 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~515 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~483 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~483 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~483 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~451 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~451 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~451 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1659 (
// Equation(s):
// \rt_mem|s_memory~1659_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~483_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~451_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~483_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~451_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1659_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1659 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1659 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~547 (
	.clk(\clk~input_o ),
	.d(\writeData[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~547 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~547 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1660 (
// Equation(s):
// \rt_mem|s_memory~1660_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1659_combout  & ((\rt_mem|s_memory~547_q ))) # (!\rt_mem|s_memory~1659_combout  & (\rt_mem|s_memory~515_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1659_combout ))))

	.dataa(\rt_mem|s_memory~515_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1659_combout ),
	.datad(\rt_mem|s_memory~547_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1660_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1660 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1660 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1661 (
// Equation(s):
// \rt_mem|s_memory~1661_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1658_combout  & ((\rt_mem|s_memory~1660_combout ))) # (!\rt_mem|s_memory~1658_combout  & (\rt_mem|s_memory~1653_combout )))) # (!\readReg2[2]~input_o  & 
// (((\rt_mem|s_memory~1658_combout ))))

	.dataa(\rt_mem|s_memory~1653_combout ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1658_combout ),
	.datad(\rt_mem|s_memory~1660_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1661_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1661 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1661 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[29]~29 (
// Equation(s):
// \rt_mem|readData[29]~29_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1651_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1661_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1651_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1661_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[29]~29 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~772 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~772 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~772 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~900 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~900 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~900 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~644 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~644 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~644 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1662 (
// Equation(s):
// \rt_mem|s_memory~1662_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~900_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~644_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~900_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~644_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1662_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1662 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1662 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1028 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1028_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1028 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1028 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1663 (
// Equation(s):
// \rt_mem|s_memory~1663_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1662_combout  & ((\rt_mem|s_memory~1028_q ))) # (!\rt_mem|s_memory~1662_combout  & (\rt_mem|s_memory~772_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1662_combout ))))

	.dataa(\rt_mem|s_memory~772_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1662_combout ),
	.datad(\rt_mem|s_memory~1028_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1663_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1663 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1663 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~868 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~868 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~868 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~740 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~740 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~740 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~612 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~612 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~612 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1664 (
// Equation(s):
// \rt_mem|s_memory~1664_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~740_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~612_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~740_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~612_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1664_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1664 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1664 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~996 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~996 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~996 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1665 (
// Equation(s):
// \rt_mem|s_memory~1665_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1664_combout  & ((\rt_mem|s_memory~996_q ))) # (!\rt_mem|s_memory~1664_combout  & (\rt_mem|s_memory~868_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1664_combout ))))

	.dataa(\rt_mem|s_memory~868_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1664_combout ),
	.datad(\rt_mem|s_memory~996_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1665_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1665 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1665 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~708 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~708 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~708 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~836 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~836 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~836 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~580 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~580 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~580 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1666 (
// Equation(s):
// \rt_mem|s_memory~1666_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~836_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~580_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~836_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~580_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1666_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1666 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1666 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~964 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~964 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~964 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1667 (
// Equation(s):
// \rt_mem|s_memory~1667_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1666_combout  & ((\rt_mem|s_memory~964_q ))) # (!\rt_mem|s_memory~1666_combout  & (\rt_mem|s_memory~708_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1666_combout ))))

	.dataa(\rt_mem|s_memory~708_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1666_combout ),
	.datad(\rt_mem|s_memory~964_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1667_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1667 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1667 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1668 (
// Equation(s):
// \rt_mem|s_memory~1668_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~1665_combout )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~1667_combout )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~1665_combout ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~1667_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1668_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1668 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1668 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~932 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~932 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~932 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~804 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~804 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~804 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~676 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~676 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~676 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1669 (
// Equation(s):
// \rt_mem|s_memory~1669_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~804_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~676_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~804_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~676_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1669_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1669 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1669 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1060 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1060_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1060 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1060 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1670 (
// Equation(s):
// \rt_mem|s_memory~1670_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1669_combout  & ((\rt_mem|s_memory~1060_q ))) # (!\rt_mem|s_memory~1669_combout  & (\rt_mem|s_memory~932_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1669_combout ))))

	.dataa(\rt_mem|s_memory~932_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1669_combout ),
	.datad(\rt_mem|s_memory~1060_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1670_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1670 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1670 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1671 (
// Equation(s):
// \rt_mem|s_memory~1671_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1668_combout  & ((\rt_mem|s_memory~1670_combout ))) # (!\rt_mem|s_memory~1668_combout  & (\rt_mem|s_memory~1663_combout )))) # (!\readReg2[1]~input_o  & 
// (((\rt_mem|s_memory~1668_combout ))))

	.dataa(\rt_mem|s_memory~1663_combout ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1668_combout ),
	.datad(\rt_mem|s_memory~1670_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1671_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1671 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1671 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~388 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~388 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~388 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~356 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~356 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~356 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~324 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~324 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~324 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1672 (
// Equation(s):
// \rt_mem|s_memory~1672_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~356_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~324_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~356_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~324_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1672_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1672 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1672 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~420 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~420 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~420 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1673 (
// Equation(s):
// \rt_mem|s_memory~1673_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1672_combout  & ((\rt_mem|s_memory~420_q ))) # (!\rt_mem|s_memory~1672_combout  & (\rt_mem|s_memory~388_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1672_combout ))))

	.dataa(\rt_mem|s_memory~388_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1672_combout ),
	.datad(\rt_mem|s_memory~420_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1673_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1673 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1673 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~228 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~228 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~228 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~260 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~260 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~260 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~196 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~196 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~196 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1674 (
// Equation(s):
// \rt_mem|s_memory~1674_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~260_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~196_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~260_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~196_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1674_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1674 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1674 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~292 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~292 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~292 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1675 (
// Equation(s):
// \rt_mem|s_memory~1675_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1674_combout  & ((\rt_mem|s_memory~292_q ))) # (!\rt_mem|s_memory~1674_combout  & (\rt_mem|s_memory~228_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1674_combout ))))

	.dataa(\rt_mem|s_memory~228_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1674_combout ),
	.datad(\rt_mem|s_memory~292_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1675_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1675 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1675 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~132 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~132 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~132 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~100 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~100 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~100 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~68 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~68 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~68 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1676 (
// Equation(s):
// \rt_mem|s_memory~1676_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~100_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~68_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~100_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~68_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1676_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1676 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1676 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~164 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~164 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~164 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1677 (
// Equation(s):
// \rt_mem|s_memory~1677_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1676_combout  & ((\rt_mem|s_memory~164_q ))) # (!\rt_mem|s_memory~1676_combout  & (\rt_mem|s_memory~132_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1676_combout ))))

	.dataa(\rt_mem|s_memory~132_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1676_combout ),
	.datad(\rt_mem|s_memory~164_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1677_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1677 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1677 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1678 (
// Equation(s):
// \rt_mem|s_memory~1678_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~1675_combout )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~1677_combout )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~1675_combout ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~1677_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1678_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1678 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1678 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~484 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~484 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~484 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~516 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~516 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~516 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~452 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~452 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~452 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1679 (
// Equation(s):
// \rt_mem|s_memory~1679_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~516_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~452_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~516_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~452_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1679_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1679 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1679 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~548 (
	.clk(\clk~input_o ),
	.d(\writeData[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~548 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~548 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1680 (
// Equation(s):
// \rt_mem|s_memory~1680_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1679_combout  & ((\rt_mem|s_memory~548_q ))) # (!\rt_mem|s_memory~1679_combout  & (\rt_mem|s_memory~484_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1679_combout ))))

	.dataa(\rt_mem|s_memory~484_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1679_combout ),
	.datad(\rt_mem|s_memory~548_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1680_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1680 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1680 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1681 (
// Equation(s):
// \rt_mem|s_memory~1681_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1678_combout  & ((\rt_mem|s_memory~1680_combout ))) # (!\rt_mem|s_memory~1678_combout  & (\rt_mem|s_memory~1673_combout )))) # (!\readReg2[3]~input_o  & 
// (((\rt_mem|s_memory~1678_combout ))))

	.dataa(\rt_mem|s_memory~1673_combout ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1678_combout ),
	.datad(\rt_mem|s_memory~1680_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1681_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1681 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1681 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[30]~30 (
// Equation(s):
// \rt_mem|readData[30]~30_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1671_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1681_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1671_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1681_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[30]~30 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~741 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~741 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~741 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~869 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~869 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~869 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~613 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~613 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~613 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1682 (
// Equation(s):
// \rt_mem|s_memory~1682_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~869_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~613_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~869_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~613_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1682_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1682 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1682 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~997 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~997 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~997 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1683 (
// Equation(s):
// \rt_mem|s_memory~1683_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1682_combout  & ((\rt_mem|s_memory~997_q ))) # (!\rt_mem|s_memory~1682_combout  & (\rt_mem|s_memory~741_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1682_combout ))))

	.dataa(\rt_mem|s_memory~741_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1682_combout ),
	.datad(\rt_mem|s_memory~997_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1683_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1683 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1683 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~901 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~901 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~901 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~773 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~773 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~773 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~645 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~645 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~645 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1684 (
// Equation(s):
// \rt_mem|s_memory~1684_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~773_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~645_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~773_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~645_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1684_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1684 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1684 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1029 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1029_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1029 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1029 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1685 (
// Equation(s):
// \rt_mem|s_memory~1685_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1684_combout  & ((\rt_mem|s_memory~1029_q ))) # (!\rt_mem|s_memory~1684_combout  & (\rt_mem|s_memory~901_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1684_combout ))))

	.dataa(\rt_mem|s_memory~901_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1684_combout ),
	.datad(\rt_mem|s_memory~1029_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1685_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1685 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1685 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~837 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~837 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~837 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~709 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~709 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~709 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~581 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~581 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~581 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1686 (
// Equation(s):
// \rt_mem|s_memory~1686_combout  = (\readReg2[3]~input_o  & (((\readReg2[2]~input_o )))) # (!\readReg2[3]~input_o  & ((\readReg2[2]~input_o  & (\rt_mem|s_memory~709_q )) # (!\readReg2[2]~input_o  & ((\rt_mem|s_memory~581_q )))))

	.dataa(\readReg2[3]~input_o ),
	.datab(\rt_mem|s_memory~709_q ),
	.datac(\readReg2[2]~input_o ),
	.datad(\rt_mem|s_memory~581_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1686_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1686 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1686 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~965 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~965 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~965 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1687 (
// Equation(s):
// \rt_mem|s_memory~1687_combout  = (\readReg2[3]~input_o  & ((\rt_mem|s_memory~1686_combout  & ((\rt_mem|s_memory~965_q ))) # (!\rt_mem|s_memory~1686_combout  & (\rt_mem|s_memory~837_q )))) # (!\readReg2[3]~input_o  & (((\rt_mem|s_memory~1686_combout ))))

	.dataa(\rt_mem|s_memory~837_q ),
	.datab(\readReg2[3]~input_o ),
	.datac(\rt_mem|s_memory~1686_combout ),
	.datad(\rt_mem|s_memory~965_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1687_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1687 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1687 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1688 (
// Equation(s):
// \rt_mem|s_memory~1688_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~1685_combout )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~1687_combout )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~1685_combout ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~1687_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1688_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1688 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1688 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~805 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~805 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~805 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~933 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~933 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~933 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~677 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~677 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~677 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1689 (
// Equation(s):
// \rt_mem|s_memory~1689_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~933_q )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~677_q )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~933_q ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~677_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1689_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1689 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1689 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~1061 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~1061_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~1061 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~1061 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1690 (
// Equation(s):
// \rt_mem|s_memory~1690_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1689_combout  & ((\rt_mem|s_memory~1061_q ))) # (!\rt_mem|s_memory~1689_combout  & (\rt_mem|s_memory~805_q )))) # (!\readReg2[2]~input_o  & (((\rt_mem|s_memory~1689_combout ))))

	.dataa(\rt_mem|s_memory~805_q ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1689_combout ),
	.datad(\rt_mem|s_memory~1061_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1690_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1690 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1690 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1691 (
// Equation(s):
// \rt_mem|s_memory~1691_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1688_combout  & ((\rt_mem|s_memory~1690_combout ))) # (!\rt_mem|s_memory~1688_combout  & (\rt_mem|s_memory~1683_combout )))) # (!\readReg2[0]~input_o  & 
// (((\rt_mem|s_memory~1688_combout ))))

	.dataa(\rt_mem|s_memory~1683_combout ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1688_combout ),
	.datad(\rt_mem|s_memory~1690_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1691_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1691 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1691 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~261 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~261 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~261 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~229 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~229 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~229 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~197 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~197 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~197 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1692 (
// Equation(s):
// \rt_mem|s_memory~1692_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~229_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~197_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~229_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~197_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1692_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1692 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1692 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~293 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~293 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~293 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1693 (
// Equation(s):
// \rt_mem|s_memory~1693_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1692_combout  & ((\rt_mem|s_memory~293_q ))) # (!\rt_mem|s_memory~1692_combout  & (\rt_mem|s_memory~261_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1692_combout ))))

	.dataa(\rt_mem|s_memory~261_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1692_combout ),
	.datad(\rt_mem|s_memory~293_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1693_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1693 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1693 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~357 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~357 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~357 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~389 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~389 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~389 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~325 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~325 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~325 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1694 (
// Equation(s):
// \rt_mem|s_memory~1694_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~389_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~325_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~389_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~325_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1694_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1694 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1694 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~421 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~421 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~421 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1695 (
// Equation(s):
// \rt_mem|s_memory~1695_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1694_combout  & ((\rt_mem|s_memory~421_q ))) # (!\rt_mem|s_memory~1694_combout  & (\rt_mem|s_memory~357_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1694_combout ))))

	.dataa(\rt_mem|s_memory~357_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1694_combout ),
	.datad(\rt_mem|s_memory~421_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1695_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1695 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1695 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~101 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~101 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~101 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~133 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~133 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~133 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~69 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~69 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~69 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1696 (
// Equation(s):
// \rt_mem|s_memory~1696_combout  = (\readReg2[0]~input_o  & (((\readReg2[1]~input_o )))) # (!\readReg2[0]~input_o  & ((\readReg2[1]~input_o  & (\rt_mem|s_memory~133_q )) # (!\readReg2[1]~input_o  & ((\rt_mem|s_memory~69_q )))))

	.dataa(\readReg2[0]~input_o ),
	.datab(\rt_mem|s_memory~133_q ),
	.datac(\readReg2[1]~input_o ),
	.datad(\rt_mem|s_memory~69_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1696_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1696 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1696 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~165 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~165 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~165 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1697 (
// Equation(s):
// \rt_mem|s_memory~1697_combout  = (\readReg2[0]~input_o  & ((\rt_mem|s_memory~1696_combout  & ((\rt_mem|s_memory~165_q ))) # (!\rt_mem|s_memory~1696_combout  & (\rt_mem|s_memory~101_q )))) # (!\readReg2[0]~input_o  & (((\rt_mem|s_memory~1696_combout ))))

	.dataa(\rt_mem|s_memory~101_q ),
	.datab(\readReg2[0]~input_o ),
	.datac(\rt_mem|s_memory~1696_combout ),
	.datad(\rt_mem|s_memory~165_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1697_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1697 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1697 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1698 (
// Equation(s):
// \rt_mem|s_memory~1698_combout  = (\readReg2[2]~input_o  & (((\readReg2[3]~input_o )))) # (!\readReg2[2]~input_o  & ((\readReg2[3]~input_o  & (\rt_mem|s_memory~1695_combout )) # (!\readReg2[3]~input_o  & ((\rt_mem|s_memory~1697_combout )))))

	.dataa(\readReg2[2]~input_o ),
	.datab(\rt_mem|s_memory~1695_combout ),
	.datac(\readReg2[3]~input_o ),
	.datad(\rt_mem|s_memory~1697_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1698_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1698 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1698 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~517 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~517 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~517 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~485 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~485 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~485 .power_up = "low";
// synopsys translate_on

dffeas \rt_mem|s_memory~453 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~453 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~453 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1699 (
// Equation(s):
// \rt_mem|s_memory~1699_combout  = (\readReg2[1]~input_o  & (((\readReg2[0]~input_o )))) # (!\readReg2[1]~input_o  & ((\readReg2[0]~input_o  & (\rt_mem|s_memory~485_q )) # (!\readReg2[0]~input_o  & ((\rt_mem|s_memory~453_q )))))

	.dataa(\readReg2[1]~input_o ),
	.datab(\rt_mem|s_memory~485_q ),
	.datac(\readReg2[0]~input_o ),
	.datad(\rt_mem|s_memory~453_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1699_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1699 .lut_mask = 16'hE5E0;
defparam \rt_mem|s_memory~1699 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rt_mem|s_memory~549 (
	.clk(\clk~input_o ),
	.d(\writeData[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs_mem|s_memory~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rt_mem|s_memory~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rt_mem|s_memory~549 .is_wysiwyg = "true";
defparam \rt_mem|s_memory~549 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1700 (
// Equation(s):
// \rt_mem|s_memory~1700_combout  = (\readReg2[1]~input_o  & ((\rt_mem|s_memory~1699_combout  & ((\rt_mem|s_memory~549_q ))) # (!\rt_mem|s_memory~1699_combout  & (\rt_mem|s_memory~517_q )))) # (!\readReg2[1]~input_o  & (((\rt_mem|s_memory~1699_combout ))))

	.dataa(\rt_mem|s_memory~517_q ),
	.datab(\readReg2[1]~input_o ),
	.datac(\rt_mem|s_memory~1699_combout ),
	.datad(\rt_mem|s_memory~549_q ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1700_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1700 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1700 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|s_memory~1701 (
// Equation(s):
// \rt_mem|s_memory~1701_combout  = (\readReg2[2]~input_o  & ((\rt_mem|s_memory~1698_combout  & ((\rt_mem|s_memory~1700_combout ))) # (!\rt_mem|s_memory~1698_combout  & (\rt_mem|s_memory~1693_combout )))) # (!\readReg2[2]~input_o  & 
// (((\rt_mem|s_memory~1698_combout ))))

	.dataa(\rt_mem|s_memory~1693_combout ),
	.datab(\readReg2[2]~input_o ),
	.datac(\rt_mem|s_memory~1698_combout ),
	.datad(\rt_mem|s_memory~1700_combout ),
	.cin(gnd),
	.combout(\rt_mem|s_memory~1701_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|s_memory~1701 .lut_mask = 16'hF838;
defparam \rt_mem|s_memory~1701 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rt_mem|readData[31]~31 (
// Equation(s):
// \rt_mem|readData[31]~31_combout  = (\readReg2[4]~input_o  & (\rt_mem|s_memory~1691_combout )) # (!\readReg2[4]~input_o  & (((\rt_mem|s_memory~1701_combout  & !\rt_mem|Equal0~0_combout ))))

	.dataa(\rt_mem|s_memory~1691_combout ),
	.datab(\readReg2[4]~input_o ),
	.datac(\rt_mem|s_memory~1701_combout ),
	.datad(\rt_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rt_mem|readData[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \rt_mem|readData[31]~31 .lut_mask = 16'h88B8;
defparam \rt_mem|readData[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[31]~1 (
// Equation(s):

	.dataa(\du_mem|s_memory~1071_combout ),
	.datab(\du_mem|s_memory~1062GND_combout ),
	.datac(\du_mem|s_memory~1081_combout ),
	.datad(\du_mem|readData[31]~0_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[31]~1 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[30]~2 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1091_combout ),
	.datad(\du_mem|s_memory~1101_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[30]~2 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[29]~3 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1111_combout ),
	.datad(\du_mem|s_memory~1121_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[29]~3 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[28]~4 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1131_combout ),
	.datad(\du_mem|s_memory~1141_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[28]~4 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[27]~5 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1151_combout ),
	.datad(\du_mem|s_memory~1161_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[27]~5 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[26]~6 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1171_combout ),
	.datad(\du_mem|s_memory~1181_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[26]~6 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[25]~7 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1191_combout ),
	.datad(\du_mem|s_memory~1201_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[25]~7 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[24]~8 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1211_combout ),
	.datad(\du_mem|s_memory~1221_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[24]~8 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[23]~9 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1231_combout ),
	.datad(\du_mem|s_memory~1241_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[23]~9 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[22]~10 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1251_combout ),
	.datad(\du_mem|s_memory~1261_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[22]~10 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[21]~11 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1271_combout ),
	.datad(\du_mem|s_memory~1281_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[21]~11 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[20]~12 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1291_combout ),
	.datad(\du_mem|s_memory~1301_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[20]~12 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[19]~13 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1311_combout ),
	.datad(\du_mem|s_memory~1321_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[19]~13 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[18]~14 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1331_combout ),
	.datad(\du_mem|s_memory~1341_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[18]~14 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[17]~15 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1351_combout ),
	.datad(\du_mem|s_memory~1361_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[17]~15 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[16]~16 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1371_combout ),
	.datad(\du_mem|s_memory~1381_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[16]~16 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[15]~17 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1391_combout ),
	.datad(\du_mem|s_memory~1401_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[15]~17 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[14]~18 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1411_combout ),
	.datad(\du_mem|s_memory~1421_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[14]~18 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[13]~19 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1431_combout ),
	.datad(\du_mem|s_memory~1441_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[13]~19 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[12]~20 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1451_combout ),
	.datad(\du_mem|s_memory~1461_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[12]~20 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[11]~21 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1471_combout ),
	.datad(\du_mem|s_memory~1481_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[11]~21 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[10]~22 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1491_combout ),
	.datad(\du_mem|s_memory~1501_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[10]~22 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[9]~23 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1511_combout ),
	.datad(\du_mem|s_memory~1521_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[9]~23 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[8]~24 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1531_combout ),
	.datad(\du_mem|s_memory~1541_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[8]~24 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[7]~25 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1551_combout ),
	.datad(\du_mem|s_memory~1561_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[7]~25 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[6]~26 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1571_combout ),
	.datad(\du_mem|s_memory~1581_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[6]~26 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[5]~27 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1591_combout ),
	.datad(\du_mem|s_memory~1601_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[5]~27 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[4]~28 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1611_combout ),
	.datad(\du_mem|s_memory~1621_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[4]~28 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[3]~29 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1631_combout ),
	.datad(\du_mem|s_memory~1641_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[3]~29 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[2]~30 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1651_combout ),
	.datad(\du_mem|s_memory~1661_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[2]~30 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[1]~31 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1671_combout ),
	.datad(\du_mem|s_memory~1681_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[1]~31 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \du_mem|readData[0]~32 (
// Equation(s):

	.dataa(\du_mem|s_memory~1062GND_combout ),
	.datab(\du_mem|readData[31]~0_combout ),
	.datac(\du_mem|s_memory~1691_combout ),
	.datad(\du_mem|s_memory~1701_combout ),
	.cin(gnd),
	.combout(\du_mem|readData[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \du_mem|readData[0]~32 .lut_mask = 16'hEAC0;
defparam \du_mem|readData[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
