// Seed: 3303931965
module module_0 (
    input uwire id_0
);
  reg id_2 = -1;
  initial
    if (-1) begin : LABEL_0
      $clog2(35);
      ;
    end else id_2 <= 1;
endmodule
module module_1 #(
    parameter id_6 = 32'd56,
    parameter id_7 = 32'd61
) (
    output wor id_0,
    output tri id_1,
    output supply1 id_2,
    output tri1 id_3,
    input wire id_4
);
  logic _id_6 = id_4;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_2 = 0;
  assign id_3 = id_4;
  wire [1 'd0 : id_6] _id_7;
  wire [-1 : 1  &  {  id_7  {  -1  }  }] id_8;
  logic id_9;
  ;
endmodule
