{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704788081854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704788081861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 09 09:14:41 2024 " "Processing started: Tue Jan 09 09:14:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704788081861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704788081861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704788081861 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1704788084419 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704788084697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704788084697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-rom_a " "Found design unit 1: rom-rom_a" {  } { { "Rom.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/Rom.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704788121960 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "Rom.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/Rom.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704788121960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704788121960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-ram_a " "Found design unit 1: ram-ram_a" {  } { { "Ram.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/Ram.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704788121996 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "Ram.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/Ram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704788121996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704788121996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fetch-Fetch_a " "Found design unit 1: Fetch-Fetch_a" {  } { { "Fetch.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/Fetch.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704788122032 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "Fetch.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/Fetch.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704788122032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704788122032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig2dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dig2dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dig2dec-rtl " "Found design unit 1: dig2dec-rtl" {  } { { "dig2dec.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/dig2dec.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704788122067 ""} { "Info" "ISGN_ENTITY_NAME" "1 dig2dec " "Found entity 1: dig2dec" {  } { { "dig2dec.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/dig2dec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704788122067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704788122067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7_lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG7_LUT-rtl " "Found design unit 1: SEG7_LUT-rtl" {  } { { "SEG7_LUT.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/SEG7_LUT.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704788122105 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/SEG7_LUT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704788122105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704788122105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "event_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file event_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Event_Detect-Event_a " "Found design unit 1: Event_Detect-Event_a" {  } { { "Event_Detect.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/Event_Detect.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704788122146 ""} { "Info" "ISGN_ENTITY_NAME" "1 Event_Detect " "Found entity 1: Event_Detect" {  } { { "Event_Detect.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/Event_Detect.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704788122146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704788122146 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" CPU.vhd(195) " "VHDL syntax error at CPU.vhd(195) near text \";\";  expecting \")\", or \",\"" {  } { { "CPU.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/CPU.vhd" 195 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704788122160 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \")\", or \",\" CPU.vhd(213) " "VHDL syntax error at CPU.vhd(213) near text \"=>\";  expecting \")\", or \",\"" {  } { { "CPU.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/CPU.vhd" 213 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704788122161 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator CPU.vhd(247) " "VHDL syntax error at CPU.vhd(247) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "CPU.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/CPU.vhd" 247 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704788122162 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator CPU.vhd(248) " "VHDL syntax error at CPU.vhd(248) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "CPU.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/CPU.vhd" 248 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704788122162 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator CPU.vhd(250) " "VHDL syntax error at CPU.vhd(250) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "CPU.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/CPU.vhd" 250 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704788122162 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator CPU.vhd(255) " "VHDL syntax error at CPU.vhd(255) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "CPU.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/CPU.vhd" 255 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704788122162 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator CPU.vhd(256) " "VHDL syntax error at CPU.vhd(256) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "CPU.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/CPU.vhd" 256 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704788122162 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator CPU.vhd(258) " "VHDL syntax error at CPU.vhd(258) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "CPU.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/CPU.vhd" 258 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704788122162 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator CPU.vhd(264) " "VHDL syntax error at CPU.vhd(264) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "CPU.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/CPU.vhd" 264 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704788122162 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator CPU.vhd(265) " "VHDL syntax error at CPU.vhd(265) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "CPU.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/CPU.vhd" 265 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704788122163 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator CPU.vhd(266) " "VHDL syntax error at CPU.vhd(266) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "CPU.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/CPU.vhd" 266 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704788122163 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator CPU.vhd(268) " "VHDL syntax error at CPU.vhd(268) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "CPU.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/CPU.vhd" 268 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704788122163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cpu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704788122164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "ALU.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704788122188 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704788122188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704788122188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-Behavioral " "Found design unit 1: Decoder-Behavioral" {  } { { "Decoder.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704788122210 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/Decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704788122210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704788122210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register4-description " "Found design unit 1: register4-description" {  } { { "register4.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/register4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704788122232 ""} { "Info" "ISGN_ENTITY_NAME" "1 register4 " "Found entity 1: register4" {  } { { "register4.vhd" "" { Text "C:/Users/Killian Mc Court/Desktop/CPU_Template_Project/register4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704788122232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704788122232 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704788122678 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 09 09:15:22 2024 " "Processing ended: Tue Jan 09 09:15:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704788122678 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704788122678 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704788122678 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704788122678 ""}
