/*
 * Copyright 2013 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 */

/dts-v1/;
#include "imx6dl.dtsi"
#include "imx6qdl-sabresd.dtsi"

/ {
	model = "Freescale i.MX6 DualLite SABRE Smart Device Board";
	compatible = "fsl,imx6dl-sabresd", "fsl,imx6dl";

	soc {
		aips-bus@02000000 { /* AIPS1 */
			iomuxc@020e0000 {
				pinctrl-names = "default";
				pinctrl-0 = <&pinctrl_hog>;

				hog {
					pinctrl_hog: hoggrp {
						fsl,pins = <
							MX6DL_PAD_NANDF_D0__GPIO2_IO00 0x80000000
							MX6DL_PAD_NANDF_D1__GPIO2_IO01 0x80000000
							MX6DL_PAD_NANDF_D2__GPIO2_IO02 0x80000000
							MX6DL_PAD_NANDF_D3__GPIO2_IO03 0x80000000
							MX6DL_PAD_NANDF_ALE__GPIO6_IO08 0x80000000
							MX6DL_PAD_NANDF_CLE__GPIO6_IO07 0x80000000
							MX6DL_PAD_EIM_D26__GPIO3_IO26 0x80000000
							MX6DL_PAD_EIM_CS1__GPIO2_IO24 0x80000000
							MX6DL_PAD_ENET_RXD0__GPIO1_IO27 0x80000000
							MX6DL_PAD_EIM_A25__GPIO5_IO02 0x80000000
							MX6DL_PAD_EIM_D23__GPIO3_IO23 0x80000000
							MX6DL_PAD_GPIO_1__WDOG2_B 0x80000000
							MX6DL_PAD_NANDF_RB0__GPIO6_IO10 0x80000000
							MX6DL_PAD_KEY_ROW1__GPIO4_IO09 0x80000000
							MX6DL_PAD_KEY_COL2__GPIO4_IO10 0x80000000
							MX6DL_PAD_SD3_RST__GPIO7_IO08 0x80000000
							MX6DL_PAD_GPIO_9__GPIO1_IO09 0x80000000
							MX6DL_PAD_SD1_DAT0__GPIO1_IO16 0x80000000
							MX6DL_PAD_SD1_DAT1__GPIO1_IO17 0x80000000
							MX6DL_PAD_SD1_DAT2__GPIO1_IO19 0x80000000
							MX6DL_PAD_SD1_CLK__GPIO1_IO20 0x80000000
							MX6DL_PAD_GPIO_0__CCM_CLKO1 0x130b0
							MX6DL_PAD_GPIO_4__GPIO1_IO04 0x80000000
							MX6DL_PAD_GPIO_5__GPIO1_IO05 0x80000000
							MX6DL_PAD_EIM_D29__GPIO3_IO29 0x80000000
							MX6DL_PAD_NANDF_CS2__GPIO6_IO15 0x80000000
							MX6DL_PAD_NANDF_CS3__GPIO6_IO16 0x80000000

							/* pmic max17135 */
							MX6DL_PAD_EIM_A17__GPIO2_IO21 0x80000000
							MX6DL_PAD_EIM_D17__GPIO3_IO17 0x80000000
							MX6DL_PAD_EIM_D20__GPIO3_IO20 0x80000000
							MX6DL_PAD_EIM_A18__GPIO2_IO20 0x80000000
							MX6DL_PAD_EIM_OE__GPIO2_IO25 0x80000000
						>;
					};
				};
			};

			ldb@020e0000 {
				ipu_id = <0>;
				sec_ipu_id = <0>;
			};

			pxp@020f0000 {
				status = "okay";
			};
		};

		ahci@02200000 { /* AHCI SATA */
			status = "disabled";
		};

		ipu1: ipu@02400000 { /* IPU1 */
			status = "okay";
		};
	};

	mxcfb1: fb@0 {
		status = "okay";
	};

	mxcfb2: fb@1 {
		status = "okay";
	};

	mxc_epdcfb@0x020f8000 {
		compatible = "fsl,imx6-epdc";
		reg = <0x020f8000 4000>;
		panel-enable-gpios = <&gpio3 30 0>;
		interrupts = <0 97 0x04>;
		clocks = <&clks 133>, <&clks 137>;  /* ipu2, ipu2_di1 */
		clock-names = "epdc-axi", "epdc-pix";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_epdc_0>;
		V3P3_supply = <&V3P3_reg>;
		VCOM_supply = <&VCOM_reg>;
		DISPLAY_supply = <&DISPLAY_reg>;
		status = "okay";
	};
};
