|ksa
CLOCK_50 => clk.IN9
LEDR[0] <= stop.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= core_select[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= core_select[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= core_select[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= core_select[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= core_select[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= core_select[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= core_select[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= core_select[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => reset_n.IN8
SW[0] => core_select.DATAA
SW[1] => core_select.DATAA
SW[2] => core_select.DATAA
SW[3] => core_select.DATAA
SW[4] => core_select.DATAA
SW[5] => core_select.DATAA
SW[6] => core_select.DATAA
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
HEX0[0] <= mux_8_to_1:m1.out1
HEX0[1] <= mux_8_to_1:m1.out1
HEX0[2] <= mux_8_to_1:m1.out1
HEX0[3] <= mux_8_to_1:m1.out1
HEX0[4] <= mux_8_to_1:m1.out1
HEX0[5] <= mux_8_to_1:m1.out1
HEX0[6] <= mux_8_to_1:m1.out1
HEX1[0] <= mux_8_to_1:m2.out1
HEX1[1] <= mux_8_to_1:m2.out1
HEX1[2] <= mux_8_to_1:m2.out1
HEX1[3] <= mux_8_to_1:m2.out1
HEX1[4] <= mux_8_to_1:m2.out1
HEX1[5] <= mux_8_to_1:m2.out1
HEX1[6] <= mux_8_to_1:m2.out1
HEX2[0] <= mux_8_to_1:m3.out1
HEX2[1] <= mux_8_to_1:m3.out1
HEX2[2] <= mux_8_to_1:m3.out1
HEX2[3] <= mux_8_to_1:m3.out1
HEX2[4] <= mux_8_to_1:m3.out1
HEX2[5] <= mux_8_to_1:m3.out1
HEX2[6] <= mux_8_to_1:m3.out1
HEX3[0] <= mux_8_to_1:m4.out1
HEX3[1] <= mux_8_to_1:m4.out1
HEX3[2] <= mux_8_to_1:m4.out1
HEX3[3] <= mux_8_to_1:m4.out1
HEX3[4] <= mux_8_to_1:m4.out1
HEX3[5] <= mux_8_to_1:m4.out1
HEX3[6] <= mux_8_to_1:m4.out1
HEX4[0] <= mux_8_to_1:m5.out1
HEX4[1] <= mux_8_to_1:m5.out1
HEX4[2] <= mux_8_to_1:m5.out1
HEX4[3] <= mux_8_to_1:m5.out1
HEX4[4] <= mux_8_to_1:m5.out1
HEX4[5] <= mux_8_to_1:m5.out1
HEX4[6] <= mux_8_to_1:m5.out1
HEX5[0] <= mux_8_to_1:m6.out1
HEX5[1] <= mux_8_to_1:m6.out1
HEX5[2] <= mux_8_to_1:m6.out1
HEX5[3] <= mux_8_to_1:m6.out1
HEX5[4] <= mux_8_to_1:m6.out1
HEX5[5] <= mux_8_to_1:m6.out1
HEX5[6] <= mux_8_to_1:m6.out1


|ksa|edge_detector:sync_reset_key
async_sig => A_out.CLK
outclk => C_out.CLK
outclk => B_out.CLK
outclk => D_out.CLK
out_sync_sig <= C_out.DB_MAX_OUTPUT_PORT_TYPE
vcc => A_out.DATAIN
reset => D_out.ACLR
reset => C_out.ACLR
reset => B_out.ACLR


|ksa|mux_8_to_1:m1
in1[0] => Selector7.IN8
in1[1] => Selector6.IN8
in1[2] => Selector5.IN8
in1[3] => Selector4.IN8
in1[4] => Selector3.IN8
in1[5] => Selector2.IN8
in1[6] => Selector1.IN8
in1[7] => Selector0.IN8
in2[0] => Selector7.IN9
in2[1] => Selector6.IN9
in2[2] => Selector5.IN9
in2[3] => Selector4.IN9
in2[4] => Selector3.IN9
in2[5] => Selector2.IN9
in2[6] => Selector1.IN9
in2[7] => Selector0.IN9
in3[0] => Selector7.IN10
in3[1] => Selector6.IN10
in3[2] => Selector5.IN10
in3[3] => Selector4.IN10
in3[4] => Selector3.IN10
in3[5] => Selector2.IN10
in3[6] => Selector1.IN10
in3[7] => Selector0.IN10
in4[0] => Selector7.IN11
in4[1] => Selector6.IN11
in4[2] => Selector5.IN11
in4[3] => Selector4.IN11
in4[4] => Selector3.IN11
in4[5] => Selector2.IN11
in4[6] => Selector1.IN11
in4[7] => Selector0.IN11
in5[0] => Selector7.IN12
in5[1] => Selector6.IN12
in5[2] => Selector5.IN12
in5[3] => Selector4.IN12
in5[4] => Selector3.IN12
in5[5] => Selector2.IN12
in5[6] => Selector1.IN12
in5[7] => Selector0.IN12
in6[0] => Selector7.IN13
in6[1] => Selector6.IN13
in6[2] => Selector5.IN13
in6[3] => Selector4.IN13
in6[4] => Selector3.IN13
in6[5] => Selector2.IN13
in6[6] => Selector1.IN13
in6[7] => Selector0.IN13
in7[0] => Selector7.IN14
in7[1] => Selector6.IN14
in7[2] => Selector5.IN14
in7[3] => Selector4.IN14
in7[4] => Selector3.IN14
in7[5] => Selector2.IN14
in7[6] => Selector1.IN14
in7[7] => Selector0.IN14
in8[0] => Selector7.IN15
in8[1] => Selector6.IN15
in8[2] => Selector5.IN15
in8[3] => Selector4.IN15
in8[4] => Selector3.IN15
in8[5] => Selector2.IN15
in8[6] => Selector1.IN15
in8[7] => Selector0.IN15
select[0] => Decoder0.IN7
select[1] => Decoder0.IN6
select[2] => Decoder0.IN5
select[3] => Decoder0.IN4
select[4] => Decoder0.IN3
select[5] => Decoder0.IN2
select[6] => Decoder0.IN1
select[7] => Decoder0.IN0
out1[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
out1[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|mux_8_to_1:m2
in1[0] => Selector7.IN8
in1[1] => Selector6.IN8
in1[2] => Selector5.IN8
in1[3] => Selector4.IN8
in1[4] => Selector3.IN8
in1[5] => Selector2.IN8
in1[6] => Selector1.IN8
in1[7] => Selector0.IN8
in2[0] => Selector7.IN9
in2[1] => Selector6.IN9
in2[2] => Selector5.IN9
in2[3] => Selector4.IN9
in2[4] => Selector3.IN9
in2[5] => Selector2.IN9
in2[6] => Selector1.IN9
in2[7] => Selector0.IN9
in3[0] => Selector7.IN10
in3[1] => Selector6.IN10
in3[2] => Selector5.IN10
in3[3] => Selector4.IN10
in3[4] => Selector3.IN10
in3[5] => Selector2.IN10
in3[6] => Selector1.IN10
in3[7] => Selector0.IN10
in4[0] => Selector7.IN11
in4[1] => Selector6.IN11
in4[2] => Selector5.IN11
in4[3] => Selector4.IN11
in4[4] => Selector3.IN11
in4[5] => Selector2.IN11
in4[6] => Selector1.IN11
in4[7] => Selector0.IN11
in5[0] => Selector7.IN12
in5[1] => Selector6.IN12
in5[2] => Selector5.IN12
in5[3] => Selector4.IN12
in5[4] => Selector3.IN12
in5[5] => Selector2.IN12
in5[6] => Selector1.IN12
in5[7] => Selector0.IN12
in6[0] => Selector7.IN13
in6[1] => Selector6.IN13
in6[2] => Selector5.IN13
in6[3] => Selector4.IN13
in6[4] => Selector3.IN13
in6[5] => Selector2.IN13
in6[6] => Selector1.IN13
in6[7] => Selector0.IN13
in7[0] => Selector7.IN14
in7[1] => Selector6.IN14
in7[2] => Selector5.IN14
in7[3] => Selector4.IN14
in7[4] => Selector3.IN14
in7[5] => Selector2.IN14
in7[6] => Selector1.IN14
in7[7] => Selector0.IN14
in8[0] => Selector7.IN15
in8[1] => Selector6.IN15
in8[2] => Selector5.IN15
in8[3] => Selector4.IN15
in8[4] => Selector3.IN15
in8[5] => Selector2.IN15
in8[6] => Selector1.IN15
in8[7] => Selector0.IN15
select[0] => Decoder0.IN7
select[1] => Decoder0.IN6
select[2] => Decoder0.IN5
select[3] => Decoder0.IN4
select[4] => Decoder0.IN3
select[5] => Decoder0.IN2
select[6] => Decoder0.IN1
select[7] => Decoder0.IN0
out1[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
out1[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|mux_8_to_1:m3
in1[0] => Selector7.IN8
in1[1] => Selector6.IN8
in1[2] => Selector5.IN8
in1[3] => Selector4.IN8
in1[4] => Selector3.IN8
in1[5] => Selector2.IN8
in1[6] => Selector1.IN8
in1[7] => Selector0.IN8
in2[0] => Selector7.IN9
in2[1] => Selector6.IN9
in2[2] => Selector5.IN9
in2[3] => Selector4.IN9
in2[4] => Selector3.IN9
in2[5] => Selector2.IN9
in2[6] => Selector1.IN9
in2[7] => Selector0.IN9
in3[0] => Selector7.IN10
in3[1] => Selector6.IN10
in3[2] => Selector5.IN10
in3[3] => Selector4.IN10
in3[4] => Selector3.IN10
in3[5] => Selector2.IN10
in3[6] => Selector1.IN10
in3[7] => Selector0.IN10
in4[0] => Selector7.IN11
in4[1] => Selector6.IN11
in4[2] => Selector5.IN11
in4[3] => Selector4.IN11
in4[4] => Selector3.IN11
in4[5] => Selector2.IN11
in4[6] => Selector1.IN11
in4[7] => Selector0.IN11
in5[0] => Selector7.IN12
in5[1] => Selector6.IN12
in5[2] => Selector5.IN12
in5[3] => Selector4.IN12
in5[4] => Selector3.IN12
in5[5] => Selector2.IN12
in5[6] => Selector1.IN12
in5[7] => Selector0.IN12
in6[0] => Selector7.IN13
in6[1] => Selector6.IN13
in6[2] => Selector5.IN13
in6[3] => Selector4.IN13
in6[4] => Selector3.IN13
in6[5] => Selector2.IN13
in6[6] => Selector1.IN13
in6[7] => Selector0.IN13
in7[0] => Selector7.IN14
in7[1] => Selector6.IN14
in7[2] => Selector5.IN14
in7[3] => Selector4.IN14
in7[4] => Selector3.IN14
in7[5] => Selector2.IN14
in7[6] => Selector1.IN14
in7[7] => Selector0.IN14
in8[0] => Selector7.IN15
in8[1] => Selector6.IN15
in8[2] => Selector5.IN15
in8[3] => Selector4.IN15
in8[4] => Selector3.IN15
in8[5] => Selector2.IN15
in8[6] => Selector1.IN15
in8[7] => Selector0.IN15
select[0] => Decoder0.IN7
select[1] => Decoder0.IN6
select[2] => Decoder0.IN5
select[3] => Decoder0.IN4
select[4] => Decoder0.IN3
select[5] => Decoder0.IN2
select[6] => Decoder0.IN1
select[7] => Decoder0.IN0
out1[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
out1[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|mux_8_to_1:m4
in1[0] => Selector7.IN8
in1[1] => Selector6.IN8
in1[2] => Selector5.IN8
in1[3] => Selector4.IN8
in1[4] => Selector3.IN8
in1[5] => Selector2.IN8
in1[6] => Selector1.IN8
in1[7] => Selector0.IN8
in2[0] => Selector7.IN9
in2[1] => Selector6.IN9
in2[2] => Selector5.IN9
in2[3] => Selector4.IN9
in2[4] => Selector3.IN9
in2[5] => Selector2.IN9
in2[6] => Selector1.IN9
in2[7] => Selector0.IN9
in3[0] => Selector7.IN10
in3[1] => Selector6.IN10
in3[2] => Selector5.IN10
in3[3] => Selector4.IN10
in3[4] => Selector3.IN10
in3[5] => Selector2.IN10
in3[6] => Selector1.IN10
in3[7] => Selector0.IN10
in4[0] => Selector7.IN11
in4[1] => Selector6.IN11
in4[2] => Selector5.IN11
in4[3] => Selector4.IN11
in4[4] => Selector3.IN11
in4[5] => Selector2.IN11
in4[6] => Selector1.IN11
in4[7] => Selector0.IN11
in5[0] => Selector7.IN12
in5[1] => Selector6.IN12
in5[2] => Selector5.IN12
in5[3] => Selector4.IN12
in5[4] => Selector3.IN12
in5[5] => Selector2.IN12
in5[6] => Selector1.IN12
in5[7] => Selector0.IN12
in6[0] => Selector7.IN13
in6[1] => Selector6.IN13
in6[2] => Selector5.IN13
in6[3] => Selector4.IN13
in6[4] => Selector3.IN13
in6[5] => Selector2.IN13
in6[6] => Selector1.IN13
in6[7] => Selector0.IN13
in7[0] => Selector7.IN14
in7[1] => Selector6.IN14
in7[2] => Selector5.IN14
in7[3] => Selector4.IN14
in7[4] => Selector3.IN14
in7[5] => Selector2.IN14
in7[6] => Selector1.IN14
in7[7] => Selector0.IN14
in8[0] => Selector7.IN15
in8[1] => Selector6.IN15
in8[2] => Selector5.IN15
in8[3] => Selector4.IN15
in8[4] => Selector3.IN15
in8[5] => Selector2.IN15
in8[6] => Selector1.IN15
in8[7] => Selector0.IN15
select[0] => Decoder0.IN7
select[1] => Decoder0.IN6
select[2] => Decoder0.IN5
select[3] => Decoder0.IN4
select[4] => Decoder0.IN3
select[5] => Decoder0.IN2
select[6] => Decoder0.IN1
select[7] => Decoder0.IN0
out1[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
out1[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|mux_8_to_1:m5
in1[0] => Selector7.IN8
in1[1] => Selector6.IN8
in1[2] => Selector5.IN8
in1[3] => Selector4.IN8
in1[4] => Selector3.IN8
in1[5] => Selector2.IN8
in1[6] => Selector1.IN8
in1[7] => Selector0.IN8
in2[0] => Selector7.IN9
in2[1] => Selector6.IN9
in2[2] => Selector5.IN9
in2[3] => Selector4.IN9
in2[4] => Selector3.IN9
in2[5] => Selector2.IN9
in2[6] => Selector1.IN9
in2[7] => Selector0.IN9
in3[0] => Selector7.IN10
in3[1] => Selector6.IN10
in3[2] => Selector5.IN10
in3[3] => Selector4.IN10
in3[4] => Selector3.IN10
in3[5] => Selector2.IN10
in3[6] => Selector1.IN10
in3[7] => Selector0.IN10
in4[0] => Selector7.IN11
in4[1] => Selector6.IN11
in4[2] => Selector5.IN11
in4[3] => Selector4.IN11
in4[4] => Selector3.IN11
in4[5] => Selector2.IN11
in4[6] => Selector1.IN11
in4[7] => Selector0.IN11
in5[0] => Selector7.IN12
in5[1] => Selector6.IN12
in5[2] => Selector5.IN12
in5[3] => Selector4.IN12
in5[4] => Selector3.IN12
in5[5] => Selector2.IN12
in5[6] => Selector1.IN12
in5[7] => Selector0.IN12
in6[0] => Selector7.IN13
in6[1] => Selector6.IN13
in6[2] => Selector5.IN13
in6[3] => Selector4.IN13
in6[4] => Selector3.IN13
in6[5] => Selector2.IN13
in6[6] => Selector1.IN13
in6[7] => Selector0.IN13
in7[0] => Selector7.IN14
in7[1] => Selector6.IN14
in7[2] => Selector5.IN14
in7[3] => Selector4.IN14
in7[4] => Selector3.IN14
in7[5] => Selector2.IN14
in7[6] => Selector1.IN14
in7[7] => Selector0.IN14
in8[0] => Selector7.IN15
in8[1] => Selector6.IN15
in8[2] => Selector5.IN15
in8[3] => Selector4.IN15
in8[4] => Selector3.IN15
in8[5] => Selector2.IN15
in8[6] => Selector1.IN15
in8[7] => Selector0.IN15
select[0] => Decoder0.IN7
select[1] => Decoder0.IN6
select[2] => Decoder0.IN5
select[3] => Decoder0.IN4
select[4] => Decoder0.IN3
select[5] => Decoder0.IN2
select[6] => Decoder0.IN1
select[7] => Decoder0.IN0
out1[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
out1[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|mux_8_to_1:m6
in1[0] => Selector7.IN8
in1[1] => Selector6.IN8
in1[2] => Selector5.IN8
in1[3] => Selector4.IN8
in1[4] => Selector3.IN8
in1[5] => Selector2.IN8
in1[6] => Selector1.IN8
in1[7] => Selector0.IN8
in2[0] => Selector7.IN9
in2[1] => Selector6.IN9
in2[2] => Selector5.IN9
in2[3] => Selector4.IN9
in2[4] => Selector3.IN9
in2[5] => Selector2.IN9
in2[6] => Selector1.IN9
in2[7] => Selector0.IN9
in3[0] => Selector7.IN10
in3[1] => Selector6.IN10
in3[2] => Selector5.IN10
in3[3] => Selector4.IN10
in3[4] => Selector3.IN10
in3[5] => Selector2.IN10
in3[6] => Selector1.IN10
in3[7] => Selector0.IN10
in4[0] => Selector7.IN11
in4[1] => Selector6.IN11
in4[2] => Selector5.IN11
in4[3] => Selector4.IN11
in4[4] => Selector3.IN11
in4[5] => Selector2.IN11
in4[6] => Selector1.IN11
in4[7] => Selector0.IN11
in5[0] => Selector7.IN12
in5[1] => Selector6.IN12
in5[2] => Selector5.IN12
in5[3] => Selector4.IN12
in5[4] => Selector3.IN12
in5[5] => Selector2.IN12
in5[6] => Selector1.IN12
in5[7] => Selector0.IN12
in6[0] => Selector7.IN13
in6[1] => Selector6.IN13
in6[2] => Selector5.IN13
in6[3] => Selector4.IN13
in6[4] => Selector3.IN13
in6[5] => Selector2.IN13
in6[6] => Selector1.IN13
in6[7] => Selector0.IN13
in7[0] => Selector7.IN14
in7[1] => Selector6.IN14
in7[2] => Selector5.IN14
in7[3] => Selector4.IN14
in7[4] => Selector3.IN14
in7[5] => Selector2.IN14
in7[6] => Selector1.IN14
in7[7] => Selector0.IN14
in8[0] => Selector7.IN15
in8[1] => Selector6.IN15
in8[2] => Selector5.IN15
in8[3] => Selector4.IN15
in8[4] => Selector3.IN15
in8[5] => Selector2.IN15
in8[6] => Selector1.IN15
in8[7] => Selector0.IN15
select[0] => Decoder0.IN7
select[1] => Decoder0.IN6
select[2] => Decoder0.IN5
select[3] => Decoder0.IN4
select[4] => Decoder0.IN3
select[5] => Decoder0.IN2
select[6] => Decoder0.IN1
select[7] => Decoder0.IN0
out1[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
out1[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[0].dc1
clk => clk.IN8
reset => ~NO_FANOUT~
stop => stop.IN1
reset_key_cycle => reset_key_cycle.IN1
done <= decryption_done.DB_MAX_OUTPUT_PORT_TYPE
invalid <= rc4_key_cycle:rc4.no_sol
hex_0_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_1_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_2_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_3_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_4_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_5_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut


|ksa|decryption_core:decryp_core[0].dc1|load_mem:l_mem
clk => l_data[0]~reg0.CLK
clk => l_data[1]~reg0.CLK
clk => l_data[2]~reg0.CLK
clk => l_data[3]~reg0.CLK
clk => l_data[4]~reg0.CLK
clk => l_data[5]~reg0.CLK
clk => l_data[6]~reg0.CLK
clk => l_data[7]~reg0.CLK
clk => l_address[0]~reg0.CLK
clk => l_address[1]~reg0.CLK
clk => l_address[2]~reg0.CLK
clk => l_address[3]~reg0.CLK
clk => l_address[4]~reg0.CLK
clk => l_address[5]~reg0.CLK
clk => l_address[6]~reg0.CLK
clk => l_address[7]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => state[0].ACLR
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => l_data[0]~reg0.ENA
reset => l_address[7]~reg0.ENA
reset => l_address[6]~reg0.ENA
reset => l_address[5]~reg0.ENA
reset => l_address[4]~reg0.ENA
reset => l_address[3]~reg0.ENA
reset => l_address[2]~reg0.ENA
reset => l_address[1]~reg0.ENA
reset => l_address[0]~reg0.ENA
reset => l_data[7]~reg0.ENA
reset => l_data[6]~reg0.ENA
reset => l_data[5]~reg0.ENA
reset => l_data[4]~reg0.ENA
reset => l_data[3]~reg0.ENA
reset => l_data[2]~reg0.ENA
reset => l_data[1]~reg0.ENA
start => Mux2.IN31
l_address[0] <= l_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[1] <= l_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[2] <= l_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[3] <= l_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[4] <= l_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[5] <= l_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[6] <= l_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[7] <= l_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_wren <= state[3].DB_MAX_OUTPUT_PORT_TYPE
l_data[0] <= l_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[1] <= l_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[2] <= l_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[3] <= l_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[4] <= l_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[5] <= l_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[6] <= l_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[7] <= l_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_done <= state[4].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[0].dc1|shuffle_mem:s_mem
clk => s_wren~reg0.CLK
clk => sec_data[0].CLK
clk => sec_data[1].CLK
clk => sec_data[2].CLK
clk => sec_data[3].CLK
clk => sec_data[4].CLK
clk => sec_data[5].CLK
clk => sec_data[6].CLK
clk => sec_data[7].CLK
clk => s_data[0]~reg0.CLK
clk => s_data[1]~reg0.CLK
clk => s_data[2]~reg0.CLK
clk => s_data[3]~reg0.CLK
clk => s_data[4]~reg0.CLK
clk => s_data[5]~reg0.CLK
clk => s_data[6]~reg0.CLK
clk => s_data[7]~reg0.CLK
clk => s_address[0]~reg0.CLK
clk => s_address[1]~reg0.CLK
clk => s_address[2]~reg0.CLK
clk => s_address[3]~reg0.CLK
clk => s_address[4]~reg0.CLK
clk => s_address[5]~reg0.CLK
clk => s_address[6]~reg0.CLK
clk => s_address[7]~reg0.CLK
clk => i_mod_key_len[0].CLK
clk => i_mod_key_len[1].CLK
clk => mem_data_j[0].CLK
clk => mem_data_j[1].CLK
clk => mem_data_j[2].CLK
clk => mem_data_j[3].CLK
clk => mem_data_j[4].CLK
clk => mem_data_j[5].CLK
clk => mem_data_j[6].CLK
clk => mem_data_j[7].CLK
clk => mem_data_i[0].CLK
clk => mem_data_i[1].CLK
clk => mem_data_i[2].CLK
clk => mem_data_i[3].CLK
clk => mem_data_i[4].CLK
clk => mem_data_i[5].CLK
clk => mem_data_i[6].CLK
clk => mem_data_i[7].CLK
clk => j[0].CLK
clk => j[1].CLK
clk => j[2].CLK
clk => j[3].CLK
clk => j[4].CLK
clk => j[5].CLK
clk => j[6].CLK
clk => j[7].CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
start => Selector2.IN7
secret_key[0] => Mux7.IN3
secret_key[1] => Mux6.IN3
secret_key[2] => Mux5.IN3
secret_key[3] => Mux4.IN3
secret_key[4] => Mux3.IN3
secret_key[5] => Mux2.IN3
secret_key[6] => Mux1.IN3
secret_key[7] => Mux0.IN3
secret_key[8] => Mux7.IN2
secret_key[9] => Mux6.IN2
secret_key[10] => Mux5.IN2
secret_key[11] => Mux4.IN2
secret_key[12] => Mux3.IN2
secret_key[13] => Mux2.IN2
secret_key[14] => Mux1.IN2
secret_key[15] => Mux0.IN2
secret_key[16] => Mux7.IN1
secret_key[17] => Mux6.IN1
secret_key[18] => Mux5.IN1
secret_key[19] => Mux4.IN1
secret_key[20] => Mux3.IN1
secret_key[21] => Mux2.IN1
secret_key[22] => Mux1.IN1
secret_key[23] => Mux0.IN1
reset => i_mod_key_len[0].ACLR
reset => i_mod_key_len[1].ACLR
reset => mem_data_j[0].ACLR
reset => mem_data_j[1].ACLR
reset => mem_data_j[2].ACLR
reset => mem_data_j[3].ACLR
reset => mem_data_j[4].ACLR
reset => mem_data_j[5].ACLR
reset => mem_data_j[6].ACLR
reset => mem_data_j[7].ACLR
reset => mem_data_i[0].ACLR
reset => mem_data_i[1].ACLR
reset => mem_data_i[2].ACLR
reset => mem_data_i[3].ACLR
reset => mem_data_i[4].ACLR
reset => mem_data_i[5].ACLR
reset => mem_data_i[6].ACLR
reset => mem_data_i[7].ACLR
reset => j[0].ACLR
reset => j[1].ACLR
reset => j[2].ACLR
reset => j[3].ACLR
reset => j[4].ACLR
reset => j[5].ACLR
reset => j[6].ACLR
reset => j[7].ACLR
reset => i[0].ACLR
reset => i[1].ACLR
reset => i[2].ACLR
reset => i[3].ACLR
reset => i[4].ACLR
reset => i[5].ACLR
reset => i[6].ACLR
reset => i[7].ACLR
reset => state[0].ACLR
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].ACLR
reset => state[6].ACLR
reset => s_address[7]~reg0.ENA
reset => s_address[6]~reg0.ENA
reset => s_address[5]~reg0.ENA
reset => s_address[4]~reg0.ENA
reset => s_address[3]~reg0.ENA
reset => s_address[2]~reg0.ENA
reset => s_address[1]~reg0.ENA
reset => s_address[0]~reg0.ENA
reset => s_data[7]~reg0.ENA
reset => s_data[6]~reg0.ENA
reset => s_data[5]~reg0.ENA
reset => s_data[4]~reg0.ENA
reset => s_data[3]~reg0.ENA
reset => s_data[2]~reg0.ENA
reset => s_data[1]~reg0.ENA
reset => s_data[0]~reg0.ENA
reset => sec_data[7].ENA
reset => sec_data[6].ENA
reset => sec_data[5].ENA
reset => sec_data[4].ENA
reset => sec_data[3].ENA
reset => sec_data[2].ENA
reset => sec_data[1].ENA
reset => sec_data[0].ENA
s_done <= state[6].DB_MAX_OUTPUT_PORT_TYPE
s_q[0] => mem_data_i[0].DATAIN
s_q[0] => mem_data_j[0].DATAIN
s_q[1] => mem_data_i[1].DATAIN
s_q[1] => mem_data_j[1].DATAIN
s_q[2] => mem_data_i[2].DATAIN
s_q[2] => mem_data_j[2].DATAIN
s_q[3] => mem_data_i[3].DATAIN
s_q[3] => mem_data_j[3].DATAIN
s_q[4] => mem_data_i[4].DATAIN
s_q[4] => mem_data_j[4].DATAIN
s_q[5] => mem_data_i[5].DATAIN
s_q[5] => mem_data_j[5].DATAIN
s_q[6] => mem_data_i[6].DATAIN
s_q[6] => mem_data_j[6].DATAIN
s_q[7] => mem_data_i[7].DATAIN
s_q[7] => mem_data_j[7].DATAIN
s_address[0] <= s_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[1] <= s_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[2] <= s_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[3] <= s_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[4] <= s_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[5] <= s_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[6] <= s_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[7] <= s_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[0] <= s_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[1] <= s_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[2] <= s_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[3] <= s_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[4] <= s_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[5] <= s_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[6] <= s_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[7] <= s_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_wren <= s_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[0].dc1|decrypt_msg:dc_msg
clk => dm_dc_wren~reg0.CLK
clk => dm_w_wren~reg0.CLK
clk => mem_data_i[0].CLK
clk => mem_data_i[1].CLK
clk => mem_data_i[2].CLK
clk => mem_data_i[3].CLK
clk => mem_data_i[4].CLK
clk => mem_data_i[5].CLK
clk => mem_data_i[6].CLK
clk => mem_data_i[7].CLK
clk => mem_data_j[0].CLK
clk => mem_data_j[1].CLK
clk => mem_data_j[2].CLK
clk => mem_data_j[3].CLK
clk => mem_data_j[4].CLK
clk => mem_data_j[5].CLK
clk => mem_data_j[6].CLK
clk => mem_data_j[7].CLK
clk => xor_data[0].CLK
clk => xor_data[1].CLK
clk => xor_data[2].CLK
clk => xor_data[3].CLK
clk => xor_data[4].CLK
clk => xor_data[5].CLK
clk => xor_data[6].CLK
clk => xor_data[7].CLK
clk => dm_dc_data[0]~reg0.CLK
clk => dm_dc_data[1]~reg0.CLK
clk => dm_dc_data[2]~reg0.CLK
clk => dm_dc_data[3]~reg0.CLK
clk => dm_dc_data[4]~reg0.CLK
clk => dm_dc_data[5]~reg0.CLK
clk => dm_dc_data[6]~reg0.CLK
clk => dm_dc_data[7]~reg0.CLK
clk => dm_w_data[0]~reg0.CLK
clk => dm_w_data[1]~reg0.CLK
clk => dm_w_data[2]~reg0.CLK
clk => dm_w_data[3]~reg0.CLK
clk => dm_w_data[4]~reg0.CLK
clk => dm_w_data[5]~reg0.CLK
clk => dm_w_data[6]~reg0.CLK
clk => dm_w_data[7]~reg0.CLK
clk => dm_en_r_address[0]~reg0.CLK
clk => dm_en_r_address[1]~reg0.CLK
clk => dm_en_r_address[2]~reg0.CLK
clk => dm_en_r_address[3]~reg0.CLK
clk => dm_en_r_address[4]~reg0.CLK
clk => dm_en_r_address[5]~reg0.CLK
clk => dm_en_r_address[6]~reg0.CLK
clk => dm_en_r_address[7]~reg0.CLK
clk => dm_dc_address[0]~reg0.CLK
clk => dm_dc_address[1]~reg0.CLK
clk => dm_dc_address[2]~reg0.CLK
clk => dm_dc_address[3]~reg0.CLK
clk => dm_dc_address[4]~reg0.CLK
clk => dm_dc_address[5]~reg0.CLK
clk => dm_dc_address[6]~reg0.CLK
clk => dm_dc_address[7]~reg0.CLK
clk => dm_w_address[0]~reg0.CLK
clk => dm_w_address[1]~reg0.CLK
clk => dm_w_address[2]~reg0.CLK
clk => dm_w_address[3]~reg0.CLK
clk => dm_w_address[4]~reg0.CLK
clk => dm_w_address[5]~reg0.CLK
clk => dm_w_address[6]~reg0.CLK
clk => dm_w_address[7]~reg0.CLK
clk => j[0].CLK
clk => j[1].CLK
clk => j[2].CLK
clk => j[3].CLK
clk => j[4].CLK
clk => j[5].CLK
clk => j[6].CLK
clk => j[7].CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => k[0].CLK
clk => k[1].CLK
clk => k[2].CLK
clk => k[3].CLK
clk => k[4].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
reset => j[0].ACLR
reset => j[1].ACLR
reset => j[2].ACLR
reset => j[3].ACLR
reset => j[4].ACLR
reset => j[5].ACLR
reset => j[6].ACLR
reset => j[7].ACLR
reset => i[0].ACLR
reset => i[1].ACLR
reset => i[2].ACLR
reset => i[3].ACLR
reset => i[4].ACLR
reset => i[5].ACLR
reset => i[6].ACLR
reset => i[7].ACLR
reset => k[0].ACLR
reset => k[1].ACLR
reset => k[2].ACLR
reset => k[3].ACLR
reset => k[4].ACLR
reset => state[0].PRESET
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].ACLR
reset => state[6].ACLR
reset => state[7].ACLR
reset => state[8].ACLR
reset => dm_w_address[7]~reg0.ENA
reset => dm_w_address[6]~reg0.ENA
reset => dm_w_address[5]~reg0.ENA
reset => dm_w_address[4]~reg0.ENA
reset => dm_w_address[3]~reg0.ENA
reset => dm_w_address[2]~reg0.ENA
reset => dm_w_address[1]~reg0.ENA
reset => dm_w_address[0]~reg0.ENA
reset => dm_dc_address[7]~reg0.ENA
reset => dm_dc_address[6]~reg0.ENA
reset => dm_dc_address[5]~reg0.ENA
reset => dm_dc_address[4]~reg0.ENA
reset => dm_dc_address[3]~reg0.ENA
reset => dm_dc_address[2]~reg0.ENA
reset => dm_dc_address[1]~reg0.ENA
reset => dm_dc_address[0]~reg0.ENA
reset => dm_en_r_address[7]~reg0.ENA
reset => dm_en_r_address[6]~reg0.ENA
reset => dm_en_r_address[5]~reg0.ENA
reset => dm_en_r_address[4]~reg0.ENA
reset => dm_en_r_address[3]~reg0.ENA
reset => dm_en_r_address[2]~reg0.ENA
reset => dm_en_r_address[1]~reg0.ENA
reset => dm_en_r_address[0]~reg0.ENA
reset => dm_w_data[7]~reg0.ENA
reset => dm_w_data[6]~reg0.ENA
reset => dm_w_data[5]~reg0.ENA
reset => dm_w_data[4]~reg0.ENA
reset => dm_w_data[3]~reg0.ENA
reset => dm_w_data[2]~reg0.ENA
reset => dm_w_data[1]~reg0.ENA
reset => dm_w_data[0]~reg0.ENA
reset => dm_dc_data[7]~reg0.ENA
reset => dm_dc_data[6]~reg0.ENA
reset => dm_dc_data[5]~reg0.ENA
reset => dm_dc_data[4]~reg0.ENA
reset => dm_dc_data[3]~reg0.ENA
reset => dm_dc_data[2]~reg0.ENA
reset => dm_dc_data[1]~reg0.ENA
reset => dm_dc_data[0]~reg0.ENA
reset => xor_data[7].ENA
reset => xor_data[6].ENA
reset => xor_data[5].ENA
reset => xor_data[4].ENA
reset => xor_data[3].ENA
reset => xor_data[2].ENA
reset => xor_data[1].ENA
reset => xor_data[0].ENA
reset => mem_data_j[7].ENA
reset => mem_data_j[6].ENA
reset => mem_data_j[5].ENA
reset => mem_data_j[4].ENA
reset => mem_data_j[3].ENA
reset => mem_data_j[2].ENA
reset => mem_data_j[1].ENA
reset => mem_data_j[0].ENA
reset => mem_data_i[7].ENA
reset => mem_data_i[6].ENA
reset => mem_data_i[5].ENA
reset => mem_data_i[4].ENA
reset => mem_data_i[3].ENA
reset => mem_data_i[2].ENA
reset => mem_data_i[1].ENA
reset => mem_data_i[0].ENA
start => Selector4.IN5
start => Selector5.IN2
dm_done <= state[7].DB_MAX_OUTPUT_PORT_TYPE
dm_invalid <= state[8].DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[0] <= dm_w_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[1] <= dm_w_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[2] <= dm_w_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[3] <= dm_w_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[4] <= dm_w_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[5] <= dm_w_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[6] <= dm_w_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[7] <= dm_w_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[0] <= dm_w_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[1] <= dm_w_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[2] <= dm_w_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[3] <= dm_w_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[4] <= dm_w_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[5] <= dm_w_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[6] <= dm_w_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[7] <= dm_w_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_wren <= dm_w_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_q[0] => xor_data.IN0
dm_w_q[0] => mem_data_j.DATAB
dm_w_q[0] => mem_data_i.DATAB
dm_w_q[1] => xor_data.IN0
dm_w_q[1] => mem_data_j.DATAB
dm_w_q[1] => mem_data_i.DATAB
dm_w_q[2] => xor_data.IN0
dm_w_q[2] => mem_data_j.DATAB
dm_w_q[2] => mem_data_i.DATAB
dm_w_q[3] => xor_data.IN0
dm_w_q[3] => mem_data_j.DATAB
dm_w_q[3] => mem_data_i.DATAB
dm_w_q[4] => xor_data.IN0
dm_w_q[4] => mem_data_j.DATAB
dm_w_q[4] => mem_data_i.DATAB
dm_w_q[5] => xor_data.IN0
dm_w_q[5] => mem_data_j.DATAB
dm_w_q[5] => mem_data_i.DATAB
dm_w_q[6] => xor_data.IN0
dm_w_q[6] => mem_data_j.DATAB
dm_w_q[6] => mem_data_i.DATAB
dm_w_q[7] => xor_data.IN0
dm_w_q[7] => mem_data_j.DATAB
dm_w_q[7] => mem_data_i.DATAB
dm_en_r_address[0] <= dm_en_r_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[1] <= dm_en_r_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[2] <= dm_en_r_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[3] <= dm_en_r_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[4] <= dm_en_r_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[5] <= dm_en_r_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[6] <= dm_en_r_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[7] <= dm_en_r_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_q[0] => xor_data.IN1
dm_en_r_q[1] => xor_data.IN1
dm_en_r_q[2] => xor_data.IN1
dm_en_r_q[3] => xor_data.IN1
dm_en_r_q[4] => xor_data.IN1
dm_en_r_q[5] => xor_data.IN1
dm_en_r_q[6] => xor_data.IN1
dm_en_r_q[7] => xor_data.IN1
dm_dc_address[0] <= dm_dc_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[1] <= dm_dc_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[2] <= dm_dc_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[3] <= dm_dc_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[4] <= dm_dc_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[5] <= dm_dc_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[6] <= dm_dc_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[7] <= dm_dc_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[0] <= dm_dc_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[1] <= dm_dc_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[2] <= dm_dc_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[3] <= dm_dc_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[4] <= dm_dc_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[5] <= dm_dc_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[6] <= dm_dc_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[7] <= dm_dc_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_wren <= dm_dc_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[0].dc1|rc4_key_cycle:rc4
clk => no_sol~reg0.CLK
clk => start_decrypt~reg0.CLK
clk => reset_decrypt~reg0.CLK
clk => sc_key[0]~reg0.CLK
clk => sc_key[1]~reg0.CLK
clk => sc_key[2]~reg0.CLK
clk => sc_key[3]~reg0.CLK
clk => sc_key[4]~reg0.CLK
clk => sc_key[5]~reg0.CLK
clk => sc_key[6]~reg0.CLK
clk => sc_key[7]~reg0.CLK
clk => sc_key[8]~reg0.CLK
clk => sc_key[9]~reg0.CLK
clk => sc_key[10]~reg0.CLK
clk => sc_key[11]~reg0.CLK
clk => sc_key[12]~reg0.CLK
clk => sc_key[13]~reg0.CLK
clk => sc_key[14]~reg0.CLK
clk => sc_key[15]~reg0.CLK
clk => sc_key[16]~reg0.CLK
clk => sc_key[17]~reg0.CLK
clk => sc_key[18]~reg0.CLK
clk => sc_key[19]~reg0.CLK
clk => sc_key[20]~reg0.CLK
clk => sc_key[21]~reg0.CLK
clk => sc_key[22]~reg0.CLK
clk => sc_key[23]~reg0.CLK
clk => key_count[0].CLK
clk => key_count[1].CLK
clk => key_count[2].CLK
clk => key_count[3].CLK
clk => key_count[4].CLK
clk => key_count[5].CLK
clk => key_count[6].CLK
clk => key_count[7].CLK
clk => key_count[8].CLK
clk => key_count[9].CLK
clk => key_count[10].CLK
clk => key_count[11].CLK
clk => key_count[12].CLK
clk => key_count[13].CLK
clk => key_count[14].CLK
clk => key_count[15].CLK
clk => key_count[16].CLK
clk => key_count[17].CLK
clk => key_count[18].CLK
clk => key_count[19].CLK
clk => key_count[20].CLK
clk => key_count[21].CLK
clk => key_count[22].CLK
clk => key_count[23].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
reset => key_count[0].ACLR
reset => key_count[1].ACLR
reset => key_count[2].ACLR
reset => key_count[3].ACLR
reset => key_count[4].ACLR
reset => key_count[5].ACLR
reset => key_count[6].ACLR
reset => key_count[7].ACLR
reset => key_count[8].ACLR
reset => key_count[9].ACLR
reset => key_count[10].ACLR
reset => key_count[11].ACLR
reset => key_count[12].ACLR
reset => key_count[13].ACLR
reset => key_count[14].ACLR
reset => key_count[15].ACLR
reset => key_count[16].ACLR
reset => key_count[17].ACLR
reset => key_count[18].ACLR
reset => key_count[19].ACLR
reset => key_count[20].ACLR
reset => key_count[21].ACLR
reset => key_count[22].ACLR
reset => key_count[23].ACLR
reset => state[0].PRESET
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].PRESET
reset => state[5].ACLR
reset => state[6].ACLR
start => Selector1.IN7
start => Selector3.IN9
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
dc_done => state.OUTPUTSELECT
dc_done => state.OUTPUTSELECT
dc_done => Selector2.IN5
dc_done => Selector3.IN2
dc_invalid => state.DATAA
dc_invalid => state.DATAA
sc_key[0] <= sc_key[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[1] <= sc_key[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[2] <= sc_key[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[3] <= sc_key[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[4] <= sc_key[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[5] <= sc_key[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[6] <= sc_key[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[7] <= sc_key[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[8] <= sc_key[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[9] <= sc_key[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[10] <= sc_key[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[11] <= sc_key[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[12] <= sc_key[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[13] <= sc_key[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[14] <= sc_key[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[15] <= sc_key[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[16] <= sc_key[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[17] <= sc_key[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[18] <= sc_key[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[19] <= sc_key[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[20] <= sc_key[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[21] <= sc_key[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[22] <= sc_key[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[23] <= sc_key[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_decrypt <= reset_decrypt~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_decrypt <= start_decrypt~reg0.DB_MAX_OUTPUT_PORT_TYPE
no_sol <= no_sol~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[0].dc1|select_working_mem_input:sgmi
clk => ~NO_FANOUT~
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_wren.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_wren.OUTPUTSELECT
l_address[0] => out_address.DATAB
l_address[1] => out_address.DATAB
l_address[2] => out_address.DATAB
l_address[3] => out_address.DATAB
l_address[4] => out_address.DATAB
l_address[5] => out_address.DATAB
l_address[6] => out_address.DATAB
l_address[7] => out_address.DATAB
l_data[0] => out_data.DATAB
l_data[1] => out_data.DATAB
l_data[2] => out_data.DATAB
l_data[3] => out_data.DATAB
l_data[4] => out_data.DATAB
l_data[5] => out_data.DATAB
l_data[6] => out_data.DATAB
l_data[7] => out_data.DATAB
l_wren => out_wren.DATAB
s_address[0] => out_address.DATAB
s_address[1] => out_address.DATAB
s_address[2] => out_address.DATAB
s_address[3] => out_address.DATAB
s_address[4] => out_address.DATAB
s_address[5] => out_address.DATAB
s_address[6] => out_address.DATAB
s_address[7] => out_address.DATAB
s_data[0] => out_data.DATAB
s_data[1] => out_data.DATAB
s_data[2] => out_data.DATAB
s_data[3] => out_data.DATAB
s_data[4] => out_data.DATAB
s_data[5] => out_data.DATAB
s_data[6] => out_data.DATAB
s_data[7] => out_data.DATAB
s_wren => out_wren.DATAB
dm_address[0] => out_address.DATAA
dm_address[1] => out_address.DATAA
dm_address[2] => out_address.DATAA
dm_address[3] => out_address.DATAA
dm_address[4] => out_address.DATAA
dm_address[5] => out_address.DATAA
dm_address[6] => out_address.DATAA
dm_address[7] => out_address.DATAA
dm_data[0] => out_data.DATAA
dm_data[1] => out_data.DATAA
dm_data[2] => out_data.DATAA
dm_data[3] => out_data.DATAA
dm_data[4] => out_data.DATAA
dm_data[5] => out_data.DATAA
dm_data[6] => out_data.DATAA
dm_data[7] => out_data.DATAA
dm_wren => out_wren.DATAA
out_address[0] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[1] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[2] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[3] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[4] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[5] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[6] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[7] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_wren[0] <= out_wren.DB_MAX_OUTPUT_PORT_TYPE
out_wren[1] <= <GND>
out_wren[2] <= <GND>
out_wren[3] <= <GND>
out_wren[4] <= <GND>
out_wren[5] <= <GND>
out_wren[6] <= <GND>
out_wren[7] <= <GND>


|ksa|decryption_core:decryp_core[0].dc1|s_memory:mem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ksa|decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component
wren_a => altsyncram_2d32:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2d32:auto_generated.data_a[0]
data_a[1] => altsyncram_2d32:auto_generated.data_a[1]
data_a[2] => altsyncram_2d32:auto_generated.data_a[2]
data_a[3] => altsyncram_2d32:auto_generated.data_a[3]
data_a[4] => altsyncram_2d32:auto_generated.data_a[4]
data_a[5] => altsyncram_2d32:auto_generated.data_a[5]
data_a[6] => altsyncram_2d32:auto_generated.data_a[6]
data_a[7] => altsyncram_2d32:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2d32:auto_generated.address_a[0]
address_a[1] => altsyncram_2d32:auto_generated.address_a[1]
address_a[2] => altsyncram_2d32:auto_generated.address_a[2]
address_a[3] => altsyncram_2d32:auto_generated.address_a[3]
address_a[4] => altsyncram_2d32:auto_generated.address_a[4]
address_a[5] => altsyncram_2d32:auto_generated.address_a[5]
address_a[6] => altsyncram_2d32:auto_generated.address_a[6]
address_a[7] => altsyncram_2d32:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2d32:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2d32:auto_generated.q_a[0]
q_a[1] <= altsyncram_2d32:auto_generated.q_a[1]
q_a[2] <= altsyncram_2d32:auto_generated.q_a[2]
q_a[3] <= altsyncram_2d32:auto_generated.q_a[3]
q_a[4] <= altsyncram_2d32:auto_generated.q_a[4]
q_a[5] <= altsyncram_2d32:auto_generated.q_a[5]
q_a[6] <= altsyncram_2d32:auto_generated.q_a[6]
q_a[7] <= altsyncram_2d32:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated
address_a[0] => altsyncram_dsp2:altsyncram1.address_a[0]
address_a[1] => altsyncram_dsp2:altsyncram1.address_a[1]
address_a[2] => altsyncram_dsp2:altsyncram1.address_a[2]
address_a[3] => altsyncram_dsp2:altsyncram1.address_a[3]
address_a[4] => altsyncram_dsp2:altsyncram1.address_a[4]
address_a[5] => altsyncram_dsp2:altsyncram1.address_a[5]
address_a[6] => altsyncram_dsp2:altsyncram1.address_a[6]
address_a[7] => altsyncram_dsp2:altsyncram1.address_a[7]
clock0 => altsyncram_dsp2:altsyncram1.clock0
data_a[0] => altsyncram_dsp2:altsyncram1.data_a[0]
data_a[1] => altsyncram_dsp2:altsyncram1.data_a[1]
data_a[2] => altsyncram_dsp2:altsyncram1.data_a[2]
data_a[3] => altsyncram_dsp2:altsyncram1.data_a[3]
data_a[4] => altsyncram_dsp2:altsyncram1.data_a[4]
data_a[5] => altsyncram_dsp2:altsyncram1.data_a[5]
data_a[6] => altsyncram_dsp2:altsyncram1.data_a[6]
data_a[7] => altsyncram_dsp2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_dsp2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_dsp2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_dsp2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_dsp2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_dsp2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_dsp2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_dsp2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_dsp2:altsyncram1.q_a[7]
wren_a => altsyncram_dsp2:altsyncram1.wren_a


|ksa|decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ksa|decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component
wren_a => altsyncram_4492:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4492:auto_generated.data_a[0]
data_a[1] => altsyncram_4492:auto_generated.data_a[1]
data_a[2] => altsyncram_4492:auto_generated.data_a[2]
data_a[3] => altsyncram_4492:auto_generated.data_a[3]
data_a[4] => altsyncram_4492:auto_generated.data_a[4]
data_a[5] => altsyncram_4492:auto_generated.data_a[5]
data_a[6] => altsyncram_4492:auto_generated.data_a[6]
data_a[7] => altsyncram_4492:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4492:auto_generated.address_a[0]
address_a[1] => altsyncram_4492:auto_generated.address_a[1]
address_a[2] => altsyncram_4492:auto_generated.address_a[2]
address_a[3] => altsyncram_4492:auto_generated.address_a[3]
address_a[4] => altsyncram_4492:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4492:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4492:auto_generated.q_a[0]
q_a[1] <= altsyncram_4492:auto_generated.q_a[1]
q_a[2] <= altsyncram_4492:auto_generated.q_a[2]
q_a[3] <= altsyncram_4492:auto_generated.q_a[3]
q_a[4] <= altsyncram_4492:auto_generated.q_a[4]
q_a[5] <= altsyncram_4492:auto_generated.q_a[5]
q_a[6] <= altsyncram_4492:auto_generated.q_a[6]
q_a[7] <= altsyncram_4492:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated
address_a[0] => altsyncram_38v2:altsyncram1.address_a[0]
address_a[1] => altsyncram_38v2:altsyncram1.address_a[1]
address_a[2] => altsyncram_38v2:altsyncram1.address_a[2]
address_a[3] => altsyncram_38v2:altsyncram1.address_a[3]
address_a[4] => altsyncram_38v2:altsyncram1.address_a[4]
clock0 => altsyncram_38v2:altsyncram1.clock0
data_a[0] => altsyncram_38v2:altsyncram1.data_a[0]
data_a[1] => altsyncram_38v2:altsyncram1.data_a[1]
data_a[2] => altsyncram_38v2:altsyncram1.data_a[2]
data_a[3] => altsyncram_38v2:altsyncram1.data_a[3]
data_a[4] => altsyncram_38v2:altsyncram1.data_a[4]
data_a[5] => altsyncram_38v2:altsyncram1.data_a[5]
data_a[6] => altsyncram_38v2:altsyncram1.data_a[6]
data_a[7] => altsyncram_38v2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_38v2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_38v2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_38v2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_38v2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_38v2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_38v2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_38v2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_38v2:altsyncram1.q_a[7]
wren_a => altsyncram_38v2:altsyncram1.wren_a


|ksa|decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ksa|decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component
wren_a => altsyncram_ck32:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ck32:auto_generated.data_a[0]
data_a[1] => altsyncram_ck32:auto_generated.data_a[1]
data_a[2] => altsyncram_ck32:auto_generated.data_a[2]
data_a[3] => altsyncram_ck32:auto_generated.data_a[3]
data_a[4] => altsyncram_ck32:auto_generated.data_a[4]
data_a[5] => altsyncram_ck32:auto_generated.data_a[5]
data_a[6] => altsyncram_ck32:auto_generated.data_a[6]
data_a[7] => altsyncram_ck32:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ck32:auto_generated.address_a[0]
address_a[1] => altsyncram_ck32:auto_generated.address_a[1]
address_a[2] => altsyncram_ck32:auto_generated.address_a[2]
address_a[3] => altsyncram_ck32:auto_generated.address_a[3]
address_a[4] => altsyncram_ck32:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ck32:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ck32:auto_generated.q_a[0]
q_a[1] <= altsyncram_ck32:auto_generated.q_a[1]
q_a[2] <= altsyncram_ck32:auto_generated.q_a[2]
q_a[3] <= altsyncram_ck32:auto_generated.q_a[3]
q_a[4] <= altsyncram_ck32:auto_generated.q_a[4]
q_a[5] <= altsyncram_ck32:auto_generated.q_a[5]
q_a[6] <= altsyncram_ck32:auto_generated.q_a[6]
q_a[7] <= altsyncram_ck32:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated
address_a[0] => altsyncram_nop2:altsyncram1.address_a[0]
address_a[1] => altsyncram_nop2:altsyncram1.address_a[1]
address_a[2] => altsyncram_nop2:altsyncram1.address_a[2]
address_a[3] => altsyncram_nop2:altsyncram1.address_a[3]
address_a[4] => altsyncram_nop2:altsyncram1.address_a[4]
clock0 => altsyncram_nop2:altsyncram1.clock0
data_a[0] => altsyncram_nop2:altsyncram1.data_a[0]
data_a[1] => altsyncram_nop2:altsyncram1.data_a[1]
data_a[2] => altsyncram_nop2:altsyncram1.data_a[2]
data_a[3] => altsyncram_nop2:altsyncram1.data_a[3]
data_a[4] => altsyncram_nop2:altsyncram1.data_a[4]
data_a[5] => altsyncram_nop2:altsyncram1.data_a[5]
data_a[6] => altsyncram_nop2:altsyncram1.data_a[6]
data_a[7] => altsyncram_nop2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_nop2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_nop2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_nop2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_nop2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_nop2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_nop2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_nop2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_nop2:altsyncram1.q_a[7]
wren_a => altsyncram_nop2:altsyncram1.wren_a


|ksa|decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[0].dc1|SevenSegmentDisplayDecoder:hexDisplay0
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[0].dc1|SevenSegmentDisplayDecoder:hexDisplay1
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[0].dc1|SevenSegmentDisplayDecoder:hexDisplay2
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[0].dc1|SevenSegmentDisplayDecoder:hexDisplay3
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[0].dc1|SevenSegmentDisplayDecoder:hexDisplay4
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[0].dc1|SevenSegmentDisplayDecoder:hexDisplay5
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[1].dc1
clk => clk.IN8
reset => ~NO_FANOUT~
stop => stop.IN1
reset_key_cycle => reset_key_cycle.IN1
done <= decryption_done.DB_MAX_OUTPUT_PORT_TYPE
invalid <= rc4_key_cycle:rc4.no_sol
hex_0_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_1_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_2_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_3_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_4_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_5_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut


|ksa|decryption_core:decryp_core[1].dc1|load_mem:l_mem
clk => l_data[0]~reg0.CLK
clk => l_data[1]~reg0.CLK
clk => l_data[2]~reg0.CLK
clk => l_data[3]~reg0.CLK
clk => l_data[4]~reg0.CLK
clk => l_data[5]~reg0.CLK
clk => l_data[6]~reg0.CLK
clk => l_data[7]~reg0.CLK
clk => l_address[0]~reg0.CLK
clk => l_address[1]~reg0.CLK
clk => l_address[2]~reg0.CLK
clk => l_address[3]~reg0.CLK
clk => l_address[4]~reg0.CLK
clk => l_address[5]~reg0.CLK
clk => l_address[6]~reg0.CLK
clk => l_address[7]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => state[0].ACLR
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => l_data[0]~reg0.ENA
reset => l_address[7]~reg0.ENA
reset => l_address[6]~reg0.ENA
reset => l_address[5]~reg0.ENA
reset => l_address[4]~reg0.ENA
reset => l_address[3]~reg0.ENA
reset => l_address[2]~reg0.ENA
reset => l_address[1]~reg0.ENA
reset => l_address[0]~reg0.ENA
reset => l_data[7]~reg0.ENA
reset => l_data[6]~reg0.ENA
reset => l_data[5]~reg0.ENA
reset => l_data[4]~reg0.ENA
reset => l_data[3]~reg0.ENA
reset => l_data[2]~reg0.ENA
reset => l_data[1]~reg0.ENA
start => Mux2.IN31
l_address[0] <= l_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[1] <= l_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[2] <= l_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[3] <= l_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[4] <= l_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[5] <= l_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[6] <= l_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[7] <= l_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_wren <= state[3].DB_MAX_OUTPUT_PORT_TYPE
l_data[0] <= l_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[1] <= l_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[2] <= l_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[3] <= l_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[4] <= l_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[5] <= l_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[6] <= l_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[7] <= l_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_done <= state[4].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[1].dc1|shuffle_mem:s_mem
clk => s_wren~reg0.CLK
clk => sec_data[0].CLK
clk => sec_data[1].CLK
clk => sec_data[2].CLK
clk => sec_data[3].CLK
clk => sec_data[4].CLK
clk => sec_data[5].CLK
clk => sec_data[6].CLK
clk => sec_data[7].CLK
clk => s_data[0]~reg0.CLK
clk => s_data[1]~reg0.CLK
clk => s_data[2]~reg0.CLK
clk => s_data[3]~reg0.CLK
clk => s_data[4]~reg0.CLK
clk => s_data[5]~reg0.CLK
clk => s_data[6]~reg0.CLK
clk => s_data[7]~reg0.CLK
clk => s_address[0]~reg0.CLK
clk => s_address[1]~reg0.CLK
clk => s_address[2]~reg0.CLK
clk => s_address[3]~reg0.CLK
clk => s_address[4]~reg0.CLK
clk => s_address[5]~reg0.CLK
clk => s_address[6]~reg0.CLK
clk => s_address[7]~reg0.CLK
clk => i_mod_key_len[0].CLK
clk => i_mod_key_len[1].CLK
clk => mem_data_j[0].CLK
clk => mem_data_j[1].CLK
clk => mem_data_j[2].CLK
clk => mem_data_j[3].CLK
clk => mem_data_j[4].CLK
clk => mem_data_j[5].CLK
clk => mem_data_j[6].CLK
clk => mem_data_j[7].CLK
clk => mem_data_i[0].CLK
clk => mem_data_i[1].CLK
clk => mem_data_i[2].CLK
clk => mem_data_i[3].CLK
clk => mem_data_i[4].CLK
clk => mem_data_i[5].CLK
clk => mem_data_i[6].CLK
clk => mem_data_i[7].CLK
clk => j[0].CLK
clk => j[1].CLK
clk => j[2].CLK
clk => j[3].CLK
clk => j[4].CLK
clk => j[5].CLK
clk => j[6].CLK
clk => j[7].CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
start => Selector2.IN7
secret_key[0] => Mux7.IN3
secret_key[1] => Mux6.IN3
secret_key[2] => Mux5.IN3
secret_key[3] => Mux4.IN3
secret_key[4] => Mux3.IN3
secret_key[5] => Mux2.IN3
secret_key[6] => Mux1.IN3
secret_key[7] => Mux0.IN3
secret_key[8] => Mux7.IN2
secret_key[9] => Mux6.IN2
secret_key[10] => Mux5.IN2
secret_key[11] => Mux4.IN2
secret_key[12] => Mux3.IN2
secret_key[13] => Mux2.IN2
secret_key[14] => Mux1.IN2
secret_key[15] => Mux0.IN2
secret_key[16] => Mux7.IN1
secret_key[17] => Mux6.IN1
secret_key[18] => Mux5.IN1
secret_key[19] => Mux4.IN1
secret_key[20] => Mux3.IN1
secret_key[21] => Mux2.IN1
secret_key[22] => Mux1.IN1
secret_key[23] => Mux0.IN1
reset => i_mod_key_len[0].ACLR
reset => i_mod_key_len[1].ACLR
reset => mem_data_j[0].ACLR
reset => mem_data_j[1].ACLR
reset => mem_data_j[2].ACLR
reset => mem_data_j[3].ACLR
reset => mem_data_j[4].ACLR
reset => mem_data_j[5].ACLR
reset => mem_data_j[6].ACLR
reset => mem_data_j[7].ACLR
reset => mem_data_i[0].ACLR
reset => mem_data_i[1].ACLR
reset => mem_data_i[2].ACLR
reset => mem_data_i[3].ACLR
reset => mem_data_i[4].ACLR
reset => mem_data_i[5].ACLR
reset => mem_data_i[6].ACLR
reset => mem_data_i[7].ACLR
reset => j[0].ACLR
reset => j[1].ACLR
reset => j[2].ACLR
reset => j[3].ACLR
reset => j[4].ACLR
reset => j[5].ACLR
reset => j[6].ACLR
reset => j[7].ACLR
reset => i[0].ACLR
reset => i[1].ACLR
reset => i[2].ACLR
reset => i[3].ACLR
reset => i[4].ACLR
reset => i[5].ACLR
reset => i[6].ACLR
reset => i[7].ACLR
reset => state[0].ACLR
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].ACLR
reset => state[6].ACLR
reset => s_address[7]~reg0.ENA
reset => s_address[6]~reg0.ENA
reset => s_address[5]~reg0.ENA
reset => s_address[4]~reg0.ENA
reset => s_address[3]~reg0.ENA
reset => s_address[2]~reg0.ENA
reset => s_address[1]~reg0.ENA
reset => s_address[0]~reg0.ENA
reset => s_data[7]~reg0.ENA
reset => s_data[6]~reg0.ENA
reset => s_data[5]~reg0.ENA
reset => s_data[4]~reg0.ENA
reset => s_data[3]~reg0.ENA
reset => s_data[2]~reg0.ENA
reset => s_data[1]~reg0.ENA
reset => s_data[0]~reg0.ENA
reset => sec_data[7].ENA
reset => sec_data[6].ENA
reset => sec_data[5].ENA
reset => sec_data[4].ENA
reset => sec_data[3].ENA
reset => sec_data[2].ENA
reset => sec_data[1].ENA
reset => sec_data[0].ENA
s_done <= state[6].DB_MAX_OUTPUT_PORT_TYPE
s_q[0] => mem_data_i[0].DATAIN
s_q[0] => mem_data_j[0].DATAIN
s_q[1] => mem_data_i[1].DATAIN
s_q[1] => mem_data_j[1].DATAIN
s_q[2] => mem_data_i[2].DATAIN
s_q[2] => mem_data_j[2].DATAIN
s_q[3] => mem_data_i[3].DATAIN
s_q[3] => mem_data_j[3].DATAIN
s_q[4] => mem_data_i[4].DATAIN
s_q[4] => mem_data_j[4].DATAIN
s_q[5] => mem_data_i[5].DATAIN
s_q[5] => mem_data_j[5].DATAIN
s_q[6] => mem_data_i[6].DATAIN
s_q[6] => mem_data_j[6].DATAIN
s_q[7] => mem_data_i[7].DATAIN
s_q[7] => mem_data_j[7].DATAIN
s_address[0] <= s_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[1] <= s_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[2] <= s_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[3] <= s_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[4] <= s_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[5] <= s_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[6] <= s_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[7] <= s_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[0] <= s_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[1] <= s_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[2] <= s_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[3] <= s_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[4] <= s_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[5] <= s_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[6] <= s_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[7] <= s_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_wren <= s_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[1].dc1|decrypt_msg:dc_msg
clk => dm_dc_wren~reg0.CLK
clk => dm_w_wren~reg0.CLK
clk => mem_data_i[0].CLK
clk => mem_data_i[1].CLK
clk => mem_data_i[2].CLK
clk => mem_data_i[3].CLK
clk => mem_data_i[4].CLK
clk => mem_data_i[5].CLK
clk => mem_data_i[6].CLK
clk => mem_data_i[7].CLK
clk => mem_data_j[0].CLK
clk => mem_data_j[1].CLK
clk => mem_data_j[2].CLK
clk => mem_data_j[3].CLK
clk => mem_data_j[4].CLK
clk => mem_data_j[5].CLK
clk => mem_data_j[6].CLK
clk => mem_data_j[7].CLK
clk => xor_data[0].CLK
clk => xor_data[1].CLK
clk => xor_data[2].CLK
clk => xor_data[3].CLK
clk => xor_data[4].CLK
clk => xor_data[5].CLK
clk => xor_data[6].CLK
clk => xor_data[7].CLK
clk => dm_dc_data[0]~reg0.CLK
clk => dm_dc_data[1]~reg0.CLK
clk => dm_dc_data[2]~reg0.CLK
clk => dm_dc_data[3]~reg0.CLK
clk => dm_dc_data[4]~reg0.CLK
clk => dm_dc_data[5]~reg0.CLK
clk => dm_dc_data[6]~reg0.CLK
clk => dm_dc_data[7]~reg0.CLK
clk => dm_w_data[0]~reg0.CLK
clk => dm_w_data[1]~reg0.CLK
clk => dm_w_data[2]~reg0.CLK
clk => dm_w_data[3]~reg0.CLK
clk => dm_w_data[4]~reg0.CLK
clk => dm_w_data[5]~reg0.CLK
clk => dm_w_data[6]~reg0.CLK
clk => dm_w_data[7]~reg0.CLK
clk => dm_en_r_address[0]~reg0.CLK
clk => dm_en_r_address[1]~reg0.CLK
clk => dm_en_r_address[2]~reg0.CLK
clk => dm_en_r_address[3]~reg0.CLK
clk => dm_en_r_address[4]~reg0.CLK
clk => dm_en_r_address[5]~reg0.CLK
clk => dm_en_r_address[6]~reg0.CLK
clk => dm_en_r_address[7]~reg0.CLK
clk => dm_dc_address[0]~reg0.CLK
clk => dm_dc_address[1]~reg0.CLK
clk => dm_dc_address[2]~reg0.CLK
clk => dm_dc_address[3]~reg0.CLK
clk => dm_dc_address[4]~reg0.CLK
clk => dm_dc_address[5]~reg0.CLK
clk => dm_dc_address[6]~reg0.CLK
clk => dm_dc_address[7]~reg0.CLK
clk => dm_w_address[0]~reg0.CLK
clk => dm_w_address[1]~reg0.CLK
clk => dm_w_address[2]~reg0.CLK
clk => dm_w_address[3]~reg0.CLK
clk => dm_w_address[4]~reg0.CLK
clk => dm_w_address[5]~reg0.CLK
clk => dm_w_address[6]~reg0.CLK
clk => dm_w_address[7]~reg0.CLK
clk => j[0].CLK
clk => j[1].CLK
clk => j[2].CLK
clk => j[3].CLK
clk => j[4].CLK
clk => j[5].CLK
clk => j[6].CLK
clk => j[7].CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => k[0].CLK
clk => k[1].CLK
clk => k[2].CLK
clk => k[3].CLK
clk => k[4].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
reset => j[0].ACLR
reset => j[1].ACLR
reset => j[2].ACLR
reset => j[3].ACLR
reset => j[4].ACLR
reset => j[5].ACLR
reset => j[6].ACLR
reset => j[7].ACLR
reset => i[0].ACLR
reset => i[1].ACLR
reset => i[2].ACLR
reset => i[3].ACLR
reset => i[4].ACLR
reset => i[5].ACLR
reset => i[6].ACLR
reset => i[7].ACLR
reset => k[0].ACLR
reset => k[1].ACLR
reset => k[2].ACLR
reset => k[3].ACLR
reset => k[4].ACLR
reset => state[0].PRESET
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].ACLR
reset => state[6].ACLR
reset => state[7].ACLR
reset => state[8].ACLR
reset => dm_w_address[7]~reg0.ENA
reset => dm_w_address[6]~reg0.ENA
reset => dm_w_address[5]~reg0.ENA
reset => dm_w_address[4]~reg0.ENA
reset => dm_w_address[3]~reg0.ENA
reset => dm_w_address[2]~reg0.ENA
reset => dm_w_address[1]~reg0.ENA
reset => dm_w_address[0]~reg0.ENA
reset => dm_dc_address[7]~reg0.ENA
reset => dm_dc_address[6]~reg0.ENA
reset => dm_dc_address[5]~reg0.ENA
reset => dm_dc_address[4]~reg0.ENA
reset => dm_dc_address[3]~reg0.ENA
reset => dm_dc_address[2]~reg0.ENA
reset => dm_dc_address[1]~reg0.ENA
reset => dm_dc_address[0]~reg0.ENA
reset => dm_en_r_address[7]~reg0.ENA
reset => dm_en_r_address[6]~reg0.ENA
reset => dm_en_r_address[5]~reg0.ENA
reset => dm_en_r_address[4]~reg0.ENA
reset => dm_en_r_address[3]~reg0.ENA
reset => dm_en_r_address[2]~reg0.ENA
reset => dm_en_r_address[1]~reg0.ENA
reset => dm_en_r_address[0]~reg0.ENA
reset => dm_w_data[7]~reg0.ENA
reset => dm_w_data[6]~reg0.ENA
reset => dm_w_data[5]~reg0.ENA
reset => dm_w_data[4]~reg0.ENA
reset => dm_w_data[3]~reg0.ENA
reset => dm_w_data[2]~reg0.ENA
reset => dm_w_data[1]~reg0.ENA
reset => dm_w_data[0]~reg0.ENA
reset => dm_dc_data[7]~reg0.ENA
reset => dm_dc_data[6]~reg0.ENA
reset => dm_dc_data[5]~reg0.ENA
reset => dm_dc_data[4]~reg0.ENA
reset => dm_dc_data[3]~reg0.ENA
reset => dm_dc_data[2]~reg0.ENA
reset => dm_dc_data[1]~reg0.ENA
reset => dm_dc_data[0]~reg0.ENA
reset => xor_data[7].ENA
reset => xor_data[6].ENA
reset => xor_data[5].ENA
reset => xor_data[4].ENA
reset => xor_data[3].ENA
reset => xor_data[2].ENA
reset => xor_data[1].ENA
reset => xor_data[0].ENA
reset => mem_data_j[7].ENA
reset => mem_data_j[6].ENA
reset => mem_data_j[5].ENA
reset => mem_data_j[4].ENA
reset => mem_data_j[3].ENA
reset => mem_data_j[2].ENA
reset => mem_data_j[1].ENA
reset => mem_data_j[0].ENA
reset => mem_data_i[7].ENA
reset => mem_data_i[6].ENA
reset => mem_data_i[5].ENA
reset => mem_data_i[4].ENA
reset => mem_data_i[3].ENA
reset => mem_data_i[2].ENA
reset => mem_data_i[1].ENA
reset => mem_data_i[0].ENA
start => Selector4.IN5
start => Selector5.IN2
dm_done <= state[7].DB_MAX_OUTPUT_PORT_TYPE
dm_invalid <= state[8].DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[0] <= dm_w_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[1] <= dm_w_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[2] <= dm_w_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[3] <= dm_w_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[4] <= dm_w_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[5] <= dm_w_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[6] <= dm_w_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[7] <= dm_w_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[0] <= dm_w_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[1] <= dm_w_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[2] <= dm_w_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[3] <= dm_w_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[4] <= dm_w_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[5] <= dm_w_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[6] <= dm_w_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[7] <= dm_w_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_wren <= dm_w_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_q[0] => xor_data.IN0
dm_w_q[0] => mem_data_j.DATAB
dm_w_q[0] => mem_data_i.DATAB
dm_w_q[1] => xor_data.IN0
dm_w_q[1] => mem_data_j.DATAB
dm_w_q[1] => mem_data_i.DATAB
dm_w_q[2] => xor_data.IN0
dm_w_q[2] => mem_data_j.DATAB
dm_w_q[2] => mem_data_i.DATAB
dm_w_q[3] => xor_data.IN0
dm_w_q[3] => mem_data_j.DATAB
dm_w_q[3] => mem_data_i.DATAB
dm_w_q[4] => xor_data.IN0
dm_w_q[4] => mem_data_j.DATAB
dm_w_q[4] => mem_data_i.DATAB
dm_w_q[5] => xor_data.IN0
dm_w_q[5] => mem_data_j.DATAB
dm_w_q[5] => mem_data_i.DATAB
dm_w_q[6] => xor_data.IN0
dm_w_q[6] => mem_data_j.DATAB
dm_w_q[6] => mem_data_i.DATAB
dm_w_q[7] => xor_data.IN0
dm_w_q[7] => mem_data_j.DATAB
dm_w_q[7] => mem_data_i.DATAB
dm_en_r_address[0] <= dm_en_r_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[1] <= dm_en_r_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[2] <= dm_en_r_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[3] <= dm_en_r_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[4] <= dm_en_r_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[5] <= dm_en_r_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[6] <= dm_en_r_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[7] <= dm_en_r_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_q[0] => xor_data.IN1
dm_en_r_q[1] => xor_data.IN1
dm_en_r_q[2] => xor_data.IN1
dm_en_r_q[3] => xor_data.IN1
dm_en_r_q[4] => xor_data.IN1
dm_en_r_q[5] => xor_data.IN1
dm_en_r_q[6] => xor_data.IN1
dm_en_r_q[7] => xor_data.IN1
dm_dc_address[0] <= dm_dc_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[1] <= dm_dc_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[2] <= dm_dc_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[3] <= dm_dc_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[4] <= dm_dc_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[5] <= dm_dc_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[6] <= dm_dc_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[7] <= dm_dc_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[0] <= dm_dc_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[1] <= dm_dc_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[2] <= dm_dc_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[3] <= dm_dc_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[4] <= dm_dc_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[5] <= dm_dc_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[6] <= dm_dc_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[7] <= dm_dc_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_wren <= dm_dc_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[1].dc1|rc4_key_cycle:rc4
clk => no_sol~reg0.CLK
clk => start_decrypt~reg0.CLK
clk => reset_decrypt~reg0.CLK
clk => sc_key[0]~reg0.CLK
clk => sc_key[1]~reg0.CLK
clk => sc_key[2]~reg0.CLK
clk => sc_key[3]~reg0.CLK
clk => sc_key[4]~reg0.CLK
clk => sc_key[5]~reg0.CLK
clk => sc_key[6]~reg0.CLK
clk => sc_key[7]~reg0.CLK
clk => sc_key[8]~reg0.CLK
clk => sc_key[9]~reg0.CLK
clk => sc_key[10]~reg0.CLK
clk => sc_key[11]~reg0.CLK
clk => sc_key[12]~reg0.CLK
clk => sc_key[13]~reg0.CLK
clk => sc_key[14]~reg0.CLK
clk => sc_key[15]~reg0.CLK
clk => sc_key[16]~reg0.CLK
clk => sc_key[17]~reg0.CLK
clk => sc_key[18]~reg0.CLK
clk => sc_key[19]~reg0.CLK
clk => sc_key[20]~reg0.CLK
clk => sc_key[21]~reg0.CLK
clk => sc_key[22]~reg0.CLK
clk => sc_key[23]~reg0.CLK
clk => key_count[0].CLK
clk => key_count[1].CLK
clk => key_count[2].CLK
clk => key_count[3].CLK
clk => key_count[4].CLK
clk => key_count[5].CLK
clk => key_count[6].CLK
clk => key_count[7].CLK
clk => key_count[8].CLK
clk => key_count[9].CLK
clk => key_count[10].CLK
clk => key_count[11].CLK
clk => key_count[12].CLK
clk => key_count[13].CLK
clk => key_count[14].CLK
clk => key_count[15].CLK
clk => key_count[16].CLK
clk => key_count[17].CLK
clk => key_count[18].CLK
clk => key_count[19].CLK
clk => key_count[20].CLK
clk => key_count[21].CLK
clk => key_count[22].CLK
clk => key_count[23].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
reset => key_count[0].ACLR
reset => key_count[1].ACLR
reset => key_count[2].ACLR
reset => key_count[3].ACLR
reset => key_count[4].ACLR
reset => key_count[5].ACLR
reset => key_count[6].ACLR
reset => key_count[7].ACLR
reset => key_count[8].ACLR
reset => key_count[9].ACLR
reset => key_count[10].ACLR
reset => key_count[11].ACLR
reset => key_count[12].ACLR
reset => key_count[13].ACLR
reset => key_count[14].ACLR
reset => key_count[15].ACLR
reset => key_count[16].ACLR
reset => key_count[17].ACLR
reset => key_count[18].ACLR
reset => key_count[19].ACLR
reset => key_count[20].PRESET
reset => key_count[21].ACLR
reset => key_count[22].ACLR
reset => key_count[23].ACLR
reset => state[0].PRESET
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].PRESET
reset => state[5].ACLR
reset => state[6].ACLR
start => Selector1.IN7
start => Selector3.IN9
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
dc_done => state.OUTPUTSELECT
dc_done => state.OUTPUTSELECT
dc_done => Selector2.IN5
dc_done => Selector3.IN2
dc_invalid => state.DATAA
dc_invalid => state.DATAA
sc_key[0] <= sc_key[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[1] <= sc_key[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[2] <= sc_key[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[3] <= sc_key[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[4] <= sc_key[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[5] <= sc_key[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[6] <= sc_key[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[7] <= sc_key[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[8] <= sc_key[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[9] <= sc_key[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[10] <= sc_key[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[11] <= sc_key[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[12] <= sc_key[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[13] <= sc_key[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[14] <= sc_key[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[15] <= sc_key[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[16] <= sc_key[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[17] <= sc_key[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[18] <= sc_key[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[19] <= sc_key[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[20] <= sc_key[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[21] <= sc_key[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[22] <= sc_key[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[23] <= sc_key[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_decrypt <= reset_decrypt~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_decrypt <= start_decrypt~reg0.DB_MAX_OUTPUT_PORT_TYPE
no_sol <= no_sol~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[1].dc1|select_working_mem_input:sgmi
clk => ~NO_FANOUT~
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_wren.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_wren.OUTPUTSELECT
l_address[0] => out_address.DATAB
l_address[1] => out_address.DATAB
l_address[2] => out_address.DATAB
l_address[3] => out_address.DATAB
l_address[4] => out_address.DATAB
l_address[5] => out_address.DATAB
l_address[6] => out_address.DATAB
l_address[7] => out_address.DATAB
l_data[0] => out_data.DATAB
l_data[1] => out_data.DATAB
l_data[2] => out_data.DATAB
l_data[3] => out_data.DATAB
l_data[4] => out_data.DATAB
l_data[5] => out_data.DATAB
l_data[6] => out_data.DATAB
l_data[7] => out_data.DATAB
l_wren => out_wren.DATAB
s_address[0] => out_address.DATAB
s_address[1] => out_address.DATAB
s_address[2] => out_address.DATAB
s_address[3] => out_address.DATAB
s_address[4] => out_address.DATAB
s_address[5] => out_address.DATAB
s_address[6] => out_address.DATAB
s_address[7] => out_address.DATAB
s_data[0] => out_data.DATAB
s_data[1] => out_data.DATAB
s_data[2] => out_data.DATAB
s_data[3] => out_data.DATAB
s_data[4] => out_data.DATAB
s_data[5] => out_data.DATAB
s_data[6] => out_data.DATAB
s_data[7] => out_data.DATAB
s_wren => out_wren.DATAB
dm_address[0] => out_address.DATAA
dm_address[1] => out_address.DATAA
dm_address[2] => out_address.DATAA
dm_address[3] => out_address.DATAA
dm_address[4] => out_address.DATAA
dm_address[5] => out_address.DATAA
dm_address[6] => out_address.DATAA
dm_address[7] => out_address.DATAA
dm_data[0] => out_data.DATAA
dm_data[1] => out_data.DATAA
dm_data[2] => out_data.DATAA
dm_data[3] => out_data.DATAA
dm_data[4] => out_data.DATAA
dm_data[5] => out_data.DATAA
dm_data[6] => out_data.DATAA
dm_data[7] => out_data.DATAA
dm_wren => out_wren.DATAA
out_address[0] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[1] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[2] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[3] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[4] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[5] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[6] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[7] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_wren[0] <= out_wren.DB_MAX_OUTPUT_PORT_TYPE
out_wren[1] <= <GND>
out_wren[2] <= <GND>
out_wren[3] <= <GND>
out_wren[4] <= <GND>
out_wren[5] <= <GND>
out_wren[6] <= <GND>
out_wren[7] <= <GND>


|ksa|decryption_core:decryp_core[1].dc1|s_memory:mem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ksa|decryption_core:decryp_core[1].dc1|s_memory:mem|altsyncram:altsyncram_component
wren_a => altsyncram_2d32:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2d32:auto_generated.data_a[0]
data_a[1] => altsyncram_2d32:auto_generated.data_a[1]
data_a[2] => altsyncram_2d32:auto_generated.data_a[2]
data_a[3] => altsyncram_2d32:auto_generated.data_a[3]
data_a[4] => altsyncram_2d32:auto_generated.data_a[4]
data_a[5] => altsyncram_2d32:auto_generated.data_a[5]
data_a[6] => altsyncram_2d32:auto_generated.data_a[6]
data_a[7] => altsyncram_2d32:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2d32:auto_generated.address_a[0]
address_a[1] => altsyncram_2d32:auto_generated.address_a[1]
address_a[2] => altsyncram_2d32:auto_generated.address_a[2]
address_a[3] => altsyncram_2d32:auto_generated.address_a[3]
address_a[4] => altsyncram_2d32:auto_generated.address_a[4]
address_a[5] => altsyncram_2d32:auto_generated.address_a[5]
address_a[6] => altsyncram_2d32:auto_generated.address_a[6]
address_a[7] => altsyncram_2d32:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2d32:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2d32:auto_generated.q_a[0]
q_a[1] <= altsyncram_2d32:auto_generated.q_a[1]
q_a[2] <= altsyncram_2d32:auto_generated.q_a[2]
q_a[3] <= altsyncram_2d32:auto_generated.q_a[3]
q_a[4] <= altsyncram_2d32:auto_generated.q_a[4]
q_a[5] <= altsyncram_2d32:auto_generated.q_a[5]
q_a[6] <= altsyncram_2d32:auto_generated.q_a[6]
q_a[7] <= altsyncram_2d32:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|decryption_core:decryp_core[1].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated
address_a[0] => altsyncram_dsp2:altsyncram1.address_a[0]
address_a[1] => altsyncram_dsp2:altsyncram1.address_a[1]
address_a[2] => altsyncram_dsp2:altsyncram1.address_a[2]
address_a[3] => altsyncram_dsp2:altsyncram1.address_a[3]
address_a[4] => altsyncram_dsp2:altsyncram1.address_a[4]
address_a[5] => altsyncram_dsp2:altsyncram1.address_a[5]
address_a[6] => altsyncram_dsp2:altsyncram1.address_a[6]
address_a[7] => altsyncram_dsp2:altsyncram1.address_a[7]
clock0 => altsyncram_dsp2:altsyncram1.clock0
data_a[0] => altsyncram_dsp2:altsyncram1.data_a[0]
data_a[1] => altsyncram_dsp2:altsyncram1.data_a[1]
data_a[2] => altsyncram_dsp2:altsyncram1.data_a[2]
data_a[3] => altsyncram_dsp2:altsyncram1.data_a[3]
data_a[4] => altsyncram_dsp2:altsyncram1.data_a[4]
data_a[5] => altsyncram_dsp2:altsyncram1.data_a[5]
data_a[6] => altsyncram_dsp2:altsyncram1.data_a[6]
data_a[7] => altsyncram_dsp2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_dsp2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_dsp2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_dsp2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_dsp2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_dsp2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_dsp2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_dsp2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_dsp2:altsyncram1.q_a[7]
wren_a => altsyncram_dsp2:altsyncram1.wren_a


|ksa|decryption_core:decryp_core[1].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|decryption_core:decryp_core[1].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|decryption_core:decryp_core[1].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|decryption_core:decryp_core[1].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ksa|decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component
wren_a => altsyncram_4492:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4492:auto_generated.data_a[0]
data_a[1] => altsyncram_4492:auto_generated.data_a[1]
data_a[2] => altsyncram_4492:auto_generated.data_a[2]
data_a[3] => altsyncram_4492:auto_generated.data_a[3]
data_a[4] => altsyncram_4492:auto_generated.data_a[4]
data_a[5] => altsyncram_4492:auto_generated.data_a[5]
data_a[6] => altsyncram_4492:auto_generated.data_a[6]
data_a[7] => altsyncram_4492:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4492:auto_generated.address_a[0]
address_a[1] => altsyncram_4492:auto_generated.address_a[1]
address_a[2] => altsyncram_4492:auto_generated.address_a[2]
address_a[3] => altsyncram_4492:auto_generated.address_a[3]
address_a[4] => altsyncram_4492:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4492:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4492:auto_generated.q_a[0]
q_a[1] <= altsyncram_4492:auto_generated.q_a[1]
q_a[2] <= altsyncram_4492:auto_generated.q_a[2]
q_a[3] <= altsyncram_4492:auto_generated.q_a[3]
q_a[4] <= altsyncram_4492:auto_generated.q_a[4]
q_a[5] <= altsyncram_4492:auto_generated.q_a[5]
q_a[6] <= altsyncram_4492:auto_generated.q_a[6]
q_a[7] <= altsyncram_4492:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated
address_a[0] => altsyncram_38v2:altsyncram1.address_a[0]
address_a[1] => altsyncram_38v2:altsyncram1.address_a[1]
address_a[2] => altsyncram_38v2:altsyncram1.address_a[2]
address_a[3] => altsyncram_38v2:altsyncram1.address_a[3]
address_a[4] => altsyncram_38v2:altsyncram1.address_a[4]
clock0 => altsyncram_38v2:altsyncram1.clock0
data_a[0] => altsyncram_38v2:altsyncram1.data_a[0]
data_a[1] => altsyncram_38v2:altsyncram1.data_a[1]
data_a[2] => altsyncram_38v2:altsyncram1.data_a[2]
data_a[3] => altsyncram_38v2:altsyncram1.data_a[3]
data_a[4] => altsyncram_38v2:altsyncram1.data_a[4]
data_a[5] => altsyncram_38v2:altsyncram1.data_a[5]
data_a[6] => altsyncram_38v2:altsyncram1.data_a[6]
data_a[7] => altsyncram_38v2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_38v2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_38v2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_38v2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_38v2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_38v2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_38v2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_38v2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_38v2:altsyncram1.q_a[7]
wren_a => altsyncram_38v2:altsyncram1.wren_a


|ksa|decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ksa|decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component
wren_a => altsyncram_ck32:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ck32:auto_generated.data_a[0]
data_a[1] => altsyncram_ck32:auto_generated.data_a[1]
data_a[2] => altsyncram_ck32:auto_generated.data_a[2]
data_a[3] => altsyncram_ck32:auto_generated.data_a[3]
data_a[4] => altsyncram_ck32:auto_generated.data_a[4]
data_a[5] => altsyncram_ck32:auto_generated.data_a[5]
data_a[6] => altsyncram_ck32:auto_generated.data_a[6]
data_a[7] => altsyncram_ck32:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ck32:auto_generated.address_a[0]
address_a[1] => altsyncram_ck32:auto_generated.address_a[1]
address_a[2] => altsyncram_ck32:auto_generated.address_a[2]
address_a[3] => altsyncram_ck32:auto_generated.address_a[3]
address_a[4] => altsyncram_ck32:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ck32:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ck32:auto_generated.q_a[0]
q_a[1] <= altsyncram_ck32:auto_generated.q_a[1]
q_a[2] <= altsyncram_ck32:auto_generated.q_a[2]
q_a[3] <= altsyncram_ck32:auto_generated.q_a[3]
q_a[4] <= altsyncram_ck32:auto_generated.q_a[4]
q_a[5] <= altsyncram_ck32:auto_generated.q_a[5]
q_a[6] <= altsyncram_ck32:auto_generated.q_a[6]
q_a[7] <= altsyncram_ck32:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated
address_a[0] => altsyncram_nop2:altsyncram1.address_a[0]
address_a[1] => altsyncram_nop2:altsyncram1.address_a[1]
address_a[2] => altsyncram_nop2:altsyncram1.address_a[2]
address_a[3] => altsyncram_nop2:altsyncram1.address_a[3]
address_a[4] => altsyncram_nop2:altsyncram1.address_a[4]
clock0 => altsyncram_nop2:altsyncram1.clock0
data_a[0] => altsyncram_nop2:altsyncram1.data_a[0]
data_a[1] => altsyncram_nop2:altsyncram1.data_a[1]
data_a[2] => altsyncram_nop2:altsyncram1.data_a[2]
data_a[3] => altsyncram_nop2:altsyncram1.data_a[3]
data_a[4] => altsyncram_nop2:altsyncram1.data_a[4]
data_a[5] => altsyncram_nop2:altsyncram1.data_a[5]
data_a[6] => altsyncram_nop2:altsyncram1.data_a[6]
data_a[7] => altsyncram_nop2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_nop2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_nop2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_nop2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_nop2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_nop2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_nop2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_nop2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_nop2:altsyncram1.q_a[7]
wren_a => altsyncram_nop2:altsyncram1.wren_a


|ksa|decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[1].dc1|SevenSegmentDisplayDecoder:hexDisplay0
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[1].dc1|SevenSegmentDisplayDecoder:hexDisplay1
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[1].dc1|SevenSegmentDisplayDecoder:hexDisplay2
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[1].dc1|SevenSegmentDisplayDecoder:hexDisplay3
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[1].dc1|SevenSegmentDisplayDecoder:hexDisplay4
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[1].dc1|SevenSegmentDisplayDecoder:hexDisplay5
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[2].dc1
clk => clk.IN8
reset => ~NO_FANOUT~
stop => stop.IN1
reset_key_cycle => reset_key_cycle.IN1
done <= decryption_done.DB_MAX_OUTPUT_PORT_TYPE
invalid <= rc4_key_cycle:rc4.no_sol
hex_0_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_1_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_2_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_3_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_4_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_5_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut


|ksa|decryption_core:decryp_core[2].dc1|load_mem:l_mem
clk => l_data[0]~reg0.CLK
clk => l_data[1]~reg0.CLK
clk => l_data[2]~reg0.CLK
clk => l_data[3]~reg0.CLK
clk => l_data[4]~reg0.CLK
clk => l_data[5]~reg0.CLK
clk => l_data[6]~reg0.CLK
clk => l_data[7]~reg0.CLK
clk => l_address[0]~reg0.CLK
clk => l_address[1]~reg0.CLK
clk => l_address[2]~reg0.CLK
clk => l_address[3]~reg0.CLK
clk => l_address[4]~reg0.CLK
clk => l_address[5]~reg0.CLK
clk => l_address[6]~reg0.CLK
clk => l_address[7]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => state[0].ACLR
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => l_data[0]~reg0.ENA
reset => l_address[7]~reg0.ENA
reset => l_address[6]~reg0.ENA
reset => l_address[5]~reg0.ENA
reset => l_address[4]~reg0.ENA
reset => l_address[3]~reg0.ENA
reset => l_address[2]~reg0.ENA
reset => l_address[1]~reg0.ENA
reset => l_address[0]~reg0.ENA
reset => l_data[7]~reg0.ENA
reset => l_data[6]~reg0.ENA
reset => l_data[5]~reg0.ENA
reset => l_data[4]~reg0.ENA
reset => l_data[3]~reg0.ENA
reset => l_data[2]~reg0.ENA
reset => l_data[1]~reg0.ENA
start => Mux2.IN31
l_address[0] <= l_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[1] <= l_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[2] <= l_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[3] <= l_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[4] <= l_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[5] <= l_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[6] <= l_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[7] <= l_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_wren <= state[3].DB_MAX_OUTPUT_PORT_TYPE
l_data[0] <= l_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[1] <= l_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[2] <= l_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[3] <= l_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[4] <= l_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[5] <= l_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[6] <= l_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[7] <= l_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_done <= state[4].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[2].dc1|shuffle_mem:s_mem
clk => s_wren~reg0.CLK
clk => sec_data[0].CLK
clk => sec_data[1].CLK
clk => sec_data[2].CLK
clk => sec_data[3].CLK
clk => sec_data[4].CLK
clk => sec_data[5].CLK
clk => sec_data[6].CLK
clk => sec_data[7].CLK
clk => s_data[0]~reg0.CLK
clk => s_data[1]~reg0.CLK
clk => s_data[2]~reg0.CLK
clk => s_data[3]~reg0.CLK
clk => s_data[4]~reg0.CLK
clk => s_data[5]~reg0.CLK
clk => s_data[6]~reg0.CLK
clk => s_data[7]~reg0.CLK
clk => s_address[0]~reg0.CLK
clk => s_address[1]~reg0.CLK
clk => s_address[2]~reg0.CLK
clk => s_address[3]~reg0.CLK
clk => s_address[4]~reg0.CLK
clk => s_address[5]~reg0.CLK
clk => s_address[6]~reg0.CLK
clk => s_address[7]~reg0.CLK
clk => i_mod_key_len[0].CLK
clk => i_mod_key_len[1].CLK
clk => mem_data_j[0].CLK
clk => mem_data_j[1].CLK
clk => mem_data_j[2].CLK
clk => mem_data_j[3].CLK
clk => mem_data_j[4].CLK
clk => mem_data_j[5].CLK
clk => mem_data_j[6].CLK
clk => mem_data_j[7].CLK
clk => mem_data_i[0].CLK
clk => mem_data_i[1].CLK
clk => mem_data_i[2].CLK
clk => mem_data_i[3].CLK
clk => mem_data_i[4].CLK
clk => mem_data_i[5].CLK
clk => mem_data_i[6].CLK
clk => mem_data_i[7].CLK
clk => j[0].CLK
clk => j[1].CLK
clk => j[2].CLK
clk => j[3].CLK
clk => j[4].CLK
clk => j[5].CLK
clk => j[6].CLK
clk => j[7].CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
start => Selector2.IN7
secret_key[0] => Mux7.IN3
secret_key[1] => Mux6.IN3
secret_key[2] => Mux5.IN3
secret_key[3] => Mux4.IN3
secret_key[4] => Mux3.IN3
secret_key[5] => Mux2.IN3
secret_key[6] => Mux1.IN3
secret_key[7] => Mux0.IN3
secret_key[8] => Mux7.IN2
secret_key[9] => Mux6.IN2
secret_key[10] => Mux5.IN2
secret_key[11] => Mux4.IN2
secret_key[12] => Mux3.IN2
secret_key[13] => Mux2.IN2
secret_key[14] => Mux1.IN2
secret_key[15] => Mux0.IN2
secret_key[16] => Mux7.IN1
secret_key[17] => Mux6.IN1
secret_key[18] => Mux5.IN1
secret_key[19] => Mux4.IN1
secret_key[20] => Mux3.IN1
secret_key[21] => Mux2.IN1
secret_key[22] => Mux1.IN1
secret_key[23] => Mux0.IN1
reset => i_mod_key_len[0].ACLR
reset => i_mod_key_len[1].ACLR
reset => mem_data_j[0].ACLR
reset => mem_data_j[1].ACLR
reset => mem_data_j[2].ACLR
reset => mem_data_j[3].ACLR
reset => mem_data_j[4].ACLR
reset => mem_data_j[5].ACLR
reset => mem_data_j[6].ACLR
reset => mem_data_j[7].ACLR
reset => mem_data_i[0].ACLR
reset => mem_data_i[1].ACLR
reset => mem_data_i[2].ACLR
reset => mem_data_i[3].ACLR
reset => mem_data_i[4].ACLR
reset => mem_data_i[5].ACLR
reset => mem_data_i[6].ACLR
reset => mem_data_i[7].ACLR
reset => j[0].ACLR
reset => j[1].ACLR
reset => j[2].ACLR
reset => j[3].ACLR
reset => j[4].ACLR
reset => j[5].ACLR
reset => j[6].ACLR
reset => j[7].ACLR
reset => i[0].ACLR
reset => i[1].ACLR
reset => i[2].ACLR
reset => i[3].ACLR
reset => i[4].ACLR
reset => i[5].ACLR
reset => i[6].ACLR
reset => i[7].ACLR
reset => state[0].ACLR
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].ACLR
reset => state[6].ACLR
reset => s_address[7]~reg0.ENA
reset => s_address[6]~reg0.ENA
reset => s_address[5]~reg0.ENA
reset => s_address[4]~reg0.ENA
reset => s_address[3]~reg0.ENA
reset => s_address[2]~reg0.ENA
reset => s_address[1]~reg0.ENA
reset => s_address[0]~reg0.ENA
reset => s_data[7]~reg0.ENA
reset => s_data[6]~reg0.ENA
reset => s_data[5]~reg0.ENA
reset => s_data[4]~reg0.ENA
reset => s_data[3]~reg0.ENA
reset => s_data[2]~reg0.ENA
reset => s_data[1]~reg0.ENA
reset => s_data[0]~reg0.ENA
reset => sec_data[7].ENA
reset => sec_data[6].ENA
reset => sec_data[5].ENA
reset => sec_data[4].ENA
reset => sec_data[3].ENA
reset => sec_data[2].ENA
reset => sec_data[1].ENA
reset => sec_data[0].ENA
s_done <= state[6].DB_MAX_OUTPUT_PORT_TYPE
s_q[0] => mem_data_i[0].DATAIN
s_q[0] => mem_data_j[0].DATAIN
s_q[1] => mem_data_i[1].DATAIN
s_q[1] => mem_data_j[1].DATAIN
s_q[2] => mem_data_i[2].DATAIN
s_q[2] => mem_data_j[2].DATAIN
s_q[3] => mem_data_i[3].DATAIN
s_q[3] => mem_data_j[3].DATAIN
s_q[4] => mem_data_i[4].DATAIN
s_q[4] => mem_data_j[4].DATAIN
s_q[5] => mem_data_i[5].DATAIN
s_q[5] => mem_data_j[5].DATAIN
s_q[6] => mem_data_i[6].DATAIN
s_q[6] => mem_data_j[6].DATAIN
s_q[7] => mem_data_i[7].DATAIN
s_q[7] => mem_data_j[7].DATAIN
s_address[0] <= s_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[1] <= s_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[2] <= s_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[3] <= s_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[4] <= s_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[5] <= s_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[6] <= s_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[7] <= s_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[0] <= s_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[1] <= s_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[2] <= s_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[3] <= s_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[4] <= s_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[5] <= s_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[6] <= s_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[7] <= s_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_wren <= s_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[2].dc1|decrypt_msg:dc_msg
clk => dm_dc_wren~reg0.CLK
clk => dm_w_wren~reg0.CLK
clk => mem_data_i[0].CLK
clk => mem_data_i[1].CLK
clk => mem_data_i[2].CLK
clk => mem_data_i[3].CLK
clk => mem_data_i[4].CLK
clk => mem_data_i[5].CLK
clk => mem_data_i[6].CLK
clk => mem_data_i[7].CLK
clk => mem_data_j[0].CLK
clk => mem_data_j[1].CLK
clk => mem_data_j[2].CLK
clk => mem_data_j[3].CLK
clk => mem_data_j[4].CLK
clk => mem_data_j[5].CLK
clk => mem_data_j[6].CLK
clk => mem_data_j[7].CLK
clk => xor_data[0].CLK
clk => xor_data[1].CLK
clk => xor_data[2].CLK
clk => xor_data[3].CLK
clk => xor_data[4].CLK
clk => xor_data[5].CLK
clk => xor_data[6].CLK
clk => xor_data[7].CLK
clk => dm_dc_data[0]~reg0.CLK
clk => dm_dc_data[1]~reg0.CLK
clk => dm_dc_data[2]~reg0.CLK
clk => dm_dc_data[3]~reg0.CLK
clk => dm_dc_data[4]~reg0.CLK
clk => dm_dc_data[5]~reg0.CLK
clk => dm_dc_data[6]~reg0.CLK
clk => dm_dc_data[7]~reg0.CLK
clk => dm_w_data[0]~reg0.CLK
clk => dm_w_data[1]~reg0.CLK
clk => dm_w_data[2]~reg0.CLK
clk => dm_w_data[3]~reg0.CLK
clk => dm_w_data[4]~reg0.CLK
clk => dm_w_data[5]~reg0.CLK
clk => dm_w_data[6]~reg0.CLK
clk => dm_w_data[7]~reg0.CLK
clk => dm_en_r_address[0]~reg0.CLK
clk => dm_en_r_address[1]~reg0.CLK
clk => dm_en_r_address[2]~reg0.CLK
clk => dm_en_r_address[3]~reg0.CLK
clk => dm_en_r_address[4]~reg0.CLK
clk => dm_en_r_address[5]~reg0.CLK
clk => dm_en_r_address[6]~reg0.CLK
clk => dm_en_r_address[7]~reg0.CLK
clk => dm_dc_address[0]~reg0.CLK
clk => dm_dc_address[1]~reg0.CLK
clk => dm_dc_address[2]~reg0.CLK
clk => dm_dc_address[3]~reg0.CLK
clk => dm_dc_address[4]~reg0.CLK
clk => dm_dc_address[5]~reg0.CLK
clk => dm_dc_address[6]~reg0.CLK
clk => dm_dc_address[7]~reg0.CLK
clk => dm_w_address[0]~reg0.CLK
clk => dm_w_address[1]~reg0.CLK
clk => dm_w_address[2]~reg0.CLK
clk => dm_w_address[3]~reg0.CLK
clk => dm_w_address[4]~reg0.CLK
clk => dm_w_address[5]~reg0.CLK
clk => dm_w_address[6]~reg0.CLK
clk => dm_w_address[7]~reg0.CLK
clk => j[0].CLK
clk => j[1].CLK
clk => j[2].CLK
clk => j[3].CLK
clk => j[4].CLK
clk => j[5].CLK
clk => j[6].CLK
clk => j[7].CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => k[0].CLK
clk => k[1].CLK
clk => k[2].CLK
clk => k[3].CLK
clk => k[4].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
reset => j[0].ACLR
reset => j[1].ACLR
reset => j[2].ACLR
reset => j[3].ACLR
reset => j[4].ACLR
reset => j[5].ACLR
reset => j[6].ACLR
reset => j[7].ACLR
reset => i[0].ACLR
reset => i[1].ACLR
reset => i[2].ACLR
reset => i[3].ACLR
reset => i[4].ACLR
reset => i[5].ACLR
reset => i[6].ACLR
reset => i[7].ACLR
reset => k[0].ACLR
reset => k[1].ACLR
reset => k[2].ACLR
reset => k[3].ACLR
reset => k[4].ACLR
reset => state[0].PRESET
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].ACLR
reset => state[6].ACLR
reset => state[7].ACLR
reset => state[8].ACLR
reset => dm_w_address[7]~reg0.ENA
reset => dm_w_address[6]~reg0.ENA
reset => dm_w_address[5]~reg0.ENA
reset => dm_w_address[4]~reg0.ENA
reset => dm_w_address[3]~reg0.ENA
reset => dm_w_address[2]~reg0.ENA
reset => dm_w_address[1]~reg0.ENA
reset => dm_w_address[0]~reg0.ENA
reset => dm_dc_address[7]~reg0.ENA
reset => dm_dc_address[6]~reg0.ENA
reset => dm_dc_address[5]~reg0.ENA
reset => dm_dc_address[4]~reg0.ENA
reset => dm_dc_address[3]~reg0.ENA
reset => dm_dc_address[2]~reg0.ENA
reset => dm_dc_address[1]~reg0.ENA
reset => dm_dc_address[0]~reg0.ENA
reset => dm_en_r_address[7]~reg0.ENA
reset => dm_en_r_address[6]~reg0.ENA
reset => dm_en_r_address[5]~reg0.ENA
reset => dm_en_r_address[4]~reg0.ENA
reset => dm_en_r_address[3]~reg0.ENA
reset => dm_en_r_address[2]~reg0.ENA
reset => dm_en_r_address[1]~reg0.ENA
reset => dm_en_r_address[0]~reg0.ENA
reset => dm_w_data[7]~reg0.ENA
reset => dm_w_data[6]~reg0.ENA
reset => dm_w_data[5]~reg0.ENA
reset => dm_w_data[4]~reg0.ENA
reset => dm_w_data[3]~reg0.ENA
reset => dm_w_data[2]~reg0.ENA
reset => dm_w_data[1]~reg0.ENA
reset => dm_w_data[0]~reg0.ENA
reset => dm_dc_data[7]~reg0.ENA
reset => dm_dc_data[6]~reg0.ENA
reset => dm_dc_data[5]~reg0.ENA
reset => dm_dc_data[4]~reg0.ENA
reset => dm_dc_data[3]~reg0.ENA
reset => dm_dc_data[2]~reg0.ENA
reset => dm_dc_data[1]~reg0.ENA
reset => dm_dc_data[0]~reg0.ENA
reset => xor_data[7].ENA
reset => xor_data[6].ENA
reset => xor_data[5].ENA
reset => xor_data[4].ENA
reset => xor_data[3].ENA
reset => xor_data[2].ENA
reset => xor_data[1].ENA
reset => xor_data[0].ENA
reset => mem_data_j[7].ENA
reset => mem_data_j[6].ENA
reset => mem_data_j[5].ENA
reset => mem_data_j[4].ENA
reset => mem_data_j[3].ENA
reset => mem_data_j[2].ENA
reset => mem_data_j[1].ENA
reset => mem_data_j[0].ENA
reset => mem_data_i[7].ENA
reset => mem_data_i[6].ENA
reset => mem_data_i[5].ENA
reset => mem_data_i[4].ENA
reset => mem_data_i[3].ENA
reset => mem_data_i[2].ENA
reset => mem_data_i[1].ENA
reset => mem_data_i[0].ENA
start => Selector4.IN5
start => Selector5.IN2
dm_done <= state[7].DB_MAX_OUTPUT_PORT_TYPE
dm_invalid <= state[8].DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[0] <= dm_w_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[1] <= dm_w_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[2] <= dm_w_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[3] <= dm_w_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[4] <= dm_w_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[5] <= dm_w_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[6] <= dm_w_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[7] <= dm_w_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[0] <= dm_w_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[1] <= dm_w_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[2] <= dm_w_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[3] <= dm_w_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[4] <= dm_w_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[5] <= dm_w_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[6] <= dm_w_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[7] <= dm_w_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_wren <= dm_w_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_q[0] => xor_data.IN0
dm_w_q[0] => mem_data_j.DATAB
dm_w_q[0] => mem_data_i.DATAB
dm_w_q[1] => xor_data.IN0
dm_w_q[1] => mem_data_j.DATAB
dm_w_q[1] => mem_data_i.DATAB
dm_w_q[2] => xor_data.IN0
dm_w_q[2] => mem_data_j.DATAB
dm_w_q[2] => mem_data_i.DATAB
dm_w_q[3] => xor_data.IN0
dm_w_q[3] => mem_data_j.DATAB
dm_w_q[3] => mem_data_i.DATAB
dm_w_q[4] => xor_data.IN0
dm_w_q[4] => mem_data_j.DATAB
dm_w_q[4] => mem_data_i.DATAB
dm_w_q[5] => xor_data.IN0
dm_w_q[5] => mem_data_j.DATAB
dm_w_q[5] => mem_data_i.DATAB
dm_w_q[6] => xor_data.IN0
dm_w_q[6] => mem_data_j.DATAB
dm_w_q[6] => mem_data_i.DATAB
dm_w_q[7] => xor_data.IN0
dm_w_q[7] => mem_data_j.DATAB
dm_w_q[7] => mem_data_i.DATAB
dm_en_r_address[0] <= dm_en_r_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[1] <= dm_en_r_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[2] <= dm_en_r_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[3] <= dm_en_r_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[4] <= dm_en_r_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[5] <= dm_en_r_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[6] <= dm_en_r_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[7] <= dm_en_r_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_q[0] => xor_data.IN1
dm_en_r_q[1] => xor_data.IN1
dm_en_r_q[2] => xor_data.IN1
dm_en_r_q[3] => xor_data.IN1
dm_en_r_q[4] => xor_data.IN1
dm_en_r_q[5] => xor_data.IN1
dm_en_r_q[6] => xor_data.IN1
dm_en_r_q[7] => xor_data.IN1
dm_dc_address[0] <= dm_dc_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[1] <= dm_dc_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[2] <= dm_dc_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[3] <= dm_dc_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[4] <= dm_dc_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[5] <= dm_dc_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[6] <= dm_dc_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[7] <= dm_dc_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[0] <= dm_dc_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[1] <= dm_dc_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[2] <= dm_dc_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[3] <= dm_dc_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[4] <= dm_dc_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[5] <= dm_dc_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[6] <= dm_dc_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[7] <= dm_dc_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_wren <= dm_dc_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[2].dc1|rc4_key_cycle:rc4
clk => no_sol~reg0.CLK
clk => start_decrypt~reg0.CLK
clk => reset_decrypt~reg0.CLK
clk => sc_key[0]~reg0.CLK
clk => sc_key[1]~reg0.CLK
clk => sc_key[2]~reg0.CLK
clk => sc_key[3]~reg0.CLK
clk => sc_key[4]~reg0.CLK
clk => sc_key[5]~reg0.CLK
clk => sc_key[6]~reg0.CLK
clk => sc_key[7]~reg0.CLK
clk => sc_key[8]~reg0.CLK
clk => sc_key[9]~reg0.CLK
clk => sc_key[10]~reg0.CLK
clk => sc_key[11]~reg0.CLK
clk => sc_key[12]~reg0.CLK
clk => sc_key[13]~reg0.CLK
clk => sc_key[14]~reg0.CLK
clk => sc_key[15]~reg0.CLK
clk => sc_key[16]~reg0.CLK
clk => sc_key[17]~reg0.CLK
clk => sc_key[18]~reg0.CLK
clk => sc_key[19]~reg0.CLK
clk => sc_key[20]~reg0.CLK
clk => sc_key[21]~reg0.CLK
clk => sc_key[22]~reg0.CLK
clk => sc_key[23]~reg0.CLK
clk => key_count[0].CLK
clk => key_count[1].CLK
clk => key_count[2].CLK
clk => key_count[3].CLK
clk => key_count[4].CLK
clk => key_count[5].CLK
clk => key_count[6].CLK
clk => key_count[7].CLK
clk => key_count[8].CLK
clk => key_count[9].CLK
clk => key_count[10].CLK
clk => key_count[11].CLK
clk => key_count[12].CLK
clk => key_count[13].CLK
clk => key_count[14].CLK
clk => key_count[15].CLK
clk => key_count[16].CLK
clk => key_count[17].CLK
clk => key_count[18].CLK
clk => key_count[19].CLK
clk => key_count[20].CLK
clk => key_count[21].CLK
clk => key_count[22].CLK
clk => key_count[23].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
reset => key_count[0].ACLR
reset => key_count[1].ACLR
reset => key_count[2].ACLR
reset => key_count[3].ACLR
reset => key_count[4].ACLR
reset => key_count[5].ACLR
reset => key_count[6].ACLR
reset => key_count[7].ACLR
reset => key_count[8].ACLR
reset => key_count[9].ACLR
reset => key_count[10].ACLR
reset => key_count[11].ACLR
reset => key_count[12].ACLR
reset => key_count[13].ACLR
reset => key_count[14].ACLR
reset => key_count[15].ACLR
reset => key_count[16].ACLR
reset => key_count[17].ACLR
reset => key_count[18].ACLR
reset => key_count[19].ACLR
reset => key_count[20].ACLR
reset => key_count[21].PRESET
reset => key_count[22].ACLR
reset => key_count[23].ACLR
reset => state[0].PRESET
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].PRESET
reset => state[5].ACLR
reset => state[6].ACLR
start => Selector1.IN7
start => Selector3.IN9
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
dc_done => state.OUTPUTSELECT
dc_done => state.OUTPUTSELECT
dc_done => Selector2.IN5
dc_done => Selector3.IN2
dc_invalid => state.DATAA
dc_invalid => state.DATAA
sc_key[0] <= sc_key[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[1] <= sc_key[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[2] <= sc_key[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[3] <= sc_key[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[4] <= sc_key[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[5] <= sc_key[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[6] <= sc_key[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[7] <= sc_key[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[8] <= sc_key[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[9] <= sc_key[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[10] <= sc_key[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[11] <= sc_key[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[12] <= sc_key[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[13] <= sc_key[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[14] <= sc_key[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[15] <= sc_key[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[16] <= sc_key[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[17] <= sc_key[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[18] <= sc_key[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[19] <= sc_key[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[20] <= sc_key[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[21] <= sc_key[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[22] <= sc_key[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[23] <= sc_key[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_decrypt <= reset_decrypt~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_decrypt <= start_decrypt~reg0.DB_MAX_OUTPUT_PORT_TYPE
no_sol <= no_sol~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[2].dc1|select_working_mem_input:sgmi
clk => ~NO_FANOUT~
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_wren.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_wren.OUTPUTSELECT
l_address[0] => out_address.DATAB
l_address[1] => out_address.DATAB
l_address[2] => out_address.DATAB
l_address[3] => out_address.DATAB
l_address[4] => out_address.DATAB
l_address[5] => out_address.DATAB
l_address[6] => out_address.DATAB
l_address[7] => out_address.DATAB
l_data[0] => out_data.DATAB
l_data[1] => out_data.DATAB
l_data[2] => out_data.DATAB
l_data[3] => out_data.DATAB
l_data[4] => out_data.DATAB
l_data[5] => out_data.DATAB
l_data[6] => out_data.DATAB
l_data[7] => out_data.DATAB
l_wren => out_wren.DATAB
s_address[0] => out_address.DATAB
s_address[1] => out_address.DATAB
s_address[2] => out_address.DATAB
s_address[3] => out_address.DATAB
s_address[4] => out_address.DATAB
s_address[5] => out_address.DATAB
s_address[6] => out_address.DATAB
s_address[7] => out_address.DATAB
s_data[0] => out_data.DATAB
s_data[1] => out_data.DATAB
s_data[2] => out_data.DATAB
s_data[3] => out_data.DATAB
s_data[4] => out_data.DATAB
s_data[5] => out_data.DATAB
s_data[6] => out_data.DATAB
s_data[7] => out_data.DATAB
s_wren => out_wren.DATAB
dm_address[0] => out_address.DATAA
dm_address[1] => out_address.DATAA
dm_address[2] => out_address.DATAA
dm_address[3] => out_address.DATAA
dm_address[4] => out_address.DATAA
dm_address[5] => out_address.DATAA
dm_address[6] => out_address.DATAA
dm_address[7] => out_address.DATAA
dm_data[0] => out_data.DATAA
dm_data[1] => out_data.DATAA
dm_data[2] => out_data.DATAA
dm_data[3] => out_data.DATAA
dm_data[4] => out_data.DATAA
dm_data[5] => out_data.DATAA
dm_data[6] => out_data.DATAA
dm_data[7] => out_data.DATAA
dm_wren => out_wren.DATAA
out_address[0] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[1] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[2] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[3] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[4] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[5] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[6] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[7] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_wren[0] <= out_wren.DB_MAX_OUTPUT_PORT_TYPE
out_wren[1] <= <GND>
out_wren[2] <= <GND>
out_wren[3] <= <GND>
out_wren[4] <= <GND>
out_wren[5] <= <GND>
out_wren[6] <= <GND>
out_wren[7] <= <GND>


|ksa|decryption_core:decryp_core[2].dc1|s_memory:mem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ksa|decryption_core:decryp_core[2].dc1|s_memory:mem|altsyncram:altsyncram_component
wren_a => altsyncram_2d32:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2d32:auto_generated.data_a[0]
data_a[1] => altsyncram_2d32:auto_generated.data_a[1]
data_a[2] => altsyncram_2d32:auto_generated.data_a[2]
data_a[3] => altsyncram_2d32:auto_generated.data_a[3]
data_a[4] => altsyncram_2d32:auto_generated.data_a[4]
data_a[5] => altsyncram_2d32:auto_generated.data_a[5]
data_a[6] => altsyncram_2d32:auto_generated.data_a[6]
data_a[7] => altsyncram_2d32:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2d32:auto_generated.address_a[0]
address_a[1] => altsyncram_2d32:auto_generated.address_a[1]
address_a[2] => altsyncram_2d32:auto_generated.address_a[2]
address_a[3] => altsyncram_2d32:auto_generated.address_a[3]
address_a[4] => altsyncram_2d32:auto_generated.address_a[4]
address_a[5] => altsyncram_2d32:auto_generated.address_a[5]
address_a[6] => altsyncram_2d32:auto_generated.address_a[6]
address_a[7] => altsyncram_2d32:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2d32:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2d32:auto_generated.q_a[0]
q_a[1] <= altsyncram_2d32:auto_generated.q_a[1]
q_a[2] <= altsyncram_2d32:auto_generated.q_a[2]
q_a[3] <= altsyncram_2d32:auto_generated.q_a[3]
q_a[4] <= altsyncram_2d32:auto_generated.q_a[4]
q_a[5] <= altsyncram_2d32:auto_generated.q_a[5]
q_a[6] <= altsyncram_2d32:auto_generated.q_a[6]
q_a[7] <= altsyncram_2d32:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|decryption_core:decryp_core[2].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated
address_a[0] => altsyncram_dsp2:altsyncram1.address_a[0]
address_a[1] => altsyncram_dsp2:altsyncram1.address_a[1]
address_a[2] => altsyncram_dsp2:altsyncram1.address_a[2]
address_a[3] => altsyncram_dsp2:altsyncram1.address_a[3]
address_a[4] => altsyncram_dsp2:altsyncram1.address_a[4]
address_a[5] => altsyncram_dsp2:altsyncram1.address_a[5]
address_a[6] => altsyncram_dsp2:altsyncram1.address_a[6]
address_a[7] => altsyncram_dsp2:altsyncram1.address_a[7]
clock0 => altsyncram_dsp2:altsyncram1.clock0
data_a[0] => altsyncram_dsp2:altsyncram1.data_a[0]
data_a[1] => altsyncram_dsp2:altsyncram1.data_a[1]
data_a[2] => altsyncram_dsp2:altsyncram1.data_a[2]
data_a[3] => altsyncram_dsp2:altsyncram1.data_a[3]
data_a[4] => altsyncram_dsp2:altsyncram1.data_a[4]
data_a[5] => altsyncram_dsp2:altsyncram1.data_a[5]
data_a[6] => altsyncram_dsp2:altsyncram1.data_a[6]
data_a[7] => altsyncram_dsp2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_dsp2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_dsp2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_dsp2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_dsp2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_dsp2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_dsp2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_dsp2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_dsp2:altsyncram1.q_a[7]
wren_a => altsyncram_dsp2:altsyncram1.wren_a


|ksa|decryption_core:decryp_core[2].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|decryption_core:decryp_core[2].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|decryption_core:decryp_core[2].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|decryption_core:decryp_core[2].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ksa|decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component
wren_a => altsyncram_4492:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4492:auto_generated.data_a[0]
data_a[1] => altsyncram_4492:auto_generated.data_a[1]
data_a[2] => altsyncram_4492:auto_generated.data_a[2]
data_a[3] => altsyncram_4492:auto_generated.data_a[3]
data_a[4] => altsyncram_4492:auto_generated.data_a[4]
data_a[5] => altsyncram_4492:auto_generated.data_a[5]
data_a[6] => altsyncram_4492:auto_generated.data_a[6]
data_a[7] => altsyncram_4492:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4492:auto_generated.address_a[0]
address_a[1] => altsyncram_4492:auto_generated.address_a[1]
address_a[2] => altsyncram_4492:auto_generated.address_a[2]
address_a[3] => altsyncram_4492:auto_generated.address_a[3]
address_a[4] => altsyncram_4492:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4492:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4492:auto_generated.q_a[0]
q_a[1] <= altsyncram_4492:auto_generated.q_a[1]
q_a[2] <= altsyncram_4492:auto_generated.q_a[2]
q_a[3] <= altsyncram_4492:auto_generated.q_a[3]
q_a[4] <= altsyncram_4492:auto_generated.q_a[4]
q_a[5] <= altsyncram_4492:auto_generated.q_a[5]
q_a[6] <= altsyncram_4492:auto_generated.q_a[6]
q_a[7] <= altsyncram_4492:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated
address_a[0] => altsyncram_38v2:altsyncram1.address_a[0]
address_a[1] => altsyncram_38v2:altsyncram1.address_a[1]
address_a[2] => altsyncram_38v2:altsyncram1.address_a[2]
address_a[3] => altsyncram_38v2:altsyncram1.address_a[3]
address_a[4] => altsyncram_38v2:altsyncram1.address_a[4]
clock0 => altsyncram_38v2:altsyncram1.clock0
data_a[0] => altsyncram_38v2:altsyncram1.data_a[0]
data_a[1] => altsyncram_38v2:altsyncram1.data_a[1]
data_a[2] => altsyncram_38v2:altsyncram1.data_a[2]
data_a[3] => altsyncram_38v2:altsyncram1.data_a[3]
data_a[4] => altsyncram_38v2:altsyncram1.data_a[4]
data_a[5] => altsyncram_38v2:altsyncram1.data_a[5]
data_a[6] => altsyncram_38v2:altsyncram1.data_a[6]
data_a[7] => altsyncram_38v2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_38v2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_38v2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_38v2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_38v2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_38v2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_38v2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_38v2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_38v2:altsyncram1.q_a[7]
wren_a => altsyncram_38v2:altsyncram1.wren_a


|ksa|decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ksa|decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component
wren_a => altsyncram_ck32:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ck32:auto_generated.data_a[0]
data_a[1] => altsyncram_ck32:auto_generated.data_a[1]
data_a[2] => altsyncram_ck32:auto_generated.data_a[2]
data_a[3] => altsyncram_ck32:auto_generated.data_a[3]
data_a[4] => altsyncram_ck32:auto_generated.data_a[4]
data_a[5] => altsyncram_ck32:auto_generated.data_a[5]
data_a[6] => altsyncram_ck32:auto_generated.data_a[6]
data_a[7] => altsyncram_ck32:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ck32:auto_generated.address_a[0]
address_a[1] => altsyncram_ck32:auto_generated.address_a[1]
address_a[2] => altsyncram_ck32:auto_generated.address_a[2]
address_a[3] => altsyncram_ck32:auto_generated.address_a[3]
address_a[4] => altsyncram_ck32:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ck32:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ck32:auto_generated.q_a[0]
q_a[1] <= altsyncram_ck32:auto_generated.q_a[1]
q_a[2] <= altsyncram_ck32:auto_generated.q_a[2]
q_a[3] <= altsyncram_ck32:auto_generated.q_a[3]
q_a[4] <= altsyncram_ck32:auto_generated.q_a[4]
q_a[5] <= altsyncram_ck32:auto_generated.q_a[5]
q_a[6] <= altsyncram_ck32:auto_generated.q_a[6]
q_a[7] <= altsyncram_ck32:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated
address_a[0] => altsyncram_nop2:altsyncram1.address_a[0]
address_a[1] => altsyncram_nop2:altsyncram1.address_a[1]
address_a[2] => altsyncram_nop2:altsyncram1.address_a[2]
address_a[3] => altsyncram_nop2:altsyncram1.address_a[3]
address_a[4] => altsyncram_nop2:altsyncram1.address_a[4]
clock0 => altsyncram_nop2:altsyncram1.clock0
data_a[0] => altsyncram_nop2:altsyncram1.data_a[0]
data_a[1] => altsyncram_nop2:altsyncram1.data_a[1]
data_a[2] => altsyncram_nop2:altsyncram1.data_a[2]
data_a[3] => altsyncram_nop2:altsyncram1.data_a[3]
data_a[4] => altsyncram_nop2:altsyncram1.data_a[4]
data_a[5] => altsyncram_nop2:altsyncram1.data_a[5]
data_a[6] => altsyncram_nop2:altsyncram1.data_a[6]
data_a[7] => altsyncram_nop2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_nop2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_nop2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_nop2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_nop2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_nop2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_nop2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_nop2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_nop2:altsyncram1.q_a[7]
wren_a => altsyncram_nop2:altsyncram1.wren_a


|ksa|decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[2].dc1|SevenSegmentDisplayDecoder:hexDisplay0
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[2].dc1|SevenSegmentDisplayDecoder:hexDisplay1
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[2].dc1|SevenSegmentDisplayDecoder:hexDisplay2
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[2].dc1|SevenSegmentDisplayDecoder:hexDisplay3
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[2].dc1|SevenSegmentDisplayDecoder:hexDisplay4
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[2].dc1|SevenSegmentDisplayDecoder:hexDisplay5
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[3].dc1
clk => clk.IN8
reset => ~NO_FANOUT~
stop => stop.IN1
reset_key_cycle => reset_key_cycle.IN1
done <= decryption_done.DB_MAX_OUTPUT_PORT_TYPE
invalid <= rc4_key_cycle:rc4.no_sol
hex_0_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_1_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_2_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_3_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_4_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_5_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut


|ksa|decryption_core:decryp_core[3].dc1|load_mem:l_mem
clk => l_data[0]~reg0.CLK
clk => l_data[1]~reg0.CLK
clk => l_data[2]~reg0.CLK
clk => l_data[3]~reg0.CLK
clk => l_data[4]~reg0.CLK
clk => l_data[5]~reg0.CLK
clk => l_data[6]~reg0.CLK
clk => l_data[7]~reg0.CLK
clk => l_address[0]~reg0.CLK
clk => l_address[1]~reg0.CLK
clk => l_address[2]~reg0.CLK
clk => l_address[3]~reg0.CLK
clk => l_address[4]~reg0.CLK
clk => l_address[5]~reg0.CLK
clk => l_address[6]~reg0.CLK
clk => l_address[7]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => state[0].ACLR
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => l_data[0]~reg0.ENA
reset => l_address[7]~reg0.ENA
reset => l_address[6]~reg0.ENA
reset => l_address[5]~reg0.ENA
reset => l_address[4]~reg0.ENA
reset => l_address[3]~reg0.ENA
reset => l_address[2]~reg0.ENA
reset => l_address[1]~reg0.ENA
reset => l_address[0]~reg0.ENA
reset => l_data[7]~reg0.ENA
reset => l_data[6]~reg0.ENA
reset => l_data[5]~reg0.ENA
reset => l_data[4]~reg0.ENA
reset => l_data[3]~reg0.ENA
reset => l_data[2]~reg0.ENA
reset => l_data[1]~reg0.ENA
start => Mux2.IN31
l_address[0] <= l_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[1] <= l_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[2] <= l_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[3] <= l_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[4] <= l_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[5] <= l_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[6] <= l_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[7] <= l_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_wren <= state[3].DB_MAX_OUTPUT_PORT_TYPE
l_data[0] <= l_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[1] <= l_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[2] <= l_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[3] <= l_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[4] <= l_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[5] <= l_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[6] <= l_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[7] <= l_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_done <= state[4].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[3].dc1|shuffle_mem:s_mem
clk => s_wren~reg0.CLK
clk => sec_data[0].CLK
clk => sec_data[1].CLK
clk => sec_data[2].CLK
clk => sec_data[3].CLK
clk => sec_data[4].CLK
clk => sec_data[5].CLK
clk => sec_data[6].CLK
clk => sec_data[7].CLK
clk => s_data[0]~reg0.CLK
clk => s_data[1]~reg0.CLK
clk => s_data[2]~reg0.CLK
clk => s_data[3]~reg0.CLK
clk => s_data[4]~reg0.CLK
clk => s_data[5]~reg0.CLK
clk => s_data[6]~reg0.CLK
clk => s_data[7]~reg0.CLK
clk => s_address[0]~reg0.CLK
clk => s_address[1]~reg0.CLK
clk => s_address[2]~reg0.CLK
clk => s_address[3]~reg0.CLK
clk => s_address[4]~reg0.CLK
clk => s_address[5]~reg0.CLK
clk => s_address[6]~reg0.CLK
clk => s_address[7]~reg0.CLK
clk => i_mod_key_len[0].CLK
clk => i_mod_key_len[1].CLK
clk => mem_data_j[0].CLK
clk => mem_data_j[1].CLK
clk => mem_data_j[2].CLK
clk => mem_data_j[3].CLK
clk => mem_data_j[4].CLK
clk => mem_data_j[5].CLK
clk => mem_data_j[6].CLK
clk => mem_data_j[7].CLK
clk => mem_data_i[0].CLK
clk => mem_data_i[1].CLK
clk => mem_data_i[2].CLK
clk => mem_data_i[3].CLK
clk => mem_data_i[4].CLK
clk => mem_data_i[5].CLK
clk => mem_data_i[6].CLK
clk => mem_data_i[7].CLK
clk => j[0].CLK
clk => j[1].CLK
clk => j[2].CLK
clk => j[3].CLK
clk => j[4].CLK
clk => j[5].CLK
clk => j[6].CLK
clk => j[7].CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
start => Selector2.IN7
secret_key[0] => Mux7.IN3
secret_key[1] => Mux6.IN3
secret_key[2] => Mux5.IN3
secret_key[3] => Mux4.IN3
secret_key[4] => Mux3.IN3
secret_key[5] => Mux2.IN3
secret_key[6] => Mux1.IN3
secret_key[7] => Mux0.IN3
secret_key[8] => Mux7.IN2
secret_key[9] => Mux6.IN2
secret_key[10] => Mux5.IN2
secret_key[11] => Mux4.IN2
secret_key[12] => Mux3.IN2
secret_key[13] => Mux2.IN2
secret_key[14] => Mux1.IN2
secret_key[15] => Mux0.IN2
secret_key[16] => Mux7.IN1
secret_key[17] => Mux6.IN1
secret_key[18] => Mux5.IN1
secret_key[19] => Mux4.IN1
secret_key[20] => Mux3.IN1
secret_key[21] => Mux2.IN1
secret_key[22] => Mux1.IN1
secret_key[23] => Mux0.IN1
reset => i_mod_key_len[0].ACLR
reset => i_mod_key_len[1].ACLR
reset => mem_data_j[0].ACLR
reset => mem_data_j[1].ACLR
reset => mem_data_j[2].ACLR
reset => mem_data_j[3].ACLR
reset => mem_data_j[4].ACLR
reset => mem_data_j[5].ACLR
reset => mem_data_j[6].ACLR
reset => mem_data_j[7].ACLR
reset => mem_data_i[0].ACLR
reset => mem_data_i[1].ACLR
reset => mem_data_i[2].ACLR
reset => mem_data_i[3].ACLR
reset => mem_data_i[4].ACLR
reset => mem_data_i[5].ACLR
reset => mem_data_i[6].ACLR
reset => mem_data_i[7].ACLR
reset => j[0].ACLR
reset => j[1].ACLR
reset => j[2].ACLR
reset => j[3].ACLR
reset => j[4].ACLR
reset => j[5].ACLR
reset => j[6].ACLR
reset => j[7].ACLR
reset => i[0].ACLR
reset => i[1].ACLR
reset => i[2].ACLR
reset => i[3].ACLR
reset => i[4].ACLR
reset => i[5].ACLR
reset => i[6].ACLR
reset => i[7].ACLR
reset => state[0].ACLR
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].ACLR
reset => state[6].ACLR
reset => s_address[7]~reg0.ENA
reset => s_address[6]~reg0.ENA
reset => s_address[5]~reg0.ENA
reset => s_address[4]~reg0.ENA
reset => s_address[3]~reg0.ENA
reset => s_address[2]~reg0.ENA
reset => s_address[1]~reg0.ENA
reset => s_address[0]~reg0.ENA
reset => s_data[7]~reg0.ENA
reset => s_data[6]~reg0.ENA
reset => s_data[5]~reg0.ENA
reset => s_data[4]~reg0.ENA
reset => s_data[3]~reg0.ENA
reset => s_data[2]~reg0.ENA
reset => s_data[1]~reg0.ENA
reset => s_data[0]~reg0.ENA
reset => sec_data[7].ENA
reset => sec_data[6].ENA
reset => sec_data[5].ENA
reset => sec_data[4].ENA
reset => sec_data[3].ENA
reset => sec_data[2].ENA
reset => sec_data[1].ENA
reset => sec_data[0].ENA
s_done <= state[6].DB_MAX_OUTPUT_PORT_TYPE
s_q[0] => mem_data_i[0].DATAIN
s_q[0] => mem_data_j[0].DATAIN
s_q[1] => mem_data_i[1].DATAIN
s_q[1] => mem_data_j[1].DATAIN
s_q[2] => mem_data_i[2].DATAIN
s_q[2] => mem_data_j[2].DATAIN
s_q[3] => mem_data_i[3].DATAIN
s_q[3] => mem_data_j[3].DATAIN
s_q[4] => mem_data_i[4].DATAIN
s_q[4] => mem_data_j[4].DATAIN
s_q[5] => mem_data_i[5].DATAIN
s_q[5] => mem_data_j[5].DATAIN
s_q[6] => mem_data_i[6].DATAIN
s_q[6] => mem_data_j[6].DATAIN
s_q[7] => mem_data_i[7].DATAIN
s_q[7] => mem_data_j[7].DATAIN
s_address[0] <= s_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[1] <= s_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[2] <= s_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[3] <= s_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[4] <= s_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[5] <= s_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[6] <= s_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[7] <= s_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[0] <= s_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[1] <= s_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[2] <= s_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[3] <= s_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[4] <= s_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[5] <= s_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[6] <= s_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[7] <= s_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_wren <= s_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[3].dc1|decrypt_msg:dc_msg
clk => dm_dc_wren~reg0.CLK
clk => dm_w_wren~reg0.CLK
clk => mem_data_i[0].CLK
clk => mem_data_i[1].CLK
clk => mem_data_i[2].CLK
clk => mem_data_i[3].CLK
clk => mem_data_i[4].CLK
clk => mem_data_i[5].CLK
clk => mem_data_i[6].CLK
clk => mem_data_i[7].CLK
clk => mem_data_j[0].CLK
clk => mem_data_j[1].CLK
clk => mem_data_j[2].CLK
clk => mem_data_j[3].CLK
clk => mem_data_j[4].CLK
clk => mem_data_j[5].CLK
clk => mem_data_j[6].CLK
clk => mem_data_j[7].CLK
clk => xor_data[0].CLK
clk => xor_data[1].CLK
clk => xor_data[2].CLK
clk => xor_data[3].CLK
clk => xor_data[4].CLK
clk => xor_data[5].CLK
clk => xor_data[6].CLK
clk => xor_data[7].CLK
clk => dm_dc_data[0]~reg0.CLK
clk => dm_dc_data[1]~reg0.CLK
clk => dm_dc_data[2]~reg0.CLK
clk => dm_dc_data[3]~reg0.CLK
clk => dm_dc_data[4]~reg0.CLK
clk => dm_dc_data[5]~reg0.CLK
clk => dm_dc_data[6]~reg0.CLK
clk => dm_dc_data[7]~reg0.CLK
clk => dm_w_data[0]~reg0.CLK
clk => dm_w_data[1]~reg0.CLK
clk => dm_w_data[2]~reg0.CLK
clk => dm_w_data[3]~reg0.CLK
clk => dm_w_data[4]~reg0.CLK
clk => dm_w_data[5]~reg0.CLK
clk => dm_w_data[6]~reg0.CLK
clk => dm_w_data[7]~reg0.CLK
clk => dm_en_r_address[0]~reg0.CLK
clk => dm_en_r_address[1]~reg0.CLK
clk => dm_en_r_address[2]~reg0.CLK
clk => dm_en_r_address[3]~reg0.CLK
clk => dm_en_r_address[4]~reg0.CLK
clk => dm_en_r_address[5]~reg0.CLK
clk => dm_en_r_address[6]~reg0.CLK
clk => dm_en_r_address[7]~reg0.CLK
clk => dm_dc_address[0]~reg0.CLK
clk => dm_dc_address[1]~reg0.CLK
clk => dm_dc_address[2]~reg0.CLK
clk => dm_dc_address[3]~reg0.CLK
clk => dm_dc_address[4]~reg0.CLK
clk => dm_dc_address[5]~reg0.CLK
clk => dm_dc_address[6]~reg0.CLK
clk => dm_dc_address[7]~reg0.CLK
clk => dm_w_address[0]~reg0.CLK
clk => dm_w_address[1]~reg0.CLK
clk => dm_w_address[2]~reg0.CLK
clk => dm_w_address[3]~reg0.CLK
clk => dm_w_address[4]~reg0.CLK
clk => dm_w_address[5]~reg0.CLK
clk => dm_w_address[6]~reg0.CLK
clk => dm_w_address[7]~reg0.CLK
clk => j[0].CLK
clk => j[1].CLK
clk => j[2].CLK
clk => j[3].CLK
clk => j[4].CLK
clk => j[5].CLK
clk => j[6].CLK
clk => j[7].CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => k[0].CLK
clk => k[1].CLK
clk => k[2].CLK
clk => k[3].CLK
clk => k[4].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
reset => j[0].ACLR
reset => j[1].ACLR
reset => j[2].ACLR
reset => j[3].ACLR
reset => j[4].ACLR
reset => j[5].ACLR
reset => j[6].ACLR
reset => j[7].ACLR
reset => i[0].ACLR
reset => i[1].ACLR
reset => i[2].ACLR
reset => i[3].ACLR
reset => i[4].ACLR
reset => i[5].ACLR
reset => i[6].ACLR
reset => i[7].ACLR
reset => k[0].ACLR
reset => k[1].ACLR
reset => k[2].ACLR
reset => k[3].ACLR
reset => k[4].ACLR
reset => state[0].PRESET
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].ACLR
reset => state[6].ACLR
reset => state[7].ACLR
reset => state[8].ACLR
reset => dm_w_address[7]~reg0.ENA
reset => dm_w_address[6]~reg0.ENA
reset => dm_w_address[5]~reg0.ENA
reset => dm_w_address[4]~reg0.ENA
reset => dm_w_address[3]~reg0.ENA
reset => dm_w_address[2]~reg0.ENA
reset => dm_w_address[1]~reg0.ENA
reset => dm_w_address[0]~reg0.ENA
reset => dm_dc_address[7]~reg0.ENA
reset => dm_dc_address[6]~reg0.ENA
reset => dm_dc_address[5]~reg0.ENA
reset => dm_dc_address[4]~reg0.ENA
reset => dm_dc_address[3]~reg0.ENA
reset => dm_dc_address[2]~reg0.ENA
reset => dm_dc_address[1]~reg0.ENA
reset => dm_dc_address[0]~reg0.ENA
reset => dm_en_r_address[7]~reg0.ENA
reset => dm_en_r_address[6]~reg0.ENA
reset => dm_en_r_address[5]~reg0.ENA
reset => dm_en_r_address[4]~reg0.ENA
reset => dm_en_r_address[3]~reg0.ENA
reset => dm_en_r_address[2]~reg0.ENA
reset => dm_en_r_address[1]~reg0.ENA
reset => dm_en_r_address[0]~reg0.ENA
reset => dm_w_data[7]~reg0.ENA
reset => dm_w_data[6]~reg0.ENA
reset => dm_w_data[5]~reg0.ENA
reset => dm_w_data[4]~reg0.ENA
reset => dm_w_data[3]~reg0.ENA
reset => dm_w_data[2]~reg0.ENA
reset => dm_w_data[1]~reg0.ENA
reset => dm_w_data[0]~reg0.ENA
reset => dm_dc_data[7]~reg0.ENA
reset => dm_dc_data[6]~reg0.ENA
reset => dm_dc_data[5]~reg0.ENA
reset => dm_dc_data[4]~reg0.ENA
reset => dm_dc_data[3]~reg0.ENA
reset => dm_dc_data[2]~reg0.ENA
reset => dm_dc_data[1]~reg0.ENA
reset => dm_dc_data[0]~reg0.ENA
reset => xor_data[7].ENA
reset => xor_data[6].ENA
reset => xor_data[5].ENA
reset => xor_data[4].ENA
reset => xor_data[3].ENA
reset => xor_data[2].ENA
reset => xor_data[1].ENA
reset => xor_data[0].ENA
reset => mem_data_j[7].ENA
reset => mem_data_j[6].ENA
reset => mem_data_j[5].ENA
reset => mem_data_j[4].ENA
reset => mem_data_j[3].ENA
reset => mem_data_j[2].ENA
reset => mem_data_j[1].ENA
reset => mem_data_j[0].ENA
reset => mem_data_i[7].ENA
reset => mem_data_i[6].ENA
reset => mem_data_i[5].ENA
reset => mem_data_i[4].ENA
reset => mem_data_i[3].ENA
reset => mem_data_i[2].ENA
reset => mem_data_i[1].ENA
reset => mem_data_i[0].ENA
start => Selector4.IN5
start => Selector5.IN2
dm_done <= state[7].DB_MAX_OUTPUT_PORT_TYPE
dm_invalid <= state[8].DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[0] <= dm_w_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[1] <= dm_w_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[2] <= dm_w_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[3] <= dm_w_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[4] <= dm_w_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[5] <= dm_w_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[6] <= dm_w_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[7] <= dm_w_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[0] <= dm_w_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[1] <= dm_w_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[2] <= dm_w_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[3] <= dm_w_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[4] <= dm_w_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[5] <= dm_w_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[6] <= dm_w_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[7] <= dm_w_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_wren <= dm_w_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_q[0] => xor_data.IN0
dm_w_q[0] => mem_data_j.DATAB
dm_w_q[0] => mem_data_i.DATAB
dm_w_q[1] => xor_data.IN0
dm_w_q[1] => mem_data_j.DATAB
dm_w_q[1] => mem_data_i.DATAB
dm_w_q[2] => xor_data.IN0
dm_w_q[2] => mem_data_j.DATAB
dm_w_q[2] => mem_data_i.DATAB
dm_w_q[3] => xor_data.IN0
dm_w_q[3] => mem_data_j.DATAB
dm_w_q[3] => mem_data_i.DATAB
dm_w_q[4] => xor_data.IN0
dm_w_q[4] => mem_data_j.DATAB
dm_w_q[4] => mem_data_i.DATAB
dm_w_q[5] => xor_data.IN0
dm_w_q[5] => mem_data_j.DATAB
dm_w_q[5] => mem_data_i.DATAB
dm_w_q[6] => xor_data.IN0
dm_w_q[6] => mem_data_j.DATAB
dm_w_q[6] => mem_data_i.DATAB
dm_w_q[7] => xor_data.IN0
dm_w_q[7] => mem_data_j.DATAB
dm_w_q[7] => mem_data_i.DATAB
dm_en_r_address[0] <= dm_en_r_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[1] <= dm_en_r_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[2] <= dm_en_r_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[3] <= dm_en_r_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[4] <= dm_en_r_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[5] <= dm_en_r_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[6] <= dm_en_r_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[7] <= dm_en_r_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_q[0] => xor_data.IN1
dm_en_r_q[1] => xor_data.IN1
dm_en_r_q[2] => xor_data.IN1
dm_en_r_q[3] => xor_data.IN1
dm_en_r_q[4] => xor_data.IN1
dm_en_r_q[5] => xor_data.IN1
dm_en_r_q[6] => xor_data.IN1
dm_en_r_q[7] => xor_data.IN1
dm_dc_address[0] <= dm_dc_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[1] <= dm_dc_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[2] <= dm_dc_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[3] <= dm_dc_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[4] <= dm_dc_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[5] <= dm_dc_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[6] <= dm_dc_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[7] <= dm_dc_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[0] <= dm_dc_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[1] <= dm_dc_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[2] <= dm_dc_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[3] <= dm_dc_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[4] <= dm_dc_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[5] <= dm_dc_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[6] <= dm_dc_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[7] <= dm_dc_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_wren <= dm_dc_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[3].dc1|rc4_key_cycle:rc4
clk => no_sol~reg0.CLK
clk => start_decrypt~reg0.CLK
clk => reset_decrypt~reg0.CLK
clk => sc_key[0]~reg0.CLK
clk => sc_key[1]~reg0.CLK
clk => sc_key[2]~reg0.CLK
clk => sc_key[3]~reg0.CLK
clk => sc_key[4]~reg0.CLK
clk => sc_key[5]~reg0.CLK
clk => sc_key[6]~reg0.CLK
clk => sc_key[7]~reg0.CLK
clk => sc_key[8]~reg0.CLK
clk => sc_key[9]~reg0.CLK
clk => sc_key[10]~reg0.CLK
clk => sc_key[11]~reg0.CLK
clk => sc_key[12]~reg0.CLK
clk => sc_key[13]~reg0.CLK
clk => sc_key[14]~reg0.CLK
clk => sc_key[15]~reg0.CLK
clk => sc_key[16]~reg0.CLK
clk => sc_key[17]~reg0.CLK
clk => sc_key[18]~reg0.CLK
clk => sc_key[19]~reg0.CLK
clk => sc_key[20]~reg0.CLK
clk => sc_key[21]~reg0.CLK
clk => sc_key[22]~reg0.CLK
clk => sc_key[23]~reg0.CLK
clk => key_count[0].CLK
clk => key_count[1].CLK
clk => key_count[2].CLK
clk => key_count[3].CLK
clk => key_count[4].CLK
clk => key_count[5].CLK
clk => key_count[6].CLK
clk => key_count[7].CLK
clk => key_count[8].CLK
clk => key_count[9].CLK
clk => key_count[10].CLK
clk => key_count[11].CLK
clk => key_count[12].CLK
clk => key_count[13].CLK
clk => key_count[14].CLK
clk => key_count[15].CLK
clk => key_count[16].CLK
clk => key_count[17].CLK
clk => key_count[18].CLK
clk => key_count[19].CLK
clk => key_count[20].CLK
clk => key_count[21].CLK
clk => key_count[22].CLK
clk => key_count[23].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
reset => key_count[0].ACLR
reset => key_count[1].ACLR
reset => key_count[2].ACLR
reset => key_count[3].ACLR
reset => key_count[4].ACLR
reset => key_count[5].ACLR
reset => key_count[6].ACLR
reset => key_count[7].ACLR
reset => key_count[8].ACLR
reset => key_count[9].ACLR
reset => key_count[10].ACLR
reset => key_count[11].ACLR
reset => key_count[12].ACLR
reset => key_count[13].ACLR
reset => key_count[14].ACLR
reset => key_count[15].ACLR
reset => key_count[16].ACLR
reset => key_count[17].ACLR
reset => key_count[18].ACLR
reset => key_count[19].ACLR
reset => key_count[20].PRESET
reset => key_count[21].PRESET
reset => key_count[22].ACLR
reset => key_count[23].ACLR
reset => state[0].PRESET
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].PRESET
reset => state[5].ACLR
reset => state[6].ACLR
start => Selector1.IN7
start => Selector3.IN9
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
dc_done => state.OUTPUTSELECT
dc_done => state.OUTPUTSELECT
dc_done => Selector2.IN5
dc_done => Selector3.IN2
dc_invalid => state.DATAA
dc_invalid => state.DATAA
sc_key[0] <= sc_key[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[1] <= sc_key[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[2] <= sc_key[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[3] <= sc_key[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[4] <= sc_key[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[5] <= sc_key[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[6] <= sc_key[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[7] <= sc_key[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[8] <= sc_key[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[9] <= sc_key[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[10] <= sc_key[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[11] <= sc_key[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[12] <= sc_key[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[13] <= sc_key[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[14] <= sc_key[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[15] <= sc_key[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[16] <= sc_key[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[17] <= sc_key[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[18] <= sc_key[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[19] <= sc_key[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[20] <= sc_key[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[21] <= sc_key[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[22] <= sc_key[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[23] <= sc_key[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_decrypt <= reset_decrypt~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_decrypt <= start_decrypt~reg0.DB_MAX_OUTPUT_PORT_TYPE
no_sol <= no_sol~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[3].dc1|select_working_mem_input:sgmi
clk => ~NO_FANOUT~
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_wren.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_wren.OUTPUTSELECT
l_address[0] => out_address.DATAB
l_address[1] => out_address.DATAB
l_address[2] => out_address.DATAB
l_address[3] => out_address.DATAB
l_address[4] => out_address.DATAB
l_address[5] => out_address.DATAB
l_address[6] => out_address.DATAB
l_address[7] => out_address.DATAB
l_data[0] => out_data.DATAB
l_data[1] => out_data.DATAB
l_data[2] => out_data.DATAB
l_data[3] => out_data.DATAB
l_data[4] => out_data.DATAB
l_data[5] => out_data.DATAB
l_data[6] => out_data.DATAB
l_data[7] => out_data.DATAB
l_wren => out_wren.DATAB
s_address[0] => out_address.DATAB
s_address[1] => out_address.DATAB
s_address[2] => out_address.DATAB
s_address[3] => out_address.DATAB
s_address[4] => out_address.DATAB
s_address[5] => out_address.DATAB
s_address[6] => out_address.DATAB
s_address[7] => out_address.DATAB
s_data[0] => out_data.DATAB
s_data[1] => out_data.DATAB
s_data[2] => out_data.DATAB
s_data[3] => out_data.DATAB
s_data[4] => out_data.DATAB
s_data[5] => out_data.DATAB
s_data[6] => out_data.DATAB
s_data[7] => out_data.DATAB
s_wren => out_wren.DATAB
dm_address[0] => out_address.DATAA
dm_address[1] => out_address.DATAA
dm_address[2] => out_address.DATAA
dm_address[3] => out_address.DATAA
dm_address[4] => out_address.DATAA
dm_address[5] => out_address.DATAA
dm_address[6] => out_address.DATAA
dm_address[7] => out_address.DATAA
dm_data[0] => out_data.DATAA
dm_data[1] => out_data.DATAA
dm_data[2] => out_data.DATAA
dm_data[3] => out_data.DATAA
dm_data[4] => out_data.DATAA
dm_data[5] => out_data.DATAA
dm_data[6] => out_data.DATAA
dm_data[7] => out_data.DATAA
dm_wren => out_wren.DATAA
out_address[0] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[1] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[2] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[3] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[4] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[5] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[6] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[7] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_wren[0] <= out_wren.DB_MAX_OUTPUT_PORT_TYPE
out_wren[1] <= <GND>
out_wren[2] <= <GND>
out_wren[3] <= <GND>
out_wren[4] <= <GND>
out_wren[5] <= <GND>
out_wren[6] <= <GND>
out_wren[7] <= <GND>


|ksa|decryption_core:decryp_core[3].dc1|s_memory:mem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ksa|decryption_core:decryp_core[3].dc1|s_memory:mem|altsyncram:altsyncram_component
wren_a => altsyncram_2d32:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2d32:auto_generated.data_a[0]
data_a[1] => altsyncram_2d32:auto_generated.data_a[1]
data_a[2] => altsyncram_2d32:auto_generated.data_a[2]
data_a[3] => altsyncram_2d32:auto_generated.data_a[3]
data_a[4] => altsyncram_2d32:auto_generated.data_a[4]
data_a[5] => altsyncram_2d32:auto_generated.data_a[5]
data_a[6] => altsyncram_2d32:auto_generated.data_a[6]
data_a[7] => altsyncram_2d32:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2d32:auto_generated.address_a[0]
address_a[1] => altsyncram_2d32:auto_generated.address_a[1]
address_a[2] => altsyncram_2d32:auto_generated.address_a[2]
address_a[3] => altsyncram_2d32:auto_generated.address_a[3]
address_a[4] => altsyncram_2d32:auto_generated.address_a[4]
address_a[5] => altsyncram_2d32:auto_generated.address_a[5]
address_a[6] => altsyncram_2d32:auto_generated.address_a[6]
address_a[7] => altsyncram_2d32:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2d32:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2d32:auto_generated.q_a[0]
q_a[1] <= altsyncram_2d32:auto_generated.q_a[1]
q_a[2] <= altsyncram_2d32:auto_generated.q_a[2]
q_a[3] <= altsyncram_2d32:auto_generated.q_a[3]
q_a[4] <= altsyncram_2d32:auto_generated.q_a[4]
q_a[5] <= altsyncram_2d32:auto_generated.q_a[5]
q_a[6] <= altsyncram_2d32:auto_generated.q_a[6]
q_a[7] <= altsyncram_2d32:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|decryption_core:decryp_core[3].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated
address_a[0] => altsyncram_dsp2:altsyncram1.address_a[0]
address_a[1] => altsyncram_dsp2:altsyncram1.address_a[1]
address_a[2] => altsyncram_dsp2:altsyncram1.address_a[2]
address_a[3] => altsyncram_dsp2:altsyncram1.address_a[3]
address_a[4] => altsyncram_dsp2:altsyncram1.address_a[4]
address_a[5] => altsyncram_dsp2:altsyncram1.address_a[5]
address_a[6] => altsyncram_dsp2:altsyncram1.address_a[6]
address_a[7] => altsyncram_dsp2:altsyncram1.address_a[7]
clock0 => altsyncram_dsp2:altsyncram1.clock0
data_a[0] => altsyncram_dsp2:altsyncram1.data_a[0]
data_a[1] => altsyncram_dsp2:altsyncram1.data_a[1]
data_a[2] => altsyncram_dsp2:altsyncram1.data_a[2]
data_a[3] => altsyncram_dsp2:altsyncram1.data_a[3]
data_a[4] => altsyncram_dsp2:altsyncram1.data_a[4]
data_a[5] => altsyncram_dsp2:altsyncram1.data_a[5]
data_a[6] => altsyncram_dsp2:altsyncram1.data_a[6]
data_a[7] => altsyncram_dsp2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_dsp2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_dsp2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_dsp2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_dsp2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_dsp2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_dsp2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_dsp2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_dsp2:altsyncram1.q_a[7]
wren_a => altsyncram_dsp2:altsyncram1.wren_a


|ksa|decryption_core:decryp_core[3].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|decryption_core:decryp_core[3].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|decryption_core:decryp_core[3].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|decryption_core:decryp_core[3].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ksa|decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component
wren_a => altsyncram_4492:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4492:auto_generated.data_a[0]
data_a[1] => altsyncram_4492:auto_generated.data_a[1]
data_a[2] => altsyncram_4492:auto_generated.data_a[2]
data_a[3] => altsyncram_4492:auto_generated.data_a[3]
data_a[4] => altsyncram_4492:auto_generated.data_a[4]
data_a[5] => altsyncram_4492:auto_generated.data_a[5]
data_a[6] => altsyncram_4492:auto_generated.data_a[6]
data_a[7] => altsyncram_4492:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4492:auto_generated.address_a[0]
address_a[1] => altsyncram_4492:auto_generated.address_a[1]
address_a[2] => altsyncram_4492:auto_generated.address_a[2]
address_a[3] => altsyncram_4492:auto_generated.address_a[3]
address_a[4] => altsyncram_4492:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4492:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4492:auto_generated.q_a[0]
q_a[1] <= altsyncram_4492:auto_generated.q_a[1]
q_a[2] <= altsyncram_4492:auto_generated.q_a[2]
q_a[3] <= altsyncram_4492:auto_generated.q_a[3]
q_a[4] <= altsyncram_4492:auto_generated.q_a[4]
q_a[5] <= altsyncram_4492:auto_generated.q_a[5]
q_a[6] <= altsyncram_4492:auto_generated.q_a[6]
q_a[7] <= altsyncram_4492:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated
address_a[0] => altsyncram_38v2:altsyncram1.address_a[0]
address_a[1] => altsyncram_38v2:altsyncram1.address_a[1]
address_a[2] => altsyncram_38v2:altsyncram1.address_a[2]
address_a[3] => altsyncram_38v2:altsyncram1.address_a[3]
address_a[4] => altsyncram_38v2:altsyncram1.address_a[4]
clock0 => altsyncram_38v2:altsyncram1.clock0
data_a[0] => altsyncram_38v2:altsyncram1.data_a[0]
data_a[1] => altsyncram_38v2:altsyncram1.data_a[1]
data_a[2] => altsyncram_38v2:altsyncram1.data_a[2]
data_a[3] => altsyncram_38v2:altsyncram1.data_a[3]
data_a[4] => altsyncram_38v2:altsyncram1.data_a[4]
data_a[5] => altsyncram_38v2:altsyncram1.data_a[5]
data_a[6] => altsyncram_38v2:altsyncram1.data_a[6]
data_a[7] => altsyncram_38v2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_38v2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_38v2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_38v2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_38v2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_38v2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_38v2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_38v2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_38v2:altsyncram1.q_a[7]
wren_a => altsyncram_38v2:altsyncram1.wren_a


|ksa|decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ksa|decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component
wren_a => altsyncram_ck32:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ck32:auto_generated.data_a[0]
data_a[1] => altsyncram_ck32:auto_generated.data_a[1]
data_a[2] => altsyncram_ck32:auto_generated.data_a[2]
data_a[3] => altsyncram_ck32:auto_generated.data_a[3]
data_a[4] => altsyncram_ck32:auto_generated.data_a[4]
data_a[5] => altsyncram_ck32:auto_generated.data_a[5]
data_a[6] => altsyncram_ck32:auto_generated.data_a[6]
data_a[7] => altsyncram_ck32:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ck32:auto_generated.address_a[0]
address_a[1] => altsyncram_ck32:auto_generated.address_a[1]
address_a[2] => altsyncram_ck32:auto_generated.address_a[2]
address_a[3] => altsyncram_ck32:auto_generated.address_a[3]
address_a[4] => altsyncram_ck32:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ck32:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ck32:auto_generated.q_a[0]
q_a[1] <= altsyncram_ck32:auto_generated.q_a[1]
q_a[2] <= altsyncram_ck32:auto_generated.q_a[2]
q_a[3] <= altsyncram_ck32:auto_generated.q_a[3]
q_a[4] <= altsyncram_ck32:auto_generated.q_a[4]
q_a[5] <= altsyncram_ck32:auto_generated.q_a[5]
q_a[6] <= altsyncram_ck32:auto_generated.q_a[6]
q_a[7] <= altsyncram_ck32:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated
address_a[0] => altsyncram_nop2:altsyncram1.address_a[0]
address_a[1] => altsyncram_nop2:altsyncram1.address_a[1]
address_a[2] => altsyncram_nop2:altsyncram1.address_a[2]
address_a[3] => altsyncram_nop2:altsyncram1.address_a[3]
address_a[4] => altsyncram_nop2:altsyncram1.address_a[4]
clock0 => altsyncram_nop2:altsyncram1.clock0
data_a[0] => altsyncram_nop2:altsyncram1.data_a[0]
data_a[1] => altsyncram_nop2:altsyncram1.data_a[1]
data_a[2] => altsyncram_nop2:altsyncram1.data_a[2]
data_a[3] => altsyncram_nop2:altsyncram1.data_a[3]
data_a[4] => altsyncram_nop2:altsyncram1.data_a[4]
data_a[5] => altsyncram_nop2:altsyncram1.data_a[5]
data_a[6] => altsyncram_nop2:altsyncram1.data_a[6]
data_a[7] => altsyncram_nop2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_nop2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_nop2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_nop2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_nop2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_nop2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_nop2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_nop2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_nop2:altsyncram1.q_a[7]
wren_a => altsyncram_nop2:altsyncram1.wren_a


|ksa|decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[3].dc1|SevenSegmentDisplayDecoder:hexDisplay0
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[3].dc1|SevenSegmentDisplayDecoder:hexDisplay1
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[3].dc1|SevenSegmentDisplayDecoder:hexDisplay2
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[3].dc1|SevenSegmentDisplayDecoder:hexDisplay3
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[3].dc1|SevenSegmentDisplayDecoder:hexDisplay4
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[3].dc1|SevenSegmentDisplayDecoder:hexDisplay5
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[4].dc1
clk => clk.IN8
reset => ~NO_FANOUT~
stop => stop.IN1
reset_key_cycle => reset_key_cycle.IN1
done <= decryption_done.DB_MAX_OUTPUT_PORT_TYPE
invalid <= rc4_key_cycle:rc4.no_sol
hex_0_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_1_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_2_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_3_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_4_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_5_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut


|ksa|decryption_core:decryp_core[4].dc1|load_mem:l_mem
clk => l_data[0]~reg0.CLK
clk => l_data[1]~reg0.CLK
clk => l_data[2]~reg0.CLK
clk => l_data[3]~reg0.CLK
clk => l_data[4]~reg0.CLK
clk => l_data[5]~reg0.CLK
clk => l_data[6]~reg0.CLK
clk => l_data[7]~reg0.CLK
clk => l_address[0]~reg0.CLK
clk => l_address[1]~reg0.CLK
clk => l_address[2]~reg0.CLK
clk => l_address[3]~reg0.CLK
clk => l_address[4]~reg0.CLK
clk => l_address[5]~reg0.CLK
clk => l_address[6]~reg0.CLK
clk => l_address[7]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => state[0].ACLR
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => l_data[0]~reg0.ENA
reset => l_address[7]~reg0.ENA
reset => l_address[6]~reg0.ENA
reset => l_address[5]~reg0.ENA
reset => l_address[4]~reg0.ENA
reset => l_address[3]~reg0.ENA
reset => l_address[2]~reg0.ENA
reset => l_address[1]~reg0.ENA
reset => l_address[0]~reg0.ENA
reset => l_data[7]~reg0.ENA
reset => l_data[6]~reg0.ENA
reset => l_data[5]~reg0.ENA
reset => l_data[4]~reg0.ENA
reset => l_data[3]~reg0.ENA
reset => l_data[2]~reg0.ENA
reset => l_data[1]~reg0.ENA
start => Mux2.IN31
l_address[0] <= l_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[1] <= l_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[2] <= l_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[3] <= l_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[4] <= l_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[5] <= l_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[6] <= l_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[7] <= l_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_wren <= state[3].DB_MAX_OUTPUT_PORT_TYPE
l_data[0] <= l_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[1] <= l_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[2] <= l_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[3] <= l_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[4] <= l_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[5] <= l_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[6] <= l_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[7] <= l_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_done <= state[4].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[4].dc1|shuffle_mem:s_mem
clk => s_wren~reg0.CLK
clk => sec_data[0].CLK
clk => sec_data[1].CLK
clk => sec_data[2].CLK
clk => sec_data[3].CLK
clk => sec_data[4].CLK
clk => sec_data[5].CLK
clk => sec_data[6].CLK
clk => sec_data[7].CLK
clk => s_data[0]~reg0.CLK
clk => s_data[1]~reg0.CLK
clk => s_data[2]~reg0.CLK
clk => s_data[3]~reg0.CLK
clk => s_data[4]~reg0.CLK
clk => s_data[5]~reg0.CLK
clk => s_data[6]~reg0.CLK
clk => s_data[7]~reg0.CLK
clk => s_address[0]~reg0.CLK
clk => s_address[1]~reg0.CLK
clk => s_address[2]~reg0.CLK
clk => s_address[3]~reg0.CLK
clk => s_address[4]~reg0.CLK
clk => s_address[5]~reg0.CLK
clk => s_address[6]~reg0.CLK
clk => s_address[7]~reg0.CLK
clk => i_mod_key_len[0].CLK
clk => i_mod_key_len[1].CLK
clk => mem_data_j[0].CLK
clk => mem_data_j[1].CLK
clk => mem_data_j[2].CLK
clk => mem_data_j[3].CLK
clk => mem_data_j[4].CLK
clk => mem_data_j[5].CLK
clk => mem_data_j[6].CLK
clk => mem_data_j[7].CLK
clk => mem_data_i[0].CLK
clk => mem_data_i[1].CLK
clk => mem_data_i[2].CLK
clk => mem_data_i[3].CLK
clk => mem_data_i[4].CLK
clk => mem_data_i[5].CLK
clk => mem_data_i[6].CLK
clk => mem_data_i[7].CLK
clk => j[0].CLK
clk => j[1].CLK
clk => j[2].CLK
clk => j[3].CLK
clk => j[4].CLK
clk => j[5].CLK
clk => j[6].CLK
clk => j[7].CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
start => Selector2.IN7
secret_key[0] => Mux7.IN3
secret_key[1] => Mux6.IN3
secret_key[2] => Mux5.IN3
secret_key[3] => Mux4.IN3
secret_key[4] => Mux3.IN3
secret_key[5] => Mux2.IN3
secret_key[6] => Mux1.IN3
secret_key[7] => Mux0.IN3
secret_key[8] => Mux7.IN2
secret_key[9] => Mux6.IN2
secret_key[10] => Mux5.IN2
secret_key[11] => Mux4.IN2
secret_key[12] => Mux3.IN2
secret_key[13] => Mux2.IN2
secret_key[14] => Mux1.IN2
secret_key[15] => Mux0.IN2
secret_key[16] => Mux7.IN1
secret_key[17] => Mux6.IN1
secret_key[18] => Mux5.IN1
secret_key[19] => Mux4.IN1
secret_key[20] => Mux3.IN1
secret_key[21] => Mux2.IN1
secret_key[22] => Mux1.IN1
secret_key[23] => Mux0.IN1
reset => i_mod_key_len[0].ACLR
reset => i_mod_key_len[1].ACLR
reset => mem_data_j[0].ACLR
reset => mem_data_j[1].ACLR
reset => mem_data_j[2].ACLR
reset => mem_data_j[3].ACLR
reset => mem_data_j[4].ACLR
reset => mem_data_j[5].ACLR
reset => mem_data_j[6].ACLR
reset => mem_data_j[7].ACLR
reset => mem_data_i[0].ACLR
reset => mem_data_i[1].ACLR
reset => mem_data_i[2].ACLR
reset => mem_data_i[3].ACLR
reset => mem_data_i[4].ACLR
reset => mem_data_i[5].ACLR
reset => mem_data_i[6].ACLR
reset => mem_data_i[7].ACLR
reset => j[0].ACLR
reset => j[1].ACLR
reset => j[2].ACLR
reset => j[3].ACLR
reset => j[4].ACLR
reset => j[5].ACLR
reset => j[6].ACLR
reset => j[7].ACLR
reset => i[0].ACLR
reset => i[1].ACLR
reset => i[2].ACLR
reset => i[3].ACLR
reset => i[4].ACLR
reset => i[5].ACLR
reset => i[6].ACLR
reset => i[7].ACLR
reset => state[0].ACLR
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].ACLR
reset => state[6].ACLR
reset => s_address[7]~reg0.ENA
reset => s_address[6]~reg0.ENA
reset => s_address[5]~reg0.ENA
reset => s_address[4]~reg0.ENA
reset => s_address[3]~reg0.ENA
reset => s_address[2]~reg0.ENA
reset => s_address[1]~reg0.ENA
reset => s_address[0]~reg0.ENA
reset => s_data[7]~reg0.ENA
reset => s_data[6]~reg0.ENA
reset => s_data[5]~reg0.ENA
reset => s_data[4]~reg0.ENA
reset => s_data[3]~reg0.ENA
reset => s_data[2]~reg0.ENA
reset => s_data[1]~reg0.ENA
reset => s_data[0]~reg0.ENA
reset => sec_data[7].ENA
reset => sec_data[6].ENA
reset => sec_data[5].ENA
reset => sec_data[4].ENA
reset => sec_data[3].ENA
reset => sec_data[2].ENA
reset => sec_data[1].ENA
reset => sec_data[0].ENA
s_done <= state[6].DB_MAX_OUTPUT_PORT_TYPE
s_q[0] => mem_data_i[0].DATAIN
s_q[0] => mem_data_j[0].DATAIN
s_q[1] => mem_data_i[1].DATAIN
s_q[1] => mem_data_j[1].DATAIN
s_q[2] => mem_data_i[2].DATAIN
s_q[2] => mem_data_j[2].DATAIN
s_q[3] => mem_data_i[3].DATAIN
s_q[3] => mem_data_j[3].DATAIN
s_q[4] => mem_data_i[4].DATAIN
s_q[4] => mem_data_j[4].DATAIN
s_q[5] => mem_data_i[5].DATAIN
s_q[5] => mem_data_j[5].DATAIN
s_q[6] => mem_data_i[6].DATAIN
s_q[6] => mem_data_j[6].DATAIN
s_q[7] => mem_data_i[7].DATAIN
s_q[7] => mem_data_j[7].DATAIN
s_address[0] <= s_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[1] <= s_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[2] <= s_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[3] <= s_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[4] <= s_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[5] <= s_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[6] <= s_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[7] <= s_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[0] <= s_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[1] <= s_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[2] <= s_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[3] <= s_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[4] <= s_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[5] <= s_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[6] <= s_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[7] <= s_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_wren <= s_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[4].dc1|decrypt_msg:dc_msg
clk => dm_dc_wren~reg0.CLK
clk => dm_w_wren~reg0.CLK
clk => mem_data_i[0].CLK
clk => mem_data_i[1].CLK
clk => mem_data_i[2].CLK
clk => mem_data_i[3].CLK
clk => mem_data_i[4].CLK
clk => mem_data_i[5].CLK
clk => mem_data_i[6].CLK
clk => mem_data_i[7].CLK
clk => mem_data_j[0].CLK
clk => mem_data_j[1].CLK
clk => mem_data_j[2].CLK
clk => mem_data_j[3].CLK
clk => mem_data_j[4].CLK
clk => mem_data_j[5].CLK
clk => mem_data_j[6].CLK
clk => mem_data_j[7].CLK
clk => xor_data[0].CLK
clk => xor_data[1].CLK
clk => xor_data[2].CLK
clk => xor_data[3].CLK
clk => xor_data[4].CLK
clk => xor_data[5].CLK
clk => xor_data[6].CLK
clk => xor_data[7].CLK
clk => dm_dc_data[0]~reg0.CLK
clk => dm_dc_data[1]~reg0.CLK
clk => dm_dc_data[2]~reg0.CLK
clk => dm_dc_data[3]~reg0.CLK
clk => dm_dc_data[4]~reg0.CLK
clk => dm_dc_data[5]~reg0.CLK
clk => dm_dc_data[6]~reg0.CLK
clk => dm_dc_data[7]~reg0.CLK
clk => dm_w_data[0]~reg0.CLK
clk => dm_w_data[1]~reg0.CLK
clk => dm_w_data[2]~reg0.CLK
clk => dm_w_data[3]~reg0.CLK
clk => dm_w_data[4]~reg0.CLK
clk => dm_w_data[5]~reg0.CLK
clk => dm_w_data[6]~reg0.CLK
clk => dm_w_data[7]~reg0.CLK
clk => dm_en_r_address[0]~reg0.CLK
clk => dm_en_r_address[1]~reg0.CLK
clk => dm_en_r_address[2]~reg0.CLK
clk => dm_en_r_address[3]~reg0.CLK
clk => dm_en_r_address[4]~reg0.CLK
clk => dm_en_r_address[5]~reg0.CLK
clk => dm_en_r_address[6]~reg0.CLK
clk => dm_en_r_address[7]~reg0.CLK
clk => dm_dc_address[0]~reg0.CLK
clk => dm_dc_address[1]~reg0.CLK
clk => dm_dc_address[2]~reg0.CLK
clk => dm_dc_address[3]~reg0.CLK
clk => dm_dc_address[4]~reg0.CLK
clk => dm_dc_address[5]~reg0.CLK
clk => dm_dc_address[6]~reg0.CLK
clk => dm_dc_address[7]~reg0.CLK
clk => dm_w_address[0]~reg0.CLK
clk => dm_w_address[1]~reg0.CLK
clk => dm_w_address[2]~reg0.CLK
clk => dm_w_address[3]~reg0.CLK
clk => dm_w_address[4]~reg0.CLK
clk => dm_w_address[5]~reg0.CLK
clk => dm_w_address[6]~reg0.CLK
clk => dm_w_address[7]~reg0.CLK
clk => j[0].CLK
clk => j[1].CLK
clk => j[2].CLK
clk => j[3].CLK
clk => j[4].CLK
clk => j[5].CLK
clk => j[6].CLK
clk => j[7].CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => k[0].CLK
clk => k[1].CLK
clk => k[2].CLK
clk => k[3].CLK
clk => k[4].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
reset => j[0].ACLR
reset => j[1].ACLR
reset => j[2].ACLR
reset => j[3].ACLR
reset => j[4].ACLR
reset => j[5].ACLR
reset => j[6].ACLR
reset => j[7].ACLR
reset => i[0].ACLR
reset => i[1].ACLR
reset => i[2].ACLR
reset => i[3].ACLR
reset => i[4].ACLR
reset => i[5].ACLR
reset => i[6].ACLR
reset => i[7].ACLR
reset => k[0].ACLR
reset => k[1].ACLR
reset => k[2].ACLR
reset => k[3].ACLR
reset => k[4].ACLR
reset => state[0].PRESET
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].ACLR
reset => state[6].ACLR
reset => state[7].ACLR
reset => state[8].ACLR
reset => dm_w_address[7]~reg0.ENA
reset => dm_w_address[6]~reg0.ENA
reset => dm_w_address[5]~reg0.ENA
reset => dm_w_address[4]~reg0.ENA
reset => dm_w_address[3]~reg0.ENA
reset => dm_w_address[2]~reg0.ENA
reset => dm_w_address[1]~reg0.ENA
reset => dm_w_address[0]~reg0.ENA
reset => dm_dc_address[7]~reg0.ENA
reset => dm_dc_address[6]~reg0.ENA
reset => dm_dc_address[5]~reg0.ENA
reset => dm_dc_address[4]~reg0.ENA
reset => dm_dc_address[3]~reg0.ENA
reset => dm_dc_address[2]~reg0.ENA
reset => dm_dc_address[1]~reg0.ENA
reset => dm_dc_address[0]~reg0.ENA
reset => dm_en_r_address[7]~reg0.ENA
reset => dm_en_r_address[6]~reg0.ENA
reset => dm_en_r_address[5]~reg0.ENA
reset => dm_en_r_address[4]~reg0.ENA
reset => dm_en_r_address[3]~reg0.ENA
reset => dm_en_r_address[2]~reg0.ENA
reset => dm_en_r_address[1]~reg0.ENA
reset => dm_en_r_address[0]~reg0.ENA
reset => dm_w_data[7]~reg0.ENA
reset => dm_w_data[6]~reg0.ENA
reset => dm_w_data[5]~reg0.ENA
reset => dm_w_data[4]~reg0.ENA
reset => dm_w_data[3]~reg0.ENA
reset => dm_w_data[2]~reg0.ENA
reset => dm_w_data[1]~reg0.ENA
reset => dm_w_data[0]~reg0.ENA
reset => dm_dc_data[7]~reg0.ENA
reset => dm_dc_data[6]~reg0.ENA
reset => dm_dc_data[5]~reg0.ENA
reset => dm_dc_data[4]~reg0.ENA
reset => dm_dc_data[3]~reg0.ENA
reset => dm_dc_data[2]~reg0.ENA
reset => dm_dc_data[1]~reg0.ENA
reset => dm_dc_data[0]~reg0.ENA
reset => xor_data[7].ENA
reset => xor_data[6].ENA
reset => xor_data[5].ENA
reset => xor_data[4].ENA
reset => xor_data[3].ENA
reset => xor_data[2].ENA
reset => xor_data[1].ENA
reset => xor_data[0].ENA
reset => mem_data_j[7].ENA
reset => mem_data_j[6].ENA
reset => mem_data_j[5].ENA
reset => mem_data_j[4].ENA
reset => mem_data_j[3].ENA
reset => mem_data_j[2].ENA
reset => mem_data_j[1].ENA
reset => mem_data_j[0].ENA
reset => mem_data_i[7].ENA
reset => mem_data_i[6].ENA
reset => mem_data_i[5].ENA
reset => mem_data_i[4].ENA
reset => mem_data_i[3].ENA
reset => mem_data_i[2].ENA
reset => mem_data_i[1].ENA
reset => mem_data_i[0].ENA
start => Selector4.IN5
start => Selector5.IN2
dm_done <= state[7].DB_MAX_OUTPUT_PORT_TYPE
dm_invalid <= state[8].DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[0] <= dm_w_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[1] <= dm_w_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[2] <= dm_w_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[3] <= dm_w_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[4] <= dm_w_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[5] <= dm_w_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[6] <= dm_w_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[7] <= dm_w_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[0] <= dm_w_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[1] <= dm_w_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[2] <= dm_w_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[3] <= dm_w_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[4] <= dm_w_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[5] <= dm_w_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[6] <= dm_w_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[7] <= dm_w_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_wren <= dm_w_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_q[0] => xor_data.IN0
dm_w_q[0] => mem_data_j.DATAB
dm_w_q[0] => mem_data_i.DATAB
dm_w_q[1] => xor_data.IN0
dm_w_q[1] => mem_data_j.DATAB
dm_w_q[1] => mem_data_i.DATAB
dm_w_q[2] => xor_data.IN0
dm_w_q[2] => mem_data_j.DATAB
dm_w_q[2] => mem_data_i.DATAB
dm_w_q[3] => xor_data.IN0
dm_w_q[3] => mem_data_j.DATAB
dm_w_q[3] => mem_data_i.DATAB
dm_w_q[4] => xor_data.IN0
dm_w_q[4] => mem_data_j.DATAB
dm_w_q[4] => mem_data_i.DATAB
dm_w_q[5] => xor_data.IN0
dm_w_q[5] => mem_data_j.DATAB
dm_w_q[5] => mem_data_i.DATAB
dm_w_q[6] => xor_data.IN0
dm_w_q[6] => mem_data_j.DATAB
dm_w_q[6] => mem_data_i.DATAB
dm_w_q[7] => xor_data.IN0
dm_w_q[7] => mem_data_j.DATAB
dm_w_q[7] => mem_data_i.DATAB
dm_en_r_address[0] <= dm_en_r_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[1] <= dm_en_r_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[2] <= dm_en_r_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[3] <= dm_en_r_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[4] <= dm_en_r_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[5] <= dm_en_r_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[6] <= dm_en_r_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[7] <= dm_en_r_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_q[0] => xor_data.IN1
dm_en_r_q[1] => xor_data.IN1
dm_en_r_q[2] => xor_data.IN1
dm_en_r_q[3] => xor_data.IN1
dm_en_r_q[4] => xor_data.IN1
dm_en_r_q[5] => xor_data.IN1
dm_en_r_q[6] => xor_data.IN1
dm_en_r_q[7] => xor_data.IN1
dm_dc_address[0] <= dm_dc_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[1] <= dm_dc_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[2] <= dm_dc_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[3] <= dm_dc_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[4] <= dm_dc_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[5] <= dm_dc_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[6] <= dm_dc_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[7] <= dm_dc_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[0] <= dm_dc_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[1] <= dm_dc_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[2] <= dm_dc_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[3] <= dm_dc_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[4] <= dm_dc_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[5] <= dm_dc_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[6] <= dm_dc_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[7] <= dm_dc_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_wren <= dm_dc_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[4].dc1|rc4_key_cycle:rc4
clk => no_sol~reg0.CLK
clk => start_decrypt~reg0.CLK
clk => reset_decrypt~reg0.CLK
clk => sc_key[0]~reg0.CLK
clk => sc_key[1]~reg0.CLK
clk => sc_key[2]~reg0.CLK
clk => sc_key[3]~reg0.CLK
clk => sc_key[4]~reg0.CLK
clk => sc_key[5]~reg0.CLK
clk => sc_key[6]~reg0.CLK
clk => sc_key[7]~reg0.CLK
clk => sc_key[8]~reg0.CLK
clk => sc_key[9]~reg0.CLK
clk => sc_key[10]~reg0.CLK
clk => sc_key[11]~reg0.CLK
clk => sc_key[12]~reg0.CLK
clk => sc_key[13]~reg0.CLK
clk => sc_key[14]~reg0.CLK
clk => sc_key[15]~reg0.CLK
clk => sc_key[16]~reg0.CLK
clk => sc_key[17]~reg0.CLK
clk => sc_key[18]~reg0.CLK
clk => sc_key[19]~reg0.CLK
clk => sc_key[20]~reg0.CLK
clk => sc_key[21]~reg0.CLK
clk => sc_key[22]~reg0.CLK
clk => sc_key[23]~reg0.CLK
clk => key_count[0].CLK
clk => key_count[1].CLK
clk => key_count[2].CLK
clk => key_count[3].CLK
clk => key_count[4].CLK
clk => key_count[5].CLK
clk => key_count[6].CLK
clk => key_count[7].CLK
clk => key_count[8].CLK
clk => key_count[9].CLK
clk => key_count[10].CLK
clk => key_count[11].CLK
clk => key_count[12].CLK
clk => key_count[13].CLK
clk => key_count[14].CLK
clk => key_count[15].CLK
clk => key_count[16].CLK
clk => key_count[17].CLK
clk => key_count[18].CLK
clk => key_count[19].CLK
clk => key_count[20].CLK
clk => key_count[21].CLK
clk => key_count[22].CLK
clk => key_count[23].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
reset => key_count[0].ACLR
reset => key_count[1].ACLR
reset => key_count[2].ACLR
reset => key_count[3].ACLR
reset => key_count[4].ACLR
reset => key_count[5].ACLR
reset => key_count[6].ACLR
reset => key_count[7].ACLR
reset => key_count[8].ACLR
reset => key_count[9].ACLR
reset => key_count[10].ACLR
reset => key_count[11].ACLR
reset => key_count[12].ACLR
reset => key_count[13].ACLR
reset => key_count[14].ACLR
reset => key_count[15].ACLR
reset => key_count[16].ACLR
reset => key_count[17].ACLR
reset => key_count[18].ACLR
reset => key_count[19].ACLR
reset => key_count[20].ACLR
reset => key_count[21].ACLR
reset => key_count[22].PRESET
reset => key_count[23].ACLR
reset => state[0].PRESET
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].PRESET
reset => state[5].ACLR
reset => state[6].ACLR
start => Selector1.IN7
start => Selector3.IN9
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
dc_done => state.OUTPUTSELECT
dc_done => state.OUTPUTSELECT
dc_done => Selector2.IN5
dc_done => Selector3.IN2
dc_invalid => state.DATAA
dc_invalid => state.DATAA
sc_key[0] <= sc_key[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[1] <= sc_key[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[2] <= sc_key[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[3] <= sc_key[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[4] <= sc_key[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[5] <= sc_key[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[6] <= sc_key[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[7] <= sc_key[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[8] <= sc_key[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[9] <= sc_key[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[10] <= sc_key[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[11] <= sc_key[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[12] <= sc_key[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[13] <= sc_key[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[14] <= sc_key[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[15] <= sc_key[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[16] <= sc_key[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[17] <= sc_key[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[18] <= sc_key[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[19] <= sc_key[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[20] <= sc_key[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[21] <= sc_key[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[22] <= sc_key[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[23] <= sc_key[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_decrypt <= reset_decrypt~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_decrypt <= start_decrypt~reg0.DB_MAX_OUTPUT_PORT_TYPE
no_sol <= no_sol~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[4].dc1|select_working_mem_input:sgmi
clk => ~NO_FANOUT~
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_wren.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_wren.OUTPUTSELECT
l_address[0] => out_address.DATAB
l_address[1] => out_address.DATAB
l_address[2] => out_address.DATAB
l_address[3] => out_address.DATAB
l_address[4] => out_address.DATAB
l_address[5] => out_address.DATAB
l_address[6] => out_address.DATAB
l_address[7] => out_address.DATAB
l_data[0] => out_data.DATAB
l_data[1] => out_data.DATAB
l_data[2] => out_data.DATAB
l_data[3] => out_data.DATAB
l_data[4] => out_data.DATAB
l_data[5] => out_data.DATAB
l_data[6] => out_data.DATAB
l_data[7] => out_data.DATAB
l_wren => out_wren.DATAB
s_address[0] => out_address.DATAB
s_address[1] => out_address.DATAB
s_address[2] => out_address.DATAB
s_address[3] => out_address.DATAB
s_address[4] => out_address.DATAB
s_address[5] => out_address.DATAB
s_address[6] => out_address.DATAB
s_address[7] => out_address.DATAB
s_data[0] => out_data.DATAB
s_data[1] => out_data.DATAB
s_data[2] => out_data.DATAB
s_data[3] => out_data.DATAB
s_data[4] => out_data.DATAB
s_data[5] => out_data.DATAB
s_data[6] => out_data.DATAB
s_data[7] => out_data.DATAB
s_wren => out_wren.DATAB
dm_address[0] => out_address.DATAA
dm_address[1] => out_address.DATAA
dm_address[2] => out_address.DATAA
dm_address[3] => out_address.DATAA
dm_address[4] => out_address.DATAA
dm_address[5] => out_address.DATAA
dm_address[6] => out_address.DATAA
dm_address[7] => out_address.DATAA
dm_data[0] => out_data.DATAA
dm_data[1] => out_data.DATAA
dm_data[2] => out_data.DATAA
dm_data[3] => out_data.DATAA
dm_data[4] => out_data.DATAA
dm_data[5] => out_data.DATAA
dm_data[6] => out_data.DATAA
dm_data[7] => out_data.DATAA
dm_wren => out_wren.DATAA
out_address[0] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[1] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[2] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[3] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[4] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[5] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[6] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[7] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_wren[0] <= out_wren.DB_MAX_OUTPUT_PORT_TYPE
out_wren[1] <= <GND>
out_wren[2] <= <GND>
out_wren[3] <= <GND>
out_wren[4] <= <GND>
out_wren[5] <= <GND>
out_wren[6] <= <GND>
out_wren[7] <= <GND>


|ksa|decryption_core:decryp_core[4].dc1|s_memory:mem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ksa|decryption_core:decryp_core[4].dc1|s_memory:mem|altsyncram:altsyncram_component
wren_a => altsyncram_2d32:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2d32:auto_generated.data_a[0]
data_a[1] => altsyncram_2d32:auto_generated.data_a[1]
data_a[2] => altsyncram_2d32:auto_generated.data_a[2]
data_a[3] => altsyncram_2d32:auto_generated.data_a[3]
data_a[4] => altsyncram_2d32:auto_generated.data_a[4]
data_a[5] => altsyncram_2d32:auto_generated.data_a[5]
data_a[6] => altsyncram_2d32:auto_generated.data_a[6]
data_a[7] => altsyncram_2d32:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2d32:auto_generated.address_a[0]
address_a[1] => altsyncram_2d32:auto_generated.address_a[1]
address_a[2] => altsyncram_2d32:auto_generated.address_a[2]
address_a[3] => altsyncram_2d32:auto_generated.address_a[3]
address_a[4] => altsyncram_2d32:auto_generated.address_a[4]
address_a[5] => altsyncram_2d32:auto_generated.address_a[5]
address_a[6] => altsyncram_2d32:auto_generated.address_a[6]
address_a[7] => altsyncram_2d32:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2d32:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2d32:auto_generated.q_a[0]
q_a[1] <= altsyncram_2d32:auto_generated.q_a[1]
q_a[2] <= altsyncram_2d32:auto_generated.q_a[2]
q_a[3] <= altsyncram_2d32:auto_generated.q_a[3]
q_a[4] <= altsyncram_2d32:auto_generated.q_a[4]
q_a[5] <= altsyncram_2d32:auto_generated.q_a[5]
q_a[6] <= altsyncram_2d32:auto_generated.q_a[6]
q_a[7] <= altsyncram_2d32:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|decryption_core:decryp_core[4].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated
address_a[0] => altsyncram_dsp2:altsyncram1.address_a[0]
address_a[1] => altsyncram_dsp2:altsyncram1.address_a[1]
address_a[2] => altsyncram_dsp2:altsyncram1.address_a[2]
address_a[3] => altsyncram_dsp2:altsyncram1.address_a[3]
address_a[4] => altsyncram_dsp2:altsyncram1.address_a[4]
address_a[5] => altsyncram_dsp2:altsyncram1.address_a[5]
address_a[6] => altsyncram_dsp2:altsyncram1.address_a[6]
address_a[7] => altsyncram_dsp2:altsyncram1.address_a[7]
clock0 => altsyncram_dsp2:altsyncram1.clock0
data_a[0] => altsyncram_dsp2:altsyncram1.data_a[0]
data_a[1] => altsyncram_dsp2:altsyncram1.data_a[1]
data_a[2] => altsyncram_dsp2:altsyncram1.data_a[2]
data_a[3] => altsyncram_dsp2:altsyncram1.data_a[3]
data_a[4] => altsyncram_dsp2:altsyncram1.data_a[4]
data_a[5] => altsyncram_dsp2:altsyncram1.data_a[5]
data_a[6] => altsyncram_dsp2:altsyncram1.data_a[6]
data_a[7] => altsyncram_dsp2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_dsp2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_dsp2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_dsp2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_dsp2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_dsp2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_dsp2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_dsp2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_dsp2:altsyncram1.q_a[7]
wren_a => altsyncram_dsp2:altsyncram1.wren_a


|ksa|decryption_core:decryp_core[4].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|decryption_core:decryp_core[4].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|decryption_core:decryp_core[4].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|decryption_core:decryp_core[4].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ksa|decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component
wren_a => altsyncram_4492:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4492:auto_generated.data_a[0]
data_a[1] => altsyncram_4492:auto_generated.data_a[1]
data_a[2] => altsyncram_4492:auto_generated.data_a[2]
data_a[3] => altsyncram_4492:auto_generated.data_a[3]
data_a[4] => altsyncram_4492:auto_generated.data_a[4]
data_a[5] => altsyncram_4492:auto_generated.data_a[5]
data_a[6] => altsyncram_4492:auto_generated.data_a[6]
data_a[7] => altsyncram_4492:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4492:auto_generated.address_a[0]
address_a[1] => altsyncram_4492:auto_generated.address_a[1]
address_a[2] => altsyncram_4492:auto_generated.address_a[2]
address_a[3] => altsyncram_4492:auto_generated.address_a[3]
address_a[4] => altsyncram_4492:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4492:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4492:auto_generated.q_a[0]
q_a[1] <= altsyncram_4492:auto_generated.q_a[1]
q_a[2] <= altsyncram_4492:auto_generated.q_a[2]
q_a[3] <= altsyncram_4492:auto_generated.q_a[3]
q_a[4] <= altsyncram_4492:auto_generated.q_a[4]
q_a[5] <= altsyncram_4492:auto_generated.q_a[5]
q_a[6] <= altsyncram_4492:auto_generated.q_a[6]
q_a[7] <= altsyncram_4492:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated
address_a[0] => altsyncram_38v2:altsyncram1.address_a[0]
address_a[1] => altsyncram_38v2:altsyncram1.address_a[1]
address_a[2] => altsyncram_38v2:altsyncram1.address_a[2]
address_a[3] => altsyncram_38v2:altsyncram1.address_a[3]
address_a[4] => altsyncram_38v2:altsyncram1.address_a[4]
clock0 => altsyncram_38v2:altsyncram1.clock0
data_a[0] => altsyncram_38v2:altsyncram1.data_a[0]
data_a[1] => altsyncram_38v2:altsyncram1.data_a[1]
data_a[2] => altsyncram_38v2:altsyncram1.data_a[2]
data_a[3] => altsyncram_38v2:altsyncram1.data_a[3]
data_a[4] => altsyncram_38v2:altsyncram1.data_a[4]
data_a[5] => altsyncram_38v2:altsyncram1.data_a[5]
data_a[6] => altsyncram_38v2:altsyncram1.data_a[6]
data_a[7] => altsyncram_38v2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_38v2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_38v2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_38v2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_38v2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_38v2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_38v2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_38v2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_38v2:altsyncram1.q_a[7]
wren_a => altsyncram_38v2:altsyncram1.wren_a


|ksa|decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ksa|decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component
wren_a => altsyncram_ck32:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ck32:auto_generated.data_a[0]
data_a[1] => altsyncram_ck32:auto_generated.data_a[1]
data_a[2] => altsyncram_ck32:auto_generated.data_a[2]
data_a[3] => altsyncram_ck32:auto_generated.data_a[3]
data_a[4] => altsyncram_ck32:auto_generated.data_a[4]
data_a[5] => altsyncram_ck32:auto_generated.data_a[5]
data_a[6] => altsyncram_ck32:auto_generated.data_a[6]
data_a[7] => altsyncram_ck32:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ck32:auto_generated.address_a[0]
address_a[1] => altsyncram_ck32:auto_generated.address_a[1]
address_a[2] => altsyncram_ck32:auto_generated.address_a[2]
address_a[3] => altsyncram_ck32:auto_generated.address_a[3]
address_a[4] => altsyncram_ck32:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ck32:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ck32:auto_generated.q_a[0]
q_a[1] <= altsyncram_ck32:auto_generated.q_a[1]
q_a[2] <= altsyncram_ck32:auto_generated.q_a[2]
q_a[3] <= altsyncram_ck32:auto_generated.q_a[3]
q_a[4] <= altsyncram_ck32:auto_generated.q_a[4]
q_a[5] <= altsyncram_ck32:auto_generated.q_a[5]
q_a[6] <= altsyncram_ck32:auto_generated.q_a[6]
q_a[7] <= altsyncram_ck32:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated
address_a[0] => altsyncram_nop2:altsyncram1.address_a[0]
address_a[1] => altsyncram_nop2:altsyncram1.address_a[1]
address_a[2] => altsyncram_nop2:altsyncram1.address_a[2]
address_a[3] => altsyncram_nop2:altsyncram1.address_a[3]
address_a[4] => altsyncram_nop2:altsyncram1.address_a[4]
clock0 => altsyncram_nop2:altsyncram1.clock0
data_a[0] => altsyncram_nop2:altsyncram1.data_a[0]
data_a[1] => altsyncram_nop2:altsyncram1.data_a[1]
data_a[2] => altsyncram_nop2:altsyncram1.data_a[2]
data_a[3] => altsyncram_nop2:altsyncram1.data_a[3]
data_a[4] => altsyncram_nop2:altsyncram1.data_a[4]
data_a[5] => altsyncram_nop2:altsyncram1.data_a[5]
data_a[6] => altsyncram_nop2:altsyncram1.data_a[6]
data_a[7] => altsyncram_nop2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_nop2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_nop2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_nop2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_nop2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_nop2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_nop2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_nop2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_nop2:altsyncram1.q_a[7]
wren_a => altsyncram_nop2:altsyncram1.wren_a


|ksa|decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[4].dc1|SevenSegmentDisplayDecoder:hexDisplay0
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[4].dc1|SevenSegmentDisplayDecoder:hexDisplay1
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[4].dc1|SevenSegmentDisplayDecoder:hexDisplay2
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[4].dc1|SevenSegmentDisplayDecoder:hexDisplay3
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[4].dc1|SevenSegmentDisplayDecoder:hexDisplay4
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[4].dc1|SevenSegmentDisplayDecoder:hexDisplay5
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[5].dc1
clk => clk.IN8
reset => ~NO_FANOUT~
stop => stop.IN1
reset_key_cycle => reset_key_cycle.IN1
done <= decryption_done.DB_MAX_OUTPUT_PORT_TYPE
invalid <= rc4_key_cycle:rc4.no_sol
hex_0_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_1_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_2_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_3_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_4_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_5_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut


|ksa|decryption_core:decryp_core[5].dc1|load_mem:l_mem
clk => l_data[0]~reg0.CLK
clk => l_data[1]~reg0.CLK
clk => l_data[2]~reg0.CLK
clk => l_data[3]~reg0.CLK
clk => l_data[4]~reg0.CLK
clk => l_data[5]~reg0.CLK
clk => l_data[6]~reg0.CLK
clk => l_data[7]~reg0.CLK
clk => l_address[0]~reg0.CLK
clk => l_address[1]~reg0.CLK
clk => l_address[2]~reg0.CLK
clk => l_address[3]~reg0.CLK
clk => l_address[4]~reg0.CLK
clk => l_address[5]~reg0.CLK
clk => l_address[6]~reg0.CLK
clk => l_address[7]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => state[0].ACLR
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => l_data[0]~reg0.ENA
reset => l_address[7]~reg0.ENA
reset => l_address[6]~reg0.ENA
reset => l_address[5]~reg0.ENA
reset => l_address[4]~reg0.ENA
reset => l_address[3]~reg0.ENA
reset => l_address[2]~reg0.ENA
reset => l_address[1]~reg0.ENA
reset => l_address[0]~reg0.ENA
reset => l_data[7]~reg0.ENA
reset => l_data[6]~reg0.ENA
reset => l_data[5]~reg0.ENA
reset => l_data[4]~reg0.ENA
reset => l_data[3]~reg0.ENA
reset => l_data[2]~reg0.ENA
reset => l_data[1]~reg0.ENA
start => Mux2.IN31
l_address[0] <= l_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[1] <= l_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[2] <= l_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[3] <= l_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[4] <= l_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[5] <= l_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[6] <= l_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[7] <= l_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_wren <= state[3].DB_MAX_OUTPUT_PORT_TYPE
l_data[0] <= l_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[1] <= l_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[2] <= l_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[3] <= l_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[4] <= l_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[5] <= l_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[6] <= l_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[7] <= l_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_done <= state[4].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[5].dc1|shuffle_mem:s_mem
clk => s_wren~reg0.CLK
clk => sec_data[0].CLK
clk => sec_data[1].CLK
clk => sec_data[2].CLK
clk => sec_data[3].CLK
clk => sec_data[4].CLK
clk => sec_data[5].CLK
clk => sec_data[6].CLK
clk => sec_data[7].CLK
clk => s_data[0]~reg0.CLK
clk => s_data[1]~reg0.CLK
clk => s_data[2]~reg0.CLK
clk => s_data[3]~reg0.CLK
clk => s_data[4]~reg0.CLK
clk => s_data[5]~reg0.CLK
clk => s_data[6]~reg0.CLK
clk => s_data[7]~reg0.CLK
clk => s_address[0]~reg0.CLK
clk => s_address[1]~reg0.CLK
clk => s_address[2]~reg0.CLK
clk => s_address[3]~reg0.CLK
clk => s_address[4]~reg0.CLK
clk => s_address[5]~reg0.CLK
clk => s_address[6]~reg0.CLK
clk => s_address[7]~reg0.CLK
clk => i_mod_key_len[0].CLK
clk => i_mod_key_len[1].CLK
clk => mem_data_j[0].CLK
clk => mem_data_j[1].CLK
clk => mem_data_j[2].CLK
clk => mem_data_j[3].CLK
clk => mem_data_j[4].CLK
clk => mem_data_j[5].CLK
clk => mem_data_j[6].CLK
clk => mem_data_j[7].CLK
clk => mem_data_i[0].CLK
clk => mem_data_i[1].CLK
clk => mem_data_i[2].CLK
clk => mem_data_i[3].CLK
clk => mem_data_i[4].CLK
clk => mem_data_i[5].CLK
clk => mem_data_i[6].CLK
clk => mem_data_i[7].CLK
clk => j[0].CLK
clk => j[1].CLK
clk => j[2].CLK
clk => j[3].CLK
clk => j[4].CLK
clk => j[5].CLK
clk => j[6].CLK
clk => j[7].CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
start => Selector2.IN7
secret_key[0] => Mux7.IN3
secret_key[1] => Mux6.IN3
secret_key[2] => Mux5.IN3
secret_key[3] => Mux4.IN3
secret_key[4] => Mux3.IN3
secret_key[5] => Mux2.IN3
secret_key[6] => Mux1.IN3
secret_key[7] => Mux0.IN3
secret_key[8] => Mux7.IN2
secret_key[9] => Mux6.IN2
secret_key[10] => Mux5.IN2
secret_key[11] => Mux4.IN2
secret_key[12] => Mux3.IN2
secret_key[13] => Mux2.IN2
secret_key[14] => Mux1.IN2
secret_key[15] => Mux0.IN2
secret_key[16] => Mux7.IN1
secret_key[17] => Mux6.IN1
secret_key[18] => Mux5.IN1
secret_key[19] => Mux4.IN1
secret_key[20] => Mux3.IN1
secret_key[21] => Mux2.IN1
secret_key[22] => Mux1.IN1
secret_key[23] => Mux0.IN1
reset => i_mod_key_len[0].ACLR
reset => i_mod_key_len[1].ACLR
reset => mem_data_j[0].ACLR
reset => mem_data_j[1].ACLR
reset => mem_data_j[2].ACLR
reset => mem_data_j[3].ACLR
reset => mem_data_j[4].ACLR
reset => mem_data_j[5].ACLR
reset => mem_data_j[6].ACLR
reset => mem_data_j[7].ACLR
reset => mem_data_i[0].ACLR
reset => mem_data_i[1].ACLR
reset => mem_data_i[2].ACLR
reset => mem_data_i[3].ACLR
reset => mem_data_i[4].ACLR
reset => mem_data_i[5].ACLR
reset => mem_data_i[6].ACLR
reset => mem_data_i[7].ACLR
reset => j[0].ACLR
reset => j[1].ACLR
reset => j[2].ACLR
reset => j[3].ACLR
reset => j[4].ACLR
reset => j[5].ACLR
reset => j[6].ACLR
reset => j[7].ACLR
reset => i[0].ACLR
reset => i[1].ACLR
reset => i[2].ACLR
reset => i[3].ACLR
reset => i[4].ACLR
reset => i[5].ACLR
reset => i[6].ACLR
reset => i[7].ACLR
reset => state[0].ACLR
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].ACLR
reset => state[6].ACLR
reset => s_address[7]~reg0.ENA
reset => s_address[6]~reg0.ENA
reset => s_address[5]~reg0.ENA
reset => s_address[4]~reg0.ENA
reset => s_address[3]~reg0.ENA
reset => s_address[2]~reg0.ENA
reset => s_address[1]~reg0.ENA
reset => s_address[0]~reg0.ENA
reset => s_data[7]~reg0.ENA
reset => s_data[6]~reg0.ENA
reset => s_data[5]~reg0.ENA
reset => s_data[4]~reg0.ENA
reset => s_data[3]~reg0.ENA
reset => s_data[2]~reg0.ENA
reset => s_data[1]~reg0.ENA
reset => s_data[0]~reg0.ENA
reset => sec_data[7].ENA
reset => sec_data[6].ENA
reset => sec_data[5].ENA
reset => sec_data[4].ENA
reset => sec_data[3].ENA
reset => sec_data[2].ENA
reset => sec_data[1].ENA
reset => sec_data[0].ENA
s_done <= state[6].DB_MAX_OUTPUT_PORT_TYPE
s_q[0] => mem_data_i[0].DATAIN
s_q[0] => mem_data_j[0].DATAIN
s_q[1] => mem_data_i[1].DATAIN
s_q[1] => mem_data_j[1].DATAIN
s_q[2] => mem_data_i[2].DATAIN
s_q[2] => mem_data_j[2].DATAIN
s_q[3] => mem_data_i[3].DATAIN
s_q[3] => mem_data_j[3].DATAIN
s_q[4] => mem_data_i[4].DATAIN
s_q[4] => mem_data_j[4].DATAIN
s_q[5] => mem_data_i[5].DATAIN
s_q[5] => mem_data_j[5].DATAIN
s_q[6] => mem_data_i[6].DATAIN
s_q[6] => mem_data_j[6].DATAIN
s_q[7] => mem_data_i[7].DATAIN
s_q[7] => mem_data_j[7].DATAIN
s_address[0] <= s_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[1] <= s_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[2] <= s_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[3] <= s_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[4] <= s_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[5] <= s_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[6] <= s_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[7] <= s_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[0] <= s_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[1] <= s_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[2] <= s_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[3] <= s_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[4] <= s_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[5] <= s_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[6] <= s_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[7] <= s_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_wren <= s_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[5].dc1|decrypt_msg:dc_msg
clk => dm_dc_wren~reg0.CLK
clk => dm_w_wren~reg0.CLK
clk => mem_data_i[0].CLK
clk => mem_data_i[1].CLK
clk => mem_data_i[2].CLK
clk => mem_data_i[3].CLK
clk => mem_data_i[4].CLK
clk => mem_data_i[5].CLK
clk => mem_data_i[6].CLK
clk => mem_data_i[7].CLK
clk => mem_data_j[0].CLK
clk => mem_data_j[1].CLK
clk => mem_data_j[2].CLK
clk => mem_data_j[3].CLK
clk => mem_data_j[4].CLK
clk => mem_data_j[5].CLK
clk => mem_data_j[6].CLK
clk => mem_data_j[7].CLK
clk => xor_data[0].CLK
clk => xor_data[1].CLK
clk => xor_data[2].CLK
clk => xor_data[3].CLK
clk => xor_data[4].CLK
clk => xor_data[5].CLK
clk => xor_data[6].CLK
clk => xor_data[7].CLK
clk => dm_dc_data[0]~reg0.CLK
clk => dm_dc_data[1]~reg0.CLK
clk => dm_dc_data[2]~reg0.CLK
clk => dm_dc_data[3]~reg0.CLK
clk => dm_dc_data[4]~reg0.CLK
clk => dm_dc_data[5]~reg0.CLK
clk => dm_dc_data[6]~reg0.CLK
clk => dm_dc_data[7]~reg0.CLK
clk => dm_w_data[0]~reg0.CLK
clk => dm_w_data[1]~reg0.CLK
clk => dm_w_data[2]~reg0.CLK
clk => dm_w_data[3]~reg0.CLK
clk => dm_w_data[4]~reg0.CLK
clk => dm_w_data[5]~reg0.CLK
clk => dm_w_data[6]~reg0.CLK
clk => dm_w_data[7]~reg0.CLK
clk => dm_en_r_address[0]~reg0.CLK
clk => dm_en_r_address[1]~reg0.CLK
clk => dm_en_r_address[2]~reg0.CLK
clk => dm_en_r_address[3]~reg0.CLK
clk => dm_en_r_address[4]~reg0.CLK
clk => dm_en_r_address[5]~reg0.CLK
clk => dm_en_r_address[6]~reg0.CLK
clk => dm_en_r_address[7]~reg0.CLK
clk => dm_dc_address[0]~reg0.CLK
clk => dm_dc_address[1]~reg0.CLK
clk => dm_dc_address[2]~reg0.CLK
clk => dm_dc_address[3]~reg0.CLK
clk => dm_dc_address[4]~reg0.CLK
clk => dm_dc_address[5]~reg0.CLK
clk => dm_dc_address[6]~reg0.CLK
clk => dm_dc_address[7]~reg0.CLK
clk => dm_w_address[0]~reg0.CLK
clk => dm_w_address[1]~reg0.CLK
clk => dm_w_address[2]~reg0.CLK
clk => dm_w_address[3]~reg0.CLK
clk => dm_w_address[4]~reg0.CLK
clk => dm_w_address[5]~reg0.CLK
clk => dm_w_address[6]~reg0.CLK
clk => dm_w_address[7]~reg0.CLK
clk => j[0].CLK
clk => j[1].CLK
clk => j[2].CLK
clk => j[3].CLK
clk => j[4].CLK
clk => j[5].CLK
clk => j[6].CLK
clk => j[7].CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => k[0].CLK
clk => k[1].CLK
clk => k[2].CLK
clk => k[3].CLK
clk => k[4].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
reset => j[0].ACLR
reset => j[1].ACLR
reset => j[2].ACLR
reset => j[3].ACLR
reset => j[4].ACLR
reset => j[5].ACLR
reset => j[6].ACLR
reset => j[7].ACLR
reset => i[0].ACLR
reset => i[1].ACLR
reset => i[2].ACLR
reset => i[3].ACLR
reset => i[4].ACLR
reset => i[5].ACLR
reset => i[6].ACLR
reset => i[7].ACLR
reset => k[0].ACLR
reset => k[1].ACLR
reset => k[2].ACLR
reset => k[3].ACLR
reset => k[4].ACLR
reset => state[0].PRESET
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].ACLR
reset => state[6].ACLR
reset => state[7].ACLR
reset => state[8].ACLR
reset => dm_w_address[7]~reg0.ENA
reset => dm_w_address[6]~reg0.ENA
reset => dm_w_address[5]~reg0.ENA
reset => dm_w_address[4]~reg0.ENA
reset => dm_w_address[3]~reg0.ENA
reset => dm_w_address[2]~reg0.ENA
reset => dm_w_address[1]~reg0.ENA
reset => dm_w_address[0]~reg0.ENA
reset => dm_dc_address[7]~reg0.ENA
reset => dm_dc_address[6]~reg0.ENA
reset => dm_dc_address[5]~reg0.ENA
reset => dm_dc_address[4]~reg0.ENA
reset => dm_dc_address[3]~reg0.ENA
reset => dm_dc_address[2]~reg0.ENA
reset => dm_dc_address[1]~reg0.ENA
reset => dm_dc_address[0]~reg0.ENA
reset => dm_en_r_address[7]~reg0.ENA
reset => dm_en_r_address[6]~reg0.ENA
reset => dm_en_r_address[5]~reg0.ENA
reset => dm_en_r_address[4]~reg0.ENA
reset => dm_en_r_address[3]~reg0.ENA
reset => dm_en_r_address[2]~reg0.ENA
reset => dm_en_r_address[1]~reg0.ENA
reset => dm_en_r_address[0]~reg0.ENA
reset => dm_w_data[7]~reg0.ENA
reset => dm_w_data[6]~reg0.ENA
reset => dm_w_data[5]~reg0.ENA
reset => dm_w_data[4]~reg0.ENA
reset => dm_w_data[3]~reg0.ENA
reset => dm_w_data[2]~reg0.ENA
reset => dm_w_data[1]~reg0.ENA
reset => dm_w_data[0]~reg0.ENA
reset => dm_dc_data[7]~reg0.ENA
reset => dm_dc_data[6]~reg0.ENA
reset => dm_dc_data[5]~reg0.ENA
reset => dm_dc_data[4]~reg0.ENA
reset => dm_dc_data[3]~reg0.ENA
reset => dm_dc_data[2]~reg0.ENA
reset => dm_dc_data[1]~reg0.ENA
reset => dm_dc_data[0]~reg0.ENA
reset => xor_data[7].ENA
reset => xor_data[6].ENA
reset => xor_data[5].ENA
reset => xor_data[4].ENA
reset => xor_data[3].ENA
reset => xor_data[2].ENA
reset => xor_data[1].ENA
reset => xor_data[0].ENA
reset => mem_data_j[7].ENA
reset => mem_data_j[6].ENA
reset => mem_data_j[5].ENA
reset => mem_data_j[4].ENA
reset => mem_data_j[3].ENA
reset => mem_data_j[2].ENA
reset => mem_data_j[1].ENA
reset => mem_data_j[0].ENA
reset => mem_data_i[7].ENA
reset => mem_data_i[6].ENA
reset => mem_data_i[5].ENA
reset => mem_data_i[4].ENA
reset => mem_data_i[3].ENA
reset => mem_data_i[2].ENA
reset => mem_data_i[1].ENA
reset => mem_data_i[0].ENA
start => Selector4.IN5
start => Selector5.IN2
dm_done <= state[7].DB_MAX_OUTPUT_PORT_TYPE
dm_invalid <= state[8].DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[0] <= dm_w_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[1] <= dm_w_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[2] <= dm_w_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[3] <= dm_w_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[4] <= dm_w_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[5] <= dm_w_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[6] <= dm_w_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[7] <= dm_w_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[0] <= dm_w_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[1] <= dm_w_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[2] <= dm_w_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[3] <= dm_w_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[4] <= dm_w_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[5] <= dm_w_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[6] <= dm_w_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[7] <= dm_w_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_wren <= dm_w_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_q[0] => xor_data.IN0
dm_w_q[0] => mem_data_j.DATAB
dm_w_q[0] => mem_data_i.DATAB
dm_w_q[1] => xor_data.IN0
dm_w_q[1] => mem_data_j.DATAB
dm_w_q[1] => mem_data_i.DATAB
dm_w_q[2] => xor_data.IN0
dm_w_q[2] => mem_data_j.DATAB
dm_w_q[2] => mem_data_i.DATAB
dm_w_q[3] => xor_data.IN0
dm_w_q[3] => mem_data_j.DATAB
dm_w_q[3] => mem_data_i.DATAB
dm_w_q[4] => xor_data.IN0
dm_w_q[4] => mem_data_j.DATAB
dm_w_q[4] => mem_data_i.DATAB
dm_w_q[5] => xor_data.IN0
dm_w_q[5] => mem_data_j.DATAB
dm_w_q[5] => mem_data_i.DATAB
dm_w_q[6] => xor_data.IN0
dm_w_q[6] => mem_data_j.DATAB
dm_w_q[6] => mem_data_i.DATAB
dm_w_q[7] => xor_data.IN0
dm_w_q[7] => mem_data_j.DATAB
dm_w_q[7] => mem_data_i.DATAB
dm_en_r_address[0] <= dm_en_r_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[1] <= dm_en_r_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[2] <= dm_en_r_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[3] <= dm_en_r_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[4] <= dm_en_r_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[5] <= dm_en_r_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[6] <= dm_en_r_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[7] <= dm_en_r_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_q[0] => xor_data.IN1
dm_en_r_q[1] => xor_data.IN1
dm_en_r_q[2] => xor_data.IN1
dm_en_r_q[3] => xor_data.IN1
dm_en_r_q[4] => xor_data.IN1
dm_en_r_q[5] => xor_data.IN1
dm_en_r_q[6] => xor_data.IN1
dm_en_r_q[7] => xor_data.IN1
dm_dc_address[0] <= dm_dc_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[1] <= dm_dc_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[2] <= dm_dc_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[3] <= dm_dc_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[4] <= dm_dc_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[5] <= dm_dc_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[6] <= dm_dc_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[7] <= dm_dc_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[0] <= dm_dc_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[1] <= dm_dc_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[2] <= dm_dc_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[3] <= dm_dc_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[4] <= dm_dc_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[5] <= dm_dc_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[6] <= dm_dc_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[7] <= dm_dc_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_wren <= dm_dc_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[5].dc1|rc4_key_cycle:rc4
clk => no_sol~reg0.CLK
clk => start_decrypt~reg0.CLK
clk => reset_decrypt~reg0.CLK
clk => sc_key[0]~reg0.CLK
clk => sc_key[1]~reg0.CLK
clk => sc_key[2]~reg0.CLK
clk => sc_key[3]~reg0.CLK
clk => sc_key[4]~reg0.CLK
clk => sc_key[5]~reg0.CLK
clk => sc_key[6]~reg0.CLK
clk => sc_key[7]~reg0.CLK
clk => sc_key[8]~reg0.CLK
clk => sc_key[9]~reg0.CLK
clk => sc_key[10]~reg0.CLK
clk => sc_key[11]~reg0.CLK
clk => sc_key[12]~reg0.CLK
clk => sc_key[13]~reg0.CLK
clk => sc_key[14]~reg0.CLK
clk => sc_key[15]~reg0.CLK
clk => sc_key[16]~reg0.CLK
clk => sc_key[17]~reg0.CLK
clk => sc_key[18]~reg0.CLK
clk => sc_key[19]~reg0.CLK
clk => sc_key[20]~reg0.CLK
clk => sc_key[21]~reg0.CLK
clk => sc_key[22]~reg0.CLK
clk => sc_key[23]~reg0.CLK
clk => key_count[0].CLK
clk => key_count[1].CLK
clk => key_count[2].CLK
clk => key_count[3].CLK
clk => key_count[4].CLK
clk => key_count[5].CLK
clk => key_count[6].CLK
clk => key_count[7].CLK
clk => key_count[8].CLK
clk => key_count[9].CLK
clk => key_count[10].CLK
clk => key_count[11].CLK
clk => key_count[12].CLK
clk => key_count[13].CLK
clk => key_count[14].CLK
clk => key_count[15].CLK
clk => key_count[16].CLK
clk => key_count[17].CLK
clk => key_count[18].CLK
clk => key_count[19].CLK
clk => key_count[20].CLK
clk => key_count[21].CLK
clk => key_count[22].CLK
clk => key_count[23].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
reset => key_count[0].ACLR
reset => key_count[1].ACLR
reset => key_count[2].ACLR
reset => key_count[3].ACLR
reset => key_count[4].ACLR
reset => key_count[5].ACLR
reset => key_count[6].ACLR
reset => key_count[7].ACLR
reset => key_count[8].ACLR
reset => key_count[9].ACLR
reset => key_count[10].ACLR
reset => key_count[11].ACLR
reset => key_count[12].ACLR
reset => key_count[13].ACLR
reset => key_count[14].ACLR
reset => key_count[15].ACLR
reset => key_count[16].ACLR
reset => key_count[17].ACLR
reset => key_count[18].ACLR
reset => key_count[19].ACLR
reset => key_count[20].PRESET
reset => key_count[21].ACLR
reset => key_count[22].PRESET
reset => key_count[23].ACLR
reset => state[0].PRESET
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].PRESET
reset => state[5].ACLR
reset => state[6].ACLR
start => Selector1.IN7
start => Selector3.IN9
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
dc_done => state.OUTPUTSELECT
dc_done => state.OUTPUTSELECT
dc_done => Selector2.IN5
dc_done => Selector3.IN2
dc_invalid => state.DATAA
dc_invalid => state.DATAA
sc_key[0] <= sc_key[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[1] <= sc_key[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[2] <= sc_key[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[3] <= sc_key[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[4] <= sc_key[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[5] <= sc_key[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[6] <= sc_key[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[7] <= sc_key[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[8] <= sc_key[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[9] <= sc_key[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[10] <= sc_key[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[11] <= sc_key[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[12] <= sc_key[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[13] <= sc_key[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[14] <= sc_key[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[15] <= sc_key[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[16] <= sc_key[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[17] <= sc_key[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[18] <= sc_key[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[19] <= sc_key[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[20] <= sc_key[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[21] <= sc_key[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[22] <= sc_key[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[23] <= sc_key[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_decrypt <= reset_decrypt~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_decrypt <= start_decrypt~reg0.DB_MAX_OUTPUT_PORT_TYPE
no_sol <= no_sol~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[5].dc1|select_working_mem_input:sgmi
clk => ~NO_FANOUT~
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_wren.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_wren.OUTPUTSELECT
l_address[0] => out_address.DATAB
l_address[1] => out_address.DATAB
l_address[2] => out_address.DATAB
l_address[3] => out_address.DATAB
l_address[4] => out_address.DATAB
l_address[5] => out_address.DATAB
l_address[6] => out_address.DATAB
l_address[7] => out_address.DATAB
l_data[0] => out_data.DATAB
l_data[1] => out_data.DATAB
l_data[2] => out_data.DATAB
l_data[3] => out_data.DATAB
l_data[4] => out_data.DATAB
l_data[5] => out_data.DATAB
l_data[6] => out_data.DATAB
l_data[7] => out_data.DATAB
l_wren => out_wren.DATAB
s_address[0] => out_address.DATAB
s_address[1] => out_address.DATAB
s_address[2] => out_address.DATAB
s_address[3] => out_address.DATAB
s_address[4] => out_address.DATAB
s_address[5] => out_address.DATAB
s_address[6] => out_address.DATAB
s_address[7] => out_address.DATAB
s_data[0] => out_data.DATAB
s_data[1] => out_data.DATAB
s_data[2] => out_data.DATAB
s_data[3] => out_data.DATAB
s_data[4] => out_data.DATAB
s_data[5] => out_data.DATAB
s_data[6] => out_data.DATAB
s_data[7] => out_data.DATAB
s_wren => out_wren.DATAB
dm_address[0] => out_address.DATAA
dm_address[1] => out_address.DATAA
dm_address[2] => out_address.DATAA
dm_address[3] => out_address.DATAA
dm_address[4] => out_address.DATAA
dm_address[5] => out_address.DATAA
dm_address[6] => out_address.DATAA
dm_address[7] => out_address.DATAA
dm_data[0] => out_data.DATAA
dm_data[1] => out_data.DATAA
dm_data[2] => out_data.DATAA
dm_data[3] => out_data.DATAA
dm_data[4] => out_data.DATAA
dm_data[5] => out_data.DATAA
dm_data[6] => out_data.DATAA
dm_data[7] => out_data.DATAA
dm_wren => out_wren.DATAA
out_address[0] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[1] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[2] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[3] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[4] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[5] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[6] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[7] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_wren[0] <= out_wren.DB_MAX_OUTPUT_PORT_TYPE
out_wren[1] <= <GND>
out_wren[2] <= <GND>
out_wren[3] <= <GND>
out_wren[4] <= <GND>
out_wren[5] <= <GND>
out_wren[6] <= <GND>
out_wren[7] <= <GND>


|ksa|decryption_core:decryp_core[5].dc1|s_memory:mem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ksa|decryption_core:decryp_core[5].dc1|s_memory:mem|altsyncram:altsyncram_component
wren_a => altsyncram_2d32:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2d32:auto_generated.data_a[0]
data_a[1] => altsyncram_2d32:auto_generated.data_a[1]
data_a[2] => altsyncram_2d32:auto_generated.data_a[2]
data_a[3] => altsyncram_2d32:auto_generated.data_a[3]
data_a[4] => altsyncram_2d32:auto_generated.data_a[4]
data_a[5] => altsyncram_2d32:auto_generated.data_a[5]
data_a[6] => altsyncram_2d32:auto_generated.data_a[6]
data_a[7] => altsyncram_2d32:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2d32:auto_generated.address_a[0]
address_a[1] => altsyncram_2d32:auto_generated.address_a[1]
address_a[2] => altsyncram_2d32:auto_generated.address_a[2]
address_a[3] => altsyncram_2d32:auto_generated.address_a[3]
address_a[4] => altsyncram_2d32:auto_generated.address_a[4]
address_a[5] => altsyncram_2d32:auto_generated.address_a[5]
address_a[6] => altsyncram_2d32:auto_generated.address_a[6]
address_a[7] => altsyncram_2d32:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2d32:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2d32:auto_generated.q_a[0]
q_a[1] <= altsyncram_2d32:auto_generated.q_a[1]
q_a[2] <= altsyncram_2d32:auto_generated.q_a[2]
q_a[3] <= altsyncram_2d32:auto_generated.q_a[3]
q_a[4] <= altsyncram_2d32:auto_generated.q_a[4]
q_a[5] <= altsyncram_2d32:auto_generated.q_a[5]
q_a[6] <= altsyncram_2d32:auto_generated.q_a[6]
q_a[7] <= altsyncram_2d32:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|decryption_core:decryp_core[5].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated
address_a[0] => altsyncram_dsp2:altsyncram1.address_a[0]
address_a[1] => altsyncram_dsp2:altsyncram1.address_a[1]
address_a[2] => altsyncram_dsp2:altsyncram1.address_a[2]
address_a[3] => altsyncram_dsp2:altsyncram1.address_a[3]
address_a[4] => altsyncram_dsp2:altsyncram1.address_a[4]
address_a[5] => altsyncram_dsp2:altsyncram1.address_a[5]
address_a[6] => altsyncram_dsp2:altsyncram1.address_a[6]
address_a[7] => altsyncram_dsp2:altsyncram1.address_a[7]
clock0 => altsyncram_dsp2:altsyncram1.clock0
data_a[0] => altsyncram_dsp2:altsyncram1.data_a[0]
data_a[1] => altsyncram_dsp2:altsyncram1.data_a[1]
data_a[2] => altsyncram_dsp2:altsyncram1.data_a[2]
data_a[3] => altsyncram_dsp2:altsyncram1.data_a[3]
data_a[4] => altsyncram_dsp2:altsyncram1.data_a[4]
data_a[5] => altsyncram_dsp2:altsyncram1.data_a[5]
data_a[6] => altsyncram_dsp2:altsyncram1.data_a[6]
data_a[7] => altsyncram_dsp2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_dsp2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_dsp2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_dsp2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_dsp2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_dsp2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_dsp2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_dsp2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_dsp2:altsyncram1.q_a[7]
wren_a => altsyncram_dsp2:altsyncram1.wren_a


|ksa|decryption_core:decryp_core[5].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|decryption_core:decryp_core[5].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|decryption_core:decryp_core[5].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|decryption_core:decryp_core[5].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ksa|decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component
wren_a => altsyncram_4492:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4492:auto_generated.data_a[0]
data_a[1] => altsyncram_4492:auto_generated.data_a[1]
data_a[2] => altsyncram_4492:auto_generated.data_a[2]
data_a[3] => altsyncram_4492:auto_generated.data_a[3]
data_a[4] => altsyncram_4492:auto_generated.data_a[4]
data_a[5] => altsyncram_4492:auto_generated.data_a[5]
data_a[6] => altsyncram_4492:auto_generated.data_a[6]
data_a[7] => altsyncram_4492:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4492:auto_generated.address_a[0]
address_a[1] => altsyncram_4492:auto_generated.address_a[1]
address_a[2] => altsyncram_4492:auto_generated.address_a[2]
address_a[3] => altsyncram_4492:auto_generated.address_a[3]
address_a[4] => altsyncram_4492:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4492:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4492:auto_generated.q_a[0]
q_a[1] <= altsyncram_4492:auto_generated.q_a[1]
q_a[2] <= altsyncram_4492:auto_generated.q_a[2]
q_a[3] <= altsyncram_4492:auto_generated.q_a[3]
q_a[4] <= altsyncram_4492:auto_generated.q_a[4]
q_a[5] <= altsyncram_4492:auto_generated.q_a[5]
q_a[6] <= altsyncram_4492:auto_generated.q_a[6]
q_a[7] <= altsyncram_4492:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated
address_a[0] => altsyncram_38v2:altsyncram1.address_a[0]
address_a[1] => altsyncram_38v2:altsyncram1.address_a[1]
address_a[2] => altsyncram_38v2:altsyncram1.address_a[2]
address_a[3] => altsyncram_38v2:altsyncram1.address_a[3]
address_a[4] => altsyncram_38v2:altsyncram1.address_a[4]
clock0 => altsyncram_38v2:altsyncram1.clock0
data_a[0] => altsyncram_38v2:altsyncram1.data_a[0]
data_a[1] => altsyncram_38v2:altsyncram1.data_a[1]
data_a[2] => altsyncram_38v2:altsyncram1.data_a[2]
data_a[3] => altsyncram_38v2:altsyncram1.data_a[3]
data_a[4] => altsyncram_38v2:altsyncram1.data_a[4]
data_a[5] => altsyncram_38v2:altsyncram1.data_a[5]
data_a[6] => altsyncram_38v2:altsyncram1.data_a[6]
data_a[7] => altsyncram_38v2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_38v2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_38v2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_38v2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_38v2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_38v2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_38v2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_38v2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_38v2:altsyncram1.q_a[7]
wren_a => altsyncram_38v2:altsyncram1.wren_a


|ksa|decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ksa|decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component
wren_a => altsyncram_ck32:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ck32:auto_generated.data_a[0]
data_a[1] => altsyncram_ck32:auto_generated.data_a[1]
data_a[2] => altsyncram_ck32:auto_generated.data_a[2]
data_a[3] => altsyncram_ck32:auto_generated.data_a[3]
data_a[4] => altsyncram_ck32:auto_generated.data_a[4]
data_a[5] => altsyncram_ck32:auto_generated.data_a[5]
data_a[6] => altsyncram_ck32:auto_generated.data_a[6]
data_a[7] => altsyncram_ck32:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ck32:auto_generated.address_a[0]
address_a[1] => altsyncram_ck32:auto_generated.address_a[1]
address_a[2] => altsyncram_ck32:auto_generated.address_a[2]
address_a[3] => altsyncram_ck32:auto_generated.address_a[3]
address_a[4] => altsyncram_ck32:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ck32:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ck32:auto_generated.q_a[0]
q_a[1] <= altsyncram_ck32:auto_generated.q_a[1]
q_a[2] <= altsyncram_ck32:auto_generated.q_a[2]
q_a[3] <= altsyncram_ck32:auto_generated.q_a[3]
q_a[4] <= altsyncram_ck32:auto_generated.q_a[4]
q_a[5] <= altsyncram_ck32:auto_generated.q_a[5]
q_a[6] <= altsyncram_ck32:auto_generated.q_a[6]
q_a[7] <= altsyncram_ck32:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated
address_a[0] => altsyncram_nop2:altsyncram1.address_a[0]
address_a[1] => altsyncram_nop2:altsyncram1.address_a[1]
address_a[2] => altsyncram_nop2:altsyncram1.address_a[2]
address_a[3] => altsyncram_nop2:altsyncram1.address_a[3]
address_a[4] => altsyncram_nop2:altsyncram1.address_a[4]
clock0 => altsyncram_nop2:altsyncram1.clock0
data_a[0] => altsyncram_nop2:altsyncram1.data_a[0]
data_a[1] => altsyncram_nop2:altsyncram1.data_a[1]
data_a[2] => altsyncram_nop2:altsyncram1.data_a[2]
data_a[3] => altsyncram_nop2:altsyncram1.data_a[3]
data_a[4] => altsyncram_nop2:altsyncram1.data_a[4]
data_a[5] => altsyncram_nop2:altsyncram1.data_a[5]
data_a[6] => altsyncram_nop2:altsyncram1.data_a[6]
data_a[7] => altsyncram_nop2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_nop2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_nop2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_nop2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_nop2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_nop2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_nop2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_nop2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_nop2:altsyncram1.q_a[7]
wren_a => altsyncram_nop2:altsyncram1.wren_a


|ksa|decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[5].dc1|SevenSegmentDisplayDecoder:hexDisplay0
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[5].dc1|SevenSegmentDisplayDecoder:hexDisplay1
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[5].dc1|SevenSegmentDisplayDecoder:hexDisplay2
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[5].dc1|SevenSegmentDisplayDecoder:hexDisplay3
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[5].dc1|SevenSegmentDisplayDecoder:hexDisplay4
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[5].dc1|SevenSegmentDisplayDecoder:hexDisplay5
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[6].dc1
clk => clk.IN8
reset => ~NO_FANOUT~
stop => stop.IN1
reset_key_cycle => reset_key_cycle.IN1
done <= decryption_done.DB_MAX_OUTPUT_PORT_TYPE
invalid <= rc4_key_cycle:rc4.no_sol
hex_0_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_1_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_2_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_3_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_4_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_5_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut


|ksa|decryption_core:decryp_core[6].dc1|load_mem:l_mem
clk => l_data[0]~reg0.CLK
clk => l_data[1]~reg0.CLK
clk => l_data[2]~reg0.CLK
clk => l_data[3]~reg0.CLK
clk => l_data[4]~reg0.CLK
clk => l_data[5]~reg0.CLK
clk => l_data[6]~reg0.CLK
clk => l_data[7]~reg0.CLK
clk => l_address[0]~reg0.CLK
clk => l_address[1]~reg0.CLK
clk => l_address[2]~reg0.CLK
clk => l_address[3]~reg0.CLK
clk => l_address[4]~reg0.CLK
clk => l_address[5]~reg0.CLK
clk => l_address[6]~reg0.CLK
clk => l_address[7]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => state[0].ACLR
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => l_data[0]~reg0.ENA
reset => l_address[7]~reg0.ENA
reset => l_address[6]~reg0.ENA
reset => l_address[5]~reg0.ENA
reset => l_address[4]~reg0.ENA
reset => l_address[3]~reg0.ENA
reset => l_address[2]~reg0.ENA
reset => l_address[1]~reg0.ENA
reset => l_address[0]~reg0.ENA
reset => l_data[7]~reg0.ENA
reset => l_data[6]~reg0.ENA
reset => l_data[5]~reg0.ENA
reset => l_data[4]~reg0.ENA
reset => l_data[3]~reg0.ENA
reset => l_data[2]~reg0.ENA
reset => l_data[1]~reg0.ENA
start => Mux2.IN31
l_address[0] <= l_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[1] <= l_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[2] <= l_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[3] <= l_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[4] <= l_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[5] <= l_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[6] <= l_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[7] <= l_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_wren <= state[3].DB_MAX_OUTPUT_PORT_TYPE
l_data[0] <= l_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[1] <= l_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[2] <= l_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[3] <= l_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[4] <= l_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[5] <= l_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[6] <= l_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[7] <= l_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_done <= state[4].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[6].dc1|shuffle_mem:s_mem
clk => s_wren~reg0.CLK
clk => sec_data[0].CLK
clk => sec_data[1].CLK
clk => sec_data[2].CLK
clk => sec_data[3].CLK
clk => sec_data[4].CLK
clk => sec_data[5].CLK
clk => sec_data[6].CLK
clk => sec_data[7].CLK
clk => s_data[0]~reg0.CLK
clk => s_data[1]~reg0.CLK
clk => s_data[2]~reg0.CLK
clk => s_data[3]~reg0.CLK
clk => s_data[4]~reg0.CLK
clk => s_data[5]~reg0.CLK
clk => s_data[6]~reg0.CLK
clk => s_data[7]~reg0.CLK
clk => s_address[0]~reg0.CLK
clk => s_address[1]~reg0.CLK
clk => s_address[2]~reg0.CLK
clk => s_address[3]~reg0.CLK
clk => s_address[4]~reg0.CLK
clk => s_address[5]~reg0.CLK
clk => s_address[6]~reg0.CLK
clk => s_address[7]~reg0.CLK
clk => i_mod_key_len[0].CLK
clk => i_mod_key_len[1].CLK
clk => mem_data_j[0].CLK
clk => mem_data_j[1].CLK
clk => mem_data_j[2].CLK
clk => mem_data_j[3].CLK
clk => mem_data_j[4].CLK
clk => mem_data_j[5].CLK
clk => mem_data_j[6].CLK
clk => mem_data_j[7].CLK
clk => mem_data_i[0].CLK
clk => mem_data_i[1].CLK
clk => mem_data_i[2].CLK
clk => mem_data_i[3].CLK
clk => mem_data_i[4].CLK
clk => mem_data_i[5].CLK
clk => mem_data_i[6].CLK
clk => mem_data_i[7].CLK
clk => j[0].CLK
clk => j[1].CLK
clk => j[2].CLK
clk => j[3].CLK
clk => j[4].CLK
clk => j[5].CLK
clk => j[6].CLK
clk => j[7].CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
start => Selector2.IN7
secret_key[0] => Mux7.IN3
secret_key[1] => Mux6.IN3
secret_key[2] => Mux5.IN3
secret_key[3] => Mux4.IN3
secret_key[4] => Mux3.IN3
secret_key[5] => Mux2.IN3
secret_key[6] => Mux1.IN3
secret_key[7] => Mux0.IN3
secret_key[8] => Mux7.IN2
secret_key[9] => Mux6.IN2
secret_key[10] => Mux5.IN2
secret_key[11] => Mux4.IN2
secret_key[12] => Mux3.IN2
secret_key[13] => Mux2.IN2
secret_key[14] => Mux1.IN2
secret_key[15] => Mux0.IN2
secret_key[16] => Mux7.IN1
secret_key[17] => Mux6.IN1
secret_key[18] => Mux5.IN1
secret_key[19] => Mux4.IN1
secret_key[20] => Mux3.IN1
secret_key[21] => Mux2.IN1
secret_key[22] => Mux1.IN1
secret_key[23] => Mux0.IN1
reset => i_mod_key_len[0].ACLR
reset => i_mod_key_len[1].ACLR
reset => mem_data_j[0].ACLR
reset => mem_data_j[1].ACLR
reset => mem_data_j[2].ACLR
reset => mem_data_j[3].ACLR
reset => mem_data_j[4].ACLR
reset => mem_data_j[5].ACLR
reset => mem_data_j[6].ACLR
reset => mem_data_j[7].ACLR
reset => mem_data_i[0].ACLR
reset => mem_data_i[1].ACLR
reset => mem_data_i[2].ACLR
reset => mem_data_i[3].ACLR
reset => mem_data_i[4].ACLR
reset => mem_data_i[5].ACLR
reset => mem_data_i[6].ACLR
reset => mem_data_i[7].ACLR
reset => j[0].ACLR
reset => j[1].ACLR
reset => j[2].ACLR
reset => j[3].ACLR
reset => j[4].ACLR
reset => j[5].ACLR
reset => j[6].ACLR
reset => j[7].ACLR
reset => i[0].ACLR
reset => i[1].ACLR
reset => i[2].ACLR
reset => i[3].ACLR
reset => i[4].ACLR
reset => i[5].ACLR
reset => i[6].ACLR
reset => i[7].ACLR
reset => state[0].ACLR
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].ACLR
reset => state[6].ACLR
reset => s_address[7]~reg0.ENA
reset => s_address[6]~reg0.ENA
reset => s_address[5]~reg0.ENA
reset => s_address[4]~reg0.ENA
reset => s_address[3]~reg0.ENA
reset => s_address[2]~reg0.ENA
reset => s_address[1]~reg0.ENA
reset => s_address[0]~reg0.ENA
reset => s_data[7]~reg0.ENA
reset => s_data[6]~reg0.ENA
reset => s_data[5]~reg0.ENA
reset => s_data[4]~reg0.ENA
reset => s_data[3]~reg0.ENA
reset => s_data[2]~reg0.ENA
reset => s_data[1]~reg0.ENA
reset => s_data[0]~reg0.ENA
reset => sec_data[7].ENA
reset => sec_data[6].ENA
reset => sec_data[5].ENA
reset => sec_data[4].ENA
reset => sec_data[3].ENA
reset => sec_data[2].ENA
reset => sec_data[1].ENA
reset => sec_data[0].ENA
s_done <= state[6].DB_MAX_OUTPUT_PORT_TYPE
s_q[0] => mem_data_i[0].DATAIN
s_q[0] => mem_data_j[0].DATAIN
s_q[1] => mem_data_i[1].DATAIN
s_q[1] => mem_data_j[1].DATAIN
s_q[2] => mem_data_i[2].DATAIN
s_q[2] => mem_data_j[2].DATAIN
s_q[3] => mem_data_i[3].DATAIN
s_q[3] => mem_data_j[3].DATAIN
s_q[4] => mem_data_i[4].DATAIN
s_q[4] => mem_data_j[4].DATAIN
s_q[5] => mem_data_i[5].DATAIN
s_q[5] => mem_data_j[5].DATAIN
s_q[6] => mem_data_i[6].DATAIN
s_q[6] => mem_data_j[6].DATAIN
s_q[7] => mem_data_i[7].DATAIN
s_q[7] => mem_data_j[7].DATAIN
s_address[0] <= s_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[1] <= s_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[2] <= s_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[3] <= s_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[4] <= s_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[5] <= s_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[6] <= s_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[7] <= s_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[0] <= s_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[1] <= s_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[2] <= s_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[3] <= s_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[4] <= s_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[5] <= s_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[6] <= s_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[7] <= s_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_wren <= s_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[6].dc1|decrypt_msg:dc_msg
clk => dm_dc_wren~reg0.CLK
clk => dm_w_wren~reg0.CLK
clk => mem_data_i[0].CLK
clk => mem_data_i[1].CLK
clk => mem_data_i[2].CLK
clk => mem_data_i[3].CLK
clk => mem_data_i[4].CLK
clk => mem_data_i[5].CLK
clk => mem_data_i[6].CLK
clk => mem_data_i[7].CLK
clk => mem_data_j[0].CLK
clk => mem_data_j[1].CLK
clk => mem_data_j[2].CLK
clk => mem_data_j[3].CLK
clk => mem_data_j[4].CLK
clk => mem_data_j[5].CLK
clk => mem_data_j[6].CLK
clk => mem_data_j[7].CLK
clk => xor_data[0].CLK
clk => xor_data[1].CLK
clk => xor_data[2].CLK
clk => xor_data[3].CLK
clk => xor_data[4].CLK
clk => xor_data[5].CLK
clk => xor_data[6].CLK
clk => xor_data[7].CLK
clk => dm_dc_data[0]~reg0.CLK
clk => dm_dc_data[1]~reg0.CLK
clk => dm_dc_data[2]~reg0.CLK
clk => dm_dc_data[3]~reg0.CLK
clk => dm_dc_data[4]~reg0.CLK
clk => dm_dc_data[5]~reg0.CLK
clk => dm_dc_data[6]~reg0.CLK
clk => dm_dc_data[7]~reg0.CLK
clk => dm_w_data[0]~reg0.CLK
clk => dm_w_data[1]~reg0.CLK
clk => dm_w_data[2]~reg0.CLK
clk => dm_w_data[3]~reg0.CLK
clk => dm_w_data[4]~reg0.CLK
clk => dm_w_data[5]~reg0.CLK
clk => dm_w_data[6]~reg0.CLK
clk => dm_w_data[7]~reg0.CLK
clk => dm_en_r_address[0]~reg0.CLK
clk => dm_en_r_address[1]~reg0.CLK
clk => dm_en_r_address[2]~reg0.CLK
clk => dm_en_r_address[3]~reg0.CLK
clk => dm_en_r_address[4]~reg0.CLK
clk => dm_en_r_address[5]~reg0.CLK
clk => dm_en_r_address[6]~reg0.CLK
clk => dm_en_r_address[7]~reg0.CLK
clk => dm_dc_address[0]~reg0.CLK
clk => dm_dc_address[1]~reg0.CLK
clk => dm_dc_address[2]~reg0.CLK
clk => dm_dc_address[3]~reg0.CLK
clk => dm_dc_address[4]~reg0.CLK
clk => dm_dc_address[5]~reg0.CLK
clk => dm_dc_address[6]~reg0.CLK
clk => dm_dc_address[7]~reg0.CLK
clk => dm_w_address[0]~reg0.CLK
clk => dm_w_address[1]~reg0.CLK
clk => dm_w_address[2]~reg0.CLK
clk => dm_w_address[3]~reg0.CLK
clk => dm_w_address[4]~reg0.CLK
clk => dm_w_address[5]~reg0.CLK
clk => dm_w_address[6]~reg0.CLK
clk => dm_w_address[7]~reg0.CLK
clk => j[0].CLK
clk => j[1].CLK
clk => j[2].CLK
clk => j[3].CLK
clk => j[4].CLK
clk => j[5].CLK
clk => j[6].CLK
clk => j[7].CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => k[0].CLK
clk => k[1].CLK
clk => k[2].CLK
clk => k[3].CLK
clk => k[4].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
reset => j[0].ACLR
reset => j[1].ACLR
reset => j[2].ACLR
reset => j[3].ACLR
reset => j[4].ACLR
reset => j[5].ACLR
reset => j[6].ACLR
reset => j[7].ACLR
reset => i[0].ACLR
reset => i[1].ACLR
reset => i[2].ACLR
reset => i[3].ACLR
reset => i[4].ACLR
reset => i[5].ACLR
reset => i[6].ACLR
reset => i[7].ACLR
reset => k[0].ACLR
reset => k[1].ACLR
reset => k[2].ACLR
reset => k[3].ACLR
reset => k[4].ACLR
reset => state[0].PRESET
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].ACLR
reset => state[6].ACLR
reset => state[7].ACLR
reset => state[8].ACLR
reset => dm_w_address[7]~reg0.ENA
reset => dm_w_address[6]~reg0.ENA
reset => dm_w_address[5]~reg0.ENA
reset => dm_w_address[4]~reg0.ENA
reset => dm_w_address[3]~reg0.ENA
reset => dm_w_address[2]~reg0.ENA
reset => dm_w_address[1]~reg0.ENA
reset => dm_w_address[0]~reg0.ENA
reset => dm_dc_address[7]~reg0.ENA
reset => dm_dc_address[6]~reg0.ENA
reset => dm_dc_address[5]~reg0.ENA
reset => dm_dc_address[4]~reg0.ENA
reset => dm_dc_address[3]~reg0.ENA
reset => dm_dc_address[2]~reg0.ENA
reset => dm_dc_address[1]~reg0.ENA
reset => dm_dc_address[0]~reg0.ENA
reset => dm_en_r_address[7]~reg0.ENA
reset => dm_en_r_address[6]~reg0.ENA
reset => dm_en_r_address[5]~reg0.ENA
reset => dm_en_r_address[4]~reg0.ENA
reset => dm_en_r_address[3]~reg0.ENA
reset => dm_en_r_address[2]~reg0.ENA
reset => dm_en_r_address[1]~reg0.ENA
reset => dm_en_r_address[0]~reg0.ENA
reset => dm_w_data[7]~reg0.ENA
reset => dm_w_data[6]~reg0.ENA
reset => dm_w_data[5]~reg0.ENA
reset => dm_w_data[4]~reg0.ENA
reset => dm_w_data[3]~reg0.ENA
reset => dm_w_data[2]~reg0.ENA
reset => dm_w_data[1]~reg0.ENA
reset => dm_w_data[0]~reg0.ENA
reset => dm_dc_data[7]~reg0.ENA
reset => dm_dc_data[6]~reg0.ENA
reset => dm_dc_data[5]~reg0.ENA
reset => dm_dc_data[4]~reg0.ENA
reset => dm_dc_data[3]~reg0.ENA
reset => dm_dc_data[2]~reg0.ENA
reset => dm_dc_data[1]~reg0.ENA
reset => dm_dc_data[0]~reg0.ENA
reset => xor_data[7].ENA
reset => xor_data[6].ENA
reset => xor_data[5].ENA
reset => xor_data[4].ENA
reset => xor_data[3].ENA
reset => xor_data[2].ENA
reset => xor_data[1].ENA
reset => xor_data[0].ENA
reset => mem_data_j[7].ENA
reset => mem_data_j[6].ENA
reset => mem_data_j[5].ENA
reset => mem_data_j[4].ENA
reset => mem_data_j[3].ENA
reset => mem_data_j[2].ENA
reset => mem_data_j[1].ENA
reset => mem_data_j[0].ENA
reset => mem_data_i[7].ENA
reset => mem_data_i[6].ENA
reset => mem_data_i[5].ENA
reset => mem_data_i[4].ENA
reset => mem_data_i[3].ENA
reset => mem_data_i[2].ENA
reset => mem_data_i[1].ENA
reset => mem_data_i[0].ENA
start => Selector4.IN5
start => Selector5.IN2
dm_done <= state[7].DB_MAX_OUTPUT_PORT_TYPE
dm_invalid <= state[8].DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[0] <= dm_w_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[1] <= dm_w_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[2] <= dm_w_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[3] <= dm_w_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[4] <= dm_w_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[5] <= dm_w_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[6] <= dm_w_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[7] <= dm_w_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[0] <= dm_w_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[1] <= dm_w_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[2] <= dm_w_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[3] <= dm_w_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[4] <= dm_w_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[5] <= dm_w_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[6] <= dm_w_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[7] <= dm_w_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_wren <= dm_w_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_q[0] => xor_data.IN0
dm_w_q[0] => mem_data_j.DATAB
dm_w_q[0] => mem_data_i.DATAB
dm_w_q[1] => xor_data.IN0
dm_w_q[1] => mem_data_j.DATAB
dm_w_q[1] => mem_data_i.DATAB
dm_w_q[2] => xor_data.IN0
dm_w_q[2] => mem_data_j.DATAB
dm_w_q[2] => mem_data_i.DATAB
dm_w_q[3] => xor_data.IN0
dm_w_q[3] => mem_data_j.DATAB
dm_w_q[3] => mem_data_i.DATAB
dm_w_q[4] => xor_data.IN0
dm_w_q[4] => mem_data_j.DATAB
dm_w_q[4] => mem_data_i.DATAB
dm_w_q[5] => xor_data.IN0
dm_w_q[5] => mem_data_j.DATAB
dm_w_q[5] => mem_data_i.DATAB
dm_w_q[6] => xor_data.IN0
dm_w_q[6] => mem_data_j.DATAB
dm_w_q[6] => mem_data_i.DATAB
dm_w_q[7] => xor_data.IN0
dm_w_q[7] => mem_data_j.DATAB
dm_w_q[7] => mem_data_i.DATAB
dm_en_r_address[0] <= dm_en_r_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[1] <= dm_en_r_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[2] <= dm_en_r_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[3] <= dm_en_r_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[4] <= dm_en_r_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[5] <= dm_en_r_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[6] <= dm_en_r_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[7] <= dm_en_r_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_q[0] => xor_data.IN1
dm_en_r_q[1] => xor_data.IN1
dm_en_r_q[2] => xor_data.IN1
dm_en_r_q[3] => xor_data.IN1
dm_en_r_q[4] => xor_data.IN1
dm_en_r_q[5] => xor_data.IN1
dm_en_r_q[6] => xor_data.IN1
dm_en_r_q[7] => xor_data.IN1
dm_dc_address[0] <= dm_dc_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[1] <= dm_dc_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[2] <= dm_dc_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[3] <= dm_dc_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[4] <= dm_dc_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[5] <= dm_dc_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[6] <= dm_dc_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[7] <= dm_dc_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[0] <= dm_dc_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[1] <= dm_dc_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[2] <= dm_dc_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[3] <= dm_dc_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[4] <= dm_dc_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[5] <= dm_dc_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[6] <= dm_dc_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[7] <= dm_dc_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_wren <= dm_dc_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[6].dc1|rc4_key_cycle:rc4
clk => no_sol~reg0.CLK
clk => start_decrypt~reg0.CLK
clk => reset_decrypt~reg0.CLK
clk => sc_key[0]~reg0.CLK
clk => sc_key[1]~reg0.CLK
clk => sc_key[2]~reg0.CLK
clk => sc_key[3]~reg0.CLK
clk => sc_key[4]~reg0.CLK
clk => sc_key[5]~reg0.CLK
clk => sc_key[6]~reg0.CLK
clk => sc_key[7]~reg0.CLK
clk => sc_key[8]~reg0.CLK
clk => sc_key[9]~reg0.CLK
clk => sc_key[10]~reg0.CLK
clk => sc_key[11]~reg0.CLK
clk => sc_key[12]~reg0.CLK
clk => sc_key[13]~reg0.CLK
clk => sc_key[14]~reg0.CLK
clk => sc_key[15]~reg0.CLK
clk => sc_key[16]~reg0.CLK
clk => sc_key[17]~reg0.CLK
clk => sc_key[18]~reg0.CLK
clk => sc_key[19]~reg0.CLK
clk => sc_key[20]~reg0.CLK
clk => sc_key[21]~reg0.CLK
clk => sc_key[22]~reg0.CLK
clk => sc_key[23]~reg0.CLK
clk => key_count[0].CLK
clk => key_count[1].CLK
clk => key_count[2].CLK
clk => key_count[3].CLK
clk => key_count[4].CLK
clk => key_count[5].CLK
clk => key_count[6].CLK
clk => key_count[7].CLK
clk => key_count[8].CLK
clk => key_count[9].CLK
clk => key_count[10].CLK
clk => key_count[11].CLK
clk => key_count[12].CLK
clk => key_count[13].CLK
clk => key_count[14].CLK
clk => key_count[15].CLK
clk => key_count[16].CLK
clk => key_count[17].CLK
clk => key_count[18].CLK
clk => key_count[19].CLK
clk => key_count[20].CLK
clk => key_count[21].CLK
clk => key_count[22].CLK
clk => key_count[23].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
reset => key_count[0].ACLR
reset => key_count[1].ACLR
reset => key_count[2].ACLR
reset => key_count[3].ACLR
reset => key_count[4].ACLR
reset => key_count[5].ACLR
reset => key_count[6].ACLR
reset => key_count[7].ACLR
reset => key_count[8].ACLR
reset => key_count[9].ACLR
reset => key_count[10].ACLR
reset => key_count[11].ACLR
reset => key_count[12].ACLR
reset => key_count[13].ACLR
reset => key_count[14].ACLR
reset => key_count[15].ACLR
reset => key_count[16].ACLR
reset => key_count[17].ACLR
reset => key_count[18].ACLR
reset => key_count[19].ACLR
reset => key_count[20].ACLR
reset => key_count[21].PRESET
reset => key_count[22].PRESET
reset => key_count[23].ACLR
reset => state[0].PRESET
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].PRESET
reset => state[5].ACLR
reset => state[6].ACLR
start => Selector1.IN7
start => Selector3.IN9
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
dc_done => state.OUTPUTSELECT
dc_done => state.OUTPUTSELECT
dc_done => Selector2.IN5
dc_done => Selector3.IN2
dc_invalid => state.DATAA
dc_invalid => state.DATAA
sc_key[0] <= sc_key[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[1] <= sc_key[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[2] <= sc_key[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[3] <= sc_key[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[4] <= sc_key[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[5] <= sc_key[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[6] <= sc_key[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[7] <= sc_key[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[8] <= sc_key[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[9] <= sc_key[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[10] <= sc_key[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[11] <= sc_key[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[12] <= sc_key[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[13] <= sc_key[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[14] <= sc_key[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[15] <= sc_key[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[16] <= sc_key[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[17] <= sc_key[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[18] <= sc_key[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[19] <= sc_key[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[20] <= sc_key[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[21] <= sc_key[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[22] <= sc_key[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[23] <= sc_key[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_decrypt <= reset_decrypt~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_decrypt <= start_decrypt~reg0.DB_MAX_OUTPUT_PORT_TYPE
no_sol <= no_sol~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[6].dc1|select_working_mem_input:sgmi
clk => ~NO_FANOUT~
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_wren.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_wren.OUTPUTSELECT
l_address[0] => out_address.DATAB
l_address[1] => out_address.DATAB
l_address[2] => out_address.DATAB
l_address[3] => out_address.DATAB
l_address[4] => out_address.DATAB
l_address[5] => out_address.DATAB
l_address[6] => out_address.DATAB
l_address[7] => out_address.DATAB
l_data[0] => out_data.DATAB
l_data[1] => out_data.DATAB
l_data[2] => out_data.DATAB
l_data[3] => out_data.DATAB
l_data[4] => out_data.DATAB
l_data[5] => out_data.DATAB
l_data[6] => out_data.DATAB
l_data[7] => out_data.DATAB
l_wren => out_wren.DATAB
s_address[0] => out_address.DATAB
s_address[1] => out_address.DATAB
s_address[2] => out_address.DATAB
s_address[3] => out_address.DATAB
s_address[4] => out_address.DATAB
s_address[5] => out_address.DATAB
s_address[6] => out_address.DATAB
s_address[7] => out_address.DATAB
s_data[0] => out_data.DATAB
s_data[1] => out_data.DATAB
s_data[2] => out_data.DATAB
s_data[3] => out_data.DATAB
s_data[4] => out_data.DATAB
s_data[5] => out_data.DATAB
s_data[6] => out_data.DATAB
s_data[7] => out_data.DATAB
s_wren => out_wren.DATAB
dm_address[0] => out_address.DATAA
dm_address[1] => out_address.DATAA
dm_address[2] => out_address.DATAA
dm_address[3] => out_address.DATAA
dm_address[4] => out_address.DATAA
dm_address[5] => out_address.DATAA
dm_address[6] => out_address.DATAA
dm_address[7] => out_address.DATAA
dm_data[0] => out_data.DATAA
dm_data[1] => out_data.DATAA
dm_data[2] => out_data.DATAA
dm_data[3] => out_data.DATAA
dm_data[4] => out_data.DATAA
dm_data[5] => out_data.DATAA
dm_data[6] => out_data.DATAA
dm_data[7] => out_data.DATAA
dm_wren => out_wren.DATAA
out_address[0] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[1] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[2] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[3] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[4] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[5] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[6] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[7] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_wren[0] <= out_wren.DB_MAX_OUTPUT_PORT_TYPE
out_wren[1] <= <GND>
out_wren[2] <= <GND>
out_wren[3] <= <GND>
out_wren[4] <= <GND>
out_wren[5] <= <GND>
out_wren[6] <= <GND>
out_wren[7] <= <GND>


|ksa|decryption_core:decryp_core[6].dc1|s_memory:mem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ksa|decryption_core:decryp_core[6].dc1|s_memory:mem|altsyncram:altsyncram_component
wren_a => altsyncram_2d32:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2d32:auto_generated.data_a[0]
data_a[1] => altsyncram_2d32:auto_generated.data_a[1]
data_a[2] => altsyncram_2d32:auto_generated.data_a[2]
data_a[3] => altsyncram_2d32:auto_generated.data_a[3]
data_a[4] => altsyncram_2d32:auto_generated.data_a[4]
data_a[5] => altsyncram_2d32:auto_generated.data_a[5]
data_a[6] => altsyncram_2d32:auto_generated.data_a[6]
data_a[7] => altsyncram_2d32:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2d32:auto_generated.address_a[0]
address_a[1] => altsyncram_2d32:auto_generated.address_a[1]
address_a[2] => altsyncram_2d32:auto_generated.address_a[2]
address_a[3] => altsyncram_2d32:auto_generated.address_a[3]
address_a[4] => altsyncram_2d32:auto_generated.address_a[4]
address_a[5] => altsyncram_2d32:auto_generated.address_a[5]
address_a[6] => altsyncram_2d32:auto_generated.address_a[6]
address_a[7] => altsyncram_2d32:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2d32:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2d32:auto_generated.q_a[0]
q_a[1] <= altsyncram_2d32:auto_generated.q_a[1]
q_a[2] <= altsyncram_2d32:auto_generated.q_a[2]
q_a[3] <= altsyncram_2d32:auto_generated.q_a[3]
q_a[4] <= altsyncram_2d32:auto_generated.q_a[4]
q_a[5] <= altsyncram_2d32:auto_generated.q_a[5]
q_a[6] <= altsyncram_2d32:auto_generated.q_a[6]
q_a[7] <= altsyncram_2d32:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|decryption_core:decryp_core[6].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated
address_a[0] => altsyncram_dsp2:altsyncram1.address_a[0]
address_a[1] => altsyncram_dsp2:altsyncram1.address_a[1]
address_a[2] => altsyncram_dsp2:altsyncram1.address_a[2]
address_a[3] => altsyncram_dsp2:altsyncram1.address_a[3]
address_a[4] => altsyncram_dsp2:altsyncram1.address_a[4]
address_a[5] => altsyncram_dsp2:altsyncram1.address_a[5]
address_a[6] => altsyncram_dsp2:altsyncram1.address_a[6]
address_a[7] => altsyncram_dsp2:altsyncram1.address_a[7]
clock0 => altsyncram_dsp2:altsyncram1.clock0
data_a[0] => altsyncram_dsp2:altsyncram1.data_a[0]
data_a[1] => altsyncram_dsp2:altsyncram1.data_a[1]
data_a[2] => altsyncram_dsp2:altsyncram1.data_a[2]
data_a[3] => altsyncram_dsp2:altsyncram1.data_a[3]
data_a[4] => altsyncram_dsp2:altsyncram1.data_a[4]
data_a[5] => altsyncram_dsp2:altsyncram1.data_a[5]
data_a[6] => altsyncram_dsp2:altsyncram1.data_a[6]
data_a[7] => altsyncram_dsp2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_dsp2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_dsp2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_dsp2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_dsp2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_dsp2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_dsp2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_dsp2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_dsp2:altsyncram1.q_a[7]
wren_a => altsyncram_dsp2:altsyncram1.wren_a


|ksa|decryption_core:decryp_core[6].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|decryption_core:decryp_core[6].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|decryption_core:decryp_core[6].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|decryption_core:decryp_core[6].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ksa|decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component
wren_a => altsyncram_4492:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4492:auto_generated.data_a[0]
data_a[1] => altsyncram_4492:auto_generated.data_a[1]
data_a[2] => altsyncram_4492:auto_generated.data_a[2]
data_a[3] => altsyncram_4492:auto_generated.data_a[3]
data_a[4] => altsyncram_4492:auto_generated.data_a[4]
data_a[5] => altsyncram_4492:auto_generated.data_a[5]
data_a[6] => altsyncram_4492:auto_generated.data_a[6]
data_a[7] => altsyncram_4492:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4492:auto_generated.address_a[0]
address_a[1] => altsyncram_4492:auto_generated.address_a[1]
address_a[2] => altsyncram_4492:auto_generated.address_a[2]
address_a[3] => altsyncram_4492:auto_generated.address_a[3]
address_a[4] => altsyncram_4492:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4492:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4492:auto_generated.q_a[0]
q_a[1] <= altsyncram_4492:auto_generated.q_a[1]
q_a[2] <= altsyncram_4492:auto_generated.q_a[2]
q_a[3] <= altsyncram_4492:auto_generated.q_a[3]
q_a[4] <= altsyncram_4492:auto_generated.q_a[4]
q_a[5] <= altsyncram_4492:auto_generated.q_a[5]
q_a[6] <= altsyncram_4492:auto_generated.q_a[6]
q_a[7] <= altsyncram_4492:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated
address_a[0] => altsyncram_38v2:altsyncram1.address_a[0]
address_a[1] => altsyncram_38v2:altsyncram1.address_a[1]
address_a[2] => altsyncram_38v2:altsyncram1.address_a[2]
address_a[3] => altsyncram_38v2:altsyncram1.address_a[3]
address_a[4] => altsyncram_38v2:altsyncram1.address_a[4]
clock0 => altsyncram_38v2:altsyncram1.clock0
data_a[0] => altsyncram_38v2:altsyncram1.data_a[0]
data_a[1] => altsyncram_38v2:altsyncram1.data_a[1]
data_a[2] => altsyncram_38v2:altsyncram1.data_a[2]
data_a[3] => altsyncram_38v2:altsyncram1.data_a[3]
data_a[4] => altsyncram_38v2:altsyncram1.data_a[4]
data_a[5] => altsyncram_38v2:altsyncram1.data_a[5]
data_a[6] => altsyncram_38v2:altsyncram1.data_a[6]
data_a[7] => altsyncram_38v2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_38v2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_38v2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_38v2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_38v2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_38v2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_38v2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_38v2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_38v2:altsyncram1.q_a[7]
wren_a => altsyncram_38v2:altsyncram1.wren_a


|ksa|decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ksa|decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component
wren_a => altsyncram_ck32:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ck32:auto_generated.data_a[0]
data_a[1] => altsyncram_ck32:auto_generated.data_a[1]
data_a[2] => altsyncram_ck32:auto_generated.data_a[2]
data_a[3] => altsyncram_ck32:auto_generated.data_a[3]
data_a[4] => altsyncram_ck32:auto_generated.data_a[4]
data_a[5] => altsyncram_ck32:auto_generated.data_a[5]
data_a[6] => altsyncram_ck32:auto_generated.data_a[6]
data_a[7] => altsyncram_ck32:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ck32:auto_generated.address_a[0]
address_a[1] => altsyncram_ck32:auto_generated.address_a[1]
address_a[2] => altsyncram_ck32:auto_generated.address_a[2]
address_a[3] => altsyncram_ck32:auto_generated.address_a[3]
address_a[4] => altsyncram_ck32:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ck32:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ck32:auto_generated.q_a[0]
q_a[1] <= altsyncram_ck32:auto_generated.q_a[1]
q_a[2] <= altsyncram_ck32:auto_generated.q_a[2]
q_a[3] <= altsyncram_ck32:auto_generated.q_a[3]
q_a[4] <= altsyncram_ck32:auto_generated.q_a[4]
q_a[5] <= altsyncram_ck32:auto_generated.q_a[5]
q_a[6] <= altsyncram_ck32:auto_generated.q_a[6]
q_a[7] <= altsyncram_ck32:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated
address_a[0] => altsyncram_nop2:altsyncram1.address_a[0]
address_a[1] => altsyncram_nop2:altsyncram1.address_a[1]
address_a[2] => altsyncram_nop2:altsyncram1.address_a[2]
address_a[3] => altsyncram_nop2:altsyncram1.address_a[3]
address_a[4] => altsyncram_nop2:altsyncram1.address_a[4]
clock0 => altsyncram_nop2:altsyncram1.clock0
data_a[0] => altsyncram_nop2:altsyncram1.data_a[0]
data_a[1] => altsyncram_nop2:altsyncram1.data_a[1]
data_a[2] => altsyncram_nop2:altsyncram1.data_a[2]
data_a[3] => altsyncram_nop2:altsyncram1.data_a[3]
data_a[4] => altsyncram_nop2:altsyncram1.data_a[4]
data_a[5] => altsyncram_nop2:altsyncram1.data_a[5]
data_a[6] => altsyncram_nop2:altsyncram1.data_a[6]
data_a[7] => altsyncram_nop2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_nop2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_nop2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_nop2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_nop2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_nop2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_nop2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_nop2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_nop2:altsyncram1.q_a[7]
wren_a => altsyncram_nop2:altsyncram1.wren_a


|ksa|decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[6].dc1|SevenSegmentDisplayDecoder:hexDisplay0
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[6].dc1|SevenSegmentDisplayDecoder:hexDisplay1
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[6].dc1|SevenSegmentDisplayDecoder:hexDisplay2
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[6].dc1|SevenSegmentDisplayDecoder:hexDisplay3
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[6].dc1|SevenSegmentDisplayDecoder:hexDisplay4
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[6].dc1|SevenSegmentDisplayDecoder:hexDisplay5
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[7].dc1
clk => clk.IN8
reset => ~NO_FANOUT~
stop => stop.IN1
reset_key_cycle => reset_key_cycle.IN1
done <= decryption_done.DB_MAX_OUTPUT_PORT_TYPE
invalid <= rc4_key_cycle:rc4.no_sol
hex_0_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_0_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay0.ssOut
hex_1_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_1_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay1.ssOut
hex_2_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_2_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay2.ssOut
hex_3_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_3_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay3.ssOut
hex_4_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_4_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay4.ssOut
hex_5_data_out[0] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[1] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[2] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[3] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[4] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[5] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut
hex_5_data_out[6] <= SevenSegmentDisplayDecoder:hexDisplay5.ssOut


|ksa|decryption_core:decryp_core[7].dc1|load_mem:l_mem
clk => l_data[0]~reg0.CLK
clk => l_data[1]~reg0.CLK
clk => l_data[2]~reg0.CLK
clk => l_data[3]~reg0.CLK
clk => l_data[4]~reg0.CLK
clk => l_data[5]~reg0.CLK
clk => l_data[6]~reg0.CLK
clk => l_data[7]~reg0.CLK
clk => l_address[0]~reg0.CLK
clk => l_address[1]~reg0.CLK
clk => l_address[2]~reg0.CLK
clk => l_address[3]~reg0.CLK
clk => l_address[4]~reg0.CLK
clk => l_address[5]~reg0.CLK
clk => l_address[6]~reg0.CLK
clk => l_address[7]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => state[0].ACLR
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => l_data[0]~reg0.ENA
reset => l_address[7]~reg0.ENA
reset => l_address[6]~reg0.ENA
reset => l_address[5]~reg0.ENA
reset => l_address[4]~reg0.ENA
reset => l_address[3]~reg0.ENA
reset => l_address[2]~reg0.ENA
reset => l_address[1]~reg0.ENA
reset => l_address[0]~reg0.ENA
reset => l_data[7]~reg0.ENA
reset => l_data[6]~reg0.ENA
reset => l_data[5]~reg0.ENA
reset => l_data[4]~reg0.ENA
reset => l_data[3]~reg0.ENA
reset => l_data[2]~reg0.ENA
reset => l_data[1]~reg0.ENA
start => Mux2.IN31
l_address[0] <= l_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[1] <= l_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[2] <= l_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[3] <= l_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[4] <= l_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[5] <= l_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[6] <= l_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_address[7] <= l_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_wren <= state[3].DB_MAX_OUTPUT_PORT_TYPE
l_data[0] <= l_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[1] <= l_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[2] <= l_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[3] <= l_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[4] <= l_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[5] <= l_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[6] <= l_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_data[7] <= l_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l_done <= state[4].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[7].dc1|shuffle_mem:s_mem
clk => s_wren~reg0.CLK
clk => sec_data[0].CLK
clk => sec_data[1].CLK
clk => sec_data[2].CLK
clk => sec_data[3].CLK
clk => sec_data[4].CLK
clk => sec_data[5].CLK
clk => sec_data[6].CLK
clk => sec_data[7].CLK
clk => s_data[0]~reg0.CLK
clk => s_data[1]~reg0.CLK
clk => s_data[2]~reg0.CLK
clk => s_data[3]~reg0.CLK
clk => s_data[4]~reg0.CLK
clk => s_data[5]~reg0.CLK
clk => s_data[6]~reg0.CLK
clk => s_data[7]~reg0.CLK
clk => s_address[0]~reg0.CLK
clk => s_address[1]~reg0.CLK
clk => s_address[2]~reg0.CLK
clk => s_address[3]~reg0.CLK
clk => s_address[4]~reg0.CLK
clk => s_address[5]~reg0.CLK
clk => s_address[6]~reg0.CLK
clk => s_address[7]~reg0.CLK
clk => i_mod_key_len[0].CLK
clk => i_mod_key_len[1].CLK
clk => mem_data_j[0].CLK
clk => mem_data_j[1].CLK
clk => mem_data_j[2].CLK
clk => mem_data_j[3].CLK
clk => mem_data_j[4].CLK
clk => mem_data_j[5].CLK
clk => mem_data_j[6].CLK
clk => mem_data_j[7].CLK
clk => mem_data_i[0].CLK
clk => mem_data_i[1].CLK
clk => mem_data_i[2].CLK
clk => mem_data_i[3].CLK
clk => mem_data_i[4].CLK
clk => mem_data_i[5].CLK
clk => mem_data_i[6].CLK
clk => mem_data_i[7].CLK
clk => j[0].CLK
clk => j[1].CLK
clk => j[2].CLK
clk => j[3].CLK
clk => j[4].CLK
clk => j[5].CLK
clk => j[6].CLK
clk => j[7].CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
start => Selector2.IN7
secret_key[0] => Mux7.IN3
secret_key[1] => Mux6.IN3
secret_key[2] => Mux5.IN3
secret_key[3] => Mux4.IN3
secret_key[4] => Mux3.IN3
secret_key[5] => Mux2.IN3
secret_key[6] => Mux1.IN3
secret_key[7] => Mux0.IN3
secret_key[8] => Mux7.IN2
secret_key[9] => Mux6.IN2
secret_key[10] => Mux5.IN2
secret_key[11] => Mux4.IN2
secret_key[12] => Mux3.IN2
secret_key[13] => Mux2.IN2
secret_key[14] => Mux1.IN2
secret_key[15] => Mux0.IN2
secret_key[16] => Mux7.IN1
secret_key[17] => Mux6.IN1
secret_key[18] => Mux5.IN1
secret_key[19] => Mux4.IN1
secret_key[20] => Mux3.IN1
secret_key[21] => Mux2.IN1
secret_key[22] => Mux1.IN1
secret_key[23] => Mux0.IN1
reset => i_mod_key_len[0].ACLR
reset => i_mod_key_len[1].ACLR
reset => mem_data_j[0].ACLR
reset => mem_data_j[1].ACLR
reset => mem_data_j[2].ACLR
reset => mem_data_j[3].ACLR
reset => mem_data_j[4].ACLR
reset => mem_data_j[5].ACLR
reset => mem_data_j[6].ACLR
reset => mem_data_j[7].ACLR
reset => mem_data_i[0].ACLR
reset => mem_data_i[1].ACLR
reset => mem_data_i[2].ACLR
reset => mem_data_i[3].ACLR
reset => mem_data_i[4].ACLR
reset => mem_data_i[5].ACLR
reset => mem_data_i[6].ACLR
reset => mem_data_i[7].ACLR
reset => j[0].ACLR
reset => j[1].ACLR
reset => j[2].ACLR
reset => j[3].ACLR
reset => j[4].ACLR
reset => j[5].ACLR
reset => j[6].ACLR
reset => j[7].ACLR
reset => i[0].ACLR
reset => i[1].ACLR
reset => i[2].ACLR
reset => i[3].ACLR
reset => i[4].ACLR
reset => i[5].ACLR
reset => i[6].ACLR
reset => i[7].ACLR
reset => state[0].ACLR
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].ACLR
reset => state[6].ACLR
reset => s_address[7]~reg0.ENA
reset => s_address[6]~reg0.ENA
reset => s_address[5]~reg0.ENA
reset => s_address[4]~reg0.ENA
reset => s_address[3]~reg0.ENA
reset => s_address[2]~reg0.ENA
reset => s_address[1]~reg0.ENA
reset => s_address[0]~reg0.ENA
reset => s_data[7]~reg0.ENA
reset => s_data[6]~reg0.ENA
reset => s_data[5]~reg0.ENA
reset => s_data[4]~reg0.ENA
reset => s_data[3]~reg0.ENA
reset => s_data[2]~reg0.ENA
reset => s_data[1]~reg0.ENA
reset => s_data[0]~reg0.ENA
reset => sec_data[7].ENA
reset => sec_data[6].ENA
reset => sec_data[5].ENA
reset => sec_data[4].ENA
reset => sec_data[3].ENA
reset => sec_data[2].ENA
reset => sec_data[1].ENA
reset => sec_data[0].ENA
s_done <= state[6].DB_MAX_OUTPUT_PORT_TYPE
s_q[0] => mem_data_i[0].DATAIN
s_q[0] => mem_data_j[0].DATAIN
s_q[1] => mem_data_i[1].DATAIN
s_q[1] => mem_data_j[1].DATAIN
s_q[2] => mem_data_i[2].DATAIN
s_q[2] => mem_data_j[2].DATAIN
s_q[3] => mem_data_i[3].DATAIN
s_q[3] => mem_data_j[3].DATAIN
s_q[4] => mem_data_i[4].DATAIN
s_q[4] => mem_data_j[4].DATAIN
s_q[5] => mem_data_i[5].DATAIN
s_q[5] => mem_data_j[5].DATAIN
s_q[6] => mem_data_i[6].DATAIN
s_q[6] => mem_data_j[6].DATAIN
s_q[7] => mem_data_i[7].DATAIN
s_q[7] => mem_data_j[7].DATAIN
s_address[0] <= s_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[1] <= s_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[2] <= s_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[3] <= s_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[4] <= s_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[5] <= s_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[6] <= s_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_address[7] <= s_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[0] <= s_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[1] <= s_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[2] <= s_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[3] <= s_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[4] <= s_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[5] <= s_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[6] <= s_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data[7] <= s_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_wren <= s_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[7].dc1|decrypt_msg:dc_msg
clk => dm_dc_wren~reg0.CLK
clk => dm_w_wren~reg0.CLK
clk => mem_data_i[0].CLK
clk => mem_data_i[1].CLK
clk => mem_data_i[2].CLK
clk => mem_data_i[3].CLK
clk => mem_data_i[4].CLK
clk => mem_data_i[5].CLK
clk => mem_data_i[6].CLK
clk => mem_data_i[7].CLK
clk => mem_data_j[0].CLK
clk => mem_data_j[1].CLK
clk => mem_data_j[2].CLK
clk => mem_data_j[3].CLK
clk => mem_data_j[4].CLK
clk => mem_data_j[5].CLK
clk => mem_data_j[6].CLK
clk => mem_data_j[7].CLK
clk => xor_data[0].CLK
clk => xor_data[1].CLK
clk => xor_data[2].CLK
clk => xor_data[3].CLK
clk => xor_data[4].CLK
clk => xor_data[5].CLK
clk => xor_data[6].CLK
clk => xor_data[7].CLK
clk => dm_dc_data[0]~reg0.CLK
clk => dm_dc_data[1]~reg0.CLK
clk => dm_dc_data[2]~reg0.CLK
clk => dm_dc_data[3]~reg0.CLK
clk => dm_dc_data[4]~reg0.CLK
clk => dm_dc_data[5]~reg0.CLK
clk => dm_dc_data[6]~reg0.CLK
clk => dm_dc_data[7]~reg0.CLK
clk => dm_w_data[0]~reg0.CLK
clk => dm_w_data[1]~reg0.CLK
clk => dm_w_data[2]~reg0.CLK
clk => dm_w_data[3]~reg0.CLK
clk => dm_w_data[4]~reg0.CLK
clk => dm_w_data[5]~reg0.CLK
clk => dm_w_data[6]~reg0.CLK
clk => dm_w_data[7]~reg0.CLK
clk => dm_en_r_address[0]~reg0.CLK
clk => dm_en_r_address[1]~reg0.CLK
clk => dm_en_r_address[2]~reg0.CLK
clk => dm_en_r_address[3]~reg0.CLK
clk => dm_en_r_address[4]~reg0.CLK
clk => dm_en_r_address[5]~reg0.CLK
clk => dm_en_r_address[6]~reg0.CLK
clk => dm_en_r_address[7]~reg0.CLK
clk => dm_dc_address[0]~reg0.CLK
clk => dm_dc_address[1]~reg0.CLK
clk => dm_dc_address[2]~reg0.CLK
clk => dm_dc_address[3]~reg0.CLK
clk => dm_dc_address[4]~reg0.CLK
clk => dm_dc_address[5]~reg0.CLK
clk => dm_dc_address[6]~reg0.CLK
clk => dm_dc_address[7]~reg0.CLK
clk => dm_w_address[0]~reg0.CLK
clk => dm_w_address[1]~reg0.CLK
clk => dm_w_address[2]~reg0.CLK
clk => dm_w_address[3]~reg0.CLK
clk => dm_w_address[4]~reg0.CLK
clk => dm_w_address[5]~reg0.CLK
clk => dm_w_address[6]~reg0.CLK
clk => dm_w_address[7]~reg0.CLK
clk => j[0].CLK
clk => j[1].CLK
clk => j[2].CLK
clk => j[3].CLK
clk => j[4].CLK
clk => j[5].CLK
clk => j[6].CLK
clk => j[7].CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => k[0].CLK
clk => k[1].CLK
clk => k[2].CLK
clk => k[3].CLK
clk => k[4].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
reset => j[0].ACLR
reset => j[1].ACLR
reset => j[2].ACLR
reset => j[3].ACLR
reset => j[4].ACLR
reset => j[5].ACLR
reset => j[6].ACLR
reset => j[7].ACLR
reset => i[0].ACLR
reset => i[1].ACLR
reset => i[2].ACLR
reset => i[3].ACLR
reset => i[4].ACLR
reset => i[5].ACLR
reset => i[6].ACLR
reset => i[7].ACLR
reset => k[0].ACLR
reset => k[1].ACLR
reset => k[2].ACLR
reset => k[3].ACLR
reset => k[4].ACLR
reset => state[0].PRESET
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].ACLR
reset => state[6].ACLR
reset => state[7].ACLR
reset => state[8].ACLR
reset => dm_w_address[7]~reg0.ENA
reset => dm_w_address[6]~reg0.ENA
reset => dm_w_address[5]~reg0.ENA
reset => dm_w_address[4]~reg0.ENA
reset => dm_w_address[3]~reg0.ENA
reset => dm_w_address[2]~reg0.ENA
reset => dm_w_address[1]~reg0.ENA
reset => dm_w_address[0]~reg0.ENA
reset => dm_dc_address[7]~reg0.ENA
reset => dm_dc_address[6]~reg0.ENA
reset => dm_dc_address[5]~reg0.ENA
reset => dm_dc_address[4]~reg0.ENA
reset => dm_dc_address[3]~reg0.ENA
reset => dm_dc_address[2]~reg0.ENA
reset => dm_dc_address[1]~reg0.ENA
reset => dm_dc_address[0]~reg0.ENA
reset => dm_en_r_address[7]~reg0.ENA
reset => dm_en_r_address[6]~reg0.ENA
reset => dm_en_r_address[5]~reg0.ENA
reset => dm_en_r_address[4]~reg0.ENA
reset => dm_en_r_address[3]~reg0.ENA
reset => dm_en_r_address[2]~reg0.ENA
reset => dm_en_r_address[1]~reg0.ENA
reset => dm_en_r_address[0]~reg0.ENA
reset => dm_w_data[7]~reg0.ENA
reset => dm_w_data[6]~reg0.ENA
reset => dm_w_data[5]~reg0.ENA
reset => dm_w_data[4]~reg0.ENA
reset => dm_w_data[3]~reg0.ENA
reset => dm_w_data[2]~reg0.ENA
reset => dm_w_data[1]~reg0.ENA
reset => dm_w_data[0]~reg0.ENA
reset => dm_dc_data[7]~reg0.ENA
reset => dm_dc_data[6]~reg0.ENA
reset => dm_dc_data[5]~reg0.ENA
reset => dm_dc_data[4]~reg0.ENA
reset => dm_dc_data[3]~reg0.ENA
reset => dm_dc_data[2]~reg0.ENA
reset => dm_dc_data[1]~reg0.ENA
reset => dm_dc_data[0]~reg0.ENA
reset => xor_data[7].ENA
reset => xor_data[6].ENA
reset => xor_data[5].ENA
reset => xor_data[4].ENA
reset => xor_data[3].ENA
reset => xor_data[2].ENA
reset => xor_data[1].ENA
reset => xor_data[0].ENA
reset => mem_data_j[7].ENA
reset => mem_data_j[6].ENA
reset => mem_data_j[5].ENA
reset => mem_data_j[4].ENA
reset => mem_data_j[3].ENA
reset => mem_data_j[2].ENA
reset => mem_data_j[1].ENA
reset => mem_data_j[0].ENA
reset => mem_data_i[7].ENA
reset => mem_data_i[6].ENA
reset => mem_data_i[5].ENA
reset => mem_data_i[4].ENA
reset => mem_data_i[3].ENA
reset => mem_data_i[2].ENA
reset => mem_data_i[1].ENA
reset => mem_data_i[0].ENA
start => Selector4.IN5
start => Selector5.IN2
dm_done <= state[7].DB_MAX_OUTPUT_PORT_TYPE
dm_invalid <= state[8].DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[0] <= dm_w_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[1] <= dm_w_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[2] <= dm_w_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[3] <= dm_w_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[4] <= dm_w_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[5] <= dm_w_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[6] <= dm_w_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_address[7] <= dm_w_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[0] <= dm_w_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[1] <= dm_w_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[2] <= dm_w_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[3] <= dm_w_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[4] <= dm_w_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[5] <= dm_w_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[6] <= dm_w_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_data[7] <= dm_w_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_wren <= dm_w_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_w_q[0] => xor_data.IN0
dm_w_q[0] => mem_data_j.DATAB
dm_w_q[0] => mem_data_i.DATAB
dm_w_q[1] => xor_data.IN0
dm_w_q[1] => mem_data_j.DATAB
dm_w_q[1] => mem_data_i.DATAB
dm_w_q[2] => xor_data.IN0
dm_w_q[2] => mem_data_j.DATAB
dm_w_q[2] => mem_data_i.DATAB
dm_w_q[3] => xor_data.IN0
dm_w_q[3] => mem_data_j.DATAB
dm_w_q[3] => mem_data_i.DATAB
dm_w_q[4] => xor_data.IN0
dm_w_q[4] => mem_data_j.DATAB
dm_w_q[4] => mem_data_i.DATAB
dm_w_q[5] => xor_data.IN0
dm_w_q[5] => mem_data_j.DATAB
dm_w_q[5] => mem_data_i.DATAB
dm_w_q[6] => xor_data.IN0
dm_w_q[6] => mem_data_j.DATAB
dm_w_q[6] => mem_data_i.DATAB
dm_w_q[7] => xor_data.IN0
dm_w_q[7] => mem_data_j.DATAB
dm_w_q[7] => mem_data_i.DATAB
dm_en_r_address[0] <= dm_en_r_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[1] <= dm_en_r_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[2] <= dm_en_r_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[3] <= dm_en_r_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[4] <= dm_en_r_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[5] <= dm_en_r_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[6] <= dm_en_r_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_address[7] <= dm_en_r_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_en_r_q[0] => xor_data.IN1
dm_en_r_q[1] => xor_data.IN1
dm_en_r_q[2] => xor_data.IN1
dm_en_r_q[3] => xor_data.IN1
dm_en_r_q[4] => xor_data.IN1
dm_en_r_q[5] => xor_data.IN1
dm_en_r_q[6] => xor_data.IN1
dm_en_r_q[7] => xor_data.IN1
dm_dc_address[0] <= dm_dc_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[1] <= dm_dc_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[2] <= dm_dc_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[3] <= dm_dc_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[4] <= dm_dc_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[5] <= dm_dc_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[6] <= dm_dc_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_address[7] <= dm_dc_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[0] <= dm_dc_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[1] <= dm_dc_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[2] <= dm_dc_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[3] <= dm_dc_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[4] <= dm_dc_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[5] <= dm_dc_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[6] <= dm_dc_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_data[7] <= dm_dc_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_dc_wren <= dm_dc_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[7].dc1|rc4_key_cycle:rc4
clk => no_sol~reg0.CLK
clk => start_decrypt~reg0.CLK
clk => reset_decrypt~reg0.CLK
clk => sc_key[0]~reg0.CLK
clk => sc_key[1]~reg0.CLK
clk => sc_key[2]~reg0.CLK
clk => sc_key[3]~reg0.CLK
clk => sc_key[4]~reg0.CLK
clk => sc_key[5]~reg0.CLK
clk => sc_key[6]~reg0.CLK
clk => sc_key[7]~reg0.CLK
clk => sc_key[8]~reg0.CLK
clk => sc_key[9]~reg0.CLK
clk => sc_key[10]~reg0.CLK
clk => sc_key[11]~reg0.CLK
clk => sc_key[12]~reg0.CLK
clk => sc_key[13]~reg0.CLK
clk => sc_key[14]~reg0.CLK
clk => sc_key[15]~reg0.CLK
clk => sc_key[16]~reg0.CLK
clk => sc_key[17]~reg0.CLK
clk => sc_key[18]~reg0.CLK
clk => sc_key[19]~reg0.CLK
clk => sc_key[20]~reg0.CLK
clk => sc_key[21]~reg0.CLK
clk => sc_key[22]~reg0.CLK
clk => sc_key[23]~reg0.CLK
clk => key_count[0].CLK
clk => key_count[1].CLK
clk => key_count[2].CLK
clk => key_count[3].CLK
clk => key_count[4].CLK
clk => key_count[5].CLK
clk => key_count[6].CLK
clk => key_count[7].CLK
clk => key_count[8].CLK
clk => key_count[9].CLK
clk => key_count[10].CLK
clk => key_count[11].CLK
clk => key_count[12].CLK
clk => key_count[13].CLK
clk => key_count[14].CLK
clk => key_count[15].CLK
clk => key_count[16].CLK
clk => key_count[17].CLK
clk => key_count[18].CLK
clk => key_count[19].CLK
clk => key_count[20].CLK
clk => key_count[21].CLK
clk => key_count[22].CLK
clk => key_count[23].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
reset => key_count[0].ACLR
reset => key_count[1].ACLR
reset => key_count[2].ACLR
reset => key_count[3].ACLR
reset => key_count[4].ACLR
reset => key_count[5].ACLR
reset => key_count[6].ACLR
reset => key_count[7].ACLR
reset => key_count[8].ACLR
reset => key_count[9].ACLR
reset => key_count[10].ACLR
reset => key_count[11].ACLR
reset => key_count[12].ACLR
reset => key_count[13].ACLR
reset => key_count[14].ACLR
reset => key_count[15].ACLR
reset => key_count[16].ACLR
reset => key_count[17].ACLR
reset => key_count[18].ACLR
reset => key_count[19].ACLR
reset => key_count[20].PRESET
reset => key_count[21].PRESET
reset => key_count[22].PRESET
reset => key_count[23].ACLR
reset => state[0].PRESET
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].PRESET
reset => state[5].ACLR
reset => state[6].ACLR
start => Selector1.IN7
start => Selector3.IN9
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
dc_done => state.OUTPUTSELECT
dc_done => state.OUTPUTSELECT
dc_done => Selector2.IN5
dc_done => Selector3.IN2
dc_invalid => state.DATAA
dc_invalid => state.DATAA
sc_key[0] <= sc_key[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[1] <= sc_key[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[2] <= sc_key[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[3] <= sc_key[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[4] <= sc_key[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[5] <= sc_key[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[6] <= sc_key[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[7] <= sc_key[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[8] <= sc_key[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[9] <= sc_key[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[10] <= sc_key[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[11] <= sc_key[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[12] <= sc_key[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[13] <= sc_key[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[14] <= sc_key[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[15] <= sc_key[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[16] <= sc_key[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[17] <= sc_key[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[18] <= sc_key[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[19] <= sc_key[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[20] <= sc_key[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[21] <= sc_key[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[22] <= sc_key[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_key[23] <= sc_key[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_decrypt <= reset_decrypt~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_decrypt <= start_decrypt~reg0.DB_MAX_OUTPUT_PORT_TYPE
no_sol <= no_sol~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[7].dc1|select_working_mem_input:sgmi
clk => ~NO_FANOUT~
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_address.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_data.OUTPUTSELECT
load_done => out_wren.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_address.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_data.OUTPUTSELECT
shuffle_done => out_wren.OUTPUTSELECT
l_address[0] => out_address.DATAB
l_address[1] => out_address.DATAB
l_address[2] => out_address.DATAB
l_address[3] => out_address.DATAB
l_address[4] => out_address.DATAB
l_address[5] => out_address.DATAB
l_address[6] => out_address.DATAB
l_address[7] => out_address.DATAB
l_data[0] => out_data.DATAB
l_data[1] => out_data.DATAB
l_data[2] => out_data.DATAB
l_data[3] => out_data.DATAB
l_data[4] => out_data.DATAB
l_data[5] => out_data.DATAB
l_data[6] => out_data.DATAB
l_data[7] => out_data.DATAB
l_wren => out_wren.DATAB
s_address[0] => out_address.DATAB
s_address[1] => out_address.DATAB
s_address[2] => out_address.DATAB
s_address[3] => out_address.DATAB
s_address[4] => out_address.DATAB
s_address[5] => out_address.DATAB
s_address[6] => out_address.DATAB
s_address[7] => out_address.DATAB
s_data[0] => out_data.DATAB
s_data[1] => out_data.DATAB
s_data[2] => out_data.DATAB
s_data[3] => out_data.DATAB
s_data[4] => out_data.DATAB
s_data[5] => out_data.DATAB
s_data[6] => out_data.DATAB
s_data[7] => out_data.DATAB
s_wren => out_wren.DATAB
dm_address[0] => out_address.DATAA
dm_address[1] => out_address.DATAA
dm_address[2] => out_address.DATAA
dm_address[3] => out_address.DATAA
dm_address[4] => out_address.DATAA
dm_address[5] => out_address.DATAA
dm_address[6] => out_address.DATAA
dm_address[7] => out_address.DATAA
dm_data[0] => out_data.DATAA
dm_data[1] => out_data.DATAA
dm_data[2] => out_data.DATAA
dm_data[3] => out_data.DATAA
dm_data[4] => out_data.DATAA
dm_data[5] => out_data.DATAA
dm_data[6] => out_data.DATAA
dm_data[7] => out_data.DATAA
dm_wren => out_wren.DATAA
out_address[0] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[1] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[2] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[3] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[4] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[5] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[6] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_address[7] <= out_address.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_wren[0] <= out_wren.DB_MAX_OUTPUT_PORT_TYPE
out_wren[1] <= <GND>
out_wren[2] <= <GND>
out_wren[3] <= <GND>
out_wren[4] <= <GND>
out_wren[5] <= <GND>
out_wren[6] <= <GND>
out_wren[7] <= <GND>


|ksa|decryption_core:decryp_core[7].dc1|s_memory:mem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ksa|decryption_core:decryp_core[7].dc1|s_memory:mem|altsyncram:altsyncram_component
wren_a => altsyncram_2d32:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2d32:auto_generated.data_a[0]
data_a[1] => altsyncram_2d32:auto_generated.data_a[1]
data_a[2] => altsyncram_2d32:auto_generated.data_a[2]
data_a[3] => altsyncram_2d32:auto_generated.data_a[3]
data_a[4] => altsyncram_2d32:auto_generated.data_a[4]
data_a[5] => altsyncram_2d32:auto_generated.data_a[5]
data_a[6] => altsyncram_2d32:auto_generated.data_a[6]
data_a[7] => altsyncram_2d32:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2d32:auto_generated.address_a[0]
address_a[1] => altsyncram_2d32:auto_generated.address_a[1]
address_a[2] => altsyncram_2d32:auto_generated.address_a[2]
address_a[3] => altsyncram_2d32:auto_generated.address_a[3]
address_a[4] => altsyncram_2d32:auto_generated.address_a[4]
address_a[5] => altsyncram_2d32:auto_generated.address_a[5]
address_a[6] => altsyncram_2d32:auto_generated.address_a[6]
address_a[7] => altsyncram_2d32:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2d32:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2d32:auto_generated.q_a[0]
q_a[1] <= altsyncram_2d32:auto_generated.q_a[1]
q_a[2] <= altsyncram_2d32:auto_generated.q_a[2]
q_a[3] <= altsyncram_2d32:auto_generated.q_a[3]
q_a[4] <= altsyncram_2d32:auto_generated.q_a[4]
q_a[5] <= altsyncram_2d32:auto_generated.q_a[5]
q_a[6] <= altsyncram_2d32:auto_generated.q_a[6]
q_a[7] <= altsyncram_2d32:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|decryption_core:decryp_core[7].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated
address_a[0] => altsyncram_dsp2:altsyncram1.address_a[0]
address_a[1] => altsyncram_dsp2:altsyncram1.address_a[1]
address_a[2] => altsyncram_dsp2:altsyncram1.address_a[2]
address_a[3] => altsyncram_dsp2:altsyncram1.address_a[3]
address_a[4] => altsyncram_dsp2:altsyncram1.address_a[4]
address_a[5] => altsyncram_dsp2:altsyncram1.address_a[5]
address_a[6] => altsyncram_dsp2:altsyncram1.address_a[6]
address_a[7] => altsyncram_dsp2:altsyncram1.address_a[7]
clock0 => altsyncram_dsp2:altsyncram1.clock0
data_a[0] => altsyncram_dsp2:altsyncram1.data_a[0]
data_a[1] => altsyncram_dsp2:altsyncram1.data_a[1]
data_a[2] => altsyncram_dsp2:altsyncram1.data_a[2]
data_a[3] => altsyncram_dsp2:altsyncram1.data_a[3]
data_a[4] => altsyncram_dsp2:altsyncram1.data_a[4]
data_a[5] => altsyncram_dsp2:altsyncram1.data_a[5]
data_a[6] => altsyncram_dsp2:altsyncram1.data_a[6]
data_a[7] => altsyncram_dsp2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_dsp2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_dsp2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_dsp2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_dsp2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_dsp2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_dsp2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_dsp2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_dsp2:altsyncram1.q_a[7]
wren_a => altsyncram_dsp2:altsyncram1.wren_a


|ksa|decryption_core:decryp_core[7].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|decryption_core:decryp_core[7].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|decryption_core:decryp_core[7].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|decryption_core:decryp_core[7].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ksa|decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component
wren_a => altsyncram_4492:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4492:auto_generated.data_a[0]
data_a[1] => altsyncram_4492:auto_generated.data_a[1]
data_a[2] => altsyncram_4492:auto_generated.data_a[2]
data_a[3] => altsyncram_4492:auto_generated.data_a[3]
data_a[4] => altsyncram_4492:auto_generated.data_a[4]
data_a[5] => altsyncram_4492:auto_generated.data_a[5]
data_a[6] => altsyncram_4492:auto_generated.data_a[6]
data_a[7] => altsyncram_4492:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4492:auto_generated.address_a[0]
address_a[1] => altsyncram_4492:auto_generated.address_a[1]
address_a[2] => altsyncram_4492:auto_generated.address_a[2]
address_a[3] => altsyncram_4492:auto_generated.address_a[3]
address_a[4] => altsyncram_4492:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4492:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4492:auto_generated.q_a[0]
q_a[1] <= altsyncram_4492:auto_generated.q_a[1]
q_a[2] <= altsyncram_4492:auto_generated.q_a[2]
q_a[3] <= altsyncram_4492:auto_generated.q_a[3]
q_a[4] <= altsyncram_4492:auto_generated.q_a[4]
q_a[5] <= altsyncram_4492:auto_generated.q_a[5]
q_a[6] <= altsyncram_4492:auto_generated.q_a[6]
q_a[7] <= altsyncram_4492:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated
address_a[0] => altsyncram_38v2:altsyncram1.address_a[0]
address_a[1] => altsyncram_38v2:altsyncram1.address_a[1]
address_a[2] => altsyncram_38v2:altsyncram1.address_a[2]
address_a[3] => altsyncram_38v2:altsyncram1.address_a[3]
address_a[4] => altsyncram_38v2:altsyncram1.address_a[4]
clock0 => altsyncram_38v2:altsyncram1.clock0
data_a[0] => altsyncram_38v2:altsyncram1.data_a[0]
data_a[1] => altsyncram_38v2:altsyncram1.data_a[1]
data_a[2] => altsyncram_38v2:altsyncram1.data_a[2]
data_a[3] => altsyncram_38v2:altsyncram1.data_a[3]
data_a[4] => altsyncram_38v2:altsyncram1.data_a[4]
data_a[5] => altsyncram_38v2:altsyncram1.data_a[5]
data_a[6] => altsyncram_38v2:altsyncram1.data_a[6]
data_a[7] => altsyncram_38v2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_38v2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_38v2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_38v2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_38v2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_38v2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_38v2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_38v2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_38v2:altsyncram1.q_a[7]
wren_a => altsyncram_38v2:altsyncram1.wren_a


|ksa|decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ksa|decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component
wren_a => altsyncram_ck32:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ck32:auto_generated.data_a[0]
data_a[1] => altsyncram_ck32:auto_generated.data_a[1]
data_a[2] => altsyncram_ck32:auto_generated.data_a[2]
data_a[3] => altsyncram_ck32:auto_generated.data_a[3]
data_a[4] => altsyncram_ck32:auto_generated.data_a[4]
data_a[5] => altsyncram_ck32:auto_generated.data_a[5]
data_a[6] => altsyncram_ck32:auto_generated.data_a[6]
data_a[7] => altsyncram_ck32:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ck32:auto_generated.address_a[0]
address_a[1] => altsyncram_ck32:auto_generated.address_a[1]
address_a[2] => altsyncram_ck32:auto_generated.address_a[2]
address_a[3] => altsyncram_ck32:auto_generated.address_a[3]
address_a[4] => altsyncram_ck32:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ck32:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ck32:auto_generated.q_a[0]
q_a[1] <= altsyncram_ck32:auto_generated.q_a[1]
q_a[2] <= altsyncram_ck32:auto_generated.q_a[2]
q_a[3] <= altsyncram_ck32:auto_generated.q_a[3]
q_a[4] <= altsyncram_ck32:auto_generated.q_a[4]
q_a[5] <= altsyncram_ck32:auto_generated.q_a[5]
q_a[6] <= altsyncram_ck32:auto_generated.q_a[6]
q_a[7] <= altsyncram_ck32:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated
address_a[0] => altsyncram_nop2:altsyncram1.address_a[0]
address_a[1] => altsyncram_nop2:altsyncram1.address_a[1]
address_a[2] => altsyncram_nop2:altsyncram1.address_a[2]
address_a[3] => altsyncram_nop2:altsyncram1.address_a[3]
address_a[4] => altsyncram_nop2:altsyncram1.address_a[4]
clock0 => altsyncram_nop2:altsyncram1.clock0
data_a[0] => altsyncram_nop2:altsyncram1.data_a[0]
data_a[1] => altsyncram_nop2:altsyncram1.data_a[1]
data_a[2] => altsyncram_nop2:altsyncram1.data_a[2]
data_a[3] => altsyncram_nop2:altsyncram1.data_a[3]
data_a[4] => altsyncram_nop2:altsyncram1.data_a[4]
data_a[5] => altsyncram_nop2:altsyncram1.data_a[5]
data_a[6] => altsyncram_nop2:altsyncram1.data_a[6]
data_a[7] => altsyncram_nop2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_nop2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_nop2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_nop2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_nop2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_nop2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_nop2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_nop2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_nop2:altsyncram1.q_a[7]
wren_a => altsyncram_nop2:altsyncram1.wren_a


|ksa|decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|decryption_core:decryp_core[7].dc1|SevenSegmentDisplayDecoder:hexDisplay0
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[7].dc1|SevenSegmentDisplayDecoder:hexDisplay1
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[7].dc1|SevenSegmentDisplayDecoder:hexDisplay2
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[7].dc1|SevenSegmentDisplayDecoder:hexDisplay3
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[7].dc1|SevenSegmentDisplayDecoder:hexDisplay4
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|decryption_core:decryp_core[7].dc1|SevenSegmentDisplayDecoder:hexDisplay5
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


