# vsim -voptargs=+acc LIB_Miniproj_RISCV.bench_riscv 
# Loading sv_std.std
# Loading LIB_Miniproj_RISCV.bench_riscv
# Loading LIB_Miniproj_RISCV.riscv
# Loading LIB_Miniproj_RISCV.imem
# Loading LIB_Miniproj_RISCV.riscv_regfile
# Loading LIB_Miniproj_RISCV.three_dff
# Loading LIB_Miniproj_RISCV.imm_gen
# Loading LIB_Miniproj_RISCV.opti
# Loading LIB_Miniproj_RISCV.branch_comp
# Loading LIB_Miniproj_RISCV.alu
# Loading LIB_Miniproj_RISCV.mem
# Loading LIB_Miniproj_RISCV.wb
# Loading LIB_Miniproj_RISCV.control_logic
add wave -position insertpoint  \
sim:/bench_riscv/PROG_SIZE \
sim:/bench_riscv/CLK_PERIOD \
sim:/bench_riscv/NB_TESTS \
sim:/bench_riscv/clock_number \
sim:/bench_riscv/passed_test \
sim:/bench_riscv/done_test \
sim:/bench_riscv/xpect_clk \
sim:/bench_riscv/test \
sim:/bench_riscv/clk \
sim:/bench_riscv/reset
add wave -position insertpoint  \
sim:/bench_riscv/riscv1/n \
sim:/bench_riscv/riscv1/clk \
sim:/bench_riscv/riscv1/rst \
sim:/bench_riscv/riscv1/pc \
sim:/bench_riscv/riscv1/data_d \
sim:/bench_riscv/riscv1/inst \
sim:/bench_riscv/riscv1/Immsel \
sim:/bench_riscv/riscv1/Imm \
sim:/bench_riscv/riscv1/Data_w \
sim:/bench_riscv/riscv1/alu \
sim:/bench_riscv/riscv1/alu_mem_o \
sim:/bench_riscv/riscv1/Rs1 \
sim:/bench_riscv/riscv1/Rs2 \
sim:/bench_riscv/riscv1/reg1 \
sim:/bench_riscv/riscv1/reg2 \
sim:/bench_riscv/riscv1/data_mem \
sim:/bench_riscv/riscv1/A1_sel \
sim:/bench_riscv/riscv1/B1_sel \
sim:/bench_riscv/riscv1/A2_sel \
sim:/bench_riscv/riscv1/B2_sel \
sim:/bench_riscv/riscv1/pc_sel \
sim:/bench_riscv/riscv1/RegWen \
sim:/bench_riscv/riscv1/BrUn \
sim:/bench_riscv/riscv1/BrEq \
sim:/bench_riscv/riscv1/BrLt \
sim:/bench_riscv/riscv1/AluSel \
sim:/bench_riscv/riscv1/MemRW \
sim:/bench_riscv/riscv1/wb_sel1 \
sim:/bench_riscv/riscv1/wb_sel2
run
run
run
