<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='86' type='347'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='84'>/// VEXTS, ByteWidth - takes an input in VSFRC and produces an output in
    /// VSFRC that is sign-extended from ByteWidth to a 64-byte integer.</doc>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='56020' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='56020' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1546' c='_ZNK4llvm17PPCTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='13600' u='r' c='_ZNK4llvm17PPCTargetLowering18combineFPToIntToFPEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
