
---------- Begin Simulation Statistics ----------
final_tick                               1938453305500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101252                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702220                       # Number of bytes of host memory used
host_op_rate                                   101579                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23257.82                       # Real time elapsed on the host
host_tick_rate                               83346308                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354889247                       # Number of instructions simulated
sim_ops                                    2362498151                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.938453                       # Number of seconds simulated
sim_ticks                                1938453305500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.815584                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              296745960                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           337919474                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         26628421                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        462331212                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          40107272                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       40646043                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          538771                       # Number of indirect misses.
system.cpu0.branchPred.lookups              588429157                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3958838                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801861                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         17297089                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555030130                       # Number of branches committed
system.cpu0.commit.bw_lim_events             59640347                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419475                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       95291950                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224813311                       # Number of instructions committed
system.cpu0.commit.committedOps            2228620459                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3588521699                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.621041                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.379217                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2515271645     70.09%     70.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    635781044     17.72%     87.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    152191601      4.24%     92.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    147594869      4.11%     96.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     45904714      1.28%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15808045      0.44%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      8416289      0.23%     98.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7913145      0.22%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     59640347      1.66%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3588521699                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44162682                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150925596                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691554517                       # Number of loads committed
system.cpu0.commit.membars                    7608880                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608886      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238764264     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318071      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695356370     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264771407     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228620459                       # Class of committed instruction
system.cpu0.commit.refs                     960127805                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224813311                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228620459                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.739874                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.739874                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            645471337                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9344603                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           293819672                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2361743844                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1324364590                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1616101218                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              17312765                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             23692298                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10551691                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  588429157                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                400730537                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2292824879                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             10772398                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          153                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2403358285                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          171                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               53288248                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.152014                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1294332212                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         336853232                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.620879                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3613801601                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.666103                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.917177                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1929948895     53.40%     53.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1240350965     34.32%     87.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               231214490      6.40%     94.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               168281937      4.66%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                33017808      0.91%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6069309      0.17%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1111421      0.03%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     423      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3806353      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3613801601                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      257093095                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            17515029                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               566861672                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.597089                       # Inst execution rate
system.cpu0.iew.exec_refs                  1010399057                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 278337053                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              547074621                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            729552121                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810810                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          9701139                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           280321659                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2323875187                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            732062004                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10135066                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2311267286                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3876102                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6268312                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              17312765                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14300803                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       201028                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        36644728                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses       166055                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        15539                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      9011789                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37997604                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     11748371                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         15539                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1981349                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      15533680                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1039519091                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2295139584                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.841974                       # average fanout of values written-back
system.cpu0.iew.wb_producers                875248214                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.592922                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2295287997                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2826942737                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1466698934                       # number of integer regfile writes
system.cpu0.ipc                              0.574754                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.574754                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611775      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1277056329     55.01%     55.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18650339      0.80%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802447      0.16%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           739211468     31.84%     88.15% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          275069942     11.85%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2321402352                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4430807                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001909                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 678905     15.32%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    19      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3289927     74.25%     89.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               461952     10.43%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2318221328                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8261281487                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2295139532                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2419144158                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2312455303                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2321402352                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11419884                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       95254725                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           244483                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           409                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28909009                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3613801601                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.642371                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.857918                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1996159849     55.24%     55.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1089258076     30.14%     85.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          378660156     10.48%     95.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          130150188      3.60%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16301251      0.45%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1342335      0.04%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1314773      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             351701      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             263272      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3613801601                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.599707                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         35142127                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         7356677                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           729552121                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          280321659                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2894                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3870894696                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6012096                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              588749079                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421331787                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25281475                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1343633852                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              15103614                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                62852                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2878582887                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2350770254                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1509295916                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1605399220                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              17739862                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              17312765                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             58475229                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                87964125                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2878582843                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        231456                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8856                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 51950599                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8847                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5852756620                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4673144401                       # The number of ROB writes
system.cpu0.timesIdled                       40362153                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2861                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.480682                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17404568                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            18618358                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1760791                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31426644                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            910742                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         919294                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8552                       # Number of indirect misses.
system.cpu1.branchPred.lookups               34592305                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47410                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801577                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1360757                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29518895                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2612722                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405409                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       12058992                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130075936                       # Number of instructions committed
system.cpu1.commit.committedOps             133877692                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    648238647                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.206525                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.871170                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    590601631     91.11%     91.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29044122      4.48%     95.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9931010      1.53%     97.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9220141      1.42%     98.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2085496      0.32%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       821014      0.13%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3495280      0.54%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       427231      0.07%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2612722      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    648238647                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457323                       # Number of function calls committed.
system.cpu1.commit.int_insts                125281839                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36891588                       # Number of loads committed
system.cpu1.commit.membars                    7603278                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603278      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77457279     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40693165     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8123826      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133877692                       # Class of committed instruction
system.cpu1.commit.refs                      48817003                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130075936                       # Number of Instructions Simulated
system.cpu1.committedOps                    133877692                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.020105                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.020105                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            566497582                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               417029                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            16772785                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             151411064                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22677131                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 52355911                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1361790                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1148236                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              7787154                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   34592305                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 22646845                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    624347191                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               346279                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     152495377                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3523648                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052975                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          24570552                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18315310                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.233532                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         650679568                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.240207                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.684388                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               556271006     85.49%     85.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                54856914      8.43%     93.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23708201      3.64%     97.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11112973      1.71%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3489555      0.54%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  719412      0.11%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  520989      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     505      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           650679568                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2315350                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1456282                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31127756                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.217932                       # Inst execution rate
system.cpu1.iew.exec_refs                    51643952                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12340294                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              491628784                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             39737346                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802250                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1470677                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12713584                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          145924550                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39303658                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1287718                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            142308223                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3596101                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3457353                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1361790                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11557580                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        41040                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1001716                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        36922                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1229                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3040                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2845758                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       788169                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1229                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       491526                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        964756                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 80715974                       # num instructions consuming a value
system.cpu1.iew.wb_count                    141292154                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.849793                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 68591877                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.216376                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     141338375                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               176899075                       # number of integer regfile reads
system.cpu1.int_regfile_writes               94830902                       # number of integer regfile writes
system.cpu1.ipc                              0.199199                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.199199                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603381      5.29%      5.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84005754     58.50%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43398836     30.22%     94.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8587824      5.98%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             143595941                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3847042                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026791                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 540849     14.06%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3029119     78.74%     92.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               277070      7.20%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             139839586                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         941939082                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    141292142                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        157972407                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 134518905                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                143595941                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405645                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       12046857                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           220618                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           236                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5150208                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    650679568                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.220686                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.671729                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          560008383     86.07%     86.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           60326990      9.27%     95.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17637351      2.71%     98.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6146164      0.94%     98.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4800127      0.74%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             667804      0.10%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             775314      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             175135      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             142300      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      650679568                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.219904                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23657269                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2280119                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            39737346                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12713584                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       652994918                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3223893658                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              529174122                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89331132                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24120134                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                25948633                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4341396                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                35063                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            186603246                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             149406776                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          100264003                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 55035475                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9825143                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1361790                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             39127623                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                10932871                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       186603234                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31925                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               655                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 47458654                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           655                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   791562401                       # The number of ROB reads
system.cpu1.rob.rob_writes                  294321111                       # The number of ROB writes
system.cpu1.timesIdled                          56782                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4347120                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                14927                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4419707                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              18681573                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9794955                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      19465460                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       743231                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       147450                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     92936115                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6453149                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    185858590                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6600599                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5248923                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5523263                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4147111                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              329                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            249                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4545211                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4545208                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5248923                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           374                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     29259591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29259591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    980313216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               980313216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              532                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9795086                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9795086    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9795086                       # Request fanout histogram
system.membus.respLayer1.occupancy        51822492255                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         44229468131                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       501008500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   638051941.846587                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        45500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1563559500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1935447254500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3006051000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    347223407                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       347223407                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    347223407                       # number of overall hits
system.cpu0.icache.overall_hits::total      347223407                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     53507129                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      53507129                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     53507129                       # number of overall misses
system.cpu0.icache.overall_misses::total     53507129                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 682079394494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 682079394494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 682079394494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 682079394494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    400730536                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    400730536                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    400730536                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    400730536                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.133524                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.133524                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.133524                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.133524                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12747.448933                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12747.448933                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12747.448933                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12747.448933                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2612                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               82                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    31.853659                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     47816551                       # number of writebacks
system.cpu0.icache.writebacks::total         47816551                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5690545                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5690545                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5690545                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5690545                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     47816584                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     47816584                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     47816584                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     47816584                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 586160658994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 586160658994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 586160658994                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 586160658994                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.119324                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.119324                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.119324                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.119324                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12258.522252                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12258.522252                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12258.522252                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12258.522252                       # average overall mshr miss latency
system.cpu0.icache.replacements              47816551                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    347223407                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      347223407                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     53507129                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     53507129                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 682079394494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 682079394494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    400730536                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    400730536                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.133524                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.133524                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12747.448933                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12747.448933                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5690545                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5690545                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     47816584                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     47816584                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 586160658994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 586160658994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.119324                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.119324                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12258.522252                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12258.522252                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999972                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          395038601                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         47816551                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.261545                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999972                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        849277655                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       849277655                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    893688872                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       893688872                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    893688872                       # number of overall hits
system.cpu0.dcache.overall_hits::total      893688872                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     56599883                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56599883                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     56599883                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56599883                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1556582435041                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1556582435041                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1556582435041                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1556582435041                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    950288755                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    950288755                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    950288755                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    950288755                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.059561                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059561                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.059561                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059561                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27501.513299                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27501.513299                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27501.513299                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27501.513299                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10560151                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1271210                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           219210                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          14157                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.173674                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    89.793742                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     41402108                       # number of writebacks
system.cpu0.dcache.writebacks::total         41402108                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16655508                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16655508                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16655508                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16655508                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39944375                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39944375                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39944375                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39944375                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 768494367619                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 768494367619                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 768494367619                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 768494367619                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042034                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042034                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042034                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042034                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19239.113583                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19239.113583                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19239.113583                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19239.113583                       # average overall mshr miss latency
system.cpu0.dcache.replacements              41402108                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    641447251                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      641447251                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     44075945                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     44075945                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1074269408500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1074269408500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    685523196                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    685523196                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.064295                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.064295                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24373.145227                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24373.145227                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9026797                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9026797                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35049148                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35049148                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 588850781500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 588850781500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051128                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051128                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16800.715997                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16800.715997                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    252241621                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     252241621                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12523938                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12523938                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 482313026541                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 482313026541                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264765559                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264765559                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.047302                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.047302                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 38511.291460                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38511.291460                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7628711                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7628711                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4895227                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4895227                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 179643586119                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 179643586119                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018489                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018489                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 36697.702909                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36697.702909                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3200                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3200                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2743                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2743                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     16072500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     16072500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.461551                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.461551                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5859.460445                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5859.460445                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2727                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2727                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       806500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       806500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002692                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002692                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 50406.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50406.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       652000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       652000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5866                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5866                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024719                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024719                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4496.551724                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4496.551724                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       508000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       508000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024719                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024719                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3503.448276                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3503.448276                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336690                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336690                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465171                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465171                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 131551751000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 131551751000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801861                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801861                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385383                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385383                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89785.936932                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89785.936932                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465171                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465171                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 130086580000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 130086580000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385383                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385383                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88785.936932                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88785.936932                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994949                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          937444140                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         41409318                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.638483                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994949                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999842                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999842                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1949614200                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1949614200                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            47699320                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            37773095                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               49649                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1010328                       # number of demand (read+write) hits
system.l2.demand_hits::total                 86532392                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           47699320                       # number of overall hits
system.l2.overall_hits::.cpu0.data           37773095                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              49649                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1010328                       # number of overall hits
system.l2.overall_hits::total                86532392                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            117263                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3628180                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14639                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2628458                       # number of demand (read+write) misses
system.l2.demand_misses::total                6388540                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           117263                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3628180                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14639                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2628458                       # number of overall misses
system.l2.overall_misses::total               6388540                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10204753500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 362252280483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1374569000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 269103920979                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     642935523962                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10204753500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 362252280483                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1374569000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 269103920979                       # number of overall miss cycles
system.l2.overall_miss_latency::total    642935523962                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        47816583                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        41401275                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           64288                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3638786                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             92920932                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       47816583                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       41401275                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          64288                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3638786                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            92920932                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002452                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.087634                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.227710                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.722345                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068752                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002452                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.087634                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.227710                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.722345                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068752                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87024.496218                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99844.076226                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93897.738917                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102380.909636                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100638.882117                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87024.496218                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99844.076226                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93897.738917                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102380.909636                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100638.882117                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              26150                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       325                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      80.461538                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1664111                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5523264                       # number of writebacks
system.l2.writebacks::total                   5523264                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            150                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          87780                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            198                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          40512                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              128640                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           150                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         87780                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           198                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         40512                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             128640                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       117113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3540400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2587946                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6259900                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       117113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3540400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2587946                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3548657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9808557                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9024633000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 319948077987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1218193500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 239625522985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 569816427472                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9024633000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 319948077987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1218193500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 239625522985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 298010549463                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 867826976935                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.085514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.224630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.711211                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.067368                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.085514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.224630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.711211                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.105558                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77059.190696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90370.601623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84356.588879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92592.937791                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91026.442511                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77059.190696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90370.601623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84356.588879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92592.937791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83978.403510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88476.518711                       # average overall mshr miss latency
system.l2.replacements                       16243576                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9391561                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9391561                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9391561                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9391561                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     83159925                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         83159925                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     83159925                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     83159925                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3548657                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3548657                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 298010549463                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 298010549463                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83978.403510                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83978.403510                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   19                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 41                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       180000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       182000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       362000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.703704                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.683333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8181.818182                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9578.947368                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8829.268293                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       442000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       372500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       814500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.703704                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.683333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20090.909091                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19605.263158                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19865.853659                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.555556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        44000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        65000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       109000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.555556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        22000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        21800                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3770273                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           421499                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4191772                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2582306                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2049623                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4631929                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 257420715493                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 207736508988                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  465157224481                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6352579                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2471122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8823701                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.406497                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.829430                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.524942                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99686.371597                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101353.521593                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100424.083461                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        58102                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        29908                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            88010                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2524204                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2019715                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4543919                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 227080228997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 184612557492                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 411692786489                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.397351                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.817327                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.514967                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89961.123981                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91405.251480                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90603.020540                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      47699320                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         49649                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           47748969                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       117263                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14639                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           131902                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10204753500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1374569000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11579322500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     47816583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        64288                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       47880871                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002452                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.227710                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002755                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87024.496218                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93897.738917                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87787.315583                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          150                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          198                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           348                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       117113                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14441                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       131554                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9024633000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1218193500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10242826500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002449                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.224630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002748                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77059.190696                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84356.588879                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77860.243702                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     34002822                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       588829                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34591651                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1045874                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       578835                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1624709                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 104831564990                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  61367411991                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 166198976981                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     35048696                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1167664                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36216360                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.029841                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.495721                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.044861                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100233.455454                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106018.834367                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102294.612131                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        29678                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        10604                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        40282                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1016196                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       568231                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1584427                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  92867848990                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  55012965493                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 147880814483                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.028994                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.486639                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043749                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91387.733262                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96814.439010                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93333.939956                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          321                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               329                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          408                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           20                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             428                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2835000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       153000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2988000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          729                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           28                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           757                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.559671                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.714286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.565390                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  6948.529412                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data         7650                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  6981.308411                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           54                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           56                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          354                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          372                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6950998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       350999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7301997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.485597                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.642857                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.491413                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19635.587571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19499.944444                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19629.024194                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999942                       # Cycle average of tags in use
system.l2.tags.total_refs                   188878254                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16243959                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.627600                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.560704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.320326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.348124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.024946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.231106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.514737                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.430636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.083130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.177314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.034861                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.273668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1500029975                       # Number of tag accesses
system.l2.tags.data_accesses               1500029975                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7495168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     226644928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        924224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     165654336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    226105728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          626824384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7495168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       924224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8419392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    353488832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       353488832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         117112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3541327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2588349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3532902                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9794131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5523263                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5523263                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3866571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        116920499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           476784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         85456965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    116642339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             323363159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3866571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       476784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4343356                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182356124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182356124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182356124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3866571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       116920499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          476784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        85456965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    116642339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            505719283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5508128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    117112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3483996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2526607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3525477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015378994250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       335840                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       335840                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21761683                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5187381                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9794131                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5523263                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9794131                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5523263                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 126498                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15135                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            487483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            500966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            616174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            994062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            679874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            649708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            676735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            619805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            589419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            597018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           673251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           518127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           532383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           529741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           499293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           503594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            285954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            292950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            343558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            330089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            422639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            395406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            413312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            386970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            368701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            380395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           355650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           321218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           308371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           316740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           296164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           289992                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 315457291772                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                48338165000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            496725410522                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32630.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51380.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5609116                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2920786                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9794131                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5523263                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3729596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2423747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1074406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  818471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  641065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  309471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  187552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  131355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  100479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   75563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  56478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  45369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  31580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  16993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  10537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   7152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  39591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  47408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 135677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 254099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 318185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 342187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 351549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 356560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 364528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 368331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 372816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 383067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 367024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 362875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 357482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 348414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 346162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 348324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6645833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    146.143483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.703489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   186.763825                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4446371     66.90%     66.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1147523     17.27%     84.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       451983      6.80%     90.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       250073      3.76%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        95618      1.44%     96.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        46860      0.71%     96.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        29229      0.44%     97.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22302      0.34%     97.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       155874      2.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6645833                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       335840                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.786419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.675328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    417.316304                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       335835    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::237568-245759            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        335840                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       335840                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.400992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.374097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.986795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           279169     83.13%     83.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7697      2.29%     85.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            30028      8.94%     94.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            12520      3.73%     98.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4195      1.25%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1394      0.42%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              494      0.15%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              204      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               81      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               34      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        335840                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              618728512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8095872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               352518976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               626824384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            353488832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       319.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       181.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    323.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    182.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1938453287500                       # Total gap between requests
system.mem_ctrls.avgGap                     126552.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7495168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    222975744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       924224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    161702848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    225630528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    352518976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3866571.342592497822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 115027658.064988151193                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 476784.247202492144                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 83418490.164915665984                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 116397195.310207083821                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 181855799.672756165266                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       117112                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3541327                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14441                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2588349                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3532902                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5523263                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4173388496                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 173151279909                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    611314218                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 132400879598                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 186388548301                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 46141961575707                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35635.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48894.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42331.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51152.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     52757.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8354112.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          23017010940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12233820060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         31721777640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13766345820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     153019545120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     320193882780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     474729115680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1028681498040                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        530.671281                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1230653877431                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  64729080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 643070348069                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          24434286660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          12987116175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         37305121980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14985983160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     153019545120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     499620612870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     323632921920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1065985587885                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        549.915536                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 835899395421                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  64729080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1037824830079                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    18524333655.172413                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   89055092892.318680                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6.5e+11-7e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        30500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 694480928500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   326836277500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1611617028000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22578117                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22578117                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22578117                       # number of overall hits
system.cpu1.icache.overall_hits::total       22578117                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        68728                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         68728                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        68728                       # number of overall misses
system.cpu1.icache.overall_misses::total        68728                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2207075500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2207075500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2207075500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2207075500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     22646845                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22646845                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     22646845                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22646845                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003035                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 32113.192585                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32113.192585                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 32113.192585                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32113.192585                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           85                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    42.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        64256                       # number of writebacks
system.cpu1.icache.writebacks::total            64256                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4440                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4440                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4440                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4440                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        64288                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        64288                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        64288                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        64288                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2030382000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2030382000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2030382000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2030382000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002839                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002839                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002839                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002839                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 31582.597063                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 31582.597063                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 31582.597063                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 31582.597063                       # average overall mshr miss latency
system.cpu1.icache.replacements                 64256                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22578117                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22578117                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        68728                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        68728                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2207075500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2207075500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     22646845                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22646845                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 32113.192585                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32113.192585                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4440                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4440                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        64288                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        64288                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2030382000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2030382000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002839                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002839                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 31582.597063                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 31582.597063                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994386                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22279703                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            64256                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           346.733426                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        338876000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994386                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999825                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999825                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         45357978                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        45357978                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     38036309                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        38036309                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     38036309                       # number of overall hits
system.cpu1.dcache.overall_hits::total       38036309                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8222046                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8222046                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8222046                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8222046                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 587067753226                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 587067753226                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 587067753226                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 587067753226                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46258355                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46258355                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46258355                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46258355                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.177742                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.177742                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.177742                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.177742                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 71401.662460                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 71401.662460                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 71401.662460                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 71401.662460                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2546693                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       838318                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            39697                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           9612                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.153286                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    87.215772                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3638695                       # number of writebacks
system.cpu1.dcache.writebacks::total          3638695                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5922147                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5922147                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5922147                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5922147                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2299899                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2299899                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2299899                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2299899                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 169107759354                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 169107759354                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 169107759354                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 169107759354                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.049719                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049719                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.049719                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049719                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 73528.341616                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73528.341616                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 73528.341616                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73528.341616                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3638695                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33516841                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33516841                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4618127                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4618127                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 320754045000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 320754045000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38134968                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38134968                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.121100                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.121100                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 69455.440485                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 69455.440485                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3450238                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3450238                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1167889                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1167889                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  70270903000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  70270903000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030625                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030625                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 60169.162480                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 60169.162480                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4519468                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4519468                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3603919                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3603919                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 266313708226                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 266313708226                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8123387                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8123387                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.443647                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.443647                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 73895.586506                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73895.586506                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2471909                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2471909                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1132010                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1132010                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  98836856354                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  98836856354                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139352                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139352                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87310.939262                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87310.939262                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          167                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          167                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6764500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6764500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.341513                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.341513                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40505.988024                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40505.988024                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2912000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2912000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096115                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096115                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 61957.446809                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61957.446809                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          338                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          338                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       559000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       559000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.247216                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.247216                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5036.036036                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5036.036036                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       450000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       450000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.244989                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.244989                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4090.909091                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4090.909091                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2455329                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2455329                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346248                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346248                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119635139500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119635139500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354129                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354129                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88865.602400                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88865.602400                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346248                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346248                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118288891500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118288891500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354129                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354129                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87865.602400                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87865.602400                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.053332                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44136225                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3646036                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.105263                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        338887500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.053332                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.907917                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.907917                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        103767802                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       103767802                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          84097934                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14914825                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     83530039                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10720312                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6059788                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             345                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           253                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            598                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8837591                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8837590                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      47880872                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36217063                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          757                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          757                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    143449717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    124213849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       192832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10923842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             278780240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6120520512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5299416128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8226816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    465758528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            11893921984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22318490                       # Total snoops (count)
system.tol2bus.snoopTraffic                 354423104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        115240315                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.065131                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.251890                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              107882095     93.61%     93.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7210738      6.26%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 147480      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          115240315                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       185850945898                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       62118781848                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       71804603721                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5472410519                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          96643575                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2144680928000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 683800                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710024                       # Number of bytes of host memory used
host_op_rate                                   685962                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3965.22                       # Real time elapsed on the host
host_tick_rate                               52009162                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2711417035                       # Number of instructions simulated
sim_ops                                    2719986401                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.206228                       # Number of seconds simulated
sim_ticks                                206227622500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.528694                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               38440746                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            41100484                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7149663                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         69946992                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             48922                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          66510                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17588                       # Number of indirect misses.
system.cpu0.branchPred.lookups               75416750                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11522                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          9836                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5333559                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  38617861                       # Number of branches committed
system.cpu0.commit.bw_lim_events             10989447                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1376773                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      105798040                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           181964807                       # Number of instructions committed
system.cpu0.commit.committedOps             182646081                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    379151784                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.481723                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.560507                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    318052415     83.89%     83.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     32661164      8.61%     92.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6717900      1.77%     94.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4603716      1.21%     95.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1629584      0.43%     95.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       934650      0.25%     96.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1309549      0.35%     96.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2253359      0.59%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     10989447      2.90%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    379151784                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               90147                       # Number of function calls committed.
system.cpu0.commit.int_insts                179080140                       # Number of committed integer instructions.
system.cpu0.commit.loads                     42120799                       # Number of loads committed
system.cpu0.commit.membars                    1024959                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1025724      0.56%      0.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133790180     73.25%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7582      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       42130007     23.07%     96.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5686747      3.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        182646081                       # Class of committed instruction
system.cpu0.commit.refs                      47817718                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  181964807                       # Number of Instructions Simulated
system.cpu0.committedOps                    182646081                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.252562                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.252562                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            197233282                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1824105                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            33485291                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             314664148                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                31847248                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                157763746                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5335803                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              5561492                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6116144                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   75416750                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 21209523                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    363862492                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               256473                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          829                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     355526632                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  74                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               14303814                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.183994                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          27280921                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          38489668                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.867377                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         398296223                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.900480                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.023876                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               174410193     43.79%     43.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               126352174     31.72%     75.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                70539271     17.71%     93.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22048189      5.54%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1874174      0.47%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1640202      0.41%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  995710      0.25%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   79806      0.02%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  356504      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           398296223                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3097                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2259                       # number of floating regfile writes
system.cpu0.idleCycles                       11590752                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5775834                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                51913165                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.621780                       # Inst execution rate
system.cpu0.iew.exec_refs                    72303647                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5852282                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              104097512                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             67131859                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            568852                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3497054                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6110526                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          288291007                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             66451365                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5932593                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            254859547                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1060697                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             12183092                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5335803                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14091719                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1471058                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          109473                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          341                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          489                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25011060                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       413607                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           489                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1821343                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3954491                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                192342321                       # num instructions consuming a value
system.cpu0.iew.wb_count                    242408370                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.799555                       # average fanout of values written-back
system.cpu0.iew.wb_producers                153788213                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.591403                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     242957492                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               327204396                       # number of integer regfile reads
system.cpu0.int_regfile_writes              184606368                       # number of integer regfile writes
system.cpu0.ipc                              0.443939                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.443939                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1027572      0.39%      0.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            185347016     71.07%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8003      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2271      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1546      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            68556150     26.29%     97.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5847462      2.24%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            666      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             260792140                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3682                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7348                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3630                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3655                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2793822                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.010713                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1627803     58.26%     58.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    73      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     15      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1117622     40.00%     98.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                48293      1.73%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             262554708                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         923649541                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    242404740                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        393932747                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 286442336                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                260792140                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1848671                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      105644928                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           982564                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        471898                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     52483010                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    398296223                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.654769                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.201227                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          264761606     66.47%     66.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           69023118     17.33%     83.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           32108806      8.06%     91.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           15168712      3.81%     95.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10568125      2.65%     98.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2393109      0.60%     98.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2374700      0.60%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1625347      0.41%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             272700      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      398296223                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.636254                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1229076                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          121768                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            67131859                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6110526                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5800                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       409886975                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2568274                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              138818821                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            137704448                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3819351                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                39867303                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              25556642                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1268330                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            390536143                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             303133733                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          232746644                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                153686080                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2181782                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5335803                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             34632655                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                95042200                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3103                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       390533040                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      25955561                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            560318                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 20167164                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        560426                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   656585671                       # The number of ROB reads
system.cpu0.rob.rob_writes                  596087733                       # The number of ROB writes
system.cpu0.timesIdled                         123464                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1846                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.772830                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               36482607                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            37699225                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6693708                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         65634740                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             26397                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          32361                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5964                       # Number of indirect misses.
system.cpu1.branchPred.lookups               70969738                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1718                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          8925                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          5087057                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  36907235                       # Number of branches committed
system.cpu1.commit.bw_lim_events             10822106                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         570066                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      105400198                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           174562981                       # Number of instructions committed
system.cpu1.commit.committedOps             174842169                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    352082823                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.496594                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.595492                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    294899754     83.76%     83.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     30384365      8.63%     92.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5725422      1.63%     94.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4432831      1.26%     95.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1533544      0.44%     95.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       873831      0.25%     95.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1248502      0.35%     96.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2162468      0.61%     96.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     10822106      3.07%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    352082823                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               37133                       # Number of function calls committed.
system.cpu1.commit.int_insts                171906595                       # Number of committed integer instructions.
system.cpu1.commit.loads                     40419902                       # Number of loads committed
system.cpu1.commit.membars                     422104                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       422104      0.24%      0.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       129202659     73.90%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            317      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40428827     23.12%     97.26% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4787880      2.74%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        174842169                       # Class of committed instruction
system.cpu1.commit.refs                      45216707                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  174562981                       # Number of Instructions Simulated
system.cpu1.committedOps                    174842169                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.139001                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.139001                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            176974125                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1614223                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            32676090                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             305772319                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                28434396                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                154712372                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               5088141                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              5118693                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5817259                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   70969738                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19574818                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    341008517                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               229144                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     341407237                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               13389584                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.190068                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23322984                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          36509004                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.914344                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         371026293                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.922300                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.985426                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               154074402     41.53%     41.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               123241655     33.22%     74.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                68540928     18.47%     93.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                21446407      5.78%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1745916      0.47%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1590266      0.43%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  221433      0.06%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   50964      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  114322      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           371026293                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2364103                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             5527804                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                50262890                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.661882                       # Inst execution rate
system.cpu1.iew.exec_refs                    69492014                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4945235                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              104196081                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             65230428                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            189170                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3462298                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5022402                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          280096206                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             64546779                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5968845                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            247140278                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1059280                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             10446038                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               5088141                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             12356530                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1433138                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          101680                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          268                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          220                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     24810526                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       225597                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           220                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1779355                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3748449                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                188139642                       # num instructions consuming a value
system.cpu1.iew.wb_count                    234830576                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.798795                       # average fanout of values written-back
system.cpu1.iew.wb_producers                150285082                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.628914                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     235374896                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               316921867                       # number of integer regfile reads
system.cpu1.int_regfile_writes              179954668                       # number of integer regfile writes
system.cpu1.ipc                              0.467508                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.467508                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           423014      0.17%      0.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            181109208     71.55%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 322      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            66636849     26.33%     98.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4939348      1.95%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             253109123                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2718909                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.010742                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1625507     59.79%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1090488     40.11%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2914      0.11%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             255405018                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         880940019                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    234830576                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        385350458                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 279428095                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                253109123                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             668111                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      105254037                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           976571                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         98045                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     52043415                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    371026293                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.682186                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.223070                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          242575751     65.38%     65.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           65107481     17.55%     82.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           31682538      8.54%     91.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14866392      4.01%     95.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10314606      2.78%     98.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2246023      0.61%     98.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2355074      0.63%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1609017      0.43%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             269411      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      371026293                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.677867                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           770921                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           56896                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            65230428                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5022402                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    910                       # number of misc regfile reads
system.cpu1.numCycles                       373390396                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    38975338                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              137185053                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            132885471                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3822893                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36082793                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              24714394                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1265208                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            379646222                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             294899990                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          227877602                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                150704494                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                890465                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               5088141                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             32299070                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                94992131                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       379646222                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       9666742                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            172781                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 19209825                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        172791                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   621497026                       # The number of ROB reads
system.cpu1.rob.rob_writes                  579483306                       # The number of ROB writes
system.cpu1.timesIdled                          24325                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6918099                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                64032                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7380546                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              18921286                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12481509                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24352152                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1268306                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       455461                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11063024                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7054277                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22125328                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7509738                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12236834                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       841163                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11029765                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           103109                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3584                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136334                       # Transaction distribution
system.membus.trans_dist::ReadExResp           135920                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12236835                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1362                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     36724906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               36724906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    845690688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               845690688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            93803                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12481224                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12481224    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12481224                       # Request fanout histogram
system.membus.respLayer1.occupancy        63889518467                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             31.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         30016277865                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   206227622500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   206227622500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                494                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          247                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    5199435.222672                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   13969789.979706                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          247    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        24500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    143312000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            247                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   204943362000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1284260500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     21080966                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        21080966                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     21080966                       # number of overall hits
system.cpu0.icache.overall_hits::total       21080966                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       128555                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        128555                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       128555                       # number of overall misses
system.cpu0.icache.overall_misses::total       128555                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8838904472                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8838904472                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8838904472                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8838904472                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     21209521                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     21209521                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     21209521                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     21209521                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006061                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006061                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006061                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006061                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 68755.820248                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 68755.820248                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 68755.820248                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 68755.820248                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        39407                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           66                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              464                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    84.928879                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           66                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       119165                       # number of writebacks
system.cpu0.icache.writebacks::total           119165                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         9374                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         9374                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         9374                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         9374                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       119181                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       119181                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       119181                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       119181                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8209507972                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8209507972                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8209507972                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8209507972                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005619                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005619                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005619                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005619                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 68882.690798                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68882.690798                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 68882.690798                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68882.690798                       # average overall mshr miss latency
system.cpu0.icache.replacements                119165                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     21080966                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       21080966                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       128555                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       128555                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8838904472                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8838904472                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     21209521                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     21209521                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006061                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006061                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 68755.820248                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 68755.820248                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         9374                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         9374                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       119181                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       119181                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8209507972                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8209507972                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005619                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005619                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 68882.690798                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68882.690798                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.993854                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           21201535                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           119212                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           177.847322                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.993854                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999808                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999808                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         42538222                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        42538222                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     45095714                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        45095714                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     45095714                       # number of overall hits
system.cpu0.dcache.overall_hits::total       45095714                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19220141                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19220141                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19220141                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19220141                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1160446987910                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1160446987910                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1160446987910                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1160446987910                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     64315855                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     64315855                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     64315855                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     64315855                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.298840                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.298840                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.298840                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.298840                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 60376.611592                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60376.611592                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 60376.611592                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60376.611592                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     67468423                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        57511                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1569891                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            920                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.976502                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    62.511957                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5498357                       # number of writebacks
system.cpu0.dcache.writebacks::total          5498357                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13593909                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13593909                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13593909                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13593909                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      5626232                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5626232                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      5626232                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5626232                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 371539266163                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 371539266163                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 371539266163                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 371539266163                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.087478                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.087478                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.087478                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.087478                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 66036.961534                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 66036.961534                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 66036.961534                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 66036.961534                       # average overall mshr miss latency
system.cpu0.dcache.replacements               5498233                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     41206547                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       41206547                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17761591                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17761591                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1082095763500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1082095763500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     58968138                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     58968138                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.301207                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.301207                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 60923.357795                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60923.357795                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     12425286                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12425286                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      5336305                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5336305                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 359462610000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 359462610000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090495                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090495                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 67361.706274                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 67361.706274                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3889167                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3889167                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1458550                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1458550                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  78351224410                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  78351224410                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5347717                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5347717                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.272743                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.272743                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 53718.572836                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53718.572836                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1168623                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1168623                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       289927                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       289927                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  12076656163                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  12076656163                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054215                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054215                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 41654.127291                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41654.127291                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       338759                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       338759                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1396                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1396                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     46402000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     46402000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       340155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       340155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004104                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004104                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 33239.255014                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 33239.255014                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1036                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1036                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          360                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          360                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6438500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6438500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001058                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001058                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 17884.722222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17884.722222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       336973                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       336973                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2356                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2356                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     20005500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     20005500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       339329                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       339329                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.006943                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.006943                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8491.298812                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8491.298812                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2299                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2299                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     17719500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     17719500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006775                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006775                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7707.481514                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7707.481514                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       202000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       202000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       189000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       189000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2550                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2550                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         7286                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         7286                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    363860499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    363860499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         9836                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         9836                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.740748                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.740748                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 49939.678699                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 49939.678699                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         7286                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         7286                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    356574499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    356574499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.740748                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.740748                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 48939.678699                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 48939.678699                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.938956                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           51421810                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5579245                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.216625                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.938956                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998092                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998092                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        135589563                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       135589563                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               23944                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1987306                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5752                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1921574                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3938576                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              23944                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1987306                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5752                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1921574                       # number of overall hits
system.l2.overall_hits::total                 3938576                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             95221                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3504310                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             18699                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3358334                       # number of demand (read+write) misses
system.l2.demand_misses::total                6976564                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            95221                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3504310                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            18699                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3358334                       # number of overall misses
system.l2.overall_misses::total               6976564                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7755420500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 336249760949                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1599101000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 322120354460                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     667724636909                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7755420500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 336249760949                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1599101000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 322120354460                       # number of overall miss cycles
system.l2.overall_miss_latency::total    667724636909                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          119165                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         5491616                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24451                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5279908                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10915140                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         119165                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        5491616                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24451                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5279908                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10915140                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.799069                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.638120                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.764754                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.636059                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.639164                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.799069                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.638120                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.764754                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.636059                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.639164                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81446.534903                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95953.200758                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85517.995615                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 95916.711816                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95709.669819                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81446.534903                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95953.200758                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85517.995615                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 95916.711816                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95709.669819                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              39779                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1094                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      36.361060                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3986112                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              841162                       # number of writebacks
system.l2.writebacks::total                    841162                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1884                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          84779                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            553                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          70555                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              157771                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1884                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         84779                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           553                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         70555                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             157771                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        93337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3419531                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        18146                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3287779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6818793                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        93337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3419531                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        18146                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3287779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5781429                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12600222                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6698992001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 297342511524                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1386146007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 285558286048                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 590985935580                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6698992001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 297342511524                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1386146007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 285558286048                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 434075609528                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1025061545108                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.783259                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.622682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.742137                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.622696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.624710                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.783259                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.622682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.742137                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.622696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.154380                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71772.094678                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86954.179250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76388.515761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 86854.464989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86670.168105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71772.094678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86954.179250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76388.515761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 86854.464989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 75081.024004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81352.657525                       # average overall mshr miss latency
system.l2.replacements                       19135071                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1213310                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1213310                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1213310                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1213310                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      8587214                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8587214                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      8587214                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8587214                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5781429                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5781429                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 434075609528                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 434075609528                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 75081.024004                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 75081.024004                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            5833                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            5965                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                11798                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          6380                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          6355                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              12735                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     12780500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     10448500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     23229000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        12213                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        12320                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            24533                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.522394                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.515828                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.519097                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2003.213166                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1644.138474                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1824.028269                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data         6380                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         6355                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         12735                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    128114952                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    127313456                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    255428408                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.522394                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.515828                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.519097                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20080.713480                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20033.588670                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20057.197330                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           351                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            88                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                439                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          255                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          165                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              420                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      4386500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1266000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5652500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          606                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          253                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            859                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.420792                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.652174                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.488941                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 17201.960784                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  7672.727273                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 13458.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          254                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          164                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          418                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      5162000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3340000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      8502000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.419142                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.648221                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.486612                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20322.834646                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20365.853659                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20339.712919                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           115141                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            89607                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                204748                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          99359                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          60564                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              159923                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   9856093498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   5883875499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15739968997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       214500                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       150171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            364671                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.463212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.403300                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.438540                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99196.786381                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 97151.368783                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98422.171901                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        16270                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         7870                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            24140                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        83089                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        52694                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         135783                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   7891484499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4909341000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12800825499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.387361                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.350893                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.372344                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94976.284454                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93166.982958                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94274.139612                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         23944                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5752                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              29696                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        95221                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        18699                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           113920                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7755420500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1599101000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9354521500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       119165                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         143616                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.799069                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.764754                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.793226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81446.534903                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85517.995615                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82114.830583                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1884                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          553                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2437                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        93337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        18146                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       111483                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6698992001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1386146007                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8085138008                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.783259                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.742137                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.776258                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71772.094678                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76388.515761                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72523.505898                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1872165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1831967                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3704132                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3404951                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      3297770                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6702721                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 326393667451                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 316236478961                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 642630146412                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      5277116                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      5129737                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10406853                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.645230                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.642873                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.644068                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95858.550520                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 95894.037171                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95876.010118                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        68509                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        62685                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       131194                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3336442                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      3235085                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6571527                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 289451027025                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 280648945048                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 570099972073                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.632247                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.630653                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.631461                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86754.400953                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 86751.644871                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86753.044167                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2835                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           94                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2929                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1788                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           66                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1854                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     35634500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     35634500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         4623                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          160                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4783                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.386762                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.412500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.387623                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19929.809843                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19220.334412                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          512                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          512                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1276                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           66                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1342                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     25224979                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1259500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     26484479                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.276011                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.412500                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.280577                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19768.792320                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19083.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19735.081222                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998242                       # Cycle average of tags in use
system.l2.tags.total_refs                    26128263                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19138556                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.365216                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.724273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.933666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.066375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.162738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       10.154306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.956884                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.339442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.014589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.172912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.158661                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.311826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999973                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 185108220                       # Number of tag accesses
system.l2.tags.data_accesses                185108220                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5973568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     218924544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1161344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     210478336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    355318464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          791856256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5973568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1161344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7134912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     53834432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        53834432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          93337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3420696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          18146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3288724                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5551851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12372754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       841163                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             841163                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         28965897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1061567511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          5631370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1020611756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1722943123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3839719657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     28965897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      5631370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         34597266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      261043750                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            261043750                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      261043750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        28965897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1061567511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         5631370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1020611756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1722943123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4100763408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    807429.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     93338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3391586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     18146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3262837.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5534176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000993184500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49152                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49152                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21590379                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             762718                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12372755                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     841163                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12372755                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   841163                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  72672                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 33734                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            380834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            411619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            631162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            827052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            798844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2006374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2084358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1541387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            689247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            392670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           573977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           411191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           389410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           390022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           386056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           385880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             45140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             57352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             63471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             57931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             53066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             50565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            54678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45176                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 336671567558                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                61500415000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            567298123808                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27371.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46121.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10626803                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  733781                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12372755                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               841163                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1762416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1907946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1722793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1527713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1379739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1112261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  836544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  626429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  463303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  332814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 233797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 168778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  99906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  58082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  34103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  19030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   9826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   4093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  38766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  49585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  53212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  54008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  54585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  56345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  52894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  52299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  52101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  51510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  51183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  50842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1746913                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    480.207085                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   299.681510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   388.313527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       417585     23.90%     23.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       242984     13.91%     37.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       206477     11.82%     49.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       191242     10.95%     60.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        73847      4.23%     64.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        53877      3.08%     67.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        44274      2.53%     70.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        35761      2.05%     72.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       480866     27.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1746913                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49152                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     250.244161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    123.447176                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    408.009289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         41404     84.24%     84.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         6772     13.78%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          761      1.55%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          126      0.26%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           33      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           10      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            3      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.00%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            1      0.00%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            7      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            2      0.00%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            4      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799           17      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49152                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.427022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.395251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.083935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            40880     83.17%     83.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1123      2.28%     85.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4021      8.18%     93.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1793      3.65%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              750      1.53%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              331      0.67%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              119      0.24%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               70      0.14%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               30      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               17      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49152                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              787205312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4651008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51674944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               791856320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             53834432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3817.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       250.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3839.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    261.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    29.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  206227594000                       # Total gap between requests
system.mem_ctrls.avgGap                      15606.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5973632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    217061504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1161344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    208821568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    354187264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     51674944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 28966206.988106064498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1052533610.040526866913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5631369.774434557185                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1012578070.137039899826                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1717457922.010423183441                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 250572369.373069792986                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        93338                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3420696                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        18146                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3288724                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5551851                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       841163                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2843161158                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 155502189445                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    634152392                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 149170833790                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 259147787023                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5089244192280                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30460.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45459.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34947.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     45358.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46677.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6050247.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4031065500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2142550740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         25835754420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2003843160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16279355040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      87597471750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5425115040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       143315155650                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        694.936759                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13059827067                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6886360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 186281435433                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8441943300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4486984095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         61986838200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2210894460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16279355040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      89696013960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3657921600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       186759950655                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        905.601046                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8495197078                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6886360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 190846065422                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                890                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          446                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    43795172.645740                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   155997407.984990                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          446    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1703908000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            446                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   186694975500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  19532647000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19548494                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19548494                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19548494                       # number of overall hits
system.cpu1.icache.overall_hits::total       19548494                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26324                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26324                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26324                       # number of overall misses
system.cpu1.icache.overall_misses::total        26324                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1844776500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1844776500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1844776500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1844776500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19574818                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19574818                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19574818                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19574818                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001345                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001345                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001345                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001345                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70079.642152                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70079.642152                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70079.642152                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70079.642152                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          214                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    26.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24451                       # number of writebacks
system.cpu1.icache.writebacks::total            24451                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1873                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1873                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1873                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1873                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24451                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24451                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24451                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24451                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1703891500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1703891500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1703891500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1703891500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001249                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001249                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001249                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001249                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69685.963764                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69685.963764                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69685.963764                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69685.963764                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24451                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19548494                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19548494                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26324                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26324                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1844776500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1844776500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19574818                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19574818                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001345                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001345                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70079.642152                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70079.642152                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1873                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1873                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24451                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24451                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1703891500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1703891500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001249                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001249                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69685.963764                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69685.963764                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19935647                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24483                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           814.264878                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         39174087                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        39174087                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     43462152                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        43462152                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     43462152                       # number of overall hits
system.cpu1.dcache.overall_hits::total       43462152                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     18617627                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      18617627                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     18617627                       # number of overall misses
system.cpu1.dcache.overall_misses::total     18617627                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1123482767713                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1123482767713                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1123482767713                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1123482767713                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     62079779                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     62079779                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     62079779                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     62079779                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.299898                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.299898                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.299898                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.299898                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 60345.110991                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 60345.110991                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 60345.110991                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 60345.110991                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     64880318                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        57475                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1519895                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            849                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    42.687369                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.697291                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5279406                       # number of writebacks
system.cpu1.dcache.writebacks::total          5279406                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     13208582                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     13208582                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     13208582                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     13208582                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      5409045                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      5409045                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      5409045                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5409045                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 356350708471                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 356350708471                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 356350708471                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 356350708471                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.087131                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.087131                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.087131                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.087131                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 65880.522065                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 65880.522065                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 65880.522065                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 65880.522065                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5279292                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     39919647                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       39919647                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     17510379                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     17510379                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1065525095500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1065525095500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     57430026                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     57430026                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.304899                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.304899                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 60851.058421                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 60851.058421                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     12322002                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     12322002                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      5188377                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      5188377                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 348730824500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 348730824500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.090343                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.090343                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 67213.855990                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67213.855990                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3542505                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3542505                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1107248                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1107248                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  57957672213                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  57957672213                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4649753                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4649753                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.238130                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.238130                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 52343.894243                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 52343.894243                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       886580                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       886580                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       220668                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       220668                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   7619883971                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   7619883971                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047458                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047458                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 34530.987597                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 34530.987597                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       137584                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       137584                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          863                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          863                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     45691000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     45691000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       138447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       138447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.006233                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.006233                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 52944.380070                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 52944.380070                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          331                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          331                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          532                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          532                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     23901500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     23901500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003843                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003843                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 44927.631579                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44927.631579                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       136265                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       136265                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1819                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1819                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     12597500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     12597500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       138084                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       138084                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.013173                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.013173                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6925.508521                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6925.508521                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1756                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1756                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     10860500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     10860500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.012717                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.012717                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6184.794989                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6184.794989                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       285000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       285000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       266000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       266000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1719                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1719                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         7206                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         7206                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    367752499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    367752499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         8925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         8925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.807395                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.807395                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 51034.207466                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 51034.207466                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         7206                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         7206                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    360546499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    360546499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.807395                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.807395                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 50034.207466                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 50034.207466                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.587598                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           49169542                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5362127                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.169783                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.587598                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.987112                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987112                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        130092571                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       130092571                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10669826                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2054472                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9707845                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18293909                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9649889                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          114758                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4023                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         118781                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           32                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           32                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           410541                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          410542                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        143631                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10526195                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4783                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4783                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       357510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     16646326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     15993245                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33070434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15253120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    703351744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3129728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    675788352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1397522944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        29043608                       # Total snoops (count)
system.tol2bus.snoopTraffic                  64410944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         39989025                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.234388                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.449724                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               31071869     77.70%     77.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8461507     21.16%     98.86% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 455518      1.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    131      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           39989025                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21990258096                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8418037818                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         179732571                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        8096050724                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36994363                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
