{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 27 21:32:37 2018 " "Info: Processing started: Thu Dec 27 21:32:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bike -c bike " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bike -c bike" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenpin50.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fenpin50.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenpin50 " "Info: Found entity 1: fenpin50" {  } { { "fenpin50.v" "" { Text "D:/EDA/NEW/bike - dc/fenpin50.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenpin1000.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fenpin1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenpin1000 " "Info: Found entity 1: fenpin1000" {  } { { "fenpin1000.v" "" { Text "D:/EDA/NEW/bike - dc/fenpin1000.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenwei.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fenwei.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenwei " "Info: Found entity 1: fenwei" {  } { { "fenwei.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shake.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shake.v" { { "Info" "ISGN_ENTITY_NAME" "1 shake " "Info: Found entity 1: shake" {  } { { "shake.v" "" { Text "D:/EDA/NEW/bike - dc/shake.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ecode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ecode.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecode " "Info: Found entity 1: ecode" {  } { { "ecode.v" "" { Text "D:/EDA/NEW/bike - dc/ecode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ecode1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ecode1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecode1 " "Info: Found entity 1: ecode1" {  } { { "ecode1.v" "" { Text "D:/EDA/NEW/bike - dc/ecode1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xianshi.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file xianshi.v" { { "Info" "ISGN_ENTITY_NAME" "1 xianshi " "Info: Found entity 1: xianshi" {  } { { "xianshi.v" "" { Text "D:/EDA/NEW/bike - dc/xianshi.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "num packed ctrl.v(4) " "Warning (10227): Verilog HDL Port Declaration warning at ctrl.v(4): data type declaration for \"num\" declares packed dimensions but the port declaration declaration does not" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/bike - dc/ctrl.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "num ctrl.v(6) " "Info (10151): Verilog HDL Declaration information at ctrl.v(6): \"num\" is declared here" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/bike - dc/ctrl.v" 6 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "speed packed ctrl.v(4) " "Warning (10227): Verilog HDL Port Declaration warning at ctrl.v(4): data type declaration for \"speed\" declares packed dimensions but the port declaration declaration does not" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/bike - dc/ctrl.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "speed ctrl.v(7) " "Info (10151): Verilog HDL Declaration information at ctrl.v(7): \"speed\" is declared here" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/bike - dc/ctrl.v" 7 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Info: Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/bike - dc/ctrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenwei1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fenwei1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenwei1 " "Info: Found entity 1: fenwei1" {  } { { "fenwei1.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "D:/EDA/NEW/bike - dc/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DC_Motor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DC_Motor.v" { { "Info" "ISGN_ENTITY_NAME" "1 DC_Motor " "Info: Found entity 1: DC_Motor" {  } { { "DC_Motor.v" "" { Text "D:/EDA/NEW/bike - dc/DC_Motor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DC_state.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DC_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 DC_state " "Info: Found entity 1: DC_state" {  } { { "DC_state.v" "" { Text "D:/EDA/NEW/bike - dc/DC_state.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gear.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file gear.v" { { "Info" "ISGN_ENTITY_NAME" "1 gear " "Info: Found entity 1: gear" {  } { { "gear.v" "" { Text "D:/EDA/NEW/bike - dc/gear.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ecode_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ecode_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecode_2 " "Info: Found entity 1: ecode_2" {  } { { "ecode_1.v" "" { Text "D:/EDA/NEW/bike - dc/ecode_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Info: Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ecode1 inst25 " "Warning: Block or symbol \"ecode1\" of instance \"inst25\" overlaps another block or symbol" {  } { { "Block1.bdf" "" { Schematic "D:/EDA/NEW/bike - dc/Block1.bdf" { { 352 1040 1160 448 "inst25" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:inst " "Info: Elaborating entity \"ctrl\" for hierarchy \"ctrl:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "D:/EDA/NEW/bike - dc/Block1.bdf" { { 96 520 688 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ctrl.v(14) " "Warning (10230): Verilog HDL assignment warning at ctrl.v(14): truncated value with size 32 to match size of target (12)" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/bike - dc/ctrl.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ctrl.v(15) " "Warning (10230): Verilog HDL assignment warning at ctrl.v(15): truncated value with size 32 to match size of target (9)" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/bike - dc/ctrl.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ctrl.v(16) " "Warning (10230): Verilog HDL assignment warning at ctrl.v(16): truncated value with size 32 to match size of target (9)" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/bike - dc/ctrl.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenpin1000 fenpin1000:inst4 " "Info: Elaborating entity \"fenpin1000\" for hierarchy \"fenpin1000:inst4\"" {  } { { "Block1.bdf" "inst4" { Schematic "D:/EDA/NEW/bike - dc/Block1.bdf" { { 8 344 472 104 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fenpin1000.v(15) " "Warning (10230): Verilog HDL assignment warning at fenpin1000.v(15): truncated value with size 32 to match size of target (10)" {  } { { "fenpin1000.v" "" { Text "D:/EDA/NEW/bike - dc/fenpin1000.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenpin50 fenpin50:inst16 " "Info: Elaborating entity \"fenpin50\" for hierarchy \"fenpin50:inst16\"" {  } { { "Block1.bdf" "inst16" { Schematic "D:/EDA/NEW/bike - dc/Block1.bdf" { { 8 40 168 104 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 fenpin50.v(15) " "Warning (10230): Verilog HDL assignment warning at fenpin50.v(15): truncated value with size 32 to match size of target (6)" {  } { { "fenpin50.v" "" { Text "D:/EDA/NEW/bike - dc/fenpin50.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shake shake:inst1 " "Info: Elaborating entity \"shake\" for hierarchy \"shake:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "D:/EDA/NEW/bike - dc/Block1.bdf" { { 112 360 472 208 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 shake.v(11) " "Warning (10230): Verilog HDL assignment warning at shake.v(11): truncated value with size 32 to match size of target (4)" {  } { { "shake.v" "" { Text "D:/EDA/NEW/bike - dc/shake.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gear gear:inst24 " "Info: Elaborating entity \"gear\" for hierarchy \"gear:inst24\"" {  } { { "Block1.bdf" "inst24" { Schematic "D:/EDA/NEW/bike - dc/Block1.bdf" { { 296 512 608 392 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 gear.v(11) " "Warning (10230): Verilog HDL assignment warning at gear.v(11): truncated value with size 32 to match size of target (2)" {  } { { "gear.v" "" { Text "D:/EDA/NEW/bike - dc/gear.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_Motor DC_Motor:inst20 " "Info: Elaborating entity \"DC_Motor\" for hierarchy \"DC_Motor:inst20\"" {  } { { "Block1.bdf" "inst20" { Schematic "D:/EDA/NEW/bike - dc/Block1.bdf" { { 552 736 864 648 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pulse DC_Motor.v(6) " "Warning (10858): Verilog HDL warning at DC_Motor.v(6): object pulse used but never assigned" {  } { { "DC_Motor.v" "" { Text "D:/EDA/NEW/bike - dc/DC_Motor.v" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pulse 0 DC_Motor.v(6) " "Warning (10030): Net \"pulse\" at DC_Motor.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "DC_Motor.v" "" { Text "D:/EDA/NEW/bike - dc/DC_Motor.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_state DC_state:inst2 " "Info: Elaborating entity \"DC_state\" for hierarchy \"DC_state:inst2\"" {  } { { "Block1.bdf" "inst2" { Schematic "D:/EDA/NEW/bike - dc/Block1.bdf" { { 488 576 672 584 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xianshi xianshi:inst3 " "Info: Elaborating entity \"xianshi\" for hierarchy \"xianshi:inst3\"" {  } { { "Block1.bdf" "inst3" { Schematic "D:/EDA/NEW/bike - dc/Block1.bdf" { { 32 1304 1424 224 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 xianshi.v(13) " "Warning (10230): Verilog HDL assignment warning at xianshi.v(13): truncated value with size 32 to match size of target (3)" {  } { { "xianshi.v" "" { Text "D:/EDA/NEW/bike - dc/xianshi.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ecode ecode:inst12 " "Info: Elaborating entity \"ecode\" for hierarchy \"ecode:inst12\"" {  } { { "Block1.bdf" "inst12" { Schematic "D:/EDA/NEW/bike - dc/Block1.bdf" { { 448 1040 1160 544 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenwei fenwei:inst14 " "Info: Elaborating entity \"fenwei\" for hierarchy \"fenwei:inst14\"" {  } { { "Block1.bdf" "inst14" { Schematic "D:/EDA/NEW/bike - dc/Block1.bdf" { { 264 792 936 392 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fenwei.v(9) " "Warning (10230): Verilog HDL assignment warning at fenwei.v(9): truncated value with size 32 to match size of target (4)" {  } { { "fenwei.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fenwei.v(10) " "Warning (10230): Verilog HDL assignment warning at fenwei.v(10): truncated value with size 32 to match size of target (4)" {  } { { "fenwei.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fenwei.v(11) " "Warning (10230): Verilog HDL assignment warning at fenwei.v(11): truncated value with size 32 to match size of target (4)" {  } { { "fenwei.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fenwei.v(12) " "Warning (10230): Verilog HDL assignment warning at fenwei.v(12): truncated value with size 32 to match size of target (4)" {  } { { "fenwei.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fenwei.v(13) " "Warning (10230): Verilog HDL assignment warning at fenwei.v(13): truncated value with size 32 to match size of target (4)" {  } { { "fenwei.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ecode1 ecode1:inst25 " "Info: Elaborating entity \"ecode1\" for hierarchy \"ecode1:inst25\"" {  } { { "Block1.bdf" "inst25" { Schematic "D:/EDA/NEW/bike - dc/Block1.bdf" { { 352 1040 1160 448 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenwei1 fenwei1:inst6 " "Info: Elaborating entity \"fenwei1\" for hierarchy \"fenwei1:inst6\"" {  } { { "Block1.bdf" "inst6" { Schematic "D:/EDA/NEW/bike - dc/Block1.bdf" { { -16 800 944 112 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fenwei1.v(9) " "Warning (10230): Verilog HDL assignment warning at fenwei1.v(9): truncated value with size 32 to match size of target (4)" {  } { { "fenwei1.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei1.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fenwei1.v(10) " "Warning (10230): Verilog HDL assignment warning at fenwei1.v(10): truncated value with size 32 to match size of target (4)" {  } { { "fenwei1.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei1.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fenwei1.v(11) " "Warning (10230): Verilog HDL assignment warning at fenwei1.v(11): truncated value with size 32 to match size of target (4)" {  } { { "fenwei1.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei1.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fenwei1.v(12) " "Warning (10230): Verilog HDL assignment warning at fenwei1.v(12): truncated value with size 32 to match size of target (4)" {  } { { "fenwei1.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei1.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "ecode1:inst33\|b\[7\] data_in VCC " "Warning (14131): Reduced register \"ecode1:inst33\|b\[7\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "ecode1.v" "" { Text "D:/EDA/NEW/bike - dc/ecode1.v" 7 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ecode:inst17\|b\[7\] data_in GND " "Warning (14130): Reduced register \"ecode:inst17\|b\[7\]\" with stuck data_in port to stuck value GND" {  } { { "ecode.v" "" { Text "D:/EDA/NEW/bike - dc/ecode.v" 7 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ecode:inst9\|b\[7\] data_in GND " "Warning (14130): Reduced register \"ecode:inst9\|b\[7\]\" with stuck data_in port to stuck value GND" {  } { { "ecode.v" "" { Text "D:/EDA/NEW/bike - dc/ecode.v" 7 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ecode:inst10\|b\[7\] data_in GND " "Warning (14130): Reduced register \"ecode:inst10\|b\[7\]\" with stuck data_in port to stuck value GND" {  } { { "ecode.v" "" { Text "D:/EDA/NEW/bike - dc/ecode.v" 7 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ecode:inst13\|b\[7\] data_in GND " "Warning (14130): Reduced register \"ecode:inst13\|b\[7\]\" with stuck data_in port to stuck value GND" {  } { { "ecode.v" "" { Text "D:/EDA/NEW/bike - dc/ecode.v" 7 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ecode:inst26\|b\[7\] data_in GND " "Warning (14130): Reduced register \"ecode:inst26\|b\[7\]\" with stuck data_in port to stuck value GND" {  } { { "ecode.v" "" { Text "D:/EDA/NEW/bike - dc/ecode.v" 7 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "ecode1:inst25\|b\[7\] data_in VCC " "Warning (14131): Reduced register \"ecode1:inst25\|b\[7\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "ecode1.v" "" { Text "D:/EDA/NEW/bike - dc/ecode1.v" 7 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ecode:inst12\|b\[7\] data_in GND " "Warning (14130): Reduced register \"ecode:inst12\|b\[7\]\" with stuck data_in port to stuck value GND" {  } { { "ecode.v" "" { Text "D:/EDA/NEW/bike - dc/ecode.v" 7 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DC_Motor:inst20\|MA\[0\] data_in GND " "Warning (14130): Reduced register \"DC_Motor:inst20\|MA\[0\]\" with stuck data_in port to stuck value GND" {  } { { "DC_Motor.v" "" { Text "D:/EDA/NEW/bike - dc/DC_Motor.v" 22 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "gear:inst24\|out\[3\] data_in VCC " "Warning (14131): Reduced register \"gear:inst24\|out\[3\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "gear.v" "" { Text "D:/EDA/NEW/bike - dc/gear.v" 13 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ctrl:inst\|num\[16\] data_in GND " "Warning (14130): Reduced register \"ctrl:inst\|num\[16\]\" with stuck data_in port to stuck value GND" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/bike - dc/ctrl.v" 33 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ctrl:inst\|num\[17\] data_in GND " "Warning (14130): Reduced register \"ctrl:inst\|num\[17\]\" with stuck data_in port to stuck value GND" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/bike - dc/ctrl.v" 33 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ctrl:inst\|num\[18\] data_in GND " "Warning (14130): Reduced register \"ctrl:inst\|num\[18\]\" with stuck data_in port to stuck value GND" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/bike - dc/ctrl.v" 33 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "gear:inst24\|out\[0\] gear:inst24\|out\[1\] " "Info (13350): Duplicate register \"gear:inst24\|out\[0\]\" merged to single register \"gear:inst24\|out\[1\]\"" {  } { { "gear.v" "" { Text "D:/EDA/NEW/bike - dc/gear.v" 13 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "fenpin1000:inst4\|count\[0\] xianshi:inst3\|state\[0\] " "Info (13350): Duplicate register \"fenpin1000:inst4\|count\[0\]\" merged to single register \"xianshi:inst3\|state\[0\]\"" {  } { { "fenpin1000.v" "" { Text "D:/EDA/NEW/bike - dc/fenpin1000.v" 8 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "fenpin1000:inst4\|count\[1\] xianshi:inst3\|state\[1\] " "Info (13350): Duplicate register \"fenpin1000:inst4\|count\[1\]\" merged to single register \"xianshi:inst3\|state\[1\]\"" {  } { { "fenpin1000.v" "" { Text "D:/EDA/NEW/bike - dc/fenpin1000.v" 8 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Info: Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ctrl:inst\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ctrl:inst\|Mult0\"" {  } { { "ctrl.v" "Mult0" { Text "D:/EDA/NEW/bike - dc/ctrl.v" 42 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fenwei:inst14\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fenwei:inst14\|Div2\"" {  } { { "fenwei.v" "Div2" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 11 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fenwei1:inst6\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fenwei1:inst6\|Div0\"" {  } { { "fenwei1.v" "Div0" { Text "D:/EDA/NEW/bike - dc/fenwei1.v" 9 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fenwei:inst14\|Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fenwei:inst14\|Div3\"" {  } { { "fenwei.v" "Div3" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 12 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fenwei1:inst6\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fenwei1:inst6\|Div1\"" {  } { { "fenwei1.v" "Div1" { Text "D:/EDA/NEW/bike - dc/fenwei1.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fenwei:inst14\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fenwei:inst14\|Div1\"" {  } { { "fenwei.v" "Div1" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fenwei1:inst6\|Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fenwei1:inst6\|Div3\"" {  } { { "fenwei1.v" "Div3" { Text "D:/EDA/NEW/bike - dc/fenwei1.v" 12 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fenwei1:inst6\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fenwei1:inst6\|Div2\"" {  } { { "fenwei1.v" "Div2" { Text "D:/EDA/NEW/bike - dc/fenwei1.v" 11 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "fenwei:inst14\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fenwei:inst14\|Mult1\"" {  } { { "fenwei.v" "Mult1" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 11 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "fenwei:inst14\|Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fenwei:inst14\|Mult2\"" {  } { { "fenwei.v" "Mult2" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 12 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "fenwei1:inst6\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fenwei1:inst6\|Mult0\"" {  } { { "fenwei1.v" "Mult0" { Text "D:/EDA/NEW/bike - dc/fenwei1.v" 10 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fenwei:inst14\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fenwei:inst14\|Div0\"" {  } { { "fenwei.v" "Div0" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 9 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "fenwei:inst14\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fenwei:inst14\|Mult0\"" {  } { { "fenwei.v" "Mult0" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 10 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ctrl:inst\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ctrl:inst\|Mult1\"" {  } { { "ctrl.v" "Mult1" { Text "D:/EDA/NEW/bike - dc/ctrl.v" 43 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "fenwei1:inst6\|Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fenwei1:inst6\|Mult2\"" {  } { { "fenwei1.v" "Mult2" { Text "D:/EDA/NEW/bike - dc/fenwei1.v" 12 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "fenwei1:inst6\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fenwei1:inst6\|Mult1\"" {  } { { "fenwei1.v" "Mult1" { Text "D:/EDA/NEW/bike - dc/fenwei1.v" 11 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:inst\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ctrl:inst\|lpm_mult:Mult0\"" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/bike - dc/ctrl.v" 42 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:inst\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"ctrl:inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Info: Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Info: Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Info: Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Info: Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "ctrl.v" "" { Text "D:/EDA/NEW/bike - dc/ctrl.v" 42 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_s011.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_s011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_s011 " "Info: Found entity 1: mult_s011" {  } { { "db/mult_s011.tdf" "" { Text "D:/EDA/NEW/bike - dc/db/mult_s011.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "fenwei:inst14\|lpm_divide:Div2 " "Info: Elaborated megafunction instantiation \"fenwei:inst14\|lpm_divide:Div2\"" {  } { { "fenwei.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fenwei:inst14\|lpm_divide:Div2 " "Info: Instantiated megafunction \"fenwei:inst14\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "fenwei.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qhm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_qhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qhm " "Info: Found entity 1: lpm_divide_qhm" {  } { { "db/lpm_divide_qhm.tdf" "" { Text "D:/EDA/NEW/bike - dc/db/lpm_divide_qhm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Info: Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/EDA/NEW/bike - dc/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q3f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_q3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q3f " "Info: Found entity 1: alt_u_div_q3f" {  } { { "db/alt_u_div_q3f.tdf" "" { Text "D:/EDA/NEW/bike - dc/db/alt_u_div_q3f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "fenwei1:inst6\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"fenwei1:inst6\|lpm_divide:Div0\"" {  } { { "fenwei1.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei1.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fenwei1:inst6\|lpm_divide:Div0 " "Info: Instantiated megafunction \"fenwei1:inst6\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Info: Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Info: Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "fenwei1.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei1.v" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_djm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_djm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_djm " "Info: Found entity 1: lpm_divide_djm" {  } { { "db/lpm_divide_djm.tdf" "" { Text "D:/EDA/NEW/bike - dc/db/lpm_divide_djm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Info: Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "D:/EDA/NEW/bike - dc/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_79f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_79f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_79f " "Info: Found entity 1: alt_u_div_79f" {  } { { "db/alt_u_div_79f.tdf" "" { Text "D:/EDA/NEW/bike - dc/db/alt_u_div_79f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "D:/EDA/NEW/bike - dc/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "D:/EDA/NEW/bike - dc/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "fenwei:inst14\|lpm_divide:Div3 " "Info: Elaborated megafunction instantiation \"fenwei:inst14\|lpm_divide:Div3\"" {  } { { "fenwei.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fenwei:inst14\|lpm_divide:Div3 " "Info: Instantiated megafunction \"fenwei:inst14\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "fenwei.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 12 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Info: Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "D:/EDA/NEW/bike - dc/db/lpm_divide_nhm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Info: Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/EDA/NEW/bike - dc/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k3f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k3f " "Info: Found entity 1: alt_u_div_k3f" {  } { { "db/alt_u_div_k3f.tdf" "" { Text "D:/EDA/NEW/bike - dc/db/alt_u_div_k3f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "fenwei1:inst6\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"fenwei1:inst6\|lpm_divide:Div1\"" {  } { { "fenwei1.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei1.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fenwei1:inst6\|lpm_divide:Div1 " "Info: Instantiated megafunction \"fenwei1:inst6\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "fenwei1.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei1.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Info: Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "D:/EDA/NEW/bike - dc/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Info: Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/EDA/NEW/bike - dc/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_l8f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_l8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_l8f " "Info: Found entity 1: alt_u_div_l8f" {  } { { "db/alt_u_div_l8f.tdf" "" { Text "D:/EDA/NEW/bike - dc/db/alt_u_div_l8f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "fenwei:inst14\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult1\"" {  } { { "fenwei.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fenwei:inst14\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"fenwei:inst14\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Info: Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Info: Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Info: Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "fenwei.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fenwei:inst14\|lpm_mult:Mult1\|multcore:mult_core fenwei:inst14\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/eda/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "fenwei.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fenwei:inst14\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder fenwei:inst14\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/eda/quartus/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "fenwei.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fenwei:inst14\|lpm_mult:Mult1\|altshift:external_latency_ffs fenwei:inst14\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/eda/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "fenwei.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "fenwei:inst14\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult2\"" {  } { { "fenwei.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fenwei:inst14\|lpm_mult:Mult2 " "Info: Instantiated megafunction \"fenwei:inst14\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Info: Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Info: Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Info: Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "fenwei.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 12 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fenwei:inst14\|lpm_mult:Mult2\|multcore:mult_core fenwei:inst14\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/eda/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "fenwei.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fenwei:inst14\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder fenwei:inst14\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "d:/eda/quartus/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "fenwei.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fenwei:inst14\|lpm_mult:Mult2\|altshift:external_latency_ffs fenwei:inst14\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/eda/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "fenwei.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "fenwei1:inst6\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"fenwei1:inst6\|lpm_mult:Mult0\"" {  } { { "fenwei1.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei1.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fenwei1:inst6\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"fenwei1:inst6\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Info: Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Info: Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Info: Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "fenwei1.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei1.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fenwei1:inst6\|lpm_mult:Mult0\|multcore:mult_core fenwei1:inst6\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"fenwei1:inst6\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"fenwei1:inst6\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/eda/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "fenwei1.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei1.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fenwei1:inst6\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder fenwei1:inst6\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"fenwei1:inst6\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fenwei1:inst6\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/eda/quartus/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "fenwei1.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei1.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fenwei1:inst6\|lpm_mult:Mult0\|altshift:external_latency_ffs fenwei1:inst6\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"fenwei1:inst6\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fenwei1:inst6\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/eda/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "fenwei1.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei1.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "fenwei:inst14\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"fenwei:inst14\|lpm_divide:Div0\"" {  } { { "fenwei.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fenwei:inst14\|lpm_divide:Div0 " "Info: Instantiated megafunction \"fenwei:inst14\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Info: Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Info: Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "fenwei.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8jm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_8jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8jm " "Info: Found entity 1: lpm_divide_8jm" {  } { { "db/lpm_divide_8jm.tdf" "" { Text "D:/EDA/NEW/bike - dc/db/lpm_divide_8jm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Info: Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/EDA/NEW/bike - dc/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Info: Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "D:/EDA/NEW/bike - dc/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:inst\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"ctrl:inst\|lpm_mult:Mult1\"" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/bike - dc/ctrl.v" 43 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:inst\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"ctrl:inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Info: Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Info: Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Info: Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Info: Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "ctrl.v" "" { Text "D:/EDA/NEW/bike - dc/ctrl.v" 43 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p011.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_p011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p011 " "Info: Found entity 1: mult_p011" {  } { { "db/mult_p011.tdf" "" { Text "D:/EDA/NEW/bike - dc/db/mult_p011.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Warning: Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ctrl:inst\|lpm_mult:Mult1\|mult_p011:auto_generated\|le5a\[10\] " "Warning (14320): Synthesized away node \"ctrl:inst\|lpm_mult:Mult1\|mult_p011:auto_generated\|le5a\[10\]\"" {  } { { "db/mult_p011.tdf" "" { Text "D:/EDA/NEW/bike - dc/db/mult_p011.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/eda/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ctrl.v" "" { Text "D:/EDA/NEW/bike - dc/ctrl.v" 43 -1 0 } } { "Block1.bdf" "" { Schematic "D:/EDA/NEW/bike - dc/Block1.bdf" { { 96 520 688 224 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ctrl:inst\|lpm_mult:Mult0\|mult_s011:auto_generated\|le5a\[12\] " "Warning (14320): Synthesized away node \"ctrl:inst\|lpm_mult:Mult0\|mult_s011:auto_generated\|le5a\[12\]\"" {  } { { "db/mult_s011.tdf" "" { Text "D:/EDA/NEW/bike - dc/db/mult_s011.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/eda/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ctrl.v" "" { Text "D:/EDA/NEW/bike - dc/ctrl.v" 42 -1 0 } } { "Block1.bdf" "" { Schematic "D:/EDA/NEW/bike - dc/Block1.bdf" { { 96 520 688 224 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 0}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fenwei1:inst6\|out1\[3\] data_in GND " "Warning (14130): Reduced register \"fenwei1:inst6\|out1\[3\]\" with stuck data_in port to stuck value GND" {  } { { "fenwei1.v" "" { Text "D:/EDA/NEW/bike - dc/fenwei1.v" 7 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "176 " "Info: Ignored 176 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY_SUM" "4 " "Info: Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "" 0 0} { "Info" "IOPT_MLS_IGNORED_SOFT" "172 " "Info: Ignored 172 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "MA\[0\] GND " "Warning (13410): Pin \"MA\[0\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "D:/EDA/NEW/bike - dc/Block1.bdf" { { 576 904 1080 592 "MA\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ctrl:inst\|num\[0\] " "Info: Register \"ctrl:inst\|num\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "fenwei1:inst6\|lpm_divide:Div0\|lpm_divide_djm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_79f:divider\|add_sub_16_result_int\[2\]~56 " "Info (17048): Logic cell \"fenwei1:inst6\|lpm_divide:Div0\|lpm_divide_djm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_79f:divider\|add_sub_16_result_int\[2\]~56\"" {  } { { "db/alt_u_div_79f.tdf" "add_sub_16_result_int\[2\]~56" { Text "D:/EDA/NEW/bike - dc/db/alt_u_div_79f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "fenwei1:inst6\|lpm_divide:Div1\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_15_result_int\[1\]~42 " "Info (17048): Logic cell \"fenwei1:inst6\|lpm_divide:Div1\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_15_result_int\[1\]~42\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_15_result_int\[1\]~42" { Text "D:/EDA/NEW/bike - dc/db/alt_u_div_l8f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "fenwei:inst14\|lpm_divide:Div1\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_15_result_int\[2\]~42 " "Info (17048): Logic cell \"fenwei:inst14\|lpm_divide:Div1\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_15_result_int\[2\]~42\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_15_result_int\[2\]~42" { Text "D:/EDA/NEW/bike - dc/db/alt_u_div_l8f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "fenwei1:inst6\|Add1~322 " "Info (17048): Logic cell \"fenwei1:inst6\|Add1~322\"" {  } { { "fenwei1.v" "Add1~322" { Text "D:/EDA/NEW/bike - dc/fenwei1.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "fenwei1:inst6\|Add1~324 " "Info (17048): Logic cell \"fenwei1:inst6\|Add1~324\"" {  } { { "fenwei1.v" "Add1~324" { Text "D:/EDA/NEW/bike - dc/fenwei1.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "fenwei1:inst6\|Add3~339 " "Info (17048): Logic cell \"fenwei1:inst6\|Add3~339\"" {  } { { "fenwei1.v" "Add3~339" { Text "D:/EDA/NEW/bike - dc/fenwei1.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "fenwei:inst14\|Add1~307 " "Info (17048): Logic cell \"fenwei:inst14\|Add1~307\"" {  } { { "fenwei.v" "Add1~307" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "fenwei:inst14\|Add4~98 " "Info (17048): Logic cell \"fenwei:inst14\|Add4~98\"" {  } { { "fenwei.v" "Add4~98" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "fenwei:inst14\|Add5~97 " "Info (17048): Logic cell \"fenwei:inst14\|Add5~97\"" {  } { { "fenwei.v" "Add5~97" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "fenwei:inst14\|Add4~100 " "Info (17048): Logic cell \"fenwei:inst14\|Add4~100\"" {  } { { "fenwei.v" "Add4~100" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "fenwei:inst14\|Add5~99 " "Info (17048): Logic cell \"fenwei:inst14\|Add5~99\"" {  } { { "fenwei.v" "Add5~99" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "fenwei:inst14\|Add1~309 " "Info (17048): Logic cell \"fenwei:inst14\|Add1~309\"" {  } { { "fenwei.v" "Add1~309" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "fenwei:inst14\|Add3~324 " "Info (17048): Logic cell \"fenwei:inst14\|Add3~324\"" {  } { { "fenwei.v" "Add3~324" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "fenwei:inst14\|Add4~102 " "Info (17048): Logic cell \"fenwei:inst14\|Add4~102\"" {  } { { "fenwei.v" "Add4~102" { Text "D:/EDA/NEW/bike - dc/fenwei.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2865 " "Info: Implemented 2865 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Info: Implemented 19 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "2840 " "Info: Implemented 2840 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "280 " "Info: Peak virtual memory: 280 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 27 21:32:56 2018 " "Info: Processing ended: Thu Dec 27 21:32:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Info: Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 27 21:32:57 2018 " "Info: Processing started: Thu Dec 27 21:32:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bike -c bike " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off bike -c bike" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "bike EP3C55F484C8 " "Info: Selected device EP3C55F484C8 for design \"bike\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484C8 " "Info: Device EP3C16F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C8 " "Info: Device EP3C40F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C8 " "Info: Device EP3C80F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F484C8 " "Info: Device EP3C120F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/eda/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/eda/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/eda/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/eda/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/eda/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/eda/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/eda/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/eda/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/eda/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/eda/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bike.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'bike.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 0}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name shake:inst27\|keyout shake:inst27\|keyout " "Info: create_clock -period 1.000 -name shake:inst27\|keyout shake:inst27\|keyout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name in in " "Info: create_clock -period 1.000 -name in in" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fenpin1000:inst15\|clockout fenpin1000:inst15\|clockout " "Info: create_clock -period 1.000 -name fenpin1000:inst15\|clockout fenpin1000:inst15\|clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fenpin50:inst16\|clockout fenpin50:inst16\|clockout " "Info: create_clock -period 1.000 -name fenpin50:inst16\|clockout fenpin50:inst16\|clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fenpin1000:inst4\|clockout fenpin1000:inst4\|clockout " "Info: create_clock -period 1.000 -name fenpin1000:inst4\|clockout fenpin1000:inst4\|clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "shake:inst27\|keyout (Fall) shake:inst27\|keyout (Rise) setup and hold " "Warning: From shake:inst27\|keyout (Fall) to shake:inst27\|keyout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) shake:inst27\|keyout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to shake:inst27\|keyout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "shake:inst27\|keyout (Fall) shake:inst27\|keyout (Fall) setup and hold " "Warning: From shake:inst27\|keyout (Fall) to shake:inst27\|keyout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) shake:inst27\|keyout (Fall) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to shake:inst27\|keyout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "in (Rise) in (Rise) setup and hold " "Warning: From in (Rise) to in (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) in (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to in (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Rise) in (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Rise) to in (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Fall) in (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Fall) to in (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) fenpin1000:inst15\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to fenpin1000:inst15\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Fall) fenpin1000:inst15\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Fall) to fenpin1000:inst15\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Rise) fenpin1000:inst15\|clockout (Rise) setup and hold " "Warning: From fenpin50:inst16\|clockout (Rise) to fenpin1000:inst15\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Rise) fenpin1000:inst15\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Rise) to fenpin1000:inst15\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Fall) fenpin1000:inst15\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Fall) to fenpin1000:inst15\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) fenpin1000:inst15\|clockout (Fall) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to fenpin1000:inst15\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Fall) fenpin1000:inst15\|clockout (Fall) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Fall) to fenpin1000:inst15\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Rise) fenpin1000:inst15\|clockout (Fall) setup and hold " "Warning: From fenpin50:inst16\|clockout (Rise) to fenpin1000:inst15\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) fenpin50:inst16\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to fenpin50:inst16\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Fall) fenpin50:inst16\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Fall) to fenpin50:inst16\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Rise) fenpin50:inst16\|clockout (Rise) setup and hold " "Warning: From fenpin50:inst16\|clockout (Rise) to fenpin50:inst16\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Fall) fenpin50:inst16\|clockout (Rise) setup and hold " "Warning: From fenpin50:inst16\|clockout (Fall) to fenpin50:inst16\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) fenpin50:inst16\|clockout (Rise) setup and hold " "Warning: From clk (Rise) to fenpin50:inst16\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Rise) fenpin50:inst16\|clockout (Fall) setup and hold " "Warning: From fenpin50:inst16\|clockout (Rise) to fenpin50:inst16\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Fall) fenpin50:inst16\|clockout (Fall) setup and hold " "Warning: From fenpin50:inst16\|clockout (Fall) to fenpin50:inst16\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) fenpin50:inst16\|clockout (Fall) setup and hold " "Warning: From clk (Rise) to fenpin50:inst16\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Rise) clk (Rise) setup and hold " "Warning: From fenpin50:inst16\|clockout (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Fall) clk (Rise) setup and hold " "Warning: From fenpin50:inst16\|clockout (Fall) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "shake:inst27\|keyout (Rise) fenpin1000:inst4\|clockout (Rise) setup and hold " "Warning: From shake:inst27\|keyout (Rise) to fenpin1000:inst4\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "in (Rise) fenpin1000:inst4\|clockout (Rise) setup and hold " "Warning: From in (Rise) to fenpin1000:inst4\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) fenpin1000:inst4\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to fenpin1000:inst4\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Rise) fenpin1000:inst4\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Rise) to fenpin1000:inst4\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Fall) fenpin1000:inst4\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Fall) to fenpin1000:inst4\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "in (Rise) fenpin1000:inst4\|clockout (Fall) setup and hold " "Warning: From in (Rise) to fenpin1000:inst4\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) fenpin1000:inst4\|clockout (Fall) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to fenpin1000:inst4\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Rise) fenpin1000:inst4\|clockout (Fall) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Rise) to fenpin1000:inst4\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Fall) fenpin1000:inst4\|clockout (Fall) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Fall) to fenpin1000:inst4\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN T1 (CLK3, DIFFCLK_1n)) " "Info: Automatically promoted node clk~input (placed in PIN T1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Block1.bdf" "" { Schematic "D:/EDA/NEW/bike - dc/Block1.bdf" { { 32 -144 24 48 "clk" "" } } } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenpin1000:inst15\|clockout  " "Info: Automatically promoted node fenpin1000:inst15\|clockout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenpin1000:inst15\|clockout~37 " "Info: Destination node fenpin1000:inst15\|clockout~37" {  } { { "fenpin1000.v" "" { Text "D:/EDA/NEW/bike - dc/fenpin1000.v" 3 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { fenpin1000:inst15|clockout~37 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "fenpin1000.v" "" { Text "D:/EDA/NEW/bike - dc/fenpin1000.v" 3 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { fenpin1000:inst15|clockout } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenpin1000:inst4\|clockout  " "Info: Automatically promoted node fenpin1000:inst4\|clockout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenpin1000:inst4\|clockout~44 " "Info: Destination node fenpin1000:inst4\|clockout~44" {  } { { "fenpin1000.v" "" { Text "D:/EDA/NEW/bike - dc/fenpin1000.v" 3 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { fenpin1000:inst4|clockout~44 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl:inst\|a\[3\]~124 " "Info: Destination node ctrl:inst\|a\[3\]~124" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/bike - dc/ctrl.v" 12 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl:inst|a[3]~124 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl:inst\|b\[5\]~131 " "Info: Destination node ctrl:inst\|b\[5\]~131" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/bike - dc/ctrl.v" 12 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl:inst|b[5]~131 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "fenpin1000.v" "" { Text "D:/EDA/NEW/bike - dc/fenpin1000.v" 3 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { fenpin1000:inst4|clockout } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "in~input  " "Info: Automatically promoted node in~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Block1.bdf" "" { Schematic "D:/EDA/NEW/bike - dc/Block1.bdf" { { 216 160 328 232 "in" "" } } } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "in~input Global Clock " "Info: Pin in~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "Block1.bdf" "" { Schematic "D:/EDA/NEW/bike - dc/Block1.bdf" { { 216 160 328 232 "in" "" } } } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenpin50:inst16\|clockout  " "Info: Automatically promoted node fenpin50:inst16\|clockout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenpin50:inst16\|clockout~29 " "Info: Destination node fenpin50:inst16\|clockout~29" {  } { { "fenpin50.v" "" { Text "D:/EDA/NEW/bike - dc/fenpin50.v" 3 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { fenpin50:inst16|clockout~29 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "fenpin50.v" "" { Text "D:/EDA/NEW/bike - dc/fenpin50.v" 3 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { fenpin50:inst16|clockout } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "shake:inst27\|keyout  " "Info: Automatically promoted node shake:inst27\|keyout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "shake.v" "" { Text "D:/EDA/NEW/bike - dc/shake.v" 3 -1 0 } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { shake:inst27|keyout } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X44_Y21 X54_Y31 " "Info: Peak interconnect usage is 13% of the available device resources in the region that extends from location X44_Y21 to location X54_Y31" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MA\[0\] GND " "Info: Pin MA\[0\] has GND driving its datain port" {  } { { "d:/eda/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/eda/quartus/quartus/bin/pin_planner.ppl" { MA[0] } } } { "d:/eda/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/eda/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MA\[0\]" } } } } { "Block1.bdf" "" { Schematic "D:/EDA/NEW/bike - dc/Block1.bdf" { { 576 904 1080 592 "MA\[1..0\]" "" } } } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EDA/NEW/bike - dc/bike.fit.smsg " "Info: Generated suppressed messages file D:/EDA/NEW/bike - dc/bike.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 40 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "404 " "Info: Peak virtual memory: 404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 27 21:33:19 2018 " "Info: Processing ended: Thu Dec 27 21:33:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Info: Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Info: Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 27 21:33:21 2018 " "Info: Processing started: Thu Dec 27 21:33:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bike -c bike " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off bike -c bike" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "360 " "Info: Peak virtual memory: 360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 27 21:33:28 2018 " "Info: Processing ended: Thu Dec 27 21:33:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 27 21:33:29 2018 " "Info: Processing started: Thu Dec 27 21:33:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bike -c bike " "Info: Command: quartus_sta bike -c bike" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bike.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'bike.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 0}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name in in " "Info: create_clock -period 1.000 -name in in" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name shake:inst27\|keyout shake:inst27\|keyout " "Info: create_clock -period 1.000 -name shake:inst27\|keyout shake:inst27\|keyout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fenpin1000:inst15\|clockout fenpin1000:inst15\|clockout " "Info: create_clock -period 1.000 -name fenpin1000:inst15\|clockout fenpin1000:inst15\|clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fenpin50:inst16\|clockout fenpin50:inst16\|clockout " "Info: create_clock -period 1.000 -name fenpin50:inst16\|clockout fenpin50:inst16\|clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fenpin1000:inst4\|clockout fenpin1000:inst4\|clockout " "Info: create_clock -period 1.000 -name fenpin1000:inst4\|clockout fenpin1000:inst4\|clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "in (Rise) in (Rise) setup and hold " "Warning: From in (Rise) to in (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) in (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to in (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Rise) in (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Rise) to in (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Fall) in (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Fall) to in (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "shake:inst27\|keyout (Fall) shake:inst27\|keyout (Rise) setup and hold " "Warning: From shake:inst27\|keyout (Fall) to shake:inst27\|keyout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) shake:inst27\|keyout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to shake:inst27\|keyout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "shake:inst27\|keyout (Fall) shake:inst27\|keyout (Fall) setup and hold " "Warning: From shake:inst27\|keyout (Fall) to shake:inst27\|keyout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) shake:inst27\|keyout (Fall) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to shake:inst27\|keyout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) fenpin1000:inst15\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to fenpin1000:inst15\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Fall) fenpin1000:inst15\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Fall) to fenpin1000:inst15\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Rise) fenpin1000:inst15\|clockout (Rise) setup and hold " "Warning: From fenpin50:inst16\|clockout (Rise) to fenpin1000:inst15\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Rise) fenpin1000:inst15\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Rise) to fenpin1000:inst15\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Fall) fenpin1000:inst15\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Fall) to fenpin1000:inst15\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) fenpin1000:inst15\|clockout (Fall) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to fenpin1000:inst15\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Fall) fenpin1000:inst15\|clockout (Fall) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Fall) to fenpin1000:inst15\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Rise) fenpin1000:inst15\|clockout (Fall) setup and hold " "Warning: From fenpin50:inst16\|clockout (Rise) to fenpin1000:inst15\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) fenpin50:inst16\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to fenpin50:inst16\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Fall) fenpin50:inst16\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Fall) to fenpin50:inst16\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Rise) fenpin50:inst16\|clockout (Rise) setup and hold " "Warning: From fenpin50:inst16\|clockout (Rise) to fenpin50:inst16\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Fall) fenpin50:inst16\|clockout (Rise) setup and hold " "Warning: From fenpin50:inst16\|clockout (Fall) to fenpin50:inst16\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) fenpin50:inst16\|clockout (Rise) setup and hold " "Warning: From clk (Rise) to fenpin50:inst16\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Rise) fenpin50:inst16\|clockout (Fall) setup and hold " "Warning: From fenpin50:inst16\|clockout (Rise) to fenpin50:inst16\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Fall) fenpin50:inst16\|clockout (Fall) setup and hold " "Warning: From fenpin50:inst16\|clockout (Fall) to fenpin50:inst16\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) fenpin50:inst16\|clockout (Fall) setup and hold " "Warning: From clk (Rise) to fenpin50:inst16\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Rise) clk (Rise) setup and hold " "Warning: From fenpin50:inst16\|clockout (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Fall) clk (Rise) setup and hold " "Warning: From fenpin50:inst16\|clockout (Fall) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "in (Rise) fenpin1000:inst4\|clockout (Rise) setup and hold " "Warning: From in (Rise) to fenpin1000:inst4\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "shake:inst27\|keyout (Rise) fenpin1000:inst4\|clockout (Rise) setup and hold " "Warning: From shake:inst27\|keyout (Rise) to fenpin1000:inst4\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) fenpin1000:inst4\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to fenpin1000:inst4\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Rise) fenpin1000:inst4\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Rise) to fenpin1000:inst4\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Fall) fenpin1000:inst4\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Fall) to fenpin1000:inst4\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "in (Rise) fenpin1000:inst4\|clockout (Fall) setup and hold " "Warning: From in (Rise) to fenpin1000:inst4\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) fenpin1000:inst4\|clockout (Fall) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to fenpin1000:inst4\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Rise) fenpin1000:inst4\|clockout (Fall) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Rise) to fenpin1000:inst4\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Fall) fenpin1000:inst4\|clockout (Fall) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Fall) to fenpin1000:inst4\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -213.383 " "Info: Worst-case setup slack is -213.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -213.383     -3991.087 fenpin1000:inst15\|clockout  " "Info:  -213.383     -3991.087 fenpin1000:inst15\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.698      -231.651 fenpin1000:inst4\|clockout  " "Info:    -8.698      -231.651 fenpin1000:inst4\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.028       -17.246 fenpin50:inst16\|clockout  " "Info:    -2.028       -17.246 fenpin50:inst16\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.671       -40.941 in  " "Info:    -1.671       -40.941 in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.645        -8.654 clk  " "Info:    -1.645        -8.654 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.960        -1.671 shake:inst27\|keyout  " "Info:    -0.960        -1.671 shake:inst27\|keyout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.881 " "Info: Worst-case hold slack is -3.881" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.881       -65.826 in  " "Info:    -3.881       -65.826 in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.802        -3.802 fenpin1000:inst15\|clockout  " "Info:    -3.802        -3.802 fenpin1000:inst15\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.937        -2.937 clk  " "Info:    -2.937        -2.937 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.806        -2.806 fenpin50:inst16\|clockout  " "Info:    -2.806        -2.806 fenpin50:inst16\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203         0.000 fenpin1000:inst4\|clockout  " "Info:     0.203         0.000 fenpin1000:inst4\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440         0.000 shake:inst27\|keyout  " "Info:     0.440         0.000 shake:inst27\|keyout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.685 " "Info: Worst-case recovery slack is -0.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.685        -0.685 fenpin1000:inst15\|clockout  " "Info:    -0.685        -0.685 fenpin1000:inst15\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.134 " "Info: Worst-case removal slack is 1.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.134         0.000 fenpin1000:inst15\|clockout  " "Info:     1.134         0.000 fenpin1000:inst15\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 0}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "in (Rise) in (Rise) setup and hold " "Warning: From in (Rise) to in (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) in (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to in (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Rise) in (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Rise) to in (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Fall) in (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Fall) to in (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "shake:inst27\|keyout (Fall) shake:inst27\|keyout (Rise) setup and hold " "Warning: From shake:inst27\|keyout (Fall) to shake:inst27\|keyout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) shake:inst27\|keyout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to shake:inst27\|keyout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "shake:inst27\|keyout (Fall) shake:inst27\|keyout (Fall) setup and hold " "Warning: From shake:inst27\|keyout (Fall) to shake:inst27\|keyout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) shake:inst27\|keyout (Fall) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to shake:inst27\|keyout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) fenpin1000:inst15\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to fenpin1000:inst15\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Fall) fenpin1000:inst15\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Fall) to fenpin1000:inst15\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Rise) fenpin1000:inst15\|clockout (Rise) setup and hold " "Warning: From fenpin50:inst16\|clockout (Rise) to fenpin1000:inst15\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Rise) fenpin1000:inst15\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Rise) to fenpin1000:inst15\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Fall) fenpin1000:inst15\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Fall) to fenpin1000:inst15\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) fenpin1000:inst15\|clockout (Fall) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to fenpin1000:inst15\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Fall) fenpin1000:inst15\|clockout (Fall) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Fall) to fenpin1000:inst15\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Rise) fenpin1000:inst15\|clockout (Fall) setup and hold " "Warning: From fenpin50:inst16\|clockout (Rise) to fenpin1000:inst15\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) fenpin50:inst16\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to fenpin50:inst16\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Fall) fenpin50:inst16\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Fall) to fenpin50:inst16\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Rise) fenpin50:inst16\|clockout (Rise) setup and hold " "Warning: From fenpin50:inst16\|clockout (Rise) to fenpin50:inst16\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Fall) fenpin50:inst16\|clockout (Rise) setup and hold " "Warning: From fenpin50:inst16\|clockout (Fall) to fenpin50:inst16\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) fenpin50:inst16\|clockout (Rise) setup and hold " "Warning: From clk (Rise) to fenpin50:inst16\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Rise) fenpin50:inst16\|clockout (Fall) setup and hold " "Warning: From fenpin50:inst16\|clockout (Rise) to fenpin50:inst16\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Fall) fenpin50:inst16\|clockout (Fall) setup and hold " "Warning: From fenpin50:inst16\|clockout (Fall) to fenpin50:inst16\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) fenpin50:inst16\|clockout (Fall) setup and hold " "Warning: From clk (Rise) to fenpin50:inst16\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Rise) clk (Rise) setup and hold " "Warning: From fenpin50:inst16\|clockout (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Fall) clk (Rise) setup and hold " "Warning: From fenpin50:inst16\|clockout (Fall) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "in (Rise) fenpin1000:inst4\|clockout (Rise) setup and hold " "Warning: From in (Rise) to fenpin1000:inst4\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "shake:inst27\|keyout (Rise) fenpin1000:inst4\|clockout (Rise) setup and hold " "Warning: From shake:inst27\|keyout (Rise) to fenpin1000:inst4\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) fenpin1000:inst4\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to fenpin1000:inst4\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Rise) fenpin1000:inst4\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Rise) to fenpin1000:inst4\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Fall) fenpin1000:inst4\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Fall) to fenpin1000:inst4\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "in (Rise) fenpin1000:inst4\|clockout (Fall) setup and hold " "Warning: From in (Rise) to fenpin1000:inst4\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) fenpin1000:inst4\|clockout (Fall) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to fenpin1000:inst4\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Rise) fenpin1000:inst4\|clockout (Fall) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Rise) to fenpin1000:inst4\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Fall) fenpin1000:inst4\|clockout (Fall) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Fall) to fenpin1000:inst4\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -195.516 " "Info: Worst-case setup slack is -195.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -195.516     -3651.959 fenpin1000:inst15\|clockout  " "Info:  -195.516     -3651.959 fenpin1000:inst15\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.095      -216.222 fenpin1000:inst4\|clockout  " "Info:    -8.095      -216.222 fenpin1000:inst4\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.846       -15.019 fenpin50:inst16\|clockout  " "Info:    -1.846       -15.019 fenpin50:inst16\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.416        -7.221 clk  " "Info:    -1.416        -7.221 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.396       -34.097 in  " "Info:    -1.396       -34.097 in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.760        -1.213 shake:inst27\|keyout  " "Info:    -0.760        -1.213 shake:inst27\|keyout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.623 " "Info: Worst-case hold slack is -3.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.623       -61.785 in  " "Info:    -3.623       -61.785 in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.513        -3.513 fenpin1000:inst15\|clockout  " "Info:    -3.513        -3.513 fenpin1000:inst15\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.715        -2.715 clk  " "Info:    -2.715        -2.715 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.563        -2.563 fenpin50:inst16\|clockout  " "Info:    -2.563        -2.563 fenpin50:inst16\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 fenpin1000:inst4\|clockout  " "Info:     0.181         0.000 fenpin1000:inst4\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397         0.000 shake:inst27\|keyout  " "Info:     0.397         0.000 shake:inst27\|keyout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.511 " "Info: Worst-case recovery slack is -0.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511        -0.511 fenpin1000:inst15\|clockout  " "Info:    -0.511        -0.511 fenpin1000:inst15\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.046 " "Info: Worst-case removal slack is 1.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.046         0.000 fenpin1000:inst15\|clockout  " "Info:     1.046         0.000 fenpin1000:inst15\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 0}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "in (Rise) in (Rise) setup and hold " "Warning: From in (Rise) to in (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) in (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to in (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Rise) in (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Rise) to in (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Fall) in (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Fall) to in (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "shake:inst27\|keyout (Fall) shake:inst27\|keyout (Rise) setup and hold " "Warning: From shake:inst27\|keyout (Fall) to shake:inst27\|keyout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) shake:inst27\|keyout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to shake:inst27\|keyout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "shake:inst27\|keyout (Fall) shake:inst27\|keyout (Fall) setup and hold " "Warning: From shake:inst27\|keyout (Fall) to shake:inst27\|keyout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) shake:inst27\|keyout (Fall) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to shake:inst27\|keyout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) fenpin1000:inst15\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to fenpin1000:inst15\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Fall) fenpin1000:inst15\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Fall) to fenpin1000:inst15\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Rise) fenpin1000:inst15\|clockout (Rise) setup and hold " "Warning: From fenpin50:inst16\|clockout (Rise) to fenpin1000:inst15\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Rise) fenpin1000:inst15\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Rise) to fenpin1000:inst15\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Fall) fenpin1000:inst15\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Fall) to fenpin1000:inst15\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) fenpin1000:inst15\|clockout (Fall) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to fenpin1000:inst15\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Fall) fenpin1000:inst15\|clockout (Fall) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Fall) to fenpin1000:inst15\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Rise) fenpin1000:inst15\|clockout (Fall) setup and hold " "Warning: From fenpin50:inst16\|clockout (Rise) to fenpin1000:inst15\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) fenpin50:inst16\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to fenpin50:inst16\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Fall) fenpin50:inst16\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Fall) to fenpin50:inst16\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Rise) fenpin50:inst16\|clockout (Rise) setup and hold " "Warning: From fenpin50:inst16\|clockout (Rise) to fenpin50:inst16\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Fall) fenpin50:inst16\|clockout (Rise) setup and hold " "Warning: From fenpin50:inst16\|clockout (Fall) to fenpin50:inst16\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) fenpin50:inst16\|clockout (Rise) setup and hold " "Warning: From clk (Rise) to fenpin50:inst16\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Rise) fenpin50:inst16\|clockout (Fall) setup and hold " "Warning: From fenpin50:inst16\|clockout (Rise) to fenpin50:inst16\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Fall) fenpin50:inst16\|clockout (Fall) setup and hold " "Warning: From fenpin50:inst16\|clockout (Fall) to fenpin50:inst16\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) fenpin50:inst16\|clockout (Fall) setup and hold " "Warning: From clk (Rise) to fenpin50:inst16\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Rise) clk (Rise) setup and hold " "Warning: From fenpin50:inst16\|clockout (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin50:inst16\|clockout (Fall) clk (Rise) setup and hold " "Warning: From fenpin50:inst16\|clockout (Fall) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "in (Rise) fenpin1000:inst4\|clockout (Rise) setup and hold " "Warning: From in (Rise) to fenpin1000:inst4\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "shake:inst27\|keyout (Rise) fenpin1000:inst4\|clockout (Rise) setup and hold " "Warning: From shake:inst27\|keyout (Rise) to fenpin1000:inst4\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) fenpin1000:inst4\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to fenpin1000:inst4\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Rise) fenpin1000:inst4\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Rise) to fenpin1000:inst4\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Fall) fenpin1000:inst4\|clockout (Rise) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Fall) to fenpin1000:inst4\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "in (Rise) fenpin1000:inst4\|clockout (Fall) setup and hold " "Warning: From in (Rise) to fenpin1000:inst4\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst15\|clockout (Rise) fenpin1000:inst4\|clockout (Fall) setup and hold " "Warning: From fenpin1000:inst15\|clockout (Rise) to fenpin1000:inst4\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Rise) fenpin1000:inst4\|clockout (Fall) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Rise) to fenpin1000:inst4\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fenpin1000:inst4\|clockout (Fall) fenpin1000:inst4\|clockout (Fall) setup and hold " "Warning: From fenpin1000:inst4\|clockout (Fall) to fenpin1000:inst4\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -91.600 " "Info: Worst-case setup slack is -91.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -91.600     -1672.942 fenpin1000:inst15\|clockout  " "Info:   -91.600     -1672.942 fenpin1000:inst15\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.167       -79.037 fenpin1000:inst4\|clockout  " "Info:    -3.167       -79.037 fenpin1000:inst4\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.324        -1.797 fenpin50:inst16\|clockout  " "Info:    -0.324        -1.797 fenpin50:inst16\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.268        -0.419 shake:inst27\|keyout  " "Info:    -0.268        -0.419 shake:inst27\|keyout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.162        -1.722 in  " "Info:    -0.162        -1.722 in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.124        -0.239 clk  " "Info:    -0.124        -0.239 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.804 " "Info: Worst-case hold slack is -1.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.804       -30.609 in  " "Info:    -1.804       -30.609 in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.720        -1.720 fenpin1000:inst15\|clockout  " "Info:    -1.720        -1.720 fenpin1000:inst15\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.408        -1.408 clk  " "Info:    -1.408        -1.408 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.278        -1.278 fenpin50:inst16\|clockout  " "Info:    -1.278        -1.278 fenpin50:inst16\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057         0.000 fenpin1000:inst4\|clockout  " "Info:     0.057         0.000 fenpin1000:inst4\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177         0.000 shake:inst27\|keyout  " "Info:     0.177         0.000 shake:inst27\|keyout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.245 " "Info: Worst-case recovery slack is 0.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245         0.000 fenpin1000:inst15\|clockout  " "Info:     0.245         0.000 fenpin1000:inst15\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.476 " "Info: Worst-case removal slack is 0.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476         0.000 fenpin1000:inst15\|clockout  " "Info:     0.476         0.000 fenpin1000:inst15\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 0}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 0}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 118 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "325 " "Info: Peak virtual memory: 325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 27 21:33:38 2018 " "Info: Processing ended: Thu Dec 27 21:33:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 200 s " "Info: Quartus II Full Compilation was successful. 0 errors, 200 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
