--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf GenIO.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 26409 paths analyzed, 997 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.700ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_5/width_0 (SLICE_X12Y52.G1), 137 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/width_15 (FF)
  Destination:          XLXI_5/width_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.700ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/width_15 to XLXI_5/width_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.XQ      Tcko                  0.592   XLXI_5/width<15>
                                                       XLXI_5/width_15
    SLICE_X14Y60.F3      net (fanout=7)        1.737   XLXI_5/width<15>
    SLICE_X14Y60.COUT    Topcyf                1.162   XLXI_5/Char_WE_cmp_eq00001_wg_cy<3>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_lut<2>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<2>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<3>
    SLICE_X14Y61.CIN     net (fanout=1)        0.000   XLXI_5/Char_WE_cmp_eq00001_wg_cy<3>
    SLICE_X14Y61.COUT    Tbyp                  0.130   XLXI_5/Char_WE_cmp_eq00001_wg_cy<5>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<4>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<5>
    SLICE_X14Y62.CIN     net (fanout=1)        0.000   XLXI_5/Char_WE_cmp_eq00001_wg_cy<5>
    SLICE_X14Y62.XB      Tcinxb                0.495   XLXI_5/N16
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<6>
    SLICE_X23Y62.G1      net (fanout=5)        1.165   XLXI_5/N16
    SLICE_X23Y62.Y       Tilo                  0.704   XLXI_5/height_mux0000<1>19
                                                       XLXI_5/Char_WE_cmp_eq0000
    SLICE_X23Y63.F3      net (fanout=4)        0.065   XLXI_5/Char_WE_cmp_eq0000
    SLICE_X23Y63.X       Tilo                  0.704   XLXI_5/N35
                                                       XLXI_5/width_mux0000<0>11
    SLICE_X16Y66.G3      net (fanout=2)        0.865   XLXI_5/N35
    SLICE_X16Y66.Y       Tilo                  0.759   XLXI_5/width<22>
                                                       XLXI_5/width_mux0000<0>31
    SLICE_X12Y52.G1      net (fanout=32)       2.430   XLXI_5/N19
    SLICE_X12Y52.CLK     Tgck                  0.892   XLXI_5/width<1>
                                                       XLXI_5/width_mux0000<31>1
                                                       XLXI_5/width_0
    -------------------------------------------------  ---------------------------
    Total                                     11.700ns (5.438ns logic, 6.262ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/width_15 (FF)
  Destination:          XLXI_5/width_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.687ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/width_15 to XLXI_5/width_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.XQ      Tcko                  0.592   XLXI_5/width<15>
                                                       XLXI_5/width_15
    SLICE_X14Y60.F3      net (fanout=7)        1.737   XLXI_5/width<15>
    SLICE_X14Y60.COUT    Topcyf                1.162   XLXI_5/Char_WE_cmp_eq00001_wg_cy<3>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_lut<2>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<2>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<3>
    SLICE_X14Y61.CIN     net (fanout=1)        0.000   XLXI_5/Char_WE_cmp_eq00001_wg_cy<3>
    SLICE_X14Y61.COUT    Tbyp                  0.130   XLXI_5/Char_WE_cmp_eq00001_wg_cy<5>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<4>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<5>
    SLICE_X14Y62.CIN     net (fanout=1)        0.000   XLXI_5/Char_WE_cmp_eq00001_wg_cy<5>
    SLICE_X14Y62.XB      Tcinxb                0.495   XLXI_5/N16
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<6>
    SLICE_X23Y63.G1      net (fanout=5)        1.165   XLXI_5/N16
    SLICE_X23Y63.Y       Tilo                  0.704   XLXI_5/N35
                                                       XLXI_5/Char_WE_cmp_eq0001
    SLICE_X23Y63.F4      net (fanout=7)        0.052   XLXI_5/Char_WE_cmp_eq0001
    SLICE_X23Y63.X       Tilo                  0.704   XLXI_5/N35
                                                       XLXI_5/width_mux0000<0>11
    SLICE_X16Y66.G3      net (fanout=2)        0.865   XLXI_5/N35
    SLICE_X16Y66.Y       Tilo                  0.759   XLXI_5/width<22>
                                                       XLXI_5/width_mux0000<0>31
    SLICE_X12Y52.G1      net (fanout=32)       2.430   XLXI_5/N19
    SLICE_X12Y52.CLK     Tgck                  0.892   XLXI_5/width<1>
                                                       XLXI_5/width_mux0000<31>1
                                                       XLXI_5/width_0
    -------------------------------------------------  ---------------------------
    Total                                     11.687ns (5.438ns logic, 6.249ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/width_20 (FF)
  Destination:          XLXI_5/width_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.478ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/width_20 to XLXI_5/width_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y62.YQ      Tcko                  0.652   XLXI_5/width<21>
                                                       XLXI_5/width_20
    SLICE_X14Y59.G3      net (fanout=7)        1.356   XLXI_5/width<20>
    SLICE_X14Y59.COUT    Topcyg                1.131   XLXI_5/Char_WE_cmp_eq00001_wg_cy<1>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_lut<1>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<1>
    SLICE_X14Y60.CIN     net (fanout=1)        0.000   XLXI_5/Char_WE_cmp_eq00001_wg_cy<1>
    SLICE_X14Y60.COUT    Tbyp                  0.130   XLXI_5/Char_WE_cmp_eq00001_wg_cy<3>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<2>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<3>
    SLICE_X14Y61.CIN     net (fanout=1)        0.000   XLXI_5/Char_WE_cmp_eq00001_wg_cy<3>
    SLICE_X14Y61.COUT    Tbyp                  0.130   XLXI_5/Char_WE_cmp_eq00001_wg_cy<5>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<4>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<5>
    SLICE_X14Y62.CIN     net (fanout=1)        0.000   XLXI_5/Char_WE_cmp_eq00001_wg_cy<5>
    SLICE_X14Y62.XB      Tcinxb                0.495   XLXI_5/N16
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<6>
    SLICE_X23Y62.G1      net (fanout=5)        1.165   XLXI_5/N16
    SLICE_X23Y62.Y       Tilo                  0.704   XLXI_5/height_mux0000<1>19
                                                       XLXI_5/Char_WE_cmp_eq0000
    SLICE_X23Y63.F3      net (fanout=4)        0.065   XLXI_5/Char_WE_cmp_eq0000
    SLICE_X23Y63.X       Tilo                  0.704   XLXI_5/N35
                                                       XLXI_5/width_mux0000<0>11
    SLICE_X16Y66.G3      net (fanout=2)        0.865   XLXI_5/N35
    SLICE_X16Y66.Y       Tilo                  0.759   XLXI_5/width<22>
                                                       XLXI_5/width_mux0000<0>31
    SLICE_X12Y52.G1      net (fanout=32)       2.430   XLXI_5/N19
    SLICE_X12Y52.CLK     Tgck                  0.892   XLXI_5/width<1>
                                                       XLXI_5/width_mux0000<31>1
                                                       XLXI_5/width_0
    -------------------------------------------------  ---------------------------
    Total                                     11.478ns (5.597ns logic, 5.881ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/width_1 (SLICE_X12Y52.F1), 137 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/width_15 (FF)
  Destination:          XLXI_5/width_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.695ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/width_15 to XLXI_5/width_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.XQ      Tcko                  0.592   XLXI_5/width<15>
                                                       XLXI_5/width_15
    SLICE_X14Y60.F3      net (fanout=7)        1.737   XLXI_5/width<15>
    SLICE_X14Y60.COUT    Topcyf                1.162   XLXI_5/Char_WE_cmp_eq00001_wg_cy<3>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_lut<2>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<2>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<3>
    SLICE_X14Y61.CIN     net (fanout=1)        0.000   XLXI_5/Char_WE_cmp_eq00001_wg_cy<3>
    SLICE_X14Y61.COUT    Tbyp                  0.130   XLXI_5/Char_WE_cmp_eq00001_wg_cy<5>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<4>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<5>
    SLICE_X14Y62.CIN     net (fanout=1)        0.000   XLXI_5/Char_WE_cmp_eq00001_wg_cy<5>
    SLICE_X14Y62.XB      Tcinxb                0.495   XLXI_5/N16
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<6>
    SLICE_X23Y62.G1      net (fanout=5)        1.165   XLXI_5/N16
    SLICE_X23Y62.Y       Tilo                  0.704   XLXI_5/height_mux0000<1>19
                                                       XLXI_5/Char_WE_cmp_eq0000
    SLICE_X23Y63.F3      net (fanout=4)        0.065   XLXI_5/Char_WE_cmp_eq0000
    SLICE_X23Y63.X       Tilo                  0.704   XLXI_5/N35
                                                       XLXI_5/width_mux0000<0>11
    SLICE_X16Y66.G3      net (fanout=2)        0.865   XLXI_5/N35
    SLICE_X16Y66.Y       Tilo                  0.759   XLXI_5/width<22>
                                                       XLXI_5/width_mux0000<0>31
    SLICE_X12Y52.F1      net (fanout=32)       2.425   XLXI_5/N19
    SLICE_X12Y52.CLK     Tfck                  0.892   XLXI_5/width<1>
                                                       XLXI_5/width_mux0000<30>1
                                                       XLXI_5/width_1
    -------------------------------------------------  ---------------------------
    Total                                     11.695ns (5.438ns logic, 6.257ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/width_15 (FF)
  Destination:          XLXI_5/width_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.682ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/width_15 to XLXI_5/width_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.XQ      Tcko                  0.592   XLXI_5/width<15>
                                                       XLXI_5/width_15
    SLICE_X14Y60.F3      net (fanout=7)        1.737   XLXI_5/width<15>
    SLICE_X14Y60.COUT    Topcyf                1.162   XLXI_5/Char_WE_cmp_eq00001_wg_cy<3>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_lut<2>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<2>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<3>
    SLICE_X14Y61.CIN     net (fanout=1)        0.000   XLXI_5/Char_WE_cmp_eq00001_wg_cy<3>
    SLICE_X14Y61.COUT    Tbyp                  0.130   XLXI_5/Char_WE_cmp_eq00001_wg_cy<5>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<4>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<5>
    SLICE_X14Y62.CIN     net (fanout=1)        0.000   XLXI_5/Char_WE_cmp_eq00001_wg_cy<5>
    SLICE_X14Y62.XB      Tcinxb                0.495   XLXI_5/N16
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<6>
    SLICE_X23Y63.G1      net (fanout=5)        1.165   XLXI_5/N16
    SLICE_X23Y63.Y       Tilo                  0.704   XLXI_5/N35
                                                       XLXI_5/Char_WE_cmp_eq0001
    SLICE_X23Y63.F4      net (fanout=7)        0.052   XLXI_5/Char_WE_cmp_eq0001
    SLICE_X23Y63.X       Tilo                  0.704   XLXI_5/N35
                                                       XLXI_5/width_mux0000<0>11
    SLICE_X16Y66.G3      net (fanout=2)        0.865   XLXI_5/N35
    SLICE_X16Y66.Y       Tilo                  0.759   XLXI_5/width<22>
                                                       XLXI_5/width_mux0000<0>31
    SLICE_X12Y52.F1      net (fanout=32)       2.425   XLXI_5/N19
    SLICE_X12Y52.CLK     Tfck                  0.892   XLXI_5/width<1>
                                                       XLXI_5/width_mux0000<30>1
                                                       XLXI_5/width_1
    -------------------------------------------------  ---------------------------
    Total                                     11.682ns (5.438ns logic, 6.244ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/width_20 (FF)
  Destination:          XLXI_5/width_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.473ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/width_20 to XLXI_5/width_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y62.YQ      Tcko                  0.652   XLXI_5/width<21>
                                                       XLXI_5/width_20
    SLICE_X14Y59.G3      net (fanout=7)        1.356   XLXI_5/width<20>
    SLICE_X14Y59.COUT    Topcyg                1.131   XLXI_5/Char_WE_cmp_eq00001_wg_cy<1>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_lut<1>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<1>
    SLICE_X14Y60.CIN     net (fanout=1)        0.000   XLXI_5/Char_WE_cmp_eq00001_wg_cy<1>
    SLICE_X14Y60.COUT    Tbyp                  0.130   XLXI_5/Char_WE_cmp_eq00001_wg_cy<3>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<2>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<3>
    SLICE_X14Y61.CIN     net (fanout=1)        0.000   XLXI_5/Char_WE_cmp_eq00001_wg_cy<3>
    SLICE_X14Y61.COUT    Tbyp                  0.130   XLXI_5/Char_WE_cmp_eq00001_wg_cy<5>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<4>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<5>
    SLICE_X14Y62.CIN     net (fanout=1)        0.000   XLXI_5/Char_WE_cmp_eq00001_wg_cy<5>
    SLICE_X14Y62.XB      Tcinxb                0.495   XLXI_5/N16
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<6>
    SLICE_X23Y62.G1      net (fanout=5)        1.165   XLXI_5/N16
    SLICE_X23Y62.Y       Tilo                  0.704   XLXI_5/height_mux0000<1>19
                                                       XLXI_5/Char_WE_cmp_eq0000
    SLICE_X23Y63.F3      net (fanout=4)        0.065   XLXI_5/Char_WE_cmp_eq0000
    SLICE_X23Y63.X       Tilo                  0.704   XLXI_5/N35
                                                       XLXI_5/width_mux0000<0>11
    SLICE_X16Y66.G3      net (fanout=2)        0.865   XLXI_5/N35
    SLICE_X16Y66.Y       Tilo                  0.759   XLXI_5/width<22>
                                                       XLXI_5/width_mux0000<0>31
    SLICE_X12Y52.F1      net (fanout=32)       2.425   XLXI_5/N19
    SLICE_X12Y52.CLK     Tfck                  0.892   XLXI_5/width<1>
                                                       XLXI_5/width_mux0000<30>1
                                                       XLXI_5/width_1
    -------------------------------------------------  ---------------------------
    Total                                     11.473ns (5.597ns logic, 5.876ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/Char_DI_2 (SLICE_X25Y58.SR), 240 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/width_15 (FF)
  Destination:          XLXI_5/Char_DI_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.538ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/width_15 to XLXI_5/Char_DI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.XQ      Tcko                  0.592   XLXI_5/width<15>
                                                       XLXI_5/width_15
    SLICE_X14Y60.F3      net (fanout=7)        1.737   XLXI_5/width<15>
    SLICE_X14Y60.COUT    Topcyf                1.162   XLXI_5/Char_WE_cmp_eq00001_wg_cy<3>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_lut<2>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<2>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<3>
    SLICE_X14Y61.CIN     net (fanout=1)        0.000   XLXI_5/Char_WE_cmp_eq00001_wg_cy<3>
    SLICE_X14Y61.COUT    Tbyp                  0.130   XLXI_5/Char_WE_cmp_eq00001_wg_cy<5>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<4>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<5>
    SLICE_X14Y62.CIN     net (fanout=1)        0.000   XLXI_5/Char_WE_cmp_eq00001_wg_cy<5>
    SLICE_X14Y62.XB      Tcinxb                0.495   XLXI_5/N16
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<6>
    SLICE_X22Y60.F2      net (fanout=5)        1.587   XLXI_5/N16
    SLICE_X22Y60.X       Tilo                  0.759   N93
                                                       XLXI_5/Char_DI_mux0003<0>154_SW0
    SLICE_X24Y61.G1      net (fanout=2)        0.778   N93
    SLICE_X24Y61.Y       Tilo                  0.759   XLXI_5/Char_DI_mux0003<6>7
                                                       XLXI_5/Char_DI_mux0003<0>154
    SLICE_X24Y59.G2      net (fanout=4)        0.742   XLXI_5/N2
    SLICE_X24Y59.Y       Tilo                  0.759   XLXI_5/Char_DI_mux0003<4>16
                                                       XLXI_5/Char_DI_mux0003<2>30
    SLICE_X25Y58.SR      net (fanout=1)        1.128   XLXI_5/Char_DI_mux0003<2>30
    SLICE_X25Y58.CLK     Tsrck                 0.910   XLXI_5/Char_DI<2>
                                                       XLXI_5/Char_DI_2
    -------------------------------------------------  ---------------------------
    Total                                     11.538ns (5.566ns logic, 5.972ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/width_20 (FF)
  Destination:          XLXI_5/Char_DI_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.316ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/width_20 to XLXI_5/Char_DI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y62.YQ      Tcko                  0.652   XLXI_5/width<21>
                                                       XLXI_5/width_20
    SLICE_X14Y59.G3      net (fanout=7)        1.356   XLXI_5/width<20>
    SLICE_X14Y59.COUT    Topcyg                1.131   XLXI_5/Char_WE_cmp_eq00001_wg_cy<1>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_lut<1>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<1>
    SLICE_X14Y60.CIN     net (fanout=1)        0.000   XLXI_5/Char_WE_cmp_eq00001_wg_cy<1>
    SLICE_X14Y60.COUT    Tbyp                  0.130   XLXI_5/Char_WE_cmp_eq00001_wg_cy<3>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<2>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<3>
    SLICE_X14Y61.CIN     net (fanout=1)        0.000   XLXI_5/Char_WE_cmp_eq00001_wg_cy<3>
    SLICE_X14Y61.COUT    Tbyp                  0.130   XLXI_5/Char_WE_cmp_eq00001_wg_cy<5>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<4>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<5>
    SLICE_X14Y62.CIN     net (fanout=1)        0.000   XLXI_5/Char_WE_cmp_eq00001_wg_cy<5>
    SLICE_X14Y62.XB      Tcinxb                0.495   XLXI_5/N16
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<6>
    SLICE_X22Y60.F2      net (fanout=5)        1.587   XLXI_5/N16
    SLICE_X22Y60.X       Tilo                  0.759   N93
                                                       XLXI_5/Char_DI_mux0003<0>154_SW0
    SLICE_X24Y61.G1      net (fanout=2)        0.778   N93
    SLICE_X24Y61.Y       Tilo                  0.759   XLXI_5/Char_DI_mux0003<6>7
                                                       XLXI_5/Char_DI_mux0003<0>154
    SLICE_X24Y59.G2      net (fanout=4)        0.742   XLXI_5/N2
    SLICE_X24Y59.Y       Tilo                  0.759   XLXI_5/Char_DI_mux0003<4>16
                                                       XLXI_5/Char_DI_mux0003<2>30
    SLICE_X25Y58.SR      net (fanout=1)        1.128   XLXI_5/Char_DI_mux0003<2>30
    SLICE_X25Y58.CLK     Tsrck                 0.910   XLXI_5/Char_DI<2>
                                                       XLXI_5/Char_DI_2
    -------------------------------------------------  ---------------------------
    Total                                     11.316ns (5.725ns logic, 5.591ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/width_23 (FF)
  Destination:          XLXI_5/Char_DI_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.283ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/width_23 to XLXI_5/Char_DI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y62.XQ      Tcko                  0.592   XLXI_5/width<23>
                                                       XLXI_5/width_23
    SLICE_X14Y59.F3      net (fanout=7)        1.352   XLXI_5/width<23>
    SLICE_X14Y59.COUT    Topcyf                1.162   XLXI_5/Char_WE_cmp_eq00001_wg_cy<1>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_lut<0>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<0>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<1>
    SLICE_X14Y60.CIN     net (fanout=1)        0.000   XLXI_5/Char_WE_cmp_eq00001_wg_cy<1>
    SLICE_X14Y60.COUT    Tbyp                  0.130   XLXI_5/Char_WE_cmp_eq00001_wg_cy<3>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<2>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<3>
    SLICE_X14Y61.CIN     net (fanout=1)        0.000   XLXI_5/Char_WE_cmp_eq00001_wg_cy<3>
    SLICE_X14Y61.COUT    Tbyp                  0.130   XLXI_5/Char_WE_cmp_eq00001_wg_cy<5>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<4>
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<5>
    SLICE_X14Y62.CIN     net (fanout=1)        0.000   XLXI_5/Char_WE_cmp_eq00001_wg_cy<5>
    SLICE_X14Y62.XB      Tcinxb                0.495   XLXI_5/N16
                                                       XLXI_5/Char_WE_cmp_eq00001_wg_cy<6>
    SLICE_X22Y60.F2      net (fanout=5)        1.587   XLXI_5/N16
    SLICE_X22Y60.X       Tilo                  0.759   N93
                                                       XLXI_5/Char_DI_mux0003<0>154_SW0
    SLICE_X24Y61.G1      net (fanout=2)        0.778   N93
    SLICE_X24Y61.Y       Tilo                  0.759   XLXI_5/Char_DI_mux0003<6>7
                                                       XLXI_5/Char_DI_mux0003<0>154
    SLICE_X24Y59.G2      net (fanout=4)        0.742   XLXI_5/N2
    SLICE_X24Y59.Y       Tilo                  0.759   XLXI_5/Char_DI_mux0003<4>16
                                                       XLXI_5/Char_DI_mux0003<2>30
    SLICE_X25Y58.SR      net (fanout=1)        1.128   XLXI_5/Char_DI_mux0003<2>30
    SLICE_X25Y58.CLK     Tsrck                 0.910   XLXI_5/Char_DI<2>
                                                       XLXI_5/Char_DI_2
    -------------------------------------------------  ---------------------------
    Total                                     11.283ns (5.696ns logic, 5.587ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_6/XLXI_3.A (RAMB16_X1Y7.ADDRA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.946ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/I_ModeCtrl_cntX_5 (FF)
  Destination:          XLXI_6/XLXI_3.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.957ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.034 - 0.023)
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_6/I_ModeCtrl_cntX_5 to XLXI_6/XLXI_3.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y65.YQ      Tcko                  0.470   XLXI_6/I_ModeCtrl_cntX<4>
                                                       XLXI_6/I_ModeCtrl_cntX_5
    RAMB16_X1Y7.ADDRA4   net (fanout=8)        0.618   XLXI_6/I_ModeCtrl_cntX<5>
    RAMB16_X1Y7.CLKA     Tbcka       (-Th)     0.131   XLXI_6/XLXI_3
                                                       XLXI_6/XLXI_3.A
    -------------------------------------------------  ---------------------------
    Total                                      0.957ns (0.339ns logic, 0.618ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/F0 (SLICE_X40Y43.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.968ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/qF0 (FF)
  Destination:          XLXI_3/F0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_3/qF0 to XLXI_3/F0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y42.YQ      Tcko                  0.470   XLXI_3/qF0
                                                       XLXI_3/qF0
    SLICE_X40Y43.BX      net (fanout=1)        0.364   XLXI_3/qF0
    SLICE_X40Y43.CLK     Tckdi       (-Th)    -0.134   XLXN_44
                                                       XLXI_3/F0
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.604ns logic, 0.364ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/ResStart/DIn_SR_1 (SLICE_X19Y16.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.968ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/Start (FF)
  Destination:          XLXI_1/ResStart/DIn_SR_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/Start to XLXI_1/ResStart/DIn_SR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y17.YQ      Tcko                  0.470   XLXI_2/Start
                                                       XLXI_2/Start
    SLICE_X19Y16.BX      net (fanout=2)        0.405   XLXI_2/Start
    SLICE_X19Y16.CLK     Tckdi       (-Th)    -0.093   XLXI_1/ResStart/DIn_SR<1>
                                                       XLXI_1/ResStart/DIn_SR_1
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.563ns logic, 0.405ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_6/XLXI_3/CLKA
  Logical resource: XLXI_6/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y7.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_6/XLXI_3/CLKA
  Logical resource: XLXI_6/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y7.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_6/XLXI_3/CLKA
  Logical resource: XLXI_6/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y7.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   11.700|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 26409 paths, 0 nets, and 2347 connections

Design statistics:
   Minimum period:  11.700ns{1}   (Maximum frequency:  85.470MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 05 19:33:02 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4527 MB



