# CERES RISC-V â€” SystemVerilog Define Reference

## ğŸ“‹ Ä°simlendirme KurallarÄ±

| Prefix | Anlam | VarsayÄ±lan | Ã–rnek |
|--------|-------|------------|-------|
| `LOG_*` | Loglama Ã¶zellikleri | KAPALI | `LOG_COMMIT`, `LOG_BP` |
| `TRACE_*` | Trace Ã¶zellikleri | KAPALI | `KONATA_TRACER` |
| `SIM_*` | SimÃ¼lasyon kontrolleri | KAPALI | `SIM_FAST`, `SIM_UART_MONITOR` |
| `FEAT_*` | RTL feature'larÄ± | DeÄŸiÅŸken | `FEAT_WALLACE_SINGLE` |

## ğŸ“Š Define Tablosu

### Log Kontrolleri (varsayÄ±lan KAPALI, `+define+` ile aÃ§)

| Define | Dosya | AÃ§Ä±klama |
|--------|-------|----------|
| `LOG_COMMIT` | writeback_log.svh | Spike-compatible commit trace |
| `LOG_PIPELINE` | pipeline_logger.sv | Konata pipeline trace file |
| `LOG_RAM` | wrapper_ram.sv | RAM initialization messages |
| `LOG_UART` | uart_tx.sv | UART TX file logging |
| `LOG_BP` | gshare_bp.sv | Branch predictor statistics |
| `LOG_BP_VERBOSE` | gshare_bp.sv | Per-branch detailed logging |

### Trace Kontrolleri (varsayÄ±lan KAPALI)

| Define | Dosya | AÃ§Ä±klama |
|--------|-------|----------|
| `KONATA_TRACER` | cpu.sv | Pipeline visualizer (Konata format) |
| `TRACE_INTERNAL` | fetch, cpu, etc. | Internal debug signal structs |

### SimÃ¼lasyon Kontrolleri

| Define | Dosya | AÃ§Ä±klama |
|--------|-------|----------|
| `SIM_FAST` | ceres_defines.svh | Fast mode (all logs disabled) |
| `SIM_UART_MONITOR` | uart_tx.sv | UART monitoring + auto-stop |
| `SIM_COVERAGE` | - | Coverage collection |

### Feature Flags

| Define | Dosya | AÃ§Ä±klama |
|--------|-------|----------|
| `FEAT_WALLACE_SINGLE` | alu.sv | Single-cycle Wallace multiplier |
| `FEAT_WALLACE_MULTI` | alu.sv | Multi-cycle Wallace multiplier |
| `FEAT_DSP_MUL` | alu.sv | DSP block multiplier |

### Platform

| Define | Dosya | AÃ§Ä±klama |
|--------|-------|----------|
| `VERILATOR` | Ã§eÅŸitli | Verilator-specific code paths |

## ğŸš€ KullanÄ±m Profilleri

### CoreMark / Benchmark (Maksimum HÄ±z)
```bash
make cm SIM_FAST=1 LOG_BP=1 SIM_UART_MONITOR=1
```
Veya doÄŸrudan:
```verilog
+define+SIM_FAST
+define+LOG_BP
+define+SIM_UART_MONITOR
```

### ISA Test (Debug)
```bash
make isa LOG_COMMIT=1 KONATA_TRACER=1
```
Veya:
```verilog
+define+LOG_COMMIT
+define+KONATA_TRACER
```

### Full Debug (tek test)
```bash
make t T=rv32ui-p-add LOG_COMMIT=1 LOG_PIPELINE=1 KONATA_TRACER=1 LOG_BP=1
```

## ğŸ“ Merkezi Kontrol

TÃ¼m define'lar `rtl/include/ceres_defines.svh` dosyasÄ±ndan kontrol edilir.

### Backward Compatibility
Eski isimler hala desteklenir:
```
FAST_SIM          â†’ SIM_FAST
KONATA_TRACE      â†’ KONATA_TRACER
COMMIT_TRACER         â†’ TRACE_INTERNAL
BP_LOGGER_EN      â†’ LOG_BP
BP_VERBOSE_LOG    â†’ LOG_BP_VERBOSE
CERES_UART_TX_MONITOR â†’ SIM_UART_MONITOR
WALLACE_SINGLE_CYCLE  â†’ FEAT_WALLACE_SINGLE
```

## ğŸ“Š JSON Config Entegrasyonu

`script/config/tests/*.json` dosyalarÄ±ndaki `defines` bÃ¶lÃ¼mÃ¼:

```json
{
  "defines": {
    "SIM_FAST": true,
    "LOG_COMMIT": false,
    "LOG_BP": true,
    "KONATA_TRACER": false,
    "SIM_UART_MONITOR": true
  }
}
```

### Mevcut KonfigÃ¼rasyonlar

| Config | SIM_FAST | LOG_COMMIT | LOG_BP | KONATA_TRACER | AÃ§Ä±klama |
|--------|----------|------------|--------|--------------|----------|
| `isa` | âŒ | âœ… | âŒ | âœ… | ISA testleri |
| `arch` | âŒ | âœ… | âŒ | âœ… | Arch testleri |
| `bench` | âœ… | âŒ | âœ… | âŒ | Benchmarklar |
| `coremark` | âœ… | âŒ | âœ… | âŒ | CoreMark |
| `imperas` | âŒ | âœ… | âŒ | âŒ | Imperas testleri |

## ğŸ”§ Makefile KullanÄ±mÄ±

```bash
# Log kontrolÃ¼
make run T=test LOG_COMMIT=1 LOG_PIPELINE=1

# Trace kontrolÃ¼  
make run T=test KONATA_TRACER=1

# SimÃ¼lasyon kontrolÃ¼
make cm SIM_FAST=1 SIM_UART_MONITOR=1

# JSON config kullanÄ±mÄ±
make run TEST_CONFIG=bench

# Mevcut config'i gÃ¶ster
make show-config

# Config listesi
make list-configs
```
