	component ghrd_10as066n2 is
		port (
			arria10_hps_i2c0_sda_i                       : in    std_logic                     := 'X';             -- sda_i
			arria10_hps_i2c0_sda_oe                      : out   std_logic;                                        -- sda_oe
			arria10_hps_i2c0_clk_clk                     : out   std_logic;                                        -- clk
			arria10_hps_i2c0_scl_in_clk                  : in    std_logic                     := 'X';             -- clk
			arria10_hps_io_hps_io_phery_emac1_TX_CLK     : out   std_logic;                                        -- hps_io_phery_emac1_TX_CLK
			arria10_hps_io_hps_io_phery_emac1_TXD0       : out   std_logic;                                        -- hps_io_phery_emac1_TXD0
			arria10_hps_io_hps_io_phery_emac1_TXD1       : out   std_logic;                                        -- hps_io_phery_emac1_TXD1
			arria10_hps_io_hps_io_phery_emac1_TXD2       : out   std_logic;                                        -- hps_io_phery_emac1_TXD2
			arria10_hps_io_hps_io_phery_emac1_TXD3       : out   std_logic;                                        -- hps_io_phery_emac1_TXD3
			arria10_hps_io_hps_io_phery_emac1_RX_CTL     : in    std_logic                     := 'X';             -- hps_io_phery_emac1_RX_CTL
			arria10_hps_io_hps_io_phery_emac1_TX_CTL     : out   std_logic;                                        -- hps_io_phery_emac1_TX_CTL
			arria10_hps_io_hps_io_phery_emac1_RX_CLK     : in    std_logic                     := 'X';             -- hps_io_phery_emac1_RX_CLK
			arria10_hps_io_hps_io_phery_emac1_RXD0       : in    std_logic                     := 'X';             -- hps_io_phery_emac1_RXD0
			arria10_hps_io_hps_io_phery_emac1_RXD1       : in    std_logic                     := 'X';             -- hps_io_phery_emac1_RXD1
			arria10_hps_io_hps_io_phery_emac1_RXD2       : in    std_logic                     := 'X';             -- hps_io_phery_emac1_RXD2
			arria10_hps_io_hps_io_phery_emac1_RXD3       : in    std_logic                     := 'X';             -- hps_io_phery_emac1_RXD3
			arria10_hps_io_hps_io_phery_emac1_MDIO       : inout std_logic                     := 'X';             -- hps_io_phery_emac1_MDIO
			arria10_hps_io_hps_io_phery_emac1_MDC        : out   std_logic;                                        -- hps_io_phery_emac1_MDC
			arria10_hps_io_hps_io_phery_sdmmc_CMD        : inout std_logic                     := 'X';             -- hps_io_phery_sdmmc_CMD
			arria10_hps_io_hps_io_phery_sdmmc_D0         : inout std_logic                     := 'X';             -- hps_io_phery_sdmmc_D0
			arria10_hps_io_hps_io_phery_sdmmc_D1         : inout std_logic                     := 'X';             -- hps_io_phery_sdmmc_D1
			arria10_hps_io_hps_io_phery_sdmmc_D2         : inout std_logic                     := 'X';             -- hps_io_phery_sdmmc_D2
			arria10_hps_io_hps_io_phery_sdmmc_D3         : inout std_logic                     := 'X';             -- hps_io_phery_sdmmc_D3
			arria10_hps_io_hps_io_phery_sdmmc_D4         : inout std_logic                     := 'X';             -- hps_io_phery_sdmmc_D4
			arria10_hps_io_hps_io_phery_sdmmc_D5         : inout std_logic                     := 'X';             -- hps_io_phery_sdmmc_D5
			arria10_hps_io_hps_io_phery_sdmmc_D6         : inout std_logic                     := 'X';             -- hps_io_phery_sdmmc_D6
			arria10_hps_io_hps_io_phery_sdmmc_D7         : inout std_logic                     := 'X';             -- hps_io_phery_sdmmc_D7
			arria10_hps_io_hps_io_phery_sdmmc_CCLK       : out   std_logic;                                        -- hps_io_phery_sdmmc_CCLK
			arria10_hps_io_hps_io_phery_usb1_DATA0       : inout std_logic                     := 'X';             -- hps_io_phery_usb1_DATA0
			arria10_hps_io_hps_io_phery_usb1_DATA1       : inout std_logic                     := 'X';             -- hps_io_phery_usb1_DATA1
			arria10_hps_io_hps_io_phery_usb1_DATA2       : inout std_logic                     := 'X';             -- hps_io_phery_usb1_DATA2
			arria10_hps_io_hps_io_phery_usb1_DATA3       : inout std_logic                     := 'X';             -- hps_io_phery_usb1_DATA3
			arria10_hps_io_hps_io_phery_usb1_DATA4       : inout std_logic                     := 'X';             -- hps_io_phery_usb1_DATA4
			arria10_hps_io_hps_io_phery_usb1_DATA5       : inout std_logic                     := 'X';             -- hps_io_phery_usb1_DATA5
			arria10_hps_io_hps_io_phery_usb1_DATA6       : inout std_logic                     := 'X';             -- hps_io_phery_usb1_DATA6
			arria10_hps_io_hps_io_phery_usb1_DATA7       : inout std_logic                     := 'X';             -- hps_io_phery_usb1_DATA7
			arria10_hps_io_hps_io_phery_usb1_CLK         : in    std_logic                     := 'X';             -- hps_io_phery_usb1_CLK
			arria10_hps_io_hps_io_phery_usb1_STP         : out   std_logic;                                        -- hps_io_phery_usb1_STP
			arria10_hps_io_hps_io_phery_usb1_DIR         : in    std_logic                     := 'X';             -- hps_io_phery_usb1_DIR
			arria10_hps_io_hps_io_phery_usb1_NXT         : in    std_logic                     := 'X';             -- hps_io_phery_usb1_NXT
			arria10_hps_io_hps_io_phery_spim0_CLK        : out   std_logic;                                        -- hps_io_phery_spim0_CLK
			arria10_hps_io_hps_io_phery_spim0_MOSI       : out   std_logic;                                        -- hps_io_phery_spim0_MOSI
			arria10_hps_io_hps_io_phery_spim0_MISO       : in    std_logic                     := 'X';             -- hps_io_phery_spim0_MISO
			arria10_hps_io_hps_io_phery_spim0_SS0_N      : out   std_logic;                                        -- hps_io_phery_spim0_SS0_N
			arria10_hps_io_hps_io_phery_trace_CLK        : out   std_logic;                                        -- hps_io_phery_trace_CLK
			arria10_hps_io_hps_io_phery_trace_D0         : out   std_logic;                                        -- hps_io_phery_trace_D0
			arria10_hps_io_hps_io_phery_trace_D1         : out   std_logic;                                        -- hps_io_phery_trace_D1
			arria10_hps_io_hps_io_phery_trace_D2         : out   std_logic;                                        -- hps_io_phery_trace_D2
			arria10_hps_io_hps_io_phery_trace_D3         : out   std_logic;                                        -- hps_io_phery_trace_D3
			arria10_hps_io_hps_io_phery_uart0_RX         : in    std_logic                     := 'X';             -- hps_io_phery_uart0_RX
			arria10_hps_io_hps_io_phery_uart0_TX         : out   std_logic;                                        -- hps_io_phery_uart0_TX
			arria10_hps_io_hps_io_phery_uart0_CTS_N      : in    std_logic                     := 'X';             -- hps_io_phery_uart0_CTS_N
			arria10_hps_io_hps_io_phery_uart0_RTS_N      : out   std_logic;                                        -- hps_io_phery_uart0_RTS_N
			arria10_hps_io_hps_io_phery_i2c1_SDA         : inout std_logic                     := 'X';             -- hps_io_phery_i2c1_SDA
			arria10_hps_io_hps_io_phery_i2c1_SCL         : inout std_logic                     := 'X';             -- hps_io_phery_i2c1_SCL
			arria10_hps_io_hps_io_gpio_gpio2_io6         : inout std_logic                     := 'X';             -- hps_io_gpio_gpio2_io6
			arria10_hps_io_hps_io_gpio_gpio2_io7         : inout std_logic                     := 'X';             -- hps_io_gpio_gpio2_io7
			arria10_hps_io_hps_io_gpio_gpio2_io12        : inout std_logic                     := 'X';             -- hps_io_gpio_gpio2_io12
			arria10_hps_io_hps_io_gpio_gpio2_io13        : inout std_logic                     := 'X';             -- hps_io_gpio_gpio2_io13
			arria10_hps_spim1_mosi_o                     : out   std_logic;                                        -- mosi_o
			arria10_hps_spim1_miso_i                     : in    std_logic                     := 'X';             -- miso_i
			arria10_hps_spim1_ss_in_n                    : in    std_logic                     := 'X';             -- ss_in_n
			arria10_hps_spim1_mosi_oe                    : out   std_logic;                                        -- mosi_oe
			arria10_hps_spim1_ss0_n_o                    : out   std_logic;                                        -- ss0_n_o
			arria10_hps_spim1_ss1_n_o                    : out   std_logic;                                        -- ss1_n_o
			arria10_hps_spim1_ss2_n_o                    : out   std_logic;                                        -- ss2_n_o
			arria10_hps_spim1_ss3_n_o                    : out   std_logic;                                        -- ss3_n_o
			arria10_hps_spim1_sclk_out_clk               : out   std_logic;                                        -- clk
			clk_100_clk                                  : in    std_logic                     := 'X';             -- clk
			emif_a10_hps_0_mem_conduit_end_mem_ck        : out   std_logic_vector(0 downto 0);                     -- mem_ck
			emif_a10_hps_0_mem_conduit_end_mem_ck_n      : out   std_logic_vector(0 downto 0);                     -- mem_ck_n
			emif_a10_hps_0_mem_conduit_end_mem_a         : out   std_logic_vector(16 downto 0);                    -- mem_a
			emif_a10_hps_0_mem_conduit_end_mem_act_n     : out   std_logic_vector(0 downto 0);                     -- mem_act_n
			emif_a10_hps_0_mem_conduit_end_mem_ba        : out   std_logic_vector(1 downto 0);                     -- mem_ba
			emif_a10_hps_0_mem_conduit_end_mem_bg        : out   std_logic_vector(0 downto 0);                     -- mem_bg
			emif_a10_hps_0_mem_conduit_end_mem_cke       : out   std_logic_vector(0 downto 0);                     -- mem_cke
			emif_a10_hps_0_mem_conduit_end_mem_cs_n      : out   std_logic_vector(0 downto 0);                     -- mem_cs_n
			emif_a10_hps_0_mem_conduit_end_mem_odt       : out   std_logic_vector(0 downto 0);                     -- mem_odt
			emif_a10_hps_0_mem_conduit_end_mem_reset_n   : out   std_logic_vector(0 downto 0);                     -- mem_reset_n
			emif_a10_hps_0_mem_conduit_end_mem_par       : out   std_logic_vector(0 downto 0);                     -- mem_par
			emif_a10_hps_0_mem_conduit_end_mem_alert_n   : in    std_logic_vector(0 downto 0)  := (others => 'X'); -- mem_alert_n
			emif_a10_hps_0_mem_conduit_end_mem_dqs       : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- mem_dqs
			emif_a10_hps_0_mem_conduit_end_mem_dqs_n     : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- mem_dqs_n
			emif_a10_hps_0_mem_conduit_end_mem_dq        : inout std_logic_vector(31 downto 0) := (others => 'X'); -- mem_dq
			emif_a10_hps_0_mem_conduit_end_mem_dbi_n     : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- mem_dbi_n
			emif_a10_hps_0_oct_conduit_end_oct_rzqin     : in    std_logic                     := 'X';             -- oct_rzqin
			emif_a10_hps_0_pll_ref_clk_clock_sink_clk    : in    std_logic                     := 'X';             -- clk
			f2h_cold_reset_req_reset_n                   : in    std_logic                     := 'X';             -- reset_n
			f2h_debug_reset_req_reset_n                  : in    std_logic                     := 'X';             -- reset_n
			f2h_stm_hw_events_stm_hwevents               : in    std_logic_vector(27 downto 0) := (others => 'X'); -- stm_hwevents
			f2h_warm_reset_req_reset_n                   : in    std_logic                     := 'X';             -- reset_n
			fmcomms2_axi_ad9361_device_if_rx_clk_in_p    : in    std_logic                     := 'X';             -- rx_clk_in_p
			fmcomms2_axi_ad9361_device_if_rx_clk_in_n    : in    std_logic                     := 'X';             -- rx_clk_in_n
			fmcomms2_axi_ad9361_device_if_rx_frame_in_p  : in    std_logic                     := 'X';             -- rx_frame_in_p
			fmcomms2_axi_ad9361_device_if_rx_frame_in_n  : in    std_logic                     := 'X';             -- rx_frame_in_n
			fmcomms2_axi_ad9361_device_if_rx_data_in_p   : in    std_logic_vector(5 downto 0)  := (others => 'X'); -- rx_data_in_p
			fmcomms2_axi_ad9361_device_if_rx_data_in_n   : in    std_logic_vector(5 downto 0)  := (others => 'X'); -- rx_data_in_n
			fmcomms2_axi_ad9361_device_if_tx_clk_out_p   : out   std_logic;                                        -- tx_clk_out_p
			fmcomms2_axi_ad9361_device_if_tx_clk_out_n   : out   std_logic;                                        -- tx_clk_out_n
			fmcomms2_axi_ad9361_device_if_tx_frame_out_p : out   std_logic;                                        -- tx_frame_out_p
			fmcomms2_axi_ad9361_device_if_tx_frame_out_n : out   std_logic;                                        -- tx_frame_out_n
			fmcomms2_axi_ad9361_device_if_tx_data_out_p  : out   std_logic_vector(5 downto 0);                     -- tx_data_out_p
			fmcomms2_axi_ad9361_device_if_tx_data_out_n  : out   std_logic_vector(5 downto 0);                     -- tx_data_out_n
			fmcomms2_axi_ad9361_device_if_enable         : out   std_logic;                                        -- enable
			fmcomms2_axi_ad9361_device_if_txnrx          : out   std_logic;                                        -- txnrx
			hps_fpga_reset_reset                         : out   std_logic;                                        -- reset
			issp_hps_resets_source                       : out   std_logic_vector(2 downto 0);                     -- source
			pio_button_external_connection_export        : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			pio_dipsw_external_connection_export         : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			pio_led_external_connection_in_port          : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- in_port
			pio_led_external_connection_out_port         : out   std_logic_vector(3 downto 0);                     -- out_port
			reset_reset_n                                : in    std_logic                     := 'X';             -- reset_n
			sys_gpio_external_export                     : out   std_logic_vector(4 downto 0);                     -- export
			sys_spi_MISO                                 : in    std_logic                     := 'X';             -- MISO
			sys_spi_MOSI                                 : out   std_logic;                                        -- MOSI
			sys_spi_SCLK                                 : out   std_logic;                                        -- SCLK
			sys_spi_SS_n                                 : out   std_logic;                                        -- SS_n
			up_enable_up_enable                          : in    std_logic                     := 'X';             -- up_enable
			up_txnrx_up_txnrx                            : in    std_logic                     := 'X'              -- up_txnrx
		);
	end component ghrd_10as066n2;

