
*** Running vivado
    with args -log XADCdemo.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source XADCdemo.tcl -notrace



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source XADCdemo.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 567.582 ; gain = 180.133
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/enzof/OneDrive/Desktop/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/viviadoo/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.cache/ip 
Command: link_design -top XADCdemo -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.gen/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'XLXI_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.gen/sources_1/ip/c_counter_binary_0/c_counter_binary_0.dcp' for cell 'counter'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 997.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.gen/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'XLXI_7/inst'
Finished Parsing XDC File [c:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.gen/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'XLXI_7/inst'
Parsing XDC File [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1120.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
11 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1120.969 ; gain = 538.203
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1147.902 ; gain = 25.887

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1e8db21a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1485.496 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1e8db21a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1485.496 ; gain = 0.000
Phase 1 Initialization | Checksum: 1e8db21a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1485.496 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Timer Update | Checksum: 1e8db21a9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1981.629 ; gain = 496.133

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1e8db21a9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1981.629 ; gain = 496.133
Phase 2 Timer Update And Timing Data Collection | Checksum: 1e8db21a9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1981.629 ; gain = 496.133

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e8db21a9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1981.629 ; gain = 496.133
Retarget | Checksum: 1e8db21a9
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1e8db21a9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1981.629 ; gain = 496.133
Constant propagation | Checksum: 1e8db21a9
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 13054097c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1981.629 ; gain = 496.133
Sweep | Checksum: 13054097c
INFO: [Opt 31-389] Phase Sweep created 9 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG div4k/clk_4khz_BUFG_inst to drive 34 load(s) on clock net div4k/clk_4khz_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 1a1f87e7b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1981.629 ; gain = 496.133
BUFG optimization | Checksum: 1a1f87e7b
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1a1f87e7b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1981.629 ; gain = 496.133
Shift Register Optimization | Checksum: 1a1f87e7b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1a1f87e7b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1981.629 ; gain = 496.133
Post Processing Netlist | Checksum: 1a1f87e7b
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 22815d58f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1981.629 ; gain = 496.133

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1981.629 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 22815d58f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1981.629 ; gain = 496.133
Phase 9 Finalization | Checksum: 22815d58f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1981.629 ; gain = 496.133
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               9  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 22815d58f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1981.629 ; gain = 496.133
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1981.629 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1981.629 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 22815d58f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1981.629 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1981.629 ; gain = 860.660
INFO: [runtcl-4] Executing : report_drc -file XADCdemo_drc_opted.rpt -pb XADCdemo_drc_opted.pb -rpx XADCdemo_drc_opted.rpx
Command: report_drc -file XADCdemo_drc_opted.rpt -pb XADCdemo_drc_opted.pb -rpx XADCdemo_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.runs/impl_1/XADCdemo_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1981.629 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1981.629 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1981.629 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1981.629 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1981.629 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1981.629 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1981.629 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.runs/impl_1/XADCdemo_opt.dcp' has been generated.
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1981.629 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16f50f8af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1981.629 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1981.629 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19a1ec770

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.869 . Memory (MB): peak = 1981.629 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 28a2a42b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.629 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 28a2a42b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.629 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 28a2a42b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.629 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2744b5a8f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.629 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 24be5af98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.629 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 24be5af98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.629 ; gain = 0.000

Phase 2.4 Global Placement Core
Phase 2.4 Global Placement Core | Checksum: 1ab0ffb02

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1981.629 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1ab0ffb02

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1981.629 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2756854a2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1981.629 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 175bb4a64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1981.629 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 234433ab1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1981.629 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 234433ab1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1981.629 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d5f2986c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1981.629 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19fc69c09

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1981.629 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 19fc69c09

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1981.629 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 19fc69c09

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1981.629 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ebd5a0e6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.542 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b90635df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.181 . Memory (MB): peak = 1992.281 ; gain = 0.043
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1b90635df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.202 . Memory (MB): peak = 1992.281 ; gain = 0.043
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ebd5a0e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1992.281 ; gain = 10.652

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.542. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 12da2887d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1992.281 ; gain = 10.652

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1992.281 ; gain = 10.652
Phase 4.1 Post Commit Optimization | Checksum: 12da2887d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1992.281 ; gain = 10.652

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12da2887d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1992.281 ; gain = 10.652

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 12da2887d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1992.281 ; gain = 10.652
Phase 4.3 Placer Reporting | Checksum: 12da2887d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1992.281 ; gain = 10.652

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1992.281 ; gain = 0.000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1992.281 ; gain = 10.652
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13832b4e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1992.281 ; gain = 10.652
Ending Placer Task | Checksum: 10ad1856a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1992.281 ; gain = 10.652
54 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1992.281 ; gain = 10.652
INFO: [runtcl-4] Executing : report_io -file XADCdemo_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1992.281 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file XADCdemo_utilization_placed.rpt -pb XADCdemo_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file XADCdemo_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1992.281 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2001.207 ; gain = 8.926
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2001.207 ; gain = 8.926
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2001.207 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2001.207 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2001.207 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2001.207 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 2001.207 ; gain = 8.926
INFO: [Common 17-1381] The checkpoint 'C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.runs/impl_1/XADCdemo_placed.dcp' has been generated.
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3436e42a ConstDB: 0 ShapeSum: d69aa140 RouteDB: 0
Post Restoration Checksum: NetGraph: a5106e46 | NumContArr: e512f755 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 30f755ad5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 2157.125 ; gain = 152.758

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 30f755ad5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 2157.227 ; gain = 152.859

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 30f755ad5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 2157.227 ; gain = 152.859
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2cab7fe6a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 2194.930 ; gain = 190.562
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.609  | TNS=0.000  | WHS=-0.137 | THS=-1.685 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000239177 %
  Global Horizontal Routing Utilization  = 0.000520562 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 386
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 384
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 254175ed9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2202.965 ; gain = 198.598

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 254175ed9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2202.965 ; gain = 198.598

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 190da9f4b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2202.965 ; gain = 198.598
Phase 3 Initial Routing | Checksum: 190da9f4b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2202.965 ; gain = 198.598

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.325  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1fbdaef04

Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2202.965 ; gain = 198.598
Phase 4 Rip-up And Reroute | Checksum: 1fbdaef04

Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2202.965 ; gain = 198.598

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1fbdaef04

Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2202.965 ; gain = 198.598

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fbdaef04

Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2202.965 ; gain = 198.598
Phase 5 Delay and Skew Optimization | Checksum: 1fbdaef04

Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2202.965 ; gain = 198.598

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 231ccc95f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2202.965 ; gain = 198.598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.405  | TNS=0.000  | WHS=0.110  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1dae0b396

Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2202.965 ; gain = 198.598
Phase 6 Post Hold Fix | Checksum: 1dae0b396

Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2202.965 ; gain = 198.598

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.1978 %
  Global Horizontal Routing Utilization  = 0.136648 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1dae0b396

Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2202.965 ; gain = 198.598

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1dae0b396

Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2202.965 ; gain = 198.598

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1dd8eb4e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2202.965 ; gain = 198.598

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.405  | TNS=0.000  | WHS=0.110  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1dd8eb4e2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 2202.965 ; gain = 198.598
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1f7bd523f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 2202.965 ; gain = 198.598
Ending Routing Task | Checksum: 1f7bd523f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 2202.965 ; gain = 198.598

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 2202.965 ; gain = 201.758
INFO: [runtcl-4] Executing : report_drc -file XADCdemo_drc_routed.rpt -pb XADCdemo_drc_routed.pb -rpx XADCdemo_drc_routed.rpx
Command: report_drc -file XADCdemo_drc_routed.rpt -pb XADCdemo_drc_routed.pb -rpx XADCdemo_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.runs/impl_1/XADCdemo_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file XADCdemo_methodology_drc_routed.rpt -pb XADCdemo_methodology_drc_routed.pb -rpx XADCdemo_methodology_drc_routed.rpx
Command: report_methodology -file XADCdemo_methodology_drc_routed.rpt -pb XADCdemo_methodology_drc_routed.pb -rpx XADCdemo_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.runs/impl_1/XADCdemo_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file XADCdemo_power_routed.rpt -pb XADCdemo_power_summary_routed.pb -rpx XADCdemo_power_routed.rpx
Command: report_power -file XADCdemo_power_routed.rpt -pb XADCdemo_power_summary_routed.pb -rpx XADCdemo_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file XADCdemo_route_status.rpt -pb XADCdemo_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -pb XADCdemo_timing_summary_routed.pb -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file XADCdemo_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file XADCdemo_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file XADCdemo_bus_skew_routed.rpt -pb XADCdemo_bus_skew_routed.pb -rpx XADCdemo_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2203.551 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2203.551 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2203.551 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2203.551 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2203.551 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2203.551 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 2203.551 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.runs/impl_1/XADCdemo_routed.dcp' has been generated.
Command: write_bitstream -force XADCdemo.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./XADCdemo.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 2611.484 ; gain = 407.934
INFO: [Common 17-206] Exiting Vivado at Sun Jun  8 20:06:15 2025...
