<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Cdiff src/hotspot/cpu/x86/vm_version_x86.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="vm_version_x86.cpp.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="vtableStubs_x86_32.cpp.cdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/x86/vm_version_x86.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<hr />
<pre>
<span class="line-old-header">*** 291,10 ***</span>
<span class="line-new-header">--- 291,12 ---</span>
  protected:
    static int _cpu;
    static int _model;
    static int _stepping;
  
<span class="line-added">+   static bool _has_intel_jcc_erratum;</span>
<span class="line-added">+ </span>
    static address   _cpuinfo_segv_addr; // address of instruction which causes SEGV
    static address   _cpuinfo_cont_addr; // address of instruction after the one which causes SEGV
  
    enum Feature_Flag {
      CPU_CX8      = (1 &lt;&lt; 0), // next bits are from cpuid 1 (EDX)
</pre>
<hr />
<pre>
<span class="line-old-header">*** 334,21 ***</span>
  
  #define CPU_AVX512BW ((uint64_t)UCONST64(0x100000000)) // enums are limited to 31 bit
  #define CPU_AVX512VL ((uint64_t)UCONST64(0x200000000)) // EVEX instructions with smaller vector length
  #define CPU_SHA ((uint64_t)UCONST64(0x400000000))      // SHA instructions
  #define CPU_FMA ((uint64_t)UCONST64(0x800000000))      // FMA instructions
<span class="line-modified">! #define CPU_VZEROUPPER ((uint64_t)UCONST64(0x1000000000))       // Vzeroupper instruction</span>
<span class="line-modified">! #define CPU_AVX512_VPOPCNTDQ ((uint64_t)UCONST64(0x2000000000)) // Vector popcount</span>
<span class="line-modified">! #define CPU_AVX512_VPCLMULQDQ ((uint64_t)UCONST64(0x4000000000)) //Vector carryless multiplication</span>
<span class="line-modified">! #define CPU_VAES ((uint64_t)UCONST64(0x8000000000))    // Vector AES instructions</span>
<span class="line-modified">! #define CPU_VNNI ((uint64_t)UCONST64(0x10000000000))   // Vector Neural Network Instructions</span>
  
  #define CPU_FLUSH ((uint64_t)UCONST64(0x20000000000))  // flush instruction
  #define CPU_FLUSHOPT ((uint64_t)UCONST64(0x40000000000)) // flushopt instruction
  #define CPU_CLWB ((uint64_t)UCONST64(0x80000000000))   // clwb instruction
<span class="line-removed">- #define CPU_VBMI2 ((uint64_t)UCONST64(0x100000000000))   // VBMI2 shift left double instructions</span>
  
  
  enum Extended_Family {
      // AMD
      CPU_FAMILY_AMD_11H       = 0x11,
      // ZX
<span class="line-new-header">--- 336,22 ---</span>
  
  #define CPU_AVX512BW ((uint64_t)UCONST64(0x100000000)) // enums are limited to 31 bit
  #define CPU_AVX512VL ((uint64_t)UCONST64(0x200000000)) // EVEX instructions with smaller vector length
  #define CPU_SHA ((uint64_t)UCONST64(0x400000000))      // SHA instructions
  #define CPU_FMA ((uint64_t)UCONST64(0x800000000))      // FMA instructions
<span class="line-modified">! #define CPU_VZEROUPPER ((uint64_t)UCONST64(0x1000000000))        // Vzeroupper instruction</span>
<span class="line-modified">! #define CPU_AVX512_VPOPCNTDQ ((uint64_t)UCONST64(0x2000000000))  // Vector popcount</span>
<span class="line-modified">! #define CPU_AVX512_VPCLMULQDQ ((uint64_t)UCONST64(0x4000000000)) // Vector carryless multiplication</span>
<span class="line-modified">! #define CPU_AVX512_VAES ((uint64_t)UCONST64(0x8000000000))       // Vector AES instructions</span>
<span class="line-modified">! #define CPU_AVX512_VNNI ((uint64_t)UCONST64(0x10000000000))      // Vector Neural Network Instructions</span>
<span class="line-added">+ #define CPU_AVX512_VBMI2 ((uint64_t)UCONST64(0x100000000000))    // VBMI2 shift left double instructions</span>
  
  #define CPU_FLUSH ((uint64_t)UCONST64(0x20000000000))  // flush instruction
  #define CPU_FLUSHOPT ((uint64_t)UCONST64(0x40000000000)) // flushopt instruction
  #define CPU_CLWB ((uint64_t)UCONST64(0x80000000000))   // clwb instruction
  
<span class="line-added">+ // NB! When adding new CPU feature detection consider updating feature string in VM_Version::get_processor_features().</span>
  
  enum Extended_Family {
      // AMD
      CPU_FAMILY_AMD_11H       = 0x11,
      // ZX
</pre>
<hr />
<pre>
<span class="line-old-header">*** 497,10 ***</span>
<span class="line-new-header">--- 500,12 ---</span>
    static uint logical_processor_count() {
      uint result = threads_per_core();
      return result;
    }
  
<span class="line-added">+   static bool compute_has_intel_jcc_erratum();</span>
<span class="line-added">+ </span>
    static uint64_t feature_flags() {
      uint64_t result = 0;
      if (_cpuid_info.std_cpuid1_edx.bits.cmpxchg8 != 0)
        result |= CPU_CX8;
      if (_cpuid_info.std_cpuid1_edx.bits.cmov != 0)
</pre>
<hr />
<pre>
<span class="line-old-header">*** 564,15 ***</span>
          if (_cpuid_info.sef_cpuid7_ecx.bits.avx512_vpopcntdq != 0)
            result |= CPU_AVX512_VPOPCNTDQ;
          if (_cpuid_info.sef_cpuid7_ecx.bits.avx512_vpclmulqdq != 0)
            result |= CPU_AVX512_VPCLMULQDQ;
          if (_cpuid_info.sef_cpuid7_ecx.bits.vaes != 0)
<span class="line-modified">!           result |= CPU_VAES;</span>
          if (_cpuid_info.sef_cpuid7_ecx.bits.avx512_vnni != 0)
<span class="line-modified">!           result |= CPU_VNNI;</span>
          if (_cpuid_info.sef_cpuid7_ecx.bits.avx512_vbmi2 != 0)
<span class="line-modified">!           result |= CPU_VBMI2;</span>
        }
      }
      if (_cpuid_info.sef_cpuid7_ebx.bits.bmi1 != 0)
        result |= CPU_BMI1;
      if (_cpuid_info.std_cpuid1_edx.bits.tsc != 0)
<span class="line-new-header">--- 569,15 ---</span>
          if (_cpuid_info.sef_cpuid7_ecx.bits.avx512_vpopcntdq != 0)
            result |= CPU_AVX512_VPOPCNTDQ;
          if (_cpuid_info.sef_cpuid7_ecx.bits.avx512_vpclmulqdq != 0)
            result |= CPU_AVX512_VPCLMULQDQ;
          if (_cpuid_info.sef_cpuid7_ecx.bits.vaes != 0)
<span class="line-modified">!           result |= CPU_AVX512_VAES;</span>
          if (_cpuid_info.sef_cpuid7_ecx.bits.avx512_vnni != 0)
<span class="line-modified">!           result |= CPU_AVX512_VNNI;</span>
          if (_cpuid_info.sef_cpuid7_ecx.bits.avx512_vbmi2 != 0)
<span class="line-modified">!           result |= CPU_AVX512_VBMI2;</span>
        }
      }
      if (_cpuid_info.sef_cpuid7_ebx.bits.bmi1 != 0)
        result |= CPU_BMI1;
      if (_cpuid_info.std_cpuid1_edx.bits.tsc != 0)
</pre>
<hr />
<pre>
<span class="line-old-header">*** 856,15 ***</span>
    static bool supports_avx256only() { return (supports_avx2() &amp;&amp; !supports_evex()); }
    static bool supports_avxonly()    { return ((supports_avx2() || supports_avx()) &amp;&amp; !supports_evex()); }
    static bool supports_sha()        { return (_features &amp; CPU_SHA) != 0; }
    static bool supports_fma()        { return (_features &amp; CPU_FMA) != 0 &amp;&amp; supports_avx(); }
    static bool supports_vzeroupper() { return (_features &amp; CPU_VZEROUPPER) != 0; }
<span class="line-modified">!   static bool supports_vpopcntdq()  { return (_features &amp; CPU_AVX512_VPOPCNTDQ) != 0; }</span>
    static bool supports_avx512_vpclmulqdq() { return (_features &amp; CPU_AVX512_VPCLMULQDQ) != 0; }
<span class="line-modified">!   static bool supports_vaes()       { return (_features &amp; CPU_VAES) != 0; }</span>
<span class="line-modified">!   static bool supports_vnni()       { return (_features &amp; CPU_VNNI) != 0; }</span>
<span class="line-modified">!   static bool supports_vbmi2()      { return (_features &amp; CPU_VBMI2) != 0; }</span>
  
    // Intel features
    static bool is_intel_family_core() { return is_intel() &amp;&amp;
                                         extended_cpu_family() == CPU_FAMILY_INTEL_CORE; }
  
<span class="line-new-header">--- 861,15 ---</span>
    static bool supports_avx256only() { return (supports_avx2() &amp;&amp; !supports_evex()); }
    static bool supports_avxonly()    { return ((supports_avx2() || supports_avx()) &amp;&amp; !supports_evex()); }
    static bool supports_sha()        { return (_features &amp; CPU_SHA) != 0; }
    static bool supports_fma()        { return (_features &amp; CPU_FMA) != 0 &amp;&amp; supports_avx(); }
    static bool supports_vzeroupper() { return (_features &amp; CPU_VZEROUPPER) != 0; }
<span class="line-modified">!   static bool supports_avx512_vpopcntdq()  { return (_features &amp; CPU_AVX512_VPOPCNTDQ) != 0; }</span>
    static bool supports_avx512_vpclmulqdq() { return (_features &amp; CPU_AVX512_VPCLMULQDQ) != 0; }
<span class="line-modified">!   static bool supports_avx512_vaes()       { return (_features &amp; CPU_AVX512_VAES) != 0; }</span>
<span class="line-modified">!   static bool supports_avx512_vnni()       { return (_features &amp; CPU_AVX512_VNNI) != 0; }</span>
<span class="line-modified">!   static bool supports_avx512_vbmi2()      { return (_features &amp; CPU_AVX512_VBMI2) != 0; }</span>
  
    // Intel features
    static bool is_intel_family_core() { return is_intel() &amp;&amp;
                                         extended_cpu_family() == CPU_FAMILY_INTEL_CORE; }
  
</pre>
<hr />
<pre>
<span class="line-old-header">*** 887,10 ***</span>
<span class="line-new-header">--- 892,16 ---</span>
        }
      }
      return false;
    }
  
<span class="line-added">+   // This checks if the JVM is potentially affected by an erratum on Intel CPUs (SKX102)</span>
<span class="line-added">+   // that causes unpredictable behaviour when jcc crosses 64 byte boundaries. Its microcode</span>
<span class="line-added">+   // mitigation causes regressions when jumps or fused conditional branches cross or end at</span>
<span class="line-added">+   // 32 byte boundaries.</span>
<span class="line-added">+   static bool has_intel_jcc_erratum() { return _has_intel_jcc_erratum; }</span>
<span class="line-added">+ </span>
    // AMD features
    static bool supports_3dnow_prefetch()    { return (_features &amp; CPU_3DNOW_PREFETCH) != 0; }
    static bool supports_mmx_ext()  { return is_amd_family() &amp;&amp; _cpuid_info.ext_cpuid1_edx.bits.mmx_amd != 0; }
    static bool supports_lzcnt()    { return (_features &amp; CPU_LZCNT) != 0; }
    static bool supports_sse4a()    { return (_features &amp; CPU_SSE4A) != 0; }
</pre>
<center><a href="vm_version_x86.cpp.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="vtableStubs_x86_32.cpp.cdiff.html" target="_top">next &gt;</a></center>  </body>
</html>