void\r\nnv92_gpio_intr_stat(struct nouveau_gpio *gpio, u32 *hi, u32 *lo)\r\n{\r\nu32 intr0 = nv_rd32(gpio, 0x00e054);\r\nu32 intr1 = nv_rd32(gpio, 0x00e074);\r\nu32 stat0 = nv_rd32(gpio, 0x00e050) & intr0;\r\nu32 stat1 = nv_rd32(gpio, 0x00e070) & intr1;\r\n*lo = (stat1 & 0xffff0000) | (stat0 >> 16);\r\n*hi = (stat1 << 16) | (stat0 & 0x0000ffff);\r\nnv_wr32(gpio, 0x00e054, intr0);\r\nnv_wr32(gpio, 0x00e074, intr1);\r\n}\r\nvoid\r\nnv92_gpio_intr_mask(struct nouveau_gpio *gpio, u32 type, u32 mask, u32 data)\r\n{\r\nu32 inte0 = nv_rd32(gpio, 0x00e050);\r\nu32 inte1 = nv_rd32(gpio, 0x00e070);\r\nif (type & NVKM_GPIO_LO)\r\ninte0 = (inte0 & ~(mask << 16)) | (data << 16);\r\nif (type & NVKM_GPIO_HI)\r\ninte0 = (inte0 & ~(mask & 0xffff)) | (data & 0xffff);\r\nmask >>= 16;\r\ndata >>= 16;\r\nif (type & NVKM_GPIO_LO)\r\ninte1 = (inte1 & ~(mask << 16)) | (data << 16);\r\nif (type & NVKM_GPIO_HI)\r\ninte1 = (inte1 & ~mask) | data;\r\nnv_wr32(gpio, 0x00e050, inte0);\r\nnv_wr32(gpio, 0x00e070, inte1);\r\n}
