Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Reading design: Display_Controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Display_Controller.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Display_Controller"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : Display_Controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Xilinx\Lab4FinalVersion\ipcore_dir\ram_256x16.v" into library work
Parsing module <ram_256x16>.
Analyzing Verilog file "C:\Xilinx\Lab4FinalVersion\ram1.v" into library work
Parsing module <ram1>.
Analyzing Verilog file "C:\Xilinx\Lab4FinalVersion\Mux4to1.v" into library work
Parsing module <Mux4to1>.
Analyzing Verilog file "C:\Xilinx\Lab4FinalVersion\led_controller.v" into library work
Parsing module <led_controller>.
Analyzing Verilog file "C:\Xilinx\Lab4FinalVersion\led_clock_500Hz.v" into library work
Parsing module <led_clock_500Hz>.
Analyzing Verilog file "C:\Xilinx\Lab4FinalVersion\led_clock.v" into library work
Parsing module <led_clock>.
Analyzing Verilog file "C:\Xilinx\Lab4FinalVersion\hex_to_7segment_decoder.v" into library work
Parsing module <hex_to_7segment_decoder>.
Analyzing Verilog file "C:\Xilinx\Lab4FinalVersion\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Xilinx\Lab4FinalVersion\byte_mux.v" into library work
Parsing module <byte_mux>.
Analyzing Verilog file "C:\Xilinx\Lab4FinalVersion\addr_seqr.v" into library work
Parsing module <addr_seqr>.
Analyzing Verilog file "C:\Xilinx\Lab4FinalVersion\Display_Controller.v" into library work
Parsing module <Display_Controller>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Display_Controller>.
WARNING:HDLCompiler:604 - "C:\Xilinx\Lab4FinalVersion\Display_Controller.v" Line 53: Module instantiation should have an instance name

Elaborating module <hex_to_7segment_decoder>.

Elaborating module <Mux4to1>.
WARNING:HDLCompiler:91 - "C:\Xilinx\Lab4FinalVersion\Mux4to1.v" Line 39: Signal <D0> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Xilinx\Lab4FinalVersion\Mux4to1.v" Line 40: Signal <D1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Xilinx\Lab4FinalVersion\Mux4to1.v" Line 41: Signal <D2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Xilinx\Lab4FinalVersion\Mux4to1.v" Line 42: Signal <D3> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Xilinx\Lab4FinalVersion\Mux4to1.v" Line 43: Signal <D0> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:604 - "C:\Xilinx\Lab4FinalVersion\Display_Controller.v" Line 60: Module instantiation should have an instance name

Elaborating module <byte_mux>.
WARNING:HDLCompiler:91 - "C:\Xilinx\Lab4FinalVersion\byte_mux.v" Line 30: Signal <hi> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Xilinx\Lab4FinalVersion\byte_mux.v" Line 31: Signal <lo> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:604 - "C:\Xilinx\Lab4FinalVersion\Display_Controller.v" Line 63: Module instantiation should have an instance name

Elaborating module <led_controller>.
WARNING:HDLCompiler:604 - "C:\Xilinx\Lab4FinalVersion\Display_Controller.v" Line 66: Module instantiation should have an instance name

Elaborating module <led_clock>.

Elaborating module <ram1>.

Elaborating module <ram_256x16>.
WARNING:HDLCompiler:1499 - "C:\Xilinx\Lab4FinalVersion\ipcore_dir\ram_256x16.v" Line 39: Empty module <ram_256x16> remains a black box.
WARNING:HDLCompiler:604 - "C:\Xilinx\Lab4FinalVersion\Display_Controller.v" Line 76: Module instantiation should have an instance name

Elaborating module <addr_seqr>.
WARNING:HDLCompiler:413 - "C:\Xilinx\Lab4FinalVersion\addr_seqr.v" Line 44: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <debounce>.
WARNING:HDLCompiler:604 - "C:\Xilinx\Lab4FinalVersion\Display_Controller.v" Line 83: Module instantiation should have an instance name

Elaborating module <led_clock_500Hz>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Display_Controller>.
    Related source file is "C:\Xilinx\Lab4FinalVersion\Display_Controller.v".
    Summary:
	no macro.
Unit <Display_Controller> synthesized.

Synthesizing Unit <hex_to_7segment_decoder>.
    Related source file is "C:\Xilinx\Lab4FinalVersion\hex_to_7segment_decoder.v".
    Found 16x7-bit Read Only RAM for signal <_n0024>
    Summary:
	inferred   1 RAM(s).
Unit <hex_to_7segment_decoder> synthesized.

Synthesizing Unit <Mux4to1>.
    Related source file is "C:\Xilinx\Lab4FinalVersion\Mux4to1.v".
    Found 4-bit 4-to-1 multiplexer for signal <Q> created at line 38.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux4to1> synthesized.

Synthesizing Unit <byte_mux>.
    Related source file is "C:\Xilinx\Lab4FinalVersion\byte_mux.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <byte_mux> synthesized.

Synthesizing Unit <led_controller>.
    Related source file is "C:\Xilinx\Lab4FinalVersion\led_controller.v".
    Found 2-bit register for signal <present_state>.
    Found finite state machine <FSM_0> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <led_controller> synthesized.

Synthesizing Unit <led_clock>.
    Related source file is "C:\Xilinx\Lab4FinalVersion\led_clock.v".
    Found 32-bit register for signal <i>.
    Found 1-bit register for signal <outClk>.
    Found 32-bit adder for signal <i[31]_GND_6_o_add_1_OUT> created at line 77.
    Found 32-bit comparator greater for signal <n0002> created at line 79
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <led_clock> synthesized.

Synthesizing Unit <ram1>.
    Related source file is "C:\Xilinx\Lab4FinalVersion\ram1.v".
    Summary:
	no macro.
Unit <ram1> synthesized.

Synthesizing Unit <addr_seqr>.
    Related source file is "C:\Xilinx\Lab4FinalVersion\addr_seqr.v".
    Found 8-bit register for signal <address>.
    Found 8-bit adder for signal <address[7]_GND_9_o_add_1_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <addr_seqr> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Xilinx\Lab4FinalVersion\debounce.v".
    Found 1-bit register for signal <q1>.
    Found 1-bit register for signal <q2>.
    Found 1-bit register for signal <q3>.
    Found 1-bit register for signal <q4>.
    Found 1-bit register for signal <q5>.
    Found 1-bit register for signal <q6>.
    Found 1-bit register for signal <q7>.
    Found 1-bit register for signal <q8>.
    Found 1-bit register for signal <q9>.
    Found 1-bit register for signal <q0>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <led_clock_500Hz>.
    Related source file is "C:\Xilinx\Lab4FinalVersion\led_clock_500Hz.v".
    Found 32-bit register for signal <i>.
    Found 1-bit register for signal <outClk>.
    Found 32-bit adder for signal <i[31]_GND_11_o_add_1_OUT> created at line 70.
    Found 32-bit comparator greater for signal <n0002> created at line 72
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <led_clock_500Hz> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 8-bit adder                                           : 1
# Registers                                            : 25
 1-bit register                                        : 22
 32-bit register                                       : 2
 8-bit register                                        : 1
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 4
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ram_256x16.ngc>.
Loading core <ram_256x16> for timing and area information for instance <ram1>.

Synthesizing (advanced) Unit <addr_seqr>.
The following registers are absorbed into counter <address>: 1 register on signal <address>.
Unit <addr_seqr> synthesized (advanced).

Synthesizing (advanced) Unit <hex_to_7segment_decoder>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0024> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <hex_to_7segment_decoder> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 86
 Flip-Flops                                            : 86
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 4
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <present_state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------

Optimizing unit <Display_Controller> ...

Optimizing unit <led_clock> ...

Optimizing unit <led_clock_500Hz> ...

Optimizing unit <debounce> ...
WARNING:Xst:1710 - FF/Latch <_i000006/i_17> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000006/i_18> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000006/i_19> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000006/i_20> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000006/i_21> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000006/i_22> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000006/i_23> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000006/i_24> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000006/i_25> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000006/i_26> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000006/i_27> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000006/i_28> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000006/i_29> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000006/i_30> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000006/i_31> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000004/i_18> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000004/i_19> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000004/i_20> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000004/i_21> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000004/i_22> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000004/i_23> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000004/i_24> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000004/i_25> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000004/i_26> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000004/i_27> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000004/i_28> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000004/i_29> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000004/i_30> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_i000004/i_31> (without init value) has a constant value of 0 in block <Display_Controller>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Display_Controller, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 69
 Flip-Flops                                            : 69

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Display_Controller.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 225
#      GND                         : 2
#      INV                         : 7
#      LUT1                        : 41
#      LUT2                        : 36
#      LUT3                        : 2
#      LUT4                        : 19
#      LUT5                        : 9
#      LUT6                        : 6
#      MUXCY                       : 56
#      VCC                         : 2
#      XORCY                       : 45
# FlipFlops/Latches                : 69
#      FDC                         : 68
#      FDP                         : 1
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 12
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              69  out of  18224     0%  
 Number of Slice LUTs:                  120  out of   9112     1%  
    Number used as Logic:               120  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    131
   Number with an unused Flip Flop:      62  out of    131    47%  
   Number with an unused LUT:            11  out of    131     8%  
   Number of fully used LUT-FF pairs:    58  out of    131    44%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    232    10%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                | Load  |
-----------------------------------+--------------------------------------+-------+
_i000004/outClk                    | NONE(_i000003/present_state_FSM_FFd3)| 4     |
addr_step(addr/outD:O)             | NONE(*)(_i000005/address_0)          | 8     |
clock                              | BUFGP                                | 38    |
_i000006/outClk                    | BUFG                                 | 20    |
-----------------------------------+--------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.648ns (Maximum Frequency: 177.069MHz)
   Minimum input arrival time before clock: 3.754ns
   Maximum output required time after clock: 9.018ns
   Maximum combinational path delay: 8.704ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock '_i000004/outClk'
  Clock period: 1.474ns (frequency: 678.426MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.474ns (Levels of Logic = 0)
  Source:            _i000003/present_state_FSM_FFd4 (FF)
  Destination:       _i000003/present_state_FSM_FFd3 (FF)
  Source Clock:      _i000004/outClk rising
  Destination Clock: _i000004/outClk rising

  Data Path: _i000003/present_state_FSM_FFd4 to _i000003/present_state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              6   0.525   0.875  _i000003/present_state_FSM_FFd4 (_i000003/present_state_FSM_FFd4)
     FDC:D                     0.074          _i000003/present_state_FSM_FFd3
    ----------------------------------------
    Total                      1.474ns (0.599ns logic, 0.875ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'addr_step'
  Clock period: 2.217ns (frequency: 450.958MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               2.217ns (Levels of Logic = 9)
  Source:            _i000005/address_0 (FF)
  Destination:       _i000005/address_7 (FF)
  Source Clock:      addr_step rising
  Destination Clock: addr_step rising

  Data Path: _i000005/address_0 to _i000005/address_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.525   0.803  _i000005/address_0 (_i000005/address_0)
     INV:I->O              1   0.255   0.000  _i000005/Mcount_address_lut<0>_INV_0 (_i000005/Mcount_address_lut<0>)
     MUXCY:S->O            1   0.215   0.000  _i000005/Mcount_address_cy<0> (_i000005/Mcount_address_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  _i000005/Mcount_address_cy<1> (_i000005/Mcount_address_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _i000005/Mcount_address_cy<2> (_i000005/Mcount_address_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _i000005/Mcount_address_cy<3> (_i000005/Mcount_address_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _i000005/Mcount_address_cy<4> (_i000005/Mcount_address_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _i000005/Mcount_address_cy<5> (_i000005/Mcount_address_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  _i000005/Mcount_address_cy<6> (_i000005/Mcount_address_cy<6>)
     XORCY:CI->O           1   0.206   0.000  _i000005/Mcount_address_xor<7> (Result<7>)
     FDC:D                     0.074          _i000005/address_7
    ----------------------------------------
    Total                      2.217ns (1.414ns logic, 0.803ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 5.648ns (frequency: 177.070MHz)
  Total number of paths / destination ports: 11732 / 37
-------------------------------------------------------------------------
Delay:               5.648ns (Levels of Logic = 20)
  Source:            _i000006/i_0 (FF)
  Destination:       _i000006/i_16 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: _i000006/i_0 to _i000006/i_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.525   0.681  _i000006/i_0 (_i000006/i_0)
     INV:I->O              1   0.255   0.000  _i000006/Madd_i[31]_GND_11_o_add_1_OUT_lut<0>_INV_0 (_i000006/Madd_i[31]_GND_11_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  _i000006/Madd_i[31]_GND_11_o_add_1_OUT_cy<0> (_i000006/Madd_i[31]_GND_11_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  _i000006/Madd_i[31]_GND_11_o_add_1_OUT_cy<1> (_i000006/Madd_i[31]_GND_11_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _i000006/Madd_i[31]_GND_11_o_add_1_OUT_cy<2> (_i000006/Madd_i[31]_GND_11_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _i000006/Madd_i[31]_GND_11_o_add_1_OUT_cy<3> (_i000006/Madd_i[31]_GND_11_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _i000006/Madd_i[31]_GND_11_o_add_1_OUT_cy<4> (_i000006/Madd_i[31]_GND_11_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _i000006/Madd_i[31]_GND_11_o_add_1_OUT_cy<5> (_i000006/Madd_i[31]_GND_11_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _i000006/Madd_i[31]_GND_11_o_add_1_OUT_cy<6> (_i000006/Madd_i[31]_GND_11_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _i000006/Madd_i[31]_GND_11_o_add_1_OUT_cy<7> (_i000006/Madd_i[31]_GND_11_o_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  _i000006/Madd_i[31]_GND_11_o_add_1_OUT_cy<8> (_i000006/Madd_i[31]_GND_11_o_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  _i000006/Madd_i[31]_GND_11_o_add_1_OUT_cy<9> (_i000006/Madd_i[31]_GND_11_o_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  _i000006/Madd_i[31]_GND_11_o_add_1_OUT_cy<10> (_i000006/Madd_i[31]_GND_11_o_add_1_OUT_cy<10>)
     XORCY:CI->O           3   0.206   1.196  _i000006/Madd_i[31]_GND_11_o_add_1_OUT_xor<11> (_i000006/i[31]_GND_11_o_add_1_OUT<11>)
     LUT5:I0->O            1   0.254   0.000  _i000006/Mcompar_n0002_lut<1> (_i000006/Mcompar_n0002_lut<1>)
     MUXCY:S->O            1   0.215   0.000  _i000006/Mcompar_n0002_cy<1> (_i000006/Mcompar_n0002_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _i000006/Mcompar_n0002_cy<2> (_i000006/Mcompar_n0002_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _i000006/Mcompar_n0002_cy<3> (_i000006/Mcompar_n0002_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _i000006/Mcompar_n0002_cy<4> (_i000006/Mcompar_n0002_cy<4>)
     MUXCY:CI->O          18   0.235   1.235  _i000006/Mcompar_n0002_cy<5> (_i000006/Mcompar_n0002_cy<5>)
     LUT2:I1->O            1   0.254   0.000  _i000006/Mmux_i[31]_GND_11_o_mux_3_OUT11 (_i000006/i[31]_GND_11_o_mux_3_OUT<0>)
     FDC:D                     0.074          _i000006/i_0
    ----------------------------------------
    Total                      5.648ns (2.535ns logic, 3.112ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_i000006/outClk'
  Clock period: 1.324ns (frequency: 755.287MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               1.324ns (Levels of Logic = 0)
  Source:            wr/q8 (FF)
  Destination:       wr/q9 (FF)
  Source Clock:      _i000006/outClk rising
  Destination Clock: _i000006/outClk rising

  Data Path: wr/q8 to wr/q9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   0.725  wr/q8 (wr/q8)
     FDC:D                     0.074          wr/q9
    ----------------------------------------
    Total                      1.324ns (0.599ns logic, 0.725ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_i000004/outClk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.754ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       _i000003/present_state_FSM_FFd3 (FF)
  Destination Clock: _i000004/outClk rising

  Data Path: reset to _i000003/present_state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   1.967  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.459          _i000003/present_state_FSM_FFd3
    ----------------------------------------
    Total                      3.754ns (1.787ns logic, 1.967ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'addr_step'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.754ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       _i000005/address_0 (FF)
  Destination Clock: addr_step rising

  Data Path: reset to _i000005/address_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   1.967  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.459          _i000005/address_0
    ----------------------------------------
    Total                      3.754ns (1.787ns logic, 1.967ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 45 / 45
-------------------------------------------------------------------------
Offset:              3.754ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       _i000004/i_17 (FF)
  Destination Clock: clock rising

  Data Path: reset to _i000004/i_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   1.967  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.459          _i000004/i_0
    ----------------------------------------
    Total                      3.754ns (1.787ns logic, 1.967ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_i000006/outClk'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              3.754ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       wr/q9 (FF)
  Destination Clock: _i000006/outClk rising

  Data Path: reset to wr/q9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   1.967  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.459          wr/q0
    ----------------------------------------
    Total                      3.754ns (1.787ns logic, 1.967ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_i000004/outClk'
  Total number of paths / destination ports: 116 / 11
-------------------------------------------------------------------------
Offset:              8.004ns (Levels of Logic = 4)
  Source:            _i000003/present_state_FSM_FFd3 (FF)
  Destination:       a (PAD)
  Source Clock:      _i000004/outClk rising

  Data Path: _i000003/present_state_FSM_FFd3 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.525   1.152  _i000003/present_state_FSM_FFd3 (_i000003/present_state_FSM_FFd3)
     LUT4:I0->O            1   0.254   0.790  ad_mux/Mmux_Q<0>2 (ad_mux/Mmux_Q<0>1)
     LUT6:I4->O            7   0.250   1.186  ad_mux/Mmux_Q<0>3 (hex<0>)
     LUT4:I0->O            1   0.254   0.681  _i000001/Mram__n002441 (e_OBUF)
     OBUF:I->O                 2.912          e_OBUF (e)
    ----------------------------------------
    Total                      8.004ns (4.195ns logic, 3.809ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              9.018ns (Levels of Logic = 5)
  Source:            ram1/ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       a (PAD)
  Source Clock:      clock rising

  Data Path: ram1/ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO8    1   1.800   0.910  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<4>)
     end scope: 'ram1/ram1:douta<4>'
     LUT4:I1->O            1   0.235   0.790  ad_mux/Mmux_Q<0>2 (ad_mux/Mmux_Q<0>1)
     LUT6:I4->O            7   0.250   1.186  ad_mux/Mmux_Q<0>3 (hex<0>)
     LUT4:I0->O            1   0.254   0.681  _i000001/Mram__n002441 (e_OBUF)
     OBUF:I->O                 2.912          e_OBUF (e)
    ----------------------------------------
    Total                      9.018ns (5.451ns logic, 3.567ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'addr_step'
  Total number of paths / destination ports: 56 / 7
-------------------------------------------------------------------------
Offset:              7.656ns (Levels of Logic = 4)
  Source:            _i000005/address_4 (FF)
  Destination:       a (PAD)
  Source Clock:      addr_step rising

  Data Path: _i000005/address_4 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.525   0.912  _i000005/address_4 (_i000005/address_4)
     LUT4:I2->O            1   0.250   0.682  ad_mux/Mmux_Q<0>1 (ad_mux/Mmux_Q<0>)
     LUT6:I5->O            7   0.254   1.186  ad_mux/Mmux_Q<0>3 (hex<0>)
     LUT4:I0->O            1   0.254   0.681  _i000001/Mram__n002441 (e_OBUF)
     OBUF:I->O                 2.912          e_OBUF (e)
    ----------------------------------------
    Total                      7.656ns (4.195ns logic, 3.461ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 56 / 7
-------------------------------------------------------------------------
Delay:               8.704ns (Levels of Logic = 5)
  Source:            sel (PAD)
  Destination:       a (PAD)

  Data Path: sel to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   1.172  sel_IBUF (sel_IBUF)
     LUT4:I1->O            1   0.235   0.682  ad_mux/Mmux_Q<0>1 (ad_mux/Mmux_Q<0>)
     LUT6:I5->O            7   0.254   1.186  ad_mux/Mmux_Q<0>3 (hex<0>)
     LUT4:I0->O            1   0.254   0.681  _i000001/Mram__n002441 (e_OBUF)
     OBUF:I->O                 2.912          e_OBUF (e)
    ----------------------------------------
    Total                      8.704ns (4.983ns logic, 3.721ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock _i000004/outClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
_i000004/outClk|    1.474|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock _i000006/outClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
_i000006/outClk|    1.324|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock addr_step
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
addr_step      |    2.217|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
_i000006/outClk|    4.004|         |         |         |
addr_step      |    1.728|         |         |         |
clock          |    5.648|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.87 secs
 
--> 

Total memory usage is 283120 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   44 (   0 filtered)
Number of infos    :    2 (   0 filtered)

