$date
	Wed Jul 30 13:16:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module adder_tb $end
$var wire 1 ! cout $end
$var wire 1 " y $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 ! cout $end
$var wire 1 " y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1"
1$
#20
0$
1"
1#
#30
0"
1$
#40
1%
0$
1"
0#
#50
0"
1$
#60
0$
0"
1#
#70
1"
1$
#80
