// You are given a module my_dff with two inputs and one output (that implements a D flip-flop). Instantiate three of them, then chain them together to make a shift register of length 3. The clk port needs to be connected to all instances.

// The module provided to you is: module my_dff ( input clk, input d, output q );



module top_module ( input clk, input d, output q );
    wire d1,d2;
    my_dff mn(clk,d,d1);
    my_dff mn9(clk,d1,d2);
    my_dff mn7(clk,d2,q);
endmodule
