// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _k2c_dense_HH_
#define _k2c_dense_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "k2c_dot_3.h"
#include "k2c_affine_matmul.h"
#include "sample0_fadd_32nscud.h"
#include "sample0_fdiv_32nsrcU.h"
#include "sample0_fexp_32nssc4.h"
#include "sample0_mul_64s_6bkb.h"

namespace ap_rtl {

struct k2c_dense : public sc_module {
    // Port declarations 45
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<14> > output_array_address0;
    sc_out< sc_logic > output_array_ce0;
    sc_out< sc_logic > output_array_we0;
    sc_out< sc_lv<32> > output_array_d0;
    sc_in< sc_lv<32> > output_array_q0;
    sc_out< sc_lv<14> > output_array_address1;
    sc_out< sc_logic > output_array_ce1;
    sc_out< sc_logic > output_array_we1;
    sc_out< sc_lv<32> > output_array_d1;
    sc_in< sc_lv<32> > output_array_q1;
    sc_in< sc_lv<64> > output_numel_read;
    sc_out< sc_lv<14> > input_array_address0;
    sc_out< sc_logic > input_array_ce0;
    sc_in< sc_lv<32> > input_array_q0;
    sc_in< sc_lv<64> > input_ndim_read;
    sc_in< sc_lv<64> > input_numel_read;
    sc_out< sc_lv<3> > input_shape_address0;
    sc_out< sc_logic > input_shape_ce0;
    sc_in< sc_lv<64> > input_shape_q0;
    sc_out< sc_lv<14> > kernel_array_address0;
    sc_out< sc_logic > kernel_array_ce0;
    sc_in< sc_lv<32> > kernel_array_q0;
    sc_in< sc_lv<64> > kernel_ndim_read;
    sc_in< sc_lv<64> > kernel_numel_read;
    sc_out< sc_lv<3> > kernel_shape_address0;
    sc_out< sc_logic > kernel_shape_ce0;
    sc_in< sc_lv<64> > kernel_shape_q0;
    sc_out< sc_lv<14> > bias_array_address0;
    sc_out< sc_logic > bias_array_ce0;
    sc_in< sc_lv<32> > bias_array_q0;
    sc_in< sc_lv<64> > bias_numel_read;
    sc_out< sc_lv<5> > fwork_address0;
    sc_out< sc_logic > fwork_ce0;
    sc_out< sc_logic > fwork_we0;
    sc_out< sc_lv<32> > fwork_d0;
    sc_in< sc_lv<32> > fwork_q0;
    sc_out< sc_lv<5> > fwork_address1;
    sc_out< sc_logic > fwork_ce1;
    sc_in< sc_lv<32> > fwork_q1;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<32> > ap_var_for_const1;


    // Module declarations
    k2c_dense(sc_module_name name);
    SC_HAS_PROCESS(k2c_dense);

    ~k2c_dense();

    sc_trace_file* mVcdFile;

    k2c_dot_3* grp_k2c_dot_3_fu_236;
    k2c_affine_matmul* grp_k2c_affine_matmul_fu_261;
    sample0_fadd_32nscud<1,9,32,32,32>* sample0_fadd_32nscud_U193;
    sample0_fdiv_32nsrcU<1,30,32,32,32>* sample0_fdiv_32nsrcU_U194;
    sample0_fexp_32nssc4<1,18,32,32,32>* sample0_fexp_32nssc4_U195;
    sample0_mul_64s_6bkb<1,6,64,64,64>* sample0_mul_64s_6bkb_U196;
    sc_signal< sc_lv<27> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<14> > i3_reg_214;
    sc_signal< sc_lv<14> > i1_reg_225;
    sc_signal< sc_lv<32> > grp_fu_277_p2;
    sc_signal< sc_lv<32> > reg_292;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state31_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state33_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state35_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state36_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state37_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state38_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state39_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state40_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state41_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state42_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state43_pp0_stage0_iter26;
    sc_signal< bool > ap_block_state44_pp0_stage0_iter27;
    sc_signal< bool > ap_block_state45_pp0_stage0_iter28;
    sc_signal< bool > ap_block_state46_pp0_stage0_iter29;
    sc_signal< bool > ap_block_state47_pp0_stage0_iter30;
    sc_signal< bool > ap_block_state48_pp0_stage0_iter31;
    sc_signal< bool > ap_block_state49_pp0_stage0_iter32;
    sc_signal< bool > ap_block_state50_pp0_stage0_iter33;
    sc_signal< bool > ap_block_state51_pp0_stage0_iter34;
    sc_signal< bool > ap_block_state52_pp0_stage0_iter35;
    sc_signal< bool > ap_block_state53_pp0_stage0_iter36;
    sc_signal< bool > ap_block_state54_pp0_stage0_iter37;
    sc_signal< bool > ap_block_state55_pp0_stage0_iter38;
    sc_signal< bool > ap_block_state56_pp0_stage0_iter39;
    sc_signal< bool > ap_block_state57_pp0_stage0_iter40;
    sc_signal< bool > ap_block_state58_pp0_stage0_iter41;
    sc_signal< bool > ap_block_state59_pp0_stage0_iter42;
    sc_signal< bool > ap_block_state60_pp0_stage0_iter43;
    sc_signal< bool > ap_block_state61_pp0_stage0_iter44;
    sc_signal< bool > ap_block_state62_pp0_stage0_iter45;
    sc_signal< bool > ap_block_state63_pp0_stage0_iter46;
    sc_signal< bool > ap_block_state64_pp0_stage0_iter47;
    sc_signal< bool > ap_block_state65_pp0_stage0_iter48;
    sc_signal< bool > ap_block_state66_pp0_stage0_iter49;
    sc_signal< bool > ap_block_state67_pp0_stage0_iter50;
    sc_signal< bool > ap_block_state68_pp0_stage0_iter51;
    sc_signal< bool > ap_block_state69_pp0_stage0_iter52;
    sc_signal< bool > ap_block_state70_pp0_stage0_iter53;
    sc_signal< bool > ap_block_state71_pp0_stage0_iter54;
    sc_signal< bool > ap_block_state72_pp0_stage0_iter55;
    sc_signal< bool > ap_block_state73_pp0_stage0_iter56;
    sc_signal< bool > ap_block_state74_pp0_stage0_iter57;
    sc_signal< bool > ap_block_state75_pp0_stage0_iter58;
    sc_signal< bool > ap_block_state76_pp0_stage0_iter59;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< bool > ap_block_state85_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state86_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state87_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state88_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state89_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state90_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state91_pp1_stage0_iter6;
    sc_signal< bool > ap_block_state92_pp1_stage0_iter7;
    sc_signal< bool > ap_block_state93_pp1_stage0_iter8;
    sc_signal< bool > ap_block_state94_pp1_stage0_iter9;
    sc_signal< bool > ap_block_state95_pp1_stage0_iter10;
    sc_signal< bool > ap_block_state96_pp1_stage0_iter11;
    sc_signal< bool > ap_block_state97_pp1_stage0_iter12;
    sc_signal< bool > ap_block_state98_pp1_stage0_iter13;
    sc_signal< bool > ap_block_state99_pp1_stage0_iter14;
    sc_signal< bool > ap_block_state100_pp1_stage0_iter15;
    sc_signal< bool > ap_block_state101_pp1_stage0_iter16;
    sc_signal< bool > ap_block_state102_pp1_stage0_iter17;
    sc_signal< bool > ap_block_state103_pp1_stage0_iter18;
    sc_signal< bool > ap_block_state104_pp1_stage0_iter19;
    sc_signal< bool > ap_block_state105_pp1_stage0_iter20;
    sc_signal< bool > ap_block_state106_pp1_stage0_iter21;
    sc_signal< bool > ap_block_state107_pp1_stage0_iter22;
    sc_signal< bool > ap_block_state108_pp1_stage0_iter23;
    sc_signal< bool > ap_block_state109_pp1_stage0_iter24;
    sc_signal< bool > ap_block_state110_pp1_stage0_iter25;
    sc_signal< bool > ap_block_state111_pp1_stage0_iter26;
    sc_signal< bool > ap_block_state112_pp1_stage0_iter27;
    sc_signal< bool > ap_block_state113_pp1_stage0_iter28;
    sc_signal< bool > ap_block_state114_pp1_stage0_iter29;
    sc_signal< bool > ap_block_state115_pp1_stage0_iter30;
    sc_signal< bool > ap_block_state116_pp1_stage0_iter31;
    sc_signal< bool > ap_block_state117_pp1_stage0_iter32;
    sc_signal< bool > ap_block_state118_pp1_stage0_iter33;
    sc_signal< bool > ap_block_state119_pp1_stage0_iter34;
    sc_signal< bool > ap_block_state120_pp1_stage0_iter35;
    sc_signal< bool > ap_block_state121_pp1_stage0_iter36;
    sc_signal< bool > ap_block_state122_pp1_stage0_iter37;
    sc_signal< bool > ap_block_state123_pp1_stage0_iter38;
    sc_signal< bool > ap_block_state124_pp1_stage0_iter39;
    sc_signal< bool > ap_block_state125_pp1_stage0_iter40;
    sc_signal< bool > ap_block_state126_pp1_stage0_iter41;
    sc_signal< bool > ap_block_state127_pp1_stage0_iter42;
    sc_signal< bool > ap_block_state128_pp1_stage0_iter43;
    sc_signal< bool > ap_block_state129_pp1_stage0_iter44;
    sc_signal< bool > ap_block_state130_pp1_stage0_iter45;
    sc_signal< bool > ap_block_state131_pp1_stage0_iter46;
    sc_signal< bool > ap_block_state132_pp1_stage0_iter47;
    sc_signal< bool > ap_block_state133_pp1_stage0_iter48;
    sc_signal< bool > ap_block_state134_pp1_stage0_iter49;
    sc_signal< bool > ap_block_state135_pp1_stage0_iter50;
    sc_signal< bool > ap_block_state136_pp1_stage0_iter51;
    sc_signal< bool > ap_block_state137_pp1_stage0_iter52;
    sc_signal< bool > ap_block_state138_pp1_stage0_iter53;
    sc_signal< bool > ap_block_state139_pp1_stage0_iter54;
    sc_signal< bool > ap_block_state140_pp1_stage0_iter55;
    sc_signal< bool > ap_block_state141_pp1_stage0_iter56;
    sc_signal< bool > ap_block_state142_pp1_stage0_iter57;
    sc_signal< bool > ap_block_state143_pp1_stage0_iter58;
    sc_signal< bool > ap_block_state144_pp1_stage0_iter59;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter28;
    sc_signal< sc_lv<1> > exitcond8_reg_542;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter27_reg;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter28;
    sc_signal< sc_lv<1> > exitcond_reg_594;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter27_reg;
    sc_signal< sc_lv<32> > grp_fu_287_p2;
    sc_signal< sc_lv<32> > reg_298;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter18_reg;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter19;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter18_reg;
    sc_signal< sc_lv<32> > grp_fu_282_p2;
    sc_signal< sc_lv<32> > reg_303;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter58;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter57_reg;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter58;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter57_reg;
    sc_signal< sc_lv<1> > tmp_fu_309_p2;
    sc_signal< sc_lv<64> > tmp_29_fu_315_p2;
    sc_signal< sc_lv<64> > tmp_29_reg_485;
    sc_signal< sc_lv<1> > icmp_fu_332_p2;
    sc_signal< sc_lv<1> > icmp_reg_490;
    sc_signal< sc_lv<1> > tmp_i_fu_338_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<64> > j_fu_352_p2;
    sc_signal< sc_lv<64> > j_reg_512;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > exitcond_i_fu_347_p2;
    sc_signal< sc_lv<14> > output_array_addr_5_reg_522;
    sc_signal< sc_lv<64> > i_71_fu_373_p2;
    sc_signal< sc_lv<32> > bias_array_load_reg_532;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<32> > output_array_load_5_reg_537;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > exitcond8_fu_383_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter2_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter3_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter4_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter5_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter6_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter7_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter8_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter9_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter10_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter11_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter12_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter13_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter14_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter15_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter16_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter17_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter19_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter20_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter21_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter22_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter23_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter24_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter25_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter26_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter28_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter29_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter30_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter31_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter32_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter33_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter34_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter35_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter36_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter37_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter38_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter39_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter40_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter41_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter42_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter43_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter44_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter45_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter46_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter47_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter48_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter49_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter50_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter51_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter52_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter53_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter54_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter55_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter56_reg;
    sc_signal< sc_lv<1> > exitcond8_reg_542_pp0_iter58_reg;
    sc_signal< sc_lv<14> > i_fu_388_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<14> > output_array_addr_reg_551;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter1_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter2_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter3_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter4_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter5_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter6_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter7_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter8_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter9_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter10_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter11_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter12_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter13_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter14_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter15_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter16_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter17_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter18_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter19_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter20_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter21_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter22_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter23_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter24_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter25_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter26_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter27_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter28_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter29_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter30_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter31_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter32_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter33_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter34_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter35_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter36_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter37_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter38_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter39_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter40_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter41_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter42_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter43_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter44_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter45_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter46_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter47_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter48_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter49_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter50_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter51_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter52_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter53_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter54_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter55_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter56_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter57_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_551_pp0_iter58_reg;
    sc_signal< sc_lv<32> > tmp_37_neg_fu_398_p2;
    sc_signal< sc_lv<32> > tmp_37_neg_reg_557;
    sc_signal< sc_lv<32> > tmp_35_fu_404_p1;
    sc_signal< sc_lv<64> > outrows1_fu_408_p3;
    sc_signal< sc_lv<64> > outrows1_reg_567;
    sc_signal< sc_logic > ap_CS_fsm_state78;
    sc_signal< sc_lv<64> > outcols_reg_573;
    sc_signal< sc_lv<64> > innerdim_reg_584;
    sc_signal< sc_logic > ap_CS_fsm_state79;
    sc_signal< sc_lv<64> > grp_fu_415_p2;
    sc_signal< sc_lv<64> > tmp_31_reg_589;
    sc_signal< sc_logic > ap_CS_fsm_state84;
    sc_signal< sc_lv<1> > exitcond_fu_424_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter3_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter4_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter5_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter6_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter7_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter8_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter9_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter10_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter11_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter12_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter13_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter14_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter15_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter16_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter17_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter19_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter20_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter21_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter22_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter23_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter24_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter25_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter26_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter28_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter29_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter30_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter31_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter32_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter33_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter34_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter35_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter36_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter37_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter38_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter39_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter40_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter41_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter42_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter43_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter44_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter45_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter46_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter47_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter48_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter49_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter50_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter51_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter52_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter53_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter54_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter55_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter56_reg;
    sc_signal< sc_lv<1> > exitcond_reg_594_pp1_iter58_reg;
    sc_signal< sc_lv<14> > i_70_fu_429_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter1_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter2_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter3_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter4_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter5_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter6_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter7_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter8_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter9_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter10_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter11_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter12_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter13_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter14_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter15_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter16_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter17_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter18_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter19_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter20_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter21_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter22_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter23_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter24_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter25_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter26_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter27_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter28_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter29_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter30_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter31_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter32_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter33_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter34_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter35_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter36_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter37_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter38_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter39_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter40_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter41_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter42_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter43_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter44_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter45_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter46_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter47_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter48_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter49_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter50_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter51_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter52_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter53_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter54_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter55_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter56_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter57_reg;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_603_pp1_iter58_reg;
    sc_signal< sc_lv<32> > tmp_42_neg_fu_439_p2;
    sc_signal< sc_lv<32> > tmp_42_neg_reg_609;
    sc_signal< sc_lv<32> > tmp_32_fu_445_p1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter31;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter32;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter33;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter34;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter35;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter36;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter37;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter38;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter39;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter40;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter41;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter42;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter43;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter44;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter45;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter46;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter47;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter48;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter49;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter50;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter51;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter52;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter53;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter54;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter55;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter56;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter57;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter59;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state85;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter31;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter32;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter33;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter34;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter35;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter36;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter37;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter38;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter39;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter40;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter41;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter42;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter43;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter44;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter45;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter46;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter47;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter48;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter49;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter50;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter51;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter52;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter53;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter54;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter55;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter56;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter57;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter59;
    sc_signal< sc_logic > grp_k2c_dot_3_fu_236_ap_start;
    sc_signal< sc_logic > grp_k2c_dot_3_fu_236_ap_done;
    sc_signal< sc_logic > grp_k2c_dot_3_fu_236_ap_idle;
    sc_signal< sc_logic > grp_k2c_dot_3_fu_236_ap_ready;
    sc_signal< sc_lv<14> > grp_k2c_dot_3_fu_236_C_array_address0;
    sc_signal< sc_logic > grp_k2c_dot_3_fu_236_C_array_ce0;
    sc_signal< sc_logic > grp_k2c_dot_3_fu_236_C_array_we0;
    sc_signal< sc_lv<32> > grp_k2c_dot_3_fu_236_C_array_d0;
    sc_signal< sc_lv<14> > grp_k2c_dot_3_fu_236_A_array_address0;
    sc_signal< sc_logic > grp_k2c_dot_3_fu_236_A_array_ce0;
    sc_signal< sc_lv<3> > grp_k2c_dot_3_fu_236_A_shape_address0;
    sc_signal< sc_logic > grp_k2c_dot_3_fu_236_A_shape_ce0;
    sc_signal< sc_lv<14> > grp_k2c_dot_3_fu_236_B_array_address0;
    sc_signal< sc_logic > grp_k2c_dot_3_fu_236_B_array_ce0;
    sc_signal< sc_lv<3> > grp_k2c_dot_3_fu_236_B_shape_address0;
    sc_signal< sc_logic > grp_k2c_dot_3_fu_236_B_shape_ce0;
    sc_signal< sc_lv<5> > grp_k2c_dot_3_fu_236_fwork_address0;
    sc_signal< sc_logic > grp_k2c_dot_3_fu_236_fwork_ce0;
    sc_signal< sc_logic > grp_k2c_dot_3_fu_236_fwork_we0;
    sc_signal< sc_lv<32> > grp_k2c_dot_3_fu_236_fwork_d0;
    sc_signal< sc_lv<5> > grp_k2c_dot_3_fu_236_fwork_address1;
    sc_signal< sc_logic > grp_k2c_dot_3_fu_236_fwork_ce1;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_261_ap_start;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_261_ap_done;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_261_ap_idle;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_261_ap_ready;
    sc_signal< sc_lv<14> > grp_k2c_affine_matmul_fu_261_C_address0;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_261_C_ce0;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_261_C_we0;
    sc_signal< sc_lv<32> > grp_k2c_affine_matmul_fu_261_C_d0;
    sc_signal< sc_lv<14> > grp_k2c_affine_matmul_fu_261_A_address0;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_261_A_ce0;
    sc_signal< sc_lv<14> > grp_k2c_affine_matmul_fu_261_B_address0;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_261_B_ce0;
    sc_signal< sc_lv<14> > grp_k2c_affine_matmul_fu_261_d_address0;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_261_d_ce0;
    sc_signal< sc_lv<64> > i_i_reg_190;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<64> > j_i_reg_202;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > grp_k2c_dot_3_fu_236_ap_start_reg;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_261_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state80;
    sc_signal< sc_lv<64> > tmp_i_cast_fu_368_p1;
    sc_signal< sc_lv<64> > i3_cast_fu_378_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > i1_cast_fu_419_p1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<32> > grp_fu_277_p0;
    sc_signal< sc_lv<32> > grp_fu_277_p1;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<32> > grp_fu_287_p1;
    sc_signal< sc_lv<63> > tmp_80_fu_322_p4;
    sc_signal< sc_lv<15> > tmp_82_fu_358_p1;
    sc_signal< sc_lv<15> > tmp_81_fu_343_p1;
    sc_signal< sc_lv<15> > tmp_i_50_fu_362_p2;
    sc_signal< sc_lv<32> > tmp_37_to_int_fu_394_p1;
    sc_signal< sc_lv<32> > tmp_42_to_int_fu_435_p1;
    sc_signal< sc_logic > grp_fu_415_ce;
    sc_signal< sc_logic > ap_CS_fsm_state81;
    sc_signal< sc_logic > ap_CS_fsm_state82;
    sc_signal< sc_logic > ap_CS_fsm_state83;
    sc_signal< sc_logic > ap_CS_fsm_state145;
    sc_signal< sc_lv<27> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<27> ap_ST_fsm_state1;
    static const sc_lv<27> ap_ST_fsm_state2;
    static const sc_lv<27> ap_ST_fsm_state3;
    static const sc_lv<27> ap_ST_fsm_state4;
    static const sc_lv<27> ap_ST_fsm_state5;
    static const sc_lv<27> ap_ST_fsm_state6;
    static const sc_lv<27> ap_ST_fsm_state7;
    static const sc_lv<27> ap_ST_fsm_state8;
    static const sc_lv<27> ap_ST_fsm_state9;
    static const sc_lv<27> ap_ST_fsm_state10;
    static const sc_lv<27> ap_ST_fsm_state11;
    static const sc_lv<27> ap_ST_fsm_state12;
    static const sc_lv<27> ap_ST_fsm_state13;
    static const sc_lv<27> ap_ST_fsm_state14;
    static const sc_lv<27> ap_ST_fsm_state15;
    static const sc_lv<27> ap_ST_fsm_state16;
    static const sc_lv<27> ap_ST_fsm_pp0_stage0;
    static const sc_lv<27> ap_ST_fsm_state77;
    static const sc_lv<27> ap_ST_fsm_state78;
    static const sc_lv<27> ap_ST_fsm_state79;
    static const sc_lv<27> ap_ST_fsm_state80;
    static const sc_lv<27> ap_ST_fsm_state81;
    static const sc_lv<27> ap_ST_fsm_state82;
    static const sc_lv<27> ap_ST_fsm_state83;
    static const sc_lv<27> ap_ST_fsm_state84;
    static const sc_lv<27> ap_ST_fsm_pp1_stage0;
    static const sc_lv<27> ap_ST_fsm_state145;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_E;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<32> ap_const_lv32_3F800000;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_FFFFFFFFFFFFFFFF;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<32> ap_const_lv32_80000000;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1A;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state145();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state78();
    void thread_ap_CS_fsm_state79();
    void thread_ap_CS_fsm_state80();
    void thread_ap_CS_fsm_state81();
    void thread_ap_CS_fsm_state82();
    void thread_ap_CS_fsm_state83();
    void thread_ap_CS_fsm_state84();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state100_pp1_stage0_iter15();
    void thread_ap_block_state101_pp1_stage0_iter16();
    void thread_ap_block_state102_pp1_stage0_iter17();
    void thread_ap_block_state103_pp1_stage0_iter18();
    void thread_ap_block_state104_pp1_stage0_iter19();
    void thread_ap_block_state105_pp1_stage0_iter20();
    void thread_ap_block_state106_pp1_stage0_iter21();
    void thread_ap_block_state107_pp1_stage0_iter22();
    void thread_ap_block_state108_pp1_stage0_iter23();
    void thread_ap_block_state109_pp1_stage0_iter24();
    void thread_ap_block_state110_pp1_stage0_iter25();
    void thread_ap_block_state111_pp1_stage0_iter26();
    void thread_ap_block_state112_pp1_stage0_iter27();
    void thread_ap_block_state113_pp1_stage0_iter28();
    void thread_ap_block_state114_pp1_stage0_iter29();
    void thread_ap_block_state115_pp1_stage0_iter30();
    void thread_ap_block_state116_pp1_stage0_iter31();
    void thread_ap_block_state117_pp1_stage0_iter32();
    void thread_ap_block_state118_pp1_stage0_iter33();
    void thread_ap_block_state119_pp1_stage0_iter34();
    void thread_ap_block_state120_pp1_stage0_iter35();
    void thread_ap_block_state121_pp1_stage0_iter36();
    void thread_ap_block_state122_pp1_stage0_iter37();
    void thread_ap_block_state123_pp1_stage0_iter38();
    void thread_ap_block_state124_pp1_stage0_iter39();
    void thread_ap_block_state125_pp1_stage0_iter40();
    void thread_ap_block_state126_pp1_stage0_iter41();
    void thread_ap_block_state127_pp1_stage0_iter42();
    void thread_ap_block_state128_pp1_stage0_iter43();
    void thread_ap_block_state129_pp1_stage0_iter44();
    void thread_ap_block_state130_pp1_stage0_iter45();
    void thread_ap_block_state131_pp1_stage0_iter46();
    void thread_ap_block_state132_pp1_stage0_iter47();
    void thread_ap_block_state133_pp1_stage0_iter48();
    void thread_ap_block_state134_pp1_stage0_iter49();
    void thread_ap_block_state135_pp1_stage0_iter50();
    void thread_ap_block_state136_pp1_stage0_iter51();
    void thread_ap_block_state137_pp1_stage0_iter52();
    void thread_ap_block_state138_pp1_stage0_iter53();
    void thread_ap_block_state139_pp1_stage0_iter54();
    void thread_ap_block_state140_pp1_stage0_iter55();
    void thread_ap_block_state141_pp1_stage0_iter56();
    void thread_ap_block_state142_pp1_stage0_iter57();
    void thread_ap_block_state143_pp1_stage0_iter58();
    void thread_ap_block_state144_pp1_stage0_iter59();
    void thread_ap_block_state17_pp0_stage0_iter0();
    void thread_ap_block_state18_pp0_stage0_iter1();
    void thread_ap_block_state19_pp0_stage0_iter2();
    void thread_ap_block_state20_pp0_stage0_iter3();
    void thread_ap_block_state21_pp0_stage0_iter4();
    void thread_ap_block_state22_pp0_stage0_iter5();
    void thread_ap_block_state23_pp0_stage0_iter6();
    void thread_ap_block_state24_pp0_stage0_iter7();
    void thread_ap_block_state25_pp0_stage0_iter8();
    void thread_ap_block_state26_pp0_stage0_iter9();
    void thread_ap_block_state27_pp0_stage0_iter10();
    void thread_ap_block_state28_pp0_stage0_iter11();
    void thread_ap_block_state29_pp0_stage0_iter12();
    void thread_ap_block_state30_pp0_stage0_iter13();
    void thread_ap_block_state31_pp0_stage0_iter14();
    void thread_ap_block_state32_pp0_stage0_iter15();
    void thread_ap_block_state33_pp0_stage0_iter16();
    void thread_ap_block_state34_pp0_stage0_iter17();
    void thread_ap_block_state35_pp0_stage0_iter18();
    void thread_ap_block_state36_pp0_stage0_iter19();
    void thread_ap_block_state37_pp0_stage0_iter20();
    void thread_ap_block_state38_pp0_stage0_iter21();
    void thread_ap_block_state39_pp0_stage0_iter22();
    void thread_ap_block_state40_pp0_stage0_iter23();
    void thread_ap_block_state41_pp0_stage0_iter24();
    void thread_ap_block_state42_pp0_stage0_iter25();
    void thread_ap_block_state43_pp0_stage0_iter26();
    void thread_ap_block_state44_pp0_stage0_iter27();
    void thread_ap_block_state45_pp0_stage0_iter28();
    void thread_ap_block_state46_pp0_stage0_iter29();
    void thread_ap_block_state47_pp0_stage0_iter30();
    void thread_ap_block_state48_pp0_stage0_iter31();
    void thread_ap_block_state49_pp0_stage0_iter32();
    void thread_ap_block_state50_pp0_stage0_iter33();
    void thread_ap_block_state51_pp0_stage0_iter34();
    void thread_ap_block_state52_pp0_stage0_iter35();
    void thread_ap_block_state53_pp0_stage0_iter36();
    void thread_ap_block_state54_pp0_stage0_iter37();
    void thread_ap_block_state55_pp0_stage0_iter38();
    void thread_ap_block_state56_pp0_stage0_iter39();
    void thread_ap_block_state57_pp0_stage0_iter40();
    void thread_ap_block_state58_pp0_stage0_iter41();
    void thread_ap_block_state59_pp0_stage0_iter42();
    void thread_ap_block_state60_pp0_stage0_iter43();
    void thread_ap_block_state61_pp0_stage0_iter44();
    void thread_ap_block_state62_pp0_stage0_iter45();
    void thread_ap_block_state63_pp0_stage0_iter46();
    void thread_ap_block_state64_pp0_stage0_iter47();
    void thread_ap_block_state65_pp0_stage0_iter48();
    void thread_ap_block_state66_pp0_stage0_iter49();
    void thread_ap_block_state67_pp0_stage0_iter50();
    void thread_ap_block_state68_pp0_stage0_iter51();
    void thread_ap_block_state69_pp0_stage0_iter52();
    void thread_ap_block_state70_pp0_stage0_iter53();
    void thread_ap_block_state71_pp0_stage0_iter54();
    void thread_ap_block_state72_pp0_stage0_iter55();
    void thread_ap_block_state73_pp0_stage0_iter56();
    void thread_ap_block_state74_pp0_stage0_iter57();
    void thread_ap_block_state75_pp0_stage0_iter58();
    void thread_ap_block_state76_pp0_stage0_iter59();
    void thread_ap_block_state85_pp1_stage0_iter0();
    void thread_ap_block_state86_pp1_stage0_iter1();
    void thread_ap_block_state87_pp1_stage0_iter2();
    void thread_ap_block_state88_pp1_stage0_iter3();
    void thread_ap_block_state89_pp1_stage0_iter4();
    void thread_ap_block_state90_pp1_stage0_iter5();
    void thread_ap_block_state91_pp1_stage0_iter6();
    void thread_ap_block_state92_pp1_stage0_iter7();
    void thread_ap_block_state93_pp1_stage0_iter8();
    void thread_ap_block_state94_pp1_stage0_iter9();
    void thread_ap_block_state95_pp1_stage0_iter10();
    void thread_ap_block_state96_pp1_stage0_iter11();
    void thread_ap_block_state97_pp1_stage0_iter12();
    void thread_ap_block_state98_pp1_stage0_iter13();
    void thread_ap_block_state99_pp1_stage0_iter14();
    void thread_ap_condition_pp0_exit_iter0_state17();
    void thread_ap_condition_pp1_exit_iter0_state85();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_ready();
    void thread_bias_array_address0();
    void thread_bias_array_ce0();
    void thread_exitcond8_fu_383_p2();
    void thread_exitcond_fu_424_p2();
    void thread_exitcond_i_fu_347_p2();
    void thread_fwork_address0();
    void thread_fwork_address1();
    void thread_fwork_ce0();
    void thread_fwork_ce1();
    void thread_fwork_d0();
    void thread_fwork_we0();
    void thread_grp_fu_277_p0();
    void thread_grp_fu_277_p1();
    void thread_grp_fu_287_p1();
    void thread_grp_fu_415_ce();
    void thread_grp_k2c_affine_matmul_fu_261_ap_start();
    void thread_grp_k2c_dot_3_fu_236_ap_start();
    void thread_i1_cast_fu_419_p1();
    void thread_i3_cast_fu_378_p1();
    void thread_i_70_fu_429_p2();
    void thread_i_71_fu_373_p2();
    void thread_i_fu_388_p2();
    void thread_icmp_fu_332_p2();
    void thread_input_array_address0();
    void thread_input_array_ce0();
    void thread_input_shape_address0();
    void thread_input_shape_ce0();
    void thread_j_fu_352_p2();
    void thread_kernel_array_address0();
    void thread_kernel_array_ce0();
    void thread_kernel_shape_address0();
    void thread_kernel_shape_ce0();
    void thread_output_array_address0();
    void thread_output_array_address1();
    void thread_output_array_ce0();
    void thread_output_array_ce1();
    void thread_output_array_d0();
    void thread_output_array_d1();
    void thread_output_array_we0();
    void thread_output_array_we1();
    void thread_outrows1_fu_408_p3();
    void thread_tmp_29_fu_315_p2();
    void thread_tmp_32_fu_445_p1();
    void thread_tmp_35_fu_404_p1();
    void thread_tmp_37_neg_fu_398_p2();
    void thread_tmp_37_to_int_fu_394_p1();
    void thread_tmp_42_neg_fu_439_p2();
    void thread_tmp_42_to_int_fu_435_p1();
    void thread_tmp_80_fu_322_p4();
    void thread_tmp_81_fu_343_p1();
    void thread_tmp_82_fu_358_p1();
    void thread_tmp_fu_309_p2();
    void thread_tmp_i_50_fu_362_p2();
    void thread_tmp_i_cast_fu_368_p1();
    void thread_tmp_i_fu_338_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
