$date
	Thu Oct  9 11:55:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux4x1_tb $end
$var wire 1 ! Y $end
$var reg 4 " A [3:0] $end
$var reg 2 # S [1:0] $end
$scope module dut $end
$var wire 4 $ A [3:0] $end
$var wire 2 % S [1:0] $end
$var reg 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b0 $
b0 #
b0 "
0!
$end
#20
1!
b1 #
b1 %
b10 "
b10 $
#30
b10 #
b10 %
b100 "
b100 $
#40
b11 #
b11 %
b1000 "
b1000 $
#50
