// Seed: 3297105134
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  assign module_1.id_5 = 0;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  input wire id_1;
  always force id_2 = -1'b0 == id_3[1];
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_6 = 32'd15
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  output wire _id_6;
  inout wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_1,
      id_5,
      id_4,
      id_4,
      id_3
  );
  inout wire id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  assign id_5 = id_5 < -1;
  integer [id_6 : id_6] id_7 = id_5, id_8;
  always @(posedge -1) begin : LABEL_0
    id_1[1-1 : 1==1'b0] = id_1;
  end
endmodule
