@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MO231 :"x:\graduate\ecen5863\programmablelogic\homework6\question1\b\handshakesynchronizer\hdl\handshakesynchronizer.v":32:4:32:9|Found counter in view:work.HandshakeSynchronizer(verilog) instance count[7:0] 
@N: FP130 |Promoting Net reset_c on CLKINT  I_11 
@N: FP130 |Promoting Net clkB_c on CLKINT  I_12 
@N: FP130 |Promoting Net clkA_c on CLKINT  I_13 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: MT615 |Found clock clkA with period 26.67ns 
@N: MT615 |Found clock clkB with period 50.00ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
