{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639575770559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639575770580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 15 13:42:50 2021 " "Processing started: Wed Dec 15 13:42:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639575770580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639575770580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TLD -c TLD " "Command: quartus_map --read_settings_files=on --write_settings_files=off TLD -c TLD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639575770580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639575771731 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639575771731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tld.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tld.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TLD " "Found entity 1: TLD" {  } { { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639575781338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639575781338 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TLD " "Elaborating entity \"TLD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639575781381 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pAmber GND " "Pin \"pAmber\" is stuck at GND" {  } { { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 144 688 864 160 "pAmber" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639575781732 "|TLD|pAmber"} { "Warning" "WMLS_MLS_STUCK_PIN" "pAmber2 GND " "Pin \"pAmber2\" is stuck at GND" {  } { { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 184 688 864 200 "pAmber2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639575781732 "|TLD|pAmber2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639575781732 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639575781786 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639575782186 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639575782186 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639575782241 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639575782241 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639575782241 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639575782241 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639575782267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 15 13:43:02 2021 " "Processing ended: Wed Dec 15 13:43:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639575782267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639575782267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639575782267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639575782267 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1639575783953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639575783972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 15 13:43:03 2021 " "Processing started: Wed Dec 15 13:43:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639575783972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1639575783972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TLD -c TLD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TLD -c TLD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1639575783972 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1639575784259 ""}
{ "Info" "0" "" "Project  = TLD" {  } {  } 0 0 "Project  = TLD" 0 0 "Fitter" 0 0 1639575784260 ""}
{ "Info" "0" "" "Revision = TLD" {  } {  } 0 0 "Revision = TLD" 0 0 "Fitter" 0 0 1639575784260 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1639575784363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1639575784363 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TLD 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"TLD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639575784374 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639575784417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639575784417 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639575784596 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1639575784611 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639575785429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639575785429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639575785429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639575785429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639575785429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639575785429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639575785429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639575785429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639575785429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639575785429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639575785429 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1639575785429 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639575785432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639575785432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639575785432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639575785432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639575785432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639575785432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639575785432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639575785432 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1639575785432 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639575785434 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639575785434 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639575785434 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639575785434 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1639575785435 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "pRed2 4 2.5 V 2.5V 3.3V " "Pin pRed2 with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pGreen 4 3.3V " "Pin pGreen in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { pGreen } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pGreen" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 408 832 1008 424 "pGreen" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1639575785631 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pGreen2 4 3.3V " "Pin pGreen2 in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { pGreen2 } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pGreen2" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 376 832 1008 392 "pGreen2" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1639575785631 ""}  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { pRed2 } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pRed2" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 1096 696 872 1112 "pRed2" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1639575785631 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "rRed2 3 2.5 V 2.5V 3.3V " "Pin rRed2 with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pRed 3 3.3V " "Pin pRed in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { pRed } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pRed" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 1072 696 872 1088 "pRed" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 3 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1639575785632 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rRed 3 3.3V " "Pin rRed in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { rRed } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rRed" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 536 712 888 552 "rRed" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1639575785632 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rYellow 3 3.3V " "Pin rYellow in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { rYellow } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rYellow" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 688 704 880 704 "rYellow" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1639575785632 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rGreen 3 3.3V " "Pin rGreen in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { rGreen } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rGreen" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 808 680 856 824 "rGreen" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1639575785632 ""}  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { rRed2 } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rRed2" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 560 712 888 576 "rRed2" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1639575785632 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "rYellow2 3 2.5 V 2.5V 3.3V " "Pin rYellow2 with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pRed 3 3.3V " "Pin pRed in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { pRed } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pRed" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 1072 696 872 1088 "pRed" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 3 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1639575785632 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rRed 3 3.3V " "Pin rRed in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { rRed } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rRed" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 536 712 888 552 "rRed" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1639575785632 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rYellow 3 3.3V " "Pin rYellow in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { rYellow } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rYellow" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 688 704 880 704 "rYellow" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1639575785632 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rGreen 3 3.3V " "Pin rGreen in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { rGreen } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rGreen" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 808 680 856 824 "rGreen" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1639575785632 ""}  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { rYellow2 } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rYellow2" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 712 704 880 728 "rYellow2" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1639575785632 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "rGreen2 3 2.5 V 2.5V 3.3V " "Pin rGreen2 with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pRed 3 3.3V " "Pin pRed in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { pRed } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pRed" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 1072 696 872 1088 "pRed" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 3 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1639575785633 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rRed 3 3.3V " "Pin rRed in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { rRed } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rRed" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 536 712 888 552 "rRed" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1639575785633 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rYellow 3 3.3V " "Pin rYellow in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { rYellow } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rYellow" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 688 704 880 704 "rYellow" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1639575785633 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rGreen 3 3.3V " "Pin rGreen in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { rGreen } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rGreen" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 808 680 856 824 "rGreen" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1639575785633 ""}  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { rGreen2 } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rGreen2" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 832 680 856 848 "rGreen2" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1639575785633 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "pAmber 4 2.5 V 2.5V 3.3V " "Pin pAmber with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pGreen 4 3.3V " "Pin pGreen in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { pGreen } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pGreen" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 408 832 1008 424 "pGreen" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1639575785633 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pGreen2 4 3.3V " "Pin pGreen2 in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { pGreen2 } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pGreen2" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 376 832 1008 392 "pGreen2" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1639575785633 ""}  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { pAmber } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pAmber" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 144 688 864 160 "pAmber" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1639575785633 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "pAmber2 3 2.5 V 2.5V 3.3V " "Pin pAmber2 with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pRed 3 3.3V " "Pin pRed in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { pRed } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pRed" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 1072 696 872 1088 "pRed" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 3 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1639575785633 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rRed 3 3.3V " "Pin rRed in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { rRed } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rRed" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 536 712 888 552 "rRed" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1639575785633 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rYellow 3 3.3V " "Pin rYellow in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { rYellow } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rYellow" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 688 704 880 704 "rYellow" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1639575785633 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rGreen 3 3.3V " "Pin rGreen in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { rGreen } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rGreen" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 808 680 856 824 "rGreen" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1639575785633 ""}  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { pAmber2 } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pAmber2" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 184 688 864 200 "pAmber2" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1639575785633 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639575785634 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1639575785652 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "4 MAX 10 " "4 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A 3.3-V LVTTL D12 " "Pin A uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { A } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 152 96 264 168 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639575785654 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "C 3.3-V LVTTL C10 " "Pin C uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { C } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 88 96 264 104 "C" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 5 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639575785654 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B 3.3-V LVTTL C11 " "Pin B uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { B } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 120 96 264 136 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 4 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639575785654 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL AB5 " "Pin clk uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 56 96 264 72 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639575785654 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1639575785654 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "pAmber GND " "Pin pAmber has GND driving its datain port" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { pAmber } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pAmber" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 144 688 864 160 "pAmber" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639575785654 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "pAmber2 GND " "Pin pAmber2 has GND driving its datain port" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { pAmber2 } } } { "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pAmber2" } } } } { "TLD.bdf" "" { Schematic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/TLD.bdf" { { 184 688 864 200 "pAmber2" "" } } } } { "temporary_test_loc" "" { Generic "C:/lightdec-20211214T143210Z-001/lightdec/TLD/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639575785654 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1639575785654 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 7 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 7 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4958 " "Peak virtual memory: 4958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639575785770 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 15 13:43:05 2021 " "Processing ended: Wed Dec 15 13:43:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639575785770 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639575785770 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639575785770 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639575785770 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639575786414 ""}
