// Seed: 1534466775
module module_0 (
    input wire id_0,
    input tri  id_1
);
  static int id_3;
  uwire id_4 = id_3 - 1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  assign modCall_1.type_16 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input tri id_2
);
  assign id_4 = id_4;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  tri  id_4 = 1;
  wire id_5;
  wire id_6;
  wire id_7;
  tri0 id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  assign id_8 = 1'b0;
endmodule
