{
    "Error Size": 1,
    "Error Specification": [
        {
            "Error Type": "RAMB",
            "Original Code": "void thresholded_relu(data_T data[CONFIG_T::n_in], data_T theta, res_T res[CONFIG_T::n_in]) {\n    #pragma HLS PIPELINE\n\n    data_T datareg;\n    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {\n        datareg = data[ii];\n        if (datareg > theta)\n            res[ii] = datareg;\n        else\n            res[ii] = 0;\n    }\n}",
            "Faulty Code": "void thresholded_relu(data_T data[CONFIG_T::n_in], data_T theta, res_T res[CONFIG_T::n_in]) {\n    #pragma HLS INTERFACE m_axi port=data offset=slave bundle=gmem\n    #pragma HLS INTERFACE m_axi port=res offset=slave bundle=gmem\n    #pragma HLS PIPELINE\n\n    data_T datareg;\n    for (int ii = 0; ii < CONFIG_T::n_in; ii+=2) {\n        datareg = data[ii];\n        if (datareg > theta)\n            res[ii] = datareg;\n        else\n            res[ii] = 0;\n    }\n}"
        }
    ]
}