timestamp 1384726231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use BUFFER_TEST_STAGE_PG0_2_0_1677908179 BUFFER_TEST_STAGE_PG0_2_0_1677908179_0 1 0 0 0 1 0
use BUFFER_TEST_STAGE_PG0_1_0_1677908178 BUFFER_TEST_STAGE_PG0_1_0_1677908178_0 1 0 1204 0 1 0
use BUFFER_TEST_STAGE_PG0_0_0_1677908177 BUFFER_TEST_STAGE_PG0_0_0_1677908177_0 1 0 2408 0 1 0
port "VOUT" 1 602 1428 602 1428 m1
port "VSS" 2 2368 882 2368 882 m4
port "VSS" 2 2368 882 2368 882 m4
port "VSS" 2 2368 882 2368 882 m4
port "VSS" 2 2368 882 2368 882 m4
port "VSS" 2 2368 882 2368 882 m4
port "VSS" 2 2368 882 2368 882 m4
port "VSS" 2 2368 882 2368 882 m4
port "VSS" 2 2368 882 2368 882 m4
port "VSS" 2 2368 882 2368 882 m4
port "VSS" 2 2368 882 2368 882 m4
port "VSS" 2 2368 882 2368 882 m4
port "VSS" 2 3139 1260 3139 1260 m1
port "VSS" 2 2368 882 2368 882 m4
port "VDD" 3 0 882 0 882 m4
port "VDD" 3 0 882 0 882 m4
port "VDD" 3 0 882 0 882 m4
port "VDD" 3 0 882 0 882 m4
port "VDD" 3 0 882 0 882 m4
port "VDD" 3 0 882 0 882 m4
port "VDD" 3 0 882 0 882 m4
port "VDD" 3 0 882 0 882 m4
port "VDD" 3 0 882 0 882 m4
port "VDD" 3 0 882 0 882 m4
port "VDD" 3 0 882 0 882 m4
port "VDD" 3 3182 1764 3182 1764 m1
port "VDD" 3 0 882 0 882 m4
node "VOUT" 0 0 602 1428 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VSS" 7 932.429 2368 882 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16800 824 75488 3256 601920 8164 606520 6084 0 0 0 0
node "m1_2634_1400#" 1 292.306 2634 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3584 240 12712 678 161920 2344 0 0 0 0 0 0
node "m1_1430_1400#" 1 -58.1727 1430 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3584 240 12712 678 161920 2344 0 0 0 0 0 0
node "m1_946_1400#" 6 -1020.73 946 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116144 4372 11872 648 0 0 0 0 0 0 0 0
node "VDD" 18 3274.34 0 882 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44464 1924 318696 12054 576000 7520 472000 4472 0 0 0 0
substrate "SUB" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_2634_1400#" "VDD" 251.585
cap "m1_1430_1400#" "VSS" 1000.98
cap "m1_2634_1400#" "m1_1430_1400#" 62.8315
cap "m1_2634_1400#" "VSS" 1059.46
cap "m1_946_1400#" "VDD" 223.989
cap "m1_946_1400#" "m1_1430_1400#" 282.023
cap "m1_946_1400#" "VSS" 398.007
cap "m1_1430_1400#" "VDD" 139.347
cap "VDD" "VSS" 1874.78
cap "m1_2634_1400#" "m1_946_1400#" 319.097
cap "BUFFER_TEST_STAGE_PG0_2_0_1677908179_0/INV_9852702_PG0_2_0_1677908176_1677908179_0/m1_484_560#" "VOUT" -8.46618
cap "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/m1_484_560#" "VDD" 4.55482
cap "VDD" "VSS" 403.336
cap "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/m1_484_560#" "VSS" 26.3029
cap "BUFFER_TEST_STAGE_PG0_2_0_1677908179_0/INV_9852702_PG0_2_0_1677908176_1677908179_0/m1_484_560#" "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/m1_484_560#" 20.5226
cap "BUFFER_TEST_STAGE_PG0_2_0_1677908179_0/INV_9852702_PG0_2_0_1677908176_1677908179_0/m1_484_560#" "VDD" 628.384
cap "VDD" "VOUT" 70.9734
cap "BUFFER_TEST_STAGE_PG0_2_0_1677908179_0/INV_9852702_PG0_2_0_1677908176_1677908179_0/m1_484_560#" "VSS" 66.7348
cap "VSS" "VOUT" 11.0532
cap "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/m1_484_560#" "VDD" 248.795
cap "BUFFER_TEST_STAGE_PG0_2_0_1677908179_0/INV_9852702_PG0_2_0_1677908176_1677908179_0/m1_484_560#" "VDD" 79.517
cap "VSS" "VDD" 538.153
cap "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/m1_484_560#" "VSS" 142.409
cap "BUFFER_TEST_STAGE_PG0_2_0_1677908179_0/INV_9852702_PG0_2_0_1677908176_1677908179_0/m1_484_560#" "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/m1_484_560#" 85.3095
cap "VOUT" "VDD" 36.6972
cap "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/m1_484_560#" "VOUT" 49.4305
cap "BUFFER_TEST_STAGE_PG0_2_0_1677908179_0/INV_9852702_PG0_2_0_1677908176_1677908179_0/m1_484_560#" "VSS" 54.0879
cap "VSS" "VOUT" 46.044
cap "VDD" "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/NMOS_S_94100000_X5_Y1_1677908176_1677908176_1677908178_0/a_230_525#" 2.13622
cap "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/m1_484_560#" "BUFFER_TEST_STAGE_PG0_0_0_1677908177_0/INV_9852702_PG0_0_0_1677908176_1677908177_0/m1_484_560#" 41.6694
cap "VSS" "VDD" 447.851
cap "VSS" "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/m1_484_560#" 32.4535
cap "BUFFER_TEST_STAGE_PG0_0_0_1677908177_0/INV_9852702_PG0_0_0_1677908176_1677908177_0/m1_484_560#" "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/NMOS_S_94100000_X5_Y1_1677908176_1677908176_1677908178_0/a_230_525#" 1.73737
cap "VDD" "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/m1_484_560#" 79.9068
cap "VSS" "BUFFER_TEST_STAGE_PG0_0_0_1677908177_0/INV_9852702_PG0_0_0_1677908176_1677908177_0/m1_484_560#" 64.5143
cap "VSS" "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/NMOS_S_94100000_X5_Y1_1677908176_1677908176_1677908178_0/a_230_525#" 3.14813
cap "VDD" "BUFFER_TEST_STAGE_PG0_0_0_1677908177_0/INV_9852702_PG0_0_0_1677908176_1677908177_0/m1_484_560#" 254.745
cap "VDD" "VOUT" 440.588
cap "BUFFER_TEST_STAGE_PG0_2_0_1677908179_0/INV_9852702_PG0_2_0_1677908176_1677908179_0/m1_484_560#" "VOUT" 234.935
cap "VSS" "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/m1_484_560#" 3.13135
cap "VSS" "VDD" 471.541
cap "VDD" "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/m1_484_560#" 37.1359
cap "VSS" "BUFFER_TEST_STAGE_PG0_2_0_1677908179_0/INV_9852702_PG0_2_0_1677908176_1677908179_0/m1_484_560#" 288.905
cap "BUFFER_TEST_STAGE_PG0_2_0_1677908179_0/INV_9852702_PG0_2_0_1677908176_1677908179_0/m1_484_560#" "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/m1_484_560#" 19.6704
cap "VSS" "VOUT" -6.49168
cap "VOUT" "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/m1_484_560#" 1.76335
cap "VDD" "BUFFER_TEST_STAGE_PG0_2_0_1677908179_0/INV_9852702_PG0_2_0_1677908176_1677908179_0/m1_484_560#" 453.792
cap "BUFFER_TEST_STAGE_PG0_2_0_1677908179_0/INV_9852702_PG0_2_0_1677908176_1677908179_0/m1_484_560#" "VDD" 240.867
cap "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/m1_484_560#" "VDD" 356.954
cap "VSS" "VOUT" 23.1826
cap "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/m1_484_560#" "BUFFER_TEST_STAGE_PG0_2_0_1677908179_0/INV_9852702_PG0_2_0_1677908176_1677908179_0/m1_484_560#" 222.333
cap "VSS" "VDD" 611.138
cap "VSS" "BUFFER_TEST_STAGE_PG0_2_0_1677908179_0/INV_9852702_PG0_2_0_1677908176_1677908179_0/m1_484_560#" 272.18
cap "VSS" "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/m1_484_560#" 284.702
cap "VOUT" "VDD" 741.57
cap "VOUT" "BUFFER_TEST_STAGE_PG0_2_0_1677908179_0/INV_9852702_PG0_2_0_1677908176_1677908179_0/m1_484_560#" 1300.51
cap "VOUT" "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/m1_484_560#" 91.7544
cap "VDD" "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/NMOS_S_94100000_X5_Y1_1677908176_1677908176_1677908178_0/a_230_525#" 1.4198
cap "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/NMOS_S_94100000_X5_Y1_1677908176_1677908176_1677908178_0/a_230_525#" "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/m1_484_560#" 0.64378
cap "VDD" "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/m1_484_560#" 232.051
cap "BUFFER_TEST_STAGE_PG0_0_0_1677908177_0/INV_9852702_PG0_0_0_1677908176_1677908177_0/m1_484_560#" "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/NMOS_S_94100000_X5_Y1_1677908176_1677908176_1677908178_0/a_230_525#" 5.36058
cap "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/NMOS_S_94100000_X5_Y1_1677908176_1677908176_1677908178_0/a_230_525#" "VSS" 1.85762
cap "VDD" "VSS" 395.307
cap "BUFFER_TEST_STAGE_PG0_0_0_1677908177_0/INV_9852702_PG0_0_0_1677908176_1677908177_0/m1_484_560#" "VDD" 196.387
cap "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/m1_484_560#" "VSS" 315.967
cap "BUFFER_TEST_STAGE_PG0_0_0_1677908177_0/INV_9852702_PG0_0_0_1677908176_1677908177_0/m1_484_560#" "VSS" 232.234
cap "BUFFER_TEST_STAGE_PG0_0_0_1677908177_0/INV_9852702_PG0_0_0_1677908176_1677908177_0/m1_484_560#" "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/m1_484_560#" 357.912
merge "BUFFER_TEST_STAGE_PG0_0_0_1677908177_0/SUB" "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/SUB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/SUB" "BUFFER_TEST_STAGE_PG0_2_0_1677908179_0/SUB"
merge "BUFFER_TEST_STAGE_PG0_2_0_1677908179_0/SUB" "SUB"
merge "BUFFER_TEST_STAGE_PG0_0_0_1677908177_0/INV_9852702_PG0_0_0_1677908176_1677908177_0/NMOS_S_94100000_X5_Y1_1677908176_1677908176_1677908177_0/a_147_525#" "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/NMOS_S_94100000_X5_Y1_1677908176_1677908176_1677908178_0/a_147_525#" -2638.64 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11312 -740 0 0 0 0 0 0 0 0
merge "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/NMOS_S_94100000_X5_Y1_1677908176_1677908176_1677908178_0/a_147_525#" "BUFFER_TEST_STAGE_PG0_2_0_1677908179_0/INV_9852702_PG0_2_0_1677908176_1677908179_0/NMOS_S_94100000_X5_Y1_1677908176_1677908176_1677908179_0/a_147_525#"
merge "BUFFER_TEST_STAGE_PG0_2_0_1677908179_0/INV_9852702_PG0_2_0_1677908176_1677908179_0/NMOS_S_94100000_X5_Y1_1677908176_1677908176_1677908179_0/a_147_525#" "VSS"
merge "BUFFER_TEST_STAGE_PG0_0_0_1677908177_0/INV_9852702_PG0_0_0_1677908176_1677908177_0/m1_484_560#" "BUFFER_TEST_STAGE_PG0_2_0_1677908179_0/INV_9852702_PG0_2_0_1677908176_1677908179_0/NMOS_S_94100000_X5_Y1_1677908176_1677908176_1677908179_0/a_230_525#" -2533.95 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1904 -180 -3584 -240 0 0 0 0 0 0 0 0
merge "BUFFER_TEST_STAGE_PG0_2_0_1677908179_0/INV_9852702_PG0_2_0_1677908176_1677908179_0/NMOS_S_94100000_X5_Y1_1677908176_1677908176_1677908179_0/a_230_525#" "m1_946_1400#"
merge "m1_946_1400#" "VOUT"
merge "BUFFER_TEST_STAGE_PG0_0_0_1677908177_0/INV_9852702_PG0_0_0_1677908176_1677908177_0/PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908177_0/w_0_0#" "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908178_0/w_0_0#" -3974.93 0 0 0 0 0 -6048 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10752 -720 0 0 0 0 0 0 0 0
merge "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908178_0/w_0_0#" "BUFFER_TEST_STAGE_PG0_2_0_1677908179_0/INV_9852702_PG0_2_0_1677908176_1677908179_0/PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908179_0/w_0_0#"
merge "BUFFER_TEST_STAGE_PG0_2_0_1677908179_0/INV_9852702_PG0_2_0_1677908176_1677908179_0/PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908179_0/w_0_0#" "VDD"
merge "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/NMOS_S_94100000_X5_Y1_1677908176_1677908176_1677908178_0/a_230_525#" "BUFFER_TEST_STAGE_PG0_2_0_1677908179_0/INV_9852702_PG0_2_0_1677908176_1677908179_0/m1_484_560#" -999.635 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3584 -240 -4144 -260 0 0 0 0 0 0 0 0
merge "BUFFER_TEST_STAGE_PG0_2_0_1677908179_0/INV_9852702_PG0_2_0_1677908176_1677908179_0/m1_484_560#" "m1_1430_1400#"
merge "BUFFER_TEST_STAGE_PG0_0_0_1677908177_0/INV_9852702_PG0_0_0_1677908176_1677908177_0/NMOS_S_94100000_X5_Y1_1677908176_1677908176_1677908177_0/a_230_525#" "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/m1_484_560#" -1590.5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3584 -240 -4144 -260 0 0 0 0 0 0 0 0
merge "BUFFER_TEST_STAGE_PG0_1_0_1677908178_0/INV_9852702_PG0_1_0_1677908176_1677908178_0/m1_484_560#" "m1_2634_1400#"
