LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
ENTITY double IS
 PORT (
 in_c : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
 out_c : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
 went : IN STD_LOGIC_VECTOR(0 DOWNTO 0) );
END double;
ARCHITECTURE immediate OF double IS

BEGIN
 PROCESS(in_c)
 BEGIN
CASE went IS
 WHEN "0"=> out_c<=("0000000000000000"+in_c);
 WHEN "1"=> out_c<=("1111111100000000"+in_c);
END CASE;
END PROCESS;
END immediate;