
*** Running vivado
    with args -log top_mult_gen_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_mult_gen_0_1.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top_mult_gen_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 474.648 ; gain = 179.984
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_mult_gen_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 99b8e08f894fbe3c to dir: F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_mult_gen_0_1_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file f:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.cache/ip/2023.2/9/9/99b8e08f894fbe3c/top_mult_gen_0_0.dcp to F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_mult_gen_0_1_synth_1/top_mult_gen_0_1.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file f:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.cache/ip/2023.2/9/9/99b8e08f894fbe3c/top_mult_gen_0_0_sim_netlist.v to F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_mult_gen_0_1_synth_1/top_mult_gen_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file f:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.cache/ip/2023.2/9/9/99b8e08f894fbe3c/top_mult_gen_0_0_sim_netlist.vhdl to F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_mult_gen_0_1_synth_1/top_mult_gen_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file f:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.cache/ip/2023.2/9/9/99b8e08f894fbe3c/top_mult_gen_0_0_stub.v to F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_mult_gen_0_1_synth_1/top_mult_gen_0_1_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file f:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.cache/ip/2023.2/9/9/99b8e08f894fbe3c/top_mult_gen_0_0_stub.vhdl to F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_mult_gen_0_1_synth_1/top_mult_gen_0_1_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP top_mult_gen_0_1, cache-ID = 99b8e08f894fbe3c.
INFO: [Common 17-206] Exiting Vivado at Fri May 31 20:32:09 2024...
