
ethernet.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00018490  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000038c  08018690  08018690  00019690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018a1c  08018a1c  0001a300  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08018a1c  08018a1c  00019a1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018a24  08018a24  0001a300  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018a24  08018a24  00019a24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08018a28  08018a28  00019a28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08018a2c  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  2000007c  08018aa8  0001a07c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  2000011c  08018b48  0001a11c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .TxDescripSection 000000a0  200001c0  08018be8  0001a1c0  2**3
                  CONTENTS, ALLOC, LOAD, DATA
 12 .RxDescripSection 000000a0  20000260  08018c88  0001a260  2**3
                  CONTENTS, ALLOC, LOAD, DATA
 13 .bss          00009544  20000300  08018d28  0001a300  2**2
                  ALLOC
 14 ._user_heap_stack 00000604  20009844  08018d28  0001a844  2**0
                  ALLOC
 15 .ARM.attributes 0000002e  00000000  00000000  0001a300  2**0
                  CONTENTS, READONLY
 16 .debug_info   000574de  00000000  00000000  0001a32e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_abbrev 0000c14c  00000000  00000000  0007180c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_aranges 000032b8  00000000  00000000  0007d958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 0000275f  00000000  00000000  00080c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0003e660  00000000  00000000  0008336f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line   00053814  00000000  00000000  000c19cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_str    001221bf  00000000  00000000  001151e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .comment      00000043  00000000  00000000  002373a2  2**0
                  CONTENTS, READONLY
 24 .debug_frame  0000da1c  00000000  00000000  002373e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 25 .debug_line_str 0000004a  00000000  00000000  00244e04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000300 	.word	0x20000300
 800021c:	00000000 	.word	0x00000000
 8000220:	08018678 	.word	0x08018678

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000304 	.word	0x20000304
 800023c:	08018678 	.word	0x08018678

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b988 	b.w	8000638 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	468e      	mov	lr, r1
 8000348:	4604      	mov	r4, r0
 800034a:	4688      	mov	r8, r1
 800034c:	2b00      	cmp	r3, #0
 800034e:	d14a      	bne.n	80003e6 <__udivmoddi4+0xa6>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d962      	bls.n	800041c <__udivmoddi4+0xdc>
 8000356:	fab2 f682 	clz	r6, r2
 800035a:	b14e      	cbz	r6, 8000370 <__udivmoddi4+0x30>
 800035c:	f1c6 0320 	rsb	r3, r6, #32
 8000360:	fa01 f806 	lsl.w	r8, r1, r6
 8000364:	fa20 f303 	lsr.w	r3, r0, r3
 8000368:	40b7      	lsls	r7, r6
 800036a:	ea43 0808 	orr.w	r8, r3, r8
 800036e:	40b4      	lsls	r4, r6
 8000370:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000374:	fa1f fc87 	uxth.w	ip, r7
 8000378:	fbb8 f1fe 	udiv	r1, r8, lr
 800037c:	0c23      	lsrs	r3, r4, #16
 800037e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000382:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000386:	fb01 f20c 	mul.w	r2, r1, ip
 800038a:	429a      	cmp	r2, r3
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0x62>
 800038e:	18fb      	adds	r3, r7, r3
 8000390:	f101 30ff 	add.w	r0, r1, #4294967295
 8000394:	f080 80ea 	bcs.w	800056c <__udivmoddi4+0x22c>
 8000398:	429a      	cmp	r2, r3
 800039a:	f240 80e7 	bls.w	800056c <__udivmoddi4+0x22c>
 800039e:	3902      	subs	r1, #2
 80003a0:	443b      	add	r3, r7
 80003a2:	1a9a      	subs	r2, r3, r2
 80003a4:	b2a3      	uxth	r3, r4
 80003a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b6:	459c      	cmp	ip, r3
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x8e>
 80003ba:	18fb      	adds	r3, r7, r3
 80003bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80003c0:	f080 80d6 	bcs.w	8000570 <__udivmoddi4+0x230>
 80003c4:	459c      	cmp	ip, r3
 80003c6:	f240 80d3 	bls.w	8000570 <__udivmoddi4+0x230>
 80003ca:	443b      	add	r3, r7
 80003cc:	3802      	subs	r0, #2
 80003ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003d2:	eba3 030c 	sub.w	r3, r3, ip
 80003d6:	2100      	movs	r1, #0
 80003d8:	b11d      	cbz	r5, 80003e2 <__udivmoddi4+0xa2>
 80003da:	40f3      	lsrs	r3, r6
 80003dc:	2200      	movs	r2, #0
 80003de:	e9c5 3200 	strd	r3, r2, [r5]
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d905      	bls.n	80003f6 <__udivmoddi4+0xb6>
 80003ea:	b10d      	cbz	r5, 80003f0 <__udivmoddi4+0xb0>
 80003ec:	e9c5 0100 	strd	r0, r1, [r5]
 80003f0:	2100      	movs	r1, #0
 80003f2:	4608      	mov	r0, r1
 80003f4:	e7f5      	b.n	80003e2 <__udivmoddi4+0xa2>
 80003f6:	fab3 f183 	clz	r1, r3
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d146      	bne.n	800048c <__udivmoddi4+0x14c>
 80003fe:	4573      	cmp	r3, lr
 8000400:	d302      	bcc.n	8000408 <__udivmoddi4+0xc8>
 8000402:	4282      	cmp	r2, r0
 8000404:	f200 8105 	bhi.w	8000612 <__udivmoddi4+0x2d2>
 8000408:	1a84      	subs	r4, r0, r2
 800040a:	eb6e 0203 	sbc.w	r2, lr, r3
 800040e:	2001      	movs	r0, #1
 8000410:	4690      	mov	r8, r2
 8000412:	2d00      	cmp	r5, #0
 8000414:	d0e5      	beq.n	80003e2 <__udivmoddi4+0xa2>
 8000416:	e9c5 4800 	strd	r4, r8, [r5]
 800041a:	e7e2      	b.n	80003e2 <__udivmoddi4+0xa2>
 800041c:	2a00      	cmp	r2, #0
 800041e:	f000 8090 	beq.w	8000542 <__udivmoddi4+0x202>
 8000422:	fab2 f682 	clz	r6, r2
 8000426:	2e00      	cmp	r6, #0
 8000428:	f040 80a4 	bne.w	8000574 <__udivmoddi4+0x234>
 800042c:	1a8a      	subs	r2, r1, r2
 800042e:	0c03      	lsrs	r3, r0, #16
 8000430:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000434:	b280      	uxth	r0, r0
 8000436:	b2bc      	uxth	r4, r7
 8000438:	2101      	movs	r1, #1
 800043a:	fbb2 fcfe 	udiv	ip, r2, lr
 800043e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000442:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000446:	fb04 f20c 	mul.w	r2, r4, ip
 800044a:	429a      	cmp	r2, r3
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x11e>
 800044e:	18fb      	adds	r3, r7, r3
 8000450:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x11c>
 8000456:	429a      	cmp	r2, r3
 8000458:	f200 80e0 	bhi.w	800061c <__udivmoddi4+0x2dc>
 800045c:	46c4      	mov	ip, r8
 800045e:	1a9b      	subs	r3, r3, r2
 8000460:	fbb3 f2fe 	udiv	r2, r3, lr
 8000464:	fb0e 3312 	mls	r3, lr, r2, r3
 8000468:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800046c:	fb02 f404 	mul.w	r4, r2, r4
 8000470:	429c      	cmp	r4, r3
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x144>
 8000474:	18fb      	adds	r3, r7, r3
 8000476:	f102 30ff 	add.w	r0, r2, #4294967295
 800047a:	d202      	bcs.n	8000482 <__udivmoddi4+0x142>
 800047c:	429c      	cmp	r4, r3
 800047e:	f200 80ca 	bhi.w	8000616 <__udivmoddi4+0x2d6>
 8000482:	4602      	mov	r2, r0
 8000484:	1b1b      	subs	r3, r3, r4
 8000486:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800048a:	e7a5      	b.n	80003d8 <__udivmoddi4+0x98>
 800048c:	f1c1 0620 	rsb	r6, r1, #32
 8000490:	408b      	lsls	r3, r1
 8000492:	fa22 f706 	lsr.w	r7, r2, r6
 8000496:	431f      	orrs	r7, r3
 8000498:	fa0e f401 	lsl.w	r4, lr, r1
 800049c:	fa20 f306 	lsr.w	r3, r0, r6
 80004a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004a8:	4323      	orrs	r3, r4
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	fa1f fc87 	uxth.w	ip, r7
 80004b2:	fbbe f0f9 	udiv	r0, lr, r9
 80004b6:	0c1c      	lsrs	r4, r3, #16
 80004b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004c4:	45a6      	cmp	lr, r4
 80004c6:	fa02 f201 	lsl.w	r2, r2, r1
 80004ca:	d909      	bls.n	80004e0 <__udivmoddi4+0x1a0>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80004d2:	f080 809c 	bcs.w	800060e <__udivmoddi4+0x2ce>
 80004d6:	45a6      	cmp	lr, r4
 80004d8:	f240 8099 	bls.w	800060e <__udivmoddi4+0x2ce>
 80004dc:	3802      	subs	r0, #2
 80004de:	443c      	add	r4, r7
 80004e0:	eba4 040e 	sub.w	r4, r4, lr
 80004e4:	fa1f fe83 	uxth.w	lr, r3
 80004e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ec:	fb09 4413 	mls	r4, r9, r3, r4
 80004f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004f8:	45a4      	cmp	ip, r4
 80004fa:	d908      	bls.n	800050e <__udivmoddi4+0x1ce>
 80004fc:	193c      	adds	r4, r7, r4
 80004fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000502:	f080 8082 	bcs.w	800060a <__udivmoddi4+0x2ca>
 8000506:	45a4      	cmp	ip, r4
 8000508:	d97f      	bls.n	800060a <__udivmoddi4+0x2ca>
 800050a:	3b02      	subs	r3, #2
 800050c:	443c      	add	r4, r7
 800050e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000512:	eba4 040c 	sub.w	r4, r4, ip
 8000516:	fba0 ec02 	umull	lr, ip, r0, r2
 800051a:	4564      	cmp	r4, ip
 800051c:	4673      	mov	r3, lr
 800051e:	46e1      	mov	r9, ip
 8000520:	d362      	bcc.n	80005e8 <__udivmoddi4+0x2a8>
 8000522:	d05f      	beq.n	80005e4 <__udivmoddi4+0x2a4>
 8000524:	b15d      	cbz	r5, 800053e <__udivmoddi4+0x1fe>
 8000526:	ebb8 0203 	subs.w	r2, r8, r3
 800052a:	eb64 0409 	sbc.w	r4, r4, r9
 800052e:	fa04 f606 	lsl.w	r6, r4, r6
 8000532:	fa22 f301 	lsr.w	r3, r2, r1
 8000536:	431e      	orrs	r6, r3
 8000538:	40cc      	lsrs	r4, r1
 800053a:	e9c5 6400 	strd	r6, r4, [r5]
 800053e:	2100      	movs	r1, #0
 8000540:	e74f      	b.n	80003e2 <__udivmoddi4+0xa2>
 8000542:	fbb1 fcf2 	udiv	ip, r1, r2
 8000546:	0c01      	lsrs	r1, r0, #16
 8000548:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800054c:	b280      	uxth	r0, r0
 800054e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000552:	463b      	mov	r3, r7
 8000554:	4638      	mov	r0, r7
 8000556:	463c      	mov	r4, r7
 8000558:	46b8      	mov	r8, r7
 800055a:	46be      	mov	lr, r7
 800055c:	2620      	movs	r6, #32
 800055e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000562:	eba2 0208 	sub.w	r2, r2, r8
 8000566:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800056a:	e766      	b.n	800043a <__udivmoddi4+0xfa>
 800056c:	4601      	mov	r1, r0
 800056e:	e718      	b.n	80003a2 <__udivmoddi4+0x62>
 8000570:	4610      	mov	r0, r2
 8000572:	e72c      	b.n	80003ce <__udivmoddi4+0x8e>
 8000574:	f1c6 0220 	rsb	r2, r6, #32
 8000578:	fa2e f302 	lsr.w	r3, lr, r2
 800057c:	40b7      	lsls	r7, r6
 800057e:	40b1      	lsls	r1, r6
 8000580:	fa20 f202 	lsr.w	r2, r0, r2
 8000584:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000588:	430a      	orrs	r2, r1
 800058a:	fbb3 f8fe 	udiv	r8, r3, lr
 800058e:	b2bc      	uxth	r4, r7
 8000590:	fb0e 3318 	mls	r3, lr, r8, r3
 8000594:	0c11      	lsrs	r1, r2, #16
 8000596:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800059a:	fb08 f904 	mul.w	r9, r8, r4
 800059e:	40b0      	lsls	r0, r6
 80005a0:	4589      	cmp	r9, r1
 80005a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005a6:	b280      	uxth	r0, r0
 80005a8:	d93e      	bls.n	8000628 <__udivmoddi4+0x2e8>
 80005aa:	1879      	adds	r1, r7, r1
 80005ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80005b0:	d201      	bcs.n	80005b6 <__udivmoddi4+0x276>
 80005b2:	4589      	cmp	r9, r1
 80005b4:	d81f      	bhi.n	80005f6 <__udivmoddi4+0x2b6>
 80005b6:	eba1 0109 	sub.w	r1, r1, r9
 80005ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80005be:	fb09 f804 	mul.w	r8, r9, r4
 80005c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005c6:	b292      	uxth	r2, r2
 80005c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005cc:	4542      	cmp	r2, r8
 80005ce:	d229      	bcs.n	8000624 <__udivmoddi4+0x2e4>
 80005d0:	18ba      	adds	r2, r7, r2
 80005d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005d6:	d2c4      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005d8:	4542      	cmp	r2, r8
 80005da:	d2c2      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005dc:	f1a9 0102 	sub.w	r1, r9, #2
 80005e0:	443a      	add	r2, r7
 80005e2:	e7be      	b.n	8000562 <__udivmoddi4+0x222>
 80005e4:	45f0      	cmp	r8, lr
 80005e6:	d29d      	bcs.n	8000524 <__udivmoddi4+0x1e4>
 80005e8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005f0:	3801      	subs	r0, #1
 80005f2:	46e1      	mov	r9, ip
 80005f4:	e796      	b.n	8000524 <__udivmoddi4+0x1e4>
 80005f6:	eba7 0909 	sub.w	r9, r7, r9
 80005fa:	4449      	add	r1, r9
 80005fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000600:	fbb1 f9fe 	udiv	r9, r1, lr
 8000604:	fb09 f804 	mul.w	r8, r9, r4
 8000608:	e7db      	b.n	80005c2 <__udivmoddi4+0x282>
 800060a:	4673      	mov	r3, lr
 800060c:	e77f      	b.n	800050e <__udivmoddi4+0x1ce>
 800060e:	4650      	mov	r0, sl
 8000610:	e766      	b.n	80004e0 <__udivmoddi4+0x1a0>
 8000612:	4608      	mov	r0, r1
 8000614:	e6fd      	b.n	8000412 <__udivmoddi4+0xd2>
 8000616:	443b      	add	r3, r7
 8000618:	3a02      	subs	r2, #2
 800061a:	e733      	b.n	8000484 <__udivmoddi4+0x144>
 800061c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000620:	443b      	add	r3, r7
 8000622:	e71c      	b.n	800045e <__udivmoddi4+0x11e>
 8000624:	4649      	mov	r1, r9
 8000626:	e79c      	b.n	8000562 <__udivmoddi4+0x222>
 8000628:	eba1 0109 	sub.w	r1, r1, r9
 800062c:	46c4      	mov	ip, r8
 800062e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000632:	fb09 f804 	mul.w	r8, r9, r4
 8000636:	e7c4      	b.n	80005c2 <__udivmoddi4+0x282>

08000638 <__aeabi_idiv0>:
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop

0800063c <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8000642:	4b26      	ldr	r3, [pc, #152]	@ (80006dc <_DoInit+0xa0>)
 8000644:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8000646:	22a8      	movs	r2, #168	@ 0xa8
 8000648:	2100      	movs	r1, #0
 800064a:	6838      	ldr	r0, [r7, #0]
 800064c:	f016 ff81 	bl	8017552 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8000650:	683b      	ldr	r3, [r7, #0]
 8000652:	2203      	movs	r2, #3
 8000654:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8000656:	683b      	ldr	r3, [r7, #0]
 8000658:	2203      	movs	r2, #3
 800065a:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800065c:	683b      	ldr	r3, [r7, #0]
 800065e:	4a20      	ldr	r2, [pc, #128]	@ (80006e0 <_DoInit+0xa4>)
 8000660:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8000662:	683b      	ldr	r3, [r7, #0]
 8000664:	4a1f      	ldr	r2, [pc, #124]	@ (80006e4 <_DoInit+0xa8>)
 8000666:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8000668:	683b      	ldr	r3, [r7, #0]
 800066a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800066e:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8000670:	683b      	ldr	r3, [r7, #0]
 8000672:	2200      	movs	r2, #0
 8000674:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8000676:	683b      	ldr	r3, [r7, #0]
 8000678:	2200      	movs	r2, #0
 800067a:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800067c:	683b      	ldr	r3, [r7, #0]
 800067e:	2200      	movs	r2, #0
 8000680:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8000682:	683b      	ldr	r3, [r7, #0]
 8000684:	4a16      	ldr	r2, [pc, #88]	@ (80006e0 <_DoInit+0xa4>)
 8000686:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8000688:	683b      	ldr	r3, [r7, #0]
 800068a:	4a17      	ldr	r2, [pc, #92]	@ (80006e8 <_DoInit+0xac>)
 800068c:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 800068e:	683b      	ldr	r3, [r7, #0]
 8000690:	2210      	movs	r2, #16
 8000692:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8000694:	683b      	ldr	r3, [r7, #0]
 8000696:	2200      	movs	r2, #0
 8000698:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 800069a:	683b      	ldr	r3, [r7, #0]
 800069c:	2200      	movs	r2, #0
 800069e:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80006a0:	683b      	ldr	r3, [r7, #0]
 80006a2:	2200      	movs	r2, #0
 80006a4:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 80006a6:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80006aa:	2300      	movs	r3, #0
 80006ac:	607b      	str	r3, [r7, #4]
 80006ae:	e00c      	b.n	80006ca <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	f1c3 030f 	rsb	r3, r3, #15
 80006b6:	4a0d      	ldr	r2, [pc, #52]	@ (80006ec <_DoInit+0xb0>)
 80006b8:	5cd1      	ldrb	r1, [r2, r3]
 80006ba:	683a      	ldr	r2, [r7, #0]
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	4413      	add	r3, r2
 80006c0:	460a      	mov	r2, r1
 80006c2:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	3301      	adds	r3, #1
 80006c8:	607b      	str	r3, [r7, #4]
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	2b0f      	cmp	r3, #15
 80006ce:	d9ef      	bls.n	80006b0 <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 80006d0:	f3bf 8f5f 	dmb	sy
}
 80006d4:	bf00      	nop
 80006d6:	3708      	adds	r7, #8
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	2000031c 	.word	0x2000031c
 80006e0:	08018690 	.word	0x08018690
 80006e4:	200003c4 	.word	0x200003c4
 80006e8:	200007c4 	.word	0x200007c4
 80006ec:	0801883c 	.word	0x0801883c

080006f0 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b08a      	sub	sp, #40	@ 0x28
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	60f8      	str	r0, [r7, #12]
 80006f8:	60b9      	str	r1, [r7, #8]
 80006fa:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 80006fc:	2300      	movs	r3, #0
 80006fe:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	68db      	ldr	r3, [r3, #12]
 8000704:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	691b      	ldr	r3, [r3, #16]
 800070a:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 800070c:	69ba      	ldr	r2, [r7, #24]
 800070e:	69fb      	ldr	r3, [r7, #28]
 8000710:	429a      	cmp	r2, r3
 8000712:	d905      	bls.n	8000720 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8000714:	69ba      	ldr	r2, [r7, #24]
 8000716:	69fb      	ldr	r3, [r7, #28]
 8000718:	1ad3      	subs	r3, r2, r3
 800071a:	3b01      	subs	r3, #1
 800071c:	627b      	str	r3, [r7, #36]	@ 0x24
 800071e:	e007      	b.n	8000730 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	689a      	ldr	r2, [r3, #8]
 8000724:	69b9      	ldr	r1, [r7, #24]
 8000726:	69fb      	ldr	r3, [r7, #28]
 8000728:	1acb      	subs	r3, r1, r3
 800072a:	4413      	add	r3, r2
 800072c:	3b01      	subs	r3, #1
 800072e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	689a      	ldr	r2, [r3, #8]
 8000734:	69fb      	ldr	r3, [r7, #28]
 8000736:	1ad3      	subs	r3, r2, r3
 8000738:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800073a:	4293      	cmp	r3, r2
 800073c:	bf28      	it	cs
 800073e:	4613      	movcs	r3, r2
 8000740:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8000742:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	4293      	cmp	r3, r2
 8000748:	bf28      	it	cs
 800074a:	4613      	movcs	r3, r2
 800074c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	685a      	ldr	r2, [r3, #4]
 8000752:	69fb      	ldr	r3, [r7, #28]
 8000754:	4413      	add	r3, r2
 8000756:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8000758:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800075a:	68b9      	ldr	r1, [r7, #8]
 800075c:	6978      	ldr	r0, [r7, #20]
 800075e:	f016 ffd2 	bl	8017706 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8000762:	6a3a      	ldr	r2, [r7, #32]
 8000764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000766:	4413      	add	r3, r2
 8000768:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 800076a:	68ba      	ldr	r2, [r7, #8]
 800076c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800076e:	4413      	add	r3, r2
 8000770:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8000772:	687a      	ldr	r2, [r7, #4]
 8000774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000776:	1ad3      	subs	r3, r2, r3
 8000778:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 800077a:	69fa      	ldr	r2, [r7, #28]
 800077c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800077e:	4413      	add	r3, r2
 8000780:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	689b      	ldr	r3, [r3, #8]
 8000786:	69fa      	ldr	r2, [r7, #28]
 8000788:	429a      	cmp	r2, r3
 800078a:	d101      	bne.n	8000790 <_WriteBlocking+0xa0>
      WrOff = 0u;
 800078c:	2300      	movs	r3, #0
 800078e:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8000790:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	69fa      	ldr	r2, [r7, #28]
 8000798:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	2b00      	cmp	r3, #0
 800079e:	d1b2      	bne.n	8000706 <_WriteBlocking+0x16>
  return NumBytesWritten;
 80007a0:	6a3b      	ldr	r3, [r7, #32]
}
 80007a2:	4618      	mov	r0, r3
 80007a4:	3728      	adds	r7, #40	@ 0x28
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}

080007aa <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 80007aa:	b580      	push	{r7, lr}
 80007ac:	b088      	sub	sp, #32
 80007ae:	af00      	add	r7, sp, #0
 80007b0:	60f8      	str	r0, [r7, #12]
 80007b2:	60b9      	str	r1, [r7, #8]
 80007b4:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	68db      	ldr	r3, [r3, #12]
 80007ba:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	689a      	ldr	r2, [r3, #8]
 80007c0:	69fb      	ldr	r3, [r7, #28]
 80007c2:	1ad3      	subs	r3, r2, r3
 80007c4:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 80007c6:	69ba      	ldr	r2, [r7, #24]
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	429a      	cmp	r2, r3
 80007cc:	d911      	bls.n	80007f2 <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80007ce:	68fb      	ldr	r3, [r7, #12]
 80007d0:	685a      	ldr	r2, [r3, #4]
 80007d2:	69fb      	ldr	r3, [r7, #28]
 80007d4:	4413      	add	r3, r2
 80007d6:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 80007d8:	687a      	ldr	r2, [r7, #4]
 80007da:	68b9      	ldr	r1, [r7, #8]
 80007dc:	6938      	ldr	r0, [r7, #16]
 80007de:	f016 ff92 	bl	8017706 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80007e2:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 80007e6:	69fa      	ldr	r2, [r7, #28]
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	441a      	add	r2, r3
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 80007f0:	e01f      	b.n	8000832 <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 80007f2:	69bb      	ldr	r3, [r7, #24]
 80007f4:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	685a      	ldr	r2, [r3, #4]
 80007fa:	69fb      	ldr	r3, [r7, #28]
 80007fc:	4413      	add	r3, r2
 80007fe:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8000800:	697a      	ldr	r2, [r7, #20]
 8000802:	68b9      	ldr	r1, [r7, #8]
 8000804:	6938      	ldr	r0, [r7, #16]
 8000806:	f016 ff7e 	bl	8017706 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 800080a:	687a      	ldr	r2, [r7, #4]
 800080c:	69bb      	ldr	r3, [r7, #24]
 800080e:	1ad3      	subs	r3, r2, r3
 8000810:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8000812:	68fb      	ldr	r3, [r7, #12]
 8000814:	685b      	ldr	r3, [r3, #4]
 8000816:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8000818:	68ba      	ldr	r2, [r7, #8]
 800081a:	69bb      	ldr	r3, [r7, #24]
 800081c:	4413      	add	r3, r2
 800081e:	697a      	ldr	r2, [r7, #20]
 8000820:	4619      	mov	r1, r3
 8000822:	6938      	ldr	r0, [r7, #16]
 8000824:	f016 ff6f 	bl	8017706 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8000828:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	697a      	ldr	r2, [r7, #20]
 8000830:	60da      	str	r2, [r3, #12]
}
 8000832:	bf00      	nop
 8000834:	3720      	adds	r7, #32
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}

0800083a <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 800083a:	b480      	push	{r7}
 800083c:	b087      	sub	sp, #28
 800083e:	af00      	add	r7, sp, #0
 8000840:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	691b      	ldr	r3, [r3, #16]
 8000846:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	68db      	ldr	r3, [r3, #12]
 800084c:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 800084e:	693a      	ldr	r2, [r7, #16]
 8000850:	68fb      	ldr	r3, [r7, #12]
 8000852:	429a      	cmp	r2, r3
 8000854:	d808      	bhi.n	8000868 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	689a      	ldr	r2, [r3, #8]
 800085a:	68fb      	ldr	r3, [r7, #12]
 800085c:	1ad2      	subs	r2, r2, r3
 800085e:	693b      	ldr	r3, [r7, #16]
 8000860:	4413      	add	r3, r2
 8000862:	3b01      	subs	r3, #1
 8000864:	617b      	str	r3, [r7, #20]
 8000866:	e004      	b.n	8000872 <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8000868:	693a      	ldr	r2, [r7, #16]
 800086a:	68fb      	ldr	r3, [r7, #12]
 800086c:	1ad3      	subs	r3, r2, r3
 800086e:	3b01      	subs	r3, #1
 8000870:	617b      	str	r3, [r7, #20]
  }
  return r;
 8000872:	697b      	ldr	r3, [r7, #20]
}
 8000874:	4618      	mov	r0, r3
 8000876:	371c      	adds	r7, #28
 8000878:	46bd      	mov	sp, r7
 800087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087e:	4770      	bx	lr

08000880 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8000880:	b580      	push	{r7, lr}
 8000882:	b088      	sub	sp, #32
 8000884:	af00      	add	r7, sp, #0
 8000886:	60f8      	str	r0, [r7, #12]
 8000888:	60b9      	str	r1, [r7, #8]
 800088a:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 800088c:	68bb      	ldr	r3, [r7, #8]
 800088e:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	1c5a      	adds	r2, r3, #1
 8000894:	4613      	mov	r3, r2
 8000896:	005b      	lsls	r3, r3, #1
 8000898:	4413      	add	r3, r2
 800089a:	00db      	lsls	r3, r3, #3
 800089c:	4a1f      	ldr	r2, [pc, #124]	@ (800091c <SEGGER_RTT_WriteNoLock+0x9c>)
 800089e:	4413      	add	r3, r2
 80008a0:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 80008a2:	697b      	ldr	r3, [r7, #20]
 80008a4:	695b      	ldr	r3, [r3, #20]
 80008a6:	2b02      	cmp	r3, #2
 80008a8:	d029      	beq.n	80008fe <SEGGER_RTT_WriteNoLock+0x7e>
 80008aa:	2b02      	cmp	r3, #2
 80008ac:	d82e      	bhi.n	800090c <SEGGER_RTT_WriteNoLock+0x8c>
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d002      	beq.n	80008b8 <SEGGER_RTT_WriteNoLock+0x38>
 80008b2:	2b01      	cmp	r3, #1
 80008b4:	d013      	beq.n	80008de <SEGGER_RTT_WriteNoLock+0x5e>
 80008b6:	e029      	b.n	800090c <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80008b8:	6978      	ldr	r0, [r7, #20]
 80008ba:	f7ff ffbe 	bl	800083a <_GetAvailWriteSpace>
 80008be:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 80008c0:	693a      	ldr	r2, [r7, #16]
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	429a      	cmp	r2, r3
 80008c6:	d202      	bcs.n	80008ce <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 80008c8:	2300      	movs	r3, #0
 80008ca:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 80008cc:	e021      	b.n	8000912 <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 80008d2:	687a      	ldr	r2, [r7, #4]
 80008d4:	69b9      	ldr	r1, [r7, #24]
 80008d6:	6978      	ldr	r0, [r7, #20]
 80008d8:	f7ff ff67 	bl	80007aa <_WriteNoCheck>
    break;
 80008dc:	e019      	b.n	8000912 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80008de:	6978      	ldr	r0, [r7, #20]
 80008e0:	f7ff ffab 	bl	800083a <_GetAvailWriteSpace>
 80008e4:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 80008e6:	687a      	ldr	r2, [r7, #4]
 80008e8:	693b      	ldr	r3, [r7, #16]
 80008ea:	4293      	cmp	r3, r2
 80008ec:	bf28      	it	cs
 80008ee:	4613      	movcs	r3, r2
 80008f0:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 80008f2:	69fa      	ldr	r2, [r7, #28]
 80008f4:	69b9      	ldr	r1, [r7, #24]
 80008f6:	6978      	ldr	r0, [r7, #20]
 80008f8:	f7ff ff57 	bl	80007aa <_WriteNoCheck>
    break;
 80008fc:	e009      	b.n	8000912 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 80008fe:	687a      	ldr	r2, [r7, #4]
 8000900:	69b9      	ldr	r1, [r7, #24]
 8000902:	6978      	ldr	r0, [r7, #20]
 8000904:	f7ff fef4 	bl	80006f0 <_WriteBlocking>
 8000908:	61f8      	str	r0, [r7, #28]
    break;
 800090a:	e002      	b.n	8000912 <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 800090c:	2300      	movs	r3, #0
 800090e:	61fb      	str	r3, [r7, #28]
    break;
 8000910:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8000912:	69fb      	ldr	r3, [r7, #28]
}
 8000914:	4618      	mov	r0, r3
 8000916:	3720      	adds	r7, #32
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}
 800091c:	2000031c 	.word	0x2000031c

08000920 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8000920:	b580      	push	{r7, lr}
 8000922:	b088      	sub	sp, #32
 8000924:	af00      	add	r7, sp, #0
 8000926:	60f8      	str	r0, [r7, #12]
 8000928:	60b9      	str	r1, [r7, #8]
 800092a:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 800092c:	4b0e      	ldr	r3, [pc, #56]	@ (8000968 <SEGGER_RTT_Write+0x48>)
 800092e:	61fb      	str	r3, [r7, #28]
 8000930:	69fb      	ldr	r3, [r7, #28]
 8000932:	781b      	ldrb	r3, [r3, #0]
 8000934:	b2db      	uxtb	r3, r3
 8000936:	2b53      	cmp	r3, #83	@ 0x53
 8000938:	d001      	beq.n	800093e <SEGGER_RTT_Write+0x1e>
 800093a:	f7ff fe7f 	bl	800063c <_DoInit>
  SEGGER_RTT_LOCK();
 800093e:	f3ef 8311 	mrs	r3, BASEPRI
 8000942:	f04f 0120 	mov.w	r1, #32
 8000946:	f381 8811 	msr	BASEPRI, r1
 800094a:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 800094c:	687a      	ldr	r2, [r7, #4]
 800094e:	68b9      	ldr	r1, [r7, #8]
 8000950:	68f8      	ldr	r0, [r7, #12]
 8000952:	f7ff ff95 	bl	8000880 <SEGGER_RTT_WriteNoLock>
 8000956:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8000958:	69bb      	ldr	r3, [r7, #24]
 800095a:	f383 8811 	msr	BASEPRI, r3
  return Status;
 800095e:	697b      	ldr	r3, [r7, #20]
}
 8000960:	4618      	mov	r0, r3
 8000962:	3720      	adds	r7, #32
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}
 8000968:	2000031c 	.word	0x2000031c

0800096c <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 800096c:	b580      	push	{r7, lr}
 800096e:	b084      	sub	sp, #16
 8000970:	af00      	add	r7, sp, #0
 8000972:	60f8      	str	r0, [r7, #12]
 8000974:	60b9      	str	r1, [r7, #8]
 8000976:	607a      	str	r2, [r7, #4]
 8000978:	603b      	str	r3, [r7, #0]
  (void) file;  /* Not used, avoid warning */
  (void) r;     /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 800097a:	683a      	ldr	r2, [r7, #0]
 800097c:	6879      	ldr	r1, [r7, #4]
 800097e:	2000      	movs	r0, #0
 8000980:	f7ff ffce 	bl	8000920 <SEGGER_RTT_Write>
  return len;
 8000984:	683b      	ldr	r3, [r7, #0]
}
 8000986:	4618      	mov	r0, r3
 8000988:	3710      	adds	r7, #16
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}

0800098e <_StoreChar>:
*/
/*********************************************************************
*
*       _StoreChar
*/
static void _StoreChar(SEGGER_RTT_PRINTF_DESC * p, char c) {
 800098e:	b580      	push	{r7, lr}
 8000990:	b084      	sub	sp, #16
 8000992:	af00      	add	r7, sp, #0
 8000994:	6078      	str	r0, [r7, #4]
 8000996:	460b      	mov	r3, r1
 8000998:	70fb      	strb	r3, [r7, #3]
  unsigned Cnt;

  Cnt = p->Cnt;
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	689b      	ldr	r3, [r3, #8]
 800099e:	60fb      	str	r3, [r7, #12]
  if ((Cnt + 1u) <= p->BufferSize) {
 80009a0:	68fb      	ldr	r3, [r7, #12]
 80009a2:	1c5a      	adds	r2, r3, #1
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	685b      	ldr	r3, [r3, #4]
 80009a8:	429a      	cmp	r2, r3
 80009aa:	d80e      	bhi.n	80009ca <_StoreChar+0x3c>
    *(p->pBuffer + Cnt) = c;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	4413      	add	r3, r2
 80009b4:	78fa      	ldrb	r2, [r7, #3]
 80009b6:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	1c5a      	adds	r2, r3, #1
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	609a      	str	r2, [r3, #8]
    p->ReturnValue++;
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	68db      	ldr	r3, [r3, #12]
 80009c4:	1c5a      	adds	r2, r3, #1
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	60da      	str	r2, [r3, #12]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == p->BufferSize) {
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	689a      	ldr	r2, [r3, #8]
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	685b      	ldr	r3, [r3, #4]
 80009d2:	429a      	cmp	r2, r3
 80009d4:	d115      	bne.n	8000a02 <_StoreChar+0x74>
    if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	6918      	ldr	r0, [r3, #16]
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	6819      	ldr	r1, [r3, #0]
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	689b      	ldr	r3, [r3, #8]
 80009e2:	461a      	mov	r2, r3
 80009e4:	f7ff ff9c 	bl	8000920 <SEGGER_RTT_Write>
 80009e8:	4602      	mov	r2, r0
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	689b      	ldr	r3, [r3, #8]
 80009ee:	429a      	cmp	r2, r3
 80009f0:	d004      	beq.n	80009fc <_StoreChar+0x6e>
      p->ReturnValue = -1;
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	f04f 32ff 	mov.w	r2, #4294967295
 80009f8:	60da      	str	r2, [r3, #12]
    } else {
      p->Cnt = 0u;
    }
  }
}
 80009fa:	e002      	b.n	8000a02 <_StoreChar+0x74>
      p->Cnt = 0u;
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	2200      	movs	r2, #0
 8000a00:	609a      	str	r2, [r3, #8]
}
 8000a02:	bf00      	nop
 8000a04:	3710      	adds	r7, #16
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
	...

08000a0c <_PrintUnsigned>:

/*********************************************************************
*
*       _PrintUnsigned
*/
static void _PrintUnsigned(SEGGER_RTT_PRINTF_DESC * pBufferDesc, unsigned v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b08a      	sub	sp, #40	@ 0x28
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	60f8      	str	r0, [r7, #12]
 8000a14:	60b9      	str	r1, [r7, #8]
 8000a16:	607a      	str	r2, [r7, #4]
 8000a18:	603b      	str	r3, [r7, #0]
  unsigned Digit;
  unsigned Number;
  unsigned Width;
  char c;

  Number = v;
 8000a1a:	68bb      	ldr	r3, [r7, #8]
 8000a1c:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 8000a1e:	2301      	movs	r3, #1
 8000a20:	627b      	str	r3, [r7, #36]	@ 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 8000a22:	2301      	movs	r3, #1
 8000a24:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8000a26:	e007      	b.n	8000a38 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 8000a28:	6a3a      	ldr	r2, [r7, #32]
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a30:	623b      	str	r3, [r7, #32]
    Width++;
 8000a32:	69fb      	ldr	r3, [r7, #28]
 8000a34:	3301      	adds	r3, #1
 8000a36:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8000a38:	6a3a      	ldr	r2, [r7, #32]
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	d2f3      	bcs.n	8000a28 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 8000a40:	683a      	ldr	r2, [r7, #0]
 8000a42:	69fb      	ldr	r3, [r7, #28]
 8000a44:	429a      	cmp	r2, r3
 8000a46:	d901      	bls.n	8000a4c <_PrintUnsigned+0x40>
    Width = NumDigits;
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8000a4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a4e:	f003 0301 	and.w	r3, r3, #1
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d125      	bne.n	8000aa2 <_PrintUnsigned+0x96>
    if (FieldWidth != 0u) {
 8000a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d022      	beq.n	8000aa2 <_PrintUnsigned+0x96>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8000a5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a5e:	f003 0302 	and.w	r3, r3, #2
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d005      	beq.n	8000a72 <_PrintUnsigned+0x66>
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d102      	bne.n	8000a72 <_PrintUnsigned+0x66>
        c = '0';
 8000a6c:	2330      	movs	r3, #48	@ 0x30
 8000a6e:	76fb      	strb	r3, [r7, #27]
 8000a70:	e001      	b.n	8000a76 <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 8000a72:	2320      	movs	r3, #32
 8000a74:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000a76:	e00b      	b.n	8000a90 <_PrintUnsigned+0x84>
        FieldWidth--;
 8000a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a7a:	3b01      	subs	r3, #1
 8000a7c:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, c);
 8000a7e:	7efb      	ldrb	r3, [r7, #27]
 8000a80:	4619      	mov	r1, r3
 8000a82:	68f8      	ldr	r0, [r7, #12]
 8000a84:	f7ff ff83 	bl	800098e <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	68db      	ldr	r3, [r3, #12]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	db07      	blt.n	8000aa0 <_PrintUnsigned+0x94>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d005      	beq.n	8000aa2 <_PrintUnsigned+0x96>
 8000a96:	69fa      	ldr	r2, [r7, #28]
 8000a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a9a:	429a      	cmp	r2, r3
 8000a9c:	d3ec      	bcc.n	8000a78 <_PrintUnsigned+0x6c>
 8000a9e:	e000      	b.n	8000aa2 <_PrintUnsigned+0x96>
          break;
 8000aa0:	bf00      	nop
        }
      }
    }
  }
  if (pBufferDesc->ReturnValue >= 0) {
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	68db      	ldr	r3, [r3, #12]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	db55      	blt.n	8000b56 <_PrintUnsigned+0x14a>
    // Compute Digit.
    // Loop until Digit has the value of the highest digit required.
    // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
    //
    while (1) {
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	2b01      	cmp	r3, #1
 8000aae:	d903      	bls.n	8000ab8 <_PrintUnsigned+0xac>
        NumDigits--;
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	3b01      	subs	r3, #1
 8000ab4:	603b      	str	r3, [r7, #0]
 8000ab6:	e009      	b.n	8000acc <_PrintUnsigned+0xc0>
      } else {
        Div = v / Digit;
 8000ab8:	68ba      	ldr	r2, [r7, #8]
 8000aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000abc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ac0:	617b      	str	r3, [r7, #20]
        if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 8000ac2:	697a      	ldr	r2, [r7, #20]
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	429a      	cmp	r2, r3
 8000ac8:	d200      	bcs.n	8000acc <_PrintUnsigned+0xc0>
          break;
 8000aca:	e005      	b.n	8000ad8 <_PrintUnsigned+0xcc>
        }
      }
      Digit *= Base;
 8000acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ace:	687a      	ldr	r2, [r7, #4]
 8000ad0:	fb02 f303 	mul.w	r3, r2, r3
 8000ad4:	627b      	str	r3, [r7, #36]	@ 0x24
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8000ad6:	e7e8      	b.n	8000aaa <_PrintUnsigned+0x9e>
    }
    //
    // Output digits
    //
    do {
      Div = v / Digit;
 8000ad8:	68ba      	ldr	r2, [r7, #8]
 8000ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000adc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ae0:	617b      	str	r3, [r7, #20]
      v -= Div * Digit;
 8000ae2:	697b      	ldr	r3, [r7, #20]
 8000ae4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ae6:	fb02 f303 	mul.w	r3, r2, r3
 8000aea:	68ba      	ldr	r2, [r7, #8]
 8000aec:	1ad3      	subs	r3, r2, r3
 8000aee:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, _aV2C[Div]);
 8000af0:	4a1b      	ldr	r2, [pc, #108]	@ (8000b60 <_PrintUnsigned+0x154>)
 8000af2:	697b      	ldr	r3, [r7, #20]
 8000af4:	4413      	add	r3, r2
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	4619      	mov	r1, r3
 8000afa:	68f8      	ldr	r0, [r7, #12]
 8000afc:	f7ff ff47 	bl	800098e <_StoreChar>
      if (pBufferDesc->ReturnValue < 0) {
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	68db      	ldr	r3, [r3, #12]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	db08      	blt.n	8000b1a <_PrintUnsigned+0x10e>
        break;
      }
      Digit /= Base;
 8000b08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b10:	627b      	str	r3, [r7, #36]	@ 0x24
    } while (Digit);
 8000b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d1df      	bne.n	8000ad8 <_PrintUnsigned+0xcc>
 8000b18:	e000      	b.n	8000b1c <_PrintUnsigned+0x110>
        break;
 8000b1a:	bf00      	nop
    //
    // Print trailing spaces if necessary
    //
    if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8000b1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b1e:	f003 0301 	and.w	r3, r3, #1
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d017      	beq.n	8000b56 <_PrintUnsigned+0x14a>
      if (FieldWidth != 0u) {
 8000b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d014      	beq.n	8000b56 <_PrintUnsigned+0x14a>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000b2c:	e00a      	b.n	8000b44 <_PrintUnsigned+0x138>
          FieldWidth--;
 8000b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b30:	3b01      	subs	r3, #1
 8000b32:	633b      	str	r3, [r7, #48]	@ 0x30
          _StoreChar(pBufferDesc, ' ');
 8000b34:	2120      	movs	r1, #32
 8000b36:	68f8      	ldr	r0, [r7, #12]
 8000b38:	f7ff ff29 	bl	800098e <_StoreChar>
          if (pBufferDesc->ReturnValue < 0) {
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	68db      	ldr	r3, [r3, #12]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	db07      	blt.n	8000b54 <_PrintUnsigned+0x148>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d005      	beq.n	8000b56 <_PrintUnsigned+0x14a>
 8000b4a:	69fa      	ldr	r2, [r7, #28]
 8000b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b4e:	429a      	cmp	r2, r3
 8000b50:	d3ed      	bcc.n	8000b2e <_PrintUnsigned+0x122>
          }
        }
      }
    }
  }
}
 8000b52:	e000      	b.n	8000b56 <_PrintUnsigned+0x14a>
            break;
 8000b54:	bf00      	nop
}
 8000b56:	bf00      	nop
 8000b58:	3728      	adds	r7, #40	@ 0x28
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	08018850 	.word	0x08018850

08000b64 <_PrintInt>:

/*********************************************************************
*
*       _PrintInt
*/
static void _PrintInt(SEGGER_RTT_PRINTF_DESC * pBufferDesc, int v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b088      	sub	sp, #32
 8000b68:	af02      	add	r7, sp, #8
 8000b6a:	60f8      	str	r0, [r7, #12]
 8000b6c:	60b9      	str	r1, [r7, #8]
 8000b6e:	607a      	str	r2, [r7, #4]
 8000b70:	603b      	str	r3, [r7, #0]
  unsigned Width;
  int Number;

  Number = (v < 0) ? -v : v;
 8000b72:	68bb      	ldr	r3, [r7, #8]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	bfb8      	it	lt
 8000b78:	425b      	neglt	r3, r3
 8000b7a:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8000b80:	e007      	b.n	8000b92 <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	693a      	ldr	r2, [r7, #16]
 8000b86:	fb92 f3f3 	sdiv	r3, r2, r3
 8000b8a:	613b      	str	r3, [r7, #16]
    Width++;
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	3301      	adds	r3, #1
 8000b90:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	693a      	ldr	r2, [r7, #16]
 8000b96:	429a      	cmp	r2, r3
 8000b98:	daf3      	bge.n	8000b82 <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 8000b9a:	683a      	ldr	r2, [r7, #0]
 8000b9c:	697b      	ldr	r3, [r7, #20]
 8000b9e:	429a      	cmp	r2, r3
 8000ba0:	d901      	bls.n	8000ba6 <_PrintInt+0x42>
    Width = NumDigits;
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 8000ba6:	6a3b      	ldr	r3, [r7, #32]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d00a      	beq.n	8000bc2 <_PrintInt+0x5e>
 8000bac:	68bb      	ldr	r3, [r7, #8]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	db04      	blt.n	8000bbc <_PrintInt+0x58>
 8000bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bb4:	f003 0304 	and.w	r3, r3, #4
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d002      	beq.n	8000bc2 <_PrintInt+0x5e>
    FieldWidth--;
 8000bbc:	6a3b      	ldr	r3, [r7, #32]
 8000bbe:	3b01      	subs	r3, #1
 8000bc0:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 8000bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bc4:	f003 0302 	and.w	r3, r3, #2
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d002      	beq.n	8000bd2 <_PrintInt+0x6e>
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d01c      	beq.n	8000c0c <_PrintInt+0xa8>
 8000bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bd4:	f003 0301 	and.w	r3, r3, #1
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d117      	bne.n	8000c0c <_PrintInt+0xa8>
    if (FieldWidth != 0u) {
 8000bdc:	6a3b      	ldr	r3, [r7, #32]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d014      	beq.n	8000c0c <_PrintInt+0xa8>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000be2:	e00a      	b.n	8000bfa <_PrintInt+0x96>
        FieldWidth--;
 8000be4:	6a3b      	ldr	r3, [r7, #32]
 8000be6:	3b01      	subs	r3, #1
 8000be8:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 8000bea:	2120      	movs	r1, #32
 8000bec:	68f8      	ldr	r0, [r7, #12]
 8000bee:	f7ff fece 	bl	800098e <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	68db      	ldr	r3, [r3, #12]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	db07      	blt.n	8000c0a <_PrintInt+0xa6>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000bfa:	6a3b      	ldr	r3, [r7, #32]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d005      	beq.n	8000c0c <_PrintInt+0xa8>
 8000c00:	697a      	ldr	r2, [r7, #20]
 8000c02:	6a3b      	ldr	r3, [r7, #32]
 8000c04:	429a      	cmp	r2, r3
 8000c06:	d3ed      	bcc.n	8000be4 <_PrintInt+0x80>
 8000c08:	e000      	b.n	8000c0c <_PrintInt+0xa8>
          break;
 8000c0a:	bf00      	nop
    }
  }
  //
  // Print sign if necessary
  //
  if (pBufferDesc->ReturnValue >= 0) {
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	68db      	ldr	r3, [r3, #12]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	db4a      	blt.n	8000caa <_PrintInt+0x146>
    if (v < 0) {
 8000c14:	68bb      	ldr	r3, [r7, #8]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	da07      	bge.n	8000c2a <_PrintInt+0xc6>
      v = -v;
 8000c1a:	68bb      	ldr	r3, [r7, #8]
 8000c1c:	425b      	negs	r3, r3
 8000c1e:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, '-');
 8000c20:	212d      	movs	r1, #45	@ 0x2d
 8000c22:	68f8      	ldr	r0, [r7, #12]
 8000c24:	f7ff feb3 	bl	800098e <_StoreChar>
 8000c28:	e008      	b.n	8000c3c <_PrintInt+0xd8>
    } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 8000c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c2c:	f003 0304 	and.w	r3, r3, #4
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d003      	beq.n	8000c3c <_PrintInt+0xd8>
      _StoreChar(pBufferDesc, '+');
 8000c34:	212b      	movs	r1, #43	@ 0x2b
 8000c36:	68f8      	ldr	r0, [r7, #12]
 8000c38:	f7ff fea9 	bl	800098e <_StoreChar>
    } else {

    }
    if (pBufferDesc->ReturnValue >= 0) {
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	68db      	ldr	r3, [r3, #12]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	db32      	blt.n	8000caa <_PrintInt+0x146>
      //
      // Print leading zeros if necessary
      //
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8000c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c46:	f003 0302 	and.w	r3, r3, #2
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d01f      	beq.n	8000c8e <_PrintInt+0x12a>
 8000c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c50:	f003 0301 	and.w	r3, r3, #1
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d11a      	bne.n	8000c8e <_PrintInt+0x12a>
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d117      	bne.n	8000c8e <_PrintInt+0x12a>
        if (FieldWidth != 0u) {
 8000c5e:	6a3b      	ldr	r3, [r7, #32]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d014      	beq.n	8000c8e <_PrintInt+0x12a>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000c64:	e00a      	b.n	8000c7c <_PrintInt+0x118>
            FieldWidth--;
 8000c66:	6a3b      	ldr	r3, [r7, #32]
 8000c68:	3b01      	subs	r3, #1
 8000c6a:	623b      	str	r3, [r7, #32]
            _StoreChar(pBufferDesc, '0');
 8000c6c:	2130      	movs	r1, #48	@ 0x30
 8000c6e:	68f8      	ldr	r0, [r7, #12]
 8000c70:	f7ff fe8d 	bl	800098e <_StoreChar>
            if (pBufferDesc->ReturnValue < 0) {
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	68db      	ldr	r3, [r3, #12]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	db07      	blt.n	8000c8c <_PrintInt+0x128>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000c7c:	6a3b      	ldr	r3, [r7, #32]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d005      	beq.n	8000c8e <_PrintInt+0x12a>
 8000c82:	697a      	ldr	r2, [r7, #20]
 8000c84:	6a3b      	ldr	r3, [r7, #32]
 8000c86:	429a      	cmp	r2, r3
 8000c88:	d3ed      	bcc.n	8000c66 <_PrintInt+0x102>
 8000c8a:	e000      	b.n	8000c8e <_PrintInt+0x12a>
              break;
 8000c8c:	bf00      	nop
            }
          }
        }
      }
      if (pBufferDesc->ReturnValue >= 0) {
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	68db      	ldr	r3, [r3, #12]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	db09      	blt.n	8000caa <_PrintInt+0x146>
        //
        // Print number without sign
        //
        _PrintUnsigned(pBufferDesc, (unsigned)v, Base, NumDigits, FieldWidth, FormatFlags);
 8000c96:	68b9      	ldr	r1, [r7, #8]
 8000c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c9a:	9301      	str	r3, [sp, #4]
 8000c9c:	6a3b      	ldr	r3, [r7, #32]
 8000c9e:	9300      	str	r3, [sp, #0]
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	687a      	ldr	r2, [r7, #4]
 8000ca4:	68f8      	ldr	r0, [r7, #12]
 8000ca6:	f7ff feb1 	bl	8000a0c <_PrintUnsigned>
      }
    }
  }
}
 8000caa:	bf00      	nop
 8000cac:	3718      	adds	r7, #24
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
	...

08000cb4 <SEGGER_RTT_vprintf>:
*
*  Return values
*    >= 0:  Number of bytes which have been stored in the "Up"-buffer.
*     < 0:  Error
*/
int SEGGER_RTT_vprintf(unsigned BufferIndex, const char * sFormat, va_list * pParamList) {
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b0a4      	sub	sp, #144	@ 0x90
 8000cb8:	af02      	add	r7, sp, #8
 8000cba:	60f8      	str	r0, [r7, #12]
 8000cbc:	60b9      	str	r1, [r7, #8]
 8000cbe:	607a      	str	r2, [r7, #4]
  unsigned Precision;
  unsigned FormatFlags;
  unsigned FieldWidth;
  char acBuffer[SEGGER_RTT_PRINTF_BUFFER_SIZE];

  BufferDesc.pBuffer        = acBuffer;
 8000cc0:	f107 0314 	add.w	r3, r7, #20
 8000cc4:	657b      	str	r3, [r7, #84]	@ 0x54
  BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
 8000cc6:	2340      	movs	r3, #64	@ 0x40
 8000cc8:	65bb      	str	r3, [r7, #88]	@ 0x58
  BufferDesc.Cnt            = 0u;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  BufferDesc.RTTBufferIndex = BufferIndex;
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	667b      	str	r3, [r7, #100]	@ 0x64
  BufferDesc.ReturnValue    = 0;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	663b      	str	r3, [r7, #96]	@ 0x60

  do {
    c = *sFormat;
 8000cd6:	68bb      	ldr	r3, [r7, #8]
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    sFormat++;
 8000cde:	68bb      	ldr	r3, [r7, #8]
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	60bb      	str	r3, [r7, #8]
    if (c == 0u) {
 8000ce4:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	f000 81d9 	beq.w	80010a0 <SEGGER_RTT_vprintf+0x3ec>
      break;
    }
    if (c == '%') {
 8000cee:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000cf2:	2b25      	cmp	r3, #37	@ 0x25
 8000cf4:	f040 81c7 	bne.w	8001086 <SEGGER_RTT_vprintf+0x3d2>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	677b      	str	r3, [r7, #116]	@ 0x74
      v = 1;
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
      do {
        c = *sFormat;
 8000d02:	68bb      	ldr	r3, [r7, #8]
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        switch (c) {
 8000d0a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000d0e:	3b23      	subs	r3, #35	@ 0x23
 8000d10:	2b0d      	cmp	r3, #13
 8000d12:	d83f      	bhi.n	8000d94 <SEGGER_RTT_vprintf+0xe0>
 8000d14:	a201      	add	r2, pc, #4	@ (adr r2, 8000d1c <SEGGER_RTT_vprintf+0x68>)
 8000d16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d1a:	bf00      	nop
 8000d1c:	08000d85 	.word	0x08000d85
 8000d20:	08000d95 	.word	0x08000d95
 8000d24:	08000d95 	.word	0x08000d95
 8000d28:	08000d95 	.word	0x08000d95
 8000d2c:	08000d95 	.word	0x08000d95
 8000d30:	08000d95 	.word	0x08000d95
 8000d34:	08000d95 	.word	0x08000d95
 8000d38:	08000d95 	.word	0x08000d95
 8000d3c:	08000d75 	.word	0x08000d75
 8000d40:	08000d95 	.word	0x08000d95
 8000d44:	08000d55 	.word	0x08000d55
 8000d48:	08000d95 	.word	0x08000d95
 8000d4c:	08000d95 	.word	0x08000d95
 8000d50:	08000d65 	.word	0x08000d65
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8000d54:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000d56:	f043 0301 	orr.w	r3, r3, #1
 8000d5a:	677b      	str	r3, [r7, #116]	@ 0x74
 8000d5c:	68bb      	ldr	r3, [r7, #8]
 8000d5e:	3301      	adds	r3, #1
 8000d60:	60bb      	str	r3, [r7, #8]
 8000d62:	e01b      	b.n	8000d9c <SEGGER_RTT_vprintf+0xe8>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8000d64:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000d66:	f043 0302 	orr.w	r3, r3, #2
 8000d6a:	677b      	str	r3, [r7, #116]	@ 0x74
 8000d6c:	68bb      	ldr	r3, [r7, #8]
 8000d6e:	3301      	adds	r3, #1
 8000d70:	60bb      	str	r3, [r7, #8]
 8000d72:	e013      	b.n	8000d9c <SEGGER_RTT_vprintf+0xe8>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8000d74:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000d76:	f043 0304 	orr.w	r3, r3, #4
 8000d7a:	677b      	str	r3, [r7, #116]	@ 0x74
 8000d7c:	68bb      	ldr	r3, [r7, #8]
 8000d7e:	3301      	adds	r3, #1
 8000d80:	60bb      	str	r3, [r7, #8]
 8000d82:	e00b      	b.n	8000d9c <SEGGER_RTT_vprintf+0xe8>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8000d84:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000d86:	f043 0308 	orr.w	r3, r3, #8
 8000d8a:	677b      	str	r3, [r7, #116]	@ 0x74
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	3301      	adds	r3, #1
 8000d90:	60bb      	str	r3, [r7, #8]
 8000d92:	e003      	b.n	8000d9c <SEGGER_RTT_vprintf+0xe8>
        default:  v = 0; break;
 8000d94:	2300      	movs	r3, #0
 8000d96:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8000d9a:	bf00      	nop
        }
      } while (v);
 8000d9c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d1ae      	bne.n	8000d02 <SEGGER_RTT_vprintf+0x4e>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8000da4:	2300      	movs	r3, #0
 8000da6:	673b      	str	r3, [r7, #112]	@ 0x70
      do {
        c = *sFormat;
 8000da8:	68bb      	ldr	r3, [r7, #8]
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        if ((c < '0') || (c > '9')) {
 8000db0:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000db4:	2b2f      	cmp	r3, #47	@ 0x2f
 8000db6:	d912      	bls.n	8000dde <SEGGER_RTT_vprintf+0x12a>
 8000db8:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000dbc:	2b39      	cmp	r3, #57	@ 0x39
 8000dbe:	d80e      	bhi.n	8000dde <SEGGER_RTT_vprintf+0x12a>
          break;
        }
        sFormat++;
 8000dc0:	68bb      	ldr	r3, [r7, #8]
 8000dc2:	3301      	adds	r3, #1
 8000dc4:	60bb      	str	r3, [r7, #8]
        FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
 8000dc6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8000dc8:	4613      	mov	r3, r2
 8000dca:	009b      	lsls	r3, r3, #2
 8000dcc:	4413      	add	r3, r2
 8000dce:	005b      	lsls	r3, r3, #1
 8000dd0:	461a      	mov	r2, r3
 8000dd2:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000dd6:	4413      	add	r3, r2
 8000dd8:	3b30      	subs	r3, #48	@ 0x30
 8000dda:	673b      	str	r3, [r7, #112]	@ 0x70
        c = *sFormat;
 8000ddc:	e7e4      	b.n	8000da8 <SEGGER_RTT_vprintf+0xf4>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      PrecisionSet = 0;
 8000dde:	2300      	movs	r3, #0
 8000de0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
      Precision = 0u;
 8000de4:	2300      	movs	r3, #0
 8000de6:	67bb      	str	r3, [r7, #120]	@ 0x78
      c = *sFormat;
 8000de8:	68bb      	ldr	r3, [r7, #8]
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      if (c == '.') {
 8000df0:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000df4:	2b2e      	cmp	r3, #46	@ 0x2e
 8000df6:	d132      	bne.n	8000e5e <SEGGER_RTT_vprintf+0x1aa>
        sFormat++;
 8000df8:	68bb      	ldr	r3, [r7, #8]
 8000dfa:	3301      	adds	r3, #1
 8000dfc:	60bb      	str	r3, [r7, #8]
        if (*sFormat == '*') {
 8000dfe:	68bb      	ldr	r3, [r7, #8]
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	2b2a      	cmp	r3, #42	@ 0x2a
 8000e04:	d10d      	bne.n	8000e22 <SEGGER_RTT_vprintf+0x16e>
          sFormat++;
 8000e06:	68bb      	ldr	r3, [r7, #8]
 8000e08:	3301      	adds	r3, #1
 8000e0a:	60bb      	str	r3, [r7, #8]
          PrecisionSet = 1;
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
          Precision = va_arg(*pParamList, int);
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	1d19      	adds	r1, r3, #4
 8000e18:	687a      	ldr	r2, [r7, #4]
 8000e1a:	6011      	str	r1, [r2, #0]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8000e20:	e01d      	b.n	8000e5e <SEGGER_RTT_vprintf+0x1aa>
        } else {
          do {
            c = *sFormat;
 8000e22:	68bb      	ldr	r3, [r7, #8]
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
            if ((c < '0') || (c > '9')) {
 8000e2a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000e2e:	2b2f      	cmp	r3, #47	@ 0x2f
 8000e30:	d915      	bls.n	8000e5e <SEGGER_RTT_vprintf+0x1aa>
 8000e32:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000e36:	2b39      	cmp	r3, #57	@ 0x39
 8000e38:	d811      	bhi.n	8000e5e <SEGGER_RTT_vprintf+0x1aa>
              break;
            }
            PrecisionSet = 1;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
            sFormat++;
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	3301      	adds	r3, #1
 8000e44:	60bb      	str	r3, [r7, #8]
            Precision = Precision * 10u + ((unsigned)c - '0');
 8000e46:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8000e48:	4613      	mov	r3, r2
 8000e4a:	009b      	lsls	r3, r3, #2
 8000e4c:	4413      	add	r3, r2
 8000e4e:	005b      	lsls	r3, r3, #1
 8000e50:	461a      	mov	r2, r3
 8000e52:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000e56:	4413      	add	r3, r2
 8000e58:	3b30      	subs	r3, #48	@ 0x30
 8000e5a:	67bb      	str	r3, [r7, #120]	@ 0x78
            c = *sFormat;
 8000e5c:	e7e1      	b.n	8000e22 <SEGGER_RTT_vprintf+0x16e>
        }
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8000e5e:	68bb      	ldr	r3, [r7, #8]
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      do {
        if ((c == 'l') || (c == 'h')) {
 8000e66:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000e6a:	2b6c      	cmp	r3, #108	@ 0x6c
 8000e6c:	d003      	beq.n	8000e76 <SEGGER_RTT_vprintf+0x1c2>
 8000e6e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000e72:	2b68      	cmp	r3, #104	@ 0x68
 8000e74:	d107      	bne.n	8000e86 <SEGGER_RTT_vprintf+0x1d2>
          sFormat++;
 8000e76:	68bb      	ldr	r3, [r7, #8]
 8000e78:	3301      	adds	r3, #1
 8000e7a:	60bb      	str	r3, [r7, #8]
          c = *sFormat;
 8000e7c:	68bb      	ldr	r3, [r7, #8]
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        if ((c == 'l') || (c == 'h')) {
 8000e84:	e7ef      	b.n	8000e66 <SEGGER_RTT_vprintf+0x1b2>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8000e86:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000e8a:	2b25      	cmp	r3, #37	@ 0x25
 8000e8c:	f000 80ef 	beq.w	800106e <SEGGER_RTT_vprintf+0x3ba>
 8000e90:	2b25      	cmp	r3, #37	@ 0x25
 8000e92:	f2c0 80f3 	blt.w	800107c <SEGGER_RTT_vprintf+0x3c8>
 8000e96:	2b78      	cmp	r3, #120	@ 0x78
 8000e98:	f300 80f0 	bgt.w	800107c <SEGGER_RTT_vprintf+0x3c8>
 8000e9c:	2b58      	cmp	r3, #88	@ 0x58
 8000e9e:	f2c0 80ed 	blt.w	800107c <SEGGER_RTT_vprintf+0x3c8>
 8000ea2:	3b58      	subs	r3, #88	@ 0x58
 8000ea4:	2b20      	cmp	r3, #32
 8000ea6:	f200 80e9 	bhi.w	800107c <SEGGER_RTT_vprintf+0x3c8>
 8000eaa:	a201      	add	r2, pc, #4	@ (adr r2, 8000eb0 <SEGGER_RTT_vprintf+0x1fc>)
 8000eac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eb0:	08000fb3 	.word	0x08000fb3
 8000eb4:	0800107d 	.word	0x0800107d
 8000eb8:	0800107d 	.word	0x0800107d
 8000ebc:	0800107d 	.word	0x0800107d
 8000ec0:	0800107d 	.word	0x0800107d
 8000ec4:	0800107d 	.word	0x0800107d
 8000ec8:	0800107d 	.word	0x0800107d
 8000ecc:	0800107d 	.word	0x0800107d
 8000ed0:	0800107d 	.word	0x0800107d
 8000ed4:	0800107d 	.word	0x0800107d
 8000ed8:	0800107d 	.word	0x0800107d
 8000edc:	08000f35 	.word	0x08000f35
 8000ee0:	08000f5f 	.word	0x08000f5f
 8000ee4:	0800107d 	.word	0x0800107d
 8000ee8:	0800107d 	.word	0x0800107d
 8000eec:	0800107d 	.word	0x0800107d
 8000ef0:	0800107d 	.word	0x0800107d
 8000ef4:	0800107d 	.word	0x0800107d
 8000ef8:	0800107d 	.word	0x0800107d
 8000efc:	0800107d 	.word	0x0800107d
 8000f00:	0800107d 	.word	0x0800107d
 8000f04:	0800107d 	.word	0x0800107d
 8000f08:	0800107d 	.word	0x0800107d
 8000f0c:	0800107d 	.word	0x0800107d
 8000f10:	08001045 	.word	0x08001045
 8000f14:	0800107d 	.word	0x0800107d
 8000f18:	0800107d 	.word	0x0800107d
 8000f1c:	08000fdd 	.word	0x08000fdd
 8000f20:	0800107d 	.word	0x0800107d
 8000f24:	08000f89 	.word	0x08000f89
 8000f28:	0800107d 	.word	0x0800107d
 8000f2c:	0800107d 	.word	0x0800107d
 8000f30:	08000fb3 	.word	0x08000fb3
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	1d19      	adds	r1, r3, #4
 8000f3a:	687a      	ldr	r2, [r7, #4]
 8000f3c:	6011      	str	r1, [r2, #0]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        c0 = (char)v;
 8000f44:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000f48:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
        _StoreChar(&BufferDesc, c0);
 8000f4c:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8000f50:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f54:	4611      	mov	r1, r2
 8000f56:	4618      	mov	r0, r3
 8000f58:	f7ff fd19 	bl	800098e <_StoreChar>
        break;
 8000f5c:	e08f      	b.n	800107e <SEGGER_RTT_vprintf+0x3ca>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	1d19      	adds	r1, r3, #4
 8000f64:	687a      	ldr	r2, [r7, #4]
 8000f66:	6011      	str	r1, [r2, #0]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintInt(&BufferDesc, v, 10u, Precision, FieldWidth, FormatFlags);
 8000f6e:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8000f72:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000f74:	9301      	str	r3, [sp, #4]
 8000f76:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000f78:	9300      	str	r3, [sp, #0]
 8000f7a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000f7c:	220a      	movs	r2, #10
 8000f7e:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8000f82:	f7ff fdef 	bl	8000b64 <_PrintInt>
        break;
 8000f86:	e07a      	b.n	800107e <SEGGER_RTT_vprintf+0x3ca>
      case 'u':
        v = va_arg(*pParamList, int);
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	1d19      	adds	r1, r3, #4
 8000f8e:	687a      	ldr	r2, [r7, #4]
 8000f90:	6011      	str	r1, [r2, #0]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, Precision, FieldWidth, FormatFlags);
 8000f98:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8000f9c:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8000fa0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000fa2:	9301      	str	r3, [sp, #4]
 8000fa4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000fa6:	9300      	str	r3, [sp, #0]
 8000fa8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000faa:	220a      	movs	r2, #10
 8000fac:	f7ff fd2e 	bl	8000a0c <_PrintUnsigned>
        break;
 8000fb0:	e065      	b.n	800107e <SEGGER_RTT_vprintf+0x3ca>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	1d19      	adds	r1, r3, #4
 8000fb8:	687a      	ldr	r2, [r7, #4]
 8000fba:	6011      	str	r1, [r2, #0]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, Precision, FieldWidth, FormatFlags);
 8000fc2:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8000fc6:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8000fca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000fcc:	9301      	str	r3, [sp, #4]
 8000fce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000fd4:	2210      	movs	r2, #16
 8000fd6:	f7ff fd19 	bl	8000a0c <_PrintUnsigned>
        break;
 8000fda:	e050      	b.n	800107e <SEGGER_RTT_vprintf+0x3ca>
      case 's':
        {
          const char * s = va_arg(*pParamList, const char *);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	1d19      	adds	r1, r3, #4
 8000fe2:	687a      	ldr	r2, [r7, #4]
 8000fe4:	6011      	str	r1, [r2, #0]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	66fb      	str	r3, [r7, #108]	@ 0x6c
          if (s == NULL) {
 8000fea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d104      	bne.n	8000ffa <SEGGER_RTT_vprintf+0x346>
            s = "(NULL)";     // Print (NULL) instead of crashing or breaking, as it is more informative to the user.
 8000ff0:	4b37      	ldr	r3, [pc, #220]	@ (80010d0 <SEGGER_RTT_vprintf+0x41c>)
 8000ff2:	66fb      	str	r3, [r7, #108]	@ 0x6c
            PrecisionSet = 0; // Make sure (NULL) is printed, even when precision was set.
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
          }
          do {
            c = *s;
 8000ffa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
            s++;
 8001002:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001004:	3301      	adds	r3, #1
 8001006:	66fb      	str	r3, [r7, #108]	@ 0x6c
            if (c == '\0') {
 8001008:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800100c:	2b00      	cmp	r3, #0
 800100e:	d015      	beq.n	800103c <SEGGER_RTT_vprintf+0x388>
              break;
            }
            if ((PrecisionSet != 0) && (Precision == 0)) {
 8001010:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8001014:	2b00      	cmp	r3, #0
 8001016:	d002      	beq.n	800101e <SEGGER_RTT_vprintf+0x36a>
 8001018:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800101a:	2b00      	cmp	r3, #0
 800101c:	d010      	beq.n	8001040 <SEGGER_RTT_vprintf+0x38c>
              break;
            }
            _StoreChar(&BufferDesc, c);
 800101e:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8001022:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001026:	4611      	mov	r1, r2
 8001028:	4618      	mov	r0, r3
 800102a:	f7ff fcb0 	bl	800098e <_StoreChar>
            Precision--;
 800102e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001030:	3b01      	subs	r3, #1
 8001032:	67bb      	str	r3, [r7, #120]	@ 0x78
          } while (BufferDesc.ReturnValue >= 0);
 8001034:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001036:	2b00      	cmp	r3, #0
 8001038:	dadf      	bge.n	8000ffa <SEGGER_RTT_vprintf+0x346>
        }
        break;
 800103a:	e020      	b.n	800107e <SEGGER_RTT_vprintf+0x3ca>
              break;
 800103c:	bf00      	nop
 800103e:	e01e      	b.n	800107e <SEGGER_RTT_vprintf+0x3ca>
              break;
 8001040:	bf00      	nop
        break;
 8001042:	e01c      	b.n	800107e <SEGGER_RTT_vprintf+0x3ca>
      case 'p':
        v = va_arg(*pParamList, int);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	1d19      	adds	r1, r3, #4
 800104a:	687a      	ldr	r2, [r7, #4]
 800104c:	6011      	str	r1, [r2, #0]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 8001054:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8001058:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 800105c:	2300      	movs	r3, #0
 800105e:	9301      	str	r3, [sp, #4]
 8001060:	2308      	movs	r3, #8
 8001062:	9300      	str	r3, [sp, #0]
 8001064:	2308      	movs	r3, #8
 8001066:	2210      	movs	r2, #16
 8001068:	f7ff fcd0 	bl	8000a0c <_PrintUnsigned>
        break;
 800106c:	e007      	b.n	800107e <SEGGER_RTT_vprintf+0x3ca>
      case '%':
        _StoreChar(&BufferDesc, '%');
 800106e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001072:	2125      	movs	r1, #37	@ 0x25
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff fc8a 	bl	800098e <_StoreChar>
        break;
 800107a:	e000      	b.n	800107e <SEGGER_RTT_vprintf+0x3ca>
      default:
        break;
 800107c:	bf00      	nop
      }
      sFormat++;
 800107e:	68bb      	ldr	r3, [r7, #8]
 8001080:	3301      	adds	r3, #1
 8001082:	60bb      	str	r3, [r7, #8]
 8001084:	e007      	b.n	8001096 <SEGGER_RTT_vprintf+0x3e2>
    } else {
      _StoreChar(&BufferDesc, c);
 8001086:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 800108a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800108e:	4611      	mov	r1, r2
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff fc7c 	bl	800098e <_StoreChar>
    }
  } while (BufferDesc.ReturnValue >= 0);
 8001096:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001098:	2b00      	cmp	r3, #0
 800109a:	f6bf ae1c 	bge.w	8000cd6 <SEGGER_RTT_vprintf+0x22>
 800109e:	e000      	b.n	80010a2 <SEGGER_RTT_vprintf+0x3ee>
      break;
 80010a0:	bf00      	nop

  if (BufferDesc.ReturnValue > 0) {
 80010a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	dd0d      	ble.n	80010c4 <SEGGER_RTT_vprintf+0x410>
    //
    // Write remaining data, if any
    //
    if (BufferDesc.Cnt != 0u) {
 80010a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d006      	beq.n	80010bc <SEGGER_RTT_vprintf+0x408>
      SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
 80010ae:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80010b0:	f107 0314 	add.w	r3, r7, #20
 80010b4:	4619      	mov	r1, r3
 80010b6:	68f8      	ldr	r0, [r7, #12]
 80010b8:	f7ff fc32 	bl	8000920 <SEGGER_RTT_Write>
    }
    BufferDesc.ReturnValue += (int)BufferDesc.Cnt;
 80010bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80010be:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80010c0:	4413      	add	r3, r2
 80010c2:	663b      	str	r3, [r7, #96]	@ 0x60
  }
  return BufferDesc.ReturnValue;
 80010c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	3788      	adds	r7, #136	@ 0x88
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	0801869c 	.word	0x0801869c

080010d4 <SEGGER_RTT_printf>:
*          u: Print the argument as an unsigned integer
*          x: Print the argument as an hexadecimal integer
*          s: Print the string pointed to by the argument
*          p: Print the argument as an 8-digit hexadecimal integer. (Argument shall be a pointer to void.)
*/
int SEGGER_RTT_printf(unsigned BufferIndex, const char * sFormat, ...) {
 80010d4:	b40e      	push	{r1, r2, r3}
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b085      	sub	sp, #20
 80010da:	af00      	add	r7, sp, #0
 80010dc:	6078      	str	r0, [r7, #4]
  int r;
  va_list ParamList;

  va_start(ParamList, sFormat);
 80010de:	f107 0320 	add.w	r3, r7, #32
 80010e2:	60bb      	str	r3, [r7, #8]
  r = SEGGER_RTT_vprintf(BufferIndex, sFormat, &ParamList);
 80010e4:	f107 0308 	add.w	r3, r7, #8
 80010e8:	461a      	mov	r2, r3
 80010ea:	69f9      	ldr	r1, [r7, #28]
 80010ec:	6878      	ldr	r0, [r7, #4]
 80010ee:	f7ff fde1 	bl	8000cb4 <SEGGER_RTT_vprintf>
 80010f2:	60f8      	str	r0, [r7, #12]
  va_end(ParamList);
  return r;
 80010f4:	68fb      	ldr	r3, [r7, #12]
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	3714      	adds	r7, #20
 80010fa:	46bd      	mov	sp, r7
 80010fc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001100:	b003      	add	sp, #12
 8001102:	4770      	bx	lr

08001104 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001108:	4b1f      	ldr	r3, [pc, #124]	@ (8001188 <MX_ETH_Init+0x84>)
 800110a:	4a20      	ldr	r2, [pc, #128]	@ (800118c <MX_ETH_Init+0x88>)
 800110c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x02;
 800110e:	4b20      	ldr	r3, [pc, #128]	@ (8001190 <MX_ETH_Init+0x8c>)
 8001110:	2202      	movs	r2, #2
 8001112:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x00;
 8001114:	4b1e      	ldr	r3, [pc, #120]	@ (8001190 <MX_ETH_Init+0x8c>)
 8001116:	2200      	movs	r2, #0
 8001118:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0x00;
 800111a:	4b1d      	ldr	r3, [pc, #116]	@ (8001190 <MX_ETH_Init+0x8c>)
 800111c:	2200      	movs	r2, #0
 800111e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0xFA;
 8001120:	4b1b      	ldr	r3, [pc, #108]	@ (8001190 <MX_ETH_Init+0x8c>)
 8001122:	22fa      	movs	r2, #250	@ 0xfa
 8001124:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x15;
 8001126:	4b1a      	ldr	r3, [pc, #104]	@ (8001190 <MX_ETH_Init+0x8c>)
 8001128:	2215      	movs	r2, #21
 800112a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x47;
 800112c:	4b18      	ldr	r3, [pc, #96]	@ (8001190 <MX_ETH_Init+0x8c>)
 800112e:	2247      	movs	r2, #71	@ 0x47
 8001130:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001132:	4b15      	ldr	r3, [pc, #84]	@ (8001188 <MX_ETH_Init+0x84>)
 8001134:	4a16      	ldr	r2, [pc, #88]	@ (8001190 <MX_ETH_Init+0x8c>)
 8001136:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001138:	4b13      	ldr	r3, [pc, #76]	@ (8001188 <MX_ETH_Init+0x84>)
 800113a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800113e:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001140:	4b11      	ldr	r3, [pc, #68]	@ (8001188 <MX_ETH_Init+0x84>)
 8001142:	4a14      	ldr	r2, [pc, #80]	@ (8001194 <MX_ETH_Init+0x90>)
 8001144:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001146:	4b10      	ldr	r3, [pc, #64]	@ (8001188 <MX_ETH_Init+0x84>)
 8001148:	4a13      	ldr	r2, [pc, #76]	@ (8001198 <MX_ETH_Init+0x94>)
 800114a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800114c:	4b0e      	ldr	r3, [pc, #56]	@ (8001188 <MX_ETH_Init+0x84>)
 800114e:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8001152:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001154:	480c      	ldr	r0, [pc, #48]	@ (8001188 <MX_ETH_Init+0x84>)
 8001156:	f001 fa97 	bl	8002688 <HAL_ETH_Init>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001160:	f000 fb56 	bl	8001810 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001164:	2238      	movs	r2, #56	@ 0x38
 8001166:	2100      	movs	r1, #0
 8001168:	480c      	ldr	r0, [pc, #48]	@ (800119c <MX_ETH_Init+0x98>)
 800116a:	f016 f9f2 	bl	8017552 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800116e:	4b0b      	ldr	r3, [pc, #44]	@ (800119c <MX_ETH_Init+0x98>)
 8001170:	2221      	movs	r2, #33	@ 0x21
 8001172:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001174:	4b09      	ldr	r3, [pc, #36]	@ (800119c <MX_ETH_Init+0x98>)
 8001176:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800117a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800117c:	4b07      	ldr	r3, [pc, #28]	@ (800119c <MX_ETH_Init+0x98>)
 800117e:	2200      	movs	r2, #0
 8001180:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	2000080c 	.word	0x2000080c
 800118c:	40028000 	.word	0x40028000
 8001190:	200008bc 	.word	0x200008bc
 8001194:	2000011c 	.word	0x2000011c
 8001198:	2000007c 	.word	0x2000007c
 800119c:	200007d4 	.word	0x200007d4

080011a0 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b08e      	sub	sp, #56	@ 0x38
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	605a      	str	r2, [r3, #4]
 80011b2:	609a      	str	r2, [r3, #8]
 80011b4:	60da      	str	r2, [r3, #12]
 80011b6:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a4e      	ldr	r2, [pc, #312]	@ (80012f8 <HAL_ETH_MspInit+0x158>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	f040 8096 	bne.w	80012f0 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80011c4:	4b4d      	ldr	r3, [pc, #308]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 80011c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c8:	4a4c      	ldr	r2, [pc, #304]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 80011ca:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80011ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80011d0:	4b4a      	ldr	r3, [pc, #296]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 80011d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011d8:	623b      	str	r3, [r7, #32]
 80011da:	6a3b      	ldr	r3, [r7, #32]
 80011dc:	4b47      	ldr	r3, [pc, #284]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 80011de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e0:	4a46      	ldr	r2, [pc, #280]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 80011e2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80011e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80011e8:	4b44      	ldr	r3, [pc, #272]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 80011ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ec:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80011f0:	61fb      	str	r3, [r7, #28]
 80011f2:	69fb      	ldr	r3, [r7, #28]
 80011f4:	4b41      	ldr	r3, [pc, #260]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 80011f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f8:	4a40      	ldr	r2, [pc, #256]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 80011fa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80011fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001200:	4b3e      	ldr	r3, [pc, #248]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 8001202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001204:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001208:	61bb      	str	r3, [r7, #24]
 800120a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800120c:	4b3b      	ldr	r3, [pc, #236]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 800120e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001210:	4a3a      	ldr	r2, [pc, #232]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 8001212:	f043 0304 	orr.w	r3, r3, #4
 8001216:	6313      	str	r3, [r2, #48]	@ 0x30
 8001218:	4b38      	ldr	r3, [pc, #224]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 800121a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121c:	f003 0304 	and.w	r3, r3, #4
 8001220:	617b      	str	r3, [r7, #20]
 8001222:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001224:	4b35      	ldr	r3, [pc, #212]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 8001226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001228:	4a34      	ldr	r2, [pc, #208]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 800122a:	f043 0301 	orr.w	r3, r3, #1
 800122e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001230:	4b32      	ldr	r3, [pc, #200]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 8001232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001234:	f003 0301 	and.w	r3, r3, #1
 8001238:	613b      	str	r3, [r7, #16]
 800123a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800123c:	4b2f      	ldr	r3, [pc, #188]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 800123e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001240:	4a2e      	ldr	r2, [pc, #184]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 8001242:	f043 0302 	orr.w	r3, r3, #2
 8001246:	6313      	str	r3, [r2, #48]	@ 0x30
 8001248:	4b2c      	ldr	r3, [pc, #176]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 800124a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124c:	f003 0302 	and.w	r3, r3, #2
 8001250:	60fb      	str	r3, [r7, #12]
 8001252:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001254:	4b29      	ldr	r3, [pc, #164]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 8001256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001258:	4a28      	ldr	r2, [pc, #160]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 800125a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800125e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001260:	4b26      	ldr	r3, [pc, #152]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 8001262:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001264:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001268:	60bb      	str	r3, [r7, #8]
 800126a:	68bb      	ldr	r3, [r7, #8]
    PB0     ------> ETH_RXD2
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|GPIO_PIN_3|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800126c:	233a      	movs	r3, #58	@ 0x3a
 800126e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001270:	2302      	movs	r3, #2
 8001272:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001274:	2300      	movs	r3, #0
 8001276:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001278:	2303      	movs	r3, #3
 800127a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800127c:	230b      	movs	r3, #11
 800127e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001280:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001284:	4619      	mov	r1, r3
 8001286:	481e      	ldr	r0, [pc, #120]	@ (8001300 <HAL_ETH_MspInit+0x160>)
 8001288:	f002 fe7e 	bl	8003f88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|RMII_MDIO_Pin|GPIO_PIN_3|GPIO_PIN_7;
 800128c:	238e      	movs	r3, #142	@ 0x8e
 800128e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001290:	2302      	movs	r3, #2
 8001292:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001294:	2300      	movs	r3, #0
 8001296:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001298:	2303      	movs	r3, #3
 800129a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800129c:	230b      	movs	r3, #11
 800129e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012a4:	4619      	mov	r1, r3
 80012a6:	4817      	ldr	r0, [pc, #92]	@ (8001304 <HAL_ETH_MspInit+0x164>)
 80012a8:	f002 fe6e 	bl	8003f88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_13;
 80012ac:	f242 0301 	movw	r3, #8193	@ 0x2001
 80012b0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b2:	2302      	movs	r3, #2
 80012b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b6:	2300      	movs	r3, #0
 80012b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012ba:	2303      	movs	r3, #3
 80012bc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80012be:	230b      	movs	r3, #11
 80012c0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012c6:	4619      	mov	r1, r3
 80012c8:	480f      	ldr	r0, [pc, #60]	@ (8001308 <HAL_ETH_MspInit+0x168>)
 80012ca:	f002 fe5d 	bl	8003f88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80012ce:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80012d2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d4:	2302      	movs	r3, #2
 80012d6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d8:	2300      	movs	r3, #0
 80012da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012dc:	2303      	movs	r3, #3
 80012de:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80012e0:	230b      	movs	r3, #11
 80012e2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80012e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012e8:	4619      	mov	r1, r3
 80012ea:	4808      	ldr	r0, [pc, #32]	@ (800130c <HAL_ETH_MspInit+0x16c>)
 80012ec:	f002 fe4c 	bl	8003f88 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80012f0:	bf00      	nop
 80012f2:	3738      	adds	r7, #56	@ 0x38
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	40028000 	.word	0x40028000
 80012fc:	40023800 	.word	0x40023800
 8001300:	40020800 	.word	0x40020800
 8001304:	40020000 	.word	0x40020000
 8001308:	40020400 	.word	0x40020400
 800130c:	40021800 	.word	0x40021800

08001310 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001314:	4a04      	ldr	r2, [pc, #16]	@ (8001328 <MX_FREERTOS_Init+0x18>)
 8001316:	2100      	movs	r1, #0
 8001318:	4804      	ldr	r0, [pc, #16]	@ (800132c <MX_FREERTOS_Init+0x1c>)
 800131a:	f012 f949 	bl	80135b0 <osThreadNew>
 800131e:	4603      	mov	r3, r0
 8001320:	4a03      	ldr	r2, [pc, #12]	@ (8001330 <MX_FREERTOS_Init+0x20>)
 8001322:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001324:	bf00      	nop
 8001326:	bd80      	pop	{r7, pc}
 8001328:	08018860 	.word	0x08018860
 800132c:	08001335 	.word	0x08001335
 8001330:	200008c4 	.word	0x200008c4

08001334 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	 AppMain();
 800133c:	f000 fe80 	bl	8002040 <AppMain>
    osDelay(1);
 8001340:	2001      	movs	r0, #1
 8001342:	f012 f9db 	bl	80136fc <osDelay>
	 AppMain();
 8001346:	bf00      	nop
 8001348:	e7f8      	b.n	800133c <StartDefaultTask+0x8>
	...

0800134c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b08c      	sub	sp, #48	@ 0x30
 8001350:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001352:	f107 031c 	add.w	r3, r7, #28
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	605a      	str	r2, [r3, #4]
 800135c:	609a      	str	r2, [r3, #8]
 800135e:	60da      	str	r2, [r3, #12]
 8001360:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001362:	4b63      	ldr	r3, [pc, #396]	@ (80014f0 <MX_GPIO_Init+0x1a4>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001366:	4a62      	ldr	r2, [pc, #392]	@ (80014f0 <MX_GPIO_Init+0x1a4>)
 8001368:	f043 0304 	orr.w	r3, r3, #4
 800136c:	6313      	str	r3, [r2, #48]	@ 0x30
 800136e:	4b60      	ldr	r3, [pc, #384]	@ (80014f0 <MX_GPIO_Init+0x1a4>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001372:	f003 0304 	and.w	r3, r3, #4
 8001376:	61bb      	str	r3, [r7, #24]
 8001378:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800137a:	4b5d      	ldr	r3, [pc, #372]	@ (80014f0 <MX_GPIO_Init+0x1a4>)
 800137c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137e:	4a5c      	ldr	r2, [pc, #368]	@ (80014f0 <MX_GPIO_Init+0x1a4>)
 8001380:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001384:	6313      	str	r3, [r2, #48]	@ 0x30
 8001386:	4b5a      	ldr	r3, [pc, #360]	@ (80014f0 <MX_GPIO_Init+0x1a4>)
 8001388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800138e:	617b      	str	r3, [r7, #20]
 8001390:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001392:	4b57      	ldr	r3, [pc, #348]	@ (80014f0 <MX_GPIO_Init+0x1a4>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001396:	4a56      	ldr	r2, [pc, #344]	@ (80014f0 <MX_GPIO_Init+0x1a4>)
 8001398:	f043 0301 	orr.w	r3, r3, #1
 800139c:	6313      	str	r3, [r2, #48]	@ 0x30
 800139e:	4b54      	ldr	r3, [pc, #336]	@ (80014f0 <MX_GPIO_Init+0x1a4>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a2:	f003 0301 	and.w	r3, r3, #1
 80013a6:	613b      	str	r3, [r7, #16]
 80013a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013aa:	4b51      	ldr	r3, [pc, #324]	@ (80014f0 <MX_GPIO_Init+0x1a4>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ae:	4a50      	ldr	r2, [pc, #320]	@ (80014f0 <MX_GPIO_Init+0x1a4>)
 80013b0:	f043 0302 	orr.w	r3, r3, #2
 80013b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013b6:	4b4e      	ldr	r3, [pc, #312]	@ (80014f0 <MX_GPIO_Init+0x1a4>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ba:	f003 0302 	and.w	r3, r3, #2
 80013be:	60fb      	str	r3, [r7, #12]
 80013c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013c2:	4b4b      	ldr	r3, [pc, #300]	@ (80014f0 <MX_GPIO_Init+0x1a4>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c6:	4a4a      	ldr	r2, [pc, #296]	@ (80014f0 <MX_GPIO_Init+0x1a4>)
 80013c8:	f043 0308 	orr.w	r3, r3, #8
 80013cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ce:	4b48      	ldr	r3, [pc, #288]	@ (80014f0 <MX_GPIO_Init+0x1a4>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d2:	f003 0308 	and.w	r3, r3, #8
 80013d6:	60bb      	str	r3, [r7, #8]
 80013d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80013da:	4b45      	ldr	r3, [pc, #276]	@ (80014f0 <MX_GPIO_Init+0x1a4>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013de:	4a44      	ldr	r2, [pc, #272]	@ (80014f0 <MX_GPIO_Init+0x1a4>)
 80013e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80013e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013e6:	4b42      	ldr	r3, [pc, #264]	@ (80014f0 <MX_GPIO_Init+0x1a4>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013ee:	607b      	str	r3, [r7, #4]
 80013f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80013f2:	2200      	movs	r2, #0
 80013f4:	2101      	movs	r1, #1
 80013f6:	483f      	ldr	r0, [pc, #252]	@ (80014f4 <MX_GPIO_Init+0x1a8>)
 80013f8:	f002 ff72 	bl	80042e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 80013fc:	2201      	movs	r2, #1
 80013fe:	2104      	movs	r1, #4
 8001400:	483d      	ldr	r0, [pc, #244]	@ (80014f8 <MX_GPIO_Init+0x1ac>)
 8001402:	f002 ff6d 	bl	80042e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001406:	2200      	movs	r2, #0
 8001408:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 800140c:	483a      	ldr	r0, [pc, #232]	@ (80014f8 <MX_GPIO_Init+0x1ac>)
 800140e:	f002 ff67 	bl	80042e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8001412:	2200      	movs	r2, #0
 8001414:	2140      	movs	r1, #64	@ 0x40
 8001416:	4839      	ldr	r0, [pc, #228]	@ (80014fc <MX_GPIO_Init+0x1b0>)
 8001418:	f002 ff62 	bl	80042e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 800141c:	2200      	movs	r2, #0
 800141e:	21c0      	movs	r1, #192	@ 0xc0
 8001420:	4837      	ldr	r0, [pc, #220]	@ (8001500 <MX_GPIO_Init+0x1b4>)
 8001422:	f002 ff5d 	bl	80042e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001426:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800142a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800142c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001430:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001432:	2300      	movs	r3, #0
 8001434:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001436:	f107 031c 	add.w	r3, r7, #28
 800143a:	4619      	mov	r1, r3
 800143c:	482d      	ldr	r0, [pc, #180]	@ (80014f4 <MX_GPIO_Init+0x1a8>)
 800143e:	f002 fda3 	bl	8003f88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001442:	2301      	movs	r3, #1
 8001444:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001446:	2301      	movs	r3, #1
 8001448:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144a:	2300      	movs	r3, #0
 800144c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800144e:	2303      	movs	r3, #3
 8001450:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001452:	f107 031c 	add.w	r3, r7, #28
 8001456:	4619      	mov	r1, r3
 8001458:	4826      	ldr	r0, [pc, #152]	@ (80014f4 <MX_GPIO_Init+0x1a8>)
 800145a:	f002 fd95 	bl	8003f88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800145e:	2304      	movs	r3, #4
 8001460:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001462:	2301      	movs	r3, #1
 8001464:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001466:	2300      	movs	r3, #0
 8001468:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800146a:	2303      	movs	r3, #3
 800146c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800146e:	f107 031c 	add.w	r3, r7, #28
 8001472:	4619      	mov	r1, r3
 8001474:	4820      	ldr	r0, [pc, #128]	@ (80014f8 <MX_GPIO_Init+0x1ac>)
 8001476:	f002 fd87 	bl	8003f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 800147a:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 800147e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001480:	2301      	movs	r3, #1
 8001482:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001484:	2300      	movs	r3, #0
 8001486:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001488:	2300      	movs	r3, #0
 800148a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800148c:	f107 031c 	add.w	r3, r7, #28
 8001490:	4619      	mov	r1, r3
 8001492:	4819      	ldr	r0, [pc, #100]	@ (80014f8 <MX_GPIO_Init+0x1ac>)
 8001494:	f002 fd78 	bl	8003f88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001498:	2340      	movs	r3, #64	@ 0x40
 800149a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800149c:	2301      	movs	r3, #1
 800149e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a0:	2300      	movs	r3, #0
 80014a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a4:	2300      	movs	r3, #0
 80014a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80014a8:	f107 031c 	add.w	r3, r7, #28
 80014ac:	4619      	mov	r1, r3
 80014ae:	4813      	ldr	r0, [pc, #76]	@ (80014fc <MX_GPIO_Init+0x1b0>)
 80014b0:	f002 fd6a 	bl	8003f88 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80014b4:	2380      	movs	r3, #128	@ 0x80
 80014b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014b8:	2300      	movs	r3, #0
 80014ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014bc:	2300      	movs	r3, #0
 80014be:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80014c0:	f107 031c 	add.w	r3, r7, #28
 80014c4:	4619      	mov	r1, r3
 80014c6:	480d      	ldr	r0, [pc, #52]	@ (80014fc <MX_GPIO_Init+0x1b0>)
 80014c8:	f002 fd5e 	bl	8003f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80014cc:	23c0      	movs	r3, #192	@ 0xc0
 80014ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014d0:	2301      	movs	r3, #1
 80014d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d4:	2300      	movs	r3, #0
 80014d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014d8:	2303      	movs	r3, #3
 80014da:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014dc:	f107 031c 	add.w	r3, r7, #28
 80014e0:	4619      	mov	r1, r3
 80014e2:	4807      	ldr	r0, [pc, #28]	@ (8001500 <MX_GPIO_Init+0x1b4>)
 80014e4:	f002 fd50 	bl	8003f88 <HAL_GPIO_Init>

}
 80014e8:	bf00      	nop
 80014ea:	3730      	adds	r7, #48	@ 0x30
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	40023800 	.word	0x40023800
 80014f4:	40020800 	.word	0x40020800
 80014f8:	40020400 	.word	0x40020400
 80014fc:	40021800 	.word	0x40021800
 8001500:	40020c00 	.word	0x40020c00

08001504 <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001508:	4b11      	ldr	r3, [pc, #68]	@ (8001550 <MX_I2S3_Init+0x4c>)
 800150a:	4a12      	ldr	r2, [pc, #72]	@ (8001554 <MX_I2S3_Init+0x50>)
 800150c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_SLAVE_TX;
 800150e:	4b10      	ldr	r3, [pc, #64]	@ (8001550 <MX_I2S3_Init+0x4c>)
 8001510:	2200      	movs	r2, #0
 8001512:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001514:	4b0e      	ldr	r3, [pc, #56]	@ (8001550 <MX_I2S3_Init+0x4c>)
 8001516:	2200      	movs	r2, #0
 8001518:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_32B;
 800151a:	4b0d      	ldr	r3, [pc, #52]	@ (8001550 <MX_I2S3_Init+0x4c>)
 800151c:	2205      	movs	r2, #5
 800151e:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8001520:	4b0b      	ldr	r3, [pc, #44]	@ (8001550 <MX_I2S3_Init+0x4c>)
 8001522:	2200      	movs	r2, #0
 8001524:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8001526:	4b0a      	ldr	r3, [pc, #40]	@ (8001550 <MX_I2S3_Init+0x4c>)
 8001528:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800152c:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800152e:	4b08      	ldr	r3, [pc, #32]	@ (8001550 <MX_I2S3_Init+0x4c>)
 8001530:	2200      	movs	r2, #0
 8001532:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001534:	4b06      	ldr	r3, [pc, #24]	@ (8001550 <MX_I2S3_Init+0x4c>)
 8001536:	2202      	movs	r2, #2
 8001538:	61da      	str	r2, [r3, #28]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800153a:	4805      	ldr	r0, [pc, #20]	@ (8001550 <MX_I2S3_Init+0x4c>)
 800153c:	f002 feea 	bl	8004314 <HAL_I2S_Init>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_I2S3_Init+0x46>
  {
    Error_Handler();
 8001546:	f000 f963 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800154a:	bf00      	nop
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	200008c8 	.word	0x200008c8
 8001554:	40003c00 	.word	0x40003c00

08001558 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b0ae      	sub	sp, #184	@ 0xb8
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001560:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	605a      	str	r2, [r3, #4]
 800156a:	609a      	str	r2, [r3, #8]
 800156c:	60da      	str	r2, [r3, #12]
 800156e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001570:	f107 0314 	add.w	r3, r7, #20
 8001574:	2290      	movs	r2, #144	@ 0x90
 8001576:	2100      	movs	r1, #0
 8001578:	4618      	mov	r0, r3
 800157a:	f015 ffea 	bl	8017552 <memset>
  if(i2sHandle->Instance==SPI3)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4a36      	ldr	r2, [pc, #216]	@ (800165c <HAL_I2S_MspInit+0x104>)
 8001584:	4293      	cmp	r3, r2
 8001586:	d164      	bne.n	8001652 <HAL_I2S_MspInit+0xfa>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001588:	23c0      	movs	r3, #192	@ 0xc0
 800158a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 800158c:	2302      	movs	r3, #2
 800158e:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001590:	2302      	movs	r3, #2
 8001592:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8001594:	2302      	movs	r3, #2
 8001596:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 8001598:	2301      	movs	r3, #1
 800159a:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.I2sClockSelection = RCC_I2SCLKSOURCE_PLLI2S;
 800159c:	2300      	movs	r3, #0
 800159e:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015a0:	f107 0314 	add.w	r3, r7, #20
 80015a4:	4618      	mov	r0, r3
 80015a6:	f003 ff87 	bl	80054b8 <HAL_RCCEx_PeriphCLKConfig>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <HAL_I2S_MspInit+0x5c>
    {
      Error_Handler();
 80015b0:	f000 f92e 	bl	8001810 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80015b4:	4b2a      	ldr	r3, [pc, #168]	@ (8001660 <HAL_I2S_MspInit+0x108>)
 80015b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015b8:	4a29      	ldr	r2, [pc, #164]	@ (8001660 <HAL_I2S_MspInit+0x108>)
 80015ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80015be:	6413      	str	r3, [r2, #64]	@ 0x40
 80015c0:	4b27      	ldr	r3, [pc, #156]	@ (8001660 <HAL_I2S_MspInit+0x108>)
 80015c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80015c8:	613b      	str	r3, [r7, #16]
 80015ca:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015cc:	4b24      	ldr	r3, [pc, #144]	@ (8001660 <HAL_I2S_MspInit+0x108>)
 80015ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d0:	4a23      	ldr	r2, [pc, #140]	@ (8001660 <HAL_I2S_MspInit+0x108>)
 80015d2:	f043 0301 	orr.w	r3, r3, #1
 80015d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80015d8:	4b21      	ldr	r3, [pc, #132]	@ (8001660 <HAL_I2S_MspInit+0x108>)
 80015da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015dc:	f003 0301 	and.w	r3, r3, #1
 80015e0:	60fb      	str	r3, [r7, #12]
 80015e2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001660 <HAL_I2S_MspInit+0x108>)
 80015e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e8:	4a1d      	ldr	r2, [pc, #116]	@ (8001660 <HAL_I2S_MspInit+0x108>)
 80015ea:	f043 0304 	orr.w	r3, r3, #4
 80015ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80015f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001660 <HAL_I2S_MspInit+0x108>)
 80015f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f4:	f003 0304 	and.w	r3, r3, #4
 80015f8:	60bb      	str	r3, [r7, #8]
 80015fa:	68bb      	ldr	r3, [r7, #8]
    /**I2S3 GPIO Configuration
    PA4     ------> I2S3_WS
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80015fc:	2310      	movs	r3, #16
 80015fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001602:	2302      	movs	r3, #2
 8001604:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001608:	2300      	movs	r3, #0
 800160a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800160e:	2300      	movs	r3, #0
 8001610:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001614:	2306      	movs	r3, #6
 8001616:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800161a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800161e:	4619      	mov	r1, r3
 8001620:	4810      	ldr	r0, [pc, #64]	@ (8001664 <HAL_I2S_MspInit+0x10c>)
 8001622:	f002 fcb1 	bl	8003f88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001626:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800162a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800162e:	2302      	movs	r3, #2
 8001630:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001634:	2300      	movs	r3, #0
 8001636:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163a:	2300      	movs	r3, #0
 800163c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001640:	2306      	movs	r3, #6
 8001642:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001646:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800164a:	4619      	mov	r1, r3
 800164c:	4806      	ldr	r0, [pc, #24]	@ (8001668 <HAL_I2S_MspInit+0x110>)
 800164e:	f002 fc9b 	bl	8003f88 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001652:	bf00      	nop
 8001654:	37b8      	adds	r7, #184	@ 0xb8
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	40003c00 	.word	0x40003c00
 8001660:	40023800 	.word	0x40023800
 8001664:	40020000 	.word	0x40020000
 8001668:	40020800 	.word	0x40020800

0800166c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001670:	f000 f88e 	bl	8001790 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001674:	f000 fe4e 	bl	8002314 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001678:	f000 f818 	bl	80016ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800167c:	f7ff fe66 	bl	800134c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001680:	f000 fb1a 	bl	8001cb8 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001684:	f000 fba8 	bl	8001dd8 <MX_USB_OTG_FS_PCD_Init>
  MX_SPI2_Init();
 8001688:	f000 f910 	bl	80018ac <MX_SPI2_Init>
  MX_ETH_Init();
 800168c:	f7ff fd3a 	bl	8001104 <MX_ETH_Init>
  MX_RNG_Init();
 8001690:	f000 f8c4 	bl	800181c <MX_RNG_Init>
  MX_I2S3_Init();
 8001694:	f7ff ff36 	bl	8001504 <MX_I2S3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8001698:	f011 ff20 	bl	80134dc <osKernelInitialize>
  MX_FREERTOS_Init();
 800169c:	f7ff fe38 	bl	8001310 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80016a0:	f011 ff50 	bl	8013544 <osKernelStart>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  AppMain();
 80016a4:	f000 fccc 	bl	8002040 <AppMain>
 80016a8:	e7fc      	b.n	80016a4 <main+0x38>
	...

080016ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b094      	sub	sp, #80	@ 0x50
 80016b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016b2:	f107 031c 	add.w	r3, r7, #28
 80016b6:	2234      	movs	r2, #52	@ 0x34
 80016b8:	2100      	movs	r1, #0
 80016ba:	4618      	mov	r0, r3
 80016bc:	f015 ff49 	bl	8017552 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016c0:	f107 0308 	add.w	r3, r7, #8
 80016c4:	2200      	movs	r2, #0
 80016c6:	601a      	str	r2, [r3, #0]
 80016c8:	605a      	str	r2, [r3, #4]
 80016ca:	609a      	str	r2, [r3, #8]
 80016cc:	60da      	str	r2, [r3, #12]
 80016ce:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80016d0:	f003 f98c 	bl	80049ec <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016d4:	4b2c      	ldr	r3, [pc, #176]	@ (8001788 <SystemClock_Config+0xdc>)
 80016d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d8:	4a2b      	ldr	r2, [pc, #172]	@ (8001788 <SystemClock_Config+0xdc>)
 80016da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016de:	6413      	str	r3, [r2, #64]	@ 0x40
 80016e0:	4b29      	ldr	r3, [pc, #164]	@ (8001788 <SystemClock_Config+0xdc>)
 80016e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016e8:	607b      	str	r3, [r7, #4]
 80016ea:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80016ec:	4b27      	ldr	r3, [pc, #156]	@ (800178c <SystemClock_Config+0xe0>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80016f4:	4a25      	ldr	r2, [pc, #148]	@ (800178c <SystemClock_Config+0xe0>)
 80016f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016fa:	6013      	str	r3, [r2, #0]
 80016fc:	4b23      	ldr	r3, [pc, #140]	@ (800178c <SystemClock_Config+0xe0>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001704:	603b      	str	r3, [r7, #0]
 8001706:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001708:	2301      	movs	r3, #1
 800170a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800170c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001710:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001712:	2302      	movs	r3, #2
 8001714:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001716:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800171a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 800171c:	2304      	movs	r3, #4
 800171e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001720:	2360      	movs	r3, #96	@ 0x60
 8001722:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001724:	2302      	movs	r3, #2
 8001726:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001728:	2304      	movs	r3, #4
 800172a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800172c:	2302      	movs	r3, #2
 800172e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001730:	f107 031c 	add.w	r3, r7, #28
 8001734:	4618      	mov	r0, r3
 8001736:	f003 f9b9 	bl	8004aac <HAL_RCC_OscConfig>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001740:	f000 f866 	bl	8001810 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001744:	f003 f962 	bl	8004a0c <HAL_PWREx_EnableOverDrive>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800174e:	f000 f85f 	bl	8001810 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001752:	230f      	movs	r3, #15
 8001754:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001756:	2302      	movs	r3, #2
 8001758:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800175a:	2300      	movs	r3, #0
 800175c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800175e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001762:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001764:	2300      	movs	r3, #0
 8001766:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001768:	f107 0308 	add.w	r3, r7, #8
 800176c:	2103      	movs	r1, #3
 800176e:	4618      	mov	r0, r3
 8001770:	f003 fc4a 	bl	8005008 <HAL_RCC_ClockConfig>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800177a:	f000 f849 	bl	8001810 <Error_Handler>
  }
}
 800177e:	bf00      	nop
 8001780:	3750      	adds	r7, #80	@ 0x50
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	40023800 	.word	0x40023800
 800178c:	40007000 	.word	0x40007000

08001790 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b084      	sub	sp, #16
 8001794:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001796:	463b      	mov	r3, r7
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
 800179c:	605a      	str	r2, [r3, #4]
 800179e:	609a      	str	r2, [r3, #8]
 80017a0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80017a2:	f000 fef9 	bl	8002598 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80017a6:	2301      	movs	r3, #1
 80017a8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80017aa:	2300      	movs	r3, #0
 80017ac:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x2007c000;
 80017ae:	4b0e      	ldr	r3, [pc, #56]	@ (80017e8 <MPU_Config+0x58>)
 80017b0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_16KB;
 80017b2:	230d      	movs	r3, #13
 80017b4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 80017b6:	2300      	movs	r3, #0
 80017b8:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 80017ba:	2301      	movs	r3, #1
 80017bc:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80017be:	2303      	movs	r3, #3
 80017c0:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80017c2:	2301      	movs	r3, #1
 80017c4:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80017c6:	2301      	movs	r3, #1
 80017c8:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80017ca:	2300      	movs	r3, #0
 80017cc:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80017ce:	2300      	movs	r3, #0
 80017d0:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80017d2:	463b      	mov	r3, r7
 80017d4:	4618      	mov	r0, r3
 80017d6:	f000 ff17 	bl	8002608 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_HFNMI_PRIVDEF);
 80017da:	2006      	movs	r0, #6
 80017dc:	f000 fef4 	bl	80025c8 <HAL_MPU_Enable>

}
 80017e0:	bf00      	nop
 80017e2:	3710      	adds	r7, #16
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	2007c000 	.word	0x2007c000

080017ec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a04      	ldr	r2, [pc, #16]	@ (800180c <HAL_TIM_PeriodElapsedCallback+0x20>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d101      	bne.n	8001802 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80017fe:	f000 fda5 	bl	800234c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001802:	bf00      	nop
 8001804:	3708      	adds	r7, #8
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	40001000 	.word	0x40001000

08001810 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001814:	b672      	cpsid	i
}
 8001816:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001818:	bf00      	nop
 800181a:	e7fd      	b.n	8001818 <Error_Handler+0x8>

0800181c <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8001820:	4b06      	ldr	r3, [pc, #24]	@ (800183c <MX_RNG_Init+0x20>)
 8001822:	4a07      	ldr	r2, [pc, #28]	@ (8001840 <MX_RNG_Init+0x24>)
 8001824:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001826:	4805      	ldr	r0, [pc, #20]	@ (800183c <MX_RNG_Init+0x20>)
 8001828:	f004 fa6e 	bl	8005d08 <HAL_RNG_Init>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8001832:	f7ff ffed 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8001836:	bf00      	nop
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	20000908 	.word	0x20000908
 8001840:	50060800 	.word	0x50060800

08001844 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b0a8      	sub	sp, #160	@ 0xa0
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800184c:	f107 0310 	add.w	r3, r7, #16
 8001850:	2290      	movs	r2, #144	@ 0x90
 8001852:	2100      	movs	r1, #0
 8001854:	4618      	mov	r0, r3
 8001856:	f015 fe7c 	bl	8017552 <memset>
  if(rngHandle->Instance==RNG)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a11      	ldr	r2, [pc, #68]	@ (80018a4 <HAL_RNG_MspInit+0x60>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d11b      	bne.n	800189c <HAL_RNG_MspInit+0x58>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001864:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001868:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800186a:	2300      	movs	r3, #0
 800186c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001870:	f107 0310 	add.w	r3, r7, #16
 8001874:	4618      	mov	r0, r3
 8001876:	f003 fe1f 	bl	80054b8 <HAL_RCCEx_PeriphCLKConfig>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <HAL_RNG_MspInit+0x40>
    {
      Error_Handler();
 8001880:	f7ff ffc6 	bl	8001810 <Error_Handler>
    }

    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8001884:	4b08      	ldr	r3, [pc, #32]	@ (80018a8 <HAL_RNG_MspInit+0x64>)
 8001886:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001888:	4a07      	ldr	r2, [pc, #28]	@ (80018a8 <HAL_RNG_MspInit+0x64>)
 800188a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800188e:	6353      	str	r3, [r2, #52]	@ 0x34
 8001890:	4b05      	ldr	r3, [pc, #20]	@ (80018a8 <HAL_RNG_MspInit+0x64>)
 8001892:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001894:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001898:	60fb      	str	r3, [r7, #12]
 800189a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 800189c:	bf00      	nop
 800189e:	37a0      	adds	r7, #160	@ 0xa0
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	50060800 	.word	0x50060800
 80018a8:	40023800 	.word	0x40023800

080018ac <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80018b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001920 <MX_SPI2_Init+0x74>)
 80018b2:	4a1c      	ldr	r2, [pc, #112]	@ (8001924 <MX_SPI2_Init+0x78>)
 80018b4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80018b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001920 <MX_SPI2_Init+0x74>)
 80018b8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80018bc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80018be:	4b18      	ldr	r3, [pc, #96]	@ (8001920 <MX_SPI2_Init+0x74>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80018c4:	4b16      	ldr	r3, [pc, #88]	@ (8001920 <MX_SPI2_Init+0x74>)
 80018c6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80018ca:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80018cc:	4b14      	ldr	r3, [pc, #80]	@ (8001920 <MX_SPI2_Init+0x74>)
 80018ce:	2202      	movs	r2, #2
 80018d0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018d2:	4b13      	ldr	r3, [pc, #76]	@ (8001920 <MX_SPI2_Init+0x74>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80018d8:	4b11      	ldr	r3, [pc, #68]	@ (8001920 <MX_SPI2_Init+0x74>)
 80018da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018de:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80018e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001920 <MX_SPI2_Init+0x74>)
 80018e2:	2238      	movs	r2, #56	@ 0x38
 80018e4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001920 <MX_SPI2_Init+0x74>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80018ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001920 <MX_SPI2_Init+0x74>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001920 <MX_SPI2_Init+0x74>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80018f8:	4b09      	ldr	r3, [pc, #36]	@ (8001920 <MX_SPI2_Init+0x74>)
 80018fa:	2207      	movs	r2, #7
 80018fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80018fe:	4b08      	ldr	r3, [pc, #32]	@ (8001920 <MX_SPI2_Init+0x74>)
 8001900:	2200      	movs	r2, #0
 8001902:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001904:	4b06      	ldr	r3, [pc, #24]	@ (8001920 <MX_SPI2_Init+0x74>)
 8001906:	2200      	movs	r2, #0
 8001908:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800190a:	4805      	ldr	r0, [pc, #20]	@ (8001920 <MX_SPI2_Init+0x74>)
 800190c:	f004 fa26 	bl	8005d5c <HAL_SPI_Init>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001916:	f7ff ff7b 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800191a:	bf00      	nop
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	20000918 	.word	0x20000918
 8001924:	40003800 	.word	0x40003800

08001928 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b08a      	sub	sp, #40	@ 0x28
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001930:	f107 0314 	add.w	r3, r7, #20
 8001934:	2200      	movs	r2, #0
 8001936:	601a      	str	r2, [r3, #0]
 8001938:	605a      	str	r2, [r3, #4]
 800193a:	609a      	str	r2, [r3, #8]
 800193c:	60da      	str	r2, [r3, #12]
 800193e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a17      	ldr	r2, [pc, #92]	@ (80019a4 <HAL_SPI_MspInit+0x7c>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d128      	bne.n	800199c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800194a:	4b17      	ldr	r3, [pc, #92]	@ (80019a8 <HAL_SPI_MspInit+0x80>)
 800194c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800194e:	4a16      	ldr	r2, [pc, #88]	@ (80019a8 <HAL_SPI_MspInit+0x80>)
 8001950:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001954:	6413      	str	r3, [r2, #64]	@ 0x40
 8001956:	4b14      	ldr	r3, [pc, #80]	@ (80019a8 <HAL_SPI_MspInit+0x80>)
 8001958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800195a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800195e:	613b      	str	r3, [r7, #16]
 8001960:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001962:	4b11      	ldr	r3, [pc, #68]	@ (80019a8 <HAL_SPI_MspInit+0x80>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001966:	4a10      	ldr	r2, [pc, #64]	@ (80019a8 <HAL_SPI_MspInit+0x80>)
 8001968:	f043 0302 	orr.w	r3, r3, #2
 800196c:	6313      	str	r3, [r2, #48]	@ 0x30
 800196e:	4b0e      	ldr	r3, [pc, #56]	@ (80019a8 <HAL_SPI_MspInit+0x80>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001972:	f003 0302 	and.w	r3, r3, #2
 8001976:	60fb      	str	r3, [r7, #12]
 8001978:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 800197a:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 800197e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001980:	2302      	movs	r3, #2
 8001982:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001984:	2300      	movs	r3, #0
 8001986:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001988:	2303      	movs	r3, #3
 800198a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800198c:	2305      	movs	r3, #5
 800198e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001990:	f107 0314 	add.w	r3, r7, #20
 8001994:	4619      	mov	r1, r3
 8001996:	4805      	ldr	r0, [pc, #20]	@ (80019ac <HAL_SPI_MspInit+0x84>)
 8001998:	f002 faf6 	bl	8003f88 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800199c:	bf00      	nop
 800199e:	3728      	adds	r7, #40	@ 0x28
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	40003800 	.word	0x40003800
 80019a8:	40023800 	.word	0x40023800
 80019ac:	40020400 	.word	0x40020400

080019b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80019b6:	4b11      	ldr	r3, [pc, #68]	@ (80019fc <HAL_MspInit+0x4c>)
 80019b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ba:	4a10      	ldr	r2, [pc, #64]	@ (80019fc <HAL_MspInit+0x4c>)
 80019bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80019c2:	4b0e      	ldr	r3, [pc, #56]	@ (80019fc <HAL_MspInit+0x4c>)
 80019c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019ca:	607b      	str	r3, [r7, #4]
 80019cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019ce:	4b0b      	ldr	r3, [pc, #44]	@ (80019fc <HAL_MspInit+0x4c>)
 80019d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019d2:	4a0a      	ldr	r2, [pc, #40]	@ (80019fc <HAL_MspInit+0x4c>)
 80019d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80019da:	4b08      	ldr	r3, [pc, #32]	@ (80019fc <HAL_MspInit+0x4c>)
 80019dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019e2:	603b      	str	r3, [r7, #0]
 80019e4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80019e6:	2200      	movs	r2, #0
 80019e8:	210f      	movs	r1, #15
 80019ea:	f06f 0001 	mvn.w	r0, #1
 80019ee:	f000 fda9 	bl	8002544 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019f2:	bf00      	nop
 80019f4:	3708      	adds	r7, #8
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	40023800 	.word	0x40023800

08001a00 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b08e      	sub	sp, #56	@ 0x38
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001a10:	4b33      	ldr	r3, [pc, #204]	@ (8001ae0 <HAL_InitTick+0xe0>)
 8001a12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a14:	4a32      	ldr	r2, [pc, #200]	@ (8001ae0 <HAL_InitTick+0xe0>)
 8001a16:	f043 0310 	orr.w	r3, r3, #16
 8001a1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a1c:	4b30      	ldr	r3, [pc, #192]	@ (8001ae0 <HAL_InitTick+0xe0>)
 8001a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a20:	f003 0310 	and.w	r3, r3, #16
 8001a24:	60fb      	str	r3, [r7, #12]
 8001a26:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a28:	f107 0210 	add.w	r2, r7, #16
 8001a2c:	f107 0314 	add.w	r3, r7, #20
 8001a30:	4611      	mov	r1, r2
 8001a32:	4618      	mov	r0, r3
 8001a34:	f003 fd0e 	bl	8005454 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001a38:	6a3b      	ldr	r3, [r7, #32]
 8001a3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d103      	bne.n	8001a4a <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001a42:	f003 fcdf 	bl	8005404 <HAL_RCC_GetPCLK1Freq>
 8001a46:	6378      	str	r0, [r7, #52]	@ 0x34
 8001a48:	e004      	b.n	8001a54 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001a4a:	f003 fcdb 	bl	8005404 <HAL_RCC_GetPCLK1Freq>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	005b      	lsls	r3, r3, #1
 8001a52:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001a54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a56:	4a23      	ldr	r2, [pc, #140]	@ (8001ae4 <HAL_InitTick+0xe4>)
 8001a58:	fba2 2303 	umull	r2, r3, r2, r3
 8001a5c:	0c9b      	lsrs	r3, r3, #18
 8001a5e:	3b01      	subs	r3, #1
 8001a60:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001a62:	4b21      	ldr	r3, [pc, #132]	@ (8001ae8 <HAL_InitTick+0xe8>)
 8001a64:	4a21      	ldr	r2, [pc, #132]	@ (8001aec <HAL_InitTick+0xec>)
 8001a66:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001a68:	4b1f      	ldr	r3, [pc, #124]	@ (8001ae8 <HAL_InitTick+0xe8>)
 8001a6a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a6e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001a70:	4a1d      	ldr	r2, [pc, #116]	@ (8001ae8 <HAL_InitTick+0xe8>)
 8001a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a74:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001a76:	4b1c      	ldr	r3, [pc, #112]	@ (8001ae8 <HAL_InitTick+0xe8>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a7c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ae8 <HAL_InitTick+0xe8>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a82:	4b19      	ldr	r3, [pc, #100]	@ (8001ae8 <HAL_InitTick+0xe8>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001a88:	4817      	ldr	r0, [pc, #92]	@ (8001ae8 <HAL_InitTick+0xe8>)
 8001a8a:	f004 fd11 	bl	80064b0 <HAL_TIM_Base_Init>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001a94:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d11b      	bne.n	8001ad4 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001a9c:	4812      	ldr	r0, [pc, #72]	@ (8001ae8 <HAL_InitTick+0xe8>)
 8001a9e:	f004 fd69 	bl	8006574 <HAL_TIM_Base_Start_IT>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001aa8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d111      	bne.n	8001ad4 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001ab0:	2036      	movs	r0, #54	@ 0x36
 8001ab2:	f000 fd63 	bl	800257c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2b0f      	cmp	r3, #15
 8001aba:	d808      	bhi.n	8001ace <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001abc:	2200      	movs	r2, #0
 8001abe:	6879      	ldr	r1, [r7, #4]
 8001ac0:	2036      	movs	r0, #54	@ 0x36
 8001ac2:	f000 fd3f 	bl	8002544 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ac6:	4a0a      	ldr	r2, [pc, #40]	@ (8001af0 <HAL_InitTick+0xf0>)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6013      	str	r3, [r2, #0]
 8001acc:	e002      	b.n	8001ad4 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001ad4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3738      	adds	r7, #56	@ 0x38
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	40023800 	.word	0x40023800
 8001ae4:	431bde83 	.word	0x431bde83
 8001ae8:	2000097c 	.word	0x2000097c
 8001aec:	40001000 	.word	0x40001000
 8001af0:	20000004 	.word	0x20000004

08001af4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001af8:	bf00      	nop
 8001afa:	e7fd      	b.n	8001af8 <NMI_Handler+0x4>

08001afc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b00:	bf00      	nop
 8001b02:	e7fd      	b.n	8001b00 <HardFault_Handler+0x4>

08001b04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b08:	bf00      	nop
 8001b0a:	e7fd      	b.n	8001b08 <MemManage_Handler+0x4>

08001b0c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b10:	bf00      	nop
 8001b12:	e7fd      	b.n	8001b10 <BusFault_Handler+0x4>

08001b14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b18:	bf00      	nop
 8001b1a:	e7fd      	b.n	8001b18 <UsageFault_Handler+0x4>

08001b1c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b20:	bf00      	nop
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
	...

08001b2c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001b30:	4802      	ldr	r0, [pc, #8]	@ (8001b3c <TIM6_DAC_IRQHandler+0x10>)
 8001b32:	f004 fd97 	bl	8006664 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001b36:	bf00      	nop
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	2000097c 	.word	0x2000097c

08001b40 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  return 1;
 8001b44:	2301      	movs	r3, #1
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4e:	4770      	bx	lr

08001b50 <_kill>:

int _kill(int pid, int sig)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
 8001b58:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b5a:	f015 fda7 	bl	80176ac <__errno>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2216      	movs	r2, #22
 8001b62:	601a      	str	r2, [r3, #0]
  return -1;
 8001b64:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3708      	adds	r7, #8
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <_exit>:

void _exit (int status)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b78:	f04f 31ff 	mov.w	r1, #4294967295
 8001b7c:	6878      	ldr	r0, [r7, #4]
 8001b7e:	f7ff ffe7 	bl	8001b50 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b82:	bf00      	nop
 8001b84:	e7fd      	b.n	8001b82 <_exit+0x12>

08001b86 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b86:	b580      	push	{r7, lr}
 8001b88:	b086      	sub	sp, #24
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	60f8      	str	r0, [r7, #12]
 8001b8e:	60b9      	str	r1, [r7, #8]
 8001b90:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b92:	2300      	movs	r3, #0
 8001b94:	617b      	str	r3, [r7, #20]
 8001b96:	e00a      	b.n	8001bae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b98:	f3af 8000 	nop.w
 8001b9c:	4601      	mov	r1, r0
 8001b9e:	68bb      	ldr	r3, [r7, #8]
 8001ba0:	1c5a      	adds	r2, r3, #1
 8001ba2:	60ba      	str	r2, [r7, #8]
 8001ba4:	b2ca      	uxtb	r2, r1
 8001ba6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	3301      	adds	r3, #1
 8001bac:	617b      	str	r3, [r7, #20]
 8001bae:	697a      	ldr	r2, [r7, #20]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	429a      	cmp	r2, r3
 8001bb4:	dbf0      	blt.n	8001b98 <_read+0x12>
  }

  return len;
 8001bb6:	687b      	ldr	r3, [r7, #4]
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	3718      	adds	r7, #24
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}

08001bc0 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b083      	sub	sp, #12
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bc8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	370c      	adds	r7, #12
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr

08001bd8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
 8001be0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001be8:	605a      	str	r2, [r3, #4]
  return 0;
 8001bea:	2300      	movs	r3, #0
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	370c      	adds	r7, #12
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr

08001bf8 <_isatty>:

int _isatty(int file)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c00:	2301      	movs	r3, #1
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	370c      	adds	r7, #12
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr

08001c0e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c0e:	b480      	push	{r7}
 8001c10:	b085      	sub	sp, #20
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	60f8      	str	r0, [r7, #12]
 8001c16:	60b9      	str	r1, [r7, #8]
 8001c18:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c1a:	2300      	movs	r3, #0
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3714      	adds	r7, #20
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b086      	sub	sp, #24
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c30:	4a14      	ldr	r2, [pc, #80]	@ (8001c84 <_sbrk+0x5c>)
 8001c32:	4b15      	ldr	r3, [pc, #84]	@ (8001c88 <_sbrk+0x60>)
 8001c34:	1ad3      	subs	r3, r2, r3
 8001c36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c3c:	4b13      	ldr	r3, [pc, #76]	@ (8001c8c <_sbrk+0x64>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d102      	bne.n	8001c4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c44:	4b11      	ldr	r3, [pc, #68]	@ (8001c8c <_sbrk+0x64>)
 8001c46:	4a12      	ldr	r2, [pc, #72]	@ (8001c90 <_sbrk+0x68>)
 8001c48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c4a:	4b10      	ldr	r3, [pc, #64]	@ (8001c8c <_sbrk+0x64>)
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4413      	add	r3, r2
 8001c52:	693a      	ldr	r2, [r7, #16]
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d207      	bcs.n	8001c68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c58:	f015 fd28 	bl	80176ac <__errno>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	220c      	movs	r2, #12
 8001c60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c62:	f04f 33ff 	mov.w	r3, #4294967295
 8001c66:	e009      	b.n	8001c7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c68:	4b08      	ldr	r3, [pc, #32]	@ (8001c8c <_sbrk+0x64>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c6e:	4b07      	ldr	r3, [pc, #28]	@ (8001c8c <_sbrk+0x64>)
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4413      	add	r3, r2
 8001c76:	4a05      	ldr	r2, [pc, #20]	@ (8001c8c <_sbrk+0x64>)
 8001c78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3718      	adds	r7, #24
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	2007c000 	.word	0x2007c000
 8001c88:	00000400 	.word	0x00000400
 8001c8c:	200009c8 	.word	0x200009c8
 8001c90:	20009848 	.word	0x20009848

08001c94 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c98:	4b06      	ldr	r3, [pc, #24]	@ (8001cb4 <SystemInit+0x20>)
 8001c9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c9e:	4a05      	ldr	r2, [pc, #20]	@ (8001cb4 <SystemInit+0x20>)
 8001ca0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ca4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ca8:	bf00      	nop
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	e000ed00 	.word	0xe000ed00

08001cb8 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001cbc:	4b14      	ldr	r3, [pc, #80]	@ (8001d10 <MX_USART3_UART_Init+0x58>)
 8001cbe:	4a15      	ldr	r2, [pc, #84]	@ (8001d14 <MX_USART3_UART_Init+0x5c>)
 8001cc0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001cc2:	4b13      	ldr	r3, [pc, #76]	@ (8001d10 <MX_USART3_UART_Init+0x58>)
 8001cc4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001cc8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001cca:	4b11      	ldr	r3, [pc, #68]	@ (8001d10 <MX_USART3_UART_Init+0x58>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001cd0:	4b0f      	ldr	r3, [pc, #60]	@ (8001d10 <MX_USART3_UART_Init+0x58>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001cd6:	4b0e      	ldr	r3, [pc, #56]	@ (8001d10 <MX_USART3_UART_Init+0x58>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001cdc:	4b0c      	ldr	r3, [pc, #48]	@ (8001d10 <MX_USART3_UART_Init+0x58>)
 8001cde:	220c      	movs	r2, #12
 8001ce0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ce2:	4b0b      	ldr	r3, [pc, #44]	@ (8001d10 <MX_USART3_UART_Init+0x58>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ce8:	4b09      	ldr	r3, [pc, #36]	@ (8001d10 <MX_USART3_UART_Init+0x58>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001cee:	4b08      	ldr	r3, [pc, #32]	@ (8001d10 <MX_USART3_UART_Init+0x58>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001cf4:	4b06      	ldr	r3, [pc, #24]	@ (8001d10 <MX_USART3_UART_Init+0x58>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001cfa:	4805      	ldr	r0, [pc, #20]	@ (8001d10 <MX_USART3_UART_Init+0x58>)
 8001cfc:	f004 fea6 	bl	8006a4c <HAL_UART_Init>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001d06:	f7ff fd83 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001d0a:	bf00      	nop
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	200009cc 	.word	0x200009cc
 8001d14:	40004800 	.word	0x40004800

08001d18 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b0ae      	sub	sp, #184	@ 0xb8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d20:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001d24:	2200      	movs	r2, #0
 8001d26:	601a      	str	r2, [r3, #0]
 8001d28:	605a      	str	r2, [r3, #4]
 8001d2a:	609a      	str	r2, [r3, #8]
 8001d2c:	60da      	str	r2, [r3, #12]
 8001d2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d30:	f107 0314 	add.w	r3, r7, #20
 8001d34:	2290      	movs	r2, #144	@ 0x90
 8001d36:	2100      	movs	r1, #0
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f015 fc0a 	bl	8017552 <memset>
  if(uartHandle->Instance==USART3)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a22      	ldr	r2, [pc, #136]	@ (8001dcc <HAL_UART_MspInit+0xb4>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d13c      	bne.n	8001dc2 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001d48:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d4c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d52:	f107 0314 	add.w	r3, r7, #20
 8001d56:	4618      	mov	r0, r3
 8001d58:	f003 fbae 	bl	80054b8 <HAL_RCCEx_PeriphCLKConfig>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001d62:	f7ff fd55 	bl	8001810 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d66:	4b1a      	ldr	r3, [pc, #104]	@ (8001dd0 <HAL_UART_MspInit+0xb8>)
 8001d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6a:	4a19      	ldr	r2, [pc, #100]	@ (8001dd0 <HAL_UART_MspInit+0xb8>)
 8001d6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d70:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d72:	4b17      	ldr	r3, [pc, #92]	@ (8001dd0 <HAL_UART_MspInit+0xb8>)
 8001d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d76:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d7a:	613b      	str	r3, [r7, #16]
 8001d7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d7e:	4b14      	ldr	r3, [pc, #80]	@ (8001dd0 <HAL_UART_MspInit+0xb8>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d82:	4a13      	ldr	r2, [pc, #76]	@ (8001dd0 <HAL_UART_MspInit+0xb8>)
 8001d84:	f043 0308 	orr.w	r3, r3, #8
 8001d88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d8a:	4b11      	ldr	r3, [pc, #68]	@ (8001dd0 <HAL_UART_MspInit+0xb8>)
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8e:	f003 0308 	and.w	r3, r3, #8
 8001d92:	60fb      	str	r3, [r7, #12]
 8001d94:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001d96:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d9a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d9e:	2302      	movs	r3, #2
 8001da0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da4:	2300      	movs	r3, #0
 8001da6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001daa:	2303      	movs	r3, #3
 8001dac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001db0:	2307      	movs	r3, #7
 8001db2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001db6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001dba:	4619      	mov	r1, r3
 8001dbc:	4805      	ldr	r0, [pc, #20]	@ (8001dd4 <HAL_UART_MspInit+0xbc>)
 8001dbe:	f002 f8e3 	bl	8003f88 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001dc2:	bf00      	nop
 8001dc4:	37b8      	adds	r7, #184	@ 0xb8
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	40004800 	.word	0x40004800
 8001dd0:	40023800 	.word	0x40023800
 8001dd4:	40020c00 	.word	0x40020c00

08001dd8 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001ddc:	4b14      	ldr	r3, [pc, #80]	@ (8001e30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001dde:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001de2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001de4:	4b12      	ldr	r3, [pc, #72]	@ (8001e30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001de6:	2206      	movs	r2, #6
 8001de8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001dea:	4b11      	ldr	r3, [pc, #68]	@ (8001e30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001dec:	2202      	movs	r2, #2
 8001dee:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001df0:	4b0f      	ldr	r3, [pc, #60]	@ (8001e30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001df6:	4b0e      	ldr	r3, [pc, #56]	@ (8001e30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001df8:	2202      	movs	r2, #2
 8001dfa:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001dfc:	4b0c      	ldr	r3, [pc, #48]	@ (8001e30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001dfe:	2201      	movs	r2, #1
 8001e00:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001e02:	4b0b      	ldr	r3, [pc, #44]	@ (8001e30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001e08:	4b09      	ldr	r3, [pc, #36]	@ (8001e30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001e0e:	4b08      	ldr	r3, [pc, #32]	@ (8001e30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e10:	2201      	movs	r2, #1
 8001e12:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001e14:	4b06      	ldr	r3, [pc, #24]	@ (8001e30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001e1a:	4805      	ldr	r0, [pc, #20]	@ (8001e30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e1c:	f002 fcab 	bl	8004776 <HAL_PCD_Init>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001e26:	f7ff fcf3 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001e2a:	bf00      	nop
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	20000a54 	.word	0x20000a54

08001e34 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b0ae      	sub	sp, #184	@ 0xb8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e3c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001e40:	2200      	movs	r2, #0
 8001e42:	601a      	str	r2, [r3, #0]
 8001e44:	605a      	str	r2, [r3, #4]
 8001e46:	609a      	str	r2, [r3, #8]
 8001e48:	60da      	str	r2, [r3, #12]
 8001e4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e4c:	f107 0314 	add.w	r3, r7, #20
 8001e50:	2290      	movs	r2, #144	@ 0x90
 8001e52:	2100      	movs	r1, #0
 8001e54:	4618      	mov	r0, r3
 8001e56:	f015 fb7c 	bl	8017552 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001e62:	d159      	bne.n	8001f18 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001e64:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001e68:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e70:	f107 0314 	add.w	r3, r7, #20
 8001e74:	4618      	mov	r0, r3
 8001e76:	f003 fb1f 	bl	80054b8 <HAL_RCCEx_PeriphCLKConfig>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8001e80:	f7ff fcc6 	bl	8001810 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e84:	4b26      	ldr	r3, [pc, #152]	@ (8001f20 <HAL_PCD_MspInit+0xec>)
 8001e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e88:	4a25      	ldr	r2, [pc, #148]	@ (8001f20 <HAL_PCD_MspInit+0xec>)
 8001e8a:	f043 0301 	orr.w	r3, r3, #1
 8001e8e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e90:	4b23      	ldr	r3, [pc, #140]	@ (8001f20 <HAL_PCD_MspInit+0xec>)
 8001e92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e94:	f003 0301 	and.w	r3, r3, #1
 8001e98:	613b      	str	r3, [r7, #16]
 8001e9a:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001e9c:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001ea0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ea4:	2302      	movs	r3, #2
 8001ea6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001eb6:	230a      	movs	r3, #10
 8001eb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ebc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	4818      	ldr	r0, [pc, #96]	@ (8001f24 <HAL_PCD_MspInit+0xf0>)
 8001ec4:	f002 f860 	bl	8003f88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001ec8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ecc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001edc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	4810      	ldr	r0, [pc, #64]	@ (8001f24 <HAL_PCD_MspInit+0xf0>)
 8001ee4:	f002 f850 	bl	8003f88 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001ee8:	4b0d      	ldr	r3, [pc, #52]	@ (8001f20 <HAL_PCD_MspInit+0xec>)
 8001eea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eec:	4a0c      	ldr	r2, [pc, #48]	@ (8001f20 <HAL_PCD_MspInit+0xec>)
 8001eee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ef2:	6353      	str	r3, [r2, #52]	@ 0x34
 8001ef4:	4b0a      	ldr	r3, [pc, #40]	@ (8001f20 <HAL_PCD_MspInit+0xec>)
 8001ef6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ef8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001efc:	60fb      	str	r3, [r7, #12]
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	4b07      	ldr	r3, [pc, #28]	@ (8001f20 <HAL_PCD_MspInit+0xec>)
 8001f02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f04:	4a06      	ldr	r2, [pc, #24]	@ (8001f20 <HAL_PCD_MspInit+0xec>)
 8001f06:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f0a:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f0c:	4b04      	ldr	r3, [pc, #16]	@ (8001f20 <HAL_PCD_MspInit+0xec>)
 8001f0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f14:	60bb      	str	r3, [r7, #8]
 8001f16:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001f18:	bf00      	nop
 8001f1a:	37b8      	adds	r7, #184	@ 0xb8
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	40023800 	.word	0x40023800
 8001f24:	40020000 	.word	0x40020000

08001f28 <initializeNetworkInterface>:
static NetworkInterface_t xInterfaces[ configNUM_NETWORK_INTERFACES ];
static NetworkEndPoint_t xEndPoints[configNUM_ENDPOINTS];


//create a network interface, telling the stack what hardware is available
void initializeNetworkInterface(void){
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b086      	sub	sp, #24
 8001f2c:	af04      	add	r7, sp, #16

	//set macAddress according to STM32 initialization
	memcpy(macAddress, heth.Init.MACAddr, 6);
 8001f2e:	4b15      	ldr	r3, [pc, #84]	@ (8001f84 <initializeNetworkInterface+0x5c>)
 8001f30:	685a      	ldr	r2, [r3, #4]
 8001f32:	4b15      	ldr	r3, [pc, #84]	@ (8001f88 <initializeNetworkInterface+0x60>)
 8001f34:	6810      	ldr	r0, [r2, #0]
 8001f36:	6018      	str	r0, [r3, #0]
 8001f38:	8892      	ldrh	r2, [r2, #4]
 8001f3a:	809a      	strh	r2, [r3, #4]

	//set EMAC idx to the first 0, and pass in ptr
	pxSTM32_FillInterfaceDescriptor( 0, &( xInterfaces[0]));
 8001f3c:	4913      	ldr	r1, [pc, #76]	@ (8001f8c <initializeNetworkInterface+0x64>)
 8001f3e:	2000      	movs	r0, #0
 8001f40:	f011 fa88 	bl	8013454 <pxSTM32_FillInterfaceDescriptor>

	//create endpoint, tells how to configure interface
    FreeRTOS_FillEndPoint( &( xInterfaces[0] ), &(xEndPoints[0]), ipAddress,
 8001f44:	4b10      	ldr	r3, [pc, #64]	@ (8001f88 <initializeNetworkInterface+0x60>)
 8001f46:	9302      	str	r3, [sp, #8]
 8001f48:	4b11      	ldr	r3, [pc, #68]	@ (8001f90 <initializeNetworkInterface+0x68>)
 8001f4a:	9301      	str	r3, [sp, #4]
 8001f4c:	4b11      	ldr	r3, [pc, #68]	@ (8001f94 <initializeNetworkInterface+0x6c>)
 8001f4e:	9300      	str	r3, [sp, #0]
 8001f50:	4b11      	ldr	r3, [pc, #68]	@ (8001f98 <initializeNetworkInterface+0x70>)
 8001f52:	4a12      	ldr	r2, [pc, #72]	@ (8001f9c <initializeNetworkInterface+0x74>)
 8001f54:	4912      	ldr	r1, [pc, #72]	@ (8001fa0 <initializeNetworkInterface+0x78>)
 8001f56:	480d      	ldr	r0, [pc, #52]	@ (8001f8c <initializeNetworkInterface+0x64>)
 8001f58:	f009 f8f3 	bl	800b142 <FreeRTOS_FillEndPoint>
        /* End-point 0 wants to use DHCPv4. */
        xEndPoints[ 0 ].bits.bWantDHCP = pdTRUE;
    }

    #endif /* ( ipconfigUSE_DHCP != 0 ) */
	BaseType_t xResult = FreeRTOS_IPInit_Multi();
 8001f5c:	f007 fcc0 	bl	80098e0 <FreeRTOS_IPInit_Multi>
 8001f60:	6078      	str	r0, [r7, #4]
	if (xResult == pdPASS) {
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	d104      	bne.n	8001f72 <initializeNetworkInterface+0x4a>
		SEGGER_RTT_printf(0,"Network stack initialized successfully\n");
 8001f68:	490e      	ldr	r1, [pc, #56]	@ (8001fa4 <initializeNetworkInterface+0x7c>)
 8001f6a:	2000      	movs	r0, #0
 8001f6c:	f7ff f8b2 	bl	80010d4 <SEGGER_RTT_printf>
	} else {
		SEGGER_RTT_printf(0,"Network initialization failed\n");
	}
}
 8001f70:	e003      	b.n	8001f7a <initializeNetworkInterface+0x52>
		SEGGER_RTT_printf(0,"Network initialization failed\n");
 8001f72:	490d      	ldr	r1, [pc, #52]	@ (8001fa8 <initializeNetworkInterface+0x80>)
 8001f74:	2000      	movs	r0, #0
 8001f76:	f7ff f8ad 	bl	80010d4 <SEGGER_RTT_printf>
}
 8001f7a:	bf00      	nop
 8001f7c:	3708      	adds	r7, #8
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	2000080c 	.word	0x2000080c
 8001f88:	20000f34 	.word	0x20000f34
 8001f8c:	20000f3c 	.word	0x20000f3c
 8001f90:	080188a8 	.word	0x080188a8
 8001f94:	080188a4 	.word	0x080188a4
 8001f98:	080188a0 	.word	0x080188a0
 8001f9c:	0801889c 	.word	0x0801889c
 8001fa0:	20000f64 	.word	0x20000f64
 8001fa4:	080186b0 	.word	0x080186b0
 8001fa8:	080186d8 	.word	0x080186d8

08001fac <ConfigTCPClientSocket>:

//tasks to create/config socket -> create socket, set timeout for Rx and Tx and bind socket to port #
Socket_t ConfigTCPClientSocket(void){
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b086      	sub	sp, #24
 8001fb0:	af02      	add	r7, sp, #8
	Socket_t xClientSocket;
	socklen_t xSize = sizeof( struct freertos_sockaddr );
 8001fb2:	2318      	movs	r3, #24
 8001fb4:	60fb      	str	r3, [r7, #12]
	static const TickType_t xTimeOut = pdMS_TO_TICKS( 2000 );

    xClientSocket = FreeRTOS_socket(FREERTOS_AF_INET, //ipv4 family
 8001fb6:	2206      	movs	r2, #6
 8001fb8:	2101      	movs	r1, #1
 8001fba:	2002      	movs	r0, #2
 8001fbc:	f009 fbac 	bl	800b718 <FreeRTOS_socket>
 8001fc0:	60b8      	str	r0, [r7, #8]
    								FREERTOS_SOCK_STREAM,  /* SOCK_STREAM for TCP. */

									 FREERTOS_IPPROTO_TCP  ); //TCP protocol

    //check if socket was created
    configASSERT( xClientSocket != FREERTOS_INVALID_SOCKET );
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fc8:	d10d      	bne.n	8001fe6 <ConfigTCPClientSocket+0x3a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001fca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001fce:	b672      	cpsid	i
 8001fd0:	f383 8811 	msr	BASEPRI, r3
 8001fd4:	f3bf 8f6f 	isb	sy
 8001fd8:	f3bf 8f4f 	dsb	sy
 8001fdc:	b662      	cpsie	i
 8001fde:	607b      	str	r3, [r7, #4]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001fe0:	bf00      	nop
 8001fe2:	bf00      	nop
 8001fe4:	e7fd      	b.n	8001fe2 <ConfigTCPClientSocket+0x36>

    //set socket options for the given socket
        /* Set send and receive time outs. */

        //set timeout for receiving data
        FreeRTOS_setsockopt( xClientSocket,
 8001fe6:	2304      	movs	r3, #4
 8001fe8:	9300      	str	r3, [sp, #0]
 8001fea:	4b12      	ldr	r3, [pc, #72]	@ (8002034 <ConfigTCPClientSocket+0x88>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	2100      	movs	r1, #0
 8001ff0:	68b8      	ldr	r0, [r7, #8]
 8001ff2:	f00a f84b 	bl	800c08c <FreeRTOS_setsockopt>
                             FREERTOS_SO_RCVTIMEO,
                             &xTimeOut,
                             sizeof( xTimeOut ) );

        //set timeout for sending data out of socket
        FreeRTOS_setsockopt( xClientSocket,
 8001ff6:	2304      	movs	r3, #4
 8001ff8:	9300      	str	r3, [sp, #0]
 8001ffa:	4b0e      	ldr	r3, [pc, #56]	@ (8002034 <ConfigTCPClientSocket+0x88>)
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	2100      	movs	r1, #0
 8002000:	68b8      	ldr	r0, [r7, #8]
 8002002:	f00a f843 	bl	800c08c <FreeRTOS_setsockopt>
                             FREERTOS_SO_SNDTIMEO,
                             &xTimeOut,
                             sizeof( xTimeOut ) );

        //bind socket to port num, NULL means FreeRTOS choose port #
        FreeRTOS_bind( xClientSocket, NULL, xSize );
 8002006:	68fa      	ldr	r2, [r7, #12]
 8002008:	2100      	movs	r1, #0
 800200a:	68b8      	ldr	r0, [r7, #8]
 800200c:	f009 fc25 	bl	800b85a <FreeRTOS_bind>

        if (xClientSocket == FREERTOS_INVALID_SOCKET) {
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002016:	d104      	bne.n	8002022 <ConfigTCPClientSocket+0x76>
        	SEGGER_RTT_printf(0,"Client socket is invalid!\n");
 8002018:	4907      	ldr	r1, [pc, #28]	@ (8002038 <ConfigTCPClientSocket+0x8c>)
 800201a:	2000      	movs	r0, #0
 800201c:	f7ff f85a 	bl	80010d4 <SEGGER_RTT_printf>
 8002020:	e003      	b.n	800202a <ConfigTCPClientSocket+0x7e>
        } else {
        	SEGGER_RTT_printf(0,"Client socket is valid\n");
 8002022:	4906      	ldr	r1, [pc, #24]	@ (800203c <ConfigTCPClientSocket+0x90>)
 8002024:	2000      	movs	r0, #0
 8002026:	f7ff f855 	bl	80010d4 <SEGGER_RTT_printf>
        }
    return xClientSocket;
 800202a:	68bb      	ldr	r3, [r7, #8]
}
 800202c:	4618      	mov	r0, r3
 800202e:	3710      	adds	r7, #16
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}
 8002034:	080188ac 	.word	0x080188ac
 8002038:	080186f8 	.word	0x080186f8
 800203c:	08018714 	.word	0x08018714

08002040 <AppMain>:
#include "TCP_IP.h"
#include "proj_tasks.h"
#include "mic.h"


void AppMain(void){
 8002040:	b580      	push	{r7, lr}
 8002042:	b082      	sub	sp, #8
 8002044:	af02      	add	r7, sp, #8

	//Task to create network interface and socket
	xTaskCreate(vInterfaceSocketTask, "Task Initialize Interface & Socket",
 8002046:	2300      	movs	r3, #0
 8002048:	9301      	str	r3, [sp, #4]
 800204a:	2328      	movs	r3, #40	@ 0x28
 800204c:	9300      	str	r3, [sp, #0]
 800204e:	2300      	movs	r3, #0
 8002050:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002054:	490a      	ldr	r1, [pc, #40]	@ (8002080 <AppMain+0x40>)
 8002056:	480b      	ldr	r0, [pc, #44]	@ (8002084 <AppMain+0x44>)
 8002058:	f012 fe3c 	bl	8014cd4 <xTaskCreate>

	//test LCD

	//configureI2S();
	//getAudio();
	lcd_4SPI_init();
 800205c:	f000 f8d6 	bl	800220c <lcd_4SPI_init>
	setPageaddressing();
 8002060:	f000 f860 	bl	8002124 <setPageaddressing>

	//THIS WORKS, COLUMN SEEMS TO NOT
	lcd_setpage_address(1);
 8002064:	2001      	movs	r0, #1
 8002066:	f000 f873 	bl	8002150 <lcd_setpage_address>
	lcd_setcolumn_address(32);
 800206a:	2020      	movs	r0, #32
 800206c:	f000 f88a 	bl	8002184 <lcd_setcolumn_address>

	while(1){
		//SEGGER_RTT_printf(0,"HELLO WORLD!\r\n");
		getAudio();
 8002070:	f000 f8e6 	bl	8002240 <getAudio>
		HAL_Delay(5000);
 8002074:	f241 3088 	movw	r0, #5000	@ 0x1388
 8002078:	f000 f988 	bl	800238c <HAL_Delay>
		getAudio();
 800207c:	bf00      	nop
 800207e:	e7f7      	b.n	8002070 <AppMain+0x30>
 8002080:	0801872c 	.word	0x0801872c
 8002084:	0800229d 	.word	0x0800229d

08002088 <lcd_transfer>:

#include <lcd.h>
#include "main.h"
#include "stm32f7xx_hal.h"

HAL_StatusTypeDef lcd_transfer(uint8_t data){
 8002088:	b580      	push	{r7, lr}
 800208a:	b084      	sub	sp, #16
 800208c:	af00      	add	r7, sp, #0
 800208e:	4603      	mov	r3, r0
 8002090:	71fb      	strb	r3, [r7, #7]
	//pull CS low
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, GPIO_PIN_RESET);
 8002092:	2200      	movs	r2, #0
 8002094:	2140      	movs	r1, #64	@ 0x40
 8002096:	480b      	ldr	r0, [pc, #44]	@ (80020c4 <lcd_transfer+0x3c>)
 8002098:	f002 f922 	bl	80042e0 <HAL_GPIO_WritePin>

	//transmit the data

	HAL_StatusTypeDef status = HAL_SPI_Transmit(&hspi2, &data, 1, 1000);
 800209c:	1df9      	adds	r1, r7, #7
 800209e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020a2:	2201      	movs	r2, #1
 80020a4:	4808      	ldr	r0, [pc, #32]	@ (80020c8 <lcd_transfer+0x40>)
 80020a6:	f003 ff04 	bl	8005eb2 <HAL_SPI_Transmit>
 80020aa:	4603      	mov	r3, r0
 80020ac:	73fb      	strb	r3, [r7, #15]
	if (status == HAL_OK){

	}
	//pull CS high
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, GPIO_PIN_SET);
 80020ae:	2201      	movs	r2, #1
 80020b0:	2140      	movs	r1, #64	@ 0x40
 80020b2:	4804      	ldr	r0, [pc, #16]	@ (80020c4 <lcd_transfer+0x3c>)
 80020b4:	f002 f914 	bl	80042e0 <HAL_GPIO_WritePin>

	return HAL_OK;
 80020b8:	2300      	movs	r3, #0

}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3710      	adds	r7, #16
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	40020c00 	.word	0x40020c00
 80020c8:	20000918 	.word	0x20000918

080020cc <onLCD>:

	return HAL_OK;
}

//turn LCD on to match RAM data
HAL_StatusTypeDef  onLCD(void){
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0

	//lcd on data
	uint8_t data = 0xAF;
 80020d2:	23af      	movs	r3, #175	@ 0xaf
 80020d4:	71fb      	strb	r3, [r7, #7]

	//pull A0 low (PD7)
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 80020d6:	2200      	movs	r2, #0
 80020d8:	2180      	movs	r1, #128	@ 0x80
 80020da:	4806      	ldr	r0, [pc, #24]	@ (80020f4 <onLCD+0x28>)
 80020dc:	f002 f900 	bl	80042e0 <HAL_GPIO_WritePin>


	return lcd_transfer(data);
 80020e0:	79fb      	ldrb	r3, [r7, #7]
 80020e2:	4618      	mov	r0, r3
 80020e4:	f7ff ffd0 	bl	8002088 <lcd_transfer>
 80020e8:	4603      	mov	r3, r0

}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3708      	adds	r7, #8
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	40020c00 	.word	0x40020c00

080020f8 <offLCD>:
	return lcd_transfer(data);
}


//turn lcd OFF
HAL_StatusTypeDef  offLCD(void){
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0

	//lcd off data
	uint8_t data = 0xAE;
 80020fe:	23ae      	movs	r3, #174	@ 0xae
 8002100:	71fb      	strb	r3, [r7, #7]

	//pull A0 low (PD7)
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 8002102:	2200      	movs	r2, #0
 8002104:	2180      	movs	r1, #128	@ 0x80
 8002106:	4806      	ldr	r0, [pc, #24]	@ (8002120 <offLCD+0x28>)
 8002108:	f002 f8ea 	bl	80042e0 <HAL_GPIO_WritePin>

	return lcd_transfer(data);
 800210c:	79fb      	ldrb	r3, [r7, #7]
 800210e:	4618      	mov	r0, r3
 8002110:	f7ff ffba 	bl	8002088 <lcd_transfer>
 8002114:	4603      	mov	r3, r0
}
 8002116:	4618      	mov	r0, r3
 8002118:	3708      	adds	r7, #8
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	40020c00 	.word	0x40020c00

08002124 <setPageaddressing>:




//set page(horizontal) addressing after R/W a byte of SPI data
HAL_StatusTypeDef setPageaddressing(){
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
	uint8_t data = 0x20;
 800212a:	2320      	movs	r3, #32
 800212c:	71fb      	strb	r3, [r7, #7]

	//pull A0 low (PD7)
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 800212e:	2200      	movs	r2, #0
 8002130:	2180      	movs	r1, #128	@ 0x80
 8002132:	4806      	ldr	r0, [pc, #24]	@ (800214c <setPageaddressing+0x28>)
 8002134:	f002 f8d4 	bl	80042e0 <HAL_GPIO_WritePin>

	return lcd_transfer(data);
 8002138:	79fb      	ldrb	r3, [r7, #7]
 800213a:	4618      	mov	r0, r3
 800213c:	f7ff ffa4 	bl	8002088 <lcd_transfer>
 8002140:	4603      	mov	r3, r0
}
 8002142:	4618      	mov	r0, r3
 8002144:	3708      	adds	r7, #8
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	40020c00 	.word	0x40020c00

08002150 <lcd_setpage_address>:
}


//set the page address for writing pixels
//page number must be between 0-15
HAL_StatusTypeDef  lcd_setpage_address(int page_num){
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]

	//convert int to uint8
	uint8_t pg_num = page_num;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	73fb      	strb	r3, [r7, #15]
	//data byte for page address
	uint8_t data = 0xB0 | pg_num;
 800215c:	7bfb      	ldrb	r3, [r7, #15]
 800215e:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8002162:	73bb      	strb	r3, [r7, #14]

	//pull A0 low (PD7)
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 8002164:	2200      	movs	r2, #0
 8002166:	2180      	movs	r1, #128	@ 0x80
 8002168:	4805      	ldr	r0, [pc, #20]	@ (8002180 <lcd_setpage_address+0x30>)
 800216a:	f002 f8b9 	bl	80042e0 <HAL_GPIO_WritePin>

	return lcd_transfer(data);
 800216e:	7bbb      	ldrb	r3, [r7, #14]
 8002170:	4618      	mov	r0, r3
 8002172:	f7ff ff89 	bl	8002088 <lcd_transfer>
 8002176:	4603      	mov	r3, r0
}
 8002178:	4618      	mov	r0, r3
 800217a:	3710      	adds	r7, #16
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	40020c00 	.word	0x40020c00

08002184 <lcd_setcolumn_address>:

//set the column address for writing pixels
// must be between 0 and 127, there are 128 columns
HAL_StatusTypeDef  lcd_setcolumn_address(int column_num){
 8002184:	b580      	push	{r7, lr}
 8002186:	b084      	sub	sp, #16
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]

	if(column_num >= 128 || column_num < 0){
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2b7f      	cmp	r3, #127	@ 0x7f
 8002190:	dc02      	bgt.n	8002198 <lcd_setcolumn_address+0x14>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2b00      	cmp	r3, #0
 8002196:	da01      	bge.n	800219c <lcd_setcolumn_address+0x18>
		return HAL_ERROR;
 8002198:	2301      	movs	r3, #1
 800219a:	e030      	b.n	80021fe <lcd_setcolumn_address+0x7a>
	}

	uint8_t num_conv = (uint8_t) column_num;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	73fb      	strb	r3, [r7, #15]

	uint8_t high_address = 0b00010000;
 80021a0:	2310      	movs	r3, #16
 80021a2:	73bb      	strb	r3, [r7, #14]
	uint8_t low_address = 0x00;
 80021a4:	2300      	movs	r3, #0
 80021a6:	737b      	strb	r3, [r7, #13]

	high_address = high_address | ((num_conv >> 4) & 0x0F);
 80021a8:	7bfb      	ldrb	r3, [r7, #15]
 80021aa:	091b      	lsrs	r3, r3, #4
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	b25a      	sxtb	r2, r3
 80021b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80021b4:	4313      	orrs	r3, r2
 80021b6:	b25b      	sxtb	r3, r3
 80021b8:	73bb      	strb	r3, [r7, #14]
	low_address = low_address | (num_conv & 0x0F);
 80021ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021be:	f003 030f 	and.w	r3, r3, #15
 80021c2:	b25a      	sxtb	r2, r3
 80021c4:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80021c8:	4313      	orrs	r3, r2
 80021ca:	b25b      	sxtb	r3, r3
 80021cc:	737b      	strb	r3, [r7, #13]

	//pull A0 low (PD7)
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 80021ce:	2200      	movs	r2, #0
 80021d0:	2180      	movs	r1, #128	@ 0x80
 80021d2:	480d      	ldr	r0, [pc, #52]	@ (8002208 <lcd_setcolumn_address+0x84>)
 80021d4:	f002 f884 	bl	80042e0 <HAL_GPIO_WritePin>

	if(lcd_transfer(high_address) != HAL_OK){
 80021d8:	7bbb      	ldrb	r3, [r7, #14]
 80021da:	4618      	mov	r0, r3
 80021dc:	f7ff ff54 	bl	8002088 <lcd_transfer>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d001      	beq.n	80021ea <lcd_setcolumn_address+0x66>
		return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	e009      	b.n	80021fe <lcd_setcolumn_address+0x7a>
	}
	if(lcd_transfer(low_address) != HAL_OK){
 80021ea:	7b7b      	ldrb	r3, [r7, #13]
 80021ec:	4618      	mov	r0, r3
 80021ee:	f7ff ff4b 	bl	8002088 <lcd_transfer>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d001      	beq.n	80021fc <lcd_setcolumn_address+0x78>
		return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e000      	b.n	80021fe <lcd_setcolumn_address+0x7a>
	}

	return HAL_OK;
 80021fc:	2300      	movs	r3, #0
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3710      	adds	r7, #16
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	40020c00 	.word	0x40020c00

0800220c <lcd_4SPI_init>:
}

//initialize SPI protocol with 4 wire setup
//includes SCL,SI,A0, and /CS
//Pins: PB10 -> SCK, PC3 -> SI(MOSI), RES -> PC0, A0(D/C) -> PD7, CS -> PD6
HAL_StatusTypeDef lcd_4SPI_init(){
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
	//pull CS high
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, GPIO_PIN_SET);
 8002210:	2201      	movs	r2, #1
 8002212:	2140      	movs	r1, #64	@ 0x40
 8002214:	4808      	ldr	r0, [pc, #32]	@ (8002238 <lcd_4SPI_init+0x2c>)
 8002216:	f002 f863 	bl	80042e0 <HAL_GPIO_WritePin>

	//pull RES pin up
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 800221a:	2201      	movs	r2, #1
 800221c:	2101      	movs	r1, #1
 800221e:	4807      	ldr	r0, [pc, #28]	@ (800223c <lcd_4SPI_init+0x30>)
 8002220:	f002 f85e 	bl	80042e0 <HAL_GPIO_WritePin>

	//dummy transmission for SPI

	onLCD();
 8002224:	f7ff ff52 	bl	80020cc <onLCD>
	offLCD();
 8002228:	f7ff ff66 	bl	80020f8 <offLCD>

	//this is the column where the lcd starts
	lcd_setcolumn_address(32);
 800222c:	2020      	movs	r0, #32
 800222e:	f7ff ffa9 	bl	8002184 <lcd_setcolumn_address>

	return HAL_OK;
 8002232:	2300      	movs	r3, #0

}
 8002234:	4618      	mov	r0, r3
 8002236:	bd80      	pop	{r7, pc}
 8002238:	40020c00 	.word	0x40020c00
 800223c:	40020800 	.word	0x40020800

08002240 <getAudio>:
 * 		SDA -> PC12 (WHITE)
 */


//get audio from the mic
uint32_t getAudio(){
 8002240:	b580      	push	{r7, lr}
 8002242:	b08e      	sub	sp, #56	@ 0x38
 8002244:	af00      	add	r7, sp, #0
	uint32_t i2sRxBuffer[10];

	HAL_StatusTypeDef status;

	// For 32-bit data, pass the buffer as uint16_t* and double the size
	status = HAL_I2S_Receive(&hi2s3, (uint16_t *)i2sRxBuffer, NUM_SAMPLES * 2, HAL_MAX_DELAY);
 8002246:	1d39      	adds	r1, r7, #4
 8002248:	f04f 33ff 	mov.w	r3, #4294967295
 800224c:	2214      	movs	r2, #20
 800224e:	4811      	ldr	r0, [pc, #68]	@ (8002294 <getAudio+0x54>)
 8002250:	f002 f946 	bl	80044e0 <HAL_I2S_Receive>
 8002254:	4603      	mov	r3, r0
 8002256:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	if (status != HAL_OK)
	{
	    // Handle errors (timeout, overrun, etc.)
	}

	for (int i = 0; i < NUM_SAMPLES; i++)
 800225a:	2300      	movs	r3, #0
 800225c:	637b      	str	r3, [r7, #52]	@ 0x34
 800225e:	e00f      	b.n	8002280 <getAudio+0x40>
	{
	    uint32_t sample = i2sRxBuffer[i];
 8002260:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	3338      	adds	r3, #56	@ 0x38
 8002266:	443b      	add	r3, r7
 8002268:	f853 3c34 	ldr.w	r3, [r3, #-52]
 800226c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	    SEGGER_RTT_printf(0, "Sample %d: 0x%08X\r\n", i, sample);
 800226e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002270:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002272:	4909      	ldr	r1, [pc, #36]	@ (8002298 <getAudio+0x58>)
 8002274:	2000      	movs	r0, #0
 8002276:	f7fe ff2d 	bl	80010d4 <SEGGER_RTT_printf>
	for (int i = 0; i < NUM_SAMPLES; i++)
 800227a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800227c:	3301      	adds	r3, #1
 800227e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002280:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002282:	2b09      	cmp	r3, #9
 8002284:	ddec      	ble.n	8002260 <getAudio+0x20>
	}

	return 0xBACF;
 8002286:	f64b 23cf 	movw	r3, #47823	@ 0xbacf

}
 800228a:	4618      	mov	r0, r3
 800228c:	3738      	adds	r7, #56	@ 0x38
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	200008c8 	.word	0x200008c8
 8002298:	08018750 	.word	0x08018750

0800229c <vInterfaceSocketTask>:

//store Mic data, use 8 chars for 64 bits in case
static char TxBuffer[8];

//initailize network interface and create socket, only 1 for my current applications
void vInterfaceSocketTask(void * argument) {
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
	 //Initialize networkInterface
	 initializeNetworkInterface();
 80022a4:	f7ff fe40 	bl	8001f28 <initializeNetworkInterface>

	//Initialize Socket
	xClientSocket = ConfigTCPClientSocket();
 80022a8:	f7ff fe80 	bl	8001fac <ConfigTCPClientSocket>
 80022ac:	4603      	mov	r3, r0
 80022ae:	4a03      	ldr	r2, [pc, #12]	@ (80022bc <vInterfaceSocketTask+0x20>)
 80022b0:	6013      	str	r3, [r2, #0]

    for(;;) {
        vTaskDelay(1000);
 80022b2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80022b6:	f012 fe6d 	bl	8014f94 <vTaskDelay>
 80022ba:	e7fa      	b.n	80022b2 <vInterfaceSocketTask+0x16>
 80022bc:	20000fd8 	.word	0x20000fd8

080022c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80022c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80022f8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80022c4:	f7ff fce6 	bl	8001c94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80022c8:	480c      	ldr	r0, [pc, #48]	@ (80022fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80022ca:	490d      	ldr	r1, [pc, #52]	@ (8002300 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80022cc:	4a0d      	ldr	r2, [pc, #52]	@ (8002304 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80022ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022d0:	e002      	b.n	80022d8 <LoopCopyDataInit>

080022d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022d6:	3304      	adds	r3, #4

080022d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022dc:	d3f9      	bcc.n	80022d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022de:	4a0a      	ldr	r2, [pc, #40]	@ (8002308 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80022e0:	4c0a      	ldr	r4, [pc, #40]	@ (800230c <LoopFillZerobss+0x22>)
  movs r3, #0
 80022e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022e4:	e001      	b.n	80022ea <LoopFillZerobss>

080022e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022e8:	3204      	adds	r2, #4

080022ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022ec:	d3fb      	bcc.n	80022e6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80022ee:	f015 f9e3 	bl	80176b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022f2:	f7ff f9bb 	bl	800166c <main>
  bx  lr    
 80022f6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80022f8:	2007c000 	.word	0x2007c000
  ldr r0, =_sdata
 80022fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002300:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8002304:	08018a2c 	.word	0x08018a2c
  ldr r2, =_sbss
 8002308:	20000300 	.word	0x20000300
  ldr r4, =_ebss
 800230c:	20009844 	.word	0x20009844

08002310 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002310:	e7fe      	b.n	8002310 <ADC_IRQHandler>
	...

08002314 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	af00      	add	r7, sp, #0
  /* Configure Instruction cache through ART accelerator */ 
#if (ART_ACCELERATOR_ENABLE != 0)
  __HAL_FLASH_ART_ENABLE();
 8002318:	4b0b      	ldr	r3, [pc, #44]	@ (8002348 <HAL_Init+0x34>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a0a      	ldr	r2, [pc, #40]	@ (8002348 <HAL_Init+0x34>)
 800231e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002322:	6013      	str	r3, [r2, #0]
#endif /* ART_ACCELERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002324:	4b08      	ldr	r3, [pc, #32]	@ (8002348 <HAL_Init+0x34>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a07      	ldr	r2, [pc, #28]	@ (8002348 <HAL_Init+0x34>)
 800232a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800232e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002330:	2003      	movs	r0, #3
 8002332:	f000 f8fc 	bl	800252e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002336:	200f      	movs	r0, #15
 8002338:	f7ff fb62 	bl	8001a00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800233c:	f7ff fb38 	bl	80019b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002340:	2300      	movs	r3, #0
}
 8002342:	4618      	mov	r0, r3
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	40023c00 	.word	0x40023c00

0800234c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002350:	4b06      	ldr	r3, [pc, #24]	@ (800236c <HAL_IncTick+0x20>)
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	461a      	mov	r2, r3
 8002356:	4b06      	ldr	r3, [pc, #24]	@ (8002370 <HAL_IncTick+0x24>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4413      	add	r3, r2
 800235c:	4a04      	ldr	r2, [pc, #16]	@ (8002370 <HAL_IncTick+0x24>)
 800235e:	6013      	str	r3, [r2, #0]
}
 8002360:	bf00      	nop
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	20000008 	.word	0x20000008
 8002370:	20000fdc 	.word	0x20000fdc

08002374 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
  return uwTick;
 8002378:	4b03      	ldr	r3, [pc, #12]	@ (8002388 <HAL_GetTick+0x14>)
 800237a:	681b      	ldr	r3, [r3, #0]
}
 800237c:	4618      	mov	r0, r3
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	20000fdc 	.word	0x20000fdc

0800238c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b084      	sub	sp, #16
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002394:	f7ff ffee 	bl	8002374 <HAL_GetTick>
 8002398:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023a4:	d005      	beq.n	80023b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023a6:	4b0a      	ldr	r3, [pc, #40]	@ (80023d0 <HAL_Delay+0x44>)
 80023a8:	781b      	ldrb	r3, [r3, #0]
 80023aa:	461a      	mov	r2, r3
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	4413      	add	r3, r2
 80023b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023b2:	bf00      	nop
 80023b4:	f7ff ffde 	bl	8002374 <HAL_GetTick>
 80023b8:	4602      	mov	r2, r0
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	1ad3      	subs	r3, r2, r3
 80023be:	68fa      	ldr	r2, [r7, #12]
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d8f7      	bhi.n	80023b4 <HAL_Delay+0x28>
  {
  }
}
 80023c4:	bf00      	nop
 80023c6:	bf00      	nop
 80023c8:	3710      	adds	r7, #16
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	20000008 	.word	0x20000008

080023d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b085      	sub	sp, #20
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	f003 0307 	and.w	r3, r3, #7
 80023e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002414 <__NVIC_SetPriorityGrouping+0x40>)
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023ea:	68ba      	ldr	r2, [r7, #8]
 80023ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023f0:	4013      	ands	r3, r2
 80023f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80023fc:	4b06      	ldr	r3, [pc, #24]	@ (8002418 <__NVIC_SetPriorityGrouping+0x44>)
 80023fe:	4313      	orrs	r3, r2
 8002400:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002402:	4a04      	ldr	r2, [pc, #16]	@ (8002414 <__NVIC_SetPriorityGrouping+0x40>)
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	60d3      	str	r3, [r2, #12]
}
 8002408:	bf00      	nop
 800240a:	3714      	adds	r7, #20
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr
 8002414:	e000ed00 	.word	0xe000ed00
 8002418:	05fa0000 	.word	0x05fa0000

0800241c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002420:	4b04      	ldr	r3, [pc, #16]	@ (8002434 <__NVIC_GetPriorityGrouping+0x18>)
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	0a1b      	lsrs	r3, r3, #8
 8002426:	f003 0307 	and.w	r3, r3, #7
}
 800242a:	4618      	mov	r0, r3
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr
 8002434:	e000ed00 	.word	0xe000ed00

08002438 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	4603      	mov	r3, r0
 8002440:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002446:	2b00      	cmp	r3, #0
 8002448:	db0b      	blt.n	8002462 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800244a:	79fb      	ldrb	r3, [r7, #7]
 800244c:	f003 021f 	and.w	r2, r3, #31
 8002450:	4907      	ldr	r1, [pc, #28]	@ (8002470 <__NVIC_EnableIRQ+0x38>)
 8002452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002456:	095b      	lsrs	r3, r3, #5
 8002458:	2001      	movs	r0, #1
 800245a:	fa00 f202 	lsl.w	r2, r0, r2
 800245e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002462:	bf00      	nop
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	e000e100 	.word	0xe000e100

08002474 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	4603      	mov	r3, r0
 800247c:	6039      	str	r1, [r7, #0]
 800247e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002480:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002484:	2b00      	cmp	r3, #0
 8002486:	db0a      	blt.n	800249e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	b2da      	uxtb	r2, r3
 800248c:	490c      	ldr	r1, [pc, #48]	@ (80024c0 <__NVIC_SetPriority+0x4c>)
 800248e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002492:	0112      	lsls	r2, r2, #4
 8002494:	b2d2      	uxtb	r2, r2
 8002496:	440b      	add	r3, r1
 8002498:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800249c:	e00a      	b.n	80024b4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	b2da      	uxtb	r2, r3
 80024a2:	4908      	ldr	r1, [pc, #32]	@ (80024c4 <__NVIC_SetPriority+0x50>)
 80024a4:	79fb      	ldrb	r3, [r7, #7]
 80024a6:	f003 030f 	and.w	r3, r3, #15
 80024aa:	3b04      	subs	r3, #4
 80024ac:	0112      	lsls	r2, r2, #4
 80024ae:	b2d2      	uxtb	r2, r2
 80024b0:	440b      	add	r3, r1
 80024b2:	761a      	strb	r2, [r3, #24]
}
 80024b4:	bf00      	nop
 80024b6:	370c      	adds	r7, #12
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr
 80024c0:	e000e100 	.word	0xe000e100
 80024c4:	e000ed00 	.word	0xe000ed00

080024c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b089      	sub	sp, #36	@ 0x24
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	60f8      	str	r0, [r7, #12]
 80024d0:	60b9      	str	r1, [r7, #8]
 80024d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	f003 0307 	and.w	r3, r3, #7
 80024da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024dc:	69fb      	ldr	r3, [r7, #28]
 80024de:	f1c3 0307 	rsb	r3, r3, #7
 80024e2:	2b04      	cmp	r3, #4
 80024e4:	bf28      	it	cs
 80024e6:	2304      	movcs	r3, #4
 80024e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	3304      	adds	r3, #4
 80024ee:	2b06      	cmp	r3, #6
 80024f0:	d902      	bls.n	80024f8 <NVIC_EncodePriority+0x30>
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	3b03      	subs	r3, #3
 80024f6:	e000      	b.n	80024fa <NVIC_EncodePriority+0x32>
 80024f8:	2300      	movs	r3, #0
 80024fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	fa02 f303 	lsl.w	r3, r2, r3
 8002506:	43da      	mvns	r2, r3
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	401a      	ands	r2, r3
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002510:	f04f 31ff 	mov.w	r1, #4294967295
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	fa01 f303 	lsl.w	r3, r1, r3
 800251a:	43d9      	mvns	r1, r3
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002520:	4313      	orrs	r3, r2
         );
}
 8002522:	4618      	mov	r0, r3
 8002524:	3724      	adds	r7, #36	@ 0x24
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr

0800252e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800252e:	b580      	push	{r7, lr}
 8002530:	b082      	sub	sp, #8
 8002532:	af00      	add	r7, sp, #0
 8002534:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f7ff ff4c 	bl	80023d4 <__NVIC_SetPriorityGrouping>
}
 800253c:	bf00      	nop
 800253e:	3708      	adds	r7, #8
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002544:	b580      	push	{r7, lr}
 8002546:	b086      	sub	sp, #24
 8002548:	af00      	add	r7, sp, #0
 800254a:	4603      	mov	r3, r0
 800254c:	60b9      	str	r1, [r7, #8]
 800254e:	607a      	str	r2, [r7, #4]
 8002550:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002552:	2300      	movs	r3, #0
 8002554:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002556:	f7ff ff61 	bl	800241c <__NVIC_GetPriorityGrouping>
 800255a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800255c:	687a      	ldr	r2, [r7, #4]
 800255e:	68b9      	ldr	r1, [r7, #8]
 8002560:	6978      	ldr	r0, [r7, #20]
 8002562:	f7ff ffb1 	bl	80024c8 <NVIC_EncodePriority>
 8002566:	4602      	mov	r2, r0
 8002568:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800256c:	4611      	mov	r1, r2
 800256e:	4618      	mov	r0, r3
 8002570:	f7ff ff80 	bl	8002474 <__NVIC_SetPriority>
}
 8002574:	bf00      	nop
 8002576:	3718      	adds	r7, #24
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}

0800257c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	4603      	mov	r3, r0
 8002584:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800258a:	4618      	mov	r0, r3
 800258c:	f7ff ff54 	bl	8002438 <__NVIC_EnableIRQ>
}
 8002590:	bf00      	nop
 8002592:	3708      	adds	r7, #8
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}

08002598 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800259c:	f3bf 8f5f 	dmb	sy
}
 80025a0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80025a2:	4b07      	ldr	r3, [pc, #28]	@ (80025c0 <HAL_MPU_Disable+0x28>)
 80025a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025a6:	4a06      	ldr	r2, [pc, #24]	@ (80025c0 <HAL_MPU_Disable+0x28>)
 80025a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025ac:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80025ae:	4b05      	ldr	r3, [pc, #20]	@ (80025c4 <HAL_MPU_Disable+0x2c>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	605a      	str	r2, [r3, #4]
}
 80025b4:	bf00      	nop
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	e000ed00 	.word	0xe000ed00
 80025c4:	e000ed90 	.word	0xe000ed90

080025c8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b083      	sub	sp, #12
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80025d0:	4a0b      	ldr	r2, [pc, #44]	@ (8002600 <HAL_MPU_Enable+0x38>)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	f043 0301 	orr.w	r3, r3, #1
 80025d8:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80025da:	4b0a      	ldr	r3, [pc, #40]	@ (8002604 <HAL_MPU_Enable+0x3c>)
 80025dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025de:	4a09      	ldr	r2, [pc, #36]	@ (8002604 <HAL_MPU_Enable+0x3c>)
 80025e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025e4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80025e6:	f3bf 8f4f 	dsb	sy
}
 80025ea:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80025ec:	f3bf 8f6f 	isb	sy
}
 80025f0:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80025f2:	bf00      	nop
 80025f4:	370c      	adds	r7, #12
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr
 80025fe:	bf00      	nop
 8002600:	e000ed90 	.word	0xe000ed90
 8002604:	e000ed00 	.word	0xe000ed00

08002608 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	785a      	ldrb	r2, [r3, #1]
 8002614:	4b1b      	ldr	r3, [pc, #108]	@ (8002684 <HAL_MPU_ConfigRegion+0x7c>)
 8002616:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002618:	4b1a      	ldr	r3, [pc, #104]	@ (8002684 <HAL_MPU_ConfigRegion+0x7c>)
 800261a:	691b      	ldr	r3, [r3, #16]
 800261c:	4a19      	ldr	r2, [pc, #100]	@ (8002684 <HAL_MPU_ConfigRegion+0x7c>)
 800261e:	f023 0301 	bic.w	r3, r3, #1
 8002622:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002624:	4a17      	ldr	r2, [pc, #92]	@ (8002684 <HAL_MPU_ConfigRegion+0x7c>)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	7b1b      	ldrb	r3, [r3, #12]
 8002630:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	7adb      	ldrb	r3, [r3, #11]
 8002636:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002638:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	7a9b      	ldrb	r3, [r3, #10]
 800263e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002640:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	7b5b      	ldrb	r3, [r3, #13]
 8002646:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002648:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	7b9b      	ldrb	r3, [r3, #14]
 800264e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002650:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	7bdb      	ldrb	r3, [r3, #15]
 8002656:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002658:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	7a5b      	ldrb	r3, [r3, #9]
 800265e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002660:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	7a1b      	ldrb	r3, [r3, #8]
 8002666:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002668:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800266a:	687a      	ldr	r2, [r7, #4]
 800266c:	7812      	ldrb	r2, [r2, #0]
 800266e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002670:	4a04      	ldr	r2, [pc, #16]	@ (8002684 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002672:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002674:	6113      	str	r3, [r2, #16]
}
 8002676:	bf00      	nop
 8002678:	370c      	adds	r7, #12
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr
 8002682:	bf00      	nop
 8002684:	e000ed90 	.word	0xe000ed90

08002688 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b084      	sub	sp, #16
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d101      	bne.n	800269a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e086      	b.n	80027a8 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d106      	bne.n	80026b2 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2220      	movs	r2, #32
 80026a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	f7fe fd77 	bl	80011a0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026b2:	4b3f      	ldr	r3, [pc, #252]	@ (80027b0 <HAL_ETH_Init+0x128>)
 80026b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026b6:	4a3e      	ldr	r2, [pc, #248]	@ (80027b0 <HAL_ETH_Init+0x128>)
 80026b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80026be:	4b3c      	ldr	r3, [pc, #240]	@ (80027b0 <HAL_ETH_Init+0x128>)
 80026c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026c6:	60bb      	str	r3, [r7, #8]
 80026c8:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80026ca:	4b3a      	ldr	r3, [pc, #232]	@ (80027b4 <HAL_ETH_Init+0x12c>)
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	4a39      	ldr	r2, [pc, #228]	@ (80027b4 <HAL_ETH_Init+0x12c>)
 80026d0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80026d4:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80026d6:	4b37      	ldr	r3, [pc, #220]	@ (80027b4 <HAL_ETH_Init+0x12c>)
 80026d8:	685a      	ldr	r2, [r3, #4]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	689b      	ldr	r3, [r3, #8]
 80026de:	4935      	ldr	r1, [pc, #212]	@ (80027b4 <HAL_ETH_Init+0x12c>)
 80026e0:	4313      	orrs	r3, r2
 80026e2:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80026e4:	4b33      	ldr	r3, [pc, #204]	@ (80027b4 <HAL_ETH_Init+0x12c>)
 80026e6:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	687a      	ldr	r2, [r7, #4]
 80026f4:	6812      	ldr	r2, [r2, #0]
 80026f6:	f043 0301 	orr.w	r3, r3, #1
 80026fa:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80026fe:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002700:	f7ff fe38 	bl	8002374 <HAL_GetTick>
 8002704:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002706:	e011      	b.n	800272c <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002708:	f7ff fe34 	bl	8002374 <HAL_GetTick>
 800270c:	4602      	mov	r2, r0
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002716:	d909      	bls.n	800272c <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2204      	movs	r2, #4
 800271c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	22e0      	movs	r2, #224	@ 0xe0
 8002724:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	e03d      	b.n	80027a8 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 0301 	and.w	r3, r3, #1
 800273a:	2b00      	cmp	r3, #0
 800273c:	d1e4      	bne.n	8002708 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	f001 f966 	bl	8003a10 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002744:	6878      	ldr	r0, [r7, #4]
 8002746:	f001 fa11 	bl	8003b6c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f001 fa67 	bl	8003c1e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	461a      	mov	r2, r3
 8002756:	2100      	movs	r1, #0
 8002758:	6878      	ldr	r0, [r7, #4]
 800275a:	f001 f9cf 	bl	8003afc <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 800276c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	4b0f      	ldr	r3, [pc, #60]	@ (80027b8 <HAL_ETH_Init+0x130>)
 800277c:	430b      	orrs	r3, r1
 800277e:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8002792:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2200      	movs	r2, #0
 800279a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2210      	movs	r2, #16
 80027a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80027a6:	2300      	movs	r3, #0
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3710      	adds	r7, #16
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	40023800 	.word	0x40023800
 80027b4:	40013800 	.word	0x40013800
 80027b8:	00020060 	.word	0x00020060

080027bc <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b084      	sub	sp, #16
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80027ca:	2b10      	cmp	r3, #16
 80027cc:	d15f      	bne.n	800288e <HAL_ETH_Start_IT+0xd2>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2220      	movs	r2, #32
 80027d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2201      	movs	r2, #1
 80027da:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2204      	movs	r2, #4
 80027e0:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f000 f9f6 	bl	8002bd4 <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80027f0:	2001      	movs	r0, #1
 80027f2:	f7ff fdcb 	bl	800238c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	68fa      	ldr	r2, [r7, #12]
 80027fc:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002806:	699b      	ldr	r3, [r3, #24]
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	6812      	ldr	r2, [r2, #0]
 800280c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002810:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002814:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800281e:	699b      	ldr	r3, [r3, #24]
 8002820:	687a      	ldr	r2, [r7, #4]
 8002822:	6812      	ldr	r2, [r2, #0]
 8002824:	f043 0302 	orr.w	r3, r3, #2
 8002828:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800282c:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	f000 ff8a 	bl	8003748 <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f042 0208 	orr.w	r2, r2, #8
 8002842:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800284c:	2001      	movs	r0, #1
 800284e:	f7ff fd9d 	bl	800238c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	68fa      	ldr	r2, [r7, #12]
 8002858:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f042 0204 	orr.w	r2, r2, #4
 8002868:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002872:	69d9      	ldr	r1, [r3, #28]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	4b07      	ldr	r3, [pc, #28]	@ (8002898 <HAL_ETH_Start_IT+0xdc>)
 800287a:	430b      	orrs	r3, r1
 800287c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002880:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2240      	movs	r2, #64	@ 0x40
 8002886:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 800288a:	2300      	movs	r3, #0
 800288c:	e000      	b.n	8002890 <HAL_ETH_Start_IT+0xd4>
  }
  else
  {
    return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
  }
}
 8002890:	4618      	mov	r0, r3
 8002892:	3710      	adds	r7, #16
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}
 8002898:	0001a0c1 	.word	0x0001a0c1

0800289c <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b086      	sub	sp, #24
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80028aa:	2b40      	cmp	r3, #64	@ 0x40
 80028ac:	d16e      	bne.n	800298c <HAL_ETH_Stop_IT+0xf0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2220      	movs	r2, #32
 80028b2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028be:	69d9      	ldr	r1, [r3, #28]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	4b34      	ldr	r3, [pc, #208]	@ (8002998 <HAL_ETH_Stop_IT+0xfc>)
 80028c6:	400b      	ands	r3, r1
 80028c8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80028cc:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028d6:	699b      	ldr	r3, [r3, #24]
 80028d8:	687a      	ldr	r2, [r7, #4]
 80028da:	6812      	ldr	r2, [r2, #0]
 80028dc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80028e0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80028e4:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028ee:	699b      	ldr	r3, [r3, #24]
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	6812      	ldr	r2, [r2, #0]
 80028f4:	f023 0302 	bic.w	r3, r3, #2
 80028f8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80028fc:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f022 0204 	bic.w	r2, r2, #4
 800290c:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002916:	2001      	movs	r0, #1
 8002918:	f7ff fd38 	bl	800238c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	693a      	ldr	r2, [r7, #16]
 8002922:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8002924:	6878      	ldr	r0, [r7, #4]
 8002926:	f000 ff0f 	bl	8003748 <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f022 0208 	bic.w	r2, r2, #8
 8002938:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002942:	2001      	movs	r0, #1
 8002944:	f7ff fd22 	bl	800238c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	693a      	ldr	r2, [r7, #16]
 800294e:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8002950:	2300      	movs	r3, #0
 8002952:	617b      	str	r3, [r7, #20]
 8002954:	e00e      	b.n	8002974 <HAL_ETH_Stop_IT+0xd8>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	697a      	ldr	r2, [r7, #20]
 800295a:	3212      	adds	r2, #18
 800295c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002960:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	3301      	adds	r3, #1
 8002972:	617b      	str	r3, [r7, #20]
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	2b03      	cmp	r3, #3
 8002978:	d9ed      	bls.n	8002956 <HAL_ETH_Stop_IT+0xba>
    }

    heth->RxDescList.ItMode = 0U;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2200      	movs	r2, #0
 800297e:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2210      	movs	r2, #16
 8002984:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8002988:	2300      	movs	r3, #0
 800298a:	e000      	b.n	800298e <HAL_ETH_Stop_IT+0xf2>
  }
  else
  {
    return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
  }
}
 800298e:	4618      	mov	r0, r3
 8002990:	3718      	adds	r7, #24
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	fffe5f3e 	.word	0xfffe5f3e

0800299c <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b082      	sub	sp, #8
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d109      	bne.n	80029c0 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029b2:	f043 0201 	orr.w	r2, r3, #1
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	e045      	b.n	8002a4c <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80029c6:	2b40      	cmp	r3, #64	@ 0x40
 80029c8:	d13f      	bne.n	8002a4a <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 80029d2:	2201      	movs	r2, #1
 80029d4:	6839      	ldr	r1, [r7, #0]
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	f001 f990 	bl	8003cfc <ETH_Prepare_Tx_Descriptors>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d009      	beq.n	80029f6 <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029e8:	f043 0202 	orr.w	r2, r3, #2
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e02a      	b.n	8002a4c <HAL_ETH_Transmit_IT+0xb0>
  __ASM volatile ("dsb 0xF":::"memory");
 80029f6:	f3bf 8f4f 	dsb	sy
}
 80029fa:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a00:	1c5a      	adds	r2, r3, #1
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	629a      	str	r2, [r3, #40]	@ 0x28
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a0a:	2b03      	cmp	r3, #3
 8002a0c:	d904      	bls.n	8002a18 <HAL_ETH_Transmit_IT+0x7c>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a12:	1f1a      	subs	r2, r3, #4
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a20:	695b      	ldr	r3, [r3, #20]
 8002a22:	f003 0304 	and.w	r3, r3, #4
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d00d      	beq.n	8002a46 <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a32:	461a      	mov	r2, r3
 8002a34:	2304      	movs	r3, #4
 8002a36:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a40:	461a      	mov	r2, r3
 8002a42:	2300      	movs	r3, #0
 8002a44:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 8002a46:	2300      	movs	r3, #0
 8002a48:	e000      	b.n	8002a4c <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
  }
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3708      	adds	r7, #8
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}

08002a54 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b088      	sub	sp, #32
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
 8002a5c:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8002a62:	2300      	movs	r3, #0
 8002a64:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d109      	bne.n	8002a80 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a72:	f043 0201 	orr.w	r2, r3, #1
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	e0a4      	b.n	8002bca <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a86:	2b40      	cmp	r3, #64	@ 0x40
 8002a88:	d001      	beq.n	8002a8e <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e09d      	b.n	8002bca <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a92:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	69fa      	ldr	r2, [r7, #28]
 8002a98:	3212      	adds	r2, #18
 8002a9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a9e:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002aa4:	f1c3 0304 	rsb	r3, r3, #4
 8002aa8:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002aaa:	e066      	b.n	8002b7a <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d007      	beq.n	8002ac8 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 8002ab8:	69bb      	ldr	r3, [r7, #24]
 8002aba:	69da      	ldr	r2, [r3, #28]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	699a      	ldr	r2, [r3, #24]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8002ac8:	69bb      	ldr	r3, [r7, #24]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d103      	bne.n	8002adc <HAL_ETH_ReadData+0x88>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d03c      	beq.n	8002b56 <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d005      	beq.n	8002af4 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2200      	movs	r2, #0
 8002aec:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 8002af4:	69bb      	ldr	r3, [r7, #24]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	0c1b      	lsrs	r3, r3, #16
 8002afa:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8002afe:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 8002b00:	69bb      	ldr	r3, [r7, #24]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d005      	beq.n	8002b18 <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 8002b0c:	69bb      	ldr	r3, [r7, #24]
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8002b14:	2301      	movs	r3, #1
 8002b16:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 8002b18:	69bb      	ldr	r3, [r7, #24]
 8002b1a:	689a      	ldr	r2, [r3, #8]
 8002b1c:	69bb      	ldr	r3, [r7, #24]
 8002b1e:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8002b2c:	69bb      	ldr	r3, [r7, #24]
 8002b2e:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8002b30:	461a      	mov	r2, r3
 8002b32:	68bb      	ldr	r3, [r7, #8]
 8002b34:	b29b      	uxth	r3, r3
 8002b36:	f010 fc38 	bl	80133aa <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b3e:	1c5a      	adds	r2, r3, #1
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	441a      	add	r2, r3
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8002b50:	69bb      	ldr	r3, [r7, #24]
 8002b52:	2200      	movs	r2, #0
 8002b54:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8002b56:	69fb      	ldr	r3, [r7, #28]
 8002b58:	3301      	adds	r3, #1
 8002b5a:	61fb      	str	r3, [r7, #28]
 8002b5c:	69fb      	ldr	r3, [r7, #28]
 8002b5e:	2b03      	cmp	r3, #3
 8002b60:	d902      	bls.n	8002b68 <HAL_ETH_ReadData+0x114>
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	3b04      	subs	r3, #4
 8002b66:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	69fa      	ldr	r2, [r7, #28]
 8002b6c:	3212      	adds	r2, #18
 8002b6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b72:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	3301      	adds	r3, #1
 8002b78:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002b7a:	69bb      	ldr	r3, [r7, #24]
 8002b7c:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	db06      	blt.n	8002b90 <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002b82:	697a      	ldr	r2, [r7, #20]
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d202      	bcs.n	8002b90 <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 8002b8a:	7cfb      	ldrb	r3, [r7, #19]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d08d      	beq.n	8002aac <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	441a      	add	r2, r3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d002      	beq.n	8002baa <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8002ba4:	6878      	ldr	r0, [r7, #4]
 8002ba6:	f000 f815 	bl	8002bd4 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	69fa      	ldr	r2, [r7, #28]
 8002bae:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8002bb0:	7cfb      	ldrb	r3, [r7, #19]
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	d108      	bne.n	8002bc8 <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	e000      	b.n	8002bca <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3720      	adds	r7, #32
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
	...

08002bd4 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b088      	sub	sp, #32
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8002be0:	2301      	movs	r3, #1
 8002be2:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002be8:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	69fa      	ldr	r2, [r7, #28]
 8002bee:	3212      	adds	r2, #18
 8002bf0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bf4:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002bfa:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8002bfc:	e042      	b.n	8002c84 <ETH_UpdateDescriptor+0xb0>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	6a1b      	ldr	r3, [r3, #32]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d112      	bne.n	8002c2c <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8002c06:	f107 0308 	add.w	r3, r7, #8
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f010 fbb8 	bl	8013380 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d102      	bne.n	8002c1c <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8002c16:	2300      	movs	r3, #0
 8002c18:	74fb      	strb	r3, [r7, #19]
 8002c1a:	e007      	b.n	8002c2c <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	461a      	mov	r2, r3
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	461a      	mov	r2, r3
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 8002c2c:	7cfb      	ldrb	r3, [r7, #19]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d028      	beq.n	8002c84 <ETH_UpdateDescriptor+0xb0>
    {
      if (heth->RxDescList.ItMode == 0U)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d106      	bne.n	8002c48 <ETH_UpdateDescriptor+0x74>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	695a      	ldr	r2, [r3, #20]
 8002c3e:	4b26      	ldr	r3, [pc, #152]	@ (8002cd8 <ETH_UpdateDescriptor+0x104>)
 8002c40:	4313      	orrs	r3, r2
 8002c42:	697a      	ldr	r2, [r7, #20]
 8002c44:	6053      	str	r3, [r2, #4]
 8002c46:	e005      	b.n	8002c54 <ETH_UpdateDescriptor+0x80>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	695b      	ldr	r3, [r3, #20]
 8002c4c:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8002c60:	69fb      	ldr	r3, [r7, #28]
 8002c62:	3301      	adds	r3, #1
 8002c64:	61fb      	str	r3, [r7, #28]
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	2b03      	cmp	r3, #3
 8002c6a:	d902      	bls.n	8002c72 <ETH_UpdateDescriptor+0x9e>
 8002c6c:	69fb      	ldr	r3, [r7, #28]
 8002c6e:	3b04      	subs	r3, #4
 8002c70:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	69fa      	ldr	r2, [r7, #28]
 8002c76:	3212      	adds	r2, #18
 8002c78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c7c:	617b      	str	r3, [r7, #20]
      desccount--;
 8002c7e:	69bb      	ldr	r3, [r7, #24]
 8002c80:	3b01      	subs	r3, #1
 8002c82:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8002c84:	69bb      	ldr	r3, [r7, #24]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d002      	beq.n	8002c90 <ETH_UpdateDescriptor+0xbc>
 8002c8a:	7cfb      	ldrb	r3, [r7, #19]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d1b6      	bne.n	8002bfe <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c94:	69ba      	ldr	r2, [r7, #24]
 8002c96:	429a      	cmp	r2, r3
 8002c98:	d01a      	beq.n	8002cd0 <ETH_UpdateDescriptor+0xfc>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	3303      	adds	r3, #3
 8002c9e:	f003 0303 	and.w	r3, r3, #3
 8002ca2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8002ca4:	f3bf 8f5f 	dmb	sy
}
 8002ca8:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6919      	ldr	r1, [r3, #16]
 8002cae:	68fa      	ldr	r2, [r7, #12]
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	4413      	add	r3, r2
 8002cb6:	00db      	lsls	r3, r3, #3
 8002cb8:	18ca      	adds	r2, r1, r3
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002cc2:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	69fa      	ldr	r2, [r7, #28]
 8002cc8:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	69ba      	ldr	r2, [r7, #24]
 8002cce:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8002cd0:	bf00      	nop
 8002cd2:	3720      	adds	r7, #32
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	80004000 	.word	0x80004000

08002cdc <HAL_ETH_GetRxDataErrorCode>:
  *         the configuration information for ETHERNET module
  * @param  pErrorCode: pointer to uint32_t to hold the error code
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetRxDataErrorCode(const ETH_HandleTypeDef *heth, uint32_t *pErrorCode)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	6039      	str	r1, [r7, #0]
  /* Get error bits. */
  *pErrorCode = READ_BIT(heth->RxDescList.pRxLastRxDesc, ETH_DMARXDESC_ERRORS_MASK);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002cea:	f644 03de 	movw	r3, #18654	@ 0x48de
 8002cee:	4013      	ands	r3, r2
 8002cf0:	683a      	ldr	r2, [r7, #0]
 8002cf2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8002cf4:	2300      	movs	r3, #0
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	370c      	adds	r7, #12
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr

08002d02 <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8002d02:	b580      	push	{r7, lr}
 8002d04:	b086      	sub	sp, #24
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	3318      	adds	r3, #24
 8002d0e:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d14:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d1a:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8002d20:	e047      	b.n	8002db2 <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 8002d22:	2301      	movs	r3, #1
 8002d24:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	3b01      	subs	r3, #1
 8002d2a:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8002d2c:	68ba      	ldr	r2, [r7, #8]
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	3304      	adds	r3, #4
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	4413      	add	r3, r2
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d10a      	bne.n	8002d52 <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	3301      	adds	r3, #1
 8002d40:	613b      	str	r3, [r7, #16]
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	2b03      	cmp	r3, #3
 8002d46:	d902      	bls.n	8002d4e <HAL_ETH_ReleaseTxPacket+0x4c>
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	3b04      	subs	r3, #4
 8002d4c:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8002d52:	7bbb      	ldrb	r3, [r7, #14]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d02c      	beq.n	8002db2 <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	68d9      	ldr	r1, [r3, #12]
 8002d5c:	693a      	ldr	r2, [r7, #16]
 8002d5e:	4613      	mov	r3, r2
 8002d60:	009b      	lsls	r3, r3, #2
 8002d62:	4413      	add	r3, r2
 8002d64:	00db      	lsls	r3, r3, #3
 8002d66:	440b      	add	r3, r1
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	db1f      	blt.n	8002dae <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8002d6e:	68ba      	ldr	r2, [r7, #8]
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	3304      	adds	r3, #4
 8002d74:	009b      	lsls	r3, r3, #2
 8002d76:	4413      	add	r3, r2
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f010 fb54 	bl	8013428 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8002d80:	68ba      	ldr	r2, [r7, #8]
 8002d82:	693b      	ldr	r3, [r7, #16]
 8002d84:	3304      	adds	r3, #4
 8002d86:	009b      	lsls	r3, r3, #2
 8002d88:	4413      	add	r3, r2
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	3301      	adds	r3, #1
 8002d92:	613b      	str	r3, [r7, #16]
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	2b03      	cmp	r3, #3
 8002d98:	d902      	bls.n	8002da0 <HAL_ETH_ReleaseTxPacket+0x9e>
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	3b04      	subs	r3, #4
 8002d9e:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	697a      	ldr	r2, [r7, #20]
 8002da4:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	693a      	ldr	r2, [r7, #16]
 8002daa:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002dac:	e001      	b.n	8002db2 <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8002dae:	2300      	movs	r3, #0
 8002db0:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d002      	beq.n	8002dbe <HAL_ETH_ReleaseTxPacket+0xbc>
 8002db8:	7bfb      	ldrb	r3, [r7, #15]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d1b1      	bne.n	8002d22 <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8002dbe:	2300      	movs	r3, #0
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3718      	adds	r7, #24
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}

08002dc8 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b086      	sub	sp, #24
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dd6:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002de0:	695b      	ldr	r3, [r3, #20]
 8002de2:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002dec:	69db      	ldr	r3, [r3, #28]
 8002dee:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 8002df0:	4b4b      	ldr	r3, [pc, #300]	@ (8002f20 <HAL_ETH_IRQHandler+0x158>)
 8002df2:	695b      	ldr	r3, [r3, #20]
 8002df4:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d00e      	beq.n	8002e1e <HAL_ETH_IRQHandler+0x56>
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d009      	beq.n	8002e1e <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e12:	461a      	mov	r2, r3
 8002e14:	4b43      	ldr	r3, [pc, #268]	@ (8002f24 <HAL_ETH_IRQHandler+0x15c>)
 8002e16:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8002e18:	6878      	ldr	r0, [r7, #4]
 8002e1a:	f010 fa51 	bl	80132c0 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	f003 0301 	and.w	r3, r3, #1
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d00f      	beq.n	8002e48 <HAL_ETH_IRQHandler+0x80>
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	f003 0301 	and.w	r3, r3, #1
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d00a      	beq.n	8002e48 <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8002e40:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f010 fa6c 	bl	8013320 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d042      	beq.n	8002ed8 <HAL_ETH_IRQHandler+0x110>
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d03d      	beq.n	8002ed8 <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e62:	f043 0208 	orr.w	r2, r3, #8
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d01a      	beq.n	8002eac <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e7e:	695a      	ldr	r2, [r3, #20]
 8002e80:	4b29      	ldr	r3, [pc, #164]	@ (8002f28 <HAL_ETH_IRQHandler+0x160>)
 8002e82:	4013      	ands	r3, r2
 8002e84:	687a      	ldr	r2, [r7, #4]
 8002e86:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e92:	69db      	ldr	r3, [r3, #28]
 8002e94:	687a      	ldr	r2, [r7, #4]
 8002e96:	6812      	ldr	r2, [r2, #0]
 8002e98:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8002e9c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002ea0:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	22e0      	movs	r2, #224	@ 0xe0
 8002ea6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8002eaa:	e012      	b.n	8002ed2 <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002eb4:	695a      	ldr	r2, [r3, #20]
 8002eb6:	f248 6380 	movw	r3, #34432	@ 0x8680
 8002eba:	4013      	ands	r3, r2
 8002ebc:	687a      	ldr	r2, [r7, #4]
 8002ebe:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002eca:	461a      	mov	r2, r3
 8002ecc:	f248 6380 	movw	r3, #34432	@ 0x8680
 8002ed0:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f010 f998 	bl	8013208 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	f003 0308 	and.w	r3, r3, #8
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d00e      	beq.n	8002f00 <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ee8:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f000 f81a 	bl	8002f2c <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2200      	movs	r2, #0
 8002efc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d006      	beq.n	8002f18 <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8002f0a:	4b05      	ldr	r3, [pc, #20]	@ (8002f20 <HAL_ETH_IRQHandler+0x158>)
 8002f0c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002f10:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f000 f814 	bl	8002f40 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 8002f18:	bf00      	nop
 8002f1a:	3718      	adds	r7, #24
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	40013c00 	.word	0x40013c00
 8002f24:	00010040 	.word	0x00010040
 8002f28:	007e2000 	.word	0x007e2000

08002f2c <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b083      	sub	sp, #12
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8002f34:	bf00      	nop
 8002f36:	370c      	adds	r7, #12
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3e:	4770      	bx	lr

08002f40 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b083      	sub	sp, #12
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8002f48:	bf00      	nop
 8002f4a:	370c      	adds	r7, #12
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr

08002f54 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b086      	sub	sp, #24
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	60b9      	str	r1, [r7, #8]
 8002f5e:	607a      	str	r2, [r7, #4]
 8002f60:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	691b      	ldr	r3, [r3, #16]
 8002f68:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	f003 031c 	and.w	r3, r3, #28
 8002f70:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	02db      	lsls	r3, r3, #11
 8002f76:	b29b      	uxth	r3, r3
 8002f78:	697a      	ldr	r2, [r7, #20]
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	019b      	lsls	r3, r3, #6
 8002f82:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8002f86:	697a      	ldr	r2, [r7, #20]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	f023 0302 	bic.w	r3, r3, #2
 8002f92:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	f043 0301 	orr.w	r3, r3, #1
 8002f9a:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	697a      	ldr	r2, [r7, #20]
 8002fa2:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 8002fa4:	f7ff f9e6 	bl	8002374 <HAL_GetTick>
 8002fa8:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002faa:	e00d      	b.n	8002fc8 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8002fac:	f7ff f9e2 	bl	8002374 <HAL_GetTick>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fba:	d301      	bcc.n	8002fc0 <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e010      	b.n	8002fe2 <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	691b      	ldr	r3, [r3, #16]
 8002fc6:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002fc8:	697b      	ldr	r3, [r7, #20]
 8002fca:	f003 0301 	and.w	r3, r3, #1
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d1ec      	bne.n	8002fac <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	695b      	ldr	r3, [r3, #20]
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	461a      	mov	r2, r3
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8002fe0:	2300      	movs	r3, #0
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3718      	adds	r7, #24
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}

08002fea <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8002fea:	b580      	push	{r7, lr}
 8002fec:	b086      	sub	sp, #24
 8002fee:	af00      	add	r7, sp, #0
 8002ff0:	60f8      	str	r0, [r7, #12]
 8002ff2:	60b9      	str	r1, [r7, #8]
 8002ff4:	607a      	str	r2, [r7, #4]
 8002ff6:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	691b      	ldr	r3, [r3, #16]
 8002ffe:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	f003 031c 	and.w	r3, r3, #28
 8003006:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	02db      	lsls	r3, r3, #11
 800300c:	b29b      	uxth	r3, r3
 800300e:	697a      	ldr	r2, [r7, #20]
 8003010:	4313      	orrs	r3, r2
 8003012:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	019b      	lsls	r3, r3, #6
 8003018:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 800301c:	697a      	ldr	r2, [r7, #20]
 800301e:	4313      	orrs	r3, r2
 8003020:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	f043 0302 	orr.w	r3, r3, #2
 8003028:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	f043 0301 	orr.w	r3, r3, #1
 8003030:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	b29a      	uxth	r2, r3
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	697a      	ldr	r2, [r7, #20]
 8003042:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003044:	f7ff f996 	bl	8002374 <HAL_GetTick>
 8003048:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800304a:	e00d      	b.n	8003068 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 800304c:	f7ff f992 	bl	8002374 <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800305a:	d301      	bcc.n	8003060 <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e009      	b.n	8003074 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	691b      	ldr	r3, [r3, #16]
 8003066:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	f003 0301 	and.w	r3, r3, #1
 800306e:	2b00      	cmp	r3, #0
 8003070:	d1ec      	bne.n	800304c <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 8003072:	2300      	movs	r3, #0
}
 8003074:	4618      	mov	r0, r3
 8003076:	3718      	adds	r7, #24
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}

0800307c <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 800307c:	b480      	push	{r7}
 800307e:	b083      	sub	sp, #12
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
 8003084:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d101      	bne.n	8003090 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 800308c:	2301      	movs	r3, #1
 800308e:	e0e6      	b.n	800325e <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 0310 	and.w	r3, r3, #16
 800309a:	2b00      	cmp	r3, #0
 800309c:	bf14      	ite	ne
 800309e:	2301      	movne	r3, #1
 80030a0:	2300      	moveq	r3, #0
 80030a2:	b2db      	uxtb	r3, r3
 80030a4:	461a      	mov	r2, r3
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	bf0c      	ite	eq
 80030c8:	2301      	moveq	r3, #1
 80030ca:	2300      	movne	r3, #0
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	461a      	mov	r2, r3
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	bf14      	ite	ne
 80030e4:	2301      	movne	r3, #1
 80030e6:	2300      	moveq	r3, #0
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	bf0c      	ite	eq
 80030fe:	2301      	moveq	r3, #1
 8003100:	2300      	movne	r3, #0
 8003102:	b2db      	uxtb	r3, r3
 8003104:	461a      	mov	r2, r3
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003114:	2b00      	cmp	r3, #0
 8003116:	bf14      	ite	ne
 8003118:	2301      	movne	r3, #1
 800311a:	2300      	moveq	r3, #0
 800311c:	b2db      	uxtb	r3, r3
 800311e:	461a      	mov	r2, r3
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800314a:	2b00      	cmp	r3, #0
 800314c:	bf0c      	ite	eq
 800314e:	2301      	moveq	r3, #1
 8003150:	2300      	movne	r3, #0
 8003152:	b2db      	uxtb	r3, r3
 8003154:	461a      	mov	r2, r3
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003164:	2b00      	cmp	r3, #0
 8003166:	bf0c      	ite	eq
 8003168:	2301      	moveq	r3, #1
 800316a:	2300      	movne	r3, #0
 800316c:	b2db      	uxtb	r3, r3
 800316e:	461a      	mov	r2, r3
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800317e:	2b00      	cmp	r3, #0
 8003180:	bf14      	ite	ne
 8003182:	2301      	movne	r3, #1
 8003184:	2300      	moveq	r3, #0
 8003186:	b2db      	uxtb	r3, r3
 8003188:	461a      	mov	r2, r3
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	bf14      	ite	ne
 80031aa:	2301      	movne	r3, #1
 80031ac:	2300      	moveq	r3, #0
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	461a      	mov	r2, r3
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	bf14      	ite	ne
 80031c4:	2301      	movne	r3, #1
 80031c6:	2300      	moveq	r3, #0
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	461a      	mov	r2, r3
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	699b      	ldr	r3, [r3, #24]
 80031d6:	f003 0302 	and.w	r3, r3, #2
 80031da:	2b00      	cmp	r3, #0
 80031dc:	bf14      	ite	ne
 80031de:	2301      	movne	r3, #1
 80031e0:	2300      	moveq	r3, #0
 80031e2:	b2db      	uxtb	r3, r3
 80031e4:	461a      	mov	r2, r3
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	699b      	ldr	r3, [r3, #24]
 80031f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	bf0c      	ite	eq
 80031fa:	2301      	moveq	r3, #1
 80031fc:	2300      	movne	r3, #0
 80031fe:	b2db      	uxtb	r3, r3
 8003200:	461a      	mov	r2, r3
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	699b      	ldr	r3, [r3, #24]
 800320e:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	699b      	ldr	r3, [r3, #24]
 800321c:	0c1b      	lsrs	r3, r3, #16
 800321e:	b29a      	uxth	r2, r3
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	699b      	ldr	r3, [r3, #24]
 800322a:	f003 0304 	and.w	r3, r3, #4
 800322e:	2b00      	cmp	r3, #0
 8003230:	bf14      	ite	ne
 8003232:	2301      	movne	r3, #1
 8003234:	2300      	moveq	r3, #0
 8003236:	b2db      	uxtb	r3, r3
 8003238:	461a      	mov	r2, r3
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	699b      	ldr	r3, [r3, #24]
 8003246:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 800324a:	2b00      	cmp	r3, #0
 800324c:	bf14      	ite	ne
 800324e:	2301      	movne	r3, #1
 8003250:	2300      	moveq	r3, #0
 8003252:	b2db      	uxtb	r3, r3
 8003254:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 800325c:	2300      	movs	r3, #0
}
 800325e:	4618      	mov	r0, r3
 8003260:	370c      	adds	r7, #12
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
	...

0800326c <HAL_ETH_GetDMAConfig>:
  * @param  dmaconf: pointer to a ETH_DMAConfigTypeDef structure that will hold
  *         the configuration of the ETH DMA.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetDMAConfig(const ETH_HandleTypeDef *heth, ETH_DMAConfigTypeDef *dmaconf)
{
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	6039      	str	r1, [r7, #0]
  if (dmaconf == NULL)
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d101      	bne.n	8003280 <HAL_ETH_GetDMAConfig+0x14>
  {
    return HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e0ca      	b.n	8003416 <HAL_ETH_GetDMAConfig+0x1aa>
  }

  dmaconf->DMAArbitration = READ_BIT(heth->Instance->DMABMR,
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	f24c 0302 	movw	r3, #49154	@ 0xc002
 800328e:	4013      	ands	r3, r2
 8003290:	683a      	ldr	r2, [r7, #0]
 8003292:	6013      	str	r3, [r2, #0]
                                     (ETH_DMAARBITRATION_RXPRIORTX | ETH_DMAARBITRATION_ROUNDROBIN_RXTX_4_1));
  dmaconf->AddressAlignedBeats = ((READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_AAB) >> 25U) > 0U) ? ENABLE : DISABLE;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	bf14      	ite	ne
 80032a6:	2301      	movne	r3, #1
 80032a8:	2300      	moveq	r3, #0
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	461a      	mov	r2, r3
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	711a      	strb	r2, [r3, #4]
  dmaconf->BurstMode = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_FB | ETH_DMABMR_MB);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80032ba:	681a      	ldr	r2, [r3, #0]
 80032bc:	4b59      	ldr	r3, [pc, #356]	@ (8003424 <HAL_ETH_GetDMAConfig+0x1b8>)
 80032be:	4013      	ands	r3, r2
 80032c0:	683a      	ldr	r2, [r7, #0]
 80032c2:	6093      	str	r3, [r2, #8]
  dmaconf->RxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_RDP);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f403 02fc 	and.w	r2, r3, #8257536	@ 0x7e0000
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	619a      	str	r2, [r3, #24]
  dmaconf->TxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_PBL);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f403 527c 	and.w	r2, r3, #16128	@ 0x3f00
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	611a      	str	r2, [r3, #16]
  dmaconf->EnhancedDescriptorFormat = ((READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_EDE) >> 7) > 0U) ? ENABLE : DISABLE;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	bf14      	ite	ne
 80032fa:	2301      	movne	r3, #1
 80032fc:	2300      	moveq	r3, #0
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	461a      	mov	r2, r3
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  dmaconf->DescriptorSkipLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_DSL) >> 2;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	089b      	lsrs	r3, r3, #2
 8003314:	f003 021f 	and.w	r2, r3, #31
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	629a      	str	r2, [r3, #40]	@ 0x28

  dmaconf->DropTCPIPChecksumErrorFrame = ((READ_BIT(heth->Instance->DMAOMR,
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003324:	699b      	ldr	r3, [r3, #24]
                                                    ETH_DMAOMR_DTCEFD) >> 26) > 0U) ? DISABLE : ENABLE;
 8003326:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800332a:	2b00      	cmp	r3, #0
 800332c:	bf0c      	ite	eq
 800332e:	2301      	moveq	r3, #1
 8003330:	2300      	movne	r3, #0
 8003332:	b2db      	uxtb	r3, r3
 8003334:	461a      	mov	r2, r3
  dmaconf->DropTCPIPChecksumErrorFrame = ((READ_BIT(heth->Instance->DMAOMR,
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	731a      	strb	r2, [r3, #12]
  dmaconf->ReceiveStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_RSF) >> 25) > 0U) ? ENABLE : DISABLE;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003342:	699b      	ldr	r3, [r3, #24]
 8003344:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003348:	2b00      	cmp	r3, #0
 800334a:	bf14      	ite	ne
 800334c:	2301      	movne	r3, #1
 800334e:	2300      	moveq	r3, #0
 8003350:	b2db      	uxtb	r3, r3
 8003352:	461a      	mov	r2, r3
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	735a      	strb	r2, [r3, #13]
  dmaconf->FlushRxPacket = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FTF) >> 20) > 0U) ? DISABLE : ENABLE;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003360:	699b      	ldr	r3, [r3, #24]
 8003362:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003366:	2b00      	cmp	r3, #0
 8003368:	bf0c      	ite	eq
 800336a:	2301      	moveq	r3, #1
 800336c:	2300      	movne	r3, #0
 800336e:	b2db      	uxtb	r3, r3
 8003370:	461a      	mov	r2, r3
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	775a      	strb	r2, [r3, #29]
  dmaconf->TransmitStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TSF) >> 21) > 0U) ? ENABLE : DISABLE;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800337e:	699b      	ldr	r3, [r3, #24]
 8003380:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003384:	2b00      	cmp	r3, #0
 8003386:	bf14      	ite	ne
 8003388:	2301      	movne	r3, #1
 800338a:	2300      	moveq	r3, #0
 800338c:	b2db      	uxtb	r3, r3
 800338e:	461a      	mov	r2, r3
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	739a      	strb	r2, [r3, #14]
  dmaconf->TransmitThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TTC);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800339c:	699b      	ldr	r3, [r3, #24]
 800339e:	f403 32e0 	and.w	r2, r3, #114688	@ 0x1c000
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	615a      	str	r2, [r3, #20]
  dmaconf->ForwardErrorFrames = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FEF) >> 7) > 0U) ? ENABLE : DISABLE;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80033ae:	699b      	ldr	r3, [r3, #24]
 80033b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	bf14      	ite	ne
 80033b8:	2301      	movne	r3, #1
 80033ba:	2300      	moveq	r3, #0
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	461a      	mov	r2, r3
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	771a      	strb	r2, [r3, #28]
  dmaconf->ForwardUndersizedGoodFrames = ((READ_BIT(heth->Instance->DMAOMR,
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80033cc:	699b      	ldr	r3, [r3, #24]
                                                    ETH_DMAOMR_FUGF) >> 6) > 0U) ? ENABLE : DISABLE;
 80033ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	bf14      	ite	ne
 80033d6:	2301      	movne	r3, #1
 80033d8:	2300      	moveq	r3, #0
 80033da:	b2db      	uxtb	r3, r3
 80033dc:	461a      	mov	r2, r3
  dmaconf->ForwardUndersizedGoodFrames = ((READ_BIT(heth->Instance->DMAOMR,
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	779a      	strb	r2, [r3, #30]
  dmaconf->ReceiveThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_RTC);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80033ea:	699b      	ldr	r3, [r3, #24]
 80033ec:	f003 0218 	and.w	r2, r3, #24
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	621a      	str	r2, [r3, #32]
  dmaconf->SecondFrameOperate = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_OSF) >> 2) > 0U) ? ENABLE : DISABLE;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80033fc:	699b      	ldr	r3, [r3, #24]
 80033fe:	f003 0304 	and.w	r3, r3, #4
 8003402:	2b00      	cmp	r3, #0
 8003404:	bf14      	ite	ne
 8003406:	2301      	movne	r3, #1
 8003408:	2300      	moveq	r3, #0
 800340a:	b2db      	uxtb	r3, r3
 800340c:	461a      	mov	r2, r3
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003414:	2300      	movs	r3, #0
}
 8003416:	4618      	mov	r0, r3
 8003418:	370c      	adds	r7, #12
 800341a:	46bd      	mov	sp, r7
 800341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003420:	4770      	bx	lr
 8003422:	bf00      	nop
 8003424:	04010000 	.word	0x04010000

08003428 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b082      	sub	sp, #8
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
 8003430:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d101      	bne.n	800343c <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	e00b      	b.n	8003454 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003442:	2b10      	cmp	r3, #16
 8003444:	d105      	bne.n	8003452 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8003446:	6839      	ldr	r1, [r7, #0]
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f000 f9a3 	bl	8003794 <ETH_SetMACConfig>

    return HAL_OK;
 800344e:	2300      	movs	r3, #0
 8003450:	e000      	b.n	8003454 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
  }
}
 8003454:	4618      	mov	r0, r3
 8003456:	3708      	adds	r7, #8
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}

0800345c <HAL_ETH_SetDMAConfig>:
  * @param  dmaconf: pointer to a ETH_DMAConfigTypeDef structure that will hold
  *         the configuration of the ETH DMA.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b082      	sub	sp, #8
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
  if (dmaconf == NULL)
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d101      	bne.n	8003470 <HAL_ETH_SetDMAConfig+0x14>
  {
    return HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	e00b      	b.n	8003488 <HAL_ETH_SetDMAConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003476:	2b10      	cmp	r3, #16
 8003478:	d105      	bne.n	8003486 <HAL_ETH_SetDMAConfig+0x2a>
  {
    ETH_SetDMAConfig(heth, dmaconf);
 800347a:	6839      	ldr	r1, [r7, #0]
 800347c:	6878      	ldr	r0, [r7, #4]
 800347e:	f000 fa3d 	bl	80038fc <ETH_SetDMAConfig>

    return HAL_OK;
 8003482:	2300      	movs	r3, #0
 8003484:	e000      	b.n	8003488 <HAL_ETH_SetDMAConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
  }
}
 8003488:	4618      	mov	r0, r3
 800348a:	3708      	adds	r7, #8
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}

08003490 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	691b      	ldr	r3, [r3, #16]
 800349e:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	f023 031c 	bic.w	r3, r3, #28
 80034a6:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80034a8:	f001 ffa0 	bl	80053ec <HAL_RCC_GetHCLKFreq>
 80034ac:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	4a14      	ldr	r2, [pc, #80]	@ (8003504 <HAL_ETH_SetMDIOClockRange+0x74>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d804      	bhi.n	80034c0 <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	f043 0308 	orr.w	r3, r3, #8
 80034bc:	60fb      	str	r3, [r7, #12]
 80034be:	e019      	b.n	80034f4 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	4a11      	ldr	r2, [pc, #68]	@ (8003508 <HAL_ETH_SetMDIOClockRange+0x78>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d204      	bcs.n	80034d2 <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	f043 030c 	orr.w	r3, r3, #12
 80034ce:	60fb      	str	r3, [r7, #12]
 80034d0:	e010      	b.n	80034f4 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	4a0d      	ldr	r2, [pc, #52]	@ (800350c <HAL_ETH_SetMDIOClockRange+0x7c>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d90c      	bls.n	80034f4 <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	4a0c      	ldr	r2, [pc, #48]	@ (8003510 <HAL_ETH_SetMDIOClockRange+0x80>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d804      	bhi.n	80034ec <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	f043 0304 	orr.w	r3, r3, #4
 80034e8:	60fb      	str	r3, [r7, #12]
 80034ea:	e003      	b.n	80034f4 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	f043 0310 	orr.w	r3, r3, #16
 80034f2:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	68fa      	ldr	r2, [r7, #12]
 80034fa:	611a      	str	r2, [r3, #16]
}
 80034fc:	bf00      	nop
 80034fe:	3710      	adds	r7, #16
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}
 8003504:	02160ebf 	.word	0x02160ebf
 8003508:	03938700 	.word	0x03938700
 800350c:	05f5e0ff 	.word	0x05f5e0ff
 8003510:	08f0d17f 	.word	0x08f0d17f

08003514 <HAL_ETH_SetMACFilterConfig>:
  * @param  pFilterConfig: pointer to a ETH_MACFilterConfigTypeDef structure that contains
  *         the configuration of the ETH MAC filters.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACFilterConfig(ETH_HandleTypeDef *heth, const ETH_MACFilterConfigTypeDef *pFilterConfig)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b084      	sub	sp, #16
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
 800351c:	6039      	str	r1, [r7, #0]
  uint32_t filterconfig;
  uint32_t tmpreg1;

  if (pFilterConfig == NULL)
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d101      	bne.n	8003528 <HAL_ETH_SetMACFilterConfig+0x14>
  {
    return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e044      	b.n	80035b2 <HAL_ETH_SetMACFilterConfig+0x9e>
  }

  filterconfig = ((uint32_t)pFilterConfig->PromiscuousMode |
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	781b      	ldrb	r3, [r3, #0]
 800352c:	461a      	mov	r2, r3
                  ((uint32_t)pFilterConfig->HashUnicast << 1) |
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	78db      	ldrb	r3, [r3, #3]
 8003532:	005b      	lsls	r3, r3, #1
  filterconfig = ((uint32_t)pFilterConfig->PromiscuousMode |
 8003534:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->HashMulticast << 2)  |
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	791b      	ldrb	r3, [r3, #4]
 800353a:	009b      	lsls	r3, r3, #2
                  ((uint32_t)pFilterConfig->HashUnicast << 1) |
 800353c:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->DestAddrInverseFiltering << 3) |
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	7a1b      	ldrb	r3, [r3, #8]
 8003542:	00db      	lsls	r3, r3, #3
                  ((uint32_t)pFilterConfig->HashMulticast << 2)  |
 8003544:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->PassAllMulticast << 4) |
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	795b      	ldrb	r3, [r3, #5]
 800354a:	011b      	lsls	r3, r3, #4
                  ((uint32_t)pFilterConfig->DestAddrInverseFiltering << 3) |
 800354c:	4313      	orrs	r3, r2
                  ((uint32_t)((pFilterConfig->BroadcastFilter == ENABLE) ? 1U : 0U) << 5) |
 800354e:	683a      	ldr	r2, [r7, #0]
 8003550:	7a52      	ldrb	r2, [r2, #9]
 8003552:	2a01      	cmp	r2, #1
 8003554:	d101      	bne.n	800355a <HAL_ETH_SetMACFilterConfig+0x46>
 8003556:	2220      	movs	r2, #32
 8003558:	e000      	b.n	800355c <HAL_ETH_SetMACFilterConfig+0x48>
 800355a:	2200      	movs	r2, #0
                  ((uint32_t)pFilterConfig->PassAllMulticast << 4) |
 800355c:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	79db      	ldrb	r3, [r3, #7]
 8003562:	021b      	lsls	r3, r3, #8
                  ((uint32_t)((pFilterConfig->BroadcastFilter == ENABLE) ? 1U : 0U) << 5) |
 8003564:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->SrcAddrFiltering << 9) |
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	799b      	ldrb	r3, [r3, #6]
 800356a:	025b      	lsls	r3, r3, #9
                  ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
 800356c:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->HachOrPerfectFilter << 10) |
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	789b      	ldrb	r3, [r3, #2]
 8003572:	029b      	lsls	r3, r3, #10
                  ((uint32_t)pFilterConfig->SrcAddrFiltering << 9) |
 8003574:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->ReceiveAllMode << 31) |
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	785b      	ldrb	r3, [r3, #1]
 800357a:	07db      	lsls	r3, r3, #31
                  ((uint32_t)pFilterConfig->HachOrPerfectFilter << 10) |
 800357c:	431a      	orrs	r2, r3
                  pFilterConfig->ControlPacketsFilter);
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	68db      	ldr	r3, [r3, #12]
  filterconfig = ((uint32_t)pFilterConfig->PromiscuousMode |
 8003582:	4313      	orrs	r3, r2
 8003584:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->MACFFR, ETH_MACFFR_MASK, filterconfig);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	685a      	ldr	r2, [r3, #4]
 800358c:	4b0b      	ldr	r3, [pc, #44]	@ (80035bc <HAL_ETH_SetMACFilterConfig+0xa8>)
 800358e:	4013      	ands	r3, r2
 8003590:	687a      	ldr	r2, [r7, #4]
 8003592:	6812      	ldr	r2, [r2, #0]
 8003594:	68f9      	ldr	r1, [r7, #12]
 8003596:	430b      	orrs	r3, r1
 8003598:	6053      	str	r3, [r2, #4]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFFR;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	60bb      	str	r3, [r7, #8]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80035a2:	2001      	movs	r0, #1
 80035a4:	f7fe fef2 	bl	800238c <HAL_Delay>
  (heth->Instance)->MACFFR = tmpreg1;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	68ba      	ldr	r2, [r7, #8]
 80035ae:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80035b0:	2300      	movs	r3, #0
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	3710      	adds	r7, #16
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	7ffff800 	.word	0x7ffff800

080035c0 <HAL_ETH_GetMACFilterConfig>:
  * @param  pFilterConfig: pointer to a ETH_MACFilterConfigTypeDef structure that will hold
  *         the configuration of the ETH MAC filters.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetMACFilterConfig(const ETH_HandleTypeDef *heth, ETH_MACFilterConfigTypeDef *pFilterConfig)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
 80035c8:	6039      	str	r1, [r7, #0]
  if (pFilterConfig == NULL)
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d101      	bne.n	80035d4 <HAL_ETH_GetMACFilterConfig+0x14>
  {
    return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e084      	b.n	80036de <HAL_ETH_GetMACFilterConfig+0x11e>
  }

  pFilterConfig->PromiscuousMode = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PM)) > 0U) ? ENABLE : DISABLE;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	f003 0301 	and.w	r3, r3, #1
 80035de:	2b00      	cmp	r3, #0
 80035e0:	bf14      	ite	ne
 80035e2:	2301      	movne	r3, #1
 80035e4:	2300      	moveq	r3, #0
 80035e6:	b2db      	uxtb	r3, r3
 80035e8:	461a      	mov	r2, r3
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	701a      	strb	r2, [r3, #0]
  pFilterConfig->HashUnicast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HU) >> 1) > 0U) ? ENABLE : DISABLE;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	f003 0302 	and.w	r3, r3, #2
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	bf14      	ite	ne
 80035fc:	2301      	movne	r3, #1
 80035fe:	2300      	moveq	r3, #0
 8003600:	b2db      	uxtb	r3, r3
 8003602:	461a      	mov	r2, r3
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	70da      	strb	r2, [r3, #3]
  pFilterConfig->HashMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HM) >> 2) > 0U) ? ENABLE : DISABLE;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	f003 0304 	and.w	r3, r3, #4
 8003612:	2b00      	cmp	r3, #0
 8003614:	bf14      	ite	ne
 8003616:	2301      	movne	r3, #1
 8003618:	2300      	moveq	r3, #0
 800361a:	b2db      	uxtb	r3, r3
 800361c:	461a      	mov	r2, r3
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	711a      	strb	r2, [r3, #4]
  pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	685b      	ldr	r3, [r3, #4]
                                                       ETH_MACFFR_DAIF) >> 3) > 0U) ? ENABLE : DISABLE;
 8003628:	f003 0308 	and.w	r3, r3, #8
 800362c:	2b00      	cmp	r3, #0
 800362e:	bf14      	ite	ne
 8003630:	2301      	movne	r3, #1
 8003632:	2300      	moveq	r3, #0
 8003634:	b2db      	uxtb	r3, r3
 8003636:	461a      	mov	r2, r3
  pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	721a      	strb	r2, [r3, #8]
  pFilterConfig->PassAllMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PAM) >> 4) > 0U) ? ENABLE : DISABLE;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	f003 0310 	and.w	r3, r3, #16
 8003646:	2b00      	cmp	r3, #0
 8003648:	bf14      	ite	ne
 800364a:	2301      	movne	r3, #1
 800364c:	2300      	moveq	r3, #0
 800364e:	b2db      	uxtb	r3, r3
 8003650:	461a      	mov	r2, r3
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	715a      	strb	r2, [r3, #5]
  pFilterConfig->BroadcastFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_BFD) >> 5) > 0U) ? ENABLE : DISABLE;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	f003 0320 	and.w	r3, r3, #32
 8003660:	2b00      	cmp	r3, #0
 8003662:	bf14      	ite	ne
 8003664:	2301      	movne	r3, #1
 8003666:	2300      	moveq	r3, #0
 8003668:	b2db      	uxtb	r3, r3
 800366a:	461a      	mov	r2, r3
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	725a      	strb	r2, [r3, #9]
  pFilterConfig->ControlPacketsFilter = READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PCF);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	60da      	str	r2, [r3, #12]
  pFilterConfig->SrcAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	685b      	ldr	r3, [r3, #4]
                                                      ETH_MACFFR_SAIF) >> 8) > 0U) ? ENABLE : DISABLE;
 8003684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003688:	2b00      	cmp	r3, #0
 800368a:	bf14      	ite	ne
 800368c:	2301      	movne	r3, #1
 800368e:	2300      	moveq	r3, #0
 8003690:	b2db      	uxtb	r3, r3
 8003692:	461a      	mov	r2, r3
  pFilterConfig->SrcAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	71da      	strb	r2, [r3, #7]
  pFilterConfig->SrcAddrFiltering = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_SAF) >> 9) > 0U) ? ENABLE : DISABLE;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	bf14      	ite	ne
 80036a6:	2301      	movne	r3, #1
 80036a8:	2300      	moveq	r3, #0
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	461a      	mov	r2, r3
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	719a      	strb	r2, [r3, #6]
  pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 0U)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
                                       ? ENABLE : DISABLE;
 80036bc:	2b00      	cmp	r3, #0
 80036be:	bf14      	ite	ne
 80036c0:	2301      	movne	r3, #1
 80036c2:	2300      	moveq	r3, #0
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	461a      	mov	r2, r3
  pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 0U)
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	709a      	strb	r2, [r3, #2]
  pFilterConfig->ReceiveAllMode = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_RA) >> 31) > 0U) ? ENABLE : DISABLE;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	0fdb      	lsrs	r3, r3, #31
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	461a      	mov	r2, r3
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	705a      	strb	r2, [r3, #1]

  return HAL_OK;
 80036dc:	2300      	movs	r3, #0
}
 80036de:	4618      	mov	r0, r3
 80036e0:	370c      	adds	r7, #12
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr

080036ea <HAL_ETH_SetHashTable>:
  * @param  pHashTable: pointer to a table of two 32 bit values, that contains
  *         the 64 bits of the hash table.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetHashTable(ETH_HandleTypeDef *heth, uint32_t *pHashTable)
{
 80036ea:	b580      	push	{r7, lr}
 80036ec:	b084      	sub	sp, #16
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	6078      	str	r0, [r7, #4]
 80036f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;
  if (pHashTable == NULL)
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d101      	bne.n	80036fe <HAL_ETH_SetHashTable+0x14>
  {
    return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e020      	b.n	8003740 <HAL_ETH_SetHashTable+0x56>
  }

  heth->Instance->MACHTHR = pHashTable[0];
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	683a      	ldr	r2, [r7, #0]
 8003704:	6812      	ldr	r2, [r2, #0]
 8003706:	609a      	str	r2, [r3, #8]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACHTHR;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003710:	2001      	movs	r0, #1
 8003712:	f7fe fe3b 	bl	800238c <HAL_Delay>
  (heth->Instance)->MACHTHR = tmpreg1;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	68fa      	ldr	r2, [r7, #12]
 800371c:	609a      	str	r2, [r3, #8]

  heth->Instance->MACHTLR = pHashTable[1];
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	683a      	ldr	r2, [r7, #0]
 8003724:	6852      	ldr	r2, [r2, #4]
 8003726:	60da      	str	r2, [r3, #12]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACHTLR;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	68db      	ldr	r3, [r3, #12]
 800372e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003730:	2001      	movs	r0, #1
 8003732:	f7fe fe2b 	bl	800238c <HAL_Delay>
  (heth->Instance)->MACHTLR = tmpreg1;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	68fa      	ldr	r2, [r7, #12]
 800373c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800373e:	2300      	movs	r3, #0
}
 8003740:	4618      	mov	r0, r3
 8003742:	3710      	adds	r7, #16
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}

08003748 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8003750:	2300      	movs	r3, #0
 8003752:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800375c:	699b      	ldr	r3, [r3, #24]
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	6812      	ldr	r2, [r2, #0]
 8003762:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003766:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800376a:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003774:	699b      	ldr	r3, [r3, #24]
 8003776:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003778:	2001      	movs	r0, #1
 800377a:	f7fe fe07 	bl	800238c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003788:	6193      	str	r3, [r2, #24]
}
 800378a:	bf00      	nop
 800378c:	3710      	adds	r7, #16
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
	...

08003794 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b084      	sub	sp, #16
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80037a6:	68fa      	ldr	r2, [r7, #12]
 80037a8:	4b53      	ldr	r3, [pc, #332]	@ (80038f8 <ETH_SetMACConfig+0x164>)
 80037aa:	4013      	ands	r3, r2
 80037ac:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	7b9b      	ldrb	r3, [r3, #14]
 80037b2:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80037b4:	683a      	ldr	r2, [r7, #0]
 80037b6:	7c12      	ldrb	r2, [r2, #16]
 80037b8:	2a00      	cmp	r2, #0
 80037ba:	d102      	bne.n	80037c2 <ETH_SetMACConfig+0x2e>
 80037bc:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80037c0:	e000      	b.n	80037c4 <ETH_SetMACConfig+0x30>
 80037c2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80037c4:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80037c6:	683a      	ldr	r2, [r7, #0]
 80037c8:	7c52      	ldrb	r2, [r2, #17]
 80037ca:	2a00      	cmp	r2, #0
 80037cc:	d102      	bne.n	80037d4 <ETH_SetMACConfig+0x40>
 80037ce:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80037d2:	e000      	b.n	80037d6 <ETH_SetMACConfig+0x42>
 80037d4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80037d6:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80037dc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	7fdb      	ldrb	r3, [r3, #31]
 80037e2:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80037e4:	431a      	orrs	r2, r3
                        macconf->Speed |
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80037ea:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80037ec:	683a      	ldr	r2, [r7, #0]
 80037ee:	7f92      	ldrb	r2, [r2, #30]
 80037f0:	2a00      	cmp	r2, #0
 80037f2:	d102      	bne.n	80037fa <ETH_SetMACConfig+0x66>
 80037f4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80037f8:	e000      	b.n	80037fc <ETH_SetMACConfig+0x68>
 80037fa:	2200      	movs	r2, #0
                        macconf->Speed |
 80037fc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	7f1b      	ldrb	r3, [r3, #28]
 8003802:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003804:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800380a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	791b      	ldrb	r3, [r3, #4]
 8003810:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8003812:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003814:	683a      	ldr	r2, [r7, #0]
 8003816:	f892 2020 	ldrb.w	r2, [r2, #32]
 800381a:	2a00      	cmp	r2, #0
 800381c:	d102      	bne.n	8003824 <ETH_SetMACConfig+0x90>
 800381e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003822:	e000      	b.n	8003826 <ETH_SetMACConfig+0x92>
 8003824:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003826:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	7bdb      	ldrb	r3, [r3, #15]
 800382c:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800382e:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003834:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800383c:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800383e:	4313      	orrs	r3, r2
 8003840:	68fa      	ldr	r2, [r7, #12]
 8003842:	4313      	orrs	r3, r2
 8003844:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	68fa      	ldr	r2, [r7, #12]
 800384c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003856:	2001      	movs	r0, #1
 8003858:	f7fe fd98 	bl	800238c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	68fa      	ldr	r2, [r7, #12]
 8003862:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	699b      	ldr	r3, [r3, #24]
 800386a:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800386c:	68fa      	ldr	r2, [r7, #12]
 800386e:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8003872:	4013      	ands	r3, r2
 8003874:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800387a:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800387c:	683a      	ldr	r2, [r7, #0]
 800387e:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8003882:	2a00      	cmp	r2, #0
 8003884:	d101      	bne.n	800388a <ETH_SetMACConfig+0xf6>
 8003886:	2280      	movs	r2, #128	@ 0x80
 8003888:	e000      	b.n	800388c <ETH_SetMACConfig+0xf8>
 800388a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800388c:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003892:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003894:	683a      	ldr	r2, [r7, #0]
 8003896:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 800389a:	2a01      	cmp	r2, #1
 800389c:	d101      	bne.n	80038a2 <ETH_SetMACConfig+0x10e>
 800389e:	2208      	movs	r2, #8
 80038a0:	e000      	b.n	80038a4 <ETH_SetMACConfig+0x110>
 80038a2:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80038a4:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80038a6:	683a      	ldr	r2, [r7, #0]
 80038a8:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80038ac:	2a01      	cmp	r2, #1
 80038ae:	d101      	bne.n	80038b4 <ETH_SetMACConfig+0x120>
 80038b0:	2204      	movs	r2, #4
 80038b2:	e000      	b.n	80038b6 <ETH_SetMACConfig+0x122>
 80038b4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80038b6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80038b8:	683a      	ldr	r2, [r7, #0]
 80038ba:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80038be:	2a01      	cmp	r2, #1
 80038c0:	d101      	bne.n	80038c6 <ETH_SetMACConfig+0x132>
 80038c2:	2202      	movs	r2, #2
 80038c4:	e000      	b.n	80038c8 <ETH_SetMACConfig+0x134>
 80038c6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80038c8:	4313      	orrs	r3, r2
 80038ca:	68fa      	ldr	r2, [r7, #12]
 80038cc:	4313      	orrs	r3, r2
 80038ce:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	68fa      	ldr	r2, [r7, #12]
 80038d6:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	699b      	ldr	r3, [r3, #24]
 80038de:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80038e0:	2001      	movs	r0, #1
 80038e2:	f7fe fd53 	bl	800238c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	68fa      	ldr	r2, [r7, #12]
 80038ec:	619a      	str	r2, [r3, #24]
}
 80038ee:	bf00      	nop
 80038f0:	3710      	adds	r7, #16
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}
 80038f6:	bf00      	nop
 80038f8:	fd20810f 	.word	0xfd20810f

080038fc <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b084      	sub	sp, #16
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
 8003904:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800390e:	699b      	ldr	r3, [r3, #24]
 8003910:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003912:	68fa      	ldr	r2, [r7, #12]
 8003914:	4b3d      	ldr	r3, [pc, #244]	@ (8003a0c <ETH_SetDMAConfig+0x110>)
 8003916:	4013      	ands	r3, r2
 8003918:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	7b1b      	ldrb	r3, [r3, #12]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d102      	bne.n	8003928 <ETH_SetDMAConfig+0x2c>
 8003922:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003926:	e000      	b.n	800392a <ETH_SetDMAConfig+0x2e>
 8003928:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	7b5b      	ldrb	r3, [r3, #13]
 800392e:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003930:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003932:	683a      	ldr	r2, [r7, #0]
 8003934:	7f52      	ldrb	r2, [r2, #29]
 8003936:	2a00      	cmp	r2, #0
 8003938:	d102      	bne.n	8003940 <ETH_SetDMAConfig+0x44>
 800393a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800393e:	e000      	b.n	8003942 <ETH_SetDMAConfig+0x46>
 8003940:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003942:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	7b9b      	ldrb	r3, [r3, #14]
 8003948:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800394a:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003950:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	7f1b      	ldrb	r3, [r3, #28]
 8003956:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8003958:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	7f9b      	ldrb	r3, [r3, #30]
 800395e:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003960:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003966:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800396e:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003970:	4313      	orrs	r3, r2
 8003972:	68fa      	ldr	r2, [r7, #12]
 8003974:	4313      	orrs	r3, r2
 8003976:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003980:	461a      	mov	r2, r3
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800398e:	699b      	ldr	r3, [r3, #24]
 8003990:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003992:	2001      	movs	r0, #1
 8003994:	f7fe fcfa 	bl	800238c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80039a0:	461a      	mov	r2, r3
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	791b      	ldrb	r3, [r3, #4]
 80039aa:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80039b0:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80039b6:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80039bc:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80039c4:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80039c6:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039cc:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80039ce:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80039d4:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	6812      	ldr	r2, [r2, #0]
 80039da:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80039de:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80039e2:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80039f0:	2001      	movs	r0, #1
 80039f2:	f7fe fccb 	bl	800238c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80039fe:	461a      	mov	r2, r3
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	6013      	str	r3, [r2, #0]
}
 8003a04:	bf00      	nop
 8003a06:	3710      	adds	r7, #16
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	f8de3f23 	.word	0xf8de3f23

08003a10 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b0a6      	sub	sp, #152	@ 0x98
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8003a24:	2300      	movs	r3, #0
 8003a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8003a34:	2300      	movs	r3, #0
 8003a36:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8003a40:	2301      	movs	r3, #1
 8003a42:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8003a46:	2300      	movs	r3, #0
 8003a48:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003a52:	2300      	movs	r3, #0
 8003a54:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8003a56:	2300      	movs	r3, #0
 8003a58:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8003a60:	2300      	movs	r3, #0
 8003a62:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8003a66:	2300      	movs	r3, #0
 8003a68:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8003a72:	2300      	movs	r3, #0
 8003a74:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003a78:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003a7c:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003a7e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003a82:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003a84:	2300      	movs	r3, #0
 8003a86:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003a8a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003a8e:	4619      	mov	r1, r3
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f7ff fe7f 	bl	8003794 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8003a96:	2301      	movs	r3, #1
 8003a98:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8003aac:	2300      	movs	r3, #0
 8003aae:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003abc:	2301      	movs	r3, #1
 8003abe:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003ac6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003aca:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003acc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003ad0:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003ad2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003ad6:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003ae6:	f107 0308 	add.w	r3, r7, #8
 8003aea:	4619      	mov	r1, r3
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	f7ff ff05 	bl	80038fc <ETH_SetDMAConfig>
}
 8003af2:	bf00      	nop
 8003af4:	3798      	adds	r7, #152	@ 0x98
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}
	...

08003afc <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b087      	sub	sp, #28
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	60f8      	str	r0, [r7, #12]
 8003b04:	60b9      	str	r1, [r7, #8]
 8003b06:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	3305      	adds	r3, #5
 8003b0c:	781b      	ldrb	r3, [r3, #0]
 8003b0e:	021b      	lsls	r3, r3, #8
 8003b10:	687a      	ldr	r2, [r7, #4]
 8003b12:	3204      	adds	r2, #4
 8003b14:	7812      	ldrb	r2, [r2, #0]
 8003b16:	4313      	orrs	r3, r2
 8003b18:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8003b1a:	68ba      	ldr	r2, [r7, #8]
 8003b1c:	4b11      	ldr	r3, [pc, #68]	@ (8003b64 <ETH_MACAddressConfig+0x68>)
 8003b1e:	4413      	add	r3, r2
 8003b20:	461a      	mov	r2, r3
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	3303      	adds	r3, #3
 8003b2a:	781b      	ldrb	r3, [r3, #0]
 8003b2c:	061a      	lsls	r2, r3, #24
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	3302      	adds	r3, #2
 8003b32:	781b      	ldrb	r3, [r3, #0]
 8003b34:	041b      	lsls	r3, r3, #16
 8003b36:	431a      	orrs	r2, r3
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	3301      	adds	r3, #1
 8003b3c:	781b      	ldrb	r3, [r3, #0]
 8003b3e:	021b      	lsls	r3, r3, #8
 8003b40:	4313      	orrs	r3, r2
 8003b42:	687a      	ldr	r2, [r7, #4]
 8003b44:	7812      	ldrb	r2, [r2, #0]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003b4a:	68ba      	ldr	r2, [r7, #8]
 8003b4c:	4b06      	ldr	r3, [pc, #24]	@ (8003b68 <ETH_MACAddressConfig+0x6c>)
 8003b4e:	4413      	add	r3, r2
 8003b50:	461a      	mov	r2, r3
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	6013      	str	r3, [r2, #0]
}
 8003b56:	bf00      	nop
 8003b58:	371c      	adds	r7, #28
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr
 8003b62:	bf00      	nop
 8003b64:	40028040 	.word	0x40028040
 8003b68:	40028044 	.word	0x40028044

08003b6c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b085      	sub	sp, #20
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003b74:	2300      	movs	r3, #0
 8003b76:	60fb      	str	r3, [r7, #12]
 8003b78:	e03e      	b.n	8003bf8 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	68d9      	ldr	r1, [r3, #12]
 8003b7e:	68fa      	ldr	r2, [r7, #12]
 8003b80:	4613      	mov	r3, r2
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	4413      	add	r3, r2
 8003b86:	00db      	lsls	r3, r3, #3
 8003b88:	440b      	add	r3, r1
 8003b8a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	2200      	movs	r2, #0
 8003b96:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003ba4:	68b9      	ldr	r1, [r7, #8]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	68fa      	ldr	r2, [r7, #12]
 8003baa:	3206      	adds	r2, #6
 8003bac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2b02      	cmp	r3, #2
 8003bc0:	d80c      	bhi.n	8003bdc <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	68d9      	ldr	r1, [r3, #12]
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	1c5a      	adds	r2, r3, #1
 8003bca:	4613      	mov	r3, r2
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	4413      	add	r3, r2
 8003bd0:	00db      	lsls	r3, r3, #3
 8003bd2:	440b      	add	r3, r1
 8003bd4:	461a      	mov	r2, r3
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	60da      	str	r2, [r3, #12]
 8003bda:	e004      	b.n	8003be6 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	68db      	ldr	r3, [r3, #12]
 8003be0:	461a      	mov	r2, r3
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	3301      	adds	r3, #1
 8003bf6:	60fb      	str	r3, [r7, #12]
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	2b03      	cmp	r3, #3
 8003bfc:	d9bd      	bls.n	8003b7a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2200      	movs	r2, #0
 8003c02:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	68da      	ldr	r2, [r3, #12]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003c10:	611a      	str	r2, [r3, #16]
}
 8003c12:	bf00      	nop
 8003c14:	3714      	adds	r7, #20
 8003c16:	46bd      	mov	sp, r7
 8003c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1c:	4770      	bx	lr

08003c1e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003c1e:	b480      	push	{r7}
 8003c20:	b085      	sub	sp, #20
 8003c22:	af00      	add	r7, sp, #0
 8003c24:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003c26:	2300      	movs	r3, #0
 8003c28:	60fb      	str	r3, [r7, #12]
 8003c2a:	e048      	b.n	8003cbe <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6919      	ldr	r1, [r3, #16]
 8003c30:	68fa      	ldr	r2, [r7, #12]
 8003c32:	4613      	mov	r3, r2
 8003c34:	009b      	lsls	r3, r3, #2
 8003c36:	4413      	add	r3, r2
 8003c38:	00db      	lsls	r3, r3, #3
 8003c3a:	440b      	add	r3, r1
 8003c3c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	2200      	movs	r2, #0
 8003c42:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	2200      	movs	r2, #0
 8003c48:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	2200      	movs	r2, #0
 8003c54:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003c68:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	695b      	ldr	r3, [r3, #20]
 8003c6e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003c82:	68b9      	ldr	r1, [r7, #8]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	68fa      	ldr	r2, [r7, #12]
 8003c88:	3212      	adds	r2, #18
 8003c8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2b02      	cmp	r3, #2
 8003c92:	d80c      	bhi.n	8003cae <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6919      	ldr	r1, [r3, #16]
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	1c5a      	adds	r2, r3, #1
 8003c9c:	4613      	mov	r3, r2
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	4413      	add	r3, r2
 8003ca2:	00db      	lsls	r3, r3, #3
 8003ca4:	440b      	add	r3, r1
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	60da      	str	r2, [r3, #12]
 8003cac:	e004      	b.n	8003cb8 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	691b      	ldr	r3, [r3, #16]
 8003cb2:	461a      	mov	r2, r3
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	3301      	adds	r3, #1
 8003cbc:	60fb      	str	r3, [r7, #12]
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2b03      	cmp	r3, #3
 8003cc2:	d9b3      	bls.n	8003c2c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	691a      	ldr	r2, [r3, #16]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003cee:	60da      	str	r2, [r3, #12]
}
 8003cf0:	bf00      	nop
 8003cf2:	3714      	adds	r7, #20
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr

08003cfc <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b091      	sub	sp, #68	@ 0x44
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	60f8      	str	r0, [r7, #12]
 8003d04:	60b9      	str	r1, [r7, #8]
 8003d06:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	3318      	adds	r3, #24
 8003d0c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8003d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d10:	691b      	ldr	r3, [r3, #16]
 8003d12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8003d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d16:	691b      	ldr	r3, [r3, #16]
 8003d18:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d20:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003d22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d26:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8003d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003d3e:	d007      	beq.n	8003d50 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8003d40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d44:	3304      	adds	r3, #4
 8003d46:	009b      	lsls	r3, r3, #2
 8003d48:	4413      	add	r3, r2
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d001      	beq.n	8003d54 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8003d50:	2302      	movs	r3, #2
 8003d52:	e111      	b.n	8003f78 <ETH_Prepare_Tx_Descriptors+0x27c>
  }


  descnbr += 1U;
 8003d54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d56:	3301      	adds	r3, #1
 8003d58:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8003d5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	461a      	mov	r2, r3
 8003d60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d62:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8003d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d66:	685a      	ldr	r2, [r3, #4]
 8003d68:	4b86      	ldr	r3, [pc, #536]	@ (8003f84 <ETH_Prepare_Tx_Descriptors+0x288>)
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d6e:	6852      	ldr	r2, [r2, #4]
 8003d70:	431a      	orrs	r2, r3
 8003d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d74:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f003 0301 	and.w	r3, r3, #1
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d008      	beq.n	8003d94 <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 8003d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	695b      	ldr	r3, [r3, #20]
 8003d8e:	431a      	orrs	r2, r3
 8003d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d92:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 0320 	and.w	r3, r3, #32
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d008      	beq.n	8003db2 <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 8003da0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	691b      	ldr	r3, [r3, #16]
 8003dac:	431a      	orrs	r2, r3
 8003dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003db0:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f003 0304 	and.w	r3, r3, #4
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d005      	beq.n	8003dca <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 8003dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dc8:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8003dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dd4:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8003dd6:	e082      	b.n	8003ede <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8003dd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003de2:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d006      	beq.n	8003df8 <ETH_Prepare_Tx_Descriptors+0xfc>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003df2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003df4:	601a      	str	r2, [r3, #0]
 8003df6:	e005      	b.n	8003e04 <ETH_Prepare_Tx_Descriptors+0x108>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e02:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8003e04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e06:	3301      	adds	r3, #1
 8003e08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003e0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e0c:	2b03      	cmp	r3, #3
 8003e0e:	d902      	bls.n	8003e16 <ETH_Prepare_Tx_Descriptors+0x11a>
 8003e10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e12:	3b04      	subs	r3, #4
 8003e14:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e18:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003e1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e1e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8003e20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003e28:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003e2c:	d007      	beq.n	8003e3e <ETH_Prepare_Tx_Descriptors+0x142>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8003e2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e32:	3304      	adds	r3, #4
 8003e34:	009b      	lsls	r3, r3, #2
 8003e36:	4413      	add	r3, r2
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d029      	beq.n	8003e92 <ETH_Prepare_Tx_Descriptors+0x196>
    {
      descidx = firstdescidx;
 8003e3e:	6a3b      	ldr	r3, [r7, #32]
 8003e40:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e44:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003e46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e4a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003e50:	e019      	b.n	8003e86 <ETH_Prepare_Tx_Descriptors+0x18a>
  __ASM volatile ("dmb 0xF":::"memory");
 8003e52:	f3bf 8f5f 	dmb	sy
}
 8003e56:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e62:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8003e64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e66:	3301      	adds	r3, #1
 8003e68:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003e6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e6c:	2b03      	cmp	r3, #3
 8003e6e:	d902      	bls.n	8003e76 <ETH_Prepare_Tx_Descriptors+0x17a>
 8003e70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e72:	3b04      	subs	r3, #4
 8003e74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e78:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003e7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e7e:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8003e80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e82:	3301      	adds	r3, #1
 8003e84:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003e86:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003e88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d3e1      	bcc.n	8003e52 <ETH_Prepare_Tx_Descriptors+0x156>
      }

      return HAL_ETH_ERROR_BUSY;
 8003e8e:	2302      	movs	r3, #2
 8003e90:	e072      	b.n	8003f78 <ETH_Prepare_Tx_Descriptors+0x27c>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8003e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e9c:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 8003e9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ea0:	3301      	adds	r3, #1
 8003ea2:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8003ea4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8003eaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	461a      	mov	r2, r3
 8003eb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eb2:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8003eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eb6:	685a      	ldr	r2, [r3, #4]
 8003eb8:	4b32      	ldr	r3, [pc, #200]	@ (8003f84 <ETH_Prepare_Tx_Descriptors+0x288>)
 8003eba:	4013      	ands	r3, r2
 8003ebc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ebe:	6852      	ldr	r2, [r2, #4]
 8003ec0:	431a      	orrs	r2, r3
 8003ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ec4:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 8003ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ec8:	3301      	adds	r3, #1
 8003eca:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8003ecc:	f3bf 8f5f 	dmb	sy
}
 8003ed0:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003ed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003edc:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8003ede:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	f47f af78 	bne.w	8003dd8 <ETH_Prepare_Tx_Descriptors+0xdc>
  }

  if (ItMode != ((uint32_t)RESET))
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d006      	beq.n	8003efc <ETH_Prepare_Tx_Descriptors+0x200>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ef8:	601a      	str	r2, [r3, #0]
 8003efa:	e005      	b.n	8003f08 <ETH_Prepare_Tx_Descriptors+0x20c>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003efc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f06:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8003f08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f12:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8003f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f16:	6a3a      	ldr	r2, [r7, #32]
 8003f18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f1c:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 8003f1e:	f3bf 8f5f 	dmb	sy
}
 8003f22:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f2e:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8003f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f32:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f34:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003f36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f38:	3304      	adds	r3, #4
 8003f3a:	009b      	lsls	r3, r3, #2
 8003f3c:	440b      	add	r3, r1
 8003f3e:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8003f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f42:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003f44:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f46:	f3ef 8310 	mrs	r3, PRIMASK
 8003f4a:	613b      	str	r3, [r7, #16]
  return(result);
 8003f4c:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8003f4e:	61fb      	str	r3, [r7, #28]
 8003f50:	2301      	movs	r3, #1
 8003f52:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	f383 8810 	msr	PRIMASK, r3
}
 8003f5a:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8003f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f5e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f62:	4413      	add	r3, r2
 8003f64:	1c5a      	adds	r2, r3, #1
 8003f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f68:	629a      	str	r2, [r3, #40]	@ 0x28
 8003f6a:	69fb      	ldr	r3, [r7, #28]
 8003f6c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f6e:	69bb      	ldr	r3, [r7, #24]
 8003f70:	f383 8810 	msr	PRIMASK, r3
}
 8003f74:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8003f76:	2300      	movs	r3, #0
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	3744      	adds	r7, #68	@ 0x44
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr
 8003f84:	ffffe000 	.word	0xffffe000

08003f88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b089      	sub	sp, #36	@ 0x24
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
 8003f90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003f92:	2300      	movs	r3, #0
 8003f94:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003f96:	2300      	movs	r3, #0
 8003f98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	61fb      	str	r3, [r7, #28]
 8003fa6:	e175      	b.n	8004294 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003fa8:	2201      	movs	r2, #1
 8003faa:	69fb      	ldr	r3, [r7, #28]
 8003fac:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	697a      	ldr	r2, [r7, #20]
 8003fb8:	4013      	ands	r3, r2
 8003fba:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003fbc:	693a      	ldr	r2, [r7, #16]
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	f040 8164 	bne.w	800428e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	f003 0303 	and.w	r3, r3, #3
 8003fce:	2b01      	cmp	r3, #1
 8003fd0:	d005      	beq.n	8003fde <HAL_GPIO_Init+0x56>
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	f003 0303 	and.w	r3, r3, #3
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	d130      	bne.n	8004040 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003fe4:	69fb      	ldr	r3, [r7, #28]
 8003fe6:	005b      	lsls	r3, r3, #1
 8003fe8:	2203      	movs	r2, #3
 8003fea:	fa02 f303 	lsl.w	r3, r2, r3
 8003fee:	43db      	mvns	r3, r3
 8003ff0:	69ba      	ldr	r2, [r7, #24]
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	68da      	ldr	r2, [r3, #12]
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	005b      	lsls	r3, r3, #1
 8003ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8004002:	69ba      	ldr	r2, [r7, #24]
 8004004:	4313      	orrs	r3, r2
 8004006:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	69ba      	ldr	r2, [r7, #24]
 800400c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004014:	2201      	movs	r2, #1
 8004016:	69fb      	ldr	r3, [r7, #28]
 8004018:	fa02 f303 	lsl.w	r3, r2, r3
 800401c:	43db      	mvns	r3, r3
 800401e:	69ba      	ldr	r2, [r7, #24]
 8004020:	4013      	ands	r3, r2
 8004022:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	091b      	lsrs	r3, r3, #4
 800402a:	f003 0201 	and.w	r2, r3, #1
 800402e:	69fb      	ldr	r3, [r7, #28]
 8004030:	fa02 f303 	lsl.w	r3, r2, r3
 8004034:	69ba      	ldr	r2, [r7, #24]
 8004036:	4313      	orrs	r3, r2
 8004038:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	69ba      	ldr	r2, [r7, #24]
 800403e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	f003 0303 	and.w	r3, r3, #3
 8004048:	2b03      	cmp	r3, #3
 800404a:	d017      	beq.n	800407c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	68db      	ldr	r3, [r3, #12]
 8004050:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004052:	69fb      	ldr	r3, [r7, #28]
 8004054:	005b      	lsls	r3, r3, #1
 8004056:	2203      	movs	r2, #3
 8004058:	fa02 f303 	lsl.w	r3, r2, r3
 800405c:	43db      	mvns	r3, r3
 800405e:	69ba      	ldr	r2, [r7, #24]
 8004060:	4013      	ands	r3, r2
 8004062:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	689a      	ldr	r2, [r3, #8]
 8004068:	69fb      	ldr	r3, [r7, #28]
 800406a:	005b      	lsls	r3, r3, #1
 800406c:	fa02 f303 	lsl.w	r3, r2, r3
 8004070:	69ba      	ldr	r2, [r7, #24]
 8004072:	4313      	orrs	r3, r2
 8004074:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	69ba      	ldr	r2, [r7, #24]
 800407a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	f003 0303 	and.w	r3, r3, #3
 8004084:	2b02      	cmp	r3, #2
 8004086:	d123      	bne.n	80040d0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004088:	69fb      	ldr	r3, [r7, #28]
 800408a:	08da      	lsrs	r2, r3, #3
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	3208      	adds	r2, #8
 8004090:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004094:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004096:	69fb      	ldr	r3, [r7, #28]
 8004098:	f003 0307 	and.w	r3, r3, #7
 800409c:	009b      	lsls	r3, r3, #2
 800409e:	220f      	movs	r2, #15
 80040a0:	fa02 f303 	lsl.w	r3, r2, r3
 80040a4:	43db      	mvns	r3, r3
 80040a6:	69ba      	ldr	r2, [r7, #24]
 80040a8:	4013      	ands	r3, r2
 80040aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	691a      	ldr	r2, [r3, #16]
 80040b0:	69fb      	ldr	r3, [r7, #28]
 80040b2:	f003 0307 	and.w	r3, r3, #7
 80040b6:	009b      	lsls	r3, r3, #2
 80040b8:	fa02 f303 	lsl.w	r3, r2, r3
 80040bc:	69ba      	ldr	r2, [r7, #24]
 80040be:	4313      	orrs	r3, r2
 80040c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80040c2:	69fb      	ldr	r3, [r7, #28]
 80040c4:	08da      	lsrs	r2, r3, #3
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	3208      	adds	r2, #8
 80040ca:	69b9      	ldr	r1, [r7, #24]
 80040cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80040d6:	69fb      	ldr	r3, [r7, #28]
 80040d8:	005b      	lsls	r3, r3, #1
 80040da:	2203      	movs	r2, #3
 80040dc:	fa02 f303 	lsl.w	r3, r2, r3
 80040e0:	43db      	mvns	r3, r3
 80040e2:	69ba      	ldr	r2, [r7, #24]
 80040e4:	4013      	ands	r3, r2
 80040e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	f003 0203 	and.w	r2, r3, #3
 80040f0:	69fb      	ldr	r3, [r7, #28]
 80040f2:	005b      	lsls	r3, r3, #1
 80040f4:	fa02 f303 	lsl.w	r3, r2, r3
 80040f8:	69ba      	ldr	r2, [r7, #24]
 80040fa:	4313      	orrs	r3, r2
 80040fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	69ba      	ldr	r2, [r7, #24]
 8004102:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800410c:	2b00      	cmp	r3, #0
 800410e:	f000 80be 	beq.w	800428e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004112:	4b66      	ldr	r3, [pc, #408]	@ (80042ac <HAL_GPIO_Init+0x324>)
 8004114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004116:	4a65      	ldr	r2, [pc, #404]	@ (80042ac <HAL_GPIO_Init+0x324>)
 8004118:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800411c:	6453      	str	r3, [r2, #68]	@ 0x44
 800411e:	4b63      	ldr	r3, [pc, #396]	@ (80042ac <HAL_GPIO_Init+0x324>)
 8004120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004122:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004126:	60fb      	str	r3, [r7, #12]
 8004128:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800412a:	4a61      	ldr	r2, [pc, #388]	@ (80042b0 <HAL_GPIO_Init+0x328>)
 800412c:	69fb      	ldr	r3, [r7, #28]
 800412e:	089b      	lsrs	r3, r3, #2
 8004130:	3302      	adds	r3, #2
 8004132:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004136:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004138:	69fb      	ldr	r3, [r7, #28]
 800413a:	f003 0303 	and.w	r3, r3, #3
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	220f      	movs	r2, #15
 8004142:	fa02 f303 	lsl.w	r3, r2, r3
 8004146:	43db      	mvns	r3, r3
 8004148:	69ba      	ldr	r2, [r7, #24]
 800414a:	4013      	ands	r3, r2
 800414c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	4a58      	ldr	r2, [pc, #352]	@ (80042b4 <HAL_GPIO_Init+0x32c>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d037      	beq.n	80041c6 <HAL_GPIO_Init+0x23e>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	4a57      	ldr	r2, [pc, #348]	@ (80042b8 <HAL_GPIO_Init+0x330>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d031      	beq.n	80041c2 <HAL_GPIO_Init+0x23a>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	4a56      	ldr	r2, [pc, #344]	@ (80042bc <HAL_GPIO_Init+0x334>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d02b      	beq.n	80041be <HAL_GPIO_Init+0x236>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	4a55      	ldr	r2, [pc, #340]	@ (80042c0 <HAL_GPIO_Init+0x338>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d025      	beq.n	80041ba <HAL_GPIO_Init+0x232>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	4a54      	ldr	r2, [pc, #336]	@ (80042c4 <HAL_GPIO_Init+0x33c>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d01f      	beq.n	80041b6 <HAL_GPIO_Init+0x22e>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	4a53      	ldr	r2, [pc, #332]	@ (80042c8 <HAL_GPIO_Init+0x340>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d019      	beq.n	80041b2 <HAL_GPIO_Init+0x22a>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	4a52      	ldr	r2, [pc, #328]	@ (80042cc <HAL_GPIO_Init+0x344>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d013      	beq.n	80041ae <HAL_GPIO_Init+0x226>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	4a51      	ldr	r2, [pc, #324]	@ (80042d0 <HAL_GPIO_Init+0x348>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d00d      	beq.n	80041aa <HAL_GPIO_Init+0x222>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	4a50      	ldr	r2, [pc, #320]	@ (80042d4 <HAL_GPIO_Init+0x34c>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d007      	beq.n	80041a6 <HAL_GPIO_Init+0x21e>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	4a4f      	ldr	r2, [pc, #316]	@ (80042d8 <HAL_GPIO_Init+0x350>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d101      	bne.n	80041a2 <HAL_GPIO_Init+0x21a>
 800419e:	2309      	movs	r3, #9
 80041a0:	e012      	b.n	80041c8 <HAL_GPIO_Init+0x240>
 80041a2:	230a      	movs	r3, #10
 80041a4:	e010      	b.n	80041c8 <HAL_GPIO_Init+0x240>
 80041a6:	2308      	movs	r3, #8
 80041a8:	e00e      	b.n	80041c8 <HAL_GPIO_Init+0x240>
 80041aa:	2307      	movs	r3, #7
 80041ac:	e00c      	b.n	80041c8 <HAL_GPIO_Init+0x240>
 80041ae:	2306      	movs	r3, #6
 80041b0:	e00a      	b.n	80041c8 <HAL_GPIO_Init+0x240>
 80041b2:	2305      	movs	r3, #5
 80041b4:	e008      	b.n	80041c8 <HAL_GPIO_Init+0x240>
 80041b6:	2304      	movs	r3, #4
 80041b8:	e006      	b.n	80041c8 <HAL_GPIO_Init+0x240>
 80041ba:	2303      	movs	r3, #3
 80041bc:	e004      	b.n	80041c8 <HAL_GPIO_Init+0x240>
 80041be:	2302      	movs	r3, #2
 80041c0:	e002      	b.n	80041c8 <HAL_GPIO_Init+0x240>
 80041c2:	2301      	movs	r3, #1
 80041c4:	e000      	b.n	80041c8 <HAL_GPIO_Init+0x240>
 80041c6:	2300      	movs	r3, #0
 80041c8:	69fa      	ldr	r2, [r7, #28]
 80041ca:	f002 0203 	and.w	r2, r2, #3
 80041ce:	0092      	lsls	r2, r2, #2
 80041d0:	4093      	lsls	r3, r2
 80041d2:	69ba      	ldr	r2, [r7, #24]
 80041d4:	4313      	orrs	r3, r2
 80041d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80041d8:	4935      	ldr	r1, [pc, #212]	@ (80042b0 <HAL_GPIO_Init+0x328>)
 80041da:	69fb      	ldr	r3, [r7, #28]
 80041dc:	089b      	lsrs	r3, r3, #2
 80041de:	3302      	adds	r3, #2
 80041e0:	69ba      	ldr	r2, [r7, #24]
 80041e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80041e6:	4b3d      	ldr	r3, [pc, #244]	@ (80042dc <HAL_GPIO_Init+0x354>)
 80041e8:	689b      	ldr	r3, [r3, #8]
 80041ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	43db      	mvns	r3, r3
 80041f0:	69ba      	ldr	r2, [r7, #24]
 80041f2:	4013      	ands	r3, r2
 80041f4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d003      	beq.n	800420a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004202:	69ba      	ldr	r2, [r7, #24]
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	4313      	orrs	r3, r2
 8004208:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800420a:	4a34      	ldr	r2, [pc, #208]	@ (80042dc <HAL_GPIO_Init+0x354>)
 800420c:	69bb      	ldr	r3, [r7, #24]
 800420e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004210:	4b32      	ldr	r3, [pc, #200]	@ (80042dc <HAL_GPIO_Init+0x354>)
 8004212:	68db      	ldr	r3, [r3, #12]
 8004214:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	43db      	mvns	r3, r3
 800421a:	69ba      	ldr	r2, [r7, #24]
 800421c:	4013      	ands	r3, r2
 800421e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004228:	2b00      	cmp	r3, #0
 800422a:	d003      	beq.n	8004234 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800422c:	69ba      	ldr	r2, [r7, #24]
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	4313      	orrs	r3, r2
 8004232:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004234:	4a29      	ldr	r2, [pc, #164]	@ (80042dc <HAL_GPIO_Init+0x354>)
 8004236:	69bb      	ldr	r3, [r7, #24]
 8004238:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800423a:	4b28      	ldr	r3, [pc, #160]	@ (80042dc <HAL_GPIO_Init+0x354>)
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004240:	693b      	ldr	r3, [r7, #16]
 8004242:	43db      	mvns	r3, r3
 8004244:	69ba      	ldr	r2, [r7, #24]
 8004246:	4013      	ands	r3, r2
 8004248:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004252:	2b00      	cmp	r3, #0
 8004254:	d003      	beq.n	800425e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004256:	69ba      	ldr	r2, [r7, #24]
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	4313      	orrs	r3, r2
 800425c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800425e:	4a1f      	ldr	r2, [pc, #124]	@ (80042dc <HAL_GPIO_Init+0x354>)
 8004260:	69bb      	ldr	r3, [r7, #24]
 8004262:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004264:	4b1d      	ldr	r3, [pc, #116]	@ (80042dc <HAL_GPIO_Init+0x354>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	43db      	mvns	r3, r3
 800426e:	69ba      	ldr	r2, [r7, #24]
 8004270:	4013      	ands	r3, r2
 8004272:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800427c:	2b00      	cmp	r3, #0
 800427e:	d003      	beq.n	8004288 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004280:	69ba      	ldr	r2, [r7, #24]
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	4313      	orrs	r3, r2
 8004286:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004288:	4a14      	ldr	r2, [pc, #80]	@ (80042dc <HAL_GPIO_Init+0x354>)
 800428a:	69bb      	ldr	r3, [r7, #24]
 800428c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800428e:	69fb      	ldr	r3, [r7, #28]
 8004290:	3301      	adds	r3, #1
 8004292:	61fb      	str	r3, [r7, #28]
 8004294:	69fb      	ldr	r3, [r7, #28]
 8004296:	2b0f      	cmp	r3, #15
 8004298:	f67f ae86 	bls.w	8003fa8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800429c:	bf00      	nop
 800429e:	bf00      	nop
 80042a0:	3724      	adds	r7, #36	@ 0x24
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr
 80042aa:	bf00      	nop
 80042ac:	40023800 	.word	0x40023800
 80042b0:	40013800 	.word	0x40013800
 80042b4:	40020000 	.word	0x40020000
 80042b8:	40020400 	.word	0x40020400
 80042bc:	40020800 	.word	0x40020800
 80042c0:	40020c00 	.word	0x40020c00
 80042c4:	40021000 	.word	0x40021000
 80042c8:	40021400 	.word	0x40021400
 80042cc:	40021800 	.word	0x40021800
 80042d0:	40021c00 	.word	0x40021c00
 80042d4:	40022000 	.word	0x40022000
 80042d8:	40022400 	.word	0x40022400
 80042dc:	40013c00 	.word	0x40013c00

080042e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b083      	sub	sp, #12
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
 80042e8:	460b      	mov	r3, r1
 80042ea:	807b      	strh	r3, [r7, #2]
 80042ec:	4613      	mov	r3, r2
 80042ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80042f0:	787b      	ldrb	r3, [r7, #1]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d003      	beq.n	80042fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80042f6:	887a      	ldrh	r2, [r7, #2]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80042fc:	e003      	b.n	8004306 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80042fe:	887b      	ldrh	r3, [r7, #2]
 8004300:	041a      	lsls	r2, r3, #16
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	619a      	str	r2, [r3, #24]
}
 8004306:	bf00      	nop
 8004308:	370c      	adds	r7, #12
 800430a:	46bd      	mov	sp, r7
 800430c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004310:	4770      	bx	lr
	...

08004314 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b088      	sub	sp, #32
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d101      	bne.n	8004326 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e0d2      	b.n	80044cc <HAL_I2S_Init+0x1b8>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800432c:	b2db      	uxtb	r3, r3
 800432e:	2b00      	cmp	r3, #0
 8004330:	d106      	bne.n	8004340 <HAL_I2S_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2200      	movs	r2, #0
 8004336:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800433a:	6878      	ldr	r0, [r7, #4]
 800433c:	f7fd f90c 	bl	8001558 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2202      	movs	r2, #2
 8004344:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	69d9      	ldr	r1, [r3, #28]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	4b60      	ldr	r3, [pc, #384]	@ (80044d4 <HAL_I2S_Init+0x1c0>)
 8004354:	400b      	ands	r3, r1
 8004356:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	2202      	movs	r2, #2
 800435e:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	695b      	ldr	r3, [r3, #20]
 8004364:	2b02      	cmp	r3, #2
 8004366:	d067      	beq.n	8004438 <HAL_I2S_Init+0x124>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d102      	bne.n	8004376 <HAL_I2S_Init+0x62>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8004370:	2310      	movs	r3, #16
 8004372:	617b      	str	r3, [r7, #20]
 8004374:	e001      	b.n	800437a <HAL_I2S_Init+0x66>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004376:	2320      	movs	r3, #32
 8004378:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	2b20      	cmp	r3, #32
 8004380:	d802      	bhi.n	8004388 <HAL_I2S_Init+0x74>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	005b      	lsls	r3, r3, #1
 8004386:	617b      	str	r3, [r7, #20]
    }

    /* If an external I2S clock has to be used, the specific define should be set
    in the project configuration or in the stm32f3xx_conf.h file */
    if (hi2s->Init.ClockSource == I2S_CLOCK_EXTERNAL)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	69db      	ldr	r3, [r3, #28]
 800438c:	2b01      	cmp	r3, #1
 800438e:	d102      	bne.n	8004396 <HAL_I2S_Init+0x82>
    {
      /* Set the I2S clock to the external clock  value */
      i2sclk = EXTERNAL_CLOCK_VALUE;
 8004390:	4b51      	ldr	r3, [pc, #324]	@ (80044d8 <HAL_I2S_Init+0x1c4>)
 8004392:	60fb      	str	r3, [r7, #12]
 8004394:	e003      	b.n	800439e <HAL_I2S_Init+0x8a>
    }
    else
    {
      /* Get the I2S source clock value */
      i2sclk = I2S_GetClockFreq(hi2s);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f000 f968 	bl	800466c <I2S_GetClockFreq>
 800439c:	60f8      	str	r0, [r7, #12]
    }

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	691b      	ldr	r3, [r3, #16]
 80043a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043a6:	d125      	bne.n	80043f4 <HAL_I2S_Init+0xe0>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	68db      	ldr	r3, [r3, #12]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d010      	beq.n	80043d2 <HAL_I2S_Init+0xbe>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	68fa      	ldr	r2, [r7, #12]
 80043b6:	fbb2 f2f3 	udiv	r2, r2, r3
 80043ba:	4613      	mov	r3, r2
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	4413      	add	r3, r2
 80043c0:	005b      	lsls	r3, r3, #1
 80043c2:	461a      	mov	r2, r3
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	695b      	ldr	r3, [r3, #20]
 80043c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80043cc:	3305      	adds	r3, #5
 80043ce:	613b      	str	r3, [r7, #16]
 80043d0:	e01f      	b.n	8004412 <HAL_I2S_Init+0xfe>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	00db      	lsls	r3, r3, #3
 80043d6:	68fa      	ldr	r2, [r7, #12]
 80043d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80043dc:	4613      	mov	r3, r2
 80043de:	009b      	lsls	r3, r3, #2
 80043e0:	4413      	add	r3, r2
 80043e2:	005b      	lsls	r3, r3, #1
 80043e4:	461a      	mov	r2, r3
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	695b      	ldr	r3, [r3, #20]
 80043ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80043ee:	3305      	adds	r3, #5
 80043f0:	613b      	str	r3, [r7, #16]
 80043f2:	e00e      	b.n	8004412 <HAL_I2S_Init+0xfe>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80043f4:	68fa      	ldr	r2, [r7, #12]
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80043fc:	4613      	mov	r3, r2
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	4413      	add	r3, r2
 8004402:	005b      	lsls	r3, r3, #1
 8004404:	461a      	mov	r2, r3
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	695b      	ldr	r3, [r3, #20]
 800440a:	fbb2 f3f3 	udiv	r3, r2, r3
 800440e:	3305      	adds	r3, #5
 8004410:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	4a31      	ldr	r2, [pc, #196]	@ (80044dc <HAL_I2S_Init+0x1c8>)
 8004416:	fba2 2303 	umull	r2, r3, r2, r3
 800441a:	08db      	lsrs	r3, r3, #3
 800441c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800441e:	693b      	ldr	r3, [r7, #16]
 8004420:	f003 0301 	and.w	r3, r3, #1
 8004424:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8004426:	693a      	ldr	r2, [r7, #16]
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	1ad3      	subs	r3, r2, r3
 800442c:	085b      	lsrs	r3, r3, #1
 800442e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004430:	69bb      	ldr	r3, [r7, #24]
 8004432:	021b      	lsls	r3, r3, #8
 8004434:	61bb      	str	r3, [r7, #24]
 8004436:	e003      	b.n	8004440 <HAL_I2S_Init+0x12c>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004438:	2302      	movs	r3, #2
 800443a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800443c:	2300      	movs	r3, #0
 800443e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004440:	69fb      	ldr	r3, [r7, #28]
 8004442:	2b01      	cmp	r3, #1
 8004444:	d902      	bls.n	800444c <HAL_I2S_Init+0x138>
 8004446:	69fb      	ldr	r3, [r7, #28]
 8004448:	2bff      	cmp	r3, #255	@ 0xff
 800444a:	d907      	bls.n	800445c <HAL_I2S_Init+0x148>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004450:	f043 0210 	orr.w	r2, r3, #16
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	63da      	str	r2, [r3, #60]	@ 0x3c
    return  HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e037      	b.n	80044cc <HAL_I2S_Init+0x1b8>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	691a      	ldr	r2, [r3, #16]
 8004460:	69bb      	ldr	r3, [r7, #24]
 8004462:	ea42 0103 	orr.w	r1, r2, r3
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	69fa      	ldr	r2, [r7, #28]
 800446c:	430a      	orrs	r2, r1
 800446e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	69da      	ldr	r2, [r3, #28]
 8004476:	4b17      	ldr	r3, [pc, #92]	@ (80044d4 <HAL_I2S_Init+0x1c0>)
 8004478:	4013      	ands	r3, r2
 800447a:	687a      	ldr	r2, [r7, #4]
 800447c:	6851      	ldr	r1, [r2, #4]
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	6892      	ldr	r2, [r2, #8]
 8004482:	4311      	orrs	r1, r2
 8004484:	687a      	ldr	r2, [r7, #4]
 8004486:	68d2      	ldr	r2, [r2, #12]
 8004488:	4311      	orrs	r1, r2
 800448a:	687a      	ldr	r2, [r7, #4]
 800448c:	6992      	ldr	r2, [r2, #24]
 800448e:	430a      	orrs	r2, r1
 8004490:	431a      	orrs	r2, r3
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800449a:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	2b30      	cmp	r3, #48	@ 0x30
 80044a2:	d003      	beq.n	80044ac <HAL_I2S_Init+0x198>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	2bb0      	cmp	r3, #176	@ 0xb0
 80044aa:	d107      	bne.n	80044bc <HAL_I2S_Init+0x1a8>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	69da      	ldr	r2, [r3, #28]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80044ba:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2200      	movs	r2, #0
 80044c0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hi2s->State     = HAL_I2S_STATE_READY;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2201      	movs	r2, #1
 80044c6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 80044ca:	2300      	movs	r3, #0
}
 80044cc:	4618      	mov	r0, r3
 80044ce:	3720      	adds	r7, #32
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}
 80044d4:	fffff040 	.word	0xfffff040
 80044d8:	00bb8000 	.word	0x00bb8000
 80044dc:	cccccccd 	.word	0xcccccccd

080044e0 <HAL_I2S_Receive>:
  * @note   In I2S Master Receiver mode, just after enabling the peripheral the clock will be generate
  *         in continuous way and as the I2S is not disabled at the end of the I2S transaction.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b088      	sub	sp, #32
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	60f8      	str	r0, [r7, #12]
 80044e8:	60b9      	str	r1, [r7, #8]
 80044ea:	603b      	str	r3, [r7, #0]
 80044ec:	4613      	mov	r3, r2
 80044ee:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d002      	beq.n	80044fc <HAL_I2S_Receive+0x1c>
 80044f6:	88fb      	ldrh	r3, [r7, #6]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d101      	bne.n	8004500 <HAL_I2S_Receive+0x20>
  {
    return  HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	e0b0      	b.n	8004662 <HAL_I2S_Receive+0x182>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004506:	b2db      	uxtb	r3, r3
 8004508:	2b01      	cmp	r3, #1
 800450a:	d001      	beq.n	8004510 <HAL_I2S_Receive+0x30>
  {
    return HAL_BUSY;
 800450c:	2302      	movs	r3, #2
 800450e:	e0a8      	b.n	8004662 <HAL_I2S_Receive+0x182>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004516:	b2db      	uxtb	r3, r3
 8004518:	2b01      	cmp	r3, #1
 800451a:	d101      	bne.n	8004520 <HAL_I2S_Receive+0x40>
 800451c:	2302      	movs	r3, #2
 800451e:	e0a0      	b.n	8004662 <HAL_I2S_Receive+0x182>
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  
  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2204      	movs	r2, #4
 800452c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2200      	movs	r2, #0
 8004534:	63da      	str	r2, [r3, #60]	@ 0x3c
  hi2s->pRxBuffPtr = pData;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	68ba      	ldr	r2, [r7, #8]
 800453a:	629a      	str	r2, [r3, #40]	@ 0x28

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	69db      	ldr	r3, [r3, #28]
 8004542:	f003 0307 	and.w	r3, r3, #7
 8004546:	61fb      	str	r3, [r7, #28]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8004548:	69fb      	ldr	r3, [r7, #28]
 800454a:	2b03      	cmp	r3, #3
 800454c:	d002      	beq.n	8004554 <HAL_I2S_Receive+0x74>
 800454e:	69fb      	ldr	r3, [r7, #28]
 8004550:	2b05      	cmp	r3, #5
 8004552:	d10a      	bne.n	800456a <HAL_I2S_Receive+0x8a>
  {
    hi2s->RxXferSize = (Size << 1U);
 8004554:	88fb      	ldrh	r3, [r7, #6]
 8004556:	005b      	lsls	r3, r3, #1
 8004558:	b29a      	uxth	r2, r3
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	859a      	strh	r2, [r3, #44]	@ 0x2c
    hi2s->RxXferCount = (Size << 1U);
 800455e:	88fb      	ldrh	r3, [r7, #6]
 8004560:	005b      	lsls	r3, r3, #1
 8004562:	b29a      	uxth	r2, r3
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	85da      	strh	r2, [r3, #46]	@ 0x2e
 8004568:	e005      	b.n	8004576 <HAL_I2S_Receive+0x96>
  }
  else
  {
    hi2s->RxXferSize = Size;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	88fa      	ldrh	r2, [r7, #6]
 800456e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    hi2s->RxXferCount = Size;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	88fa      	ldrh	r2, [r7, #6]
 8004574:	85da      	strh	r2, [r3, #46]	@ 0x2e
  }

  /* Check if the I2S is already enabled */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	69db      	ldr	r3, [r3, #28]
 800457c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004580:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004584:	d007      	beq.n	8004596 <HAL_I2S_Receive+0xb6>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	69da      	ldr	r2, [r3, #28]
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004594:	61da      	str	r2, [r3, #28]
  }

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	69db      	ldr	r3, [r3, #28]
 800459c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80045a4:	d14f      	bne.n	8004646 <HAL_I2S_Receive+0x166>
  {
    /* Clear the Overrun Flag by a read operation on the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80045a6:	2300      	movs	r3, #0
 80045a8:	61bb      	str	r3, [r7, #24]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	61bb      	str	r3, [r7, #24]
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	61bb      	str	r3, [r7, #24]
 80045ba:	69bb      	ldr	r3, [r7, #24]
  }

  /* Receive data */
  while (hi2s->RxXferCount > 0U)
 80045bc:	e043      	b.n	8004646 <HAL_I2S_Receive+0x166>
  {
    /* Wait until RXNE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_RXNE, SET, Timeout) != HAL_OK)
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	2201      	movs	r2, #1
 80045c2:	2101      	movs	r1, #1
 80045c4:	68f8      	ldr	r0, [r7, #12]
 80045c6:	f000 f89d 	bl	8004704 <I2S_WaitFlagStateUntilTimeout>
 80045ca:	4603      	mov	r3, r0
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d00f      	beq.n	80045f0 <HAL_I2S_Receive+0x110>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045d4:	f043 0201 	orr.w	r2, r3, #1
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	63da      	str	r2, [r3, #60]	@ 0x3c
      hi2s->State = HAL_I2S_STATE_READY;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2201      	movs	r2, #1
 80045e0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
      __HAL_UNLOCK(hi2s);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2200      	movs	r2, #0
 80045e8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	e038      	b.n	8004662 <HAL_I2S_Receive+0x182>
    }

    (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	68da      	ldr	r2, [r3, #12]
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045fa:	b292      	uxth	r2, r2
 80045fc:	801a      	strh	r2, [r3, #0]
    hi2s->pRxBuffPtr++;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004602:	1c9a      	adds	r2, r3, #2
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	629a      	str	r2, [r3, #40]	@ 0x28
    hi2s->RxXferCount--;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800460c:	b29b      	uxth	r3, r3
 800460e:	3b01      	subs	r3, #1
 8004610:	b29a      	uxth	r2, r3
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Check if an overrun occurs */
    if (__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_OVR) == SET)
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004620:	2b40      	cmp	r3, #64	@ 0x40
 8004622:	d110      	bne.n	8004646 <HAL_I2S_Receive+0x166>
    {
      /* Clear overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004624:	2300      	movs	r3, #0
 8004626:	617b      	str	r3, [r7, #20]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	68db      	ldr	r3, [r3, #12]
 800462e:	617b      	str	r3, [r7, #20]
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	617b      	str	r3, [r7, #20]
 8004638:	697b      	ldr	r3, [r7, #20]

      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800463e:	f043 0202 	orr.w	r2, r3, #2
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	63da      	str	r2, [r3, #60]	@ 0x3c
  while (hi2s->RxXferCount > 0U)
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800464a:	b29b      	uxth	r3, r3
 800464c:	2b00      	cmp	r3, #0
 800464e:	d1b6      	bne.n	80045be <HAL_I2S_Receive+0xde>
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  __HAL_UNLOCK(hi2s);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2200      	movs	r2, #0
 800465c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return HAL_OK;
 8004660:	2300      	movs	r3, #0
}
 8004662:	4618      	mov	r0, r3
 8004664:	3720      	adds	r7, #32
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}
	...

0800466c <I2S_GetClockFreq>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *               the configuration information for I2S module.
  * @retval I2S Clock Input
  */
static uint32_t I2S_GetClockFreq(I2S_HandleTypeDef *hi2s)
{
 800466c:	b480      	push	{r7}
 800466e:	b087      	sub	sp, #28
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  uint32_t i2sclocksource;

  /* Configure I2S Clock based on I2S source clock selection */

  /* I2S_CLK_x : I2S Block Clock configuration for different clock sources selected */
  switch (hi2s->Init.ClockSource)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	69db      	ldr	r3, [r3, #28]
 8004678:	2b01      	cmp	r3, #1
 800467a:	d02d      	beq.n	80046d8 <I2S_GetClockFreq+0x6c>
 800467c:	2b02      	cmp	r3, #2
 800467e:	d12e      	bne.n	80046de <I2S_GetClockFreq+0x72>
  {
    case I2S_CLOCK_PLL :
    {
      /* Configure the PLLI2S division factor */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8004680:	4b1c      	ldr	r3, [pc, #112]	@ (80046f4 <I2S_GetClockFreq+0x88>)
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004688:	2b00      	cmp	r3, #0
 800468a:	d108      	bne.n	800469e <I2S_GetClockFreq+0x32>
      {
        /* In Case the PLL Source is HSI (Internal Clock) */
        vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800468c:	4b19      	ldr	r3, [pc, #100]	@ (80046f4 <I2S_GetClockFreq+0x88>)
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004694:	4a18      	ldr	r2, [pc, #96]	@ (80046f8 <I2S_GetClockFreq+0x8c>)
 8004696:	fbb2 f3f3 	udiv	r3, r2, r3
 800469a:	617b      	str	r3, [r7, #20]
 800469c:	e007      	b.n	80046ae <I2S_GetClockFreq+0x42>
      }
      else
      {
        /* In Case the PLL Source is HSE (External Clock) */
        vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800469e:	4b15      	ldr	r3, [pc, #84]	@ (80046f4 <I2S_GetClockFreq+0x88>)
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80046a6:	4a15      	ldr	r2, [pc, #84]	@ (80046fc <I2S_GetClockFreq+0x90>)
 80046a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80046ac:	617b      	str	r3, [r7, #20]
      }

      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* I2S_CLK(first level) = PLLI2S_VCO Output/PLLI2SR */
      tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U;
 80046ae:	4b11      	ldr	r3, [pc, #68]	@ (80046f4 <I2S_GetClockFreq+0x88>)
 80046b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046b4:	0f1b      	lsrs	r3, r3, #28
 80046b6:	f003 0307 	and.w	r3, r3, #7
 80046ba:	60fb      	str	r3, [r7, #12]
      i2sclocksource = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U)) / (tmpreg);
 80046bc:	4b0d      	ldr	r3, [pc, #52]	@ (80046f4 <I2S_GetClockFreq+0x88>)
 80046be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046c2:	099b      	lsrs	r3, r3, #6
 80046c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046c8:	697a      	ldr	r2, [r7, #20]
 80046ca:	fb03 f202 	mul.w	r2, r3, r2
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80046d4:	613b      	str	r3, [r7, #16]

      break;
 80046d6:	e005      	b.n	80046e4 <I2S_GetClockFreq+0x78>
    }
    case I2S_CLOCK_EXTERNAL :
    {
      i2sclocksource = EXTERNAL_CLOCK_VALUE;
 80046d8:	4b09      	ldr	r3, [pc, #36]	@ (8004700 <I2S_GetClockFreq+0x94>)
 80046da:	613b      	str	r3, [r7, #16]
      break;
 80046dc:	e002      	b.n	80046e4 <I2S_GetClockFreq+0x78>
    }
    default :
    {
      i2sclocksource = 0U;
 80046de:	2300      	movs	r3, #0
 80046e0:	613b      	str	r3, [r7, #16]
      break;
 80046e2:	bf00      	nop
    }
  }

  /* the return result is the value of I2S clock */
  return i2sclocksource;
 80046e4:	693b      	ldr	r3, [r7, #16]
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	371c      	adds	r7, #28
 80046ea:	46bd      	mov	sp, r7
 80046ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f0:	4770      	bx	lr
 80046f2:	bf00      	nop
 80046f4:	40023800 	.word	0x40023800
 80046f8:	00f42400 	.word	0x00f42400
 80046fc:	007a1200 	.word	0x007a1200
 8004700:	00bb8000 	.word	0x00bb8000

08004704 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b086      	sub	sp, #24
 8004708:	af00      	add	r7, sp, #0
 800470a:	60f8      	str	r0, [r7, #12]
 800470c:	60b9      	str	r1, [r7, #8]
 800470e:	603b      	str	r3, [r7, #0]
 8004710:	4613      	mov	r3, r2
 8004712:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8004714:	f7fd fe2e 	bl	8002374 <HAL_GetTick>
 8004718:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800471a:	e018      	b.n	800474e <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004722:	d014      	beq.n	800474e <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8004724:	f7fd fe26 	bl	8002374 <HAL_GetTick>
 8004728:	4602      	mov	r2, r0
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	1ad3      	subs	r3, r2, r3
 800472e:	683a      	ldr	r2, [r7, #0]
 8004730:	429a      	cmp	r2, r3
 8004732:	d902      	bls.n	800473a <I2S_WaitFlagStateUntilTimeout+0x36>
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d109      	bne.n	800474e <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2201      	movs	r2, #1
 800473e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2200      	movs	r2, #0
 8004746:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_TIMEOUT;
 800474a:	2303      	movs	r3, #3
 800474c:	e00f      	b.n	800476e <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	689a      	ldr	r2, [r3, #8]
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	4013      	ands	r3, r2
 8004758:	68ba      	ldr	r2, [r7, #8]
 800475a:	429a      	cmp	r2, r3
 800475c:	bf0c      	ite	eq
 800475e:	2301      	moveq	r3, #1
 8004760:	2300      	movne	r3, #0
 8004762:	b2db      	uxtb	r3, r3
 8004764:	461a      	mov	r2, r3
 8004766:	79fb      	ldrb	r3, [r7, #7]
 8004768:	429a      	cmp	r2, r3
 800476a:	d1d7      	bne.n	800471c <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 800476c:	2300      	movs	r3, #0
}
 800476e:	4618      	mov	r0, r3
 8004770:	3718      	adds	r7, #24
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}

08004776 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004776:	b580      	push	{r7, lr}
 8004778:	b086      	sub	sp, #24
 800477a:	af02      	add	r7, sp, #8
 800477c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d101      	bne.n	8004788 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	e108      	b.n	800499a <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004794:	b2db      	uxtb	r3, r3
 8004796:	2b00      	cmp	r3, #0
 8004798:	d106      	bne.n	80047a8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2200      	movs	r2, #0
 800479e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80047a2:	6878      	ldr	r0, [r7, #4]
 80047a4:	f7fd fb46 	bl	8001e34 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2203      	movs	r2, #3
 80047ac:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80047b6:	d102      	bne.n	80047be <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2200      	movs	r2, #0
 80047bc:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4618      	mov	r0, r3
 80047c4:	f002 fe6a 	bl	800749c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6818      	ldr	r0, [r3, #0]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	7c1a      	ldrb	r2, [r3, #16]
 80047d0:	f88d 2000 	strb.w	r2, [sp]
 80047d4:	3304      	adds	r3, #4
 80047d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80047d8:	f002 fe06 	bl	80073e8 <USB_CoreInit>
 80047dc:	4603      	mov	r3, r0
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d005      	beq.n	80047ee <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2202      	movs	r2, #2
 80047e6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e0d5      	b.n	800499a <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	2100      	movs	r1, #0
 80047f4:	4618      	mov	r0, r3
 80047f6:	f002 fe62 	bl	80074be <USB_SetCurrentMode>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d005      	beq.n	800480c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2202      	movs	r2, #2
 8004804:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004808:	2301      	movs	r3, #1
 800480a:	e0c6      	b.n	800499a <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800480c:	2300      	movs	r3, #0
 800480e:	73fb      	strb	r3, [r7, #15]
 8004810:	e04a      	b.n	80048a8 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004812:	7bfa      	ldrb	r2, [r7, #15]
 8004814:	6879      	ldr	r1, [r7, #4]
 8004816:	4613      	mov	r3, r2
 8004818:	00db      	lsls	r3, r3, #3
 800481a:	4413      	add	r3, r2
 800481c:	009b      	lsls	r3, r3, #2
 800481e:	440b      	add	r3, r1
 8004820:	3315      	adds	r3, #21
 8004822:	2201      	movs	r2, #1
 8004824:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004826:	7bfa      	ldrb	r2, [r7, #15]
 8004828:	6879      	ldr	r1, [r7, #4]
 800482a:	4613      	mov	r3, r2
 800482c:	00db      	lsls	r3, r3, #3
 800482e:	4413      	add	r3, r2
 8004830:	009b      	lsls	r3, r3, #2
 8004832:	440b      	add	r3, r1
 8004834:	3314      	adds	r3, #20
 8004836:	7bfa      	ldrb	r2, [r7, #15]
 8004838:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800483a:	7bfa      	ldrb	r2, [r7, #15]
 800483c:	7bfb      	ldrb	r3, [r7, #15]
 800483e:	b298      	uxth	r0, r3
 8004840:	6879      	ldr	r1, [r7, #4]
 8004842:	4613      	mov	r3, r2
 8004844:	00db      	lsls	r3, r3, #3
 8004846:	4413      	add	r3, r2
 8004848:	009b      	lsls	r3, r3, #2
 800484a:	440b      	add	r3, r1
 800484c:	332e      	adds	r3, #46	@ 0x2e
 800484e:	4602      	mov	r2, r0
 8004850:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004852:	7bfa      	ldrb	r2, [r7, #15]
 8004854:	6879      	ldr	r1, [r7, #4]
 8004856:	4613      	mov	r3, r2
 8004858:	00db      	lsls	r3, r3, #3
 800485a:	4413      	add	r3, r2
 800485c:	009b      	lsls	r3, r3, #2
 800485e:	440b      	add	r3, r1
 8004860:	3318      	adds	r3, #24
 8004862:	2200      	movs	r2, #0
 8004864:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004866:	7bfa      	ldrb	r2, [r7, #15]
 8004868:	6879      	ldr	r1, [r7, #4]
 800486a:	4613      	mov	r3, r2
 800486c:	00db      	lsls	r3, r3, #3
 800486e:	4413      	add	r3, r2
 8004870:	009b      	lsls	r3, r3, #2
 8004872:	440b      	add	r3, r1
 8004874:	331c      	adds	r3, #28
 8004876:	2200      	movs	r2, #0
 8004878:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800487a:	7bfa      	ldrb	r2, [r7, #15]
 800487c:	6879      	ldr	r1, [r7, #4]
 800487e:	4613      	mov	r3, r2
 8004880:	00db      	lsls	r3, r3, #3
 8004882:	4413      	add	r3, r2
 8004884:	009b      	lsls	r3, r3, #2
 8004886:	440b      	add	r3, r1
 8004888:	3320      	adds	r3, #32
 800488a:	2200      	movs	r2, #0
 800488c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800488e:	7bfa      	ldrb	r2, [r7, #15]
 8004890:	6879      	ldr	r1, [r7, #4]
 8004892:	4613      	mov	r3, r2
 8004894:	00db      	lsls	r3, r3, #3
 8004896:	4413      	add	r3, r2
 8004898:	009b      	lsls	r3, r3, #2
 800489a:	440b      	add	r3, r1
 800489c:	3324      	adds	r3, #36	@ 0x24
 800489e:	2200      	movs	r2, #0
 80048a0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80048a2:	7bfb      	ldrb	r3, [r7, #15]
 80048a4:	3301      	adds	r3, #1
 80048a6:	73fb      	strb	r3, [r7, #15]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	791b      	ldrb	r3, [r3, #4]
 80048ac:	7bfa      	ldrb	r2, [r7, #15]
 80048ae:	429a      	cmp	r2, r3
 80048b0:	d3af      	bcc.n	8004812 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80048b2:	2300      	movs	r3, #0
 80048b4:	73fb      	strb	r3, [r7, #15]
 80048b6:	e044      	b.n	8004942 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80048b8:	7bfa      	ldrb	r2, [r7, #15]
 80048ba:	6879      	ldr	r1, [r7, #4]
 80048bc:	4613      	mov	r3, r2
 80048be:	00db      	lsls	r3, r3, #3
 80048c0:	4413      	add	r3, r2
 80048c2:	009b      	lsls	r3, r3, #2
 80048c4:	440b      	add	r3, r1
 80048c6:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80048ca:	2200      	movs	r2, #0
 80048cc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80048ce:	7bfa      	ldrb	r2, [r7, #15]
 80048d0:	6879      	ldr	r1, [r7, #4]
 80048d2:	4613      	mov	r3, r2
 80048d4:	00db      	lsls	r3, r3, #3
 80048d6:	4413      	add	r3, r2
 80048d8:	009b      	lsls	r3, r3, #2
 80048da:	440b      	add	r3, r1
 80048dc:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80048e0:	7bfa      	ldrb	r2, [r7, #15]
 80048e2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80048e4:	7bfa      	ldrb	r2, [r7, #15]
 80048e6:	6879      	ldr	r1, [r7, #4]
 80048e8:	4613      	mov	r3, r2
 80048ea:	00db      	lsls	r3, r3, #3
 80048ec:	4413      	add	r3, r2
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	440b      	add	r3, r1
 80048f2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80048f6:	2200      	movs	r2, #0
 80048f8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80048fa:	7bfa      	ldrb	r2, [r7, #15]
 80048fc:	6879      	ldr	r1, [r7, #4]
 80048fe:	4613      	mov	r3, r2
 8004900:	00db      	lsls	r3, r3, #3
 8004902:	4413      	add	r3, r2
 8004904:	009b      	lsls	r3, r3, #2
 8004906:	440b      	add	r3, r1
 8004908:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800490c:	2200      	movs	r2, #0
 800490e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004910:	7bfa      	ldrb	r2, [r7, #15]
 8004912:	6879      	ldr	r1, [r7, #4]
 8004914:	4613      	mov	r3, r2
 8004916:	00db      	lsls	r3, r3, #3
 8004918:	4413      	add	r3, r2
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	440b      	add	r3, r1
 800491e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004922:	2200      	movs	r2, #0
 8004924:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004926:	7bfa      	ldrb	r2, [r7, #15]
 8004928:	6879      	ldr	r1, [r7, #4]
 800492a:	4613      	mov	r3, r2
 800492c:	00db      	lsls	r3, r3, #3
 800492e:	4413      	add	r3, r2
 8004930:	009b      	lsls	r3, r3, #2
 8004932:	440b      	add	r3, r1
 8004934:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004938:	2200      	movs	r2, #0
 800493a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800493c:	7bfb      	ldrb	r3, [r7, #15]
 800493e:	3301      	adds	r3, #1
 8004940:	73fb      	strb	r3, [r7, #15]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	791b      	ldrb	r3, [r3, #4]
 8004946:	7bfa      	ldrb	r2, [r7, #15]
 8004948:	429a      	cmp	r2, r3
 800494a:	d3b5      	bcc.n	80048b8 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6818      	ldr	r0, [r3, #0]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	7c1a      	ldrb	r2, [r3, #16]
 8004954:	f88d 2000 	strb.w	r2, [sp]
 8004958:	3304      	adds	r3, #4
 800495a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800495c:	f002 fdfc 	bl	8007558 <USB_DevInit>
 8004960:	4603      	mov	r3, r0
 8004962:	2b00      	cmp	r3, #0
 8004964:	d005      	beq.n	8004972 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2202      	movs	r2, #2
 800496a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800496e:	2301      	movs	r3, #1
 8004970:	e013      	b.n	800499a <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2200      	movs	r2, #0
 8004976:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2201      	movs	r2, #1
 800497c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	7b1b      	ldrb	r3, [r3, #12]
 8004984:	2b01      	cmp	r3, #1
 8004986:	d102      	bne.n	800498e <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004988:	6878      	ldr	r0, [r7, #4]
 800498a:	f000 f80b 	bl	80049a4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4618      	mov	r0, r3
 8004994:	f002 ffb7 	bl	8007906 <USB_DevDisconnect>

  return HAL_OK;
 8004998:	2300      	movs	r3, #0
}
 800499a:	4618      	mov	r0, r3
 800499c:	3710      	adds	r7, #16
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
	...

080049a4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b085      	sub	sp, #20
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2201      	movs	r2, #1
 80049b6:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2200      	movs	r2, #0
 80049be:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	699b      	ldr	r3, [r3, #24]
 80049c6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80049d2:	4b05      	ldr	r3, [pc, #20]	@ (80049e8 <HAL_PCDEx_ActivateLPM+0x44>)
 80049d4:	4313      	orrs	r3, r2
 80049d6:	68fa      	ldr	r2, [r7, #12]
 80049d8:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80049da:	2300      	movs	r3, #0
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3714      	adds	r7, #20
 80049e0:	46bd      	mov	sp, r7
 80049e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e6:	4770      	bx	lr
 80049e8:	10000003 	.word	0x10000003

080049ec <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80049ec:	b480      	push	{r7}
 80049ee:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80049f0:	4b05      	ldr	r3, [pc, #20]	@ (8004a08 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a04      	ldr	r2, [pc, #16]	@ (8004a08 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80049f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049fa:	6013      	str	r3, [r2, #0]
}
 80049fc:	bf00      	nop
 80049fe:	46bd      	mov	sp, r7
 8004a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a04:	4770      	bx	lr
 8004a06:	bf00      	nop
 8004a08:	40007000 	.word	0x40007000

08004a0c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b082      	sub	sp, #8
 8004a10:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004a12:	2300      	movs	r3, #0
 8004a14:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004a16:	4b23      	ldr	r3, [pc, #140]	@ (8004aa4 <HAL_PWREx_EnableOverDrive+0x98>)
 8004a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a1a:	4a22      	ldr	r2, [pc, #136]	@ (8004aa4 <HAL_PWREx_EnableOverDrive+0x98>)
 8004a1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a20:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a22:	4b20      	ldr	r3, [pc, #128]	@ (8004aa4 <HAL_PWREx_EnableOverDrive+0x98>)
 8004a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a2a:	603b      	str	r3, [r7, #0]
 8004a2c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004a2e:	4b1e      	ldr	r3, [pc, #120]	@ (8004aa8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a1d      	ldr	r2, [pc, #116]	@ (8004aa8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004a34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a38:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004a3a:	f7fd fc9b 	bl	8002374 <HAL_GetTick>
 8004a3e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004a40:	e009      	b.n	8004a56 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004a42:	f7fd fc97 	bl	8002374 <HAL_GetTick>
 8004a46:	4602      	mov	r2, r0
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	1ad3      	subs	r3, r2, r3
 8004a4c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004a50:	d901      	bls.n	8004a56 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004a52:	2303      	movs	r3, #3
 8004a54:	e022      	b.n	8004a9c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004a56:	4b14      	ldr	r3, [pc, #80]	@ (8004aa8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a62:	d1ee      	bne.n	8004a42 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004a64:	4b10      	ldr	r3, [pc, #64]	@ (8004aa8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a0f      	ldr	r2, [pc, #60]	@ (8004aa8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004a6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a6e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004a70:	f7fd fc80 	bl	8002374 <HAL_GetTick>
 8004a74:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004a76:	e009      	b.n	8004a8c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004a78:	f7fd fc7c 	bl	8002374 <HAL_GetTick>
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	1ad3      	subs	r3, r2, r3
 8004a82:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004a86:	d901      	bls.n	8004a8c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004a88:	2303      	movs	r3, #3
 8004a8a:	e007      	b.n	8004a9c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004a8c:	4b06      	ldr	r3, [pc, #24]	@ (8004aa8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a94:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004a98:	d1ee      	bne.n	8004a78 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004a9a:	2300      	movs	r3, #0
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	3708      	adds	r7, #8
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}
 8004aa4:	40023800 	.word	0x40023800
 8004aa8:	40007000 	.word	0x40007000

08004aac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b086      	sub	sp, #24
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d101      	bne.n	8004ac2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	e29b      	b.n	8004ffa <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 0301 	and.w	r3, r3, #1
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	f000 8087 	beq.w	8004bde <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ad0:	4b96      	ldr	r3, [pc, #600]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	f003 030c 	and.w	r3, r3, #12
 8004ad8:	2b04      	cmp	r3, #4
 8004ada:	d00c      	beq.n	8004af6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004adc:	4b93      	ldr	r3, [pc, #588]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	f003 030c 	and.w	r3, r3, #12
 8004ae4:	2b08      	cmp	r3, #8
 8004ae6:	d112      	bne.n	8004b0e <HAL_RCC_OscConfig+0x62>
 8004ae8:	4b90      	ldr	r3, [pc, #576]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004af0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004af4:	d10b      	bne.n	8004b0e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004af6:	4b8d      	ldr	r3, [pc, #564]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d06c      	beq.n	8004bdc <HAL_RCC_OscConfig+0x130>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d168      	bne.n	8004bdc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e275      	b.n	8004ffa <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b16:	d106      	bne.n	8004b26 <HAL_RCC_OscConfig+0x7a>
 8004b18:	4b84      	ldr	r3, [pc, #528]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a83      	ldr	r2, [pc, #524]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004b1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b22:	6013      	str	r3, [r2, #0]
 8004b24:	e02e      	b.n	8004b84 <HAL_RCC_OscConfig+0xd8>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d10c      	bne.n	8004b48 <HAL_RCC_OscConfig+0x9c>
 8004b2e:	4b7f      	ldr	r3, [pc, #508]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4a7e      	ldr	r2, [pc, #504]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004b34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b38:	6013      	str	r3, [r2, #0]
 8004b3a:	4b7c      	ldr	r3, [pc, #496]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a7b      	ldr	r2, [pc, #492]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004b40:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b44:	6013      	str	r3, [r2, #0]
 8004b46:	e01d      	b.n	8004b84 <HAL_RCC_OscConfig+0xd8>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004b50:	d10c      	bne.n	8004b6c <HAL_RCC_OscConfig+0xc0>
 8004b52:	4b76      	ldr	r3, [pc, #472]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a75      	ldr	r2, [pc, #468]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004b58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b5c:	6013      	str	r3, [r2, #0]
 8004b5e:	4b73      	ldr	r3, [pc, #460]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a72      	ldr	r2, [pc, #456]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004b64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b68:	6013      	str	r3, [r2, #0]
 8004b6a:	e00b      	b.n	8004b84 <HAL_RCC_OscConfig+0xd8>
 8004b6c:	4b6f      	ldr	r3, [pc, #444]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a6e      	ldr	r2, [pc, #440]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004b72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b76:	6013      	str	r3, [r2, #0]
 8004b78:	4b6c      	ldr	r3, [pc, #432]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a6b      	ldr	r2, [pc, #428]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004b7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d013      	beq.n	8004bb4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b8c:	f7fd fbf2 	bl	8002374 <HAL_GetTick>
 8004b90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b92:	e008      	b.n	8004ba6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b94:	f7fd fbee 	bl	8002374 <HAL_GetTick>
 8004b98:	4602      	mov	r2, r0
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	1ad3      	subs	r3, r2, r3
 8004b9e:	2b64      	cmp	r3, #100	@ 0x64
 8004ba0:	d901      	bls.n	8004ba6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004ba2:	2303      	movs	r3, #3
 8004ba4:	e229      	b.n	8004ffa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ba6:	4b61      	ldr	r3, [pc, #388]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d0f0      	beq.n	8004b94 <HAL_RCC_OscConfig+0xe8>
 8004bb2:	e014      	b.n	8004bde <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bb4:	f7fd fbde 	bl	8002374 <HAL_GetTick>
 8004bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bba:	e008      	b.n	8004bce <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bbc:	f7fd fbda 	bl	8002374 <HAL_GetTick>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	693b      	ldr	r3, [r7, #16]
 8004bc4:	1ad3      	subs	r3, r2, r3
 8004bc6:	2b64      	cmp	r3, #100	@ 0x64
 8004bc8:	d901      	bls.n	8004bce <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004bca:	2303      	movs	r3, #3
 8004bcc:	e215      	b.n	8004ffa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bce:	4b57      	ldr	r3, [pc, #348]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d1f0      	bne.n	8004bbc <HAL_RCC_OscConfig+0x110>
 8004bda:	e000      	b.n	8004bde <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bdc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f003 0302 	and.w	r3, r3, #2
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d069      	beq.n	8004cbe <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004bea:	4b50      	ldr	r3, [pc, #320]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	f003 030c 	and.w	r3, r3, #12
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d00b      	beq.n	8004c0e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004bf6:	4b4d      	ldr	r3, [pc, #308]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	f003 030c 	and.w	r3, r3, #12
 8004bfe:	2b08      	cmp	r3, #8
 8004c00:	d11c      	bne.n	8004c3c <HAL_RCC_OscConfig+0x190>
 8004c02:	4b4a      	ldr	r3, [pc, #296]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d116      	bne.n	8004c3c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c0e:	4b47      	ldr	r3, [pc, #284]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f003 0302 	and.w	r3, r3, #2
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d005      	beq.n	8004c26 <HAL_RCC_OscConfig+0x17a>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	2b01      	cmp	r3, #1
 8004c20:	d001      	beq.n	8004c26 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	e1e9      	b.n	8004ffa <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c26:	4b41      	ldr	r3, [pc, #260]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	691b      	ldr	r3, [r3, #16]
 8004c32:	00db      	lsls	r3, r3, #3
 8004c34:	493d      	ldr	r1, [pc, #244]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004c36:	4313      	orrs	r3, r2
 8004c38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c3a:	e040      	b.n	8004cbe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	68db      	ldr	r3, [r3, #12]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d023      	beq.n	8004c8c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c44:	4b39      	ldr	r3, [pc, #228]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a38      	ldr	r2, [pc, #224]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004c4a:	f043 0301 	orr.w	r3, r3, #1
 8004c4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c50:	f7fd fb90 	bl	8002374 <HAL_GetTick>
 8004c54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c56:	e008      	b.n	8004c6a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c58:	f7fd fb8c 	bl	8002374 <HAL_GetTick>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	693b      	ldr	r3, [r7, #16]
 8004c60:	1ad3      	subs	r3, r2, r3
 8004c62:	2b02      	cmp	r3, #2
 8004c64:	d901      	bls.n	8004c6a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004c66:	2303      	movs	r3, #3
 8004c68:	e1c7      	b.n	8004ffa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c6a:	4b30      	ldr	r3, [pc, #192]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 0302 	and.w	r3, r3, #2
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d0f0      	beq.n	8004c58 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c76:	4b2d      	ldr	r3, [pc, #180]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	691b      	ldr	r3, [r3, #16]
 8004c82:	00db      	lsls	r3, r3, #3
 8004c84:	4929      	ldr	r1, [pc, #164]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004c86:	4313      	orrs	r3, r2
 8004c88:	600b      	str	r3, [r1, #0]
 8004c8a:	e018      	b.n	8004cbe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c8c:	4b27      	ldr	r3, [pc, #156]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a26      	ldr	r2, [pc, #152]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004c92:	f023 0301 	bic.w	r3, r3, #1
 8004c96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c98:	f7fd fb6c 	bl	8002374 <HAL_GetTick>
 8004c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c9e:	e008      	b.n	8004cb2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ca0:	f7fd fb68 	bl	8002374 <HAL_GetTick>
 8004ca4:	4602      	mov	r2, r0
 8004ca6:	693b      	ldr	r3, [r7, #16]
 8004ca8:	1ad3      	subs	r3, r2, r3
 8004caa:	2b02      	cmp	r3, #2
 8004cac:	d901      	bls.n	8004cb2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004cae:	2303      	movs	r3, #3
 8004cb0:	e1a3      	b.n	8004ffa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cb2:	4b1e      	ldr	r3, [pc, #120]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f003 0302 	and.w	r3, r3, #2
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d1f0      	bne.n	8004ca0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f003 0308 	and.w	r3, r3, #8
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d038      	beq.n	8004d3c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	695b      	ldr	r3, [r3, #20]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d019      	beq.n	8004d06 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004cd2:	4b16      	ldr	r3, [pc, #88]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004cd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cd6:	4a15      	ldr	r2, [pc, #84]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004cd8:	f043 0301 	orr.w	r3, r3, #1
 8004cdc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cde:	f7fd fb49 	bl	8002374 <HAL_GetTick>
 8004ce2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ce4:	e008      	b.n	8004cf8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ce6:	f7fd fb45 	bl	8002374 <HAL_GetTick>
 8004cea:	4602      	mov	r2, r0
 8004cec:	693b      	ldr	r3, [r7, #16]
 8004cee:	1ad3      	subs	r3, r2, r3
 8004cf0:	2b02      	cmp	r3, #2
 8004cf2:	d901      	bls.n	8004cf8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004cf4:	2303      	movs	r3, #3
 8004cf6:	e180      	b.n	8004ffa <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cf8:	4b0c      	ldr	r3, [pc, #48]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004cfa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cfc:	f003 0302 	and.w	r3, r3, #2
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d0f0      	beq.n	8004ce6 <HAL_RCC_OscConfig+0x23a>
 8004d04:	e01a      	b.n	8004d3c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d06:	4b09      	ldr	r3, [pc, #36]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004d08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d0a:	4a08      	ldr	r2, [pc, #32]	@ (8004d2c <HAL_RCC_OscConfig+0x280>)
 8004d0c:	f023 0301 	bic.w	r3, r3, #1
 8004d10:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d12:	f7fd fb2f 	bl	8002374 <HAL_GetTick>
 8004d16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d18:	e00a      	b.n	8004d30 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d1a:	f7fd fb2b 	bl	8002374 <HAL_GetTick>
 8004d1e:	4602      	mov	r2, r0
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	1ad3      	subs	r3, r2, r3
 8004d24:	2b02      	cmp	r3, #2
 8004d26:	d903      	bls.n	8004d30 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004d28:	2303      	movs	r3, #3
 8004d2a:	e166      	b.n	8004ffa <HAL_RCC_OscConfig+0x54e>
 8004d2c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d30:	4b92      	ldr	r3, [pc, #584]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004d32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d34:	f003 0302 	and.w	r3, r3, #2
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d1ee      	bne.n	8004d1a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f003 0304 	and.w	r3, r3, #4
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	f000 80a4 	beq.w	8004e92 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d4a:	4b8c      	ldr	r3, [pc, #560]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d10d      	bne.n	8004d72 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d56:	4b89      	ldr	r3, [pc, #548]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d5a:	4a88      	ldr	r2, [pc, #544]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004d5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d60:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d62:	4b86      	ldr	r3, [pc, #536]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d6a:	60bb      	str	r3, [r7, #8]
 8004d6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d72:	4b83      	ldr	r3, [pc, #524]	@ (8004f80 <HAL_RCC_OscConfig+0x4d4>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d118      	bne.n	8004db0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004d7e:	4b80      	ldr	r3, [pc, #512]	@ (8004f80 <HAL_RCC_OscConfig+0x4d4>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a7f      	ldr	r2, [pc, #508]	@ (8004f80 <HAL_RCC_OscConfig+0x4d4>)
 8004d84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d8a:	f7fd faf3 	bl	8002374 <HAL_GetTick>
 8004d8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d90:	e008      	b.n	8004da4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d92:	f7fd faef 	bl	8002374 <HAL_GetTick>
 8004d96:	4602      	mov	r2, r0
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	1ad3      	subs	r3, r2, r3
 8004d9c:	2b64      	cmp	r3, #100	@ 0x64
 8004d9e:	d901      	bls.n	8004da4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004da0:	2303      	movs	r3, #3
 8004da2:	e12a      	b.n	8004ffa <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004da4:	4b76      	ldr	r3, [pc, #472]	@ (8004f80 <HAL_RCC_OscConfig+0x4d4>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d0f0      	beq.n	8004d92 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d106      	bne.n	8004dc6 <HAL_RCC_OscConfig+0x31a>
 8004db8:	4b70      	ldr	r3, [pc, #448]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004dba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dbc:	4a6f      	ldr	r2, [pc, #444]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004dbe:	f043 0301 	orr.w	r3, r3, #1
 8004dc2:	6713      	str	r3, [r2, #112]	@ 0x70
 8004dc4:	e02d      	b.n	8004e22 <HAL_RCC_OscConfig+0x376>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d10c      	bne.n	8004de8 <HAL_RCC_OscConfig+0x33c>
 8004dce:	4b6b      	ldr	r3, [pc, #428]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004dd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dd2:	4a6a      	ldr	r2, [pc, #424]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004dd4:	f023 0301 	bic.w	r3, r3, #1
 8004dd8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004dda:	4b68      	ldr	r3, [pc, #416]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004ddc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dde:	4a67      	ldr	r2, [pc, #412]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004de0:	f023 0304 	bic.w	r3, r3, #4
 8004de4:	6713      	str	r3, [r2, #112]	@ 0x70
 8004de6:	e01c      	b.n	8004e22 <HAL_RCC_OscConfig+0x376>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	2b05      	cmp	r3, #5
 8004dee:	d10c      	bne.n	8004e0a <HAL_RCC_OscConfig+0x35e>
 8004df0:	4b62      	ldr	r3, [pc, #392]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004df2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004df4:	4a61      	ldr	r2, [pc, #388]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004df6:	f043 0304 	orr.w	r3, r3, #4
 8004dfa:	6713      	str	r3, [r2, #112]	@ 0x70
 8004dfc:	4b5f      	ldr	r3, [pc, #380]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004dfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e00:	4a5e      	ldr	r2, [pc, #376]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004e02:	f043 0301 	orr.w	r3, r3, #1
 8004e06:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e08:	e00b      	b.n	8004e22 <HAL_RCC_OscConfig+0x376>
 8004e0a:	4b5c      	ldr	r3, [pc, #368]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004e0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e0e:	4a5b      	ldr	r2, [pc, #364]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004e10:	f023 0301 	bic.w	r3, r3, #1
 8004e14:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e16:	4b59      	ldr	r3, [pc, #356]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004e18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e1a:	4a58      	ldr	r2, [pc, #352]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004e1c:	f023 0304 	bic.w	r3, r3, #4
 8004e20:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d015      	beq.n	8004e56 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e2a:	f7fd faa3 	bl	8002374 <HAL_GetTick>
 8004e2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e30:	e00a      	b.n	8004e48 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e32:	f7fd fa9f 	bl	8002374 <HAL_GetTick>
 8004e36:	4602      	mov	r2, r0
 8004e38:	693b      	ldr	r3, [r7, #16]
 8004e3a:	1ad3      	subs	r3, r2, r3
 8004e3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d901      	bls.n	8004e48 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004e44:	2303      	movs	r3, #3
 8004e46:	e0d8      	b.n	8004ffa <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e48:	4b4c      	ldr	r3, [pc, #304]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004e4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e4c:	f003 0302 	and.w	r3, r3, #2
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d0ee      	beq.n	8004e32 <HAL_RCC_OscConfig+0x386>
 8004e54:	e014      	b.n	8004e80 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e56:	f7fd fa8d 	bl	8002374 <HAL_GetTick>
 8004e5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e5c:	e00a      	b.n	8004e74 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e5e:	f7fd fa89 	bl	8002374 <HAL_GetTick>
 8004e62:	4602      	mov	r2, r0
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	1ad3      	subs	r3, r2, r3
 8004e68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d901      	bls.n	8004e74 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004e70:	2303      	movs	r3, #3
 8004e72:	e0c2      	b.n	8004ffa <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e74:	4b41      	ldr	r3, [pc, #260]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004e76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e78:	f003 0302 	and.w	r3, r3, #2
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d1ee      	bne.n	8004e5e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004e80:	7dfb      	ldrb	r3, [r7, #23]
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	d105      	bne.n	8004e92 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e86:	4b3d      	ldr	r3, [pc, #244]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e8a:	4a3c      	ldr	r2, [pc, #240]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004e8c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e90:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	699b      	ldr	r3, [r3, #24]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	f000 80ae 	beq.w	8004ff8 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e9c:	4b37      	ldr	r3, [pc, #220]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004e9e:	689b      	ldr	r3, [r3, #8]
 8004ea0:	f003 030c 	and.w	r3, r3, #12
 8004ea4:	2b08      	cmp	r3, #8
 8004ea6:	d06d      	beq.n	8004f84 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	699b      	ldr	r3, [r3, #24]
 8004eac:	2b02      	cmp	r3, #2
 8004eae:	d14b      	bne.n	8004f48 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004eb0:	4b32      	ldr	r3, [pc, #200]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a31      	ldr	r2, [pc, #196]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004eb6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004eba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ebc:	f7fd fa5a 	bl	8002374 <HAL_GetTick>
 8004ec0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ec2:	e008      	b.n	8004ed6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ec4:	f7fd fa56 	bl	8002374 <HAL_GetTick>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	1ad3      	subs	r3, r2, r3
 8004ece:	2b02      	cmp	r3, #2
 8004ed0:	d901      	bls.n	8004ed6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	e091      	b.n	8004ffa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ed6:	4b29      	ldr	r3, [pc, #164]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d1f0      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	69da      	ldr	r2, [r3, #28]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6a1b      	ldr	r3, [r3, #32]
 8004eea:	431a      	orrs	r2, r3
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ef0:	019b      	lsls	r3, r3, #6
 8004ef2:	431a      	orrs	r2, r3
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ef8:	085b      	lsrs	r3, r3, #1
 8004efa:	3b01      	subs	r3, #1
 8004efc:	041b      	lsls	r3, r3, #16
 8004efe:	431a      	orrs	r2, r3
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f04:	061b      	lsls	r3, r3, #24
 8004f06:	431a      	orrs	r2, r3
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f0c:	071b      	lsls	r3, r3, #28
 8004f0e:	491b      	ldr	r1, [pc, #108]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004f10:	4313      	orrs	r3, r2
 8004f12:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f14:	4b19      	ldr	r3, [pc, #100]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a18      	ldr	r2, [pc, #96]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004f1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f20:	f7fd fa28 	bl	8002374 <HAL_GetTick>
 8004f24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f26:	e008      	b.n	8004f3a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f28:	f7fd fa24 	bl	8002374 <HAL_GetTick>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	1ad3      	subs	r3, r2, r3
 8004f32:	2b02      	cmp	r3, #2
 8004f34:	d901      	bls.n	8004f3a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004f36:	2303      	movs	r3, #3
 8004f38:	e05f      	b.n	8004ffa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f3a:	4b10      	ldr	r3, [pc, #64]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d0f0      	beq.n	8004f28 <HAL_RCC_OscConfig+0x47c>
 8004f46:	e057      	b.n	8004ff8 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f48:	4b0c      	ldr	r3, [pc, #48]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a0b      	ldr	r2, [pc, #44]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004f4e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f54:	f7fd fa0e 	bl	8002374 <HAL_GetTick>
 8004f58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f5a:	e008      	b.n	8004f6e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f5c:	f7fd fa0a 	bl	8002374 <HAL_GetTick>
 8004f60:	4602      	mov	r2, r0
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	2b02      	cmp	r3, #2
 8004f68:	d901      	bls.n	8004f6e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004f6a:	2303      	movs	r3, #3
 8004f6c:	e045      	b.n	8004ffa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f6e:	4b03      	ldr	r3, [pc, #12]	@ (8004f7c <HAL_RCC_OscConfig+0x4d0>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d1f0      	bne.n	8004f5c <HAL_RCC_OscConfig+0x4b0>
 8004f7a:	e03d      	b.n	8004ff8 <HAL_RCC_OscConfig+0x54c>
 8004f7c:	40023800 	.word	0x40023800
 8004f80:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004f84:	4b1f      	ldr	r3, [pc, #124]	@ (8005004 <HAL_RCC_OscConfig+0x558>)
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	699b      	ldr	r3, [r3, #24]
 8004f8e:	2b01      	cmp	r3, #1
 8004f90:	d030      	beq.n	8004ff4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	d129      	bne.n	8004ff4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d122      	bne.n	8004ff4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004fae:	68fa      	ldr	r2, [r7, #12]
 8004fb0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004fb4:	4013      	ands	r3, r2
 8004fb6:	687a      	ldr	r2, [r7, #4]
 8004fb8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004fba:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d119      	bne.n	8004ff4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fca:	085b      	lsrs	r3, r3, #1
 8004fcc:	3b01      	subs	r3, #1
 8004fce:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d10f      	bne.n	8004ff4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fde:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	d107      	bne.n	8004ff4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fee:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	d001      	beq.n	8004ff8 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	e000      	b.n	8004ffa <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004ff8:	2300      	movs	r3, #0
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	3718      	adds	r7, #24
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bd80      	pop	{r7, pc}
 8005002:	bf00      	nop
 8005004:	40023800 	.word	0x40023800

08005008 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b084      	sub	sp, #16
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
 8005010:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005012:	2300      	movs	r3, #0
 8005014:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d101      	bne.n	8005020 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800501c:	2301      	movs	r3, #1
 800501e:	e0d0      	b.n	80051c2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005020:	4b6a      	ldr	r3, [pc, #424]	@ (80051cc <HAL_RCC_ClockConfig+0x1c4>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f003 030f 	and.w	r3, r3, #15
 8005028:	683a      	ldr	r2, [r7, #0]
 800502a:	429a      	cmp	r2, r3
 800502c:	d910      	bls.n	8005050 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800502e:	4b67      	ldr	r3, [pc, #412]	@ (80051cc <HAL_RCC_ClockConfig+0x1c4>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f023 020f 	bic.w	r2, r3, #15
 8005036:	4965      	ldr	r1, [pc, #404]	@ (80051cc <HAL_RCC_ClockConfig+0x1c4>)
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	4313      	orrs	r3, r2
 800503c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800503e:	4b63      	ldr	r3, [pc, #396]	@ (80051cc <HAL_RCC_ClockConfig+0x1c4>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f003 030f 	and.w	r3, r3, #15
 8005046:	683a      	ldr	r2, [r7, #0]
 8005048:	429a      	cmp	r2, r3
 800504a:	d001      	beq.n	8005050 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	e0b8      	b.n	80051c2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f003 0302 	and.w	r3, r3, #2
 8005058:	2b00      	cmp	r3, #0
 800505a:	d020      	beq.n	800509e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f003 0304 	and.w	r3, r3, #4
 8005064:	2b00      	cmp	r3, #0
 8005066:	d005      	beq.n	8005074 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005068:	4b59      	ldr	r3, [pc, #356]	@ (80051d0 <HAL_RCC_ClockConfig+0x1c8>)
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	4a58      	ldr	r2, [pc, #352]	@ (80051d0 <HAL_RCC_ClockConfig+0x1c8>)
 800506e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005072:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f003 0308 	and.w	r3, r3, #8
 800507c:	2b00      	cmp	r3, #0
 800507e:	d005      	beq.n	800508c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005080:	4b53      	ldr	r3, [pc, #332]	@ (80051d0 <HAL_RCC_ClockConfig+0x1c8>)
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	4a52      	ldr	r2, [pc, #328]	@ (80051d0 <HAL_RCC_ClockConfig+0x1c8>)
 8005086:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800508a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800508c:	4b50      	ldr	r3, [pc, #320]	@ (80051d0 <HAL_RCC_ClockConfig+0x1c8>)
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	689b      	ldr	r3, [r3, #8]
 8005098:	494d      	ldr	r1, [pc, #308]	@ (80051d0 <HAL_RCC_ClockConfig+0x1c8>)
 800509a:	4313      	orrs	r3, r2
 800509c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f003 0301 	and.w	r3, r3, #1
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d040      	beq.n	800512c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	2b01      	cmp	r3, #1
 80050b0:	d107      	bne.n	80050c2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050b2:	4b47      	ldr	r3, [pc, #284]	@ (80051d0 <HAL_RCC_ClockConfig+0x1c8>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d115      	bne.n	80050ea <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80050be:	2301      	movs	r3, #1
 80050c0:	e07f      	b.n	80051c2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	2b02      	cmp	r3, #2
 80050c8:	d107      	bne.n	80050da <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050ca:	4b41      	ldr	r3, [pc, #260]	@ (80051d0 <HAL_RCC_ClockConfig+0x1c8>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d109      	bne.n	80050ea <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80050d6:	2301      	movs	r3, #1
 80050d8:	e073      	b.n	80051c2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050da:	4b3d      	ldr	r3, [pc, #244]	@ (80051d0 <HAL_RCC_ClockConfig+0x1c8>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f003 0302 	and.w	r3, r3, #2
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d101      	bne.n	80050ea <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80050e6:	2301      	movs	r3, #1
 80050e8:	e06b      	b.n	80051c2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80050ea:	4b39      	ldr	r3, [pc, #228]	@ (80051d0 <HAL_RCC_ClockConfig+0x1c8>)
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	f023 0203 	bic.w	r2, r3, #3
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	4936      	ldr	r1, [pc, #216]	@ (80051d0 <HAL_RCC_ClockConfig+0x1c8>)
 80050f8:	4313      	orrs	r3, r2
 80050fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050fc:	f7fd f93a 	bl	8002374 <HAL_GetTick>
 8005100:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005102:	e00a      	b.n	800511a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005104:	f7fd f936 	bl	8002374 <HAL_GetTick>
 8005108:	4602      	mov	r2, r0
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	1ad3      	subs	r3, r2, r3
 800510e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005112:	4293      	cmp	r3, r2
 8005114:	d901      	bls.n	800511a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005116:	2303      	movs	r3, #3
 8005118:	e053      	b.n	80051c2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800511a:	4b2d      	ldr	r3, [pc, #180]	@ (80051d0 <HAL_RCC_ClockConfig+0x1c8>)
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	f003 020c 	and.w	r2, r3, #12
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	009b      	lsls	r3, r3, #2
 8005128:	429a      	cmp	r2, r3
 800512a:	d1eb      	bne.n	8005104 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800512c:	4b27      	ldr	r3, [pc, #156]	@ (80051cc <HAL_RCC_ClockConfig+0x1c4>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f003 030f 	and.w	r3, r3, #15
 8005134:	683a      	ldr	r2, [r7, #0]
 8005136:	429a      	cmp	r2, r3
 8005138:	d210      	bcs.n	800515c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800513a:	4b24      	ldr	r3, [pc, #144]	@ (80051cc <HAL_RCC_ClockConfig+0x1c4>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f023 020f 	bic.w	r2, r3, #15
 8005142:	4922      	ldr	r1, [pc, #136]	@ (80051cc <HAL_RCC_ClockConfig+0x1c4>)
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	4313      	orrs	r3, r2
 8005148:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800514a:	4b20      	ldr	r3, [pc, #128]	@ (80051cc <HAL_RCC_ClockConfig+0x1c4>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 030f 	and.w	r3, r3, #15
 8005152:	683a      	ldr	r2, [r7, #0]
 8005154:	429a      	cmp	r2, r3
 8005156:	d001      	beq.n	800515c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005158:	2301      	movs	r3, #1
 800515a:	e032      	b.n	80051c2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f003 0304 	and.w	r3, r3, #4
 8005164:	2b00      	cmp	r3, #0
 8005166:	d008      	beq.n	800517a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005168:	4b19      	ldr	r3, [pc, #100]	@ (80051d0 <HAL_RCC_ClockConfig+0x1c8>)
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	68db      	ldr	r3, [r3, #12]
 8005174:	4916      	ldr	r1, [pc, #88]	@ (80051d0 <HAL_RCC_ClockConfig+0x1c8>)
 8005176:	4313      	orrs	r3, r2
 8005178:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f003 0308 	and.w	r3, r3, #8
 8005182:	2b00      	cmp	r3, #0
 8005184:	d009      	beq.n	800519a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005186:	4b12      	ldr	r3, [pc, #72]	@ (80051d0 <HAL_RCC_ClockConfig+0x1c8>)
 8005188:	689b      	ldr	r3, [r3, #8]
 800518a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	691b      	ldr	r3, [r3, #16]
 8005192:	00db      	lsls	r3, r3, #3
 8005194:	490e      	ldr	r1, [pc, #56]	@ (80051d0 <HAL_RCC_ClockConfig+0x1c8>)
 8005196:	4313      	orrs	r3, r2
 8005198:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800519a:	f000 f821 	bl	80051e0 <HAL_RCC_GetSysClockFreq>
 800519e:	4602      	mov	r2, r0
 80051a0:	4b0b      	ldr	r3, [pc, #44]	@ (80051d0 <HAL_RCC_ClockConfig+0x1c8>)
 80051a2:	689b      	ldr	r3, [r3, #8]
 80051a4:	091b      	lsrs	r3, r3, #4
 80051a6:	f003 030f 	and.w	r3, r3, #15
 80051aa:	490a      	ldr	r1, [pc, #40]	@ (80051d4 <HAL_RCC_ClockConfig+0x1cc>)
 80051ac:	5ccb      	ldrb	r3, [r1, r3]
 80051ae:	fa22 f303 	lsr.w	r3, r2, r3
 80051b2:	4a09      	ldr	r2, [pc, #36]	@ (80051d8 <HAL_RCC_ClockConfig+0x1d0>)
 80051b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80051b6:	4b09      	ldr	r3, [pc, #36]	@ (80051dc <HAL_RCC_ClockConfig+0x1d4>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4618      	mov	r0, r3
 80051bc:	f7fc fc20 	bl	8001a00 <HAL_InitTick>

  return HAL_OK;
 80051c0:	2300      	movs	r3, #0
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3710      	adds	r7, #16
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}
 80051ca:	bf00      	nop
 80051cc:	40023c00 	.word	0x40023c00
 80051d0:	40023800 	.word	0x40023800
 80051d4:	08018884 	.word	0x08018884
 80051d8:	20000000 	.word	0x20000000
 80051dc:	20000004 	.word	0x20000004

080051e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80051e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80051e4:	b094      	sub	sp, #80	@ 0x50
 80051e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80051e8:	2300      	movs	r3, #0
 80051ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80051ec:	2300      	movs	r3, #0
 80051ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80051f0:	2300      	movs	r3, #0
 80051f2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80051f4:	2300      	movs	r3, #0
 80051f6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80051f8:	4b79      	ldr	r3, [pc, #484]	@ (80053e0 <HAL_RCC_GetSysClockFreq+0x200>)
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	f003 030c 	and.w	r3, r3, #12
 8005200:	2b08      	cmp	r3, #8
 8005202:	d00d      	beq.n	8005220 <HAL_RCC_GetSysClockFreq+0x40>
 8005204:	2b08      	cmp	r3, #8
 8005206:	f200 80e1 	bhi.w	80053cc <HAL_RCC_GetSysClockFreq+0x1ec>
 800520a:	2b00      	cmp	r3, #0
 800520c:	d002      	beq.n	8005214 <HAL_RCC_GetSysClockFreq+0x34>
 800520e:	2b04      	cmp	r3, #4
 8005210:	d003      	beq.n	800521a <HAL_RCC_GetSysClockFreq+0x3a>
 8005212:	e0db      	b.n	80053cc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005214:	4b73      	ldr	r3, [pc, #460]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x204>)
 8005216:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005218:	e0db      	b.n	80053d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800521a:	4b73      	ldr	r3, [pc, #460]	@ (80053e8 <HAL_RCC_GetSysClockFreq+0x208>)
 800521c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800521e:	e0d8      	b.n	80053d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005220:	4b6f      	ldr	r3, [pc, #444]	@ (80053e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005228:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800522a:	4b6d      	ldr	r3, [pc, #436]	@ (80053e0 <HAL_RCC_GetSysClockFreq+0x200>)
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005232:	2b00      	cmp	r3, #0
 8005234:	d063      	beq.n	80052fe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005236:	4b6a      	ldr	r3, [pc, #424]	@ (80053e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	099b      	lsrs	r3, r3, #6
 800523c:	2200      	movs	r2, #0
 800523e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005240:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005244:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005248:	633b      	str	r3, [r7, #48]	@ 0x30
 800524a:	2300      	movs	r3, #0
 800524c:	637b      	str	r3, [r7, #52]	@ 0x34
 800524e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005252:	4622      	mov	r2, r4
 8005254:	462b      	mov	r3, r5
 8005256:	f04f 0000 	mov.w	r0, #0
 800525a:	f04f 0100 	mov.w	r1, #0
 800525e:	0159      	lsls	r1, r3, #5
 8005260:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005264:	0150      	lsls	r0, r2, #5
 8005266:	4602      	mov	r2, r0
 8005268:	460b      	mov	r3, r1
 800526a:	4621      	mov	r1, r4
 800526c:	1a51      	subs	r1, r2, r1
 800526e:	6139      	str	r1, [r7, #16]
 8005270:	4629      	mov	r1, r5
 8005272:	eb63 0301 	sbc.w	r3, r3, r1
 8005276:	617b      	str	r3, [r7, #20]
 8005278:	f04f 0200 	mov.w	r2, #0
 800527c:	f04f 0300 	mov.w	r3, #0
 8005280:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005284:	4659      	mov	r1, fp
 8005286:	018b      	lsls	r3, r1, #6
 8005288:	4651      	mov	r1, sl
 800528a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800528e:	4651      	mov	r1, sl
 8005290:	018a      	lsls	r2, r1, #6
 8005292:	4651      	mov	r1, sl
 8005294:	ebb2 0801 	subs.w	r8, r2, r1
 8005298:	4659      	mov	r1, fp
 800529a:	eb63 0901 	sbc.w	r9, r3, r1
 800529e:	f04f 0200 	mov.w	r2, #0
 80052a2:	f04f 0300 	mov.w	r3, #0
 80052a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80052aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80052ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80052b2:	4690      	mov	r8, r2
 80052b4:	4699      	mov	r9, r3
 80052b6:	4623      	mov	r3, r4
 80052b8:	eb18 0303 	adds.w	r3, r8, r3
 80052bc:	60bb      	str	r3, [r7, #8]
 80052be:	462b      	mov	r3, r5
 80052c0:	eb49 0303 	adc.w	r3, r9, r3
 80052c4:	60fb      	str	r3, [r7, #12]
 80052c6:	f04f 0200 	mov.w	r2, #0
 80052ca:	f04f 0300 	mov.w	r3, #0
 80052ce:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80052d2:	4629      	mov	r1, r5
 80052d4:	024b      	lsls	r3, r1, #9
 80052d6:	4621      	mov	r1, r4
 80052d8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80052dc:	4621      	mov	r1, r4
 80052de:	024a      	lsls	r2, r1, #9
 80052e0:	4610      	mov	r0, r2
 80052e2:	4619      	mov	r1, r3
 80052e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80052e6:	2200      	movs	r2, #0
 80052e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80052ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80052ec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80052f0:	f7fb f80e 	bl	8000310 <__aeabi_uldivmod>
 80052f4:	4602      	mov	r2, r0
 80052f6:	460b      	mov	r3, r1
 80052f8:	4613      	mov	r3, r2
 80052fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052fc:	e058      	b.n	80053b0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052fe:	4b38      	ldr	r3, [pc, #224]	@ (80053e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	099b      	lsrs	r3, r3, #6
 8005304:	2200      	movs	r2, #0
 8005306:	4618      	mov	r0, r3
 8005308:	4611      	mov	r1, r2
 800530a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800530e:	623b      	str	r3, [r7, #32]
 8005310:	2300      	movs	r3, #0
 8005312:	627b      	str	r3, [r7, #36]	@ 0x24
 8005314:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005318:	4642      	mov	r2, r8
 800531a:	464b      	mov	r3, r9
 800531c:	f04f 0000 	mov.w	r0, #0
 8005320:	f04f 0100 	mov.w	r1, #0
 8005324:	0159      	lsls	r1, r3, #5
 8005326:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800532a:	0150      	lsls	r0, r2, #5
 800532c:	4602      	mov	r2, r0
 800532e:	460b      	mov	r3, r1
 8005330:	4641      	mov	r1, r8
 8005332:	ebb2 0a01 	subs.w	sl, r2, r1
 8005336:	4649      	mov	r1, r9
 8005338:	eb63 0b01 	sbc.w	fp, r3, r1
 800533c:	f04f 0200 	mov.w	r2, #0
 8005340:	f04f 0300 	mov.w	r3, #0
 8005344:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005348:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800534c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005350:	ebb2 040a 	subs.w	r4, r2, sl
 8005354:	eb63 050b 	sbc.w	r5, r3, fp
 8005358:	f04f 0200 	mov.w	r2, #0
 800535c:	f04f 0300 	mov.w	r3, #0
 8005360:	00eb      	lsls	r3, r5, #3
 8005362:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005366:	00e2      	lsls	r2, r4, #3
 8005368:	4614      	mov	r4, r2
 800536a:	461d      	mov	r5, r3
 800536c:	4643      	mov	r3, r8
 800536e:	18e3      	adds	r3, r4, r3
 8005370:	603b      	str	r3, [r7, #0]
 8005372:	464b      	mov	r3, r9
 8005374:	eb45 0303 	adc.w	r3, r5, r3
 8005378:	607b      	str	r3, [r7, #4]
 800537a:	f04f 0200 	mov.w	r2, #0
 800537e:	f04f 0300 	mov.w	r3, #0
 8005382:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005386:	4629      	mov	r1, r5
 8005388:	028b      	lsls	r3, r1, #10
 800538a:	4621      	mov	r1, r4
 800538c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005390:	4621      	mov	r1, r4
 8005392:	028a      	lsls	r2, r1, #10
 8005394:	4610      	mov	r0, r2
 8005396:	4619      	mov	r1, r3
 8005398:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800539a:	2200      	movs	r2, #0
 800539c:	61bb      	str	r3, [r7, #24]
 800539e:	61fa      	str	r2, [r7, #28]
 80053a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80053a4:	f7fa ffb4 	bl	8000310 <__aeabi_uldivmod>
 80053a8:	4602      	mov	r2, r0
 80053aa:	460b      	mov	r3, r1
 80053ac:	4613      	mov	r3, r2
 80053ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80053b0:	4b0b      	ldr	r3, [pc, #44]	@ (80053e0 <HAL_RCC_GetSysClockFreq+0x200>)
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	0c1b      	lsrs	r3, r3, #16
 80053b6:	f003 0303 	and.w	r3, r3, #3
 80053ba:	3301      	adds	r3, #1
 80053bc:	005b      	lsls	r3, r3, #1
 80053be:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80053c0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80053c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80053c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80053c8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80053ca:	e002      	b.n	80053d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80053cc:	4b05      	ldr	r3, [pc, #20]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x204>)
 80053ce:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80053d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80053d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	3750      	adds	r7, #80	@ 0x50
 80053d8:	46bd      	mov	sp, r7
 80053da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053de:	bf00      	nop
 80053e0:	40023800 	.word	0x40023800
 80053e4:	00f42400 	.word	0x00f42400
 80053e8:	007a1200 	.word	0x007a1200

080053ec <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053ec:	b480      	push	{r7}
 80053ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80053f0:	4b03      	ldr	r3, [pc, #12]	@ (8005400 <HAL_RCC_GetHCLKFreq+0x14>)
 80053f2:	681b      	ldr	r3, [r3, #0]
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	46bd      	mov	sp, r7
 80053f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fc:	4770      	bx	lr
 80053fe:	bf00      	nop
 8005400:	20000000 	.word	0x20000000

08005404 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005408:	f7ff fff0 	bl	80053ec <HAL_RCC_GetHCLKFreq>
 800540c:	4602      	mov	r2, r0
 800540e:	4b05      	ldr	r3, [pc, #20]	@ (8005424 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	0a9b      	lsrs	r3, r3, #10
 8005414:	f003 0307 	and.w	r3, r3, #7
 8005418:	4903      	ldr	r1, [pc, #12]	@ (8005428 <HAL_RCC_GetPCLK1Freq+0x24>)
 800541a:	5ccb      	ldrb	r3, [r1, r3]
 800541c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005420:	4618      	mov	r0, r3
 8005422:	bd80      	pop	{r7, pc}
 8005424:	40023800 	.word	0x40023800
 8005428:	08018894 	.word	0x08018894

0800542c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005430:	f7ff ffdc 	bl	80053ec <HAL_RCC_GetHCLKFreq>
 8005434:	4602      	mov	r2, r0
 8005436:	4b05      	ldr	r3, [pc, #20]	@ (800544c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005438:	689b      	ldr	r3, [r3, #8]
 800543a:	0b5b      	lsrs	r3, r3, #13
 800543c:	f003 0307 	and.w	r3, r3, #7
 8005440:	4903      	ldr	r1, [pc, #12]	@ (8005450 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005442:	5ccb      	ldrb	r3, [r1, r3]
 8005444:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005448:	4618      	mov	r0, r3
 800544a:	bd80      	pop	{r7, pc}
 800544c:	40023800 	.word	0x40023800
 8005450:	08018894 	.word	0x08018894

08005454 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005454:	b480      	push	{r7}
 8005456:	b083      	sub	sp, #12
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
 800545c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	220f      	movs	r2, #15
 8005462:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005464:	4b12      	ldr	r3, [pc, #72]	@ (80054b0 <HAL_RCC_GetClockConfig+0x5c>)
 8005466:	689b      	ldr	r3, [r3, #8]
 8005468:	f003 0203 	and.w	r2, r3, #3
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005470:	4b0f      	ldr	r3, [pc, #60]	@ (80054b0 <HAL_RCC_GetClockConfig+0x5c>)
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800547c:	4b0c      	ldr	r3, [pc, #48]	@ (80054b0 <HAL_RCC_GetClockConfig+0x5c>)
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8005488:	4b09      	ldr	r3, [pc, #36]	@ (80054b0 <HAL_RCC_GetClockConfig+0x5c>)
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	08db      	lsrs	r3, r3, #3
 800548e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005496:	4b07      	ldr	r3, [pc, #28]	@ (80054b4 <HAL_RCC_GetClockConfig+0x60>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f003 020f 	and.w	r2, r3, #15
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	601a      	str	r2, [r3, #0]
}
 80054a2:	bf00      	nop
 80054a4:	370c      	adds	r7, #12
 80054a6:	46bd      	mov	sp, r7
 80054a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ac:	4770      	bx	lr
 80054ae:	bf00      	nop
 80054b0:	40023800 	.word	0x40023800
 80054b4:	40023c00 	.word	0x40023c00

080054b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b088      	sub	sp, #32
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80054c0:	2300      	movs	r3, #0
 80054c2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80054c4:	2300      	movs	r3, #0
 80054c6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80054c8:	2300      	movs	r3, #0
 80054ca:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80054cc:	2300      	movs	r3, #0
 80054ce:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80054d0:	2300      	movs	r3, #0
 80054d2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f003 0301 	and.w	r3, r3, #1
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d012      	beq.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80054e0:	4b69      	ldr	r3, [pc, #420]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054e2:	689b      	ldr	r3, [r3, #8]
 80054e4:	4a68      	ldr	r2, [pc, #416]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054e6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80054ea:	6093      	str	r3, [r2, #8]
 80054ec:	4b66      	ldr	r3, [pc, #408]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054ee:	689a      	ldr	r2, [r3, #8]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054f4:	4964      	ldr	r1, [pc, #400]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054f6:	4313      	orrs	r3, r2
 80054f8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d101      	bne.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8005502:	2301      	movs	r3, #1
 8005504:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800550e:	2b00      	cmp	r3, #0
 8005510:	d017      	beq.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005512:	4b5d      	ldr	r3, [pc, #372]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005514:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005518:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005520:	4959      	ldr	r1, [pc, #356]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005522:	4313      	orrs	r3, r2
 8005524:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800552c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005530:	d101      	bne.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8005532:	2301      	movs	r3, #1
 8005534:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800553a:	2b00      	cmp	r3, #0
 800553c:	d101      	bne.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800553e:	2301      	movs	r3, #1
 8005540:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800554a:	2b00      	cmp	r3, #0
 800554c:	d017      	beq.n	800557e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800554e:	4b4e      	ldr	r3, [pc, #312]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005550:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005554:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800555c:	494a      	ldr	r1, [pc, #296]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800555e:	4313      	orrs	r3, r2
 8005560:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005568:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800556c:	d101      	bne.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800556e:	2301      	movs	r3, #1
 8005570:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005576:	2b00      	cmp	r3, #0
 8005578:	d101      	bne.n	800557e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800557a:	2301      	movs	r3, #1
 800557c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005586:	2b00      	cmp	r3, #0
 8005588:	d001      	beq.n	800558e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800558a:	2301      	movs	r3, #1
 800558c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f003 0320 	and.w	r3, r3, #32
 8005596:	2b00      	cmp	r3, #0
 8005598:	f000 808b 	beq.w	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800559c:	4b3a      	ldr	r3, [pc, #232]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800559e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055a0:	4a39      	ldr	r2, [pc, #228]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80055a8:	4b37      	ldr	r3, [pc, #220]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055b0:	60bb      	str	r3, [r7, #8]
 80055b2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80055b4:	4b35      	ldr	r3, [pc, #212]	@ (800568c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4a34      	ldr	r2, [pc, #208]	@ (800568c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80055ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055c0:	f7fc fed8 	bl	8002374 <HAL_GetTick>
 80055c4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80055c6:	e008      	b.n	80055da <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055c8:	f7fc fed4 	bl	8002374 <HAL_GetTick>
 80055cc:	4602      	mov	r2, r0
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	1ad3      	subs	r3, r2, r3
 80055d2:	2b64      	cmp	r3, #100	@ 0x64
 80055d4:	d901      	bls.n	80055da <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80055d6:	2303      	movs	r3, #3
 80055d8:	e38f      	b.n	8005cfa <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80055da:	4b2c      	ldr	r3, [pc, #176]	@ (800568c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d0f0      	beq.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80055e6:	4b28      	ldr	r3, [pc, #160]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055ee:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80055f0:	693b      	ldr	r3, [r7, #16]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d035      	beq.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055fe:	693a      	ldr	r2, [r7, #16]
 8005600:	429a      	cmp	r2, r3
 8005602:	d02e      	beq.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005604:	4b20      	ldr	r3, [pc, #128]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005606:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005608:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800560c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800560e:	4b1e      	ldr	r3, [pc, #120]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005610:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005612:	4a1d      	ldr	r2, [pc, #116]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005614:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005618:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800561a:	4b1b      	ldr	r3, [pc, #108]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800561c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800561e:	4a1a      	ldr	r2, [pc, #104]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005620:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005624:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005626:	4a18      	ldr	r2, [pc, #96]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800562c:	4b16      	ldr	r3, [pc, #88]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800562e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005630:	f003 0301 	and.w	r3, r3, #1
 8005634:	2b01      	cmp	r3, #1
 8005636:	d114      	bne.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005638:	f7fc fe9c 	bl	8002374 <HAL_GetTick>
 800563c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800563e:	e00a      	b.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005640:	f7fc fe98 	bl	8002374 <HAL_GetTick>
 8005644:	4602      	mov	r2, r0
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	1ad3      	subs	r3, r2, r3
 800564a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800564e:	4293      	cmp	r3, r2
 8005650:	d901      	bls.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005652:	2303      	movs	r3, #3
 8005654:	e351      	b.n	8005cfa <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005656:	4b0c      	ldr	r3, [pc, #48]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005658:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800565a:	f003 0302 	and.w	r3, r3, #2
 800565e:	2b00      	cmp	r3, #0
 8005660:	d0ee      	beq.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005666:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800566a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800566e:	d111      	bne.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005670:	4b05      	ldr	r3, [pc, #20]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800567c:	4b04      	ldr	r3, [pc, #16]	@ (8005690 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800567e:	400b      	ands	r3, r1
 8005680:	4901      	ldr	r1, [pc, #4]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005682:	4313      	orrs	r3, r2
 8005684:	608b      	str	r3, [r1, #8]
 8005686:	e00b      	b.n	80056a0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005688:	40023800 	.word	0x40023800
 800568c:	40007000 	.word	0x40007000
 8005690:	0ffffcff 	.word	0x0ffffcff
 8005694:	4bac      	ldr	r3, [pc, #688]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005696:	689b      	ldr	r3, [r3, #8]
 8005698:	4aab      	ldr	r2, [pc, #684]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800569a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800569e:	6093      	str	r3, [r2, #8]
 80056a0:	4ba9      	ldr	r3, [pc, #676]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056a2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056ac:	49a6      	ldr	r1, [pc, #664]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056ae:	4313      	orrs	r3, r2
 80056b0:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f003 0310 	and.w	r3, r3, #16
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d010      	beq.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80056be:	4ba2      	ldr	r3, [pc, #648]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80056c4:	4aa0      	ldr	r2, [pc, #640]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80056ca:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80056ce:	4b9e      	ldr	r3, [pc, #632]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056d0:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056d8:	499b      	ldr	r1, [pc, #620]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056da:	4313      	orrs	r3, r2
 80056dc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d00a      	beq.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80056ec:	4b96      	ldr	r3, [pc, #600]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056f2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80056fa:	4993      	ldr	r1, [pc, #588]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056fc:	4313      	orrs	r3, r2
 80056fe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800570a:	2b00      	cmp	r3, #0
 800570c:	d00a      	beq.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800570e:	4b8e      	ldr	r3, [pc, #568]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005710:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005714:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800571c:	498a      	ldr	r1, [pc, #552]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800571e:	4313      	orrs	r3, r2
 8005720:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800572c:	2b00      	cmp	r3, #0
 800572e:	d00a      	beq.n	8005746 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005730:	4b85      	ldr	r3, [pc, #532]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005732:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005736:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800573e:	4982      	ldr	r1, [pc, #520]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005740:	4313      	orrs	r3, r2
 8005742:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800574e:	2b00      	cmp	r3, #0
 8005750:	d00a      	beq.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005752:	4b7d      	ldr	r3, [pc, #500]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005754:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005758:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005760:	4979      	ldr	r1, [pc, #484]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005762:	4313      	orrs	r3, r2
 8005764:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005770:	2b00      	cmp	r3, #0
 8005772:	d00a      	beq.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005774:	4b74      	ldr	r3, [pc, #464]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005776:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800577a:	f023 0203 	bic.w	r2, r3, #3
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005782:	4971      	ldr	r1, [pc, #452]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005784:	4313      	orrs	r3, r2
 8005786:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005792:	2b00      	cmp	r3, #0
 8005794:	d00a      	beq.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005796:	4b6c      	ldr	r3, [pc, #432]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005798:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800579c:	f023 020c 	bic.w	r2, r3, #12
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057a4:	4968      	ldr	r1, [pc, #416]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057a6:	4313      	orrs	r3, r2
 80057a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d00a      	beq.n	80057ce <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80057b8:	4b63      	ldr	r3, [pc, #396]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057be:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057c6:	4960      	ldr	r1, [pc, #384]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057c8:	4313      	orrs	r3, r2
 80057ca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d00a      	beq.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80057da:	4b5b      	ldr	r3, [pc, #364]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057e0:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057e8:	4957      	ldr	r1, [pc, #348]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057ea:	4313      	orrs	r3, r2
 80057ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d00a      	beq.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80057fc:	4b52      	ldr	r3, [pc, #328]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005802:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800580a:	494f      	ldr	r1, [pc, #316]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800580c:	4313      	orrs	r3, r2
 800580e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800581a:	2b00      	cmp	r3, #0
 800581c:	d00a      	beq.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800581e:	4b4a      	ldr	r3, [pc, #296]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005820:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005824:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800582c:	4946      	ldr	r1, [pc, #280]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800582e:	4313      	orrs	r3, r2
 8005830:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800583c:	2b00      	cmp	r3, #0
 800583e:	d00a      	beq.n	8005856 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005840:	4b41      	ldr	r3, [pc, #260]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005842:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005846:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800584e:	493e      	ldr	r1, [pc, #248]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005850:	4313      	orrs	r3, r2
 8005852:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800585e:	2b00      	cmp	r3, #0
 8005860:	d00a      	beq.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005862:	4b39      	ldr	r3, [pc, #228]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005864:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005868:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005870:	4935      	ldr	r1, [pc, #212]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005872:	4313      	orrs	r3, r2
 8005874:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005880:	2b00      	cmp	r3, #0
 8005882:	d00a      	beq.n	800589a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005884:	4b30      	ldr	r3, [pc, #192]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800588a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005892:	492d      	ldr	r1, [pc, #180]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005894:	4313      	orrs	r3, r2
 8005896:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d011      	beq.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80058a6:	4b28      	ldr	r3, [pc, #160]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058ac:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80058b4:	4924      	ldr	r1, [pc, #144]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058b6:	4313      	orrs	r3, r2
 80058b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80058c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80058c4:	d101      	bne.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80058c6:	2301      	movs	r3, #1
 80058c8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f003 0308 	and.w	r3, r3, #8
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d001      	beq.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80058d6:	2301      	movs	r3, #1
 80058d8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d00a      	beq.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80058e6:	4b18      	ldr	r3, [pc, #96]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058ec:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058f4:	4914      	ldr	r1, [pc, #80]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058f6:	4313      	orrs	r3, r2
 80058f8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005904:	2b00      	cmp	r3, #0
 8005906:	d00b      	beq.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005908:	4b0f      	ldr	r3, [pc, #60]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800590a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800590e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005918:	490b      	ldr	r1, [pc, #44]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800591a:	4313      	orrs	r3, r2
 800591c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005928:	2b00      	cmp	r3, #0
 800592a:	d00f      	beq.n	800594c <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800592c:	4b06      	ldr	r3, [pc, #24]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800592e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005932:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800593c:	4902      	ldr	r1, [pc, #8]	@ (8005948 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800593e:	4313      	orrs	r3, r2
 8005940:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005944:	e002      	b.n	800594c <HAL_RCCEx_PeriphCLKConfig+0x494>
 8005946:	bf00      	nop
 8005948:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005954:	2b00      	cmp	r3, #0
 8005956:	d00b      	beq.n	8005970 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005958:	4b8a      	ldr	r3, [pc, #552]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800595a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800595e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005968:	4986      	ldr	r1, [pc, #536]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800596a:	4313      	orrs	r3, r2
 800596c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005978:	2b00      	cmp	r3, #0
 800597a:	d00b      	beq.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800597c:	4b81      	ldr	r3, [pc, #516]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800597e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005982:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800598c:	497d      	ldr	r1, [pc, #500]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800598e:	4313      	orrs	r3, r2
 8005990:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005994:	69fb      	ldr	r3, [r7, #28]
 8005996:	2b01      	cmp	r3, #1
 8005998:	d006      	beq.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	f000 80d6 	beq.w	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80059a8:	4b76      	ldr	r3, [pc, #472]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4a75      	ldr	r2, [pc, #468]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80059b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059b4:	f7fc fcde 	bl	8002374 <HAL_GetTick>
 80059b8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80059ba:	e008      	b.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80059bc:	f7fc fcda 	bl	8002374 <HAL_GetTick>
 80059c0:	4602      	mov	r2, r0
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	1ad3      	subs	r3, r2, r3
 80059c6:	2b64      	cmp	r3, #100	@ 0x64
 80059c8:	d901      	bls.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80059ca:	2303      	movs	r3, #3
 80059cc:	e195      	b.n	8005cfa <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80059ce:	4b6d      	ldr	r3, [pc, #436]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d1f0      	bne.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f003 0301 	and.w	r3, r3, #1
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d021      	beq.n	8005a2a <HAL_RCCEx_PeriphCLKConfig+0x572>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d11d      	bne.n	8005a2a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80059ee:	4b65      	ldr	r3, [pc, #404]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80059f4:	0c1b      	lsrs	r3, r3, #16
 80059f6:	f003 0303 	and.w	r3, r3, #3
 80059fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80059fc:	4b61      	ldr	r3, [pc, #388]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a02:	0e1b      	lsrs	r3, r3, #24
 8005a04:	f003 030f 	and.w	r3, r3, #15
 8005a08:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	019a      	lsls	r2, r3, #6
 8005a10:	693b      	ldr	r3, [r7, #16]
 8005a12:	041b      	lsls	r3, r3, #16
 8005a14:	431a      	orrs	r2, r3
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	061b      	lsls	r3, r3, #24
 8005a1a:	431a      	orrs	r2, r3
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	071b      	lsls	r3, r3, #28
 8005a22:	4958      	ldr	r1, [pc, #352]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a24:	4313      	orrs	r3, r2
 8005a26:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d004      	beq.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a3e:	d00a      	beq.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d02e      	beq.n	8005aaa <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a50:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a54:	d129      	bne.n	8005aaa <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005a56:	4b4b      	ldr	r3, [pc, #300]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a5c:	0c1b      	lsrs	r3, r3, #16
 8005a5e:	f003 0303 	and.w	r3, r3, #3
 8005a62:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005a64:	4b47      	ldr	r3, [pc, #284]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a6a:	0f1b      	lsrs	r3, r3, #28
 8005a6c:	f003 0307 	and.w	r3, r3, #7
 8005a70:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	019a      	lsls	r2, r3, #6
 8005a78:	693b      	ldr	r3, [r7, #16]
 8005a7a:	041b      	lsls	r3, r3, #16
 8005a7c:	431a      	orrs	r2, r3
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	68db      	ldr	r3, [r3, #12]
 8005a82:	061b      	lsls	r3, r3, #24
 8005a84:	431a      	orrs	r2, r3
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	071b      	lsls	r3, r3, #28
 8005a8a:	493e      	ldr	r1, [pc, #248]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005a92:	4b3c      	ldr	r3, [pc, #240]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a98:	f023 021f 	bic.w	r2, r3, #31
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aa0:	3b01      	subs	r3, #1
 8005aa2:	4938      	ldr	r1, [pc, #224]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d01d      	beq.n	8005af2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005ab6:	4b33      	ldr	r3, [pc, #204]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ab8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005abc:	0e1b      	lsrs	r3, r3, #24
 8005abe:	f003 030f 	and.w	r3, r3, #15
 8005ac2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005ac4:	4b2f      	ldr	r3, [pc, #188]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ac6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005aca:	0f1b      	lsrs	r3, r3, #28
 8005acc:	f003 0307 	and.w	r3, r3, #7
 8005ad0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	019a      	lsls	r2, r3, #6
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	691b      	ldr	r3, [r3, #16]
 8005adc:	041b      	lsls	r3, r3, #16
 8005ade:	431a      	orrs	r2, r3
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	061b      	lsls	r3, r3, #24
 8005ae4:	431a      	orrs	r2, r3
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	071b      	lsls	r3, r3, #28
 8005aea:	4926      	ldr	r1, [pc, #152]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005aec:	4313      	orrs	r3, r2
 8005aee:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d011      	beq.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	019a      	lsls	r2, r3, #6
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	691b      	ldr	r3, [r3, #16]
 8005b08:	041b      	lsls	r3, r3, #16
 8005b0a:	431a      	orrs	r2, r3
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	68db      	ldr	r3, [r3, #12]
 8005b10:	061b      	lsls	r3, r3, #24
 8005b12:	431a      	orrs	r2, r3
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	689b      	ldr	r3, [r3, #8]
 8005b18:	071b      	lsls	r3, r3, #28
 8005b1a:	491a      	ldr	r1, [pc, #104]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005b22:	4b18      	ldr	r3, [pc, #96]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4a17      	ldr	r2, [pc, #92]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b28:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005b2c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b2e:	f7fc fc21 	bl	8002374 <HAL_GetTick>
 8005b32:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005b34:	e008      	b.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005b36:	f7fc fc1d 	bl	8002374 <HAL_GetTick>
 8005b3a:	4602      	mov	r2, r0
 8005b3c:	697b      	ldr	r3, [r7, #20]
 8005b3e:	1ad3      	subs	r3, r2, r3
 8005b40:	2b64      	cmp	r3, #100	@ 0x64
 8005b42:	d901      	bls.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b44:	2303      	movs	r3, #3
 8005b46:	e0d8      	b.n	8005cfa <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005b48:	4b0e      	ldr	r3, [pc, #56]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d0f0      	beq.n	8005b36 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005b54:	69bb      	ldr	r3, [r7, #24]
 8005b56:	2b01      	cmp	r3, #1
 8005b58:	f040 80ce 	bne.w	8005cf8 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005b5c:	4b09      	ldr	r3, [pc, #36]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a08      	ldr	r2, [pc, #32]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b66:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b68:	f7fc fc04 	bl	8002374 <HAL_GetTick>
 8005b6c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005b6e:	e00b      	b.n	8005b88 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005b70:	f7fc fc00 	bl	8002374 <HAL_GetTick>
 8005b74:	4602      	mov	r2, r0
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	1ad3      	subs	r3, r2, r3
 8005b7a:	2b64      	cmp	r3, #100	@ 0x64
 8005b7c:	d904      	bls.n	8005b88 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b7e:	2303      	movs	r3, #3
 8005b80:	e0bb      	b.n	8005cfa <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005b82:	bf00      	nop
 8005b84:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005b88:	4b5e      	ldr	r3, [pc, #376]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005b90:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b94:	d0ec      	beq.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d003      	beq.n	8005baa <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d009      	beq.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d02e      	beq.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d12a      	bne.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005bbe:	4b51      	ldr	r3, [pc, #324]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005bc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bc4:	0c1b      	lsrs	r3, r3, #16
 8005bc6:	f003 0303 	and.w	r3, r3, #3
 8005bca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005bcc:	4b4d      	ldr	r3, [pc, #308]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bd2:	0f1b      	lsrs	r3, r3, #28
 8005bd4:	f003 0307 	and.w	r3, r3, #7
 8005bd8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	695b      	ldr	r3, [r3, #20]
 8005bde:	019a      	lsls	r2, r3, #6
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	041b      	lsls	r3, r3, #16
 8005be4:	431a      	orrs	r2, r3
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	699b      	ldr	r3, [r3, #24]
 8005bea:	061b      	lsls	r3, r3, #24
 8005bec:	431a      	orrs	r2, r3
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	071b      	lsls	r3, r3, #28
 8005bf2:	4944      	ldr	r1, [pc, #272]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005bfa:	4b42      	ldr	r3, [pc, #264]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005bfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005c00:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c08:	3b01      	subs	r3, #1
 8005c0a:	021b      	lsls	r3, r3, #8
 8005c0c:	493d      	ldr	r1, [pc, #244]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d022      	beq.n	8005c66 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005c24:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005c28:	d11d      	bne.n	8005c66 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005c2a:	4b36      	ldr	r3, [pc, #216]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c30:	0e1b      	lsrs	r3, r3, #24
 8005c32:	f003 030f 	and.w	r3, r3, #15
 8005c36:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005c38:	4b32      	ldr	r3, [pc, #200]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c3e:	0f1b      	lsrs	r3, r3, #28
 8005c40:	f003 0307 	and.w	r3, r3, #7
 8005c44:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	695b      	ldr	r3, [r3, #20]
 8005c4a:	019a      	lsls	r2, r3, #6
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6a1b      	ldr	r3, [r3, #32]
 8005c50:	041b      	lsls	r3, r3, #16
 8005c52:	431a      	orrs	r2, r3
 8005c54:	693b      	ldr	r3, [r7, #16]
 8005c56:	061b      	lsls	r3, r3, #24
 8005c58:	431a      	orrs	r2, r3
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	071b      	lsls	r3, r3, #28
 8005c5e:	4929      	ldr	r1, [pc, #164]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c60:	4313      	orrs	r3, r2
 8005c62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f003 0308 	and.w	r3, r3, #8
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d028      	beq.n	8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005c72:	4b24      	ldr	r3, [pc, #144]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c78:	0e1b      	lsrs	r3, r3, #24
 8005c7a:	f003 030f 	and.w	r3, r3, #15
 8005c7e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005c80:	4b20      	ldr	r3, [pc, #128]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c86:	0c1b      	lsrs	r3, r3, #16
 8005c88:	f003 0303 	and.w	r3, r3, #3
 8005c8c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	695b      	ldr	r3, [r3, #20]
 8005c92:	019a      	lsls	r2, r3, #6
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	041b      	lsls	r3, r3, #16
 8005c98:	431a      	orrs	r2, r3
 8005c9a:	693b      	ldr	r3, [r7, #16]
 8005c9c:	061b      	lsls	r3, r3, #24
 8005c9e:	431a      	orrs	r2, r3
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	69db      	ldr	r3, [r3, #28]
 8005ca4:	071b      	lsls	r3, r3, #28
 8005ca6:	4917      	ldr	r1, [pc, #92]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005cae:	4b15      	ldr	r3, [pc, #84]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005cb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005cb4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cbc:	4911      	ldr	r1, [pc, #68]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005cc4:	4b0f      	ldr	r3, [pc, #60]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a0e      	ldr	r2, [pc, #56]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005cca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005cce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cd0:	f7fc fb50 	bl	8002374 <HAL_GetTick>
 8005cd4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005cd6:	e008      	b.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005cd8:	f7fc fb4c 	bl	8002374 <HAL_GetTick>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	1ad3      	subs	r3, r2, r3
 8005ce2:	2b64      	cmp	r3, #100	@ 0x64
 8005ce4:	d901      	bls.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ce6:	2303      	movs	r3, #3
 8005ce8:	e007      	b.n	8005cfa <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005cea:	4b06      	ldr	r3, [pc, #24]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005cf2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005cf6:	d1ef      	bne.n	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005cf8:	2300      	movs	r3, #0
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	3720      	adds	r7, #32
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}
 8005d02:	bf00      	nop
 8005d04:	40023800 	.word	0x40023800

08005d08 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b082      	sub	sp, #8
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d101      	bne.n	8005d1a <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	e01c      	b.n	8005d54 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	795b      	ldrb	r3, [r3, #5]
 8005d1e:	b2db      	uxtb	r3, r3
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d105      	bne.n	8005d30 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2200      	movs	r2, #0
 8005d28:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	f7fb fd8a 	bl	8001844 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2202      	movs	r2, #2
 8005d34:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	681a      	ldr	r2, [r3, #0]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f042 0204 	orr.w	r2, r2, #4
 8005d44:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2201      	movs	r2, #1
 8005d4a:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8005d52:	2300      	movs	r3, #0
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3708      	adds	r7, #8
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}

08005d5c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b084      	sub	sp, #16
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d101      	bne.n	8005d6e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	e09d      	b.n	8005eaa <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d108      	bne.n	8005d88 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	685b      	ldr	r3, [r3, #4]
 8005d7a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d7e:	d009      	beq.n	8005d94 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2200      	movs	r2, #0
 8005d84:	61da      	str	r2, [r3, #28]
 8005d86:	e005      	b.n	8005d94 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2200      	movs	r2, #0
 8005d92:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2200      	movs	r2, #0
 8005d98:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005da0:	b2db      	uxtb	r3, r3
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d106      	bne.n	8005db4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2200      	movs	r2, #0
 8005daa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005dae:	6878      	ldr	r0, [r7, #4]
 8005db0:	f7fb fdba 	bl	8001928 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2202      	movs	r2, #2
 8005db8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	681a      	ldr	r2, [r3, #0]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005dca:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	68db      	ldr	r3, [r3, #12]
 8005dd0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005dd4:	d902      	bls.n	8005ddc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	60fb      	str	r3, [r7, #12]
 8005dda:	e002      	b.n	8005de2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005ddc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005de0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	68db      	ldr	r3, [r3, #12]
 8005de6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005dea:	d007      	beq.n	8005dfc <HAL_SPI_Init+0xa0>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	68db      	ldr	r3, [r3, #12]
 8005df0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005df4:	d002      	beq.n	8005dfc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	689b      	ldr	r3, [r3, #8]
 8005e08:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005e0c:	431a      	orrs	r2, r3
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	691b      	ldr	r3, [r3, #16]
 8005e12:	f003 0302 	and.w	r3, r3, #2
 8005e16:	431a      	orrs	r2, r3
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	695b      	ldr	r3, [r3, #20]
 8005e1c:	f003 0301 	and.w	r3, r3, #1
 8005e20:	431a      	orrs	r2, r3
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	699b      	ldr	r3, [r3, #24]
 8005e26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005e2a:	431a      	orrs	r2, r3
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	69db      	ldr	r3, [r3, #28]
 8005e30:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005e34:	431a      	orrs	r2, r3
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6a1b      	ldr	r3, [r3, #32]
 8005e3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e3e:	ea42 0103 	orr.w	r1, r2, r3
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e46:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	430a      	orrs	r2, r1
 8005e50:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	699b      	ldr	r3, [r3, #24]
 8005e56:	0c1b      	lsrs	r3, r3, #16
 8005e58:	f003 0204 	and.w	r2, r3, #4
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e60:	f003 0310 	and.w	r3, r3, #16
 8005e64:	431a      	orrs	r2, r3
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e6a:	f003 0308 	and.w	r3, r3, #8
 8005e6e:	431a      	orrs	r2, r3
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	68db      	ldr	r3, [r3, #12]
 8005e74:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005e78:	ea42 0103 	orr.w	r1, r2, r3
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	430a      	orrs	r2, r1
 8005e88:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	69da      	ldr	r2, [r3, #28]
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005e98:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005ea8:	2300      	movs	r3, #0
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	3710      	adds	r7, #16
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}

08005eb2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005eb2:	b580      	push	{r7, lr}
 8005eb4:	b088      	sub	sp, #32
 8005eb6:	af00      	add	r7, sp, #0
 8005eb8:	60f8      	str	r0, [r7, #12]
 8005eba:	60b9      	str	r1, [r7, #8]
 8005ebc:	603b      	str	r3, [r7, #0]
 8005ebe:	4613      	mov	r3, r2
 8005ec0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005ec2:	f7fc fa57 	bl	8002374 <HAL_GetTick>
 8005ec6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005ec8:	88fb      	ldrh	r3, [r7, #6]
 8005eca:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005ed2:	b2db      	uxtb	r3, r3
 8005ed4:	2b01      	cmp	r3, #1
 8005ed6:	d001      	beq.n	8005edc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005ed8:	2302      	movs	r3, #2
 8005eda:	e15c      	b.n	8006196 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d002      	beq.n	8005ee8 <HAL_SPI_Transmit+0x36>
 8005ee2:	88fb      	ldrh	r3, [r7, #6]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d101      	bne.n	8005eec <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005ee8:	2301      	movs	r3, #1
 8005eea:	e154      	b.n	8006196 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005ef2:	2b01      	cmp	r3, #1
 8005ef4:	d101      	bne.n	8005efa <HAL_SPI_Transmit+0x48>
 8005ef6:	2302      	movs	r3, #2
 8005ef8:	e14d      	b.n	8006196 <HAL_SPI_Transmit+0x2e4>
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	2201      	movs	r2, #1
 8005efe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	2203      	movs	r2, #3
 8005f06:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	68ba      	ldr	r2, [r7, #8]
 8005f14:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	88fa      	ldrh	r2, [r7, #6]
 8005f1a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	88fa      	ldrh	r2, [r7, #6]
 8005f20:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	2200      	movs	r2, #0
 8005f26:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	2200      	movs	r2, #0
 8005f34:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2200      	movs	r2, #0
 8005f42:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	689b      	ldr	r3, [r3, #8]
 8005f48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f4c:	d10f      	bne.n	8005f6e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	681a      	ldr	r2, [r3, #0]
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f5c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	681a      	ldr	r2, [r3, #0]
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005f6c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f78:	2b40      	cmp	r3, #64	@ 0x40
 8005f7a:	d007      	beq.n	8005f8c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005f8a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	68db      	ldr	r3, [r3, #12]
 8005f90:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005f94:	d952      	bls.n	800603c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d002      	beq.n	8005fa4 <HAL_SPI_Transmit+0xf2>
 8005f9e:	8b7b      	ldrh	r3, [r7, #26]
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	d145      	bne.n	8006030 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fa8:	881a      	ldrh	r2, [r3, #0]
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fb4:	1c9a      	adds	r2, r3, #2
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fbe:	b29b      	uxth	r3, r3
 8005fc0:	3b01      	subs	r3, #1
 8005fc2:	b29a      	uxth	r2, r3
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005fc8:	e032      	b.n	8006030 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	f003 0302 	and.w	r3, r3, #2
 8005fd4:	2b02      	cmp	r3, #2
 8005fd6:	d112      	bne.n	8005ffe <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fdc:	881a      	ldrh	r2, [r3, #0]
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fe8:	1c9a      	adds	r2, r3, #2
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ff2:	b29b      	uxth	r3, r3
 8005ff4:	3b01      	subs	r3, #1
 8005ff6:	b29a      	uxth	r2, r3
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005ffc:	e018      	b.n	8006030 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ffe:	f7fc f9b9 	bl	8002374 <HAL_GetTick>
 8006002:	4602      	mov	r2, r0
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	1ad3      	subs	r3, r2, r3
 8006008:	683a      	ldr	r2, [r7, #0]
 800600a:	429a      	cmp	r2, r3
 800600c:	d803      	bhi.n	8006016 <HAL_SPI_Transmit+0x164>
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006014:	d102      	bne.n	800601c <HAL_SPI_Transmit+0x16a>
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d109      	bne.n	8006030 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	2201      	movs	r2, #1
 8006020:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	2200      	movs	r2, #0
 8006028:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800602c:	2303      	movs	r3, #3
 800602e:	e0b2      	b.n	8006196 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006034:	b29b      	uxth	r3, r3
 8006036:	2b00      	cmp	r3, #0
 8006038:	d1c7      	bne.n	8005fca <HAL_SPI_Transmit+0x118>
 800603a:	e083      	b.n	8006144 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	685b      	ldr	r3, [r3, #4]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d002      	beq.n	800604a <HAL_SPI_Transmit+0x198>
 8006044:	8b7b      	ldrh	r3, [r7, #26]
 8006046:	2b01      	cmp	r3, #1
 8006048:	d177      	bne.n	800613a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800604e:	b29b      	uxth	r3, r3
 8006050:	2b01      	cmp	r3, #1
 8006052:	d912      	bls.n	800607a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006058:	881a      	ldrh	r2, [r3, #0]
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006064:	1c9a      	adds	r2, r3, #2
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800606e:	b29b      	uxth	r3, r3
 8006070:	3b02      	subs	r3, #2
 8006072:	b29a      	uxth	r2, r3
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006078:	e05f      	b.n	800613a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	330c      	adds	r3, #12
 8006084:	7812      	ldrb	r2, [r2, #0]
 8006086:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800608c:	1c5a      	adds	r2, r3, #1
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006096:	b29b      	uxth	r3, r3
 8006098:	3b01      	subs	r3, #1
 800609a:	b29a      	uxth	r2, r3
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80060a0:	e04b      	b.n	800613a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	689b      	ldr	r3, [r3, #8]
 80060a8:	f003 0302 	and.w	r3, r3, #2
 80060ac:	2b02      	cmp	r3, #2
 80060ae:	d12b      	bne.n	8006108 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060b4:	b29b      	uxth	r3, r3
 80060b6:	2b01      	cmp	r3, #1
 80060b8:	d912      	bls.n	80060e0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060be:	881a      	ldrh	r2, [r3, #0]
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060ca:	1c9a      	adds	r2, r3, #2
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060d4:	b29b      	uxth	r3, r3
 80060d6:	3b02      	subs	r3, #2
 80060d8:	b29a      	uxth	r2, r3
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80060de:	e02c      	b.n	800613a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	330c      	adds	r3, #12
 80060ea:	7812      	ldrb	r2, [r2, #0]
 80060ec:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060f2:	1c5a      	adds	r2, r3, #1
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060fc:	b29b      	uxth	r3, r3
 80060fe:	3b01      	subs	r3, #1
 8006100:	b29a      	uxth	r2, r3
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006106:	e018      	b.n	800613a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006108:	f7fc f934 	bl	8002374 <HAL_GetTick>
 800610c:	4602      	mov	r2, r0
 800610e:	69fb      	ldr	r3, [r7, #28]
 8006110:	1ad3      	subs	r3, r2, r3
 8006112:	683a      	ldr	r2, [r7, #0]
 8006114:	429a      	cmp	r2, r3
 8006116:	d803      	bhi.n	8006120 <HAL_SPI_Transmit+0x26e>
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800611e:	d102      	bne.n	8006126 <HAL_SPI_Transmit+0x274>
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d109      	bne.n	800613a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2201      	movs	r2, #1
 800612a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	2200      	movs	r2, #0
 8006132:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006136:	2303      	movs	r3, #3
 8006138:	e02d      	b.n	8006196 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800613e:	b29b      	uxth	r3, r3
 8006140:	2b00      	cmp	r3, #0
 8006142:	d1ae      	bne.n	80060a2 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006144:	69fa      	ldr	r2, [r7, #28]
 8006146:	6839      	ldr	r1, [r7, #0]
 8006148:	68f8      	ldr	r0, [r7, #12]
 800614a:	f000 f947 	bl	80063dc <SPI_EndRxTxTransaction>
 800614e:	4603      	mov	r3, r0
 8006150:	2b00      	cmp	r3, #0
 8006152:	d002      	beq.n	800615a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	2220      	movs	r2, #32
 8006158:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	689b      	ldr	r3, [r3, #8]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d10a      	bne.n	8006178 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006162:	2300      	movs	r3, #0
 8006164:	617b      	str	r3, [r7, #20]
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	68db      	ldr	r3, [r3, #12]
 800616c:	617b      	str	r3, [r7, #20]
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	689b      	ldr	r3, [r3, #8]
 8006174:	617b      	str	r3, [r7, #20]
 8006176:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2201      	movs	r2, #1
 800617c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2200      	movs	r2, #0
 8006184:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800618c:	2b00      	cmp	r3, #0
 800618e:	d001      	beq.n	8006194 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8006190:	2301      	movs	r3, #1
 8006192:	e000      	b.n	8006196 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8006194:	2300      	movs	r3, #0
  }
}
 8006196:	4618      	mov	r0, r3
 8006198:	3720      	adds	r7, #32
 800619a:	46bd      	mov	sp, r7
 800619c:	bd80      	pop	{r7, pc}
	...

080061a0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b088      	sub	sp, #32
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	60f8      	str	r0, [r7, #12]
 80061a8:	60b9      	str	r1, [r7, #8]
 80061aa:	603b      	str	r3, [r7, #0]
 80061ac:	4613      	mov	r3, r2
 80061ae:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80061b0:	f7fc f8e0 	bl	8002374 <HAL_GetTick>
 80061b4:	4602      	mov	r2, r0
 80061b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061b8:	1a9b      	subs	r3, r3, r2
 80061ba:	683a      	ldr	r2, [r7, #0]
 80061bc:	4413      	add	r3, r2
 80061be:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80061c0:	f7fc f8d8 	bl	8002374 <HAL_GetTick>
 80061c4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80061c6:	4b39      	ldr	r3, [pc, #228]	@ (80062ac <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	015b      	lsls	r3, r3, #5
 80061cc:	0d1b      	lsrs	r3, r3, #20
 80061ce:	69fa      	ldr	r2, [r7, #28]
 80061d0:	fb02 f303 	mul.w	r3, r2, r3
 80061d4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80061d6:	e055      	b.n	8006284 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061de:	d051      	beq.n	8006284 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80061e0:	f7fc f8c8 	bl	8002374 <HAL_GetTick>
 80061e4:	4602      	mov	r2, r0
 80061e6:	69bb      	ldr	r3, [r7, #24]
 80061e8:	1ad3      	subs	r3, r2, r3
 80061ea:	69fa      	ldr	r2, [r7, #28]
 80061ec:	429a      	cmp	r2, r3
 80061ee:	d902      	bls.n	80061f6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80061f0:	69fb      	ldr	r3, [r7, #28]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d13d      	bne.n	8006272 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	685a      	ldr	r2, [r3, #4]
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006204:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800620e:	d111      	bne.n	8006234 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	689b      	ldr	r3, [r3, #8]
 8006214:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006218:	d004      	beq.n	8006224 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	689b      	ldr	r3, [r3, #8]
 800621e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006222:	d107      	bne.n	8006234 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	681a      	ldr	r2, [r3, #0]
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006232:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006238:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800623c:	d10f      	bne.n	800625e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	681a      	ldr	r2, [r3, #0]
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800624c:	601a      	str	r2, [r3, #0]
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	681a      	ldr	r2, [r3, #0]
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800625c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	2201      	movs	r2, #1
 8006262:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	2200      	movs	r2, #0
 800626a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800626e:	2303      	movs	r3, #3
 8006270:	e018      	b.n	80062a4 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006272:	697b      	ldr	r3, [r7, #20]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d102      	bne.n	800627e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8006278:	2300      	movs	r3, #0
 800627a:	61fb      	str	r3, [r7, #28]
 800627c:	e002      	b.n	8006284 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	3b01      	subs	r3, #1
 8006282:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	689a      	ldr	r2, [r3, #8]
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	4013      	ands	r3, r2
 800628e:	68ba      	ldr	r2, [r7, #8]
 8006290:	429a      	cmp	r2, r3
 8006292:	bf0c      	ite	eq
 8006294:	2301      	moveq	r3, #1
 8006296:	2300      	movne	r3, #0
 8006298:	b2db      	uxtb	r3, r3
 800629a:	461a      	mov	r2, r3
 800629c:	79fb      	ldrb	r3, [r7, #7]
 800629e:	429a      	cmp	r2, r3
 80062a0:	d19a      	bne.n	80061d8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80062a2:	2300      	movs	r3, #0
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	3720      	adds	r7, #32
 80062a8:	46bd      	mov	sp, r7
 80062aa:	bd80      	pop	{r7, pc}
 80062ac:	20000000 	.word	0x20000000

080062b0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b08a      	sub	sp, #40	@ 0x28
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	60f8      	str	r0, [r7, #12]
 80062b8:	60b9      	str	r1, [r7, #8]
 80062ba:	607a      	str	r2, [r7, #4]
 80062bc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80062be:	2300      	movs	r3, #0
 80062c0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80062c2:	f7fc f857 	bl	8002374 <HAL_GetTick>
 80062c6:	4602      	mov	r2, r0
 80062c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062ca:	1a9b      	subs	r3, r3, r2
 80062cc:	683a      	ldr	r2, [r7, #0]
 80062ce:	4413      	add	r3, r2
 80062d0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80062d2:	f7fc f84f 	bl	8002374 <HAL_GetTick>
 80062d6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	330c      	adds	r3, #12
 80062de:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80062e0:	4b3d      	ldr	r3, [pc, #244]	@ (80063d8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80062e2:	681a      	ldr	r2, [r3, #0]
 80062e4:	4613      	mov	r3, r2
 80062e6:	009b      	lsls	r3, r3, #2
 80062e8:	4413      	add	r3, r2
 80062ea:	00da      	lsls	r2, r3, #3
 80062ec:	1ad3      	subs	r3, r2, r3
 80062ee:	0d1b      	lsrs	r3, r3, #20
 80062f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062f2:	fb02 f303 	mul.w	r3, r2, r3
 80062f6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80062f8:	e061      	b.n	80063be <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006300:	d107      	bne.n	8006312 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d104      	bne.n	8006312 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006308:	69fb      	ldr	r3, [r7, #28]
 800630a:	781b      	ldrb	r3, [r3, #0]
 800630c:	b2db      	uxtb	r3, r3
 800630e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006310:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006318:	d051      	beq.n	80063be <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800631a:	f7fc f82b 	bl	8002374 <HAL_GetTick>
 800631e:	4602      	mov	r2, r0
 8006320:	6a3b      	ldr	r3, [r7, #32]
 8006322:	1ad3      	subs	r3, r2, r3
 8006324:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006326:	429a      	cmp	r2, r3
 8006328:	d902      	bls.n	8006330 <SPI_WaitFifoStateUntilTimeout+0x80>
 800632a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800632c:	2b00      	cmp	r3, #0
 800632e:	d13d      	bne.n	80063ac <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	685a      	ldr	r2, [r3, #4]
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800633e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	685b      	ldr	r3, [r3, #4]
 8006344:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006348:	d111      	bne.n	800636e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	689b      	ldr	r3, [r3, #8]
 800634e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006352:	d004      	beq.n	800635e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	689b      	ldr	r3, [r3, #8]
 8006358:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800635c:	d107      	bne.n	800636e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	681a      	ldr	r2, [r3, #0]
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800636c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006372:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006376:	d10f      	bne.n	8006398 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	681a      	ldr	r2, [r3, #0]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006386:	601a      	str	r2, [r3, #0]
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	681a      	ldr	r2, [r3, #0]
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006396:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	2201      	movs	r2, #1
 800639c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	2200      	movs	r2, #0
 80063a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80063a8:	2303      	movs	r3, #3
 80063aa:	e011      	b.n	80063d0 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80063ac:	69bb      	ldr	r3, [r7, #24]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d102      	bne.n	80063b8 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 80063b2:	2300      	movs	r3, #0
 80063b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80063b6:	e002      	b.n	80063be <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 80063b8:	69bb      	ldr	r3, [r7, #24]
 80063ba:	3b01      	subs	r3, #1
 80063bc:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	689a      	ldr	r2, [r3, #8]
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	4013      	ands	r3, r2
 80063c8:	687a      	ldr	r2, [r7, #4]
 80063ca:	429a      	cmp	r2, r3
 80063cc:	d195      	bne.n	80062fa <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 80063ce:	2300      	movs	r3, #0
}
 80063d0:	4618      	mov	r0, r3
 80063d2:	3728      	adds	r7, #40	@ 0x28
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd80      	pop	{r7, pc}
 80063d8:	20000000 	.word	0x20000000

080063dc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b088      	sub	sp, #32
 80063e0:	af02      	add	r7, sp, #8
 80063e2:	60f8      	str	r0, [r7, #12]
 80063e4:	60b9      	str	r1, [r7, #8]
 80063e6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	9300      	str	r3, [sp, #0]
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	2200      	movs	r2, #0
 80063f0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80063f4:	68f8      	ldr	r0, [r7, #12]
 80063f6:	f7ff ff5b 	bl	80062b0 <SPI_WaitFifoStateUntilTimeout>
 80063fa:	4603      	mov	r3, r0
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d007      	beq.n	8006410 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006404:	f043 0220 	orr.w	r2, r3, #32
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800640c:	2303      	movs	r3, #3
 800640e:	e046      	b.n	800649e <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006410:	4b25      	ldr	r3, [pc, #148]	@ (80064a8 <SPI_EndRxTxTransaction+0xcc>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a25      	ldr	r2, [pc, #148]	@ (80064ac <SPI_EndRxTxTransaction+0xd0>)
 8006416:	fba2 2303 	umull	r2, r3, r2, r3
 800641a:	0d5b      	lsrs	r3, r3, #21
 800641c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006420:	fb02 f303 	mul.w	r3, r2, r3
 8006424:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	685b      	ldr	r3, [r3, #4]
 800642a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800642e:	d112      	bne.n	8006456 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	9300      	str	r3, [sp, #0]
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	2200      	movs	r2, #0
 8006438:	2180      	movs	r1, #128	@ 0x80
 800643a:	68f8      	ldr	r0, [r7, #12]
 800643c:	f7ff feb0 	bl	80061a0 <SPI_WaitFlagStateUntilTimeout>
 8006440:	4603      	mov	r3, r0
 8006442:	2b00      	cmp	r3, #0
 8006444:	d016      	beq.n	8006474 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800644a:	f043 0220 	orr.w	r2, r3, #32
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8006452:	2303      	movs	r3, #3
 8006454:	e023      	b.n	800649e <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006456:	697b      	ldr	r3, [r7, #20]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d00a      	beq.n	8006472 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	3b01      	subs	r3, #1
 8006460:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	689b      	ldr	r3, [r3, #8]
 8006468:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800646c:	2b80      	cmp	r3, #128	@ 0x80
 800646e:	d0f2      	beq.n	8006456 <SPI_EndRxTxTransaction+0x7a>
 8006470:	e000      	b.n	8006474 <SPI_EndRxTxTransaction+0x98>
        break;
 8006472:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	9300      	str	r3, [sp, #0]
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	2200      	movs	r2, #0
 800647c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006480:	68f8      	ldr	r0, [r7, #12]
 8006482:	f7ff ff15 	bl	80062b0 <SPI_WaitFifoStateUntilTimeout>
 8006486:	4603      	mov	r3, r0
 8006488:	2b00      	cmp	r3, #0
 800648a:	d007      	beq.n	800649c <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006490:	f043 0220 	orr.w	r2, r3, #32
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006498:	2303      	movs	r3, #3
 800649a:	e000      	b.n	800649e <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 800649c:	2300      	movs	r3, #0
}
 800649e:	4618      	mov	r0, r3
 80064a0:	3718      	adds	r7, #24
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
 80064a6:	bf00      	nop
 80064a8:	20000000 	.word	0x20000000
 80064ac:	165e9f81 	.word	0x165e9f81

080064b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b082      	sub	sp, #8
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d101      	bne.n	80064c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80064be:	2301      	movs	r3, #1
 80064c0:	e049      	b.n	8006556 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80064c8:	b2db      	uxtb	r3, r3
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d106      	bne.n	80064dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2200      	movs	r2, #0
 80064d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80064d6:	6878      	ldr	r0, [r7, #4]
 80064d8:	f000 f841 	bl	800655e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2202      	movs	r2, #2
 80064e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681a      	ldr	r2, [r3, #0]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	3304      	adds	r3, #4
 80064ec:	4619      	mov	r1, r3
 80064ee:	4610      	mov	r0, r2
 80064f0:	f000 f9e8 	bl	80068c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2201      	movs	r2, #1
 80064f8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2201      	movs	r2, #1
 8006500:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2201      	movs	r2, #1
 8006508:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2201      	movs	r2, #1
 8006510:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2201      	movs	r2, #1
 8006518:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2201      	movs	r2, #1
 8006520:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2201      	movs	r2, #1
 8006528:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2201      	movs	r2, #1
 8006530:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2201      	movs	r2, #1
 8006538:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2201      	movs	r2, #1
 8006540:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2201      	movs	r2, #1
 8006548:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2201      	movs	r2, #1
 8006550:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006554:	2300      	movs	r3, #0
}
 8006556:	4618      	mov	r0, r3
 8006558:	3708      	adds	r7, #8
 800655a:	46bd      	mov	sp, r7
 800655c:	bd80      	pop	{r7, pc}

0800655e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800655e:	b480      	push	{r7}
 8006560:	b083      	sub	sp, #12
 8006562:	af00      	add	r7, sp, #0
 8006564:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006566:	bf00      	nop
 8006568:	370c      	adds	r7, #12
 800656a:	46bd      	mov	sp, r7
 800656c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006570:	4770      	bx	lr
	...

08006574 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006574:	b480      	push	{r7}
 8006576:	b085      	sub	sp, #20
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006582:	b2db      	uxtb	r3, r3
 8006584:	2b01      	cmp	r3, #1
 8006586:	d001      	beq.n	800658c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	e054      	b.n	8006636 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2202      	movs	r2, #2
 8006590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	68da      	ldr	r2, [r3, #12]
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f042 0201 	orr.w	r2, r2, #1
 80065a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	4a26      	ldr	r2, [pc, #152]	@ (8006644 <HAL_TIM_Base_Start_IT+0xd0>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d022      	beq.n	80065f4 <HAL_TIM_Base_Start_IT+0x80>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065b6:	d01d      	beq.n	80065f4 <HAL_TIM_Base_Start_IT+0x80>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a22      	ldr	r2, [pc, #136]	@ (8006648 <HAL_TIM_Base_Start_IT+0xd4>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d018      	beq.n	80065f4 <HAL_TIM_Base_Start_IT+0x80>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	4a21      	ldr	r2, [pc, #132]	@ (800664c <HAL_TIM_Base_Start_IT+0xd8>)
 80065c8:	4293      	cmp	r3, r2
 80065ca:	d013      	beq.n	80065f4 <HAL_TIM_Base_Start_IT+0x80>
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	4a1f      	ldr	r2, [pc, #124]	@ (8006650 <HAL_TIM_Base_Start_IT+0xdc>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d00e      	beq.n	80065f4 <HAL_TIM_Base_Start_IT+0x80>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4a1e      	ldr	r2, [pc, #120]	@ (8006654 <HAL_TIM_Base_Start_IT+0xe0>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d009      	beq.n	80065f4 <HAL_TIM_Base_Start_IT+0x80>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	4a1c      	ldr	r2, [pc, #112]	@ (8006658 <HAL_TIM_Base_Start_IT+0xe4>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d004      	beq.n	80065f4 <HAL_TIM_Base_Start_IT+0x80>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4a1b      	ldr	r2, [pc, #108]	@ (800665c <HAL_TIM_Base_Start_IT+0xe8>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d115      	bne.n	8006620 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	689a      	ldr	r2, [r3, #8]
 80065fa:	4b19      	ldr	r3, [pc, #100]	@ (8006660 <HAL_TIM_Base_Start_IT+0xec>)
 80065fc:	4013      	ands	r3, r2
 80065fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	2b06      	cmp	r3, #6
 8006604:	d015      	beq.n	8006632 <HAL_TIM_Base_Start_IT+0xbe>
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800660c:	d011      	beq.n	8006632 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	681a      	ldr	r2, [r3, #0]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f042 0201 	orr.w	r2, r2, #1
 800661c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800661e:	e008      	b.n	8006632 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	681a      	ldr	r2, [r3, #0]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f042 0201 	orr.w	r2, r2, #1
 800662e:	601a      	str	r2, [r3, #0]
 8006630:	e000      	b.n	8006634 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006632:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006634:	2300      	movs	r3, #0
}
 8006636:	4618      	mov	r0, r3
 8006638:	3714      	adds	r7, #20
 800663a:	46bd      	mov	sp, r7
 800663c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006640:	4770      	bx	lr
 8006642:	bf00      	nop
 8006644:	40010000 	.word	0x40010000
 8006648:	40000400 	.word	0x40000400
 800664c:	40000800 	.word	0x40000800
 8006650:	40000c00 	.word	0x40000c00
 8006654:	40010400 	.word	0x40010400
 8006658:	40014000 	.word	0x40014000
 800665c:	40001800 	.word	0x40001800
 8006660:	00010007 	.word	0x00010007

08006664 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b084      	sub	sp, #16
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	68db      	ldr	r3, [r3, #12]
 8006672:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	691b      	ldr	r3, [r3, #16]
 800667a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	f003 0302 	and.w	r3, r3, #2
 8006682:	2b00      	cmp	r3, #0
 8006684:	d020      	beq.n	80066c8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	f003 0302 	and.w	r3, r3, #2
 800668c:	2b00      	cmp	r3, #0
 800668e:	d01b      	beq.n	80066c8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f06f 0202 	mvn.w	r2, #2
 8006698:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2201      	movs	r2, #1
 800669e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	699b      	ldr	r3, [r3, #24]
 80066a6:	f003 0303 	and.w	r3, r3, #3
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d003      	beq.n	80066b6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f000 f8e9 	bl	8006886 <HAL_TIM_IC_CaptureCallback>
 80066b4:	e005      	b.n	80066c2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	f000 f8db 	bl	8006872 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066bc:	6878      	ldr	r0, [r7, #4]
 80066be:	f000 f8ec 	bl	800689a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2200      	movs	r2, #0
 80066c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	f003 0304 	and.w	r3, r3, #4
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d020      	beq.n	8006714 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	f003 0304 	and.w	r3, r3, #4
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d01b      	beq.n	8006714 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f06f 0204 	mvn.w	r2, #4
 80066e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2202      	movs	r2, #2
 80066ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	699b      	ldr	r3, [r3, #24]
 80066f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d003      	beq.n	8006702 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f000 f8c3 	bl	8006886 <HAL_TIM_IC_CaptureCallback>
 8006700:	e005      	b.n	800670e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f000 f8b5 	bl	8006872 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	f000 f8c6 	bl	800689a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2200      	movs	r2, #0
 8006712:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	f003 0308 	and.w	r3, r3, #8
 800671a:	2b00      	cmp	r3, #0
 800671c:	d020      	beq.n	8006760 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	f003 0308 	and.w	r3, r3, #8
 8006724:	2b00      	cmp	r3, #0
 8006726:	d01b      	beq.n	8006760 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f06f 0208 	mvn.w	r2, #8
 8006730:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2204      	movs	r2, #4
 8006736:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	69db      	ldr	r3, [r3, #28]
 800673e:	f003 0303 	and.w	r3, r3, #3
 8006742:	2b00      	cmp	r3, #0
 8006744:	d003      	beq.n	800674e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	f000 f89d 	bl	8006886 <HAL_TIM_IC_CaptureCallback>
 800674c:	e005      	b.n	800675a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	f000 f88f 	bl	8006872 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006754:	6878      	ldr	r0, [r7, #4]
 8006756:	f000 f8a0 	bl	800689a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2200      	movs	r2, #0
 800675e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	f003 0310 	and.w	r3, r3, #16
 8006766:	2b00      	cmp	r3, #0
 8006768:	d020      	beq.n	80067ac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	f003 0310 	and.w	r3, r3, #16
 8006770:	2b00      	cmp	r3, #0
 8006772:	d01b      	beq.n	80067ac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f06f 0210 	mvn.w	r2, #16
 800677c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2208      	movs	r2, #8
 8006782:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	69db      	ldr	r3, [r3, #28]
 800678a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800678e:	2b00      	cmp	r3, #0
 8006790:	d003      	beq.n	800679a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f000 f877 	bl	8006886 <HAL_TIM_IC_CaptureCallback>
 8006798:	e005      	b.n	80067a6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f000 f869 	bl	8006872 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067a0:	6878      	ldr	r0, [r7, #4]
 80067a2:	f000 f87a 	bl	800689a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2200      	movs	r2, #0
 80067aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	f003 0301 	and.w	r3, r3, #1
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d00c      	beq.n	80067d0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f003 0301 	and.w	r3, r3, #1
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d007      	beq.n	80067d0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f06f 0201 	mvn.w	r2, #1
 80067c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	f7fb f80e 	bl	80017ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d104      	bne.n	80067e4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d00c      	beq.n	80067fe <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d007      	beq.n	80067fe <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80067f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80067f8:	6878      	ldr	r0, [r7, #4]
 80067fa:	f000 f913 	bl	8006a24 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80067fe:	68bb      	ldr	r3, [r7, #8]
 8006800:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006804:	2b00      	cmp	r3, #0
 8006806:	d00c      	beq.n	8006822 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800680e:	2b00      	cmp	r3, #0
 8006810:	d007      	beq.n	8006822 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800681a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800681c:	6878      	ldr	r0, [r7, #4]
 800681e:	f000 f90b 	bl	8006a38 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006822:	68bb      	ldr	r3, [r7, #8]
 8006824:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006828:	2b00      	cmp	r3, #0
 800682a:	d00c      	beq.n	8006846 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006832:	2b00      	cmp	r3, #0
 8006834:	d007      	beq.n	8006846 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800683e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006840:	6878      	ldr	r0, [r7, #4]
 8006842:	f000 f834 	bl	80068ae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	f003 0320 	and.w	r3, r3, #32
 800684c:	2b00      	cmp	r3, #0
 800684e:	d00c      	beq.n	800686a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	f003 0320 	and.w	r3, r3, #32
 8006856:	2b00      	cmp	r3, #0
 8006858:	d007      	beq.n	800686a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f06f 0220 	mvn.w	r2, #32
 8006862:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006864:	6878      	ldr	r0, [r7, #4]
 8006866:	f000 f8d3 	bl	8006a10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800686a:	bf00      	nop
 800686c:	3710      	adds	r7, #16
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}

08006872 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006872:	b480      	push	{r7}
 8006874:	b083      	sub	sp, #12
 8006876:	af00      	add	r7, sp, #0
 8006878:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800687a:	bf00      	nop
 800687c:	370c      	adds	r7, #12
 800687e:	46bd      	mov	sp, r7
 8006880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006884:	4770      	bx	lr

08006886 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006886:	b480      	push	{r7}
 8006888:	b083      	sub	sp, #12
 800688a:	af00      	add	r7, sp, #0
 800688c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800688e:	bf00      	nop
 8006890:	370c      	adds	r7, #12
 8006892:	46bd      	mov	sp, r7
 8006894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006898:	4770      	bx	lr

0800689a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800689a:	b480      	push	{r7}
 800689c:	b083      	sub	sp, #12
 800689e:	af00      	add	r7, sp, #0
 80068a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80068a2:	bf00      	nop
 80068a4:	370c      	adds	r7, #12
 80068a6:	46bd      	mov	sp, r7
 80068a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ac:	4770      	bx	lr

080068ae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80068ae:	b480      	push	{r7}
 80068b0:	b083      	sub	sp, #12
 80068b2:	af00      	add	r7, sp, #0
 80068b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80068b6:	bf00      	nop
 80068b8:	370c      	adds	r7, #12
 80068ba:	46bd      	mov	sp, r7
 80068bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c0:	4770      	bx	lr
	...

080068c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b085      	sub	sp, #20
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
 80068cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	4a43      	ldr	r2, [pc, #268]	@ (80069e4 <TIM_Base_SetConfig+0x120>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d013      	beq.n	8006904 <TIM_Base_SetConfig+0x40>
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068e2:	d00f      	beq.n	8006904 <TIM_Base_SetConfig+0x40>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	4a40      	ldr	r2, [pc, #256]	@ (80069e8 <TIM_Base_SetConfig+0x124>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d00b      	beq.n	8006904 <TIM_Base_SetConfig+0x40>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	4a3f      	ldr	r2, [pc, #252]	@ (80069ec <TIM_Base_SetConfig+0x128>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d007      	beq.n	8006904 <TIM_Base_SetConfig+0x40>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	4a3e      	ldr	r2, [pc, #248]	@ (80069f0 <TIM_Base_SetConfig+0x12c>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d003      	beq.n	8006904 <TIM_Base_SetConfig+0x40>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	4a3d      	ldr	r2, [pc, #244]	@ (80069f4 <TIM_Base_SetConfig+0x130>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d108      	bne.n	8006916 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800690a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	68fa      	ldr	r2, [r7, #12]
 8006912:	4313      	orrs	r3, r2
 8006914:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	4a32      	ldr	r2, [pc, #200]	@ (80069e4 <TIM_Base_SetConfig+0x120>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d02b      	beq.n	8006976 <TIM_Base_SetConfig+0xb2>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006924:	d027      	beq.n	8006976 <TIM_Base_SetConfig+0xb2>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	4a2f      	ldr	r2, [pc, #188]	@ (80069e8 <TIM_Base_SetConfig+0x124>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d023      	beq.n	8006976 <TIM_Base_SetConfig+0xb2>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	4a2e      	ldr	r2, [pc, #184]	@ (80069ec <TIM_Base_SetConfig+0x128>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d01f      	beq.n	8006976 <TIM_Base_SetConfig+0xb2>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	4a2d      	ldr	r2, [pc, #180]	@ (80069f0 <TIM_Base_SetConfig+0x12c>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d01b      	beq.n	8006976 <TIM_Base_SetConfig+0xb2>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	4a2c      	ldr	r2, [pc, #176]	@ (80069f4 <TIM_Base_SetConfig+0x130>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d017      	beq.n	8006976 <TIM_Base_SetConfig+0xb2>
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	4a2b      	ldr	r2, [pc, #172]	@ (80069f8 <TIM_Base_SetConfig+0x134>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d013      	beq.n	8006976 <TIM_Base_SetConfig+0xb2>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	4a2a      	ldr	r2, [pc, #168]	@ (80069fc <TIM_Base_SetConfig+0x138>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d00f      	beq.n	8006976 <TIM_Base_SetConfig+0xb2>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	4a29      	ldr	r2, [pc, #164]	@ (8006a00 <TIM_Base_SetConfig+0x13c>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d00b      	beq.n	8006976 <TIM_Base_SetConfig+0xb2>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	4a28      	ldr	r2, [pc, #160]	@ (8006a04 <TIM_Base_SetConfig+0x140>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d007      	beq.n	8006976 <TIM_Base_SetConfig+0xb2>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	4a27      	ldr	r2, [pc, #156]	@ (8006a08 <TIM_Base_SetConfig+0x144>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d003      	beq.n	8006976 <TIM_Base_SetConfig+0xb2>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	4a26      	ldr	r2, [pc, #152]	@ (8006a0c <TIM_Base_SetConfig+0x148>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d108      	bne.n	8006988 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800697c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	68db      	ldr	r3, [r3, #12]
 8006982:	68fa      	ldr	r2, [r7, #12]
 8006984:	4313      	orrs	r3, r2
 8006986:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	695b      	ldr	r3, [r3, #20]
 8006992:	4313      	orrs	r3, r2
 8006994:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	689a      	ldr	r2, [r3, #8]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	681a      	ldr	r2, [r3, #0]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	4a0e      	ldr	r2, [pc, #56]	@ (80069e4 <TIM_Base_SetConfig+0x120>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d003      	beq.n	80069b6 <TIM_Base_SetConfig+0xf2>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	4a10      	ldr	r2, [pc, #64]	@ (80069f4 <TIM_Base_SetConfig+0x130>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d103      	bne.n	80069be <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	691a      	ldr	r2, [r3, #16]
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f043 0204 	orr.w	r2, r3, #4
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2201      	movs	r2, #1
 80069ce:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	68fa      	ldr	r2, [r7, #12]
 80069d4:	601a      	str	r2, [r3, #0]
}
 80069d6:	bf00      	nop
 80069d8:	3714      	adds	r7, #20
 80069da:	46bd      	mov	sp, r7
 80069dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e0:	4770      	bx	lr
 80069e2:	bf00      	nop
 80069e4:	40010000 	.word	0x40010000
 80069e8:	40000400 	.word	0x40000400
 80069ec:	40000800 	.word	0x40000800
 80069f0:	40000c00 	.word	0x40000c00
 80069f4:	40010400 	.word	0x40010400
 80069f8:	40014000 	.word	0x40014000
 80069fc:	40014400 	.word	0x40014400
 8006a00:	40014800 	.word	0x40014800
 8006a04:	40001800 	.word	0x40001800
 8006a08:	40001c00 	.word	0x40001c00
 8006a0c:	40002000 	.word	0x40002000

08006a10 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006a10:	b480      	push	{r7}
 8006a12:	b083      	sub	sp, #12
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006a18:	bf00      	nop
 8006a1a:	370c      	adds	r7, #12
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a22:	4770      	bx	lr

08006a24 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006a24:	b480      	push	{r7}
 8006a26:	b083      	sub	sp, #12
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006a2c:	bf00      	nop
 8006a2e:	370c      	adds	r7, #12
 8006a30:	46bd      	mov	sp, r7
 8006a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a36:	4770      	bx	lr

08006a38 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b083      	sub	sp, #12
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006a40:	bf00      	nop
 8006a42:	370c      	adds	r7, #12
 8006a44:	46bd      	mov	sp, r7
 8006a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4a:	4770      	bx	lr

08006a4c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b082      	sub	sp, #8
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d101      	bne.n	8006a5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	e040      	b.n	8006ae0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d106      	bne.n	8006a74 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006a6e:	6878      	ldr	r0, [r7, #4]
 8006a70:	f7fb f952 	bl	8001d18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2224      	movs	r2, #36	@ 0x24
 8006a78:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	681a      	ldr	r2, [r3, #0]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f022 0201 	bic.w	r2, r2, #1
 8006a88:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d002      	beq.n	8006a98 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f000 fa8c 	bl	8006fb0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006a98:	6878      	ldr	r0, [r7, #4]
 8006a9a:	f000 f825 	bl	8006ae8 <UART_SetConfig>
 8006a9e:	4603      	mov	r3, r0
 8006aa0:	2b01      	cmp	r3, #1
 8006aa2:	d101      	bne.n	8006aa8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	e01b      	b.n	8006ae0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	685a      	ldr	r2, [r3, #4]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006ab6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	689a      	ldr	r2, [r3, #8]
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006ac6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	681a      	ldr	r2, [r3, #0]
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f042 0201 	orr.w	r2, r2, #1
 8006ad6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006ad8:	6878      	ldr	r0, [r7, #4]
 8006ada:	f000 fb0b 	bl	80070f4 <UART_CheckIdleState>
 8006ade:	4603      	mov	r3, r0
}
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	3708      	adds	r7, #8
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	bd80      	pop	{r7, pc}

08006ae8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b088      	sub	sp, #32
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006af0:	2300      	movs	r3, #0
 8006af2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	689a      	ldr	r2, [r3, #8]
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	691b      	ldr	r3, [r3, #16]
 8006afc:	431a      	orrs	r2, r3
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	695b      	ldr	r3, [r3, #20]
 8006b02:	431a      	orrs	r2, r3
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	69db      	ldr	r3, [r3, #28]
 8006b08:	4313      	orrs	r3, r2
 8006b0a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	681a      	ldr	r2, [r3, #0]
 8006b12:	4ba6      	ldr	r3, [pc, #664]	@ (8006dac <UART_SetConfig+0x2c4>)
 8006b14:	4013      	ands	r3, r2
 8006b16:	687a      	ldr	r2, [r7, #4]
 8006b18:	6812      	ldr	r2, [r2, #0]
 8006b1a:	6979      	ldr	r1, [r7, #20]
 8006b1c:	430b      	orrs	r3, r1
 8006b1e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	685b      	ldr	r3, [r3, #4]
 8006b26:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	68da      	ldr	r2, [r3, #12]
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	430a      	orrs	r2, r1
 8006b34:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	699b      	ldr	r3, [r3, #24]
 8006b3a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6a1b      	ldr	r3, [r3, #32]
 8006b40:	697a      	ldr	r2, [r7, #20]
 8006b42:	4313      	orrs	r3, r2
 8006b44:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	689b      	ldr	r3, [r3, #8]
 8006b4c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	697a      	ldr	r2, [r7, #20]
 8006b56:	430a      	orrs	r2, r1
 8006b58:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4a94      	ldr	r2, [pc, #592]	@ (8006db0 <UART_SetConfig+0x2c8>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d120      	bne.n	8006ba6 <UART_SetConfig+0xbe>
 8006b64:	4b93      	ldr	r3, [pc, #588]	@ (8006db4 <UART_SetConfig+0x2cc>)
 8006b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b6a:	f003 0303 	and.w	r3, r3, #3
 8006b6e:	2b03      	cmp	r3, #3
 8006b70:	d816      	bhi.n	8006ba0 <UART_SetConfig+0xb8>
 8006b72:	a201      	add	r2, pc, #4	@ (adr r2, 8006b78 <UART_SetConfig+0x90>)
 8006b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b78:	08006b89 	.word	0x08006b89
 8006b7c:	08006b95 	.word	0x08006b95
 8006b80:	08006b8f 	.word	0x08006b8f
 8006b84:	08006b9b 	.word	0x08006b9b
 8006b88:	2301      	movs	r3, #1
 8006b8a:	77fb      	strb	r3, [r7, #31]
 8006b8c:	e150      	b.n	8006e30 <UART_SetConfig+0x348>
 8006b8e:	2302      	movs	r3, #2
 8006b90:	77fb      	strb	r3, [r7, #31]
 8006b92:	e14d      	b.n	8006e30 <UART_SetConfig+0x348>
 8006b94:	2304      	movs	r3, #4
 8006b96:	77fb      	strb	r3, [r7, #31]
 8006b98:	e14a      	b.n	8006e30 <UART_SetConfig+0x348>
 8006b9a:	2308      	movs	r3, #8
 8006b9c:	77fb      	strb	r3, [r7, #31]
 8006b9e:	e147      	b.n	8006e30 <UART_SetConfig+0x348>
 8006ba0:	2310      	movs	r3, #16
 8006ba2:	77fb      	strb	r3, [r7, #31]
 8006ba4:	e144      	b.n	8006e30 <UART_SetConfig+0x348>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4a83      	ldr	r2, [pc, #524]	@ (8006db8 <UART_SetConfig+0x2d0>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d132      	bne.n	8006c16 <UART_SetConfig+0x12e>
 8006bb0:	4b80      	ldr	r3, [pc, #512]	@ (8006db4 <UART_SetConfig+0x2cc>)
 8006bb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bb6:	f003 030c 	and.w	r3, r3, #12
 8006bba:	2b0c      	cmp	r3, #12
 8006bbc:	d828      	bhi.n	8006c10 <UART_SetConfig+0x128>
 8006bbe:	a201      	add	r2, pc, #4	@ (adr r2, 8006bc4 <UART_SetConfig+0xdc>)
 8006bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bc4:	08006bf9 	.word	0x08006bf9
 8006bc8:	08006c11 	.word	0x08006c11
 8006bcc:	08006c11 	.word	0x08006c11
 8006bd0:	08006c11 	.word	0x08006c11
 8006bd4:	08006c05 	.word	0x08006c05
 8006bd8:	08006c11 	.word	0x08006c11
 8006bdc:	08006c11 	.word	0x08006c11
 8006be0:	08006c11 	.word	0x08006c11
 8006be4:	08006bff 	.word	0x08006bff
 8006be8:	08006c11 	.word	0x08006c11
 8006bec:	08006c11 	.word	0x08006c11
 8006bf0:	08006c11 	.word	0x08006c11
 8006bf4:	08006c0b 	.word	0x08006c0b
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	77fb      	strb	r3, [r7, #31]
 8006bfc:	e118      	b.n	8006e30 <UART_SetConfig+0x348>
 8006bfe:	2302      	movs	r3, #2
 8006c00:	77fb      	strb	r3, [r7, #31]
 8006c02:	e115      	b.n	8006e30 <UART_SetConfig+0x348>
 8006c04:	2304      	movs	r3, #4
 8006c06:	77fb      	strb	r3, [r7, #31]
 8006c08:	e112      	b.n	8006e30 <UART_SetConfig+0x348>
 8006c0a:	2308      	movs	r3, #8
 8006c0c:	77fb      	strb	r3, [r7, #31]
 8006c0e:	e10f      	b.n	8006e30 <UART_SetConfig+0x348>
 8006c10:	2310      	movs	r3, #16
 8006c12:	77fb      	strb	r3, [r7, #31]
 8006c14:	e10c      	b.n	8006e30 <UART_SetConfig+0x348>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4a68      	ldr	r2, [pc, #416]	@ (8006dbc <UART_SetConfig+0x2d4>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d120      	bne.n	8006c62 <UART_SetConfig+0x17a>
 8006c20:	4b64      	ldr	r3, [pc, #400]	@ (8006db4 <UART_SetConfig+0x2cc>)
 8006c22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c26:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006c2a:	2b30      	cmp	r3, #48	@ 0x30
 8006c2c:	d013      	beq.n	8006c56 <UART_SetConfig+0x16e>
 8006c2e:	2b30      	cmp	r3, #48	@ 0x30
 8006c30:	d814      	bhi.n	8006c5c <UART_SetConfig+0x174>
 8006c32:	2b20      	cmp	r3, #32
 8006c34:	d009      	beq.n	8006c4a <UART_SetConfig+0x162>
 8006c36:	2b20      	cmp	r3, #32
 8006c38:	d810      	bhi.n	8006c5c <UART_SetConfig+0x174>
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d002      	beq.n	8006c44 <UART_SetConfig+0x15c>
 8006c3e:	2b10      	cmp	r3, #16
 8006c40:	d006      	beq.n	8006c50 <UART_SetConfig+0x168>
 8006c42:	e00b      	b.n	8006c5c <UART_SetConfig+0x174>
 8006c44:	2300      	movs	r3, #0
 8006c46:	77fb      	strb	r3, [r7, #31]
 8006c48:	e0f2      	b.n	8006e30 <UART_SetConfig+0x348>
 8006c4a:	2302      	movs	r3, #2
 8006c4c:	77fb      	strb	r3, [r7, #31]
 8006c4e:	e0ef      	b.n	8006e30 <UART_SetConfig+0x348>
 8006c50:	2304      	movs	r3, #4
 8006c52:	77fb      	strb	r3, [r7, #31]
 8006c54:	e0ec      	b.n	8006e30 <UART_SetConfig+0x348>
 8006c56:	2308      	movs	r3, #8
 8006c58:	77fb      	strb	r3, [r7, #31]
 8006c5a:	e0e9      	b.n	8006e30 <UART_SetConfig+0x348>
 8006c5c:	2310      	movs	r3, #16
 8006c5e:	77fb      	strb	r3, [r7, #31]
 8006c60:	e0e6      	b.n	8006e30 <UART_SetConfig+0x348>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a56      	ldr	r2, [pc, #344]	@ (8006dc0 <UART_SetConfig+0x2d8>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d120      	bne.n	8006cae <UART_SetConfig+0x1c6>
 8006c6c:	4b51      	ldr	r3, [pc, #324]	@ (8006db4 <UART_SetConfig+0x2cc>)
 8006c6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c72:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006c76:	2bc0      	cmp	r3, #192	@ 0xc0
 8006c78:	d013      	beq.n	8006ca2 <UART_SetConfig+0x1ba>
 8006c7a:	2bc0      	cmp	r3, #192	@ 0xc0
 8006c7c:	d814      	bhi.n	8006ca8 <UART_SetConfig+0x1c0>
 8006c7e:	2b80      	cmp	r3, #128	@ 0x80
 8006c80:	d009      	beq.n	8006c96 <UART_SetConfig+0x1ae>
 8006c82:	2b80      	cmp	r3, #128	@ 0x80
 8006c84:	d810      	bhi.n	8006ca8 <UART_SetConfig+0x1c0>
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d002      	beq.n	8006c90 <UART_SetConfig+0x1a8>
 8006c8a:	2b40      	cmp	r3, #64	@ 0x40
 8006c8c:	d006      	beq.n	8006c9c <UART_SetConfig+0x1b4>
 8006c8e:	e00b      	b.n	8006ca8 <UART_SetConfig+0x1c0>
 8006c90:	2300      	movs	r3, #0
 8006c92:	77fb      	strb	r3, [r7, #31]
 8006c94:	e0cc      	b.n	8006e30 <UART_SetConfig+0x348>
 8006c96:	2302      	movs	r3, #2
 8006c98:	77fb      	strb	r3, [r7, #31]
 8006c9a:	e0c9      	b.n	8006e30 <UART_SetConfig+0x348>
 8006c9c:	2304      	movs	r3, #4
 8006c9e:	77fb      	strb	r3, [r7, #31]
 8006ca0:	e0c6      	b.n	8006e30 <UART_SetConfig+0x348>
 8006ca2:	2308      	movs	r3, #8
 8006ca4:	77fb      	strb	r3, [r7, #31]
 8006ca6:	e0c3      	b.n	8006e30 <UART_SetConfig+0x348>
 8006ca8:	2310      	movs	r3, #16
 8006caa:	77fb      	strb	r3, [r7, #31]
 8006cac:	e0c0      	b.n	8006e30 <UART_SetConfig+0x348>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a44      	ldr	r2, [pc, #272]	@ (8006dc4 <UART_SetConfig+0x2dc>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d125      	bne.n	8006d04 <UART_SetConfig+0x21c>
 8006cb8:	4b3e      	ldr	r3, [pc, #248]	@ (8006db4 <UART_SetConfig+0x2cc>)
 8006cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006cc2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006cc6:	d017      	beq.n	8006cf8 <UART_SetConfig+0x210>
 8006cc8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ccc:	d817      	bhi.n	8006cfe <UART_SetConfig+0x216>
 8006cce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006cd2:	d00b      	beq.n	8006cec <UART_SetConfig+0x204>
 8006cd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006cd8:	d811      	bhi.n	8006cfe <UART_SetConfig+0x216>
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d003      	beq.n	8006ce6 <UART_SetConfig+0x1fe>
 8006cde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ce2:	d006      	beq.n	8006cf2 <UART_SetConfig+0x20a>
 8006ce4:	e00b      	b.n	8006cfe <UART_SetConfig+0x216>
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	77fb      	strb	r3, [r7, #31]
 8006cea:	e0a1      	b.n	8006e30 <UART_SetConfig+0x348>
 8006cec:	2302      	movs	r3, #2
 8006cee:	77fb      	strb	r3, [r7, #31]
 8006cf0:	e09e      	b.n	8006e30 <UART_SetConfig+0x348>
 8006cf2:	2304      	movs	r3, #4
 8006cf4:	77fb      	strb	r3, [r7, #31]
 8006cf6:	e09b      	b.n	8006e30 <UART_SetConfig+0x348>
 8006cf8:	2308      	movs	r3, #8
 8006cfa:	77fb      	strb	r3, [r7, #31]
 8006cfc:	e098      	b.n	8006e30 <UART_SetConfig+0x348>
 8006cfe:	2310      	movs	r3, #16
 8006d00:	77fb      	strb	r3, [r7, #31]
 8006d02:	e095      	b.n	8006e30 <UART_SetConfig+0x348>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	4a2f      	ldr	r2, [pc, #188]	@ (8006dc8 <UART_SetConfig+0x2e0>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d125      	bne.n	8006d5a <UART_SetConfig+0x272>
 8006d0e:	4b29      	ldr	r3, [pc, #164]	@ (8006db4 <UART_SetConfig+0x2cc>)
 8006d10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d14:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006d18:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006d1c:	d017      	beq.n	8006d4e <UART_SetConfig+0x266>
 8006d1e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006d22:	d817      	bhi.n	8006d54 <UART_SetConfig+0x26c>
 8006d24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006d28:	d00b      	beq.n	8006d42 <UART_SetConfig+0x25a>
 8006d2a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006d2e:	d811      	bhi.n	8006d54 <UART_SetConfig+0x26c>
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d003      	beq.n	8006d3c <UART_SetConfig+0x254>
 8006d34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d38:	d006      	beq.n	8006d48 <UART_SetConfig+0x260>
 8006d3a:	e00b      	b.n	8006d54 <UART_SetConfig+0x26c>
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	77fb      	strb	r3, [r7, #31]
 8006d40:	e076      	b.n	8006e30 <UART_SetConfig+0x348>
 8006d42:	2302      	movs	r3, #2
 8006d44:	77fb      	strb	r3, [r7, #31]
 8006d46:	e073      	b.n	8006e30 <UART_SetConfig+0x348>
 8006d48:	2304      	movs	r3, #4
 8006d4a:	77fb      	strb	r3, [r7, #31]
 8006d4c:	e070      	b.n	8006e30 <UART_SetConfig+0x348>
 8006d4e:	2308      	movs	r3, #8
 8006d50:	77fb      	strb	r3, [r7, #31]
 8006d52:	e06d      	b.n	8006e30 <UART_SetConfig+0x348>
 8006d54:	2310      	movs	r3, #16
 8006d56:	77fb      	strb	r3, [r7, #31]
 8006d58:	e06a      	b.n	8006e30 <UART_SetConfig+0x348>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4a1b      	ldr	r2, [pc, #108]	@ (8006dcc <UART_SetConfig+0x2e4>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d138      	bne.n	8006dd6 <UART_SetConfig+0x2ee>
 8006d64:	4b13      	ldr	r3, [pc, #76]	@ (8006db4 <UART_SetConfig+0x2cc>)
 8006d66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d6a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006d6e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006d72:	d017      	beq.n	8006da4 <UART_SetConfig+0x2bc>
 8006d74:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006d78:	d82a      	bhi.n	8006dd0 <UART_SetConfig+0x2e8>
 8006d7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d7e:	d00b      	beq.n	8006d98 <UART_SetConfig+0x2b0>
 8006d80:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d84:	d824      	bhi.n	8006dd0 <UART_SetConfig+0x2e8>
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d003      	beq.n	8006d92 <UART_SetConfig+0x2aa>
 8006d8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d8e:	d006      	beq.n	8006d9e <UART_SetConfig+0x2b6>
 8006d90:	e01e      	b.n	8006dd0 <UART_SetConfig+0x2e8>
 8006d92:	2300      	movs	r3, #0
 8006d94:	77fb      	strb	r3, [r7, #31]
 8006d96:	e04b      	b.n	8006e30 <UART_SetConfig+0x348>
 8006d98:	2302      	movs	r3, #2
 8006d9a:	77fb      	strb	r3, [r7, #31]
 8006d9c:	e048      	b.n	8006e30 <UART_SetConfig+0x348>
 8006d9e:	2304      	movs	r3, #4
 8006da0:	77fb      	strb	r3, [r7, #31]
 8006da2:	e045      	b.n	8006e30 <UART_SetConfig+0x348>
 8006da4:	2308      	movs	r3, #8
 8006da6:	77fb      	strb	r3, [r7, #31]
 8006da8:	e042      	b.n	8006e30 <UART_SetConfig+0x348>
 8006daa:	bf00      	nop
 8006dac:	efff69f3 	.word	0xefff69f3
 8006db0:	40011000 	.word	0x40011000
 8006db4:	40023800 	.word	0x40023800
 8006db8:	40004400 	.word	0x40004400
 8006dbc:	40004800 	.word	0x40004800
 8006dc0:	40004c00 	.word	0x40004c00
 8006dc4:	40005000 	.word	0x40005000
 8006dc8:	40011400 	.word	0x40011400
 8006dcc:	40007800 	.word	0x40007800
 8006dd0:	2310      	movs	r3, #16
 8006dd2:	77fb      	strb	r3, [r7, #31]
 8006dd4:	e02c      	b.n	8006e30 <UART_SetConfig+0x348>
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	4a72      	ldr	r2, [pc, #456]	@ (8006fa4 <UART_SetConfig+0x4bc>)
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d125      	bne.n	8006e2c <UART_SetConfig+0x344>
 8006de0:	4b71      	ldr	r3, [pc, #452]	@ (8006fa8 <UART_SetConfig+0x4c0>)
 8006de2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006de6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006dea:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006dee:	d017      	beq.n	8006e20 <UART_SetConfig+0x338>
 8006df0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006df4:	d817      	bhi.n	8006e26 <UART_SetConfig+0x33e>
 8006df6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006dfa:	d00b      	beq.n	8006e14 <UART_SetConfig+0x32c>
 8006dfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e00:	d811      	bhi.n	8006e26 <UART_SetConfig+0x33e>
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d003      	beq.n	8006e0e <UART_SetConfig+0x326>
 8006e06:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006e0a:	d006      	beq.n	8006e1a <UART_SetConfig+0x332>
 8006e0c:	e00b      	b.n	8006e26 <UART_SetConfig+0x33e>
 8006e0e:	2300      	movs	r3, #0
 8006e10:	77fb      	strb	r3, [r7, #31]
 8006e12:	e00d      	b.n	8006e30 <UART_SetConfig+0x348>
 8006e14:	2302      	movs	r3, #2
 8006e16:	77fb      	strb	r3, [r7, #31]
 8006e18:	e00a      	b.n	8006e30 <UART_SetConfig+0x348>
 8006e1a:	2304      	movs	r3, #4
 8006e1c:	77fb      	strb	r3, [r7, #31]
 8006e1e:	e007      	b.n	8006e30 <UART_SetConfig+0x348>
 8006e20:	2308      	movs	r3, #8
 8006e22:	77fb      	strb	r3, [r7, #31]
 8006e24:	e004      	b.n	8006e30 <UART_SetConfig+0x348>
 8006e26:	2310      	movs	r3, #16
 8006e28:	77fb      	strb	r3, [r7, #31]
 8006e2a:	e001      	b.n	8006e30 <UART_SetConfig+0x348>
 8006e2c:	2310      	movs	r3, #16
 8006e2e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	69db      	ldr	r3, [r3, #28]
 8006e34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e38:	d15b      	bne.n	8006ef2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006e3a:	7ffb      	ldrb	r3, [r7, #31]
 8006e3c:	2b08      	cmp	r3, #8
 8006e3e:	d828      	bhi.n	8006e92 <UART_SetConfig+0x3aa>
 8006e40:	a201      	add	r2, pc, #4	@ (adr r2, 8006e48 <UART_SetConfig+0x360>)
 8006e42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e46:	bf00      	nop
 8006e48:	08006e6d 	.word	0x08006e6d
 8006e4c:	08006e75 	.word	0x08006e75
 8006e50:	08006e7d 	.word	0x08006e7d
 8006e54:	08006e93 	.word	0x08006e93
 8006e58:	08006e83 	.word	0x08006e83
 8006e5c:	08006e93 	.word	0x08006e93
 8006e60:	08006e93 	.word	0x08006e93
 8006e64:	08006e93 	.word	0x08006e93
 8006e68:	08006e8b 	.word	0x08006e8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e6c:	f7fe faca 	bl	8005404 <HAL_RCC_GetPCLK1Freq>
 8006e70:	61b8      	str	r0, [r7, #24]
        break;
 8006e72:	e013      	b.n	8006e9c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e74:	f7fe fada 	bl	800542c <HAL_RCC_GetPCLK2Freq>
 8006e78:	61b8      	str	r0, [r7, #24]
        break;
 8006e7a:	e00f      	b.n	8006e9c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e7c:	4b4b      	ldr	r3, [pc, #300]	@ (8006fac <UART_SetConfig+0x4c4>)
 8006e7e:	61bb      	str	r3, [r7, #24]
        break;
 8006e80:	e00c      	b.n	8006e9c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e82:	f7fe f9ad 	bl	80051e0 <HAL_RCC_GetSysClockFreq>
 8006e86:	61b8      	str	r0, [r7, #24]
        break;
 8006e88:	e008      	b.n	8006e9c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e8e:	61bb      	str	r3, [r7, #24]
        break;
 8006e90:	e004      	b.n	8006e9c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006e92:	2300      	movs	r3, #0
 8006e94:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006e96:	2301      	movs	r3, #1
 8006e98:	77bb      	strb	r3, [r7, #30]
        break;
 8006e9a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006e9c:	69bb      	ldr	r3, [r7, #24]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d074      	beq.n	8006f8c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006ea2:	69bb      	ldr	r3, [r7, #24]
 8006ea4:	005a      	lsls	r2, r3, #1
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	685b      	ldr	r3, [r3, #4]
 8006eaa:	085b      	lsrs	r3, r3, #1
 8006eac:	441a      	add	r2, r3
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	685b      	ldr	r3, [r3, #4]
 8006eb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006eb6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006eb8:	693b      	ldr	r3, [r7, #16]
 8006eba:	2b0f      	cmp	r3, #15
 8006ebc:	d916      	bls.n	8006eec <UART_SetConfig+0x404>
 8006ebe:	693b      	ldr	r3, [r7, #16]
 8006ec0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ec4:	d212      	bcs.n	8006eec <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	b29b      	uxth	r3, r3
 8006eca:	f023 030f 	bic.w	r3, r3, #15
 8006ece:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006ed0:	693b      	ldr	r3, [r7, #16]
 8006ed2:	085b      	lsrs	r3, r3, #1
 8006ed4:	b29b      	uxth	r3, r3
 8006ed6:	f003 0307 	and.w	r3, r3, #7
 8006eda:	b29a      	uxth	r2, r3
 8006edc:	89fb      	ldrh	r3, [r7, #14]
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	89fa      	ldrh	r2, [r7, #14]
 8006ee8:	60da      	str	r2, [r3, #12]
 8006eea:	e04f      	b.n	8006f8c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006eec:	2301      	movs	r3, #1
 8006eee:	77bb      	strb	r3, [r7, #30]
 8006ef0:	e04c      	b.n	8006f8c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006ef2:	7ffb      	ldrb	r3, [r7, #31]
 8006ef4:	2b08      	cmp	r3, #8
 8006ef6:	d828      	bhi.n	8006f4a <UART_SetConfig+0x462>
 8006ef8:	a201      	add	r2, pc, #4	@ (adr r2, 8006f00 <UART_SetConfig+0x418>)
 8006efa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006efe:	bf00      	nop
 8006f00:	08006f25 	.word	0x08006f25
 8006f04:	08006f2d 	.word	0x08006f2d
 8006f08:	08006f35 	.word	0x08006f35
 8006f0c:	08006f4b 	.word	0x08006f4b
 8006f10:	08006f3b 	.word	0x08006f3b
 8006f14:	08006f4b 	.word	0x08006f4b
 8006f18:	08006f4b 	.word	0x08006f4b
 8006f1c:	08006f4b 	.word	0x08006f4b
 8006f20:	08006f43 	.word	0x08006f43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f24:	f7fe fa6e 	bl	8005404 <HAL_RCC_GetPCLK1Freq>
 8006f28:	61b8      	str	r0, [r7, #24]
        break;
 8006f2a:	e013      	b.n	8006f54 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f2c:	f7fe fa7e 	bl	800542c <HAL_RCC_GetPCLK2Freq>
 8006f30:	61b8      	str	r0, [r7, #24]
        break;
 8006f32:	e00f      	b.n	8006f54 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f34:	4b1d      	ldr	r3, [pc, #116]	@ (8006fac <UART_SetConfig+0x4c4>)
 8006f36:	61bb      	str	r3, [r7, #24]
        break;
 8006f38:	e00c      	b.n	8006f54 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f3a:	f7fe f951 	bl	80051e0 <HAL_RCC_GetSysClockFreq>
 8006f3e:	61b8      	str	r0, [r7, #24]
        break;
 8006f40:	e008      	b.n	8006f54 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f46:	61bb      	str	r3, [r7, #24]
        break;
 8006f48:	e004      	b.n	8006f54 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006f4e:	2301      	movs	r3, #1
 8006f50:	77bb      	strb	r3, [r7, #30]
        break;
 8006f52:	bf00      	nop
    }

    if (pclk != 0U)
 8006f54:	69bb      	ldr	r3, [r7, #24]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d018      	beq.n	8006f8c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	685b      	ldr	r3, [r3, #4]
 8006f5e:	085a      	lsrs	r2, r3, #1
 8006f60:	69bb      	ldr	r3, [r7, #24]
 8006f62:	441a      	add	r2, r3
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	685b      	ldr	r3, [r3, #4]
 8006f68:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f6c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f6e:	693b      	ldr	r3, [r7, #16]
 8006f70:	2b0f      	cmp	r3, #15
 8006f72:	d909      	bls.n	8006f88 <UART_SetConfig+0x4a0>
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f7a:	d205      	bcs.n	8006f88 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006f7c:	693b      	ldr	r3, [r7, #16]
 8006f7e:	b29a      	uxth	r2, r3
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	60da      	str	r2, [r3, #12]
 8006f86:	e001      	b.n	8006f8c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006f88:	2301      	movs	r3, #1
 8006f8a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	2200      	movs	r2, #0
 8006f96:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006f98:	7fbb      	ldrb	r3, [r7, #30]
}
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	3720      	adds	r7, #32
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	bd80      	pop	{r7, pc}
 8006fa2:	bf00      	nop
 8006fa4:	40007c00 	.word	0x40007c00
 8006fa8:	40023800 	.word	0x40023800
 8006fac:	00f42400 	.word	0x00f42400

08006fb0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006fb0:	b480      	push	{r7}
 8006fb2:	b083      	sub	sp, #12
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fbc:	f003 0308 	and.w	r3, r3, #8
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d00a      	beq.n	8006fda <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	685b      	ldr	r3, [r3, #4]
 8006fca:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	430a      	orrs	r2, r1
 8006fd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fde:	f003 0301 	and.w	r3, r3, #1
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d00a      	beq.n	8006ffc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	685b      	ldr	r3, [r3, #4]
 8006fec:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	430a      	orrs	r2, r1
 8006ffa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007000:	f003 0302 	and.w	r3, r3, #2
 8007004:	2b00      	cmp	r3, #0
 8007006:	d00a      	beq.n	800701e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	685b      	ldr	r3, [r3, #4]
 800700e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	430a      	orrs	r2, r1
 800701c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007022:	f003 0304 	and.w	r3, r3, #4
 8007026:	2b00      	cmp	r3, #0
 8007028:	d00a      	beq.n	8007040 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	430a      	orrs	r2, r1
 800703e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007044:	f003 0310 	and.w	r3, r3, #16
 8007048:	2b00      	cmp	r3, #0
 800704a:	d00a      	beq.n	8007062 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	689b      	ldr	r3, [r3, #8]
 8007052:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	430a      	orrs	r2, r1
 8007060:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007066:	f003 0320 	and.w	r3, r3, #32
 800706a:	2b00      	cmp	r3, #0
 800706c:	d00a      	beq.n	8007084 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	689b      	ldr	r3, [r3, #8]
 8007074:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	430a      	orrs	r2, r1
 8007082:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007088:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800708c:	2b00      	cmp	r3, #0
 800708e:	d01a      	beq.n	80070c6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	685b      	ldr	r3, [r3, #4]
 8007096:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	430a      	orrs	r2, r1
 80070a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80070ae:	d10a      	bne.n	80070c6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	685b      	ldr	r3, [r3, #4]
 80070b6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	430a      	orrs	r2, r1
 80070c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d00a      	beq.n	80070e8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	685b      	ldr	r3, [r3, #4]
 80070d8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	430a      	orrs	r2, r1
 80070e6:	605a      	str	r2, [r3, #4]
  }
}
 80070e8:	bf00      	nop
 80070ea:	370c      	adds	r7, #12
 80070ec:	46bd      	mov	sp, r7
 80070ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f2:	4770      	bx	lr

080070f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b098      	sub	sp, #96	@ 0x60
 80070f8:	af02      	add	r7, sp, #8
 80070fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2200      	movs	r2, #0
 8007100:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007104:	f7fb f936 	bl	8002374 <HAL_GetTick>
 8007108:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f003 0308 	and.w	r3, r3, #8
 8007114:	2b08      	cmp	r3, #8
 8007116:	d12e      	bne.n	8007176 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007118:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800711c:	9300      	str	r3, [sp, #0]
 800711e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007120:	2200      	movs	r2, #0
 8007122:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	f000 f88c 	bl	8007244 <UART_WaitOnFlagUntilTimeout>
 800712c:	4603      	mov	r3, r0
 800712e:	2b00      	cmp	r3, #0
 8007130:	d021      	beq.n	8007176 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007138:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800713a:	e853 3f00 	ldrex	r3, [r3]
 800713e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007140:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007142:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007146:	653b      	str	r3, [r7, #80]	@ 0x50
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	461a      	mov	r2, r3
 800714e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007150:	647b      	str	r3, [r7, #68]	@ 0x44
 8007152:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007154:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007156:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007158:	e841 2300 	strex	r3, r2, [r1]
 800715c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800715e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007160:	2b00      	cmp	r3, #0
 8007162:	d1e6      	bne.n	8007132 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2220      	movs	r2, #32
 8007168:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2200      	movs	r2, #0
 800716e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007172:	2303      	movs	r3, #3
 8007174:	e062      	b.n	800723c <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f003 0304 	and.w	r3, r3, #4
 8007180:	2b04      	cmp	r3, #4
 8007182:	d149      	bne.n	8007218 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007184:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007188:	9300      	str	r3, [sp, #0]
 800718a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800718c:	2200      	movs	r2, #0
 800718e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007192:	6878      	ldr	r0, [r7, #4]
 8007194:	f000 f856 	bl	8007244 <UART_WaitOnFlagUntilTimeout>
 8007198:	4603      	mov	r3, r0
 800719a:	2b00      	cmp	r3, #0
 800719c:	d03c      	beq.n	8007218 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071a6:	e853 3f00 	ldrex	r3, [r3]
 80071aa:	623b      	str	r3, [r7, #32]
   return(result);
 80071ac:	6a3b      	ldr	r3, [r7, #32]
 80071ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80071b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	461a      	mov	r2, r3
 80071ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80071bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80071be:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071c0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80071c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071c4:	e841 2300 	strex	r3, r2, [r1]
 80071c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80071ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d1e6      	bne.n	800719e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	3308      	adds	r3, #8
 80071d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071d8:	693b      	ldr	r3, [r7, #16]
 80071da:	e853 3f00 	ldrex	r3, [r3]
 80071de:	60fb      	str	r3, [r7, #12]
   return(result);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	f023 0301 	bic.w	r3, r3, #1
 80071e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	3308      	adds	r3, #8
 80071ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80071f0:	61fa      	str	r2, [r7, #28]
 80071f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071f4:	69b9      	ldr	r1, [r7, #24]
 80071f6:	69fa      	ldr	r2, [r7, #28]
 80071f8:	e841 2300 	strex	r3, r2, [r1]
 80071fc:	617b      	str	r3, [r7, #20]
   return(result);
 80071fe:	697b      	ldr	r3, [r7, #20]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d1e5      	bne.n	80071d0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2220      	movs	r2, #32
 8007208:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2200      	movs	r2, #0
 8007210:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007214:	2303      	movs	r3, #3
 8007216:	e011      	b.n	800723c <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2220      	movs	r2, #32
 800721c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2220      	movs	r2, #32
 8007222:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2200      	movs	r2, #0
 800722a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2200      	movs	r2, #0
 8007230:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2200      	movs	r2, #0
 8007236:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800723a:	2300      	movs	r3, #0
}
 800723c:	4618      	mov	r0, r3
 800723e:	3758      	adds	r7, #88	@ 0x58
 8007240:	46bd      	mov	sp, r7
 8007242:	bd80      	pop	{r7, pc}

08007244 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b084      	sub	sp, #16
 8007248:	af00      	add	r7, sp, #0
 800724a:	60f8      	str	r0, [r7, #12]
 800724c:	60b9      	str	r1, [r7, #8]
 800724e:	603b      	str	r3, [r7, #0]
 8007250:	4613      	mov	r3, r2
 8007252:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007254:	e04f      	b.n	80072f6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007256:	69bb      	ldr	r3, [r7, #24]
 8007258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800725c:	d04b      	beq.n	80072f6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800725e:	f7fb f889 	bl	8002374 <HAL_GetTick>
 8007262:	4602      	mov	r2, r0
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	1ad3      	subs	r3, r2, r3
 8007268:	69ba      	ldr	r2, [r7, #24]
 800726a:	429a      	cmp	r2, r3
 800726c:	d302      	bcc.n	8007274 <UART_WaitOnFlagUntilTimeout+0x30>
 800726e:	69bb      	ldr	r3, [r7, #24]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d101      	bne.n	8007278 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007274:	2303      	movs	r3, #3
 8007276:	e04e      	b.n	8007316 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f003 0304 	and.w	r3, r3, #4
 8007282:	2b00      	cmp	r3, #0
 8007284:	d037      	beq.n	80072f6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	2b80      	cmp	r3, #128	@ 0x80
 800728a:	d034      	beq.n	80072f6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800728c:	68bb      	ldr	r3, [r7, #8]
 800728e:	2b40      	cmp	r3, #64	@ 0x40
 8007290:	d031      	beq.n	80072f6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	69db      	ldr	r3, [r3, #28]
 8007298:	f003 0308 	and.w	r3, r3, #8
 800729c:	2b08      	cmp	r3, #8
 800729e:	d110      	bne.n	80072c2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	2208      	movs	r2, #8
 80072a6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80072a8:	68f8      	ldr	r0, [r7, #12]
 80072aa:	f000 f838 	bl	800731e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	2208      	movs	r2, #8
 80072b2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	2200      	movs	r2, #0
 80072ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80072be:	2301      	movs	r3, #1
 80072c0:	e029      	b.n	8007316 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	69db      	ldr	r3, [r3, #28]
 80072c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80072cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80072d0:	d111      	bne.n	80072f6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80072da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80072dc:	68f8      	ldr	r0, [r7, #12]
 80072de:	f000 f81e 	bl	800731e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	2220      	movs	r2, #32
 80072e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	2200      	movs	r2, #0
 80072ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80072f2:	2303      	movs	r3, #3
 80072f4:	e00f      	b.n	8007316 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	69da      	ldr	r2, [r3, #28]
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	4013      	ands	r3, r2
 8007300:	68ba      	ldr	r2, [r7, #8]
 8007302:	429a      	cmp	r2, r3
 8007304:	bf0c      	ite	eq
 8007306:	2301      	moveq	r3, #1
 8007308:	2300      	movne	r3, #0
 800730a:	b2db      	uxtb	r3, r3
 800730c:	461a      	mov	r2, r3
 800730e:	79fb      	ldrb	r3, [r7, #7]
 8007310:	429a      	cmp	r2, r3
 8007312:	d0a0      	beq.n	8007256 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007314:	2300      	movs	r3, #0
}
 8007316:	4618      	mov	r0, r3
 8007318:	3710      	adds	r7, #16
 800731a:	46bd      	mov	sp, r7
 800731c:	bd80      	pop	{r7, pc}

0800731e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800731e:	b480      	push	{r7}
 8007320:	b095      	sub	sp, #84	@ 0x54
 8007322:	af00      	add	r7, sp, #0
 8007324:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800732c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800732e:	e853 3f00 	ldrex	r3, [r3]
 8007332:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007336:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800733a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	461a      	mov	r2, r3
 8007342:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007344:	643b      	str	r3, [r7, #64]	@ 0x40
 8007346:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007348:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800734a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800734c:	e841 2300 	strex	r3, r2, [r1]
 8007350:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007352:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007354:	2b00      	cmp	r3, #0
 8007356:	d1e6      	bne.n	8007326 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	3308      	adds	r3, #8
 800735e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007360:	6a3b      	ldr	r3, [r7, #32]
 8007362:	e853 3f00 	ldrex	r3, [r3]
 8007366:	61fb      	str	r3, [r7, #28]
   return(result);
 8007368:	69fb      	ldr	r3, [r7, #28]
 800736a:	f023 0301 	bic.w	r3, r3, #1
 800736e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	3308      	adds	r3, #8
 8007376:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007378:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800737a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800737c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800737e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007380:	e841 2300 	strex	r3, r2, [r1]
 8007384:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007388:	2b00      	cmp	r3, #0
 800738a:	d1e5      	bne.n	8007358 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007390:	2b01      	cmp	r3, #1
 8007392:	d118      	bne.n	80073c6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	e853 3f00 	ldrex	r3, [r3]
 80073a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	f023 0310 	bic.w	r3, r3, #16
 80073a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	461a      	mov	r2, r3
 80073b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80073b2:	61bb      	str	r3, [r7, #24]
 80073b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073b6:	6979      	ldr	r1, [r7, #20]
 80073b8:	69ba      	ldr	r2, [r7, #24]
 80073ba:	e841 2300 	strex	r3, r2, [r1]
 80073be:	613b      	str	r3, [r7, #16]
   return(result);
 80073c0:	693b      	ldr	r3, [r7, #16]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d1e6      	bne.n	8007394 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2220      	movs	r2, #32
 80073ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2200      	movs	r2, #0
 80073d2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2200      	movs	r2, #0
 80073d8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80073da:	bf00      	nop
 80073dc:	3754      	adds	r7, #84	@ 0x54
 80073de:	46bd      	mov	sp, r7
 80073e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e4:	4770      	bx	lr
	...

080073e8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80073e8:	b084      	sub	sp, #16
 80073ea:	b580      	push	{r7, lr}
 80073ec:	b084      	sub	sp, #16
 80073ee:	af00      	add	r7, sp, #0
 80073f0:	6078      	str	r0, [r7, #4]
 80073f2:	f107 001c 	add.w	r0, r7, #28
 80073f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80073fa:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80073fe:	2b01      	cmp	r3, #1
 8007400:	d121      	bne.n	8007446 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007406:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	68da      	ldr	r2, [r3, #12]
 8007412:	4b21      	ldr	r3, [pc, #132]	@ (8007498 <USB_CoreInit+0xb0>)
 8007414:	4013      	ands	r3, r2
 8007416:	687a      	ldr	r2, [r7, #4]
 8007418:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	68db      	ldr	r3, [r3, #12]
 800741e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007426:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800742a:	2b01      	cmp	r3, #1
 800742c:	d105      	bne.n	800743a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	68db      	ldr	r3, [r3, #12]
 8007432:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800743a:	6878      	ldr	r0, [r7, #4]
 800743c:	f000 fa92 	bl	8007964 <USB_CoreReset>
 8007440:	4603      	mov	r3, r0
 8007442:	73fb      	strb	r3, [r7, #15]
 8007444:	e010      	b.n	8007468 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	68db      	ldr	r3, [r3, #12]
 800744a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007452:	6878      	ldr	r0, [r7, #4]
 8007454:	f000 fa86 	bl	8007964 <USB_CoreReset>
 8007458:	4603      	mov	r3, r0
 800745a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007460:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8007468:	7fbb      	ldrb	r3, [r7, #30]
 800746a:	2b01      	cmp	r3, #1
 800746c:	d10b      	bne.n	8007486 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	689b      	ldr	r3, [r3, #8]
 8007472:	f043 0206 	orr.w	r2, r3, #6
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	689b      	ldr	r3, [r3, #8]
 800747e:	f043 0220 	orr.w	r2, r3, #32
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007486:	7bfb      	ldrb	r3, [r7, #15]
}
 8007488:	4618      	mov	r0, r3
 800748a:	3710      	adds	r7, #16
 800748c:	46bd      	mov	sp, r7
 800748e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007492:	b004      	add	sp, #16
 8007494:	4770      	bx	lr
 8007496:	bf00      	nop
 8007498:	ffbdffbf 	.word	0xffbdffbf

0800749c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800749c:	b480      	push	{r7}
 800749e:	b083      	sub	sp, #12
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	689b      	ldr	r3, [r3, #8]
 80074a8:	f023 0201 	bic.w	r2, r3, #1
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80074b0:	2300      	movs	r3, #0
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	370c      	adds	r7, #12
 80074b6:	46bd      	mov	sp, r7
 80074b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074bc:	4770      	bx	lr

080074be <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80074be:	b580      	push	{r7, lr}
 80074c0:	b084      	sub	sp, #16
 80074c2:	af00      	add	r7, sp, #0
 80074c4:	6078      	str	r0, [r7, #4]
 80074c6:	460b      	mov	r3, r1
 80074c8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80074ca:	2300      	movs	r3, #0
 80074cc:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	68db      	ldr	r3, [r3, #12]
 80074d2:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80074da:	78fb      	ldrb	r3, [r7, #3]
 80074dc:	2b01      	cmp	r3, #1
 80074de:	d115      	bne.n	800750c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	68db      	ldr	r3, [r3, #12]
 80074e4:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80074ec:	200a      	movs	r0, #10
 80074ee:	f7fa ff4d 	bl	800238c <HAL_Delay>
      ms += 10U;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	330a      	adds	r3, #10
 80074f6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80074f8:	6878      	ldr	r0, [r7, #4]
 80074fa:	f000 fa25 	bl	8007948 <USB_GetMode>
 80074fe:	4603      	mov	r3, r0
 8007500:	2b01      	cmp	r3, #1
 8007502:	d01e      	beq.n	8007542 <USB_SetCurrentMode+0x84>
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	2bc7      	cmp	r3, #199	@ 0xc7
 8007508:	d9f0      	bls.n	80074ec <USB_SetCurrentMode+0x2e>
 800750a:	e01a      	b.n	8007542 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800750c:	78fb      	ldrb	r3, [r7, #3]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d115      	bne.n	800753e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	68db      	ldr	r3, [r3, #12]
 8007516:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800751e:	200a      	movs	r0, #10
 8007520:	f7fa ff34 	bl	800238c <HAL_Delay>
      ms += 10U;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	330a      	adds	r3, #10
 8007528:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800752a:	6878      	ldr	r0, [r7, #4]
 800752c:	f000 fa0c 	bl	8007948 <USB_GetMode>
 8007530:	4603      	mov	r3, r0
 8007532:	2b00      	cmp	r3, #0
 8007534:	d005      	beq.n	8007542 <USB_SetCurrentMode+0x84>
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	2bc7      	cmp	r3, #199	@ 0xc7
 800753a:	d9f0      	bls.n	800751e <USB_SetCurrentMode+0x60>
 800753c:	e001      	b.n	8007542 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800753e:	2301      	movs	r3, #1
 8007540:	e005      	b.n	800754e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	2bc8      	cmp	r3, #200	@ 0xc8
 8007546:	d101      	bne.n	800754c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007548:	2301      	movs	r3, #1
 800754a:	e000      	b.n	800754e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800754c:	2300      	movs	r3, #0
}
 800754e:	4618      	mov	r0, r3
 8007550:	3710      	adds	r7, #16
 8007552:	46bd      	mov	sp, r7
 8007554:	bd80      	pop	{r7, pc}
	...

08007558 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007558:	b084      	sub	sp, #16
 800755a:	b580      	push	{r7, lr}
 800755c:	b086      	sub	sp, #24
 800755e:	af00      	add	r7, sp, #0
 8007560:	6078      	str	r0, [r7, #4]
 8007562:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007566:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800756a:	2300      	movs	r3, #0
 800756c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007572:	2300      	movs	r3, #0
 8007574:	613b      	str	r3, [r7, #16]
 8007576:	e009      	b.n	800758c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007578:	687a      	ldr	r2, [r7, #4]
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	3340      	adds	r3, #64	@ 0x40
 800757e:	009b      	lsls	r3, r3, #2
 8007580:	4413      	add	r3, r2
 8007582:	2200      	movs	r2, #0
 8007584:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007586:	693b      	ldr	r3, [r7, #16]
 8007588:	3301      	adds	r3, #1
 800758a:	613b      	str	r3, [r7, #16]
 800758c:	693b      	ldr	r3, [r7, #16]
 800758e:	2b0e      	cmp	r3, #14
 8007590:	d9f2      	bls.n	8007578 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007592:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007596:	2b00      	cmp	r3, #0
 8007598:	d11c      	bne.n	80075d4 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075a0:	685b      	ldr	r3, [r3, #4]
 80075a2:	68fa      	ldr	r2, [r7, #12]
 80075a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80075a8:	f043 0302 	orr.w	r3, r3, #2
 80075ac:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075b2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	601a      	str	r2, [r3, #0]
 80075d2:	e005      	b.n	80075e0 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075d8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80075e6:	461a      	mov	r2, r3
 80075e8:	2300      	movs	r3, #0
 80075ea:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80075ec:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80075f0:	2b01      	cmp	r3, #1
 80075f2:	d10d      	bne.n	8007610 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80075f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d104      	bne.n	8007606 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80075fc:	2100      	movs	r1, #0
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	f000 f968 	bl	80078d4 <USB_SetDevSpeed>
 8007604:	e008      	b.n	8007618 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007606:	2101      	movs	r1, #1
 8007608:	6878      	ldr	r0, [r7, #4]
 800760a:	f000 f963 	bl	80078d4 <USB_SetDevSpeed>
 800760e:	e003      	b.n	8007618 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007610:	2103      	movs	r1, #3
 8007612:	6878      	ldr	r0, [r7, #4]
 8007614:	f000 f95e 	bl	80078d4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007618:	2110      	movs	r1, #16
 800761a:	6878      	ldr	r0, [r7, #4]
 800761c:	f000 f8fa 	bl	8007814 <USB_FlushTxFifo>
 8007620:	4603      	mov	r3, r0
 8007622:	2b00      	cmp	r3, #0
 8007624:	d001      	beq.n	800762a <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8007626:	2301      	movs	r3, #1
 8007628:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800762a:	6878      	ldr	r0, [r7, #4]
 800762c:	f000 f924 	bl	8007878 <USB_FlushRxFifo>
 8007630:	4603      	mov	r3, r0
 8007632:	2b00      	cmp	r3, #0
 8007634:	d001      	beq.n	800763a <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8007636:	2301      	movs	r3, #1
 8007638:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007640:	461a      	mov	r2, r3
 8007642:	2300      	movs	r3, #0
 8007644:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800764c:	461a      	mov	r2, r3
 800764e:	2300      	movs	r3, #0
 8007650:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007658:	461a      	mov	r2, r3
 800765a:	2300      	movs	r3, #0
 800765c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800765e:	2300      	movs	r3, #0
 8007660:	613b      	str	r3, [r7, #16]
 8007662:	e043      	b.n	80076ec <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007664:	693b      	ldr	r3, [r7, #16]
 8007666:	015a      	lsls	r2, r3, #5
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	4413      	add	r3, r2
 800766c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007676:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800767a:	d118      	bne.n	80076ae <USB_DevInit+0x156>
    {
      if (i == 0U)
 800767c:	693b      	ldr	r3, [r7, #16]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d10a      	bne.n	8007698 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007682:	693b      	ldr	r3, [r7, #16]
 8007684:	015a      	lsls	r2, r3, #5
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	4413      	add	r3, r2
 800768a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800768e:	461a      	mov	r2, r3
 8007690:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007694:	6013      	str	r3, [r2, #0]
 8007696:	e013      	b.n	80076c0 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007698:	693b      	ldr	r3, [r7, #16]
 800769a:	015a      	lsls	r2, r3, #5
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	4413      	add	r3, r2
 80076a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076a4:	461a      	mov	r2, r3
 80076a6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80076aa:	6013      	str	r3, [r2, #0]
 80076ac:	e008      	b.n	80076c0 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80076ae:	693b      	ldr	r3, [r7, #16]
 80076b0:	015a      	lsls	r2, r3, #5
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	4413      	add	r3, r2
 80076b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076ba:	461a      	mov	r2, r3
 80076bc:	2300      	movs	r3, #0
 80076be:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80076c0:	693b      	ldr	r3, [r7, #16]
 80076c2:	015a      	lsls	r2, r3, #5
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	4413      	add	r3, r2
 80076c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076cc:	461a      	mov	r2, r3
 80076ce:	2300      	movs	r3, #0
 80076d0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	015a      	lsls	r2, r3, #5
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	4413      	add	r3, r2
 80076da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076de:	461a      	mov	r2, r3
 80076e0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80076e4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80076e6:	693b      	ldr	r3, [r7, #16]
 80076e8:	3301      	adds	r3, #1
 80076ea:	613b      	str	r3, [r7, #16]
 80076ec:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80076f0:	461a      	mov	r2, r3
 80076f2:	693b      	ldr	r3, [r7, #16]
 80076f4:	4293      	cmp	r3, r2
 80076f6:	d3b5      	bcc.n	8007664 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80076f8:	2300      	movs	r3, #0
 80076fa:	613b      	str	r3, [r7, #16]
 80076fc:	e043      	b.n	8007786 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80076fe:	693b      	ldr	r3, [r7, #16]
 8007700:	015a      	lsls	r2, r3, #5
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	4413      	add	r3, r2
 8007706:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007710:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007714:	d118      	bne.n	8007748 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8007716:	693b      	ldr	r3, [r7, #16]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d10a      	bne.n	8007732 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800771c:	693b      	ldr	r3, [r7, #16]
 800771e:	015a      	lsls	r2, r3, #5
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	4413      	add	r3, r2
 8007724:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007728:	461a      	mov	r2, r3
 800772a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800772e:	6013      	str	r3, [r2, #0]
 8007730:	e013      	b.n	800775a <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007732:	693b      	ldr	r3, [r7, #16]
 8007734:	015a      	lsls	r2, r3, #5
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	4413      	add	r3, r2
 800773a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800773e:	461a      	mov	r2, r3
 8007740:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007744:	6013      	str	r3, [r2, #0]
 8007746:	e008      	b.n	800775a <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007748:	693b      	ldr	r3, [r7, #16]
 800774a:	015a      	lsls	r2, r3, #5
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	4413      	add	r3, r2
 8007750:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007754:	461a      	mov	r2, r3
 8007756:	2300      	movs	r3, #0
 8007758:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800775a:	693b      	ldr	r3, [r7, #16]
 800775c:	015a      	lsls	r2, r3, #5
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	4413      	add	r3, r2
 8007762:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007766:	461a      	mov	r2, r3
 8007768:	2300      	movs	r3, #0
 800776a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800776c:	693b      	ldr	r3, [r7, #16]
 800776e:	015a      	lsls	r2, r3, #5
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	4413      	add	r3, r2
 8007774:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007778:	461a      	mov	r2, r3
 800777a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800777e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007780:	693b      	ldr	r3, [r7, #16]
 8007782:	3301      	adds	r3, #1
 8007784:	613b      	str	r3, [r7, #16]
 8007786:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800778a:	461a      	mov	r2, r3
 800778c:	693b      	ldr	r3, [r7, #16]
 800778e:	4293      	cmp	r3, r2
 8007790:	d3b5      	bcc.n	80076fe <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007798:	691b      	ldr	r3, [r3, #16]
 800779a:	68fa      	ldr	r2, [r7, #12]
 800779c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80077a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80077a4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2200      	movs	r2, #0
 80077aa:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80077b2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80077b4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d105      	bne.n	80077c8 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	699b      	ldr	r3, [r3, #24]
 80077c0:	f043 0210 	orr.w	r2, r3, #16
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	699a      	ldr	r2, [r3, #24]
 80077cc:	4b0f      	ldr	r3, [pc, #60]	@ (800780c <USB_DevInit+0x2b4>)
 80077ce:	4313      	orrs	r3, r2
 80077d0:	687a      	ldr	r2, [r7, #4]
 80077d2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80077d4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d005      	beq.n	80077e8 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	699b      	ldr	r3, [r3, #24]
 80077e0:	f043 0208 	orr.w	r2, r3, #8
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80077e8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80077ec:	2b01      	cmp	r3, #1
 80077ee:	d105      	bne.n	80077fc <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	699a      	ldr	r2, [r3, #24]
 80077f4:	4b06      	ldr	r3, [pc, #24]	@ (8007810 <USB_DevInit+0x2b8>)
 80077f6:	4313      	orrs	r3, r2
 80077f8:	687a      	ldr	r2, [r7, #4]
 80077fa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80077fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80077fe:	4618      	mov	r0, r3
 8007800:	3718      	adds	r7, #24
 8007802:	46bd      	mov	sp, r7
 8007804:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007808:	b004      	add	sp, #16
 800780a:	4770      	bx	lr
 800780c:	803c3800 	.word	0x803c3800
 8007810:	40000004 	.word	0x40000004

08007814 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007814:	b480      	push	{r7}
 8007816:	b085      	sub	sp, #20
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
 800781c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800781e:	2300      	movs	r3, #0
 8007820:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	3301      	adds	r3, #1
 8007826:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800782e:	d901      	bls.n	8007834 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007830:	2303      	movs	r3, #3
 8007832:	e01b      	b.n	800786c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	691b      	ldr	r3, [r3, #16]
 8007838:	2b00      	cmp	r3, #0
 800783a:	daf2      	bge.n	8007822 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800783c:	2300      	movs	r3, #0
 800783e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	019b      	lsls	r3, r3, #6
 8007844:	f043 0220 	orr.w	r2, r3, #32
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	3301      	adds	r3, #1
 8007850:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007858:	d901      	bls.n	800785e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800785a:	2303      	movs	r3, #3
 800785c:	e006      	b.n	800786c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	691b      	ldr	r3, [r3, #16]
 8007862:	f003 0320 	and.w	r3, r3, #32
 8007866:	2b20      	cmp	r3, #32
 8007868:	d0f0      	beq.n	800784c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800786a:	2300      	movs	r3, #0
}
 800786c:	4618      	mov	r0, r3
 800786e:	3714      	adds	r7, #20
 8007870:	46bd      	mov	sp, r7
 8007872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007876:	4770      	bx	lr

08007878 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007878:	b480      	push	{r7}
 800787a:	b085      	sub	sp, #20
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007880:	2300      	movs	r3, #0
 8007882:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	3301      	adds	r3, #1
 8007888:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007890:	d901      	bls.n	8007896 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007892:	2303      	movs	r3, #3
 8007894:	e018      	b.n	80078c8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	691b      	ldr	r3, [r3, #16]
 800789a:	2b00      	cmp	r3, #0
 800789c:	daf2      	bge.n	8007884 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800789e:	2300      	movs	r3, #0
 80078a0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2210      	movs	r2, #16
 80078a6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	3301      	adds	r3, #1
 80078ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80078b4:	d901      	bls.n	80078ba <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80078b6:	2303      	movs	r3, #3
 80078b8:	e006      	b.n	80078c8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	691b      	ldr	r3, [r3, #16]
 80078be:	f003 0310 	and.w	r3, r3, #16
 80078c2:	2b10      	cmp	r3, #16
 80078c4:	d0f0      	beq.n	80078a8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80078c6:	2300      	movs	r3, #0
}
 80078c8:	4618      	mov	r0, r3
 80078ca:	3714      	adds	r7, #20
 80078cc:	46bd      	mov	sp, r7
 80078ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d2:	4770      	bx	lr

080078d4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80078d4:	b480      	push	{r7}
 80078d6:	b085      	sub	sp, #20
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
 80078dc:	460b      	mov	r3, r1
 80078de:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078ea:	681a      	ldr	r2, [r3, #0]
 80078ec:	78fb      	ldrb	r3, [r7, #3]
 80078ee:	68f9      	ldr	r1, [r7, #12]
 80078f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80078f4:	4313      	orrs	r3, r2
 80078f6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80078f8:	2300      	movs	r3, #0
}
 80078fa:	4618      	mov	r0, r3
 80078fc:	3714      	adds	r7, #20
 80078fe:	46bd      	mov	sp, r7
 8007900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007904:	4770      	bx	lr

08007906 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007906:	b480      	push	{r7}
 8007908:	b085      	sub	sp, #20
 800790a:	af00      	add	r7, sp, #0
 800790c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	68fa      	ldr	r2, [r7, #12]
 800791c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007920:	f023 0303 	bic.w	r3, r3, #3
 8007924:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800792c:	685b      	ldr	r3, [r3, #4]
 800792e:	68fa      	ldr	r2, [r7, #12]
 8007930:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007934:	f043 0302 	orr.w	r3, r3, #2
 8007938:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800793a:	2300      	movs	r3, #0
}
 800793c:	4618      	mov	r0, r3
 800793e:	3714      	adds	r7, #20
 8007940:	46bd      	mov	sp, r7
 8007942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007946:	4770      	bx	lr

08007948 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007948:	b480      	push	{r7}
 800794a:	b083      	sub	sp, #12
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	695b      	ldr	r3, [r3, #20]
 8007954:	f003 0301 	and.w	r3, r3, #1
}
 8007958:	4618      	mov	r0, r3
 800795a:	370c      	adds	r7, #12
 800795c:	46bd      	mov	sp, r7
 800795e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007962:	4770      	bx	lr

08007964 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007964:	b480      	push	{r7}
 8007966:	b085      	sub	sp, #20
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800796c:	2300      	movs	r3, #0
 800796e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	3301      	adds	r3, #1
 8007974:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800797c:	d901      	bls.n	8007982 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800797e:	2303      	movs	r3, #3
 8007980:	e022      	b.n	80079c8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	691b      	ldr	r3, [r3, #16]
 8007986:	2b00      	cmp	r3, #0
 8007988:	daf2      	bge.n	8007970 <USB_CoreReset+0xc>

  count = 10U;
 800798a:	230a      	movs	r3, #10
 800798c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800798e:	e002      	b.n	8007996 <USB_CoreReset+0x32>
  {
    count--;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	3b01      	subs	r3, #1
 8007994:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d1f9      	bne.n	8007990 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	691b      	ldr	r3, [r3, #16]
 80079a0:	f043 0201 	orr.w	r2, r3, #1
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	3301      	adds	r3, #1
 80079ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80079b4:	d901      	bls.n	80079ba <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80079b6:	2303      	movs	r3, #3
 80079b8:	e006      	b.n	80079c8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	691b      	ldr	r3, [r3, #16]
 80079be:	f003 0301 	and.w	r3, r3, #1
 80079c2:	2b01      	cmp	r3, #1
 80079c4:	d0f0      	beq.n	80079a8 <USB_CoreReset+0x44>

  return HAL_OK;
 80079c6:	2300      	movs	r3, #0
}
 80079c8:	4618      	mov	r0, r3
 80079ca:	3714      	adds	r7, #20
 80079cc:	46bd      	mov	sp, r7
 80079ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d2:	4770      	bx	lr

080079d4 <eARPProcessPacket>:
 * @param[in] pxNetworkBuffer The network buffer with the packet to be processed.
 *
 * @return An enum which says whether to return the frame or to release it.
 */
    eFrameProcessingResult_t eARPProcessPacket( const NetworkBufferDescriptor_t * pxNetworkBuffer )
    {
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b090      	sub	sp, #64	@ 0x40
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        ARPPacket_t * pxARPFrame = ( ( ARPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079e0:	63bb      	str	r3, [r7, #56]	@ 0x38
        eFrameProcessingResult_t eReturn = eReleaseBuffer;
 80079e2:	2300      	movs	r3, #0
 80079e4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        uint32_t ulTargetProtocolAddress, ulSenderProtocolAddress;

        /* memcpy() helper variables for MISRA Rule 21.15 compliance*/
        const void * pvCopySource;
        void * pvCopyDest;
        NetworkEndPoint_t * pxTargetEndPoint = pxNetworkBuffer->pxEndPoint;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079ec:	637b      	str	r3, [r7, #52]	@ 0x34
         * period. */
        static UBaseType_t uxARPClashCounter = 0U;
        /* The time at which the last ARP clash was sent. */
        static TimeOut_t xARPClashTimeOut;

        pxARPHeader = &( pxARPFrame->xARPHeader );
 80079ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079f0:	330e      	adds	r3, #14
 80079f2:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Only Ethernet hardware type is supported.
         * Only IPv4 address can be present in the ARP packet.
         * The hardware length (the MAC address) must be 6 bytes. And,
         * The Protocol address length must be 4 bytes as it is IPv4. */
        if( ( pxARPHeader->usHardwareType == ipARP_HARDWARE_TYPE_ETHERNET ) &&
 80079f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079f6:	881b      	ldrh	r3, [r3, #0]
 80079f8:	b29b      	uxth	r3, r3
 80079fa:	2b01      	cmp	r3, #1
 80079fc:	f040 80ee 	bne.w	8007bdc <eARPProcessPacket+0x208>
            ( pxARPHeader->usProtocolType == ipARP_PROTOCOL_TYPE ) &&
 8007a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a02:	885b      	ldrh	r3, [r3, #2]
 8007a04:	b29b      	uxth	r3, r3
        if( ( pxARPHeader->usHardwareType == ipARP_HARDWARE_TYPE_ETHERNET ) &&
 8007a06:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007a0a:	f040 80e7 	bne.w	8007bdc <eARPProcessPacket+0x208>
            ( pxARPHeader->ucHardwareAddressLength == ipMAC_ADDRESS_LENGTH_BYTES ) &&
 8007a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a10:	791b      	ldrb	r3, [r3, #4]
            ( pxARPHeader->usProtocolType == ipARP_PROTOCOL_TYPE ) &&
 8007a12:	2b06      	cmp	r3, #6
 8007a14:	f040 80e2 	bne.w	8007bdc <eARPProcessPacket+0x208>
            ( pxARPHeader->ucProtocolAddressLength == ipIP_ADDRESS_LENGTH_BYTES ) )
 8007a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a1a:	795b      	ldrb	r3, [r3, #5]
            ( pxARPHeader->ucHardwareAddressLength == ipMAC_ADDRESS_LENGTH_BYTES ) &&
 8007a1c:	2b04      	cmp	r3, #4
 8007a1e:	f040 80dd 	bne.w	8007bdc <eARPProcessPacket+0x208>
            /*
             * Use helper variables for memcpy() to remain
             * compliant with MISRA Rule 21.15.  These should be
             * optimized away.
             */
            pvCopySource = pxARPHeader->ucSenderProtocolAddress;
 8007a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a24:	330e      	adds	r3, #14
 8007a26:	62fb      	str	r3, [r7, #44]	@ 0x2c
            pvCopyDest = &ulSenderProtocolAddress;
 8007a28:	f107 0320 	add.w	r3, r7, #32
 8007a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
            ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( ulSenderProtocolAddress ) );
 8007a2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	461a      	mov	r2, r3
 8007a34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a36:	601a      	str	r2, [r3, #0]
            /* The field ulTargetProtocolAddress is well-aligned, a 32-bits copy. */
            ulTargetProtocolAddress = pxARPHeader->ulTargetProtocolAddress;
 8007a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a3a:	699b      	ldr	r3, [r3, #24]
 8007a3c:	627b      	str	r3, [r7, #36]	@ 0x24

            if( uxARPClashCounter != 0U )
 8007a3e:	4b6a      	ldr	r3, [pc, #424]	@ (8007be8 <eARPProcessPacket+0x214>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d009      	beq.n	8007a5a <eARPProcessPacket+0x86>
            {
                /* Has the timeout been reached? */
                if( xTaskCheckForTimeOut( &xARPClashTimeOut, &uxARPClashTimeoutPeriod ) == pdTRUE )
 8007a46:	4969      	ldr	r1, [pc, #420]	@ (8007bec <eARPProcessPacket+0x218>)
 8007a48:	4869      	ldr	r0, [pc, #420]	@ (8007bf0 <eARPProcessPacket+0x21c>)
 8007a4a:	f00d fed7 	bl	80157fc <xTaskCheckForTimeOut>
 8007a4e:	4603      	mov	r3, r0
 8007a50:	2b01      	cmp	r3, #1
 8007a52:	d102      	bne.n	8007a5a <eARPProcessPacket+0x86>
                {
                    /* We have waited long enough, reset the counter. */
                    uxARPClashCounter = 0;
 8007a54:	4b64      	ldr	r3, [pc, #400]	@ (8007be8 <eARPProcessPacket+0x214>)
 8007a56:	2200      	movs	r2, #0
 8007a58:	601a      	str	r2, [r3, #0]
                }
            }

            /* Check whether the lowest bit of the highest byte is 1 to check for
             * multicast address or even a broadcast address (FF:FF:FF:FF:FF:FF). */
            if( ( pxARPHeader->xSenderHardwareAddress.ucBytes[ 0 ] & 0x01U ) == 0x01U )
 8007a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a5c:	7a1b      	ldrb	r3, [r3, #8]
 8007a5e:	f003 0301 	and.w	r3, r3, #1
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	f040 80ba 	bne.w	8007bdc <eARPProcessPacket+0x208>
                /* Senders address is a multicast OR broadcast address which is not
                 * allowed for an ARP packet. Drop the packet. See RFC 1812 section
                 * 3.3.2. */
                iptraceDROPPED_INVALID_ARP_PACKET( pxARPHeader );
            }
            else if( ( ipFIRST_LOOPBACK_IPv4 <= ( FreeRTOS_ntohl( ulSenderProtocolAddress ) ) ) &&
 8007a68:	6a3b      	ldr	r3, [r7, #32]
 8007a6a:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8007a6e:	d303      	bcc.n	8007a78 <eARPProcessPacket+0xa4>
                     ( ( FreeRTOS_ntohl( ulSenderProtocolAddress ) ) < ipLAST_LOOPBACK_IPv4 ) )
 8007a70:	6a3b      	ldr	r3, [r7, #32]
            else if( ( ipFIRST_LOOPBACK_IPv4 <= ( FreeRTOS_ntohl( ulSenderProtocolAddress ) ) ) &&
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	f280 80b2 	bge.w	8007bdc <eARPProcessPacket+0x208>
                /* The local loopback addresses must never appear outside a host. See RFC 1122
                 * section 3.2.1.3. */
                iptraceDROPPED_INVALID_ARP_PACKET( pxARPHeader );
            }
            /* Check whether there is a clash with another device for this IP address. */
            else if( ( pxTargetEndPoint != NULL ) && ( ulSenderProtocolAddress == pxTargetEndPoint->ipv4_settings.ulIPAddress ) )
 8007a78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d021      	beq.n	8007ac2 <eARPProcessPacket+0xee>
 8007a7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a80:	681a      	ldr	r2, [r3, #0]
 8007a82:	6a3b      	ldr	r3, [r7, #32]
 8007a84:	429a      	cmp	r2, r3
 8007a86:	d11c      	bne.n	8007ac2 <eARPProcessPacket+0xee>
            {
                if( uxARPClashCounter < arpIP_CLASH_MAX_RETRIES )
 8007a88:	4b57      	ldr	r3, [pc, #348]	@ (8007be8 <eARPProcessPacket+0x214>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	f040 80a5 	bne.w	8007bdc <eARPProcessPacket+0x208>
                {
                    /* Increment the counter. */
                    uxARPClashCounter++;
 8007a92:	4b55      	ldr	r3, [pc, #340]	@ (8007be8 <eARPProcessPacket+0x214>)
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	3301      	adds	r3, #1
 8007a98:	4a53      	ldr	r2, [pc, #332]	@ (8007be8 <eARPProcessPacket+0x214>)
 8007a9a:	6013      	str	r3, [r2, #0]

                    /* Send out a defensive ARP request. */
                    FreeRTOS_OutputARPRequest_Multi( pxTargetEndPoint, pxTargetEndPoint->ipv4_settings.ulIPAddress );
 8007a9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	4619      	mov	r1, r3
 8007aa2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007aa4:	f000 fcd4 	bl	8008450 <FreeRTOS_OutputARPRequest_Multi>

                    /* Since an ARP Request for this IP was just sent, do not send a gratuitous
                     * ARP for arpGRATUITOUS_ARP_PERIOD. */
                    xLastGratuitousARPTime = xTaskGetTickCount();
 8007aa8:	f00d fbce 	bl	8015248 <xTaskGetTickCount>
 8007aac:	4603      	mov	r3, r0
 8007aae:	4a51      	ldr	r2, [pc, #324]	@ (8007bf4 <eARPProcessPacket+0x220>)
 8007ab0:	6013      	str	r3, [r2, #0]

                    /* Note the time at which this request was sent. */
                    vTaskSetTimeOutState( &xARPClashTimeOut );
 8007ab2:	484f      	ldr	r0, [pc, #316]	@ (8007bf0 <eARPProcessPacket+0x21c>)
 8007ab4:	f00d fe62 	bl	801577c <vTaskSetTimeOutState>

                    /* Reset the time-out period to the given value. */
                    uxARPClashTimeoutPeriod = pdMS_TO_TICKS( arpIP_CLASH_RESET_TIMEOUT_MS );
 8007ab8:	4b4c      	ldr	r3, [pc, #304]	@ (8007bec <eARPProcessPacket+0x218>)
 8007aba:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007abe:	601a      	str	r2, [r3, #0]
                if( uxARPClashCounter < arpIP_CLASH_MAX_RETRIES )
 8007ac0:	e08c      	b.n	8007bdc <eARPProcessPacket+0x208>
            {
                iptraceARP_PACKET_RECEIVED();

                /* Some extra logging while still testing. */
                #if ( ipconfigHAS_DEBUG_PRINTF != 0 )
                    if( pxARPHeader->usOperation == ( uint16_t ) ipARP_REPLY )
 8007ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ac4:	88db      	ldrh	r3, [r3, #6]
                                                 ( unsigned ) FreeRTOS_ntohl( ( pxTargetEndPoint != NULL ) ? pxTargetEndPoint->ipv4_settings.ulIPAddress : 0U ) ) );
                    }
                #endif /* ( ipconfigHAS_DEBUG_PRINTF != 0 ) */

                #if ( ipconfigHAS_DEBUG_PRINTF != 0 )
                    if( ( pxARPHeader->usOperation == ( uint16_t ) ipARP_REQUEST ) &&
 8007ac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ac8:	88db      	ldrh	r3, [r3, #6]
 8007aca:	b29b      	uxth	r3, r3
 8007acc:	2b01      	cmp	r3, #1
                /* ulTargetProtocolAddress won't be used unless logging is enabled. */
                ( void ) ulTargetProtocolAddress;

                /* Don't do anything if the local IP address is zero because
                 * that means a DHCP request has not completed. */
                if( ( pxTargetEndPoint != NULL ) && ( pxTargetEndPoint->bits.bEndPointUp != pdFALSE_UNSIGNED ) )
 8007ace:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	f000 8083 	beq.w	8007bdc <eARPProcessPacket+0x208>
 8007ad6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ad8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007adc:	f003 0310 	and.w	r3, r3, #16
 8007ae0:	b2db      	uxtb	r3, r3
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d07a      	beq.n	8007bdc <eARPProcessPacket+0x208>
                {
                    switch( pxARPHeader->usOperation )
 8007ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ae8:	88db      	ldrh	r3, [r3, #6]
 8007aea:	b29b      	uxth	r3, r3
 8007aec:	2b01      	cmp	r3, #1
 8007aee:	d002      	beq.n	8007af6 <eARPProcessPacket+0x122>
 8007af0:	2b02      	cmp	r3, #2
 8007af2:	d06b      	beq.n	8007bcc <eARPProcessPacket+0x1f8>
                            vARPProcessPacketReply( pxARPFrame, pxTargetEndPoint, ulSenderProtocolAddress );
                            break;

                        default:
                            /* Invalid. */
                            break;
 8007af4:	e072      	b.n	8007bdc <eARPProcessPacket+0x208>
                            if( ulTargetProtocolAddress == pxTargetEndPoint->ipv4_settings.ulIPAddress )
 8007af6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007afc:	429a      	cmp	r2, r3
 8007afe:	d115      	bne.n	8007b2c <eARPProcessPacket+0x158>
                                if( memcmp( pxTargetEndPoint->xMACAddress.ucBytes,
 8007b00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b02:	f103 0038 	add.w	r0, r3, #56	@ 0x38
                                            pxARPHeader->xSenderHardwareAddress.ucBytes,
 8007b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b08:	3308      	adds	r3, #8
                                if( memcmp( pxTargetEndPoint->xMACAddress.ucBytes,
 8007b0a:	2206      	movs	r2, #6
 8007b0c:	4619      	mov	r1, r3
 8007b0e:	f00f fcf6 	bl	80174fe <memcmp>
 8007b12:	4603      	mov	r3, r0
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d060      	beq.n	8007bda <eARPProcessPacket+0x206>
                                    vARPProcessPacketRequest( pxARPFrame, pxTargetEndPoint, ulSenderProtocolAddress );
 8007b18:	6a3b      	ldr	r3, [r7, #32]
 8007b1a:	461a      	mov	r2, r3
 8007b1c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007b1e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007b20:	f000 f86e 	bl	8007c00 <vARPProcessPacketRequest>
                                    eReturn = eReturnEthernetFrame;
 8007b24:	2302      	movs	r3, #2
 8007b26:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                            break;
 8007b2a:	e056      	b.n	8007bda <eARPProcessPacket+0x206>
                            else if( ( ulSenderProtocolAddress == ulTargetProtocolAddress ) &&
 8007b2c:	6a3b      	ldr	r3, [r7, #32]
 8007b2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b30:	429a      	cmp	r2, r3
 8007b32:	d152      	bne.n	8007bda <eARPProcessPacket+0x206>
                                     ( ( ulSenderProtocolAddress & pxTargetEndPoint->ipv4_settings.ulNetMask ) == ( pxTargetEndPoint->ipv4_settings.ulNetMask & pxTargetEndPoint->ipv4_settings.ulIPAddress ) ) )
 8007b34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b36:	681a      	ldr	r2, [r3, #0]
 8007b38:	6a3b      	ldr	r3, [r7, #32]
 8007b3a:	405a      	eors	r2, r3
 8007b3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b3e:	685b      	ldr	r3, [r3, #4]
 8007b40:	4013      	ands	r3, r2
                            else if( ( ulSenderProtocolAddress == ulTargetProtocolAddress ) &&
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d149      	bne.n	8007bda <eARPProcessPacket+0x206>
                                const MACAddress_t xGARPTargetAddress = { { 0, 0, 0, 0, 0, 0 } };
 8007b46:	4a2c      	ldr	r2, [pc, #176]	@ (8007bf8 <eARPProcessPacket+0x224>)
 8007b48:	f107 0318 	add.w	r3, r7, #24
 8007b4c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007b50:	6018      	str	r0, [r3, #0]
 8007b52:	3304      	adds	r3, #4
 8007b54:	8019      	strh	r1, [r3, #0]
                                if( ( ( memcmp( pxARPHeader->xTargetHardwareAddress.ucBytes, xBroadcastMACAddress.ucBytes, ipMAC_ADDRESS_LENGTH_BYTES ) == 0 ) ||
 8007b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b58:	3312      	adds	r3, #18
 8007b5a:	2206      	movs	r2, #6
 8007b5c:	4927      	ldr	r1, [pc, #156]	@ (8007bfc <eARPProcessPacket+0x228>)
 8007b5e:	4618      	mov	r0, r3
 8007b60:	f00f fccd 	bl	80174fe <memcmp>
 8007b64:	4603      	mov	r3, r0
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d00a      	beq.n	8007b80 <eARPProcessPacket+0x1ac>
                                      ( ( memcmp( pxARPHeader->xTargetHardwareAddress.ucBytes, xGARPTargetAddress.ucBytes, ipMAC_ADDRESS_LENGTH_BYTES ) == 0 ) ) ) &&
 8007b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b6c:	3312      	adds	r3, #18
 8007b6e:	f107 0118 	add.w	r1, r7, #24
 8007b72:	2206      	movs	r2, #6
 8007b74:	4618      	mov	r0, r3
 8007b76:	f00f fcc2 	bl	80174fe <memcmp>
 8007b7a:	4603      	mov	r3, r0
                                if( ( ( memcmp( pxARPHeader->xTargetHardwareAddress.ucBytes, xBroadcastMACAddress.ucBytes, ipMAC_ADDRESS_LENGTH_BYTES ) == 0 ) ||
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d12c      	bne.n	8007bda <eARPProcessPacket+0x206>
                                    ( memcmp( pxTargetEndPoint->xMACAddress.ucBytes, pxARPHeader->xSenderHardwareAddress.ucBytes, ipMAC_ADDRESS_LENGTH_BYTES ) != 0 ) )
 8007b80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b82:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8007b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b88:	3308      	adds	r3, #8
 8007b8a:	2206      	movs	r2, #6
 8007b8c:	4619      	mov	r1, r3
 8007b8e:	f00f fcb6 	bl	80174fe <memcmp>
 8007b92:	4603      	mov	r3, r0
                                      ( ( memcmp( pxARPHeader->xTargetHardwareAddress.ucBytes, xGARPTargetAddress.ucBytes, ipMAC_ADDRESS_LENGTH_BYTES ) == 0 ) ) ) &&
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d020      	beq.n	8007bda <eARPProcessPacket+0x206>
                                    pxCachedEndPoint = NULL;
 8007b98:	2300      	movs	r3, #0
 8007b9a:	60fb      	str	r3, [r7, #12]
                                    if( eARPGetCacheEntry( &( ulSenderProtocolAddress ), &( xHardwareAddress ), &( pxCachedEndPoint ) ) == eResolutionCacheHit )
 8007b9c:	f107 020c 	add.w	r2, r7, #12
 8007ba0:	f107 0110 	add.w	r1, r7, #16
 8007ba4:	f107 0320 	add.w	r3, r7, #32
 8007ba8:	4618      	mov	r0, r3
 8007baa:	f000 fa87 	bl	80080bc <eARPGetCacheEntry>
 8007bae:	4603      	mov	r3, r0
 8007bb0:	2b01      	cmp	r3, #1
 8007bb2:	d112      	bne.n	8007bda <eARPProcessPacket+0x206>
                                        if( pxCachedEndPoint == pxTargetEndPoint )
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007bb8:	429a      	cmp	r2, r3
 8007bba:	d10e      	bne.n	8007bda <eARPProcessPacket+0x206>
                                            vARPRefreshCacheEntry( &( pxARPHeader->xSenderHardwareAddress ), ulSenderProtocolAddress, pxTargetEndPoint );
 8007bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bbe:	3308      	adds	r3, #8
 8007bc0:	6a39      	ldr	r1, [r7, #32]
 8007bc2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	f000 f967 	bl	8007e98 <vARPRefreshCacheEntry>
                            break;
 8007bca:	e006      	b.n	8007bda <eARPProcessPacket+0x206>
                            vARPProcessPacketReply( pxARPFrame, pxTargetEndPoint, ulSenderProtocolAddress );
 8007bcc:	6a3b      	ldr	r3, [r7, #32]
 8007bce:	461a      	mov	r2, r3
 8007bd0:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007bd2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007bd4:	f000 f852 	bl	8007c7c <vARPProcessPacketReply>
                            break;
 8007bd8:	e000      	b.n	8007bdc <eARPProcessPacket+0x208>
                            break;
 8007bda:	bf00      	nop
        else
        {
            iptraceDROPPED_INVALID_ARP_PACKET( pxARPHeader );
        }

        return eReturn;
 8007bdc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
    }
 8007be0:	4618      	mov	r0, r3
 8007be2:	3740      	adds	r7, #64	@ 0x40
 8007be4:	46bd      	mov	sp, r7
 8007be6:	bd80      	pop	{r7, pc}
 8007be8:	20001084 	.word	0x20001084
 8007bec:	2000000c 	.word	0x2000000c
 8007bf0:	20001088 	.word	0x20001088
 8007bf4:	20001080 	.word	0x20001080
 8007bf8:	08018764 	.word	0x08018764
 8007bfc:	080188f8 	.word	0x080188f8

08007c00 <vARPProcessPacketRequest>:
 *
 */
    static void vARPProcessPacketRequest( ARPPacket_t * pxARPFrame,
                                          NetworkEndPoint_t * pxTargetEndPoint,
                                          uint32_t ulSenderProtocolAddress )
    {
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b088      	sub	sp, #32
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	60f8      	str	r0, [r7, #12]
 8007c08:	60b9      	str	r1, [r7, #8]
 8007c0a:	607a      	str	r2, [r7, #4]
        ARPHeader_t * pxARPHeader = &( pxARPFrame->xARPHeader );
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	330e      	adds	r3, #14
 8007c10:	61fb      	str	r3, [r7, #28]
        iptraceSENDING_ARP_REPLY( ulSenderProtocolAddress );

        /* The request is for the address of this node.  Add the
         * entry into the ARP cache, or refresh the entry if it
         * already exists. */
        vARPRefreshCacheEntry( &( pxARPHeader->xSenderHardwareAddress ), ulSenderProtocolAddress, pxTargetEndPoint );
 8007c12:	69fb      	ldr	r3, [r7, #28]
 8007c14:	3308      	adds	r3, #8
 8007c16:	68ba      	ldr	r2, [r7, #8]
 8007c18:	6879      	ldr	r1, [r7, #4]
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	f000 f93c 	bl	8007e98 <vARPRefreshCacheEntry>

        /* Generate a reply payload in the same buffer. */
        pxARPHeader->usOperation = ( uint16_t ) ipARP_REPLY;
 8007c20:	69fb      	ldr	r3, [r7, #28]
 8007c22:	2200      	movs	r2, #0
 8007c24:	f042 0202 	orr.w	r2, r2, #2
 8007c28:	719a      	strb	r2, [r3, #6]
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	71da      	strb	r2, [r3, #7]
        /*
         * Use helper variables for memcpy() to remain
         * compliant with MISRA Rule 21.15.  These should be
         * optimized away.
         */
        pvCopySource = pxARPHeader->xSenderHardwareAddress.ucBytes;
 8007c2e:	69fb      	ldr	r3, [r7, #28]
 8007c30:	3308      	adds	r3, #8
 8007c32:	61bb      	str	r3, [r7, #24]
        pvCopyDest = pxARPHeader->xTargetHardwareAddress.ucBytes;
 8007c34:	69fb      	ldr	r3, [r7, #28]
 8007c36:	3312      	adds	r3, #18
 8007c38:	617b      	str	r3, [r7, #20]
        ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( MACAddress_t ) );
 8007c3a:	2206      	movs	r2, #6
 8007c3c:	69b9      	ldr	r1, [r7, #24]
 8007c3e:	6978      	ldr	r0, [r7, #20]
 8007c40:	f00f fd61 	bl	8017706 <memcpy>
        pxARPHeader->ulTargetProtocolAddress = ulSenderProtocolAddress;
 8007c44:	69fb      	ldr	r3, [r7, #28]
 8007c46:	687a      	ldr	r2, [r7, #4]
 8007c48:	619a      	str	r2, [r3, #24]
        /*
         * Use helper variables for memcpy() to remain
         * compliant with MISRA Rule 21.15.  These should be
         * optimized away.
         */
        pvCopySource = pxTargetEndPoint->xMACAddress.ucBytes;
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	3338      	adds	r3, #56	@ 0x38
 8007c4e:	61bb      	str	r3, [r7, #24]
        pvCopyDest = pxARPHeader->xSenderHardwareAddress.ucBytes;
 8007c50:	69fb      	ldr	r3, [r7, #28]
 8007c52:	3308      	adds	r3, #8
 8007c54:	617b      	str	r3, [r7, #20]
        ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( MACAddress_t ) );
 8007c56:	2206      	movs	r2, #6
 8007c58:	69b9      	ldr	r1, [r7, #24]
 8007c5a:	6978      	ldr	r0, [r7, #20]
 8007c5c:	f00f fd53 	bl	8017706 <memcpy>
        pvCopySource = &( pxTargetEndPoint->ipv4_settings.ulIPAddress );
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	61bb      	str	r3, [r7, #24]
        pvCopyDest = pxARPHeader->ucSenderProtocolAddress;
 8007c64:	69fb      	ldr	r3, [r7, #28]
 8007c66:	330e      	adds	r3, #14
 8007c68:	617b      	str	r3, [r7, #20]
        ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( pxARPHeader->ucSenderProtocolAddress ) );
 8007c6a:	69bb      	ldr	r3, [r7, #24]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	461a      	mov	r2, r3
 8007c70:	697b      	ldr	r3, [r7, #20]
 8007c72:	601a      	str	r2, [r3, #0]
    }
 8007c74:	bf00      	nop
 8007c76:	3720      	adds	r7, #32
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	bd80      	pop	{r7, pc}

08007c7c <vARPProcessPacketReply>:
 * @param[in] ulSenderProtocolAddress The IPv4 address involved.
 */
    static void vARPProcessPacketReply( const ARPPacket_t * pxARPFrame,
                                        NetworkEndPoint_t * pxTargetEndPoint,
                                        uint32_t ulSenderProtocolAddress )
    {
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b08c      	sub	sp, #48	@ 0x30
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	60f8      	str	r0, [r7, #12]
 8007c84:	60b9      	str	r1, [r7, #8]
 8007c86:	607a      	str	r2, [r7, #4]
        const ARPHeader_t * pxARPHeader = &( pxARPFrame->xARPHeader );
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	330e      	adds	r3, #14
 8007c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint32_t ulTargetProtocolAddress = pxARPHeader->ulTargetProtocolAddress;
 8007c8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c90:	699b      	ldr	r3, [r3, #24]
 8007c92:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* If the packet is meant for this device or if the entry already exists. */
        if( ( ulTargetProtocolAddress == pxTargetEndPoint->ipv4_settings.ulIPAddress ) ||
 8007c94:	68bb      	ldr	r3, [r7, #8]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c9a:	429a      	cmp	r2, r3
 8007c9c:	d005      	beq.n	8007caa <vARPProcessPacketReply+0x2e>
            ( xIsIPInARPCache( ulSenderProtocolAddress ) == pdTRUE ) )
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f000 f844 	bl	8007d2c <xIsIPInARPCache>
 8007ca4:	4603      	mov	r3, r0
        if( ( ulTargetProtocolAddress == pxTargetEndPoint->ipv4_settings.ulIPAddress ) ||
 8007ca6:	2b01      	cmp	r3, #1
 8007ca8:	d106      	bne.n	8007cb8 <vARPProcessPacketReply+0x3c>
        {
            iptracePROCESSING_RECEIVED_ARP_REPLY( ulTargetProtocolAddress );
            vARPRefreshCacheEntry( &( pxARPHeader->xSenderHardwareAddress ), ulSenderProtocolAddress, pxTargetEndPoint );
 8007caa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cac:	3308      	adds	r3, #8
 8007cae:	68ba      	ldr	r2, [r7, #8]
 8007cb0:	6879      	ldr	r1, [r7, #4]
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	f000 f8f0 	bl	8007e98 <vARPRefreshCacheEntry>
        }

        if( ( pxARPWaitingNetworkBuffer != NULL ) &&
 8007cb8:	4b1b      	ldr	r3, [pc, #108]	@ (8007d28 <vARPProcessPacketReply+0xac>)
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d02e      	beq.n	8007d1e <vARPProcessPacketReply+0xa2>
            ( uxIPHeaderSizePacket( pxARPWaitingNetworkBuffer ) == ipSIZE_OF_IPv4_HEADER ) )
 8007cc0:	4b19      	ldr	r3, [pc, #100]	@ (8007d28 <vARPProcessPacketReply+0xac>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	f002 fa15 	bl	800a0f4 <uxIPHeaderSizePacket>
 8007cca:	4603      	mov	r3, r0
        if( ( pxARPWaitingNetworkBuffer != NULL ) &&
 8007ccc:	2b14      	cmp	r3, #20
 8007cce:	d126      	bne.n	8007d1e <vARPProcessPacketReply+0xa2>
        {
            /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            const IPPacket_t * pxARPWaitingIPPacket = ( ( IPPacket_t * ) pxARPWaitingNetworkBuffer->pucEthernetBuffer );
 8007cd0:	4b15      	ldr	r3, [pc, #84]	@ (8007d28 <vARPProcessPacketReply+0xac>)
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cd6:	627b      	str	r3, [r7, #36]	@ 0x24
            const IPHeader_t * pxARPWaitingIPHeader = &( pxARPWaitingIPPacket->xIPHeader );
 8007cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cda:	330e      	adds	r3, #14
 8007cdc:	623b      	str	r3, [r7, #32]

            if( ulSenderProtocolAddress == pxARPWaitingIPHeader->ulSourceIPAddress )
 8007cde:	6a3b      	ldr	r3, [r7, #32]
 8007ce0:	68db      	ldr	r3, [r3, #12]
 8007ce2:	687a      	ldr	r2, [r7, #4]
 8007ce4:	429a      	cmp	r2, r3
 8007ce6:	d11a      	bne.n	8007d1e <vARPProcessPacketReply+0xa2>
            {
                IPStackEvent_t xEventMessage;
                const TickType_t xDontBlock = ( TickType_t ) 0;
 8007ce8:	2300      	movs	r3, #0
 8007cea:	61fb      	str	r3, [r7, #28]

                xEventMessage.eEventType = eNetworkRxEvent;
 8007cec:	2301      	movs	r3, #1
 8007cee:	753b      	strb	r3, [r7, #20]
                xEventMessage.pvData = ( void * ) pxARPWaitingNetworkBuffer;
 8007cf0:	4b0d      	ldr	r3, [pc, #52]	@ (8007d28 <vARPProcessPacketReply+0xac>)
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	61bb      	str	r3, [r7, #24]

                if( xSendEventStructToIPTask( &xEventMessage, xDontBlock ) != pdPASS )
 8007cf6:	f107 0314 	add.w	r3, r7, #20
 8007cfa:	69f9      	ldr	r1, [r7, #28]
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	f001 fe71 	bl	80099e4 <xSendEventStructToIPTask>
 8007d02:	4603      	mov	r3, r0
 8007d04:	2b01      	cmp	r3, #1
 8007d06:	d004      	beq.n	8007d12 <vARPProcessPacketReply+0x96>
                {
                    /* Failed to send the message, so release the network buffer. */
                    vReleaseNetworkBufferAndDescriptor( pxARPWaitingNetworkBuffer );
 8007d08:	4b07      	ldr	r3, [pc, #28]	@ (8007d28 <vARPProcessPacketReply+0xac>)
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	f009 fcf9 	bl	8011704 <vReleaseNetworkBufferAndDescriptor>
                }

                /* Clear the buffer. */
                pxARPWaitingNetworkBuffer = NULL;
 8007d12:	4b05      	ldr	r3, [pc, #20]	@ (8007d28 <vARPProcessPacketReply+0xac>)
 8007d14:	2200      	movs	r2, #0
 8007d16:	601a      	str	r2, [r3, #0]

                /* Found an ARP resolution, disable ARP resolution timer. */
                vIPSetARPResolutionTimerEnableState( pdFALSE );
 8007d18:	2000      	movs	r0, #0
 8007d1a:	f002 fc41 	bl	800a5a0 <vIPSetARPResolutionTimerEnableState>

                iptrace_DELAYED_ARP_REQUEST_REPLIED();
            }
        }
    }
 8007d1e:	bf00      	nop
 8007d20:	3730      	adds	r7, #48	@ 0x30
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bd80      	pop	{r7, pc}
 8007d26:	bf00      	nop
 8007d28:	20001300 	.word	0x20001300

08007d2c <xIsIPInARPCache>:
 *                    check for.
 *
 * @return When the IP-address is found: pdTRUE, else pdFALSE.
 */
    BaseType_t xIsIPInARPCache( uint32_t ulAddressToLookup )
    {
 8007d2c:	b480      	push	{r7}
 8007d2e:	b085      	sub	sp, #20
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
        BaseType_t x, xReturn = pdFALSE;
 8007d34:	2300      	movs	r3, #0
 8007d36:	60bb      	str	r3, [r7, #8]

        /* Loop through each entry in the ARP cache. */
        for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8007d38:	2300      	movs	r3, #0
 8007d3a:	60fb      	str	r3, [r7, #12]
 8007d3c:	e017      	b.n	8007d6e <xIsIPInARPCache+0x42>
        {
            /* Does this row in the ARP cache table hold an entry for the IP address
             * being queried? */
            if( xARPCache[ x ].ulIPAddress == ulAddressToLookup )
 8007d3e:	4a12      	ldr	r2, [pc, #72]	@ (8007d88 <xIsIPInARPCache+0x5c>)
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	011b      	lsls	r3, r3, #4
 8007d44:	4413      	add	r3, r2
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	687a      	ldr	r2, [r7, #4]
 8007d4a:	429a      	cmp	r2, r3
 8007d4c:	d10c      	bne.n	8007d68 <xIsIPInARPCache+0x3c>
            {
                xReturn = pdTRUE;
 8007d4e:	2301      	movs	r3, #1
 8007d50:	60bb      	str	r3, [r7, #8]

                /* A matching valid entry was found. */
                if( xARPCache[ x ].ucValid == ( uint8_t ) pdFALSE )
 8007d52:	4a0d      	ldr	r2, [pc, #52]	@ (8007d88 <xIsIPInARPCache+0x5c>)
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	011b      	lsls	r3, r3, #4
 8007d58:	4413      	add	r3, r2
 8007d5a:	330b      	adds	r3, #11
 8007d5c:	781b      	ldrb	r3, [r3, #0]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d109      	bne.n	8007d76 <xIsIPInARPCache+0x4a>
                {
                    /* This entry is waiting an ARP reply, so is not valid. */
                    xReturn = pdFALSE;
 8007d62:	2300      	movs	r3, #0
 8007d64:	60bb      	str	r3, [r7, #8]
                }

                break;
 8007d66:	e006      	b.n	8007d76 <xIsIPInARPCache+0x4a>
        for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	3301      	adds	r3, #1
 8007d6c:	60fb      	str	r3, [r7, #12]
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	2b09      	cmp	r3, #9
 8007d72:	dde4      	ble.n	8007d3e <xIsIPInARPCache+0x12>
 8007d74:	e000      	b.n	8007d78 <xIsIPInARPCache+0x4c>
                break;
 8007d76:	bf00      	nop
            }
        }

        return xReturn;
 8007d78:	68bb      	ldr	r3, [r7, #8]
    }
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	3714      	adds	r7, #20
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d84:	4770      	bx	lr
 8007d86:	bf00      	nop
 8007d88:	20000fe0 	.word	0x20000fe0

08007d8c <xCheckRequiresARPResolution>:
 * @param[in] pxNetworkBuffer The network buffer with the packet to be checked.
 *
 * @return pdTRUE if the packet needs ARP resolution, pdFALSE otherwise.
 */
    BaseType_t xCheckRequiresARPResolution( const NetworkBufferDescriptor_t * pxNetworkBuffer )
    {
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b088      	sub	sp, #32
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
        BaseType_t xNeedsARPResolution = pdFALSE;
 8007d94:	2300      	movs	r3, #0
 8007d96:	61fb      	str	r3, [r7, #28]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const IPPacket_t * pxIPPacket = ( ( const IPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d9c:	61bb      	str	r3, [r7, #24]
        const IPHeader_t * pxIPHeader = &( pxIPPacket->xIPHeader );
 8007d9e:	69bb      	ldr	r3, [r7, #24]
 8007da0:	330e      	adds	r3, #14
 8007da2:	617b      	str	r3, [r7, #20]
        const IPV4Parameters_t * pxIPv4Settings = &( pxNetworkBuffer->pxEndPoint->ipv4_settings );
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007da8:	613b      	str	r3, [r7, #16]

        configASSERT( ( pxIPPacket->xEthernetHeader.usFrameType == ipIPv4_FRAME_TYPE ) || ( pxIPPacket->xEthernetHeader.usFrameType == ipARP_FRAME_TYPE ) );
 8007daa:	69bb      	ldr	r3, [r7, #24]
 8007dac:	899b      	ldrh	r3, [r3, #12]
 8007dae:	b29b      	uxth	r3, r3
 8007db0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007db4:	d006      	beq.n	8007dc4 <xCheckRequiresARPResolution+0x38>
 8007db6:	69bb      	ldr	r3, [r7, #24]
 8007db8:	899b      	ldrh	r3, [r3, #12]
 8007dba:	b29b      	uxth	r3, r3
 8007dbc:	f640 0206 	movw	r2, #2054	@ 0x806
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d101      	bne.n	8007dc8 <xCheckRequiresARPResolution+0x3c>
 8007dc4:	2301      	movs	r3, #1
 8007dc6:	e000      	b.n	8007dca <xCheckRequiresARPResolution+0x3e>
 8007dc8:	2300      	movs	r3, #0
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d10d      	bne.n	8007dea <xCheckRequiresARPResolution+0x5e>
	__asm volatile
 8007dce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dd2:	b672      	cpsid	i
 8007dd4:	f383 8811 	msr	BASEPRI, r3
 8007dd8:	f3bf 8f6f 	isb	sy
 8007ddc:	f3bf 8f4f 	dsb	sy
 8007de0:	b662      	cpsie	i
 8007de2:	60fb      	str	r3, [r7, #12]
}
 8007de4:	bf00      	nop
 8007de6:	bf00      	nop
 8007de8:	e7fd      	b.n	8007de6 <xCheckRequiresARPResolution+0x5a>

        if( ( pxIPHeader->ulSourceIPAddress & pxIPv4Settings->ulNetMask ) == ( pxIPv4Settings->ulIPAddress & pxIPv4Settings->ulNetMask ) )
 8007dea:	697b      	ldr	r3, [r7, #20]
 8007dec:	68da      	ldr	r2, [r3, #12]
 8007dee:	693b      	ldr	r3, [r7, #16]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	405a      	eors	r2, r3
 8007df4:	693b      	ldr	r3, [r7, #16]
 8007df6:	685b      	ldr	r3, [r3, #4]
 8007df8:	4013      	ands	r3, r2
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d111      	bne.n	8007e22 <xCheckRequiresARPResolution+0x96>
        {
            /* If the IP is on the same subnet and we do not have an ARP entry already,
             * then we should send out ARP for finding the MAC address. */
            if( xIsIPInARPCache( pxIPHeader->ulSourceIPAddress ) == pdFALSE )
 8007dfe:	697b      	ldr	r3, [r7, #20]
 8007e00:	68db      	ldr	r3, [r3, #12]
 8007e02:	4618      	mov	r0, r3
 8007e04:	f7ff ff92 	bl	8007d2c <xIsIPInARPCache>
 8007e08:	4603      	mov	r3, r0
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d109      	bne.n	8007e22 <xCheckRequiresARPResolution+0x96>
            {
                FreeRTOS_OutputARPRequest_Multi( pxNetworkBuffer->pxEndPoint, pxIPHeader->ulSourceIPAddress );
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007e12:	697b      	ldr	r3, [r7, #20]
 8007e14:	68db      	ldr	r3, [r3, #12]
 8007e16:	4619      	mov	r1, r3
 8007e18:	4610      	mov	r0, r2
 8007e1a:	f000 fb19 	bl	8008450 <FreeRTOS_OutputARPRequest_Multi>

                /* This packet needs resolution since this is on the same subnet
                 * but not in the ARP cache. */
                xNeedsARPResolution = pdTRUE;
 8007e1e:	2301      	movs	r3, #1
 8007e20:	61fb      	str	r3, [r7, #28]
            }
        }

        return xNeedsARPResolution;
 8007e22:	69fb      	ldr	r3, [r7, #28]
    }
 8007e24:	4618      	mov	r0, r3
 8007e26:	3720      	adds	r7, #32
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	bd80      	pop	{r7, pc}

08007e2c <vARPRefreshCacheEntryAge>:
 * @param[in] pxMACAddress Pointer to the MAC address whose entry needs to be updated.
 * @param[in] ulIPAddress the IP address whose corresponding entry needs to be updated.
 */
    void vARPRefreshCacheEntryAge( const MACAddress_t * pxMACAddress,
                                   const uint32_t ulIPAddress )
    {
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b084      	sub	sp, #16
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
 8007e34:	6039      	str	r1, [r7, #0]
        BaseType_t x;

        if( pxMACAddress != NULL )
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d026      	beq.n	8007e8a <vARPRefreshCacheEntryAge+0x5e>
        {
            /* Loop through each entry in the ARP cache. */
            for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	60fb      	str	r3, [r7, #12]
 8007e40:	e020      	b.n	8007e84 <vARPRefreshCacheEntryAge+0x58>
            {
                /* Does this line in the cache table hold an entry for the IP
                 * address being queried? */
                if( xARPCache[ x ].ulIPAddress == ulIPAddress )
 8007e42:	4a14      	ldr	r2, [pc, #80]	@ (8007e94 <vARPRefreshCacheEntryAge+0x68>)
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	011b      	lsls	r3, r3, #4
 8007e48:	4413      	add	r3, r2
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	683a      	ldr	r2, [r7, #0]
 8007e4e:	429a      	cmp	r2, r3
 8007e50:	d115      	bne.n	8007e7e <vARPRefreshCacheEntryAge+0x52>
                {
                    /* Does this cache entry have the same MAC address? */
                    if( memcmp( xARPCache[ x ].xMACAddress.ucBytes, pxMACAddress->ucBytes, sizeof( pxMACAddress->ucBytes ) ) == 0 )
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	011b      	lsls	r3, r3, #4
 8007e56:	4a0f      	ldr	r2, [pc, #60]	@ (8007e94 <vARPRefreshCacheEntryAge+0x68>)
 8007e58:	4413      	add	r3, r2
 8007e5a:	3304      	adds	r3, #4
 8007e5c:	6879      	ldr	r1, [r7, #4]
 8007e5e:	2206      	movs	r2, #6
 8007e60:	4618      	mov	r0, r3
 8007e62:	f00f fb4c 	bl	80174fe <memcmp>
 8007e66:	4603      	mov	r3, r0
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d108      	bne.n	8007e7e <vARPRefreshCacheEntryAge+0x52>
                    {
                        /* The IP address and the MAC matched, update this entry age. */
                        xARPCache[ x ].ucAge = ( uint8_t ) ipconfigMAX_ARP_AGE;
 8007e6c:	4a09      	ldr	r2, [pc, #36]	@ (8007e94 <vARPRefreshCacheEntryAge+0x68>)
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	011b      	lsls	r3, r3, #4
 8007e72:	4413      	add	r3, r2
 8007e74:	330a      	adds	r3, #10
 8007e76:	2296      	movs	r2, #150	@ 0x96
 8007e78:	701a      	strb	r2, [r3, #0]
                        break;
 8007e7a:	bf00      	nop
                    }
                }
            }
        }
    }
 8007e7c:	e005      	b.n	8007e8a <vARPRefreshCacheEntryAge+0x5e>
            for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	3301      	adds	r3, #1
 8007e82:	60fb      	str	r3, [r7, #12]
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	2b09      	cmp	r3, #9
 8007e88:	dddb      	ble.n	8007e42 <vARPRefreshCacheEntryAge+0x16>
    }
 8007e8a:	bf00      	nop
 8007e8c:	3710      	adds	r7, #16
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	bd80      	pop	{r7, pc}
 8007e92:	bf00      	nop
 8007e94:	20000fe0 	.word	0x20000fe0

08007e98 <vARPRefreshCacheEntry>:
 * @param[in] pxEndPoint The end-point stored in the table.
 */
    void vARPRefreshCacheEntry( const MACAddress_t * pxMACAddress,
                                const uint32_t ulIPAddress,
                                struct xNetworkEndPoint * pxEndPoint )
    {
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b088      	sub	sp, #32
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	60f8      	str	r0, [r7, #12]
 8007ea0:	60b9      	str	r1, [r7, #8]
 8007ea2:	607a      	str	r2, [r7, #4]
        #endif
        {
            CacheLocation_t xLocation;
            BaseType_t xReady;

            xReady = prvFindCacheEntry( pxMACAddress, ulIPAddress, pxEndPoint, &( xLocation ) );
 8007ea4:	f107 0310 	add.w	r3, r7, #16
 8007ea8:	687a      	ldr	r2, [r7, #4]
 8007eaa:	68b9      	ldr	r1, [r7, #8]
 8007eac:	68f8      	ldr	r0, [r7, #12]
 8007eae:	f000 f85b 	bl	8007f68 <prvFindCacheEntry>
 8007eb2:	61f8      	str	r0, [r7, #28]

            if( xReady == pdFALSE )
 8007eb4:	69fb      	ldr	r3, [r7, #28]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d150      	bne.n	8007f5c <vARPRefreshCacheEntry+0xc4>
            {
                if( xLocation.xMacEntry >= 0 )
 8007eba:	697b      	ldr	r3, [r7, #20]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	db0e      	blt.n	8007ede <vARPRefreshCacheEntry+0x46>
                {
                    xLocation.xUseEntry = xLocation.xMacEntry;
 8007ec0:	697b      	ldr	r3, [r7, #20]
 8007ec2:	61bb      	str	r3, [r7, #24]

                    if( xLocation.xIpEntry >= 0 )
 8007ec4:	693b      	ldr	r3, [r7, #16]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	db0e      	blt.n	8007ee8 <vARPRefreshCacheEntry+0x50>
                    {
                        /* Both the MAC address as well as the IP address were found in
                         * different locations: clear the entry which matches the
                         * IP-address */
                        ( void ) memset( &( xARPCache[ xLocation.xIpEntry ] ), 0, sizeof( ARPCacheRow_t ) );
 8007eca:	693b      	ldr	r3, [r7, #16]
 8007ecc:	011b      	lsls	r3, r3, #4
 8007ece:	4a25      	ldr	r2, [pc, #148]	@ (8007f64 <vARPRefreshCacheEntry+0xcc>)
 8007ed0:	4413      	add	r3, r2
 8007ed2:	2210      	movs	r2, #16
 8007ed4:	2100      	movs	r1, #0
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	f00f fb3b 	bl	8017552 <memset>
 8007edc:	e004      	b.n	8007ee8 <vARPRefreshCacheEntry+0x50>
                    }
                }
                else if( xLocation.xIpEntry >= 0 )
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	db01      	blt.n	8007ee8 <vARPRefreshCacheEntry+0x50>
                {
                    /* An entry containing the IP-address was found, but it had a different MAC address */
                    xLocation.xUseEntry = xLocation.xIpEntry;
 8007ee4:	693b      	ldr	r3, [r7, #16]
 8007ee6:	61bb      	str	r3, [r7, #24]
                {
                    /* No matching entry found. */
                }

                /* If the entry was not found, we use the oldest entry and set the IPaddress */
                xARPCache[ xLocation.xUseEntry ].ulIPAddress = ulIPAddress;
 8007ee8:	69bb      	ldr	r3, [r7, #24]
 8007eea:	4a1e      	ldr	r2, [pc, #120]	@ (8007f64 <vARPRefreshCacheEntry+0xcc>)
 8007eec:	011b      	lsls	r3, r3, #4
 8007eee:	4413      	add	r3, r2
 8007ef0:	68ba      	ldr	r2, [r7, #8]
 8007ef2:	601a      	str	r2, [r3, #0]

                if( pxMACAddress != NULL )
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d01f      	beq.n	8007f3a <vARPRefreshCacheEntry+0xa2>
                {
                    ( void ) memcpy( xARPCache[ xLocation.xUseEntry ].xMACAddress.ucBytes, pxMACAddress->ucBytes, sizeof( pxMACAddress->ucBytes ) );
 8007efa:	69bb      	ldr	r3, [r7, #24]
 8007efc:	011b      	lsls	r3, r3, #4
 8007efe:	4a19      	ldr	r2, [pc, #100]	@ (8007f64 <vARPRefreshCacheEntry+0xcc>)
 8007f00:	4413      	add	r3, r2
 8007f02:	3304      	adds	r3, #4
 8007f04:	68f9      	ldr	r1, [r7, #12]
 8007f06:	2206      	movs	r2, #6
 8007f08:	4618      	mov	r0, r3
 8007f0a:	f00f fbfc 	bl	8017706 <memcpy>

                    iptraceARP_TABLE_ENTRY_CREATED( ulIPAddress, ( *pxMACAddress ) );
                    /* And this entry does not need immediate attention */
                    xARPCache[ xLocation.xUseEntry ].ucAge = ( uint8_t ) ipconfigMAX_ARP_AGE;
 8007f0e:	69bb      	ldr	r3, [r7, #24]
 8007f10:	4a14      	ldr	r2, [pc, #80]	@ (8007f64 <vARPRefreshCacheEntry+0xcc>)
 8007f12:	011b      	lsls	r3, r3, #4
 8007f14:	4413      	add	r3, r2
 8007f16:	330a      	adds	r3, #10
 8007f18:	2296      	movs	r2, #150	@ 0x96
 8007f1a:	701a      	strb	r2, [r3, #0]
                    xARPCache[ xLocation.xUseEntry ].ucValid = ( uint8_t ) pdTRUE;
 8007f1c:	69bb      	ldr	r3, [r7, #24]
 8007f1e:	4a11      	ldr	r2, [pc, #68]	@ (8007f64 <vARPRefreshCacheEntry+0xcc>)
 8007f20:	011b      	lsls	r3, r3, #4
 8007f22:	4413      	add	r3, r2
 8007f24:	330b      	adds	r3, #11
 8007f26:	2201      	movs	r2, #1
 8007f28:	701a      	strb	r2, [r3, #0]
                    xARPCache[ xLocation.xUseEntry ].pxEndPoint = pxEndPoint;
 8007f2a:	69bb      	ldr	r3, [r7, #24]
 8007f2c:	4a0d      	ldr	r2, [pc, #52]	@ (8007f64 <vARPRefreshCacheEntry+0xcc>)
 8007f2e:	011b      	lsls	r3, r3, #4
 8007f30:	4413      	add	r3, r2
 8007f32:	330c      	adds	r3, #12
 8007f34:	687a      	ldr	r2, [r7, #4]
 8007f36:	601a      	str	r2, [r3, #0]
                {
                    /* Nothing will be stored. */
                }
            }
        }
    }
 8007f38:	e010      	b.n	8007f5c <vARPRefreshCacheEntry+0xc4>
                else if( xLocation.xIpEntry < 0 )
 8007f3a:	693b      	ldr	r3, [r7, #16]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	da0d      	bge.n	8007f5c <vARPRefreshCacheEntry+0xc4>
                    xARPCache[ xLocation.xUseEntry ].ucAge = ( uint8_t ) ipconfigMAX_ARP_RETRANSMISSIONS;
 8007f40:	69bb      	ldr	r3, [r7, #24]
 8007f42:	4a08      	ldr	r2, [pc, #32]	@ (8007f64 <vARPRefreshCacheEntry+0xcc>)
 8007f44:	011b      	lsls	r3, r3, #4
 8007f46:	4413      	add	r3, r2
 8007f48:	330a      	adds	r3, #10
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	701a      	strb	r2, [r3, #0]
                    xARPCache[ xLocation.xUseEntry ].ucValid = ( uint8_t ) pdFALSE;
 8007f4e:	69bb      	ldr	r3, [r7, #24]
 8007f50:	4a04      	ldr	r2, [pc, #16]	@ (8007f64 <vARPRefreshCacheEntry+0xcc>)
 8007f52:	011b      	lsls	r3, r3, #4
 8007f54:	4413      	add	r3, r2
 8007f56:	330b      	adds	r3, #11
 8007f58:	2200      	movs	r2, #0
 8007f5a:	701a      	strb	r2, [r3, #0]
    }
 8007f5c:	bf00      	nop
 8007f5e:	3720      	adds	r7, #32
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bd80      	pop	{r7, pc}
 8007f64:	20000fe0 	.word	0x20000fe0

08007f68 <prvFindCacheEntry>:
 */
    static BaseType_t prvFindCacheEntry( const MACAddress_t * pxMACAddress,
                                         const uint32_t ulIPAddress,
                                         struct xNetworkEndPoint * pxEndPoint,
                                         CacheLocation_t * pxLocation )
    {
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b08a      	sub	sp, #40	@ 0x28
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	60f8      	str	r0, [r7, #12]
 8007f70:	60b9      	str	r1, [r7, #8]
 8007f72:	607a      	str	r2, [r7, #4]
 8007f74:	603b      	str	r3, [r7, #0]
        BaseType_t x = 0;
 8007f76:	2300      	movs	r3, #0
 8007f78:	627b      	str	r3, [r7, #36]	@ 0x24
        uint8_t ucMinAgeFound = 0U;
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        BaseType_t xReturn = pdFALSE;
 8007f80:	2300      	movs	r3, #0
 8007f82:	61fb      	str	r3, [r7, #28]

        #if ( ipconfigARP_STORES_REMOTE_ADDRESSES != 0 )
            BaseType_t xAddressIsLocal = ( FreeRTOS_FindEndPointOnNetMask( ulIPAddress ) != NULL ) ? 1 : 0; /* ARP remote address. */
 8007f84:	68b8      	ldr	r0, [r7, #8]
 8007f86:	f003 f9e9 	bl	800b35c <FreeRTOS_FindEndPointOnNetMask>
 8007f8a:	4603      	mov	r3, r0
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	bf14      	ite	ne
 8007f90:	2301      	movne	r3, #1
 8007f92:	2300      	moveq	r3, #0
 8007f94:	b2db      	uxtb	r3, r3
 8007f96:	617b      	str	r3, [r7, #20]
        #endif

        /* Start with the maximum possible number. */
        ucMinAgeFound--;
 8007f98:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007f9c:	3b01      	subs	r3, #1
 8007f9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

        pxLocation->xIpEntry = -1;
 8007fa2:	683b      	ldr	r3, [r7, #0]
 8007fa4:	f04f 32ff 	mov.w	r2, #4294967295
 8007fa8:	601a      	str	r2, [r3, #0]
        pxLocation->xMacEntry = -1;
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	f04f 32ff 	mov.w	r2, #4294967295
 8007fb0:	605a      	str	r2, [r3, #4]
        pxLocation->xUseEntry = 0;
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	609a      	str	r2, [r3, #8]

        /* For each entry in the ARP cache table. */
        for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8007fb8:	2300      	movs	r3, #0
 8007fba:	627b      	str	r3, [r7, #36]	@ 0x24
 8007fbc:	e073      	b.n	80080a6 <prvFindCacheEntry+0x13e>
        {
            BaseType_t xMatchingMAC = pdFALSE;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	61bb      	str	r3, [r7, #24]

            if( pxMACAddress != NULL )
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d00e      	beq.n	8007fe6 <prvFindCacheEntry+0x7e>
            {
                if( memcmp( xARPCache[ x ].xMACAddress.ucBytes, pxMACAddress->ucBytes, sizeof( pxMACAddress->ucBytes ) ) == 0 )
 8007fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fca:	011b      	lsls	r3, r3, #4
 8007fcc:	4a3a      	ldr	r2, [pc, #232]	@ (80080b8 <prvFindCacheEntry+0x150>)
 8007fce:	4413      	add	r3, r2
 8007fd0:	3304      	adds	r3, #4
 8007fd2:	68f9      	ldr	r1, [r7, #12]
 8007fd4:	2206      	movs	r2, #6
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	f00f fa91 	bl	80174fe <memcmp>
 8007fdc:	4603      	mov	r3, r0
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d101      	bne.n	8007fe6 <prvFindCacheEntry+0x7e>
                {
                    xMatchingMAC = pdTRUE;
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	61bb      	str	r3, [r7, #24]
                }
            }

            /* Does this line in the cache table hold an entry for the IP
             * address being queried? */
            if( xARPCache[ x ].ulIPAddress == ulIPAddress )
 8007fe6:	4a34      	ldr	r2, [pc, #208]	@ (80080b8 <prvFindCacheEntry+0x150>)
 8007fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fea:	011b      	lsls	r3, r3, #4
 8007fec:	4413      	add	r3, r2
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	68ba      	ldr	r2, [r7, #8]
 8007ff2:	429a      	cmp	r2, r3
 8007ff4:	d125      	bne.n	8008042 <prvFindCacheEntry+0xda>
            {
                if( pxMACAddress == NULL )
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d103      	bne.n	8008004 <prvFindCacheEntry+0x9c>
                {
                    /* In case the parameter pxMACAddress is NULL, an entry will be reserved to
                     * indicate that there is an outstanding ARP request, This entry will have
                     * "ucValid == pdFALSE". */
                    pxLocation->xIpEntry = x;
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008000:	601a      	str	r2, [r3, #0]
                    break;
 8008002:	e053      	b.n	80080ac <prvFindCacheEntry+0x144>
                }

                /* See if the MAC-address also matches. */
                if( xMatchingMAC != pdFALSE )
 8008004:	69bb      	ldr	r3, [r7, #24]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d017      	beq.n	800803a <prvFindCacheEntry+0xd2>
                {
                    /* This function will be called for each received packet
                     * This is by far the most common path. */
                    xARPCache[ x ].ucAge = ( uint8_t ) ipconfigMAX_ARP_AGE;
 800800a:	4a2b      	ldr	r2, [pc, #172]	@ (80080b8 <prvFindCacheEntry+0x150>)
 800800c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800800e:	011b      	lsls	r3, r3, #4
 8008010:	4413      	add	r3, r2
 8008012:	330a      	adds	r3, #10
 8008014:	2296      	movs	r2, #150	@ 0x96
 8008016:	701a      	strb	r2, [r3, #0]
                    xARPCache[ x ].ucValid = ( uint8_t ) pdTRUE;
 8008018:	4a27      	ldr	r2, [pc, #156]	@ (80080b8 <prvFindCacheEntry+0x150>)
 800801a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800801c:	011b      	lsls	r3, r3, #4
 800801e:	4413      	add	r3, r2
 8008020:	330b      	adds	r3, #11
 8008022:	2201      	movs	r2, #1
 8008024:	701a      	strb	r2, [r3, #0]
                    xARPCache[ x ].pxEndPoint = pxEndPoint;
 8008026:	4a24      	ldr	r2, [pc, #144]	@ (80080b8 <prvFindCacheEntry+0x150>)
 8008028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800802a:	011b      	lsls	r3, r3, #4
 800802c:	4413      	add	r3, r2
 800802e:	330c      	adds	r3, #12
 8008030:	687a      	ldr	r2, [r7, #4]
 8008032:	601a      	str	r2, [r3, #0]
                    /* Indicate to the caller that the entry is updated. */
                    xReturn = pdTRUE;
 8008034:	2301      	movs	r3, #1
 8008036:	61fb      	str	r3, [r7, #28]
                    break;
 8008038:	e038      	b.n	80080ac <prvFindCacheEntry+0x144>
                /* Found an entry containing ulIPAddress, but the MAC address
                 * doesn't match.  Might be an entry with ucValid=pdFALSE, waiting
                 * for an ARP reply.  Still want to see if there is match with the
                 * given MAC address.ucBytes.  If found, either of the two entries
                 * must be cleared. */
                pxLocation->xIpEntry = x;
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800803e:	601a      	str	r2, [r3, #0]
 8008040:	e02e      	b.n	80080a0 <prvFindCacheEntry+0x138>
            }
            else if( xMatchingMAC != pdFALSE )
 8008042:	69bb      	ldr	r3, [r7, #24]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d016      	beq.n	8008076 <prvFindCacheEntry+0x10e>
                #if ( ipconfigARP_STORES_REMOTE_ADDRESSES != 0 )
                {
                    /* If ARP stores the MAC address of IP addresses outside the
                     * network, than the MAC address of the gateway should not be
                     * overwritten. */
                    BaseType_t xOtherIsLocal = ( FreeRTOS_FindEndPointOnNetMask( xARPCache[ x ].ulIPAddress ) != NULL ) ? 1 : 0; /* ARP remote address. */
 8008048:	4a1b      	ldr	r2, [pc, #108]	@ (80080b8 <prvFindCacheEntry+0x150>)
 800804a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800804c:	011b      	lsls	r3, r3, #4
 800804e:	4413      	add	r3, r2
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	4618      	mov	r0, r3
 8008054:	f003 f982 	bl	800b35c <FreeRTOS_FindEndPointOnNetMask>
 8008058:	4603      	mov	r3, r0
 800805a:	2b00      	cmp	r3, #0
 800805c:	bf14      	ite	ne
 800805e:	2301      	movne	r3, #1
 8008060:	2300      	moveq	r3, #0
 8008062:	b2db      	uxtb	r3, r3
 8008064:	613b      	str	r3, [r7, #16]

                    if( xAddressIsLocal == xOtherIsLocal )
 8008066:	697a      	ldr	r2, [r7, #20]
 8008068:	693b      	ldr	r3, [r7, #16]
 800806a:	429a      	cmp	r2, r3
 800806c:	d118      	bne.n	80080a0 <prvFindCacheEntry+0x138>
                    {
                        pxLocation->xMacEntry = x;
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008072:	605a      	str	r2, [r3, #4]
 8008074:	e014      	b.n	80080a0 <prvFindCacheEntry+0x138>
                #endif /* if ( ipconfigARP_STORES_REMOTE_ADDRESSES != 0 ) */
            }

            /* _HT_
             * Shouldn't we test for xARPCache[ x ].ucValid == pdFALSE here ? */
            else if( xARPCache[ x ].ucAge < ucMinAgeFound )
 8008076:	4a10      	ldr	r2, [pc, #64]	@ (80080b8 <prvFindCacheEntry+0x150>)
 8008078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800807a:	011b      	lsls	r3, r3, #4
 800807c:	4413      	add	r3, r2
 800807e:	330a      	adds	r3, #10
 8008080:	781b      	ldrb	r3, [r3, #0]
 8008082:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8008086:	429a      	cmp	r2, r3
 8008088:	d90a      	bls.n	80080a0 <prvFindCacheEntry+0x138>
            {
                /* As the table is traversed, remember the table row that
                 * contains the oldest entry (the lowest age count, as ages are
                 * decremented to zero) so the row can be re-used if this function
                 * needs to add an entry that does not already exist. */
                ucMinAgeFound = xARPCache[ x ].ucAge;
 800808a:	4a0b      	ldr	r2, [pc, #44]	@ (80080b8 <prvFindCacheEntry+0x150>)
 800808c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800808e:	011b      	lsls	r3, r3, #4
 8008090:	4413      	add	r3, r2
 8008092:	330a      	adds	r3, #10
 8008094:	781b      	ldrb	r3, [r3, #0]
 8008096:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                pxLocation->xUseEntry = x;
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800809e:	609a      	str	r2, [r3, #8]
        for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 80080a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080a2:	3301      	adds	r3, #1
 80080a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80080a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080a8:	2b09      	cmp	r3, #9
 80080aa:	dd88      	ble.n	8007fbe <prvFindCacheEntry+0x56>
            {
                /* Nothing happens to this cache entry for now. */
            }
        } /* for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ ) */

        return xReturn;
 80080ac:	69fb      	ldr	r3, [r7, #28]
    }
 80080ae:	4618      	mov	r0, r3
 80080b0:	3728      	adds	r7, #40	@ 0x28
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bd80      	pop	{r7, pc}
 80080b6:	bf00      	nop
 80080b8:	20000fe0 	.word	0x20000fe0

080080bc <eARPGetCacheEntry>:
 *         eResolutionFailed.
 */
    eResolutionLookupResult_t eARPGetCacheEntry( uint32_t * pulIPAddress,
                                                 MACAddress_t * const pxMACAddress,
                                                 struct xNetworkEndPoint ** ppxEndPoint )
    {
 80080bc:	b580      	push	{r7, lr}
 80080be:	b08a      	sub	sp, #40	@ 0x28
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	60f8      	str	r0, [r7, #12]
 80080c4:	60b9      	str	r1, [r7, #8]
 80080c6:	607a      	str	r2, [r7, #4]
        eResolutionLookupResult_t eReturn = eResolutionFailed;
 80080c8:	2302      	movs	r3, #2
 80080ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        uint32_t ulAddressToLookup;
        NetworkEndPoint_t * pxEndPoint = NULL;
 80080ce:	2300      	movs	r3, #0
 80080d0:	623b      	str	r3, [r7, #32]

        configASSERT( pxMACAddress != NULL );
 80080d2:	68bb      	ldr	r3, [r7, #8]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d10d      	bne.n	80080f4 <eARPGetCacheEntry+0x38>
	__asm volatile
 80080d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080dc:	b672      	cpsid	i
 80080de:	f383 8811 	msr	BASEPRI, r3
 80080e2:	f3bf 8f6f 	isb	sy
 80080e6:	f3bf 8f4f 	dsb	sy
 80080ea:	b662      	cpsie	i
 80080ec:	61bb      	str	r3, [r7, #24]
}
 80080ee:	bf00      	nop
 80080f0:	bf00      	nop
 80080f2:	e7fd      	b.n	80080f0 <eARPGetCacheEntry+0x34>
        configASSERT( pulIPAddress != NULL );
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d10d      	bne.n	8008116 <eARPGetCacheEntry+0x5a>
	__asm volatile
 80080fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080fe:	b672      	cpsid	i
 8008100:	f383 8811 	msr	BASEPRI, r3
 8008104:	f3bf 8f6f 	isb	sy
 8008108:	f3bf 8f4f 	dsb	sy
 800810c:	b662      	cpsie	i
 800810e:	617b      	str	r3, [r7, #20]
}
 8008110:	bf00      	nop
 8008112:	bf00      	nop
 8008114:	e7fd      	b.n	8008112 <eARPGetCacheEntry+0x56>
        configASSERT( ppxEndPoint != NULL );
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d10d      	bne.n	8008138 <eARPGetCacheEntry+0x7c>
	__asm volatile
 800811c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008120:	b672      	cpsid	i
 8008122:	f383 8811 	msr	BASEPRI, r3
 8008126:	f3bf 8f6f 	isb	sy
 800812a:	f3bf 8f4f 	dsb	sy
 800812e:	b662      	cpsie	i
 8008130:	613b      	str	r3, [r7, #16]
}
 8008132:	bf00      	nop
 8008134:	bf00      	nop
 8008136:	e7fd      	b.n	8008134 <eARPGetCacheEntry+0x78>

        *( ppxEndPoint ) = NULL;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2200      	movs	r2, #0
 800813c:	601a      	str	r2, [r3, #0]
        ulAddressToLookup = *pulIPAddress;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	61fb      	str	r3, [r7, #28]

        if( xIsIPv4Loopback( ulAddressToLookup ) != 0 )
 8008144:	69f8      	ldr	r0, [r7, #28]
 8008146:	f002 fe77 	bl	800ae38 <xIsIPv4Loopback>
 800814a:	4603      	mov	r3, r0
 800814c:	2b00      	cmp	r3, #0
 800814e:	d014      	beq.n	800817a <eARPGetCacheEntry+0xbe>
        {
            pxEndPoint = FreeRTOS_FindEndPointOnIP_IPv4( ulAddressToLookup );
 8008150:	69f8      	ldr	r0, [r7, #28]
 8008152:	f003 f8c7 	bl	800b2e4 <FreeRTOS_FindEndPointOnIP_IPv4>
 8008156:	6238      	str	r0, [r7, #32]

            if( pxEndPoint != NULL )
 8008158:	6a3b      	ldr	r3, [r7, #32]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d04d      	beq.n	80081fa <eARPGetCacheEntry+0x13e>
            {
                /* For multi-cast, use the first IPv4 end-point. */
                ( void ) memcpy( pxMACAddress->ucBytes, pxEndPoint->xMACAddress.ucBytes, sizeof( pxMACAddress->ucBytes ) );
 800815e:	68b8      	ldr	r0, [r7, #8]
 8008160:	6a3b      	ldr	r3, [r7, #32]
 8008162:	3338      	adds	r3, #56	@ 0x38
 8008164:	2206      	movs	r2, #6
 8008166:	4619      	mov	r1, r3
 8008168:	f00f facd 	bl	8017706 <memcpy>
                *( ppxEndPoint ) = pxEndPoint;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	6a3a      	ldr	r2, [r7, #32]
 8008170:	601a      	str	r2, [r3, #0]
                eReturn = eResolutionCacheHit;
 8008172:	2301      	movs	r3, #1
 8008174:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008178:	e03f      	b.n	80081fa <eARPGetCacheEntry+0x13e>
            }
        }
        else if( xIsIPv4Multicast( ulAddressToLookup ) != 0 )
 800817a:	69f8      	ldr	r0, [r7, #28]
 800817c:	f002 fde4 	bl	800ad48 <xIsIPv4Multicast>
 8008180:	4603      	mov	r3, r0
 8008182:	2b00      	cmp	r3, #0
 8008184:	d020      	beq.n	80081c8 <eARPGetCacheEntry+0x10c>
        {
            /* Get the lowest 23 bits of the IP-address. */
            vSetMultiCastIPv4MacAddress( ulAddressToLookup, pxMACAddress );
 8008186:	68b9      	ldr	r1, [r7, #8]
 8008188:	69f8      	ldr	r0, [r7, #28]
 800818a:	f002 ffb3 	bl	800b0f4 <vSetMultiCastIPv4MacAddress>

            pxEndPoint = FreeRTOS_FirstEndPoint( NULL );
 800818e:	2000      	movs	r0, #0
 8008190:	f003 f90e 	bl	800b3b0 <FreeRTOS_FirstEndPoint>
 8008194:	6238      	str	r0, [r7, #32]

            for( ;
 8008196:	e013      	b.n	80081c0 <eARPGetCacheEntry+0x104>
                 pxEndPoint != NULL;
                 pxEndPoint = FreeRTOS_NextEndPoint( NULL, pxEndPoint ) )
            {
                if( pxEndPoint->bits.bIPv6 == 0U ) /*NULL End Point is checked in the for loop, no need for an extra check */
 8008198:	6a3b      	ldr	r3, [r7, #32]
 800819a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800819e:	f003 0304 	and.w	r3, r3, #4
 80081a2:	b2db      	uxtb	r3, r3
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d106      	bne.n	80081b6 <eARPGetCacheEntry+0xfa>
                {
                    /* For multi-cast, use the first IPv4 end-point. */
                    *( ppxEndPoint ) = pxEndPoint;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	6a3a      	ldr	r2, [r7, #32]
 80081ac:	601a      	str	r2, [r3, #0]
                    eReturn = eResolutionCacheHit;
 80081ae:	2301      	movs	r3, #1
 80081b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                    break;
 80081b4:	e021      	b.n	80081fa <eARPGetCacheEntry+0x13e>
                 pxEndPoint = FreeRTOS_NextEndPoint( NULL, pxEndPoint ) )
 80081b6:	6a39      	ldr	r1, [r7, #32]
 80081b8:	2000      	movs	r0, #0
 80081ba:	f003 f941 	bl	800b440 <FreeRTOS_NextEndPoint>
 80081be:	6238      	str	r0, [r7, #32]
                 pxEndPoint != NULL;
 80081c0:	6a3b      	ldr	r3, [r7, #32]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d1e8      	bne.n	8008198 <eARPGetCacheEntry+0xdc>
 80081c6:	e018      	b.n	80081fa <eARPGetCacheEntry+0x13e>
                }
            }
        }
        else if( xIsIPv4Broadcast( ulAddressToLookup, ppxEndPoint ) == pdTRUE )
 80081c8:	6879      	ldr	r1, [r7, #4]
 80081ca:	69f8      	ldr	r0, [r7, #28]
 80081cc:	f002 fdd6 	bl	800ad7c <xIsIPv4Broadcast>
 80081d0:	4603      	mov	r3, r0
 80081d2:	2b01      	cmp	r3, #1
 80081d4:	d109      	bne.n	80081ea <eARPGetCacheEntry+0x12e>
        {
            /* This is a broadcast so it uses the broadcast MAC address. */
            ( void ) memcpy( pxMACAddress->ucBytes, xBroadcastMACAddress.ucBytes, sizeof( MACAddress_t ) );
 80081d6:	68bb      	ldr	r3, [r7, #8]
 80081d8:	4a0b      	ldr	r2, [pc, #44]	@ (8008208 <eARPGetCacheEntry+0x14c>)
 80081da:	6811      	ldr	r1, [r2, #0]
 80081dc:	6019      	str	r1, [r3, #0]
 80081de:	8892      	ldrh	r2, [r2, #4]
 80081e0:	809a      	strh	r2, [r3, #4]
            /* Note that xIsIPv4Broadcast() already filled in ppxEndPoint with the corresponding endpoint
             * or the first IPv4 endpoint in case ulAddressToLookup was FREERTOS_INADDR_BROADCAST.
             * It is also safe to call xIsIPv4Broadcast() with a null pointer so no need to use
             * the intermediary pxEndPoint */

            eReturn = eResolutionCacheHit;
 80081e2:	2301      	movs	r3, #1
 80081e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80081e8:	e007      	b.n	80081fa <eARPGetCacheEntry+0x13e>
        }
        else
        {
            eReturn = eARPGetCacheEntryGateWay( pulIPAddress, pxMACAddress, ppxEndPoint );
 80081ea:	687a      	ldr	r2, [r7, #4]
 80081ec:	68b9      	ldr	r1, [r7, #8]
 80081ee:	68f8      	ldr	r0, [r7, #12]
 80081f0:	f000 f80c 	bl	800820c <eARPGetCacheEntryGateWay>
 80081f4:	4603      	mov	r3, r0
 80081f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        return eReturn;
 80081fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
    }
 80081fe:	4618      	mov	r0, r3
 8008200:	3728      	adds	r7, #40	@ 0x28
 8008202:	46bd      	mov	sp, r7
 8008204:	bd80      	pop	{r7, pc}
 8008206:	bf00      	nop
 8008208:	080188f8 	.word	0x080188f8

0800820c <eARPGetCacheEntryGateWay>:
 * @param[out] ppxEndPoint The end-point of the gateway will be copy to the pointee.
 */
    static eResolutionLookupResult_t eARPGetCacheEntryGateWay( uint32_t * pulIPAddress,
                                                               MACAddress_t * const pxMACAddress,
                                                               struct xNetworkEndPoint ** ppxEndPoint )
    {
 800820c:	b580      	push	{r7, lr}
 800820e:	b088      	sub	sp, #32
 8008210:	af00      	add	r7, sp, #0
 8008212:	60f8      	str	r0, [r7, #12]
 8008214:	60b9      	str	r1, [r7, #8]
 8008216:	607a      	str	r2, [r7, #4]
        eResolutionLookupResult_t eReturn = eResolutionCacheMiss;
 8008218:	2300      	movs	r3, #0
 800821a:	77fb      	strb	r3, [r7, #31]
        uint32_t ulAddressToLookup = *( pulIPAddress );
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	61bb      	str	r3, [r7, #24]
        NetworkEndPoint_t * pxEndPoint;
        uint32_t ulOriginal = *pulIPAddress;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	617b      	str	r3, [r7, #20]

        /* It is assumed that devices with the same netmask are on the same
         * LAN and don't need a gateway. */
        pxEndPoint = FreeRTOS_FindEndPointOnNetMask( ulAddressToLookup );
 8008228:	69b8      	ldr	r0, [r7, #24]
 800822a:	f003 f897 	bl	800b35c <FreeRTOS_FindEndPointOnNetMask>
 800822e:	6138      	str	r0, [r7, #16]

        if( pxEndPoint == NULL )
 8008230:	693b      	ldr	r3, [r7, #16]
 8008232:	2b00      	cmp	r3, #0
 8008234:	d11b      	bne.n	800826e <eARPGetCacheEntryGateWay+0x62>
        {
            /* No matching end-point is found, look for a gateway. */
            #if ( ipconfigARP_STORES_REMOTE_ADDRESSES == 1 )
                eReturn = prvCacheLookup( ulAddressToLookup, pxMACAddress, ppxEndPoint );
 8008236:	687a      	ldr	r2, [r7, #4]
 8008238:	68b9      	ldr	r1, [r7, #8]
 800823a:	69b8      	ldr	r0, [r7, #24]
 800823c:	f000 f836 	bl	80082ac <prvCacheLookup>
 8008240:	4603      	mov	r3, r0
 8008242:	77fb      	strb	r3, [r7, #31]

                if( eReturn == eResolutionCacheHit )
 8008244:	7ffb      	ldrb	r3, [r7, #31]
 8008246:	2b01      	cmp	r3, #1
 8008248:	d017      	beq.n	800827a <eARPGetCacheEntryGateWay+0x6e>
                else
            #endif
            {
                /* The IP address is off the local network, so look up the
                 * hardware address of the router, if any. */
                *( ppxEndPoint ) = FreeRTOS_FindGateWay( ( BaseType_t ) ipTYPE_IPv4 );
 800824a:	2040      	movs	r0, #64	@ 0x40
 800824c:	f003 f894 	bl	800b378 <FreeRTOS_FindGateWay>
 8008250:	4602      	mov	r2, r0
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	601a      	str	r2, [r3, #0]

                if( *( ppxEndPoint ) != NULL )
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d004      	beq.n	8008268 <eARPGetCacheEntryGateWay+0x5c>
                {
                    /* 'ipv4_settings' can be accessed safely, because 'ipTYPE_IPv4' was provided. */
                    ulAddressToLookup = ( *ppxEndPoint )->ipv4_settings.ulGatewayAddress;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	689b      	ldr	r3, [r3, #8]
 8008264:	61bb      	str	r3, [r7, #24]
 8008266:	e008      	b.n	800827a <eARPGetCacheEntryGateWay+0x6e>
                }
                else
                {
                    ulAddressToLookup = 0U;
 8008268:	2300      	movs	r3, #0
 800826a:	61bb      	str	r3, [r7, #24]
 800826c:	e005      	b.n	800827a <eARPGetCacheEntryGateWay+0x6e>
        }
        else
        {
            /* The IP address is on the local network, so lookup the requested
             * IP address directly. */
            ulAddressToLookup = *pulIPAddress;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	61bb      	str	r3, [r7, #24]
            *ppxEndPoint = pxEndPoint;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	693a      	ldr	r2, [r7, #16]
 8008278:	601a      	str	r2, [r3, #0]
        }

        #if ( ipconfigARP_STORES_REMOTE_ADDRESSES == 1 )
            if( eReturn == eResolutionCacheMiss )
 800827a:	7ffb      	ldrb	r3, [r7, #31]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d10f      	bne.n	80082a0 <eARPGetCacheEntryGateWay+0x94>
        #endif
        {
            if( ulAddressToLookup == 0U )
 8008280:	69bb      	ldr	r3, [r7, #24]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d102      	bne.n	800828c <eARPGetCacheEntryGateWay+0x80>
            {
                /* The address is not on the local network, and there is not a
                 * router. */
                eReturn = eResolutionFailed;
 8008286:	2302      	movs	r3, #2
 8008288:	77fb      	strb	r3, [r7, #31]
 800828a:	e009      	b.n	80082a0 <eARPGetCacheEntryGateWay+0x94>
            }
            else
            {
                eReturn = prvCacheLookup( ulAddressToLookup, pxMACAddress, ppxEndPoint );
 800828c:	687a      	ldr	r2, [r7, #4]
 800828e:	68b9      	ldr	r1, [r7, #8]
 8008290:	69b8      	ldr	r0, [r7, #24]
 8008292:	f000 f80b 	bl	80082ac <prvCacheLookup>
 8008296:	4603      	mov	r3, r0
 8008298:	77fb      	strb	r3, [r7, #31]
                                             ( eReturn == eResolutionCacheHit ) ? "hit" : "miss",
                                             ( unsigned ) FreeRTOS_ntohl( ulAddressToLookup ) ) );
                }

                /* It might be that the ARP has to go to the gateway. */
                *pulIPAddress = ulAddressToLookup;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	69ba      	ldr	r2, [r7, #24]
 800829e:	601a      	str	r2, [r3, #0]
            }
        }

        return eReturn;
 80082a0:	7ffb      	ldrb	r3, [r7, #31]
    }
 80082a2:	4618      	mov	r0, r3
 80082a4:	3720      	adds	r7, #32
 80082a6:	46bd      	mov	sp, r7
 80082a8:	bd80      	pop	{r7, pc}
	...

080082ac <prvCacheLookup>:
 *         and when waiting for a ARP reply: eResolutionFailed.
 */
    static eResolutionLookupResult_t prvCacheLookup( uint32_t ulAddressToLookup,
                                                     MACAddress_t * const pxMACAddress,
                                                     NetworkEndPoint_t ** ppxEndPoint )
    {
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b086      	sub	sp, #24
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	60f8      	str	r0, [r7, #12]
 80082b4:	60b9      	str	r1, [r7, #8]
 80082b6:	607a      	str	r2, [r7, #4]
        BaseType_t x;
        eResolutionLookupResult_t eReturn = eResolutionCacheMiss;
 80082b8:	2300      	movs	r3, #0
 80082ba:	74fb      	strb	r3, [r7, #19]

        /* Loop through each entry in the ARP cache. */
        for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 80082bc:	2300      	movs	r3, #0
 80082be:	617b      	str	r3, [r7, #20]
 80082c0:	e02a      	b.n	8008318 <prvCacheLookup+0x6c>
        {
            /* Does this row in the ARP cache table hold an entry for the IP address
             * being queried? */
            if( xARPCache[ x ].ulIPAddress == ulAddressToLookup )
 80082c2:	4a19      	ldr	r2, [pc, #100]	@ (8008328 <prvCacheLookup+0x7c>)
 80082c4:	697b      	ldr	r3, [r7, #20]
 80082c6:	011b      	lsls	r3, r3, #4
 80082c8:	4413      	add	r3, r2
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	68fa      	ldr	r2, [r7, #12]
 80082ce:	429a      	cmp	r2, r3
 80082d0:	d11f      	bne.n	8008312 <prvCacheLookup+0x66>
            {
                /* A matching valid entry was found. */
                if( xARPCache[ x ].ucValid == ( uint8_t ) pdFALSE )
 80082d2:	4a15      	ldr	r2, [pc, #84]	@ (8008328 <prvCacheLookup+0x7c>)
 80082d4:	697b      	ldr	r3, [r7, #20]
 80082d6:	011b      	lsls	r3, r3, #4
 80082d8:	4413      	add	r3, r2
 80082da:	330b      	adds	r3, #11
 80082dc:	781b      	ldrb	r3, [r3, #0]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d102      	bne.n	80082e8 <prvCacheLookup+0x3c>
                {
                    /* This entry is waiting an ARP reply, so is not valid. */
                    eReturn = eResolutionFailed;
 80082e2:	2302      	movs	r3, #2
 80082e4:	74fb      	strb	r3, [r7, #19]
                    /* ppxEndPoint != NULL was tested in the only caller eARPGetCacheEntry(). */
                    *( ppxEndPoint ) = xARPCache[ x ].pxEndPoint;
                    eReturn = eResolutionCacheHit;
                }

                break;
 80082e6:	e01a      	b.n	800831e <prvCacheLookup+0x72>
                    ( void ) memcpy( pxMACAddress->ucBytes, xARPCache[ x ].xMACAddress.ucBytes, sizeof( MACAddress_t ) );
 80082e8:	68b8      	ldr	r0, [r7, #8]
 80082ea:	697b      	ldr	r3, [r7, #20]
 80082ec:	011b      	lsls	r3, r3, #4
 80082ee:	4a0e      	ldr	r2, [pc, #56]	@ (8008328 <prvCacheLookup+0x7c>)
 80082f0:	4413      	add	r3, r2
 80082f2:	3304      	adds	r3, #4
 80082f4:	2206      	movs	r2, #6
 80082f6:	4619      	mov	r1, r3
 80082f8:	f00f fa05 	bl	8017706 <memcpy>
                    *( ppxEndPoint ) = xARPCache[ x ].pxEndPoint;
 80082fc:	4a0a      	ldr	r2, [pc, #40]	@ (8008328 <prvCacheLookup+0x7c>)
 80082fe:	697b      	ldr	r3, [r7, #20]
 8008300:	011b      	lsls	r3, r3, #4
 8008302:	4413      	add	r3, r2
 8008304:	330c      	adds	r3, #12
 8008306:	681a      	ldr	r2, [r3, #0]
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	601a      	str	r2, [r3, #0]
                    eReturn = eResolutionCacheHit;
 800830c:	2301      	movs	r3, #1
 800830e:	74fb      	strb	r3, [r7, #19]
                break;
 8008310:	e005      	b.n	800831e <prvCacheLookup+0x72>
        for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8008312:	697b      	ldr	r3, [r7, #20]
 8008314:	3301      	adds	r3, #1
 8008316:	617b      	str	r3, [r7, #20]
 8008318:	697b      	ldr	r3, [r7, #20]
 800831a:	2b09      	cmp	r3, #9
 800831c:	ddd1      	ble.n	80082c2 <prvCacheLookup+0x16>
            }
        }

        return eReturn;
 800831e:	7cfb      	ldrb	r3, [r7, #19]
    }
 8008320:	4618      	mov	r0, r3
 8008322:	3718      	adds	r7, #24
 8008324:	46bd      	mov	sp, r7
 8008326:	bd80      	pop	{r7, pc}
 8008328:	20000fe0 	.word	0x20000fe0

0800832c <vARPAgeCache>:
 *        reply - if we are, then an ARP request will be re-sent.
 *        In case an ARP entry has 'Aged' to 0, it will be removed from the ARP
 *        cache.
 */
    void vARPAgeCache( void )
    {
 800832c:	b580      	push	{r7, lr}
 800832e:	b084      	sub	sp, #16
 8008330:	af00      	add	r7, sp, #0
        BaseType_t x;
        TickType_t xTimeNow;

        /* Loop through each entry in the ARP cache. */
        for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8008332:	2300      	movs	r3, #0
 8008334:	60fb      	str	r3, [r7, #12]
 8008336:	e048      	b.n	80083ca <vARPAgeCache+0x9e>
        {
            /* If the entry is valid (its age is greater than zero). */
            if( xARPCache[ x ].ucAge > 0U )
 8008338:	4a42      	ldr	r2, [pc, #264]	@ (8008444 <vARPAgeCache+0x118>)
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	011b      	lsls	r3, r3, #4
 800833e:	4413      	add	r3, r2
 8008340:	330a      	adds	r3, #10
 8008342:	781b      	ldrb	r3, [r3, #0]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d03d      	beq.n	80083c4 <vARPAgeCache+0x98>
            {
                /* Decrement the age value of the entry in this ARP cache table row.
                 * When the age reaches zero it is no longer considered valid. */
                ( xARPCache[ x ].ucAge )--;
 8008348:	4a3e      	ldr	r2, [pc, #248]	@ (8008444 <vARPAgeCache+0x118>)
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	011b      	lsls	r3, r3, #4
 800834e:	4413      	add	r3, r2
 8008350:	330a      	adds	r3, #10
 8008352:	781b      	ldrb	r3, [r3, #0]
 8008354:	3b01      	subs	r3, #1
 8008356:	b2d9      	uxtb	r1, r3
 8008358:	4a3a      	ldr	r2, [pc, #232]	@ (8008444 <vARPAgeCache+0x118>)
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	011b      	lsls	r3, r3, #4
 800835e:	4413      	add	r3, r2
 8008360:	330a      	adds	r3, #10
 8008362:	460a      	mov	r2, r1
 8008364:	701a      	strb	r2, [r3, #0]

                /* If the entry is not yet valid, then it is waiting an ARP
                 * reply, and the ARP request should be retransmitted. */
                if( xARPCache[ x ].ucValid == ( uint8_t ) pdFALSE )
 8008366:	4a37      	ldr	r2, [pc, #220]	@ (8008444 <vARPAgeCache+0x118>)
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	011b      	lsls	r3, r3, #4
 800836c:	4413      	add	r3, r2
 800836e:	330b      	adds	r3, #11
 8008370:	781b      	ldrb	r3, [r3, #0]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d108      	bne.n	8008388 <vARPAgeCache+0x5c>
                {
                    FreeRTOS_OutputARPRequest( xARPCache[ x ].ulIPAddress );
 8008376:	4a33      	ldr	r2, [pc, #204]	@ (8008444 <vARPAgeCache+0x118>)
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	011b      	lsls	r3, r3, #4
 800837c:	4413      	add	r3, r2
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	4618      	mov	r0, r3
 8008382:	f000 f8c9 	bl	8008518 <FreeRTOS_OutputARPRequest>
 8008386:	e00f      	b.n	80083a8 <vARPAgeCache+0x7c>
                }
                else if( xARPCache[ x ].ucAge <= ( uint8_t ) arpMAX_ARP_AGE_BEFORE_NEW_ARP_REQUEST )
 8008388:	4a2e      	ldr	r2, [pc, #184]	@ (8008444 <vARPAgeCache+0x118>)
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	011b      	lsls	r3, r3, #4
 800838e:	4413      	add	r3, r2
 8008390:	330a      	adds	r3, #10
 8008392:	781b      	ldrb	r3, [r3, #0]
 8008394:	2b03      	cmp	r3, #3
 8008396:	d807      	bhi.n	80083a8 <vARPAgeCache+0x7c>
                {
                    /* This entry will get removed soon.  See if the MAC address is
                     * still valid to prevent this happening. */
                    iptraceARP_TABLE_ENTRY_WILL_EXPIRE( xARPCache[ x ].ulIPAddress );
                    FreeRTOS_OutputARPRequest( xARPCache[ x ].ulIPAddress );
 8008398:	4a2a      	ldr	r2, [pc, #168]	@ (8008444 <vARPAgeCache+0x118>)
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	011b      	lsls	r3, r3, #4
 800839e:	4413      	add	r3, r2
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	4618      	mov	r0, r3
 80083a4:	f000 f8b8 	bl	8008518 <FreeRTOS_OutputARPRequest>
                else
                {
                    /* The age has just ticked down, with nothing to do. */
                }

                if( xARPCache[ x ].ucAge == 0U )
 80083a8:	4a26      	ldr	r2, [pc, #152]	@ (8008444 <vARPAgeCache+0x118>)
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	011b      	lsls	r3, r3, #4
 80083ae:	4413      	add	r3, r2
 80083b0:	330a      	adds	r3, #10
 80083b2:	781b      	ldrb	r3, [r3, #0]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d105      	bne.n	80083c4 <vARPAgeCache+0x98>
                {
                    /* The entry is no longer valid.  Wipe it out. */
                    iptraceARP_TABLE_ENTRY_EXPIRED( xARPCache[ x ].ulIPAddress );
                    xARPCache[ x ].ulIPAddress = 0U;
 80083b8:	4a22      	ldr	r2, [pc, #136]	@ (8008444 <vARPAgeCache+0x118>)
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	011b      	lsls	r3, r3, #4
 80083be:	4413      	add	r3, r2
 80083c0:	2200      	movs	r2, #0
 80083c2:	601a      	str	r2, [r3, #0]
        for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	3301      	adds	r3, #1
 80083c8:	60fb      	str	r3, [r7, #12]
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	2b09      	cmp	r3, #9
 80083ce:	ddb3      	ble.n	8008338 <vARPAgeCache+0xc>
                }
            }
        }

        xTimeNow = xTaskGetTickCount();
 80083d0:	f00c ff3a 	bl	8015248 <xTaskGetTickCount>
 80083d4:	6078      	str	r0, [r7, #4]

        if( ( xLastGratuitousARPTime == ( TickType_t ) 0 ) || ( ( xTimeNow - xLastGratuitousARPTime ) > ( TickType_t ) arpGRATUITOUS_ARP_PERIOD ) )
 80083d6:	4b1c      	ldr	r3, [pc, #112]	@ (8008448 <vARPAgeCache+0x11c>)
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d007      	beq.n	80083ee <vARPAgeCache+0xc2>
 80083de:	4b1a      	ldr	r3, [pc, #104]	@ (8008448 <vARPAgeCache+0x11c>)
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	687a      	ldr	r2, [r7, #4]
 80083e4:	1ad3      	subs	r3, r2, r3
 80083e6:	f644 6220 	movw	r2, #20000	@ 0x4e20
 80083ea:	4293      	cmp	r3, r2
 80083ec:	d926      	bls.n	800843c <vARPAgeCache+0x110>
        {
            NetworkEndPoint_t * pxEndPoint = pxNetworkEndPoints;
 80083ee:	4b17      	ldr	r3, [pc, #92]	@ (800844c <vARPAgeCache+0x120>)
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	60bb      	str	r3, [r7, #8]

            while( pxEndPoint != NULL )
 80083f4:	e01c      	b.n	8008430 <vARPAgeCache+0x104>
            {
                if( ( pxEndPoint->bits.bEndPointUp != pdFALSE_UNSIGNED ) && ( pxEndPoint->ipv4_settings.ulIPAddress != 0U ) )
 80083f6:	68bb      	ldr	r3, [r7, #8]
 80083f8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80083fc:	f003 0310 	and.w	r3, r3, #16
 8008400:	b2db      	uxtb	r3, r3
 8008402:	2b00      	cmp	r3, #0
 8008404:	d011      	beq.n	800842a <vARPAgeCache+0xfe>
 8008406:	68bb      	ldr	r3, [r7, #8]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d00d      	beq.n	800842a <vARPAgeCache+0xfe>
                {
                    if( pxEndPoint->bits.bIPv6 == pdFALSE_UNSIGNED ) /* LCOV_EXCL_BR_LINE */
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008414:	f003 0304 	and.w	r3, r3, #4
 8008418:	b2db      	uxtb	r3, r3
 800841a:	2b00      	cmp	r3, #0
 800841c:	d105      	bne.n	800842a <vARPAgeCache+0xfe>
                    {
                        FreeRTOS_OutputARPRequest_Multi( pxEndPoint, pxEndPoint->ipv4_settings.ulIPAddress );
 800841e:	68bb      	ldr	r3, [r7, #8]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	4619      	mov	r1, r3
 8008424:	68b8      	ldr	r0, [r7, #8]
 8008426:	f000 f813 	bl	8008450 <FreeRTOS_OutputARPRequest_Multi>
                    }
                }

                pxEndPoint = pxEndPoint->pxNext;
 800842a:	68bb      	ldr	r3, [r7, #8]
 800842c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800842e:	60bb      	str	r3, [r7, #8]
            while( pxEndPoint != NULL )
 8008430:	68bb      	ldr	r3, [r7, #8]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d1df      	bne.n	80083f6 <vARPAgeCache+0xca>
            }

            xLastGratuitousARPTime = xTimeNow;
 8008436:	4a04      	ldr	r2, [pc, #16]	@ (8008448 <vARPAgeCache+0x11c>)
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6013      	str	r3, [r2, #0]
        }
    }
 800843c:	bf00      	nop
 800843e:	3710      	adds	r7, #16
 8008440:	46bd      	mov	sp, r7
 8008442:	bd80      	pop	{r7, pc}
 8008444:	20000fe0 	.word	0x20000fe0
 8008448:	20001080 	.word	0x20001080
 800844c:	20002680 	.word	0x20002680

08008450 <FreeRTOS_OutputARPRequest_Multi>:
 * @param[in] ulIPAddress A 32-bit representation of the IP-address whose
 *                         physical (MAC) address is required.
 */
    void FreeRTOS_OutputARPRequest_Multi( NetworkEndPoint_t * pxEndPoint,
                                          uint32_t ulIPAddress )
    {
 8008450:	b580      	push	{r7, lr}
 8008452:	b086      	sub	sp, #24
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
 8008458:	6039      	str	r1, [r7, #0]
        NetworkBufferDescriptor_t * pxNetworkBuffer;

        if( ( pxEndPoint->bits.bIPv6 == pdFALSE_UNSIGNED ) &&
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008460:	f003 0304 	and.w	r3, r3, #4
 8008464:	b2db      	uxtb	r3, r3
 8008466:	2b00      	cmp	r3, #0
 8008468:	d152      	bne.n	8008510 <FreeRTOS_OutputARPRequest_Multi+0xc0>
            ( pxEndPoint->ipv4_settings.ulIPAddress != 0U ) )
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
        if( ( pxEndPoint->bits.bIPv6 == pdFALSE_UNSIGNED ) &&
 800846e:	2b00      	cmp	r3, #0
 8008470:	d04e      	beq.n	8008510 <FreeRTOS_OutputARPRequest_Multi+0xc0>
        {
            /* This is called from the context of the IP event task, so a block time
             * must not be used. */
            pxNetworkBuffer = pxGetNetworkBufferWithDescriptor( sizeof( ARPPacket_t ), ( TickType_t ) 0U );
 8008472:	2100      	movs	r1, #0
 8008474:	202a      	movs	r0, #42	@ 0x2a
 8008476:	f009 f899 	bl	80115ac <pxGetNetworkBufferWithDescriptor>
 800847a:	6138      	str	r0, [r7, #16]

            if( pxNetworkBuffer != NULL )
 800847c:	693b      	ldr	r3, [r7, #16]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d046      	beq.n	8008510 <FreeRTOS_OutputARPRequest_Multi+0xc0>
            {
                pxNetworkBuffer->xIPAddress.ulIP_IPv4 = ulIPAddress;
 8008482:	693b      	ldr	r3, [r7, #16]
 8008484:	683a      	ldr	r2, [r7, #0]
 8008486:	615a      	str	r2, [r3, #20]
                pxNetworkBuffer->pxEndPoint = pxEndPoint;
 8008488:	693b      	ldr	r3, [r7, #16]
 800848a:	687a      	ldr	r2, [r7, #4]
 800848c:	631a      	str	r2, [r3, #48]	@ 0x30
                pxNetworkBuffer->pxInterface = pxEndPoint->pxNetworkInterface;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8008492:	693b      	ldr	r3, [r7, #16]
 8008494:	62da      	str	r2, [r3, #44]	@ 0x2c
                vARPGenerateRequestPacket( pxNetworkBuffer );
 8008496:	6938      	ldr	r0, [r7, #16]
 8008498:	f000 f852 	bl	8008540 <vARPGenerateRequestPacket>

                #if ( ipconfigETHERNET_MINIMUM_PACKET_BYTES > 0 )
                {
                    if( pxNetworkBuffer->xDataLength < ( size_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES )
 800849c:	693b      	ldr	r3, [r7, #16]
 800849e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084a0:	2b3b      	cmp	r3, #59	@ 0x3b
 80084a2:	d812      	bhi.n	80084ca <FreeRTOS_OutputARPRequest_Multi+0x7a>
                    {
                        BaseType_t xIndex;

                        for( xIndex = ( BaseType_t ) pxNetworkBuffer->xDataLength; xIndex < ( BaseType_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES; xIndex++ )
 80084a4:	693b      	ldr	r3, [r7, #16]
 80084a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084a8:	617b      	str	r3, [r7, #20]
 80084aa:	e008      	b.n	80084be <FreeRTOS_OutputARPRequest_Multi+0x6e>
                        {
                            pxNetworkBuffer->pucEthernetBuffer[ xIndex ] = 0U;
 80084ac:	693b      	ldr	r3, [r7, #16]
 80084ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80084b0:	697b      	ldr	r3, [r7, #20]
 80084b2:	4413      	add	r3, r2
 80084b4:	2200      	movs	r2, #0
 80084b6:	701a      	strb	r2, [r3, #0]
                        for( xIndex = ( BaseType_t ) pxNetworkBuffer->xDataLength; xIndex < ( BaseType_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES; xIndex++ )
 80084b8:	697b      	ldr	r3, [r7, #20]
 80084ba:	3301      	adds	r3, #1
 80084bc:	617b      	str	r3, [r7, #20]
 80084be:	697b      	ldr	r3, [r7, #20]
 80084c0:	2b3b      	cmp	r3, #59	@ 0x3b
 80084c2:	ddf3      	ble.n	80084ac <FreeRTOS_OutputARPRequest_Multi+0x5c>
                        }

                        pxNetworkBuffer->xDataLength = ( size_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES;
 80084c4:	693b      	ldr	r3, [r7, #16]
 80084c6:	223c      	movs	r2, #60	@ 0x3c
 80084c8:	629a      	str	r2, [r3, #40]	@ 0x28
                    }
                }
                #endif /* if( ipconfigETHERNET_MINIMUM_PACKET_BYTES > 0 ) */

                if( xIsCallingFromIPTask() != pdFALSE )
 80084ca:	f002 f938 	bl	800a73e <xIsCallingFromIPTask>
 80084ce:	4603      	mov	r3, r0
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d00c      	beq.n	80084ee <FreeRTOS_OutputARPRequest_Multi+0x9e>
                {
                    iptraceNETWORK_INTERFACE_OUTPUT( pxNetworkBuffer->xDataLength, pxNetworkBuffer->pucEthernetBuffer );

                    /* Only the IP-task is allowed to call this function directly. */
                    if( pxEndPoint->pxNetworkInterface != NULL )
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d019      	beq.n	8008510 <FreeRTOS_OutputARPRequest_Multi+0xc0>
                    {
                        ( void ) pxEndPoint->pxNetworkInterface->pfOutput( pxEndPoint->pxNetworkInterface, pxNetworkBuffer, pdTRUE );
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80084e0:	68db      	ldr	r3, [r3, #12]
 80084e2:	687a      	ldr	r2, [r7, #4]
 80084e4:	6ed0      	ldr	r0, [r2, #108]	@ 0x6c
 80084e6:	2201      	movs	r2, #1
 80084e8:	6939      	ldr	r1, [r7, #16]
 80084ea:	4798      	blx	r3
                        vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
                    }
                }
            }
        }
    }
 80084ec:	e010      	b.n	8008510 <FreeRTOS_OutputARPRequest_Multi+0xc0>
                    xSendEvent.eEventType = eNetworkTxEvent;
 80084ee:	2302      	movs	r3, #2
 80084f0:	723b      	strb	r3, [r7, #8]
                    xSendEvent.pvData = pxNetworkBuffer;
 80084f2:	693b      	ldr	r3, [r7, #16]
 80084f4:	60fb      	str	r3, [r7, #12]
                    if( xSendEventStructToIPTask( &xSendEvent, ( TickType_t ) portMAX_DELAY ) == pdFAIL )
 80084f6:	f107 0308 	add.w	r3, r7, #8
 80084fa:	f04f 31ff 	mov.w	r1, #4294967295
 80084fe:	4618      	mov	r0, r3
 8008500:	f001 fa70 	bl	80099e4 <xSendEventStructToIPTask>
 8008504:	4603      	mov	r3, r0
 8008506:	2b00      	cmp	r3, #0
 8008508:	d102      	bne.n	8008510 <FreeRTOS_OutputARPRequest_Multi+0xc0>
                        vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800850a:	6938      	ldr	r0, [r7, #16]
 800850c:	f009 f8fa 	bl	8011704 <vReleaseNetworkBufferAndDescriptor>
    }
 8008510:	bf00      	nop
 8008512:	3718      	adds	r7, #24
 8008514:	46bd      	mov	sp, r7
 8008516:	bd80      	pop	{r7, pc}

08008518 <FreeRTOS_OutputARPRequest>:
 *
 * @param[in] ulIPAddress A 32-bit representation of the IP-address whose
 *                         physical (MAC) address is required.
 */
    void FreeRTOS_OutputARPRequest( uint32_t ulIPAddress )
    {
 8008518:	b580      	push	{r7, lr}
 800851a:	b084      	sub	sp, #16
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
        /* Its assumed that IPv4 endpoints belonging to different physical interface
         * in the system will have a different subnet, but endpoints on same interface
         * may have it. */
        NetworkEndPoint_t * pxEndPoint = FreeRTOS_FindEndPointOnNetMask( ulIPAddress );
 8008520:	6878      	ldr	r0, [r7, #4]
 8008522:	f002 ff1b 	bl	800b35c <FreeRTOS_FindEndPointOnNetMask>
 8008526:	60f8      	str	r0, [r7, #12]

        if( pxEndPoint != NULL )
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d003      	beq.n	8008536 <FreeRTOS_OutputARPRequest+0x1e>
        {
            FreeRTOS_OutputARPRequest_Multi( pxEndPoint, ulIPAddress );
 800852e:	6879      	ldr	r1, [r7, #4]
 8008530:	68f8      	ldr	r0, [r7, #12]
 8008532:	f7ff ff8d 	bl	8008450 <FreeRTOS_OutputARPRequest_Multi>
        }
    }
 8008536:	bf00      	nop
 8008538:	3710      	adds	r7, #16
 800853a:	46bd      	mov	sp, r7
 800853c:	bd80      	pop	{r7, pc}
	...

08008540 <vARPGenerateRequestPacket>:
 *
 * @param[in,out] pxNetworkBuffer Pointer to the buffer which has to be filled with
 *                             the ARP request packet details.
 */
    void vARPGenerateRequestPacket( NetworkBufferDescriptor_t * const pxNetworkBuffer )
    {
 8008540:	b580      	push	{r7, lr}
 8008542:	b088      	sub	sp, #32
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
        void * pvCopyDest;

        /* Buffer allocation ensures that buffers always have space
         * for an ARP packet. See buffer allocation implementations 1
         * and 2 under portable/BufferManagement. */
        configASSERT( pxNetworkBuffer != NULL );
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d10d      	bne.n	800856a <vARPGenerateRequestPacket+0x2a>
	__asm volatile
 800854e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008552:	b672      	cpsid	i
 8008554:	f383 8811 	msr	BASEPRI, r3
 8008558:	f3bf 8f6f 	isb	sy
 800855c:	f3bf 8f4f 	dsb	sy
 8008560:	b662      	cpsie	i
 8008562:	613b      	str	r3, [r7, #16]
}
 8008564:	bf00      	nop
 8008566:	bf00      	nop
 8008568:	e7fd      	b.n	8008566 <vARPGenerateRequestPacket+0x26>
        configASSERT( pxNetworkBuffer->xDataLength >= sizeof( ARPPacket_t ) );
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800856e:	2b29      	cmp	r3, #41	@ 0x29
 8008570:	d80d      	bhi.n	800858e <vARPGenerateRequestPacket+0x4e>
	__asm volatile
 8008572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008576:	b672      	cpsid	i
 8008578:	f383 8811 	msr	BASEPRI, r3
 800857c:	f3bf 8f6f 	isb	sy
 8008580:	f3bf 8f4f 	dsb	sy
 8008584:	b662      	cpsie	i
 8008586:	60fb      	str	r3, [r7, #12]
}
 8008588:	bf00      	nop
 800858a:	bf00      	nop
 800858c:	e7fd      	b.n	800858a <vARPGenerateRequestPacket+0x4a>
        configASSERT( pxNetworkBuffer->pxEndPoint != NULL );
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008592:	2b00      	cmp	r3, #0
 8008594:	d10d      	bne.n	80085b2 <vARPGenerateRequestPacket+0x72>
	__asm volatile
 8008596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800859a:	b672      	cpsid	i
 800859c:	f383 8811 	msr	BASEPRI, r3
 80085a0:	f3bf 8f6f 	isb	sy
 80085a4:	f3bf 8f4f 	dsb	sy
 80085a8:	b662      	cpsie	i
 80085aa:	60bb      	str	r3, [r7, #8]
}
 80085ac:	bf00      	nop
 80085ae:	bf00      	nop
 80085b0:	e7fd      	b.n	80085ae <vARPGenerateRequestPacket+0x6e>

        /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxARPPacket = ( ( ARPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085b6:	61fb      	str	r3, [r7, #28]
        /*
         * Use helper variables for memcpy() to remain
         * compliant with MISRA Rule 21.15.  These should be
         * optimized away.
         */
        pvCopySource = xDefaultPartARPPacketHeader;
 80085b8:	4b1b      	ldr	r3, [pc, #108]	@ (8008628 <vARPGenerateRequestPacket+0xe8>)
 80085ba:	61bb      	str	r3, [r7, #24]
        pvCopyDest = pxARPPacket;
 80085bc:	69fb      	ldr	r3, [r7, #28]
 80085be:	617b      	str	r3, [r7, #20]
        ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( xDefaultPartARPPacketHeader ) );
 80085c0:	2226      	movs	r2, #38	@ 0x26
 80085c2:	69b9      	ldr	r1, [r7, #24]
 80085c4:	6978      	ldr	r0, [r7, #20]
 80085c6:	f00f f89e 	bl	8017706 <memcpy>

        pvCopySource = pxNetworkBuffer->pxEndPoint->xMACAddress.ucBytes;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085ce:	3338      	adds	r3, #56	@ 0x38
 80085d0:	61bb      	str	r3, [r7, #24]
        pvCopyDest = pxARPPacket->xEthernetHeader.xSourceAddress.ucBytes;
 80085d2:	69fb      	ldr	r3, [r7, #28]
 80085d4:	3306      	adds	r3, #6
 80085d6:	617b      	str	r3, [r7, #20]
        ( void ) memcpy( pvCopyDest, pvCopySource, ipMAC_ADDRESS_LENGTH_BYTES );
 80085d8:	2206      	movs	r2, #6
 80085da:	69b9      	ldr	r1, [r7, #24]
 80085dc:	6978      	ldr	r0, [r7, #20]
 80085de:	f00f f892 	bl	8017706 <memcpy>

        pvCopySource = pxNetworkBuffer->pxEndPoint->xMACAddress.ucBytes;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085e6:	3338      	adds	r3, #56	@ 0x38
 80085e8:	61bb      	str	r3, [r7, #24]
        pvCopyDest = pxARPPacket->xARPHeader.xSenderHardwareAddress.ucBytes;
 80085ea:	69fb      	ldr	r3, [r7, #28]
 80085ec:	3316      	adds	r3, #22
 80085ee:	617b      	str	r3, [r7, #20]
        ( void ) memcpy( pvCopyDest, pvCopySource, ipMAC_ADDRESS_LENGTH_BYTES );
 80085f0:	2206      	movs	r2, #6
 80085f2:	69b9      	ldr	r1, [r7, #24]
 80085f4:	6978      	ldr	r0, [r7, #20]
 80085f6:	f00f f886 	bl	8017706 <memcpy>

        pvCopySource = &( pxNetworkBuffer->pxEndPoint->ipv4_settings.ulIPAddress );
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085fe:	61bb      	str	r3, [r7, #24]
        pvCopyDest = pxARPPacket->xARPHeader.ucSenderProtocolAddress;
 8008600:	69fb      	ldr	r3, [r7, #28]
 8008602:	331c      	adds	r3, #28
 8008604:	617b      	str	r3, [r7, #20]
        ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( pxARPPacket->xARPHeader.ucSenderProtocolAddress ) );
 8008606:	69bb      	ldr	r3, [r7, #24]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	461a      	mov	r2, r3
 800860c:	697b      	ldr	r3, [r7, #20]
 800860e:	601a      	str	r2, [r3, #0]
        pxARPPacket->xARPHeader.ulTargetProtocolAddress = pxNetworkBuffer->xIPAddress.ulIP_IPv4;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	695a      	ldr	r2, [r3, #20]
 8008614:	69fb      	ldr	r3, [r7, #28]
 8008616:	f8c3 2026 	str.w	r2, [r3, #38]	@ 0x26

        pxNetworkBuffer->xDataLength = sizeof( ARPPacket_t );
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	222a      	movs	r2, #42	@ 0x2a
 800861e:	629a      	str	r2, [r3, #40]	@ 0x28

        iptraceCREATING_ARP_REQUEST( pxNetworkBuffer->xIPAddress.ulIP_IPv4 );
    }
 8008620:	bf00      	nop
 8008622:	3720      	adds	r7, #32
 8008624:	46bd      	mov	sp, r7
 8008626:	bd80      	pop	{r7, pc}
 8008628:	080188b0 	.word	0x080188b0

0800862c <FreeRTOS_ClearARP>:
 * @brief A call to this function will clear the ARP cache.
 * @param[in] pxEndPoint only clean entries with this end-point, or when NULL,
 *                        clear the entire ARP cache.
 */
    void FreeRTOS_ClearARP( const struct xNetworkEndPoint * pxEndPoint )
    {
 800862c:	b580      	push	{r7, lr}
 800862e:	b084      	sub	sp, #16
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]
        if( pxEndPoint != NULL )
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d01b      	beq.n	8008672 <FreeRTOS_ClearARP+0x46>
        {
            BaseType_t x;

            for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 800863a:	2300      	movs	r3, #0
 800863c:	60fb      	str	r3, [r7, #12]
 800863e:	e014      	b.n	800866a <FreeRTOS_ClearARP+0x3e>
            {
                if( xARPCache[ x ].pxEndPoint == pxEndPoint )
 8008640:	4a10      	ldr	r2, [pc, #64]	@ (8008684 <FreeRTOS_ClearARP+0x58>)
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	011b      	lsls	r3, r3, #4
 8008646:	4413      	add	r3, r2
 8008648:	330c      	adds	r3, #12
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	687a      	ldr	r2, [r7, #4]
 800864e:	429a      	cmp	r2, r3
 8008650:	d108      	bne.n	8008664 <FreeRTOS_ClearARP+0x38>
                {
                    ( void ) memset( &( xARPCache[ x ] ), 0, sizeof( ARPCacheRow_t ) );
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	011b      	lsls	r3, r3, #4
 8008656:	4a0b      	ldr	r2, [pc, #44]	@ (8008684 <FreeRTOS_ClearARP+0x58>)
 8008658:	4413      	add	r3, r2
 800865a:	2210      	movs	r2, #16
 800865c:	2100      	movs	r1, #0
 800865e:	4618      	mov	r0, r3
 8008660:	f00e ff77 	bl	8017552 <memset>
            for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	3301      	adds	r3, #1
 8008668:	60fb      	str	r3, [r7, #12]
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	2b09      	cmp	r3, #9
 800866e:	dde7      	ble.n	8008640 <FreeRTOS_ClearARP+0x14>
        }
        else
        {
            ( void ) memset( xARPCache, 0, sizeof( xARPCache ) );
        }
    }
 8008670:	e004      	b.n	800867c <FreeRTOS_ClearARP+0x50>
            ( void ) memset( xARPCache, 0, sizeof( xARPCache ) );
 8008672:	22a0      	movs	r2, #160	@ 0xa0
 8008674:	2100      	movs	r1, #0
 8008676:	4803      	ldr	r0, [pc, #12]	@ (8008684 <FreeRTOS_ClearARP+0x58>)
 8008678:	f00e ff6b 	bl	8017552 <memset>
    }
 800867c:	bf00      	nop
 800867e:	3710      	adds	r7, #16
 8008680:	46bd      	mov	sp, r7
 8008682:	bd80      	pop	{r7, pc}
 8008684:	20000fe0 	.word	0x20000fe0

08008688 <vDNSInitialise>:
    #if ( ipconfigDNS_USE_CALLBACKS == 1 )

/** @brief Initialise the list of call-back structures.
 */
        void vDNSInitialise( void )
        {
 8008688:	b580      	push	{r7, lr}
 800868a:	af00      	add	r7, sp, #0
            vDNSCallbackInitialise();
 800868c:	f000 fb84 	bl	8008d98 <vDNSCallbackInitialise>
        }
 8008690:	bf00      	nop
 8008692:	bd80      	pop	{r7, pc}

08008694 <pxNew_AddrInfo>:
 * @return A pointer to the newly allocated struct, or NULL in case malloc failed..
 */
    struct freertos_addrinfo * pxNew_AddrInfo( const char * pcName,
                                               BaseType_t xFamily,
                                               const uint8_t * pucAddress )
    {
 8008694:	b580      	push	{r7, lr}
 8008696:	b088      	sub	sp, #32
 8008698:	af00      	add	r7, sp, #0
 800869a:	60f8      	str	r0, [r7, #12]
 800869c:	60b9      	str	r1, [r7, #8]
 800869e:	607a      	str	r2, [r7, #4]
        struct freertos_addrinfo * pxAddrInfo = NULL;
 80086a0:	2300      	movs	r3, #0
 80086a2:	61fb      	str	r3, [r7, #28]
        /* 'xFamily' might not be used when IPv6 is disabled. */
        ( void ) xFamily;
        /* 'pcName' might not be used when DNS cache is disabled. */
        ( void ) pcName;

        pvBuffer = pvPortMalloc( sizeof( *pxAddrInfo ) );
 80086a4:	2058      	movs	r0, #88	@ 0x58
 80086a6:	f00e fbc7 	bl	8016e38 <pvPortMalloc>
 80086aa:	61b8      	str	r0, [r7, #24]

        if( pvBuffer != NULL )
 80086ac:	69bb      	ldr	r3, [r7, #24]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d033      	beq.n	800871a <pxNew_AddrInfo+0x86>
        {
            pxAddrInfo = ( struct freertos_addrinfo * ) pvBuffer;
 80086b2:	69bb      	ldr	r3, [r7, #24]
 80086b4:	61fb      	str	r3, [r7, #28]

            ( void ) memset( pxAddrInfo, 0, sizeof( *pxAddrInfo ) );
 80086b6:	2258      	movs	r2, #88	@ 0x58
 80086b8:	2100      	movs	r1, #0
 80086ba:	69f8      	ldr	r0, [r7, #28]
 80086bc:	f00e ff49 	bl	8017552 <memset>
            #if ( ipconfigUSE_DNS_CACHE != 0 )
                pxAddrInfo->ai_canonname = pxAddrInfo->xPrivateStorage.ucName;
 80086c0:	69fb      	ldr	r3, [r7, #28]
 80086c2:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80086c6:	69fb      	ldr	r3, [r7, #28]
 80086c8:	619a      	str	r2, [r3, #24]
                ( void ) strncpy( pxAddrInfo->xPrivateStorage.ucName, pcName, sizeof( pxAddrInfo->xPrivateStorage.ucName ) - 1U );
 80086ca:	69fb      	ldr	r3, [r7, #28]
 80086cc:	3338      	adds	r3, #56	@ 0x38
 80086ce:	221d      	movs	r2, #29
 80086d0:	68f9      	ldr	r1, [r7, #12]
 80086d2:	4618      	mov	r0, r3
 80086d4:	f00e ff45 	bl	8017562 <strncpy>
                pxAddrInfo->xPrivateStorage.ucName[ sizeof( pxAddrInfo->xPrivateStorage.ucName ) - 1U ] = '\0';
 80086d8:	69fb      	ldr	r3, [r7, #28]
 80086da:	2200      	movs	r2, #0
 80086dc:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
            #endif /* (ipconfigUSE_DNS_CACHE != 0 ) */

            pxAddrInfo->ai_addr = ( ( struct freertos_sockaddr * ) &( pxAddrInfo->xPrivateStorage.sockaddr ) );
 80086e0:	69fb      	ldr	r3, [r7, #28]
 80086e2:	f103 0220 	add.w	r2, r3, #32
 80086e6:	69fb      	ldr	r3, [r7, #28]
 80086e8:	615a      	str	r2, [r3, #20]

            switch( xFamily )
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	2b02      	cmp	r3, #2
 80086ee:	d10e      	bne.n	800870e <pxNew_AddrInfo+0x7a>
            {
                #if ( ipconfigUSE_IPv4 != 0 )
                    case FREERTOS_AF_INET4:
                       {
                           /* ulChar2u32 reads from big-endian to host-endian. */
                           uint32_t ulIPAddress = ulChar2u32( pucAddress );
 80086f0:	6878      	ldr	r0, [r7, #4]
 80086f2:	f002 fa7d 	bl	800abf0 <ulChar2u32>
 80086f6:	6178      	str	r0, [r7, #20]
                           /* Translate to network-endian. */
                           pxAddrInfo->ai_addr->sin_address.ulIP_IPv4 = FreeRTOS_htonl( ulIPAddress );
 80086f8:	69fb      	ldr	r3, [r7, #28]
 80086fa:	695b      	ldr	r3, [r3, #20]
 80086fc:	697a      	ldr	r2, [r7, #20]
 80086fe:	609a      	str	r2, [r3, #8]
                           pxAddrInfo->ai_family = FREERTOS_AF_INET4;
 8008700:	69fb      	ldr	r3, [r7, #28]
 8008702:	2202      	movs	r2, #2
 8008704:	605a      	str	r2, [r3, #4]
                           pxAddrInfo->ai_addrlen = ipSIZE_OF_IPv4_ADDRESS;
 8008706:	69fb      	ldr	r3, [r7, #28]
 8008708:	2204      	movs	r2, #4
 800870a:	611a      	str	r2, [r3, #16]
                       }
                       break;
 800870c:	e005      	b.n	800871a <pxNew_AddrInfo+0x86>

                default:
                    /* MISRA 16.4 Compliance */
                    FreeRTOS_debug_printf( ( "pxNew_AddrInfo: Undefined xFamily Type \n" ) );

                    vPortFree( pvBuffer );
 800870e:	69b8      	ldr	r0, [r7, #24]
 8008710:	f00e fc60 	bl	8016fd4 <vPortFree>
                    pxAddrInfo = NULL;
 8008714:	2300      	movs	r3, #0
 8008716:	61fb      	str	r3, [r7, #28]

                    break;
 8008718:	bf00      	nop
            }
        }

        return pxAddrInfo;
 800871a:	69fb      	ldr	r3, [r7, #28]
    }
 800871c:	4618      	mov	r0, r3
 800871e:	3720      	adds	r7, #32
 8008720:	46bd      	mov	sp, r7
 8008722:	bd80      	pop	{r7, pc}

08008724 <FreeRTOS_freeaddrinfo>:
/**
 * @brief Free a chain of structs of type 'freertos_addrinfo'.
 * @param[in] pxInfo The first find result.
 */
    void FreeRTOS_freeaddrinfo( struct freertos_addrinfo * pxInfo )
    {
 8008724:	b580      	push	{r7, lr}
 8008726:	b084      	sub	sp, #16
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
        struct freertos_addrinfo * pxNext;
        struct freertos_addrinfo * pxIterator = pxInfo;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	60fb      	str	r3, [r7, #12]

        if( pxInfo != NULL )
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d00b      	beq.n	800874e <FreeRTOS_freeaddrinfo+0x2a>
        {
            while( pxIterator != NULL )
 8008736:	e007      	b.n	8008748 <FreeRTOS_freeaddrinfo+0x24>
            {
                pxNext = pxIterator->ai_next;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	69db      	ldr	r3, [r3, #28]
 800873c:	60bb      	str	r3, [r7, #8]
                vPortFree( pxIterator );
 800873e:	68f8      	ldr	r0, [r7, #12]
 8008740:	f00e fc48 	bl	8016fd4 <vPortFree>
                pxIterator = pxNext;
 8008744:	68bb      	ldr	r3, [r7, #8]
 8008746:	60fb      	str	r3, [r7, #12]
            while( pxIterator != NULL )
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d1f4      	bne.n	8008738 <FreeRTOS_freeaddrinfo+0x14>
            }
        }
    }
 800874e:	bf00      	nop
 8008750:	3710      	adds	r7, #16
 8008752:	46bd      	mov	sp, r7
 8008754:	bd80      	pop	{r7, pc}

08008756 <ulDNSHandlePacket>:
 * @param[in] pxNetworkBuffer The network buffer to be parsed.
 * @return Always pdFAIL to indicate that the packet was not consumed and must
 *         be released by the caller.
 */
    uint32_t ulDNSHandlePacket( const NetworkBufferDescriptor_t * pxNetworkBuffer )
    {
 8008756:	b580      	push	{r7, lr}
 8008758:	b088      	sub	sp, #32
 800875a:	af02      	add	r7, sp, #8
 800875c:	6078      	str	r0, [r7, #4]
        uint8_t * pucPayLoadBuffer;
        size_t uxPayloadSize;
        size_t uxUDPPacketSize = ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( pxNetworkBuffer ) + ipSIZE_OF_UDP_HEADER;
 800875e:	6878      	ldr	r0, [r7, #4]
 8008760:	f001 fcc8 	bl	800a0f4 <uxIPHeaderSizePacket>
 8008764:	4603      	mov	r3, r0
 8008766:	3316      	adds	r3, #22
 8008768:	617b      	str	r3, [r7, #20]

        /* Only proceed if the payload length indicated in the header
         * appears to be valid. */
        if( pxNetworkBuffer->xDataLength >= uxUDPPacketSize )
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800876e:	697a      	ldr	r2, [r7, #20]
 8008770:	429a      	cmp	r2, r3
 8008772:	d81f      	bhi.n	80087b4 <ulDNSHandlePacket+0x5e>
        {
            uxPayloadSize = pxNetworkBuffer->xDataLength - uxUDPPacketSize;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008778:	697b      	ldr	r3, [r7, #20]
 800877a:	1ad3      	subs	r3, r2, r3
 800877c:	613b      	str	r3, [r7, #16]

            if( uxPayloadSize >= sizeof( DNSMessage_t ) )
 800877e:	693b      	ldr	r3, [r7, #16]
 8008780:	2b0b      	cmp	r3, #11
 8008782:	d917      	bls.n	80087b4 <ulDNSHandlePacket+0x5e>
            {
                struct freertos_addrinfo * pxAddressInfo = NULL;
 8008784:	2300      	movs	r3, #0
 8008786:	60bb      	str	r3, [r7, #8]
                pucPayLoadBuffer = &( pxNetworkBuffer->pucEthernetBuffer[ uxUDPPacketSize ] );
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800878c:	697b      	ldr	r3, [r7, #20]
 800878e:	4413      	add	r3, r2
 8008790:	60fb      	str	r3, [r7, #12]
                /* The parameter pdFALSE indicates that the reply was not expected. */
                ( void ) DNS_ParseDNSReply( pucPayLoadBuffer,
                                            uxPayloadSize,
                                            &( pxAddressInfo ),
                                            pdFALSE,
                                            FreeRTOS_ntohs( pxNetworkBuffer->usPort ) );
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
                ( void ) DNS_ParseDNSReply( pucPayLoadBuffer,
 8008796:	f107 0208 	add.w	r2, r7, #8
 800879a:	9300      	str	r3, [sp, #0]
 800879c:	2300      	movs	r3, #0
 800879e:	6939      	ldr	r1, [r7, #16]
 80087a0:	68f8      	ldr	r0, [r7, #12]
 80087a2:	f000 fbdf 	bl	8008f64 <DNS_ParseDNSReply>

                if( pxAddressInfo != NULL )
 80087a6:	68bb      	ldr	r3, [r7, #8]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d003      	beq.n	80087b4 <ulDNSHandlePacket+0x5e>
                {
                    FreeRTOS_freeaddrinfo( pxAddressInfo );
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	4618      	mov	r0, r3
 80087b0:	f7ff ffb8 	bl	8008724 <FreeRTOS_freeaddrinfo>
                }
            }
        }

        /* The packet was not consumed. */
        return pdFAIL;
 80087b4:	2300      	movs	r3, #0
    }
 80087b6:	4618      	mov	r0, r3
 80087b8:	3718      	adds	r7, #24
 80087ba:	46bd      	mov	sp, r7
 80087bc:	bd80      	pop	{r7, pc}

080087be <FreeRTOS_dns_update>:
    BaseType_t FreeRTOS_dns_update( const char * pcName,
                                    IPv46_Address_t * pxIP,
                                    uint32_t ulTTL,
                                    BaseType_t xLookUp,
                                    struct freertos_addrinfo ** ppxAddressInfo )
    {
 80087be:	b580      	push	{r7, lr}
 80087c0:	b086      	sub	sp, #24
 80087c2:	af02      	add	r7, sp, #8
 80087c4:	60f8      	str	r0, [r7, #12]
 80087c6:	60b9      	str	r1, [r7, #8]
 80087c8:	607a      	str	r2, [r7, #4]
 80087ca:	603b      	str	r3, [r7, #0]
        /* _HT_ we can as well remove the parameter 'xLookUp'. */
        ( void ) xLookUp;
        ( void ) FreeRTOS_ProcessDNSCache( pcName,
 80087cc:	69bb      	ldr	r3, [r7, #24]
 80087ce:	9300      	str	r3, [sp, #0]
 80087d0:	2300      	movs	r3, #0
 80087d2:	687a      	ldr	r2, [r7, #4]
 80087d4:	68b9      	ldr	r1, [r7, #8]
 80087d6:	68f8      	ldr	r0, [r7, #12]
 80087d8:	f000 f818 	bl	800880c <FreeRTOS_ProcessDNSCache>
                                           pxIP,
                                           ulTTL,
                                           pdFALSE,
                                           ppxAddressInfo );
        return pdTRUE;
 80087dc:	2301      	movs	r3, #1
    }
 80087de:	4618      	mov	r0, r3
 80087e0:	3710      	adds	r7, #16
 80087e2:	46bd      	mov	sp, r7
 80087e4:	bd80      	pop	{r7, pc}
	...

080087e8 <FreeRTOS_dnsclear>:
/**
 * @brief perform a dns clear in the local cache
 * @post the global structure \a xDNSCache is modified
 */
    void FreeRTOS_dnsclear( void )
    {
 80087e8:	b580      	push	{r7, lr}
 80087ea:	af00      	add	r7, sp, #0
        ( void ) memset( xDNSCache, 0x0, sizeof( xDNSCache ) );
 80087ec:	f44f 7216 	mov.w	r2, #600	@ 0x258
 80087f0:	2100      	movs	r1, #0
 80087f2:	4804      	ldr	r0, [pc, #16]	@ (8008804 <FreeRTOS_dnsclear+0x1c>)
 80087f4:	f00e fead 	bl	8017552 <memset>
        uxFreeEntry = 0U;
 80087f8:	4b03      	ldr	r3, [pc, #12]	@ (8008808 <FreeRTOS_dnsclear+0x20>)
 80087fa:	2200      	movs	r2, #0
 80087fc:	601a      	str	r2, [r3, #0]
    }
 80087fe:	bf00      	nop
 8008800:	bd80      	pop	{r7, pc}
 8008802:	bf00      	nop
 8008804:	20001090 	.word	0x20001090
 8008808:	200012e8 	.word	0x200012e8

0800880c <FreeRTOS_ProcessDNSCache>:
    BaseType_t FreeRTOS_ProcessDNSCache( const char * pcName,
                                         IPv46_Address_t * pxIP,
                                         uint32_t ulTTL,
                                         BaseType_t xLookUp,
                                         struct freertos_addrinfo ** ppxAddressInfo )
    {
 800880c:	b580      	push	{r7, lr}
 800880e:	b098      	sub	sp, #96	@ 0x60
 8008810:	af00      	add	r7, sp, #0
 8008812:	60f8      	str	r0, [r7, #12]
 8008814:	60b9      	str	r1, [r7, #8]
 8008816:	607a      	str	r2, [r7, #4]
 8008818:	603b      	str	r3, [r7, #0]
        UBaseType_t uxIndex;
        BaseType_t xResult;
        /* Get the current time in clock-ticks. */
        TickType_t xCurrentTickCount = xTaskGetTickCount();
 800881a:	f00c fd15 	bl	8015248 <xTaskGetTickCount>
 800881e:	65f8      	str	r0, [r7, #92]	@ 0x5c
        /* In milliseconds. */
        uint32_t ulCurrentTimeSeconds;

        configASSERT( ( pcName != NULL ) );
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d10d      	bne.n	8008842 <FreeRTOS_ProcessDNSCache+0x36>
	__asm volatile
 8008826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800882a:	b672      	cpsid	i
 800882c:	f383 8811 	msr	BASEPRI, r3
 8008830:	f3bf 8f6f 	isb	sy
 8008834:	f3bf 8f4f 	dsb	sy
 8008838:	b662      	cpsie	i
 800883a:	64fb      	str	r3, [r7, #76]	@ 0x4c
}
 800883c:	bf00      	nop
 800883e:	bf00      	nop
 8008840:	e7fd      	b.n	800883e <FreeRTOS_ProcessDNSCache+0x32>

        if( xLookUp != pdFALSE )
 8008842:	683b      	ldr	r3, [r7, #0]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d002      	beq.n	800884e <FreeRTOS_ProcessDNSCache+0x42>
        {
            pxIP->xIPAddress.ulIP_IPv4 = 0U;
 8008848:	68bb      	ldr	r3, [r7, #8]
 800884a:	2200      	movs	r2, #0
 800884c:	601a      	str	r2, [r3, #0]
        }

        ulCurrentTimeSeconds = ( uint32_t ) ( ( xCurrentTickCount / configTICK_RATE_HZ ) );
 800884e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008850:	4a26      	ldr	r2, [pc, #152]	@ (80088ec <FreeRTOS_ProcessDNSCache+0xe0>)
 8008852:	fba2 2303 	umull	r2, r3, r2, r3
 8008856:	099b      	lsrs	r3, r3, #6
 8008858:	65bb      	str	r3, [r7, #88]	@ 0x58
        xResult = prvFindEntryIndex( pcName, pxIP, &uxIndex );
 800885a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800885e:	461a      	mov	r2, r3
 8008860:	68b9      	ldr	r1, [r7, #8]
 8008862:	68f8      	ldr	r0, [r7, #12]
 8008864:	f000 f844 	bl	80088f0 <prvFindEntryIndex>
 8008868:	6578      	str	r0, [r7, #84]	@ 0x54

        if( xResult == pdTRUE )
 800886a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800886c:	2b01      	cmp	r3, #1
 800886e:	d110      	bne.n	8008892 <FreeRTOS_ProcessDNSCache+0x86>
        { /* Element found */
            /* Is this function called for a lookup or to add/update an IP address? */
            if( xLookUp == pdTRUE )
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	2b01      	cmp	r3, #1
 8008874:	d106      	bne.n	8008884 <FreeRTOS_ProcessDNSCache+0x78>
            {
                /* This statement can only be reached when xResult is true; which
                 * implies that the entry is present and a 'get' operation will result
                 * in success. Therefore, it is safe to ignore the return value of the
                 * below function. */
                ( void ) prvGetCacheIPEntry( uxIndex,
 8008876:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8008878:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800887a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800887c:	68b9      	ldr	r1, [r7, #8]
 800887e:	f000 f87f 	bl	8008980 <prvGetCacheIPEntry>
 8008882:	e013      	b.n	80088ac <FreeRTOS_ProcessDNSCache+0xa0>
                                             ulCurrentTimeSeconds,
                                             ppxAddressInfo );
            }
            else
            {
                prvUpdateCacheEntry( uxIndex,
 8008884:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8008886:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008888:	68ba      	ldr	r2, [r7, #8]
 800888a:	6879      	ldr	r1, [r7, #4]
 800888c:	f000 f8ca 	bl	8008a24 <prvUpdateCacheEntry>
 8008890:	e00c      	b.n	80088ac <FreeRTOS_ProcessDNSCache+0xa0>
                                     ulCurrentTimeSeconds );
            }
        }
        else /* Element not Found xResult = pdFALSE */
        {
            if( xLookUp == pdTRUE )
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	2b01      	cmp	r3, #1
 8008896:	d103      	bne.n	80088a0 <FreeRTOS_ProcessDNSCache+0x94>
            {
                pxIP->xIPAddress.ulIP_IPv4 = 0U;
 8008898:	68bb      	ldr	r3, [r7, #8]
 800889a:	2200      	movs	r2, #0
 800889c:	601a      	str	r2, [r3, #0]
 800889e:	e005      	b.n	80088ac <FreeRTOS_ProcessDNSCache+0xa0>
            }
            else
            {
                prvInsertCacheEntry( pcName,
 80088a0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80088a2:	68ba      	ldr	r2, [r7, #8]
 80088a4:	6879      	ldr	r1, [r7, #4]
 80088a6:	68f8      	ldr	r0, [r7, #12]
 80088a8:	f000 f8f2 	bl	8008a90 <prvInsertCacheEntry>
                                     ulCurrentTimeSeconds );
            }
        }

        #if ( ipconfigHAS_DEBUG_PRINTF != 0 )
            if( ( xLookUp == pdFALSE ) || ( pxIP->xIPAddress.ulIP_IPv4 != 0U ) )
 80088ac:	683b      	ldr	r3, [r7, #0]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d003      	beq.n	80088ba <FreeRTOS_ProcessDNSCache+0xae>
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d012      	beq.n	80088e0 <FreeRTOS_ProcessDNSCache+0xd4>
            {
                char pcAddress[ 40 ];
                IP_Address_t xAddress;
                BaseType_t xFamily = FREERTOS_AF_INET;
 80088ba:	2302      	movs	r3, #2
 80088bc:	653b      	str	r3, [r7, #80]	@ 0x50

                switch( pxIP->xIs_IPv6 )
 80088be:	68bb      	ldr	r3, [r7, #8]
 80088c0:	691b      	ldr	r3, [r3, #16]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d103      	bne.n	80088ce <FreeRTOS_ProcessDNSCache+0xc2>
                            break;
                    #endif /* if ( ipconfigUSE_IPv6 != 0 ) */

                    #if ( ipconfigUSE_IPv4 != 0 )
                        case pdFALSE:
                            xAddress.ulIP_IPv4 = pxIP->xIPAddress.ulIP_IPv4;
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	63bb      	str	r3, [r7, #56]	@ 0x38
                            break;
 80088cc:	e000      	b.n	80088d0 <FreeRTOS_ProcessDNSCache+0xc4>
                    #endif /* if ( ipconfigUSE_IPv4 != 0 ) */

                    default:
                        /* MISRA 16.4 Compliance */
                        FreeRTOS_debug_printf( ( "FreeRTOS_ProcessDNSCache: Undefined IP Type \n" ) );
                        break;
 80088ce:	bf00      	nop
                }

                ( void ) FreeRTOS_inet_ntop( xFamily,
 80088d0:	f107 0210 	add.w	r2, r7, #16
 80088d4:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 80088d8:	2328      	movs	r3, #40	@ 0x28
 80088da:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80088dc:	f003 fdb0 	bl	800c440 <FreeRTOS_inet_ntop>
                                         pcAddress,
                                         ( unsigned ) FreeRTOS_ntohl( ulTTL ) ) );
            }
        #endif /* ( ipconfigHAS_DEBUG_PRINTF != 0 ) */

        return xResult;
 80088e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
    }
 80088e2:	4618      	mov	r0, r3
 80088e4:	3760      	adds	r7, #96	@ 0x60
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd80      	pop	{r7, pc}
 80088ea:	bf00      	nop
 80088ec:	10624dd3 	.word	0x10624dd3

080088f0 <prvFindEntryIndex>:
 * @returns res pdTRUE if index in found else pdFALSE
 */
    static BaseType_t prvFindEntryIndex( const char * pcName,
                                         const IPv46_Address_t * pxIP,
                                         UBaseType_t * uxResult )
    {
 80088f0:	b580      	push	{r7, lr}
 80088f2:	b086      	sub	sp, #24
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	60f8      	str	r0, [r7, #12]
 80088f8:	60b9      	str	r1, [r7, #8]
 80088fa:	607a      	str	r2, [r7, #4]
        BaseType_t xReturn = pdFALSE;
 80088fc:	2300      	movs	r3, #0
 80088fe:	617b      	str	r3, [r7, #20]
        UBaseType_t uxIndex;

        /* For each entry in the DNS cache table. */
        for( uxIndex = 0; uxIndex < ipconfigDNS_CACHE_ENTRIES; uxIndex++ )
 8008900:	2300      	movs	r3, #0
 8008902:	613b      	str	r3, [r7, #16]
 8008904:	e031      	b.n	800896a <prvFindEntryIndex+0x7a>
        {
            if( xDNSCache[ uxIndex ].pcName[ 0 ] == ( char ) 0 )
 8008906:	491d      	ldr	r1, [pc, #116]	@ (800897c <prvFindEntryIndex+0x8c>)
 8008908:	693a      	ldr	r2, [r7, #16]
 800890a:	4613      	mov	r3, r2
 800890c:	011b      	lsls	r3, r3, #4
 800890e:	1a9b      	subs	r3, r3, r2
 8008910:	009b      	lsls	r3, r3, #2
 8008912:	440b      	add	r3, r1
 8008914:	3314      	adds	r3, #20
 8008916:	781b      	ldrb	r3, [r3, #0]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d022      	beq.n	8008962 <prvFindEntryIndex+0x72>
            { /* empty slot */
                continue;
            }

            if( strcmp( xDNSCache[ uxIndex ].pcName, pcName ) == 0 )
 800891c:	693a      	ldr	r2, [r7, #16]
 800891e:	4613      	mov	r3, r2
 8008920:	011b      	lsls	r3, r3, #4
 8008922:	1a9b      	subs	r3, r3, r2
 8008924:	009b      	lsls	r3, r3, #2
 8008926:	3310      	adds	r3, #16
 8008928:	4a14      	ldr	r2, [pc, #80]	@ (800897c <prvFindEntryIndex+0x8c>)
 800892a:	4413      	add	r3, r2
 800892c:	3304      	adds	r3, #4
 800892e:	68f9      	ldr	r1, [r7, #12]
 8008930:	4618      	mov	r0, r3
 8008932:	f7f7 fc85 	bl	8000240 <strcmp>
 8008936:	4603      	mov	r3, r0
 8008938:	2b00      	cmp	r3, #0
 800893a:	d113      	bne.n	8008964 <prvFindEntryIndex+0x74>
            { /* hostname found */
                /* IPv6 is enabled, See if the cache entry has the correct type. */
                if( pxIP->xIs_IPv6 == xDNSCache[ uxIndex ].xAddresses[ 0 ].xIs_IPv6 )
 800893c:	68bb      	ldr	r3, [r7, #8]
 800893e:	6919      	ldr	r1, [r3, #16]
 8008940:	480e      	ldr	r0, [pc, #56]	@ (800897c <prvFindEntryIndex+0x8c>)
 8008942:	693a      	ldr	r2, [r7, #16]
 8008944:	4613      	mov	r3, r2
 8008946:	011b      	lsls	r3, r3, #4
 8008948:	1a9b      	subs	r3, r3, r2
 800894a:	009b      	lsls	r3, r3, #2
 800894c:	4403      	add	r3, r0
 800894e:	3310      	adds	r3, #16
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	4299      	cmp	r1, r3
 8008954:	d106      	bne.n	8008964 <prvFindEntryIndex+0x74>
                {
                    xReturn = pdTRUE;
 8008956:	2301      	movs	r3, #1
 8008958:	617b      	str	r3, [r7, #20]
                    *uxResult = uxIndex;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	693a      	ldr	r2, [r7, #16]
 800895e:	601a      	str	r2, [r3, #0]
                    break;
 8008960:	e006      	b.n	8008970 <prvFindEntryIndex+0x80>
                continue;
 8008962:	bf00      	nop
        for( uxIndex = 0; uxIndex < ipconfigDNS_CACHE_ENTRIES; uxIndex++ )
 8008964:	693b      	ldr	r3, [r7, #16]
 8008966:	3301      	adds	r3, #1
 8008968:	613b      	str	r3, [r7, #16]
 800896a:	693b      	ldr	r3, [r7, #16]
 800896c:	2b09      	cmp	r3, #9
 800896e:	d9ca      	bls.n	8008906 <prvFindEntryIndex+0x16>
                }
            }
        }

        return xReturn;
 8008970:	697b      	ldr	r3, [r7, #20]
    }
 8008972:	4618      	mov	r0, r3
 8008974:	3718      	adds	r7, #24
 8008976:	46bd      	mov	sp, r7
 8008978:	bd80      	pop	{r7, pc}
 800897a:	bf00      	nop
 800897c:	20001090 	.word	0x20001090

08008980 <prvGetCacheIPEntry>:

    static BaseType_t prvGetCacheIPEntry( UBaseType_t uxIndex,
                                          IPv46_Address_t * pxIP,
                                          uint32_t ulCurrentTimeSeconds,
                                          struct freertos_addrinfo ** ppxAddressInfo )
    {
 8008980:	b580      	push	{r7, lr}
 8008982:	b088      	sub	sp, #32
 8008984:	af00      	add	r7, sp, #0
 8008986:	60f8      	str	r0, [r7, #12]
 8008988:	60b9      	str	r1, [r7, #8]
 800898a:	607a      	str	r2, [r7, #4]
 800898c:	603b      	str	r3, [r7, #0]
        BaseType_t isRead;
        uint32_t ulIPAddressIndex = 0;
 800898e:	2300      	movs	r3, #0
 8008990:	61bb      	str	r3, [r7, #24]
        uint32_t ulAge = ulCurrentTimeSeconds - xDNSCache[ uxIndex ].ulTimeWhenAddedInSeconds;
 8008992:	4923      	ldr	r1, [pc, #140]	@ (8008a20 <prvGetCacheIPEntry+0xa0>)
 8008994:	68fa      	ldr	r2, [r7, #12]
 8008996:	4613      	mov	r3, r2
 8008998:	011b      	lsls	r3, r3, #4
 800899a:	1a9b      	subs	r3, r3, r2
 800899c:	009b      	lsls	r3, r3, #2
 800899e:	440b      	add	r3, r1
 80089a0:	3338      	adds	r3, #56	@ 0x38
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	687a      	ldr	r2, [r7, #4]
 80089a6:	1ad3      	subs	r3, r2, r3
 80089a8:	617b      	str	r3, [r7, #20]

        /* Confirm that the record is still fresh.
         * The field ulTTL was stored as network-endian. */
        if( ulAge < FreeRTOS_ntohl( xDNSCache[ uxIndex ].ulTTL ) )
 80089aa:	491d      	ldr	r1, [pc, #116]	@ (8008a20 <prvGetCacheIPEntry+0xa0>)
 80089ac:	68fa      	ldr	r2, [r7, #12]
 80089ae:	4613      	mov	r3, r2
 80089b0:	011b      	lsls	r3, r3, #4
 80089b2:	1a9b      	subs	r3, r3, r2
 80089b4:	009b      	lsls	r3, r3, #2
 80089b6:	440b      	add	r3, r1
 80089b8:	3334      	adds	r3, #52	@ 0x34
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	697a      	ldr	r2, [r7, #20]
 80089be:	429a      	cmp	r2, r3
 80089c0:	d21d      	bcs.n	80089fe <prvGetCacheIPEntry+0x7e>
                ulIPAddressIndex = ucIndex;

                xDNSCache[ uxIndex ].ucCurrentIPAddress++;
            #endif /* if ( ipconfigDNS_CACHE_ADDRESSES_PER_ENTRY > 1 ) */

            ( void ) memcpy( pxIP, &( xDNSCache[ uxIndex ].xAddresses[ ulIPAddressIndex ] ), sizeof( *pxIP ) );
 80089c2:	69bb      	ldr	r3, [r7, #24]
 80089c4:	461a      	mov	r2, r3
 80089c6:	0092      	lsls	r2, r2, #2
 80089c8:	441a      	add	r2, r3
 80089ca:	0093      	lsls	r3, r2, #2
 80089cc:	461a      	mov	r2, r3
 80089ce:	68f9      	ldr	r1, [r7, #12]
 80089d0:	460b      	mov	r3, r1
 80089d2:	011b      	lsls	r3, r3, #4
 80089d4:	1a5b      	subs	r3, r3, r1
 80089d6:	009b      	lsls	r3, r3, #2
 80089d8:	4413      	add	r3, r2
 80089da:	4a11      	ldr	r2, [pc, #68]	@ (8008a20 <prvGetCacheIPEntry+0xa0>)
 80089dc:	4413      	add	r3, r2
 80089de:	2214      	movs	r2, #20
 80089e0:	4619      	mov	r1, r3
 80089e2:	68b8      	ldr	r0, [r7, #8]
 80089e4:	f00e fe8f 	bl	8017706 <memcpy>
            isRead = pdTRUE;
 80089e8:	2301      	movs	r3, #1
 80089ea:	61fb      	str	r3, [r7, #28]

            if( ppxAddressInfo != NULL )
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d011      	beq.n	8008a16 <prvGetCacheIPEntry+0x96>
            {
                /* Copy all entries from position 'uxIndex' to a linked struct addrinfo. */
                prvReadDNSCache( ( BaseType_t ) uxIndex, ppxAddressInfo );
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	6839      	ldr	r1, [r7, #0]
 80089f6:	4618      	mov	r0, r3
 80089f8:	f000 f89e 	bl	8008b38 <prvReadDNSCache>
 80089fc:	e00b      	b.n	8008a16 <prvGetCacheIPEntry+0x96>
            }
        }
        else
        {
            /* Age out the old cached record. */
            xDNSCache[ uxIndex ].pcName[ 0 ] = ( char ) 0;
 80089fe:	4908      	ldr	r1, [pc, #32]	@ (8008a20 <prvGetCacheIPEntry+0xa0>)
 8008a00:	68fa      	ldr	r2, [r7, #12]
 8008a02:	4613      	mov	r3, r2
 8008a04:	011b      	lsls	r3, r3, #4
 8008a06:	1a9b      	subs	r3, r3, r2
 8008a08:	009b      	lsls	r3, r3, #2
 8008a0a:	440b      	add	r3, r1
 8008a0c:	3314      	adds	r3, #20
 8008a0e:	2200      	movs	r2, #0
 8008a10:	701a      	strb	r2, [r3, #0]
            isRead = pdFALSE;
 8008a12:	2300      	movs	r3, #0
 8008a14:	61fb      	str	r3, [r7, #28]
        }

        return isRead;
 8008a16:	69fb      	ldr	r3, [r7, #28]
    }
 8008a18:	4618      	mov	r0, r3
 8008a1a:	3720      	adds	r7, #32
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	bd80      	pop	{r7, pc}
 8008a20:	20001090 	.word	0x20001090

08008a24 <prvUpdateCacheEntry>:
 */
    static void prvUpdateCacheEntry( UBaseType_t uxIndex,
                                     uint32_t ulTTL,
                                     const IPv46_Address_t * pxIP,
                                     uint32_t ulCurrentTimeSeconds )
    {
 8008a24:	b580      	push	{r7, lr}
 8008a26:	b086      	sub	sp, #24
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	60f8      	str	r0, [r7, #12]
 8008a2c:	60b9      	str	r1, [r7, #8]
 8008a2e:	607a      	str	r2, [r7, #4]
 8008a30:	603b      	str	r3, [r7, #0]
        uint32_t ulIPAddressIndex = 0;
 8008a32:	2300      	movs	r3, #0
 8008a34:	617b      	str	r3, [r7, #20]
                 * slots they will overwrite entry 0 */
                ulIPAddressIndex = xDNSCache[ uxIndex ].ucNumIPAddresses;
                xDNSCache[ uxIndex ].ucNumIPAddresses++;
            }
        #endif
        ( void ) memcpy( &( xDNSCache[ uxIndex ].xAddresses[ ulIPAddressIndex ] ), pxIP, sizeof( *pxIP ) );
 8008a36:	697b      	ldr	r3, [r7, #20]
 8008a38:	461a      	mov	r2, r3
 8008a3a:	0092      	lsls	r2, r2, #2
 8008a3c:	441a      	add	r2, r3
 8008a3e:	0093      	lsls	r3, r2, #2
 8008a40:	461a      	mov	r2, r3
 8008a42:	68f9      	ldr	r1, [r7, #12]
 8008a44:	460b      	mov	r3, r1
 8008a46:	011b      	lsls	r3, r3, #4
 8008a48:	1a5b      	subs	r3, r3, r1
 8008a4a:	009b      	lsls	r3, r3, #2
 8008a4c:	4413      	add	r3, r2
 8008a4e:	4a0f      	ldr	r2, [pc, #60]	@ (8008a8c <prvUpdateCacheEntry+0x68>)
 8008a50:	4413      	add	r3, r2
 8008a52:	2214      	movs	r2, #20
 8008a54:	6879      	ldr	r1, [r7, #4]
 8008a56:	4618      	mov	r0, r3
 8008a58:	f00e fe55 	bl	8017706 <memcpy>
        xDNSCache[ uxIndex ].ulTTL = ulTTL;
 8008a5c:	490b      	ldr	r1, [pc, #44]	@ (8008a8c <prvUpdateCacheEntry+0x68>)
 8008a5e:	68fa      	ldr	r2, [r7, #12]
 8008a60:	4613      	mov	r3, r2
 8008a62:	011b      	lsls	r3, r3, #4
 8008a64:	1a9b      	subs	r3, r3, r2
 8008a66:	009b      	lsls	r3, r3, #2
 8008a68:	440b      	add	r3, r1
 8008a6a:	3334      	adds	r3, #52	@ 0x34
 8008a6c:	68ba      	ldr	r2, [r7, #8]
 8008a6e:	601a      	str	r2, [r3, #0]
        xDNSCache[ uxIndex ].ulTimeWhenAddedInSeconds = ulCurrentTimeSeconds;
 8008a70:	4906      	ldr	r1, [pc, #24]	@ (8008a8c <prvUpdateCacheEntry+0x68>)
 8008a72:	68fa      	ldr	r2, [r7, #12]
 8008a74:	4613      	mov	r3, r2
 8008a76:	011b      	lsls	r3, r3, #4
 8008a78:	1a9b      	subs	r3, r3, r2
 8008a7a:	009b      	lsls	r3, r3, #2
 8008a7c:	440b      	add	r3, r1
 8008a7e:	3338      	adds	r3, #56	@ 0x38
 8008a80:	683a      	ldr	r2, [r7, #0]
 8008a82:	601a      	str	r2, [r3, #0]
    }
 8008a84:	bf00      	nop
 8008a86:	3718      	adds	r7, #24
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bd80      	pop	{r7, pc}
 8008a8c:	20001090 	.word	0x20001090

08008a90 <prvInsertCacheEntry>:
 */
    static void prvInsertCacheEntry( const char * pcName,
                                     uint32_t ulTTL,
                                     const IPv46_Address_t * pxIP,
                                     uint32_t ulCurrentTimeSeconds )
    {
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b084      	sub	sp, #16
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	60f8      	str	r0, [r7, #12]
 8008a98:	60b9      	str	r1, [r7, #8]
 8008a9a:	607a      	str	r2, [r7, #4]
 8008a9c:	603b      	str	r3, [r7, #0]
        /* Add or update the item. */
        if( strlen( pcName ) < ( size_t ) ipconfigDNS_CACHE_NAME_LENGTH )
 8008a9e:	68f8      	ldr	r0, [r7, #12]
 8008aa0:	f7f7 fbd8 	bl	8000254 <strlen>
 8008aa4:	4603      	mov	r3, r0
 8008aa6:	2b1d      	cmp	r3, #29
 8008aa8:	d83d      	bhi.n	8008b26 <prvInsertCacheEntry+0x96>
        {
            ( void ) strncpy( xDNSCache[ uxFreeEntry ].pcName, pcName, ipconfigDNS_CACHE_NAME_LENGTH );
 8008aaa:	4b21      	ldr	r3, [pc, #132]	@ (8008b30 <prvInsertCacheEntry+0xa0>)
 8008aac:	681a      	ldr	r2, [r3, #0]
 8008aae:	4613      	mov	r3, r2
 8008ab0:	011b      	lsls	r3, r3, #4
 8008ab2:	1a9b      	subs	r3, r3, r2
 8008ab4:	009b      	lsls	r3, r3, #2
 8008ab6:	3310      	adds	r3, #16
 8008ab8:	4a1e      	ldr	r2, [pc, #120]	@ (8008b34 <prvInsertCacheEntry+0xa4>)
 8008aba:	4413      	add	r3, r2
 8008abc:	3304      	adds	r3, #4
 8008abe:	221e      	movs	r2, #30
 8008ac0:	68f9      	ldr	r1, [r7, #12]
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	f00e fd4d 	bl	8017562 <strncpy>
            ( void ) memcpy( &( xDNSCache[ uxFreeEntry ].xAddresses[ 0 ] ), pxIP, sizeof( *pxIP ) );
 8008ac8:	4b19      	ldr	r3, [pc, #100]	@ (8008b30 <prvInsertCacheEntry+0xa0>)
 8008aca:	681a      	ldr	r2, [r3, #0]
 8008acc:	4613      	mov	r3, r2
 8008ace:	011b      	lsls	r3, r3, #4
 8008ad0:	1a9b      	subs	r3, r3, r2
 8008ad2:	009b      	lsls	r3, r3, #2
 8008ad4:	4a17      	ldr	r2, [pc, #92]	@ (8008b34 <prvInsertCacheEntry+0xa4>)
 8008ad6:	4413      	add	r3, r2
 8008ad8:	2214      	movs	r2, #20
 8008ada:	6879      	ldr	r1, [r7, #4]
 8008adc:	4618      	mov	r0, r3
 8008ade:	f00e fe12 	bl	8017706 <memcpy>

            xDNSCache[ uxFreeEntry ].ulTTL = ulTTL;
 8008ae2:	4b13      	ldr	r3, [pc, #76]	@ (8008b30 <prvInsertCacheEntry+0xa0>)
 8008ae4:	681a      	ldr	r2, [r3, #0]
 8008ae6:	4913      	ldr	r1, [pc, #76]	@ (8008b34 <prvInsertCacheEntry+0xa4>)
 8008ae8:	4613      	mov	r3, r2
 8008aea:	011b      	lsls	r3, r3, #4
 8008aec:	1a9b      	subs	r3, r3, r2
 8008aee:	009b      	lsls	r3, r3, #2
 8008af0:	440b      	add	r3, r1
 8008af2:	3334      	adds	r3, #52	@ 0x34
 8008af4:	68ba      	ldr	r2, [r7, #8]
 8008af6:	601a      	str	r2, [r3, #0]
            xDNSCache[ uxFreeEntry ].ulTimeWhenAddedInSeconds = ulCurrentTimeSeconds;
 8008af8:	4b0d      	ldr	r3, [pc, #52]	@ (8008b30 <prvInsertCacheEntry+0xa0>)
 8008afa:	681a      	ldr	r2, [r3, #0]
 8008afc:	490d      	ldr	r1, [pc, #52]	@ (8008b34 <prvInsertCacheEntry+0xa4>)
 8008afe:	4613      	mov	r3, r2
 8008b00:	011b      	lsls	r3, r3, #4
 8008b02:	1a9b      	subs	r3, r3, r2
 8008b04:	009b      	lsls	r3, r3, #2
 8008b06:	440b      	add	r3, r1
 8008b08:	3338      	adds	r3, #56	@ 0x38
 8008b0a:	683a      	ldr	r2, [r7, #0]
 8008b0c:	601a      	str	r2, [r3, #0]
                ( void ) memset( &xDNSCache[ uxFreeEntry ].xAddresses[ 1 ],
                                 0,
                                 sizeof( xDNSCache[ uxFreeEntry ].xAddresses[ 1 ] ) *
                                 ( ( uint32_t ) ipconfigDNS_CACHE_ADDRESSES_PER_ENTRY - 1U ) );
            #endif
            uxFreeEntry++;
 8008b0e:	4b08      	ldr	r3, [pc, #32]	@ (8008b30 <prvInsertCacheEntry+0xa0>)
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	3301      	adds	r3, #1
 8008b14:	4a06      	ldr	r2, [pc, #24]	@ (8008b30 <prvInsertCacheEntry+0xa0>)
 8008b16:	6013      	str	r3, [r2, #0]

            if( uxFreeEntry == ipconfigDNS_CACHE_ENTRIES )
 8008b18:	4b05      	ldr	r3, [pc, #20]	@ (8008b30 <prvInsertCacheEntry+0xa0>)
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	2b0a      	cmp	r3, #10
 8008b1e:	d102      	bne.n	8008b26 <prvInsertCacheEntry+0x96>
            {
                uxFreeEntry = 0;
 8008b20:	4b03      	ldr	r3, [pc, #12]	@ (8008b30 <prvInsertCacheEntry+0xa0>)
 8008b22:	2200      	movs	r2, #0
 8008b24:	601a      	str	r2, [r3, #0]
            }
        }
    }
 8008b26:	bf00      	nop
 8008b28:	3710      	adds	r7, #16
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	bd80      	pop	{r7, pc}
 8008b2e:	bf00      	nop
 8008b30:	200012e8 	.word	0x200012e8
 8008b34:	20001090 	.word	0x20001090

08008b38 <prvReadDNSCache>:
 * @param[in] uxIndex The index from where entries must be copied.
 * @param[out] ppxAddressInfo Target to store the DNS entries.
 */
    static void prvReadDNSCache( BaseType_t uxIndex,
                                 struct freertos_addrinfo ** ppxAddressInfo )
    {
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	b088      	sub	sp, #32
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]
 8008b40:	6039      	str	r1, [r7, #0]
        size_t uxIPAddressIndex;
        size_t uxNumIPAddresses = 1U;
 8008b42:	2301      	movs	r3, #1
 8008b44:	613b      	str	r3, [r7, #16]
        const IPv46_Address_t * pxAddresses;
        struct freertos_addrinfo * pxNewAddress = NULL;
 8008b46:	2300      	movs	r3, #0
 8008b48:	61bb      	str	r3, [r7, #24]
        struct freertos_addrinfo ** ppxLastAddress = ppxAddressInfo;
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	617b      	str	r3, [r7, #20]
                /* Make this a configASSERT()? */
                uxNumIPAddresses = ipconfigDNS_CACHE_ADDRESSES_PER_ENTRY;
            }
        #endif /* ( ipconfigDNS_CACHE_ADDRESSES_PER_ENTRY > 1 ) */

        for( uxIPAddressIndex = 0; uxIPAddressIndex < uxNumIPAddresses; uxIPAddressIndex++ )
 8008b4e:	2300      	movs	r3, #0
 8008b50:	61fb      	str	r3, [r7, #28]
 8008b52:	e031      	b.n	8008bb8 <prvReadDNSCache+0x80>
        {
            pxAddresses = &( xDNSCache[ uxIndex ].xAddresses[ uxIPAddressIndex ] );
 8008b54:	69fb      	ldr	r3, [r7, #28]
 8008b56:	461a      	mov	r2, r3
 8008b58:	0092      	lsls	r2, r2, #2
 8008b5a:	441a      	add	r2, r3
 8008b5c:	0093      	lsls	r3, r2, #2
 8008b5e:	461a      	mov	r2, r3
 8008b60:	6879      	ldr	r1, [r7, #4]
 8008b62:	460b      	mov	r3, r1
 8008b64:	011b      	lsls	r3, r3, #4
 8008b66:	1a5b      	subs	r3, r3, r1
 8008b68:	009b      	lsls	r3, r3, #2
 8008b6a:	4413      	add	r3, r2
 8008b6c:	4a17      	ldr	r2, [pc, #92]	@ (8008bcc <prvReadDNSCache+0x94>)
 8008b6e:	4413      	add	r3, r2
 8008b70:	60fb      	str	r3, [r7, #12]

            switch( pxAddresses->xIs_IPv6 ) /* LCOV_EXCL_BR_LINE - xIs_IPv6 is always either pdFALSE or pdTRUE. */
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	691b      	ldr	r3, [r3, #16]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d111      	bne.n	8008b9e <prvReadDNSCache+0x66>
            {
                #if ( ipconfigUSE_IPv4 != 0 )
                    case pdFALSE:
                       {
                           const uint8_t * ucBytes = ( const uint8_t * ) &( pxAddresses->xIPAddress.ulIP_IPv4 );
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	60bb      	str	r3, [r7, #8]
                           pxNewAddress = pxNew_AddrInfo( xDNSCache[ uxIndex ].pcName, FREERTOS_AF_INET4, ucBytes );
 8008b7e:	687a      	ldr	r2, [r7, #4]
 8008b80:	4613      	mov	r3, r2
 8008b82:	011b      	lsls	r3, r3, #4
 8008b84:	1a9b      	subs	r3, r3, r2
 8008b86:	009b      	lsls	r3, r3, #2
 8008b88:	3310      	adds	r3, #16
 8008b8a:	4a10      	ldr	r2, [pc, #64]	@ (8008bcc <prvReadDNSCache+0x94>)
 8008b8c:	4413      	add	r3, r2
 8008b8e:	3304      	adds	r3, #4
 8008b90:	68ba      	ldr	r2, [r7, #8]
 8008b92:	2102      	movs	r1, #2
 8008b94:	4618      	mov	r0, r3
 8008b96:	f7ff fd7d 	bl	8008694 <pxNew_AddrInfo>
 8008b9a:	61b8      	str	r0, [r7, #24]
                       }
                       break;
 8008b9c:	e000      	b.n	8008ba0 <prvReadDNSCache+0x68>
                #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                default: /* LCOV_EXCL_LINE - xIs_IPv6 is always either pdFALSE or FREERTOS_AF_INET6. */
                    /* MISRA 16.4 Compliance */
                    FreeRTOS_debug_printf( ( "prvReadDNSCache: Undefined IP Type \n" ) );
                    break; /* LCOV_EXCL_LINE - xIs_IPv6 is always either pdFALSE or FREERTOS_AF_INET6. */
 8008b9e:	bf00      	nop
            }

            if( pxNewAddress == NULL )
 8008ba0:	69bb      	ldr	r3, [r7, #24]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d00d      	beq.n	8008bc2 <prvReadDNSCache+0x8a>
                /* Malloc must has failed. */
                break;
            }

            /* Set either 'ppxAddressInfo' or 'pxNewAddress->ai_next'. */
            *( ppxLastAddress ) = pxNewAddress;
 8008ba6:	697b      	ldr	r3, [r7, #20]
 8008ba8:	69ba      	ldr	r2, [r7, #24]
 8008baa:	601a      	str	r2, [r3, #0]

            ppxLastAddress = &( pxNewAddress->ai_next );
 8008bac:	69bb      	ldr	r3, [r7, #24]
 8008bae:	331c      	adds	r3, #28
 8008bb0:	617b      	str	r3, [r7, #20]
        for( uxIPAddressIndex = 0; uxIPAddressIndex < uxNumIPAddresses; uxIPAddressIndex++ )
 8008bb2:	69fb      	ldr	r3, [r7, #28]
 8008bb4:	3301      	adds	r3, #1
 8008bb6:	61fb      	str	r3, [r7, #28]
 8008bb8:	69fa      	ldr	r2, [r7, #28]
 8008bba:	693b      	ldr	r3, [r7, #16]
 8008bbc:	429a      	cmp	r2, r3
 8008bbe:	d3c9      	bcc.n	8008b54 <prvReadDNSCache+0x1c>
        }
    }
 8008bc0:	e000      	b.n	8008bc4 <prvReadDNSCache+0x8c>
                break;
 8008bc2:	bf00      	nop
    }
 8008bc4:	bf00      	nop
 8008bc6:	3720      	adds	r7, #32
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	bd80      	pop	{r7, pc}
 8008bcc:	20001090 	.word	0x20001090

08008bd0 <xDNSDoCallback>:
 *
 * @return Returns pdTRUE if uxIdentifier was recognized.
 */
    BaseType_t xDNSDoCallback( ParseSet_t * pxSet,
                               struct freertos_addrinfo * pxAddress )
    {
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b08a      	sub	sp, #40	@ 0x28
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
 8008bd8:	6039      	str	r1, [r7, #0]
        BaseType_t xResult = pdFALSE;
 8008bda:	2300      	movs	r3, #0
 8008bdc:	627b      	str	r3, [r7, #36]	@ 0x24
        const ListItem_t * pxIterator;
        const ListItem_t * pxEnd = listGET_END_MARKER( &xCallbackList );
 8008bde:	4b28      	ldr	r3, [pc, #160]	@ (8008c80 <xDNSDoCallback+0xb0>)
 8008be0:	617b      	str	r3, [r7, #20]
        TickType_t uxIdentifier = ( TickType_t ) pxSet->pxDNSMessageHeader->usIdentifier;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	881b      	ldrh	r3, [r3, #0]
 8008be8:	b29b      	uxth	r3, r3
 8008bea:	613b      	str	r3, [r7, #16]

        /* While iterating through the list, the scheduler is suspended.
         * Remember which function shall be called once the scheduler is
         * running again. */
        FOnDNSEvent pCallbackFunction = NULL;
 8008bec:	2300      	movs	r3, #0
 8008bee:	61fb      	str	r3, [r7, #28]
        void * pvSearchID = NULL;
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	61bb      	str	r3, [r7, #24]

        vTaskSuspendAll();
 8008bf4:	f00c fa7a 	bl	80150ec <vTaskSuspendAll>
        {
            for( pxIterator = ( const ListItem_t * ) listGET_HEAD_ENTRY( &xCallbackList );
 8008bf8:	4b22      	ldr	r3, [pc, #136]	@ (8008c84 <xDNSDoCallback+0xb4>)
 8008bfa:	68db      	ldr	r3, [r3, #12]
 8008bfc:	623b      	str	r3, [r7, #32]
 8008bfe:	e029      	b.n	8008c54 <xDNSDoCallback+0x84>
                 pxIterator != ( const ListItem_t * ) pxEnd;
                 pxIterator = ( const ListItem_t * ) listGET_NEXT( pxIterator ) )
            {
                BaseType_t xMatching;
                DNSCallback_t * pxCallback = ( ( DNSCallback_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 8008c00:	6a3b      	ldr	r3, [r7, #32]
 8008c02:	68db      	ldr	r3, [r3, #12]
 8008c04:	60fb      	str	r3, [r7, #12]
                        xMatching = ( strcasecmp( pxCallback->pcName, pxSet->pcName ) == 0 ) ? pdTRUE : pdFALSE;
                    }
                    else
                #endif /* if ( ipconfigUSE_MDNS == 1 ) */
                {
                    xMatching = ( listGET_LIST_ITEM_VALUE( pxIterator ) == uxIdentifier ) ? pdTRUE : pdFALSE;
 8008c06:	6a3b      	ldr	r3, [r7, #32]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	693a      	ldr	r2, [r7, #16]
 8008c0c:	429a      	cmp	r2, r3
 8008c0e:	d101      	bne.n	8008c14 <xDNSDoCallback+0x44>
 8008c10:	2301      	movs	r3, #1
 8008c12:	e000      	b.n	8008c16 <xDNSDoCallback+0x46>
 8008c14:	2300      	movs	r3, #0
 8008c16:	60bb      	str	r3, [r7, #8]
                }

                if( xMatching == pdTRUE )
 8008c18:	68bb      	ldr	r3, [r7, #8]
 8008c1a:	2b01      	cmp	r3, #1
 8008c1c:	d117      	bne.n	8008c4e <xDNSDoCallback+0x7e>
                {
                    pvSearchID = pxCallback->pvSearchID;
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	691b      	ldr	r3, [r3, #16]
 8008c22:	61bb      	str	r3, [r7, #24]
                    pCallbackFunction = pxCallback->pCallbackFunction;
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	685b      	ldr	r3, [r3, #4]
 8008c28:	61fb      	str	r3, [r7, #28]
                    ( void ) uxListRemove( &pxCallback->xListItem );
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	3314      	adds	r3, #20
 8008c2e:	4618      	mov	r0, r3
 8008c30:	f00b f86b 	bl	8013d0a <uxListRemove>
                    vPortFree( pxCallback );
 8008c34:	68f8      	ldr	r0, [r7, #12]
 8008c36:	f00e f9cd 	bl	8016fd4 <vPortFree>

                    if( listLIST_IS_EMPTY( &xCallbackList ) != pdFALSE )
 8008c3a:	4b12      	ldr	r3, [pc, #72]	@ (8008c84 <xDNSDoCallback+0xb4>)
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d102      	bne.n	8008c48 <xDNSDoCallback+0x78>
                    {
                        /* The list of outstanding requests is empty. No need for periodic polling. */
                        vIPSetDNSTimerEnableState( pdFALSE );
 8008c42:	2000      	movs	r0, #0
 8008c44:	f001 fcc6 	bl	800a5d4 <vIPSetDNSTimerEnableState>
                    }

                    xResult = pdTRUE;
 8008c48:	2301      	movs	r3, #1
 8008c4a:	627b      	str	r3, [r7, #36]	@ 0x24
                    break;
 8008c4c:	e006      	b.n	8008c5c <xDNSDoCallback+0x8c>
                 pxIterator = ( const ListItem_t * ) listGET_NEXT( pxIterator ) )
 8008c4e:	6a3b      	ldr	r3, [r7, #32]
 8008c50:	685b      	ldr	r3, [r3, #4]
 8008c52:	623b      	str	r3, [r7, #32]
                 pxIterator != ( const ListItem_t * ) pxEnd;
 8008c54:	6a3a      	ldr	r2, [r7, #32]
 8008c56:	697b      	ldr	r3, [r7, #20]
 8008c58:	429a      	cmp	r2, r3
 8008c5a:	d1d1      	bne.n	8008c00 <xDNSDoCallback+0x30>
                }
            }
        }
        ( void ) xTaskResumeAll();
 8008c5c:	f00c fa54 	bl	8015108 <xTaskResumeAll>

        if( pCallbackFunction != NULL )
 8008c60:	69fb      	ldr	r3, [r7, #28]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d006      	beq.n	8008c74 <xDNSDoCallback+0xa4>
        {
            pCallbackFunction( pxSet->pcName, pvSearchID, pxAddress );
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	f103 002c 	add.w	r0, r3, #44	@ 0x2c
 8008c6c:	69fb      	ldr	r3, [r7, #28]
 8008c6e:	683a      	ldr	r2, [r7, #0]
 8008c70:	69b9      	ldr	r1, [r7, #24]
 8008c72:	4798      	blx	r3
        }

        return xResult;
 8008c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8008c76:	4618      	mov	r0, r3
 8008c78:	3728      	adds	r7, #40	@ 0x28
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	bd80      	pop	{r7, pc}
 8008c7e:	bf00      	nop
 8008c80:	200012f4 	.word	0x200012f4
 8008c84:	200012ec 	.word	0x200012ec

08008c88 <vDNSCheckCallBack>:
 * @param[in] pvSearchID The search ID of callback function whose associated
 *                 DNS request is being cancelled. If non-ID specific checking of
 *                 all requests is required, then this field should be kept as NULL.
 */
    void vDNSCheckCallBack( void * pvSearchID )
    {
 8008c88:	b580      	push	{r7, lr}
 8008c8a:	b08c      	sub	sp, #48	@ 0x30
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
        const ListItem_t * pxIterator;
        const ListItem_t * pxEnd = listGET_END_MARKER( &xCallbackList );
 8008c90:	4b3f      	ldr	r3, [pc, #252]	@ (8008d90 <vDNSCheckCallBack+0x108>)
 8008c92:	62bb      	str	r3, [r7, #40]	@ 0x28
         * be called. Store theses item in a temporary list.
         * Only when the scheduler is running, user functions
         * shall be called. */
        List_t xTempList;

        vListInitialise( &xTempList );
 8008c94:	f107 030c 	add.w	r3, r7, #12
 8008c98:	4618      	mov	r0, r3
 8008c9a:	f00a ffac 	bl	8013bf6 <vListInitialise>

        vTaskSuspendAll();
 8008c9e:	f00c fa25 	bl	80150ec <vTaskSuspendAll>
        {
            for( pxIterator = ( const ListItem_t * ) listGET_HEAD_ENTRY( &xCallbackList );
 8008ca2:	4b3c      	ldr	r3, [pc, #240]	@ (8008d94 <vDNSCheckCallBack+0x10c>)
 8008ca4:	68db      	ldr	r3, [r3, #12]
 8008ca6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008ca8:	e02e      	b.n	8008d08 <vDNSCheckCallBack+0x80>
                 pxIterator != pxEnd; )
            {
                DNSCallback_t * pxCallback = ( ( DNSCallback_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 8008caa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cac:	68db      	ldr	r3, [r3, #12]
 8008cae:	623b      	str	r3, [r7, #32]
                /* Move to the next item because we might remove this item */
                pxIterator = ( const ListItem_t * ) listGET_NEXT( pxIterator );
 8008cb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cb2:	685b      	ldr	r3, [r3, #4]
 8008cb4:	62fb      	str	r3, [r7, #44]	@ 0x2c

                if( ( pvSearchID != NULL ) && ( pvSearchID == pxCallback->pvSearchID ) )
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d00d      	beq.n	8008cd8 <vDNSCheckCallBack+0x50>
 8008cbc:	6a3b      	ldr	r3, [r7, #32]
 8008cbe:	691b      	ldr	r3, [r3, #16]
 8008cc0:	687a      	ldr	r2, [r7, #4]
 8008cc2:	429a      	cmp	r2, r3
 8008cc4:	d108      	bne.n	8008cd8 <vDNSCheckCallBack+0x50>
                {
                    ( void ) uxListRemove( &( pxCallback->xListItem ) );
 8008cc6:	6a3b      	ldr	r3, [r7, #32]
 8008cc8:	3314      	adds	r3, #20
 8008cca:	4618      	mov	r0, r3
 8008ccc:	f00b f81d 	bl	8013d0a <uxListRemove>
                    vPortFree( pxCallback );
 8008cd0:	6a38      	ldr	r0, [r7, #32]
 8008cd2:	f00e f97f 	bl	8016fd4 <vPortFree>
 8008cd6:	e017      	b.n	8008d08 <vDNSCheckCallBack+0x80>
                }
                else if( xTaskCheckForTimeOut( &pxCallback->uxTimeoutState, &( pxCallback->uxRemainingTime ) ) != pdFALSE )
 8008cd8:	6a3b      	ldr	r3, [r7, #32]
 8008cda:	3308      	adds	r3, #8
 8008cdc:	6a3a      	ldr	r2, [r7, #32]
 8008cde:	4611      	mov	r1, r2
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	f00c fd8b 	bl	80157fc <xTaskCheckForTimeOut>
 8008ce6:	4603      	mov	r3, r0
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d00d      	beq.n	8008d08 <vDNSCheckCallBack+0x80>
                {
                    /* A time-out occurred in the asynchronous search.
                     * Remove it from xCallbackList. */
                    ( void ) uxListRemove( &( pxCallback->xListItem ) );
 8008cec:	6a3b      	ldr	r3, [r7, #32]
 8008cee:	3314      	adds	r3, #20
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	f00b f80a 	bl	8013d0a <uxListRemove>

                    /* Insert it in a temporary list. The function will be called
                     * once the scheduler is resumed. */
                    vListInsertEnd( &( xTempList ), &pxCallback->xListItem );
 8008cf6:	6a3b      	ldr	r3, [r7, #32]
 8008cf8:	f103 0214 	add.w	r2, r3, #20
 8008cfc:	f107 030c 	add.w	r3, r7, #12
 8008d00:	4611      	mov	r1, r2
 8008d02:	4618      	mov	r0, r3
 8008d04:	f00a ffa4 	bl	8013c50 <vListInsertEnd>
                 pxIterator != pxEnd; )
 8008d08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d0c:	429a      	cmp	r2, r3
 8008d0e:	d1cc      	bne.n	8008caa <vDNSCheckCallBack+0x22>
                {
                    /* This call-back is still waiting for a reply or a time-out. */
                }
            }
        }
        ( void ) xTaskResumeAll();
 8008d10:	f00c f9fa 	bl	8015108 <xTaskResumeAll>

        if( listLIST_IS_EMPTY( &xTempList ) == pdFALSE )
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d02f      	beq.n	8008d7a <vDNSCheckCallBack+0xf2>
        {
            /* There is at least one item in xTempList which must be removed and deleted. */
            pxEnd = listGET_END_MARKER( &xTempList );
 8008d1a:	f107 030c 	add.w	r3, r7, #12
 8008d1e:	3308      	adds	r3, #8
 8008d20:	62bb      	str	r3, [r7, #40]	@ 0x28

            for( pxIterator = ( const ListItem_t * ) listGET_HEAD_ENTRY( &xTempList );
 8008d22:	69bb      	ldr	r3, [r7, #24]
 8008d24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008d26:	e024      	b.n	8008d72 <vDNSCheckCallBack+0xea>
                 pxIterator != pxEnd;
                 )
            {
                DNSCallback_t * pxCallback = ( ( DNSCallback_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 8008d28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d2a:	68db      	ldr	r3, [r3, #12]
 8008d2c:	627b      	str	r3, [r7, #36]	@ 0x24
                /* Move to the next item because we might remove this item */
                pxIterator = ( const ListItem_t * ) listGET_NEXT( pxIterator );
 8008d2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d30:	685b      	ldr	r3, [r3, #4]
 8008d32:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* A time-out occurred in the asynchronous search.
                 * Call the application hook with the proper information. */
                if( pxCallback->xIsIPv6 != 0 )
 8008d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d009      	beq.n	8008d50 <vDNSCheckCallBack+0xc8>
                {
                    pxCallback->pCallbackFunction( pxCallback->pcName, pxCallback->pvSearchID, NULL );
 8008d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d3e:	685b      	ldr	r3, [r3, #4]
 8008d40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d42:	f102 002c 	add.w	r0, r2, #44	@ 0x2c
 8008d46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d48:	6911      	ldr	r1, [r2, #16]
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	4798      	blx	r3
 8008d4e:	e008      	b.n	8008d62 <vDNSCheckCallBack+0xda>
                }
                else
                {
                    pxCallback->pCallbackFunction( pxCallback->pcName, pxCallback->pvSearchID, 0U );
 8008d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d52:	685b      	ldr	r3, [r3, #4]
 8008d54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d56:	f102 002c 	add.w	r0, r2, #44	@ 0x2c
 8008d5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d5c:	6911      	ldr	r1, [r2, #16]
 8008d5e:	2200      	movs	r2, #0
 8008d60:	4798      	blx	r3
                }

                /* Remove it from 'xTempList' and free the memory. */
                ( void ) uxListRemove( &( pxCallback->xListItem ) );
 8008d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d64:	3314      	adds	r3, #20
 8008d66:	4618      	mov	r0, r3
 8008d68:	f00a ffcf 	bl	8013d0a <uxListRemove>
                vPortFree( pxCallback );
 8008d6c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008d6e:	f00e f931 	bl	8016fd4 <vPortFree>
                 pxIterator != pxEnd;
 8008d72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d76:	429a      	cmp	r2, r3
 8008d78:	d1d6      	bne.n	8008d28 <vDNSCheckCallBack+0xa0>
            }
        }

        if( listLIST_IS_EMPTY( &xCallbackList ) != pdFALSE )
 8008d7a:	4b06      	ldr	r3, [pc, #24]	@ (8008d94 <vDNSCheckCallBack+0x10c>)
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d102      	bne.n	8008d88 <vDNSCheckCallBack+0x100>
        {
            vIPSetDNSTimerEnableState( pdFALSE );
 8008d82:	2000      	movs	r0, #0
 8008d84:	f001 fc26 	bl	800a5d4 <vIPSetDNSTimerEnableState>
        }
    }
 8008d88:	bf00      	nop
 8008d8a:	3730      	adds	r7, #48	@ 0x30
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	bd80      	pop	{r7, pc}
 8008d90:	200012f4 	.word	0x200012f4
 8008d94:	200012ec 	.word	0x200012ec

08008d98 <vDNSCallbackInitialise>:
/**
 * @brief initialize the cache
 * @post will modify global list xCallbackList
 */
    void vDNSCallbackInitialise()
    {
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	af00      	add	r7, sp, #0
        vListInitialise( &xCallbackList );
 8008d9c:	4802      	ldr	r0, [pc, #8]	@ (8008da8 <vDNSCallbackInitialise+0x10>)
 8008d9e:	f00a ff2a 	bl	8013bf6 <vListInitialise>
    }
 8008da2:	bf00      	nop
 8008da4:	bd80      	pop	{r7, pc}
 8008da6:	bf00      	nop
 8008da8:	200012ec 	.word	0x200012ec

08008dac <DNS_ReadNameField>:
 *
 * @return If a fully formed name was found, then return the number of bytes processed in pucByte.
 */
        size_t DNS_ReadNameField( ParseSet_t * pxSet,
                                  size_t uxDestLen )
        {
 8008dac:	b480      	push	{r7}
 8008dae:	b089      	sub	sp, #36	@ 0x24
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
 8008db4:	6039      	str	r1, [r7, #0]
            size_t uxNameLen = 0U;
 8008db6:	2300      	movs	r3, #0
 8008db8:	61fb      	str	r3, [r7, #28]
            size_t uxIndex = 0U;
 8008dba:	2300      	movs	r3, #0
 8008dbc:	61bb      	str	r3, [r7, #24]
            size_t uxSourceLen = pxSet->uxSourceBytesRemaining;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	695b      	ldr	r3, [r3, #20]
 8008dc2:	613b      	str	r3, [r7, #16]
            const uint8_t * pucByte = pxSet->pucByte;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	68db      	ldr	r3, [r3, #12]
 8008dc8:	60fb      	str	r3, [r7, #12]

            /* uxCount gets the values from pucByte and counts down to 0.
             * No need to have a different type than that of pucByte */
            size_t uxCount;

            if( uxSourceLen == ( size_t ) 0U )
 8008dca:	693b      	ldr	r3, [r7, #16]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d102      	bne.n	8008dd6 <DNS_ReadNameField+0x2a>
            {
                /* Return 0 value in case of error. */
                uxIndex = 0U;
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	61bb      	str	r3, [r7, #24]
 8008dd4:	e069      	b.n	8008eaa <DNS_ReadNameField+0xfe>
            }

            /* Determine if the name is the fully coded name, or an offset to the name
             * elsewhere in the message. */
            else if( ( pucByte[ uxIndex ] & dnsNAME_IS_OFFSET ) == dnsNAME_IS_OFFSET )
 8008dd6:	68fa      	ldr	r2, [r7, #12]
 8008dd8:	69bb      	ldr	r3, [r7, #24]
 8008dda:	4413      	add	r3, r2
 8008ddc:	781b      	ldrb	r3, [r3, #0]
 8008dde:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008de2:	2bc0      	cmp	r3, #192	@ 0xc0
 8008de4:	d144      	bne.n	8008e70 <DNS_ReadNameField+0xc4>
            {
                /* Jump over the two byte offset. */
                if( uxSourceLen > sizeof( uint16_t ) )
 8008de6:	693b      	ldr	r3, [r7, #16]
 8008de8:	2b02      	cmp	r3, #2
 8008dea:	d903      	bls.n	8008df4 <DNS_ReadNameField+0x48>
                {
                    uxIndex += sizeof( uint16_t );
 8008dec:	69bb      	ldr	r3, [r7, #24]
 8008dee:	3302      	adds	r3, #2
 8008df0:	61bb      	str	r3, [r7, #24]
 8008df2:	e05a      	b.n	8008eaa <DNS_ReadNameField+0xfe>
                }
                else
                {
                    uxIndex = 0U;
 8008df4:	2300      	movs	r3, #0
 8008df6:	61bb      	str	r3, [r7, #24]
 8008df8:	e057      	b.n	8008eaa <DNS_ReadNameField+0xfe>
                /* 'uxIndex' points to the full name. Walk over the string. */
                while( ( uxIndex < uxSourceLen ) && ( pucByte[ uxIndex ] != ( uint8_t ) 0x00U ) )
                {
                    /* If this is not the first time through the loop, then add a
                     * separator in the output. */
                    if( ( uxNameLen > 0U ) )
 8008dfa:	69fb      	ldr	r3, [r7, #28]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d008      	beq.n	8008e12 <DNS_ReadNameField+0x66>
                    {
                        /*
                         * uxNameLen can never be greater than uxDestLen, since there are checks
                         * outside this condition, so the check is removed.
                         */
                        pxSet->pcName[ uxNameLen ] = '.';
 8008e00:	687a      	ldr	r2, [r7, #4]
 8008e02:	69fb      	ldr	r3, [r7, #28]
 8008e04:	4413      	add	r3, r2
 8008e06:	332c      	adds	r3, #44	@ 0x2c
 8008e08:	222e      	movs	r2, #46	@ 0x2e
 8008e0a:	701a      	strb	r2, [r3, #0]
                        uxNameLen++;
 8008e0c:	69fb      	ldr	r3, [r7, #28]
 8008e0e:	3301      	adds	r3, #1
 8008e10:	61fb      	str	r3, [r7, #28]
                    }

                    /* Process the first/next sub-string. */
                    uxCount = ( size_t ) pucByte[ uxIndex ];
 8008e12:	68fa      	ldr	r2, [r7, #12]
 8008e14:	69bb      	ldr	r3, [r7, #24]
 8008e16:	4413      	add	r3, r2
 8008e18:	781b      	ldrb	r3, [r3, #0]
 8008e1a:	617b      	str	r3, [r7, #20]

                    /* uxIndex should point to the first character now, unless uxCount
                     * is an offset field. */
                    uxIndex++;
 8008e1c:	69bb      	ldr	r3, [r7, #24]
 8008e1e:	3301      	adds	r3, #1
 8008e20:	61bb      	str	r3, [r7, #24]

                    if( ( uxIndex + uxCount ) > uxSourceLen )
 8008e22:	69ba      	ldr	r2, [r7, #24]
 8008e24:	697b      	ldr	r3, [r7, #20]
 8008e26:	4413      	add	r3, r2
 8008e28:	693a      	ldr	r2, [r7, #16]
 8008e2a:	429a      	cmp	r2, r3
 8008e2c:	d202      	bcs.n	8008e34 <DNS_ReadNameField+0x88>
                    {
                        uxIndex = 0U;
 8008e2e:	2300      	movs	r3, #0
 8008e30:	61bb      	str	r3, [r7, #24]
                        break;
 8008e32:	e027      	b.n	8008e84 <DNS_ReadNameField+0xd8>
                    }

                    if( ( uxNameLen + uxCount ) >= uxDestLen )
 8008e34:	69fa      	ldr	r2, [r7, #28]
 8008e36:	697b      	ldr	r3, [r7, #20]
 8008e38:	4413      	add	r3, r2
 8008e3a:	683a      	ldr	r2, [r7, #0]
 8008e3c:	429a      	cmp	r2, r3
 8008e3e:	d812      	bhi.n	8008e66 <DNS_ReadNameField+0xba>
                    {
                        uxIndex = 0U;
 8008e40:	2300      	movs	r3, #0
 8008e42:	61bb      	str	r3, [r7, #24]
                        break;
 8008e44:	e01e      	b.n	8008e84 <DNS_ReadNameField+0xd8>
                    {
                        /*
                         * uxNameLen can never be greater than uxDestLen, since there are checks
                         * outside this condition, so the check is removed.
                         */
                        pxSet->pcName[ uxNameLen ] = ( char ) pucByte[ uxIndex ];
 8008e46:	68fa      	ldr	r2, [r7, #12]
 8008e48:	69bb      	ldr	r3, [r7, #24]
 8008e4a:	4413      	add	r3, r2
 8008e4c:	7819      	ldrb	r1, [r3, #0]
 8008e4e:	687a      	ldr	r2, [r7, #4]
 8008e50:	69fb      	ldr	r3, [r7, #28]
 8008e52:	4413      	add	r3, r2
 8008e54:	332c      	adds	r3, #44	@ 0x2c
 8008e56:	460a      	mov	r2, r1
 8008e58:	701a      	strb	r2, [r3, #0]
                        uxNameLen++;
 8008e5a:	69fb      	ldr	r3, [r7, #28]
 8008e5c:	3301      	adds	r3, #1
 8008e5e:	61fb      	str	r3, [r7, #28]
                        uxIndex++;
 8008e60:	69bb      	ldr	r3, [r7, #24]
 8008e62:	3301      	adds	r3, #1
 8008e64:	61bb      	str	r3, [r7, #24]
                    while( uxCount-- != 0U )
 8008e66:	697b      	ldr	r3, [r7, #20]
 8008e68:	1e5a      	subs	r2, r3, #1
 8008e6a:	617a      	str	r2, [r7, #20]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d1ea      	bne.n	8008e46 <DNS_ReadNameField+0x9a>
                while( ( uxIndex < uxSourceLen ) && ( pucByte[ uxIndex ] != ( uint8_t ) 0x00U ) )
 8008e70:	69ba      	ldr	r2, [r7, #24]
 8008e72:	693b      	ldr	r3, [r7, #16]
 8008e74:	429a      	cmp	r2, r3
 8008e76:	d205      	bcs.n	8008e84 <DNS_ReadNameField+0xd8>
 8008e78:	68fa      	ldr	r2, [r7, #12]
 8008e7a:	69bb      	ldr	r3, [r7, #24]
 8008e7c:	4413      	add	r3, r2
 8008e7e:	781b      	ldrb	r3, [r3, #0]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d1ba      	bne.n	8008dfa <DNS_ReadNameField+0x4e>
                    }
                }

                /* Confirm that a fully formed name was found. */
                if( uxIndex > 0U )
 8008e84:	69bb      	ldr	r3, [r7, #24]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d00f      	beq.n	8008eaa <DNS_ReadNameField+0xfe>
                     * failing above check. Whenever we exit the loop otherwise, either
                     * pucByte[ uxIndex ] == 0 (which makes the check here unnecessary) or
                     * uxIndex >= uxSourceLen (which makes sure that we do not go in the 'if'
                     * case).
                     */
                    if( uxIndex < uxSourceLen )
 8008e8a:	69ba      	ldr	r2, [r7, #24]
 8008e8c:	693b      	ldr	r3, [r7, #16]
 8008e8e:	429a      	cmp	r2, r3
 8008e90:	d209      	bcs.n	8008ea6 <DNS_ReadNameField+0xfa>
                    {
                        pxSet->pcName[ uxNameLen ] = '\0';
 8008e92:	687a      	ldr	r2, [r7, #4]
 8008e94:	69fb      	ldr	r3, [r7, #28]
 8008e96:	4413      	add	r3, r2
 8008e98:	332c      	adds	r3, #44	@ 0x2c
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	701a      	strb	r2, [r3, #0]
                        uxIndex++;
 8008e9e:	69bb      	ldr	r3, [r7, #24]
 8008ea0:	3301      	adds	r3, #1
 8008ea2:	61bb      	str	r3, [r7, #24]
 8008ea4:	e001      	b.n	8008eaa <DNS_ReadNameField+0xfe>
                    }
                    else
                    {
                        uxIndex = 0U;
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	61bb      	str	r3, [r7, #24]
                    }
                }
            }

            return uxIndex;
 8008eaa:	69bb      	ldr	r3, [r7, #24]
        }
 8008eac:	4618      	mov	r0, r3
 8008eae:	3724      	adds	r7, #36	@ 0x24
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb6:	4770      	bx	lr

08008eb8 <DNS_SkipNameField>:
 *
 * @return It returns the number of bytes read, or zero when an error has occurred.
 */
    size_t DNS_SkipNameField( const uint8_t * pucByte,
                              size_t uxLength )
    {
 8008eb8:	b480      	push	{r7}
 8008eba:	b087      	sub	sp, #28
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6078      	str	r0, [r7, #4]
 8008ec0:	6039      	str	r1, [r7, #0]
        size_t uxChunkLength;
        size_t uxSourceLenCpy = uxLength;
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	617b      	str	r3, [r7, #20]
        size_t uxIndex = 0U;
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	613b      	str	r3, [r7, #16]

        if( uxSourceLenCpy == 0U )
 8008eca:	697b      	ldr	r3, [r7, #20]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d102      	bne.n	8008ed6 <DNS_SkipNameField+0x1e>
        {
            uxIndex = 0U;
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	613b      	str	r3, [r7, #16]
 8008ed4:	e03f      	b.n	8008f56 <DNS_SkipNameField+0x9e>
        }

        /* Determine if the name is the fully coded name, or an offset to the name
         * elsewhere in the message. */
        else if( ( pucByte[ uxIndex ] & dnsNAME_IS_OFFSET ) == dnsNAME_IS_OFFSET )
 8008ed6:	687a      	ldr	r2, [r7, #4]
 8008ed8:	693b      	ldr	r3, [r7, #16]
 8008eda:	4413      	add	r3, r2
 8008edc:	781b      	ldrb	r3, [r3, #0]
 8008ede:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008ee2:	2bc0      	cmp	r3, #192	@ 0xc0
 8008ee4:	d11f      	bne.n	8008f26 <DNS_SkipNameField+0x6e>
        {
            /* Jump over the two byte offset. */
            if( uxSourceLenCpy > sizeof( uint16_t ) )
 8008ee6:	697b      	ldr	r3, [r7, #20]
 8008ee8:	2b02      	cmp	r3, #2
 8008eea:	d903      	bls.n	8008ef4 <DNS_SkipNameField+0x3c>
            {
                uxIndex += sizeof( uint16_t );
 8008eec:	693b      	ldr	r3, [r7, #16]
 8008eee:	3302      	adds	r3, #2
 8008ef0:	613b      	str	r3, [r7, #16]
 8008ef2:	e030      	b.n	8008f56 <DNS_SkipNameField+0x9e>
            }
            else
            {
                uxIndex = 0U;
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	613b      	str	r3, [r7, #16]
 8008ef8:	e02d      	b.n	8008f56 <DNS_SkipNameField+0x9e>
            /* pucByte points to the full name. Walk over the string. */
            while( ( pucByte[ uxIndex ] != 0U ) && ( uxSourceLenCpy > 1U ) )
            {
                /* Conversion to size_t causes addition to be done
                 * in size_t */
                uxChunkLength = ( ( size_t ) pucByte[ uxIndex ] ) + 1U;
 8008efa:	687a      	ldr	r2, [r7, #4]
 8008efc:	693b      	ldr	r3, [r7, #16]
 8008efe:	4413      	add	r3, r2
 8008f00:	781b      	ldrb	r3, [r3, #0]
 8008f02:	3301      	adds	r3, #1
 8008f04:	60fb      	str	r3, [r7, #12]

                if( uxSourceLenCpy > uxChunkLength )
 8008f06:	697a      	ldr	r2, [r7, #20]
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	429a      	cmp	r2, r3
 8008f0c:	d908      	bls.n	8008f20 <DNS_SkipNameField+0x68>
                {
                    uxSourceLenCpy -= uxChunkLength;
 8008f0e:	697a      	ldr	r2, [r7, #20]
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	1ad3      	subs	r3, r2, r3
 8008f14:	617b      	str	r3, [r7, #20]
                    uxIndex += uxChunkLength;
 8008f16:	693a      	ldr	r2, [r7, #16]
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	4413      	add	r3, r2
 8008f1c:	613b      	str	r3, [r7, #16]
 8008f1e:	e002      	b.n	8008f26 <DNS_SkipNameField+0x6e>
                }
                else
                {
                    uxIndex = 0U;
 8008f20:	2300      	movs	r3, #0
 8008f22:	613b      	str	r3, [r7, #16]
                    break;
 8008f24:	e008      	b.n	8008f38 <DNS_SkipNameField+0x80>
            while( ( pucByte[ uxIndex ] != 0U ) && ( uxSourceLenCpy > 1U ) )
 8008f26:	687a      	ldr	r2, [r7, #4]
 8008f28:	693b      	ldr	r3, [r7, #16]
 8008f2a:	4413      	add	r3, r2
 8008f2c:	781b      	ldrb	r3, [r3, #0]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d002      	beq.n	8008f38 <DNS_SkipNameField+0x80>
 8008f32:	697b      	ldr	r3, [r7, #20]
 8008f34:	2b01      	cmp	r3, #1
 8008f36:	d8e0      	bhi.n	8008efa <DNS_SkipNameField+0x42>
                }
            }

            /* Confirm that a fully formed name was found. */
            if( uxIndex > 0U )
 8008f38:	693b      	ldr	r3, [r7, #16]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d00b      	beq.n	8008f56 <DNS_SkipNameField+0x9e>
            {
                if( pucByte[ uxIndex ] == 0U )
 8008f3e:	687a      	ldr	r2, [r7, #4]
 8008f40:	693b      	ldr	r3, [r7, #16]
 8008f42:	4413      	add	r3, r2
 8008f44:	781b      	ldrb	r3, [r3, #0]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d103      	bne.n	8008f52 <DNS_SkipNameField+0x9a>
                {
                    uxIndex++;
 8008f4a:	693b      	ldr	r3, [r7, #16]
 8008f4c:	3301      	adds	r3, #1
 8008f4e:	613b      	str	r3, [r7, #16]
 8008f50:	e001      	b.n	8008f56 <DNS_SkipNameField+0x9e>
                }
                else
                {
                    uxIndex = 0U;
 8008f52:	2300      	movs	r3, #0
 8008f54:	613b      	str	r3, [r7, #16]
                }
            }
        }

        return uxIndex;
 8008f56:	693b      	ldr	r3, [r7, #16]
    }
 8008f58:	4618      	mov	r0, r3
 8008f5a:	371c      	adds	r7, #28
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f62:	4770      	bx	lr

08008f64 <DNS_ParseDNSReply>:
    uint32_t DNS_ParseDNSReply( uint8_t * pucUDPPayloadBuffer,
                                size_t uxBufferLength,
                                struct freertos_addrinfo ** ppxAddressInfo,
                                BaseType_t xExpected,
                                uint16_t usPort )
    {
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b0a0      	sub	sp, #128	@ 0x80
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	60f8      	str	r0, [r7, #12]
 8008f6c:	60b9      	str	r1, [r7, #8]
 8008f6e:	607a      	str	r2, [r7, #4]
 8008f70:	603b      	str	r3, [r7, #0]
        ParseSet_t xSet;
        uint16_t x;
        BaseType_t xReturn = pdTRUE;
 8008f72:	2301      	movs	r3, #1
 8008f74:	67bb      	str	r3, [r7, #120]	@ 0x78
        uint32_t ulIPAddress = 0U;
 8008f76:	2300      	movs	r3, #0
 8008f78:	677b      	str	r3, [r7, #116]	@ 0x74
        BaseType_t xDNSHookReturn;

        ( void ) memset( &( xSet ), 0, sizeof( xSet ) );
 8008f7a:	f107 0318 	add.w	r3, r7, #24
 8008f7e:	2254      	movs	r2, #84	@ 0x54
 8008f80:	2100      	movs	r1, #0
 8008f82:	4618      	mov	r0, r3
 8008f84:	f00e fae5 	bl	8017552 <memset>
        xSet.usPortNumber = usPort;
 8008f88:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008f8c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        xSet.ppxLastAddress = &( xSet.pxLastAddress );
 8008f8e:	f107 0318 	add.w	r3, r7, #24
 8008f92:	334c      	adds	r3, #76	@ 0x4c
 8008f94:	66bb      	str	r3, [r7, #104]	@ 0x68

        #if ( ipconfigUSE_DNS_CACHE == 1 ) || ( ipconfigDNS_USE_CALLBACKS == 1 )
            xSet.xDoStore = xExpected;
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	643b      	str	r3, [r7, #64]	@ 0x40
        #endif

        /* Ensure that the buffer is of at least minimal DNS message length. */
        if( uxBufferLength < sizeof( DNSMessage_t ) )
 8008f9a:	68bb      	ldr	r3, [r7, #8]
 8008f9c:	2b0b      	cmp	r3, #11
 8008f9e:	d802      	bhi.n	8008fa6 <DNS_ParseDNSReply+0x42>
        {
            ( void ) xDNSHookReturn;
            xReturn = pdFALSE;
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008fa4:	e08d      	b.n	80090c2 <DNS_ParseDNSReply+0x15e>
        }
        else
        {
            xSet.uxBufferLength = uxBufferLength;
 8008fa6:	68bb      	ldr	r3, [r7, #8]
 8008fa8:	62bb      	str	r3, [r7, #40]	@ 0x28
            xSet.uxSourceBytesRemaining = uxBufferLength;
 8008faa:	68bb      	ldr	r3, [r7, #8]
 8008fac:	62fb      	str	r3, [r7, #44]	@ 0x2c
             * for easier access. */

            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            xSet.pxDNSMessageHeader = ( ( DNSMessage_t * )
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	61bb      	str	r3, [r7, #24]
                                        pucUDPPayloadBuffer );

            /* Introduce a do {} while (0) to allow the use of breaks. */
            do
            {
                size_t uxBytesRead = 0U;
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	617b      	str	r3, [r7, #20]
                size_t uxResult;
                BaseType_t xIsResponse = pdFALSE;
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	66fb      	str	r3, [r7, #108]	@ 0x6c

                /* Start at the first byte after the header. */
                xSet.pucUDPPayloadBuffer = pucUDPPayloadBuffer;
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	623b      	str	r3, [r7, #32]
                /* Skip 12-byte header. */
                xSet.pucByte = &( pucUDPPayloadBuffer[ sizeof( DNSMessage_t ) ] );
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	330c      	adds	r3, #12
 8008fc2:	627b      	str	r3, [r7, #36]	@ 0x24
                xSet.uxSourceBytesRemaining -= sizeof( DNSMessage_t );
 8008fc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fc6:	3b0c      	subs	r3, #12
 8008fc8:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* The number of questions supplied. */
                xSet.usQuestions = FreeRTOS_ntohs( xSet.pxDNSMessageHeader->usQuestions );
 8008fca:	69bb      	ldr	r3, [r7, #24]
 8008fcc:	889b      	ldrh	r3, [r3, #4]
 8008fce:	b29b      	uxth	r3, r3
 8008fd0:	83bb      	strh	r3, [r7, #28]
                /* The number of answer records. */
                xSet.usAnswers = FreeRTOS_ntohs( xSet.pxDNSMessageHeader->usAnswers );
 8008fd2:	69bb      	ldr	r3, [r7, #24]
 8008fd4:	88db      	ldrh	r3, [r3, #6]
 8008fd6:	b29b      	uxth	r3, r3
 8008fd8:	83fb      	strh	r3, [r7, #30]

                if( ( xSet.pxDNSMessageHeader->usFlags & dnsRX_FLAGS_MASK ) == dnsEXPECTED_RX_FLAGS )
 8008fda:	69bb      	ldr	r3, [r7, #24]
 8008fdc:	885b      	ldrh	r3, [r3, #2]
 8008fde:	b29b      	uxth	r3, r3
 8008fe0:	461a      	mov	r2, r3
 8008fe2:	f248 030f 	movw	r3, #32783	@ 0x800f
 8008fe6:	4013      	ands	r3, r2
 8008fe8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008fec:	d112      	bne.n	8009014 <DNS_ParseDNSReply+0xb0>
                {
                    xIsResponse = pdTRUE;
 8008fee:	2301      	movs	r3, #1
 8008ff0:	66fb      	str	r3, [r7, #108]	@ 0x6c

                    if( xSet.usAnswers == 0U )
 8008ff2:	8bfb      	ldrh	r3, [r7, #30]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d102      	bne.n	8008ffe <DNS_ParseDNSReply+0x9a>
                    {
                        /* This is a response that does not include answers. */
                        xReturn = pdFALSE;
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	67bb      	str	r3, [r7, #120]	@ 0x78
                        break;
 8008ffc:	e061      	b.n	80090c2 <DNS_ParseDNSReply+0x15e>
                    }

                    if( xSet.usQuestions == 0U )
 8008ffe:	8bbb      	ldrh	r3, [r7, #28]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d10d      	bne.n	8009020 <DNS_ParseDNSReply+0xbc>
                            xSet.pcRequestedName = ( char * ) xSet.pucByte;
                        }
                        #endif

                        #if ( ipconfigUSE_DNS_CACHE == 1 ) || ( ipconfigDNS_USE_CALLBACKS == 1 )
                            uxResult = DNS_ReadNameField( &xSet,
 8009004:	f107 0318 	add.w	r3, r7, #24
 8009008:	211e      	movs	r1, #30
 800900a:	4618      	mov	r0, r3
 800900c:	f7ff fece 	bl	8008dac <DNS_ReadNameField>
 8009010:	6738      	str	r0, [r7, #112]	@ 0x70
 8009012:	e005      	b.n	8009020 <DNS_ParseDNSReply+0xbc>
                        #endif
                    }
                }
                else
                {
                    if( xSet.usQuestions == 0U )
 8009014:	8bbb      	ldrh	r3, [r7, #28]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d102      	bne.n	8009020 <DNS_ParseDNSReply+0xbc>
                    {
                        /* This is a query that does not include any question. */
                        xReturn = pdFALSE;
 800901a:	2300      	movs	r3, #0
 800901c:	67bb      	str	r3, [r7, #120]	@ 0x78
                        break;
 800901e:	e050      	b.n	80090c2 <DNS_ParseDNSReply+0x15e>
                    }
                }

                for( x = 0U; x < xSet.usQuestions; x++ )
 8009020:	2300      	movs	r3, #0
 8009022:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
 8009026:	e036      	b.n	8009096 <DNS_ParseDNSReply+0x132>
                        }
                    }
                    #endif

                    #if ( ( ipconfigUSE_DNS_CACHE != 0 ) || ( ipconfigDNS_USE_CALLBACKS != 0 ) || ( ipconfigUSE_MDNS != 0 ) || ( ipconfigUSE_LLMNR != 0 ) )
                        if( x == 0U )
 8009028:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 800902c:	2b00      	cmp	r3, #0
 800902e:	d107      	bne.n	8009040 <DNS_ParseDNSReply+0xdc>
                        {
                            uxResult = DNS_ReadNameField( &xSet,
 8009030:	f107 0318 	add.w	r3, r7, #24
 8009034:	211e      	movs	r1, #30
 8009036:	4618      	mov	r0, r3
 8009038:	f7ff feb8 	bl	8008dac <DNS_ReadNameField>
 800903c:	6738      	str	r0, [r7, #112]	@ 0x70
 800903e:	e006      	b.n	800904e <DNS_ParseDNSReply+0xea>
                        }
                        else
                    #endif /* ipconfigUSE_DNS_CACHE || ipconfigDNS_USE_CALLBACKS || ipconfigUSE_MDNS || ipconfigUSE_LLMNR */
                    {
                        /* Skip the variable length pcName field. */
                        uxResult = DNS_SkipNameField( xSet.pucByte,
 8009040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009042:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009044:	4611      	mov	r1, r2
 8009046:	4618      	mov	r0, r3
 8009048:	f7ff ff36 	bl	8008eb8 <DNS_SkipNameField>
 800904c:	6738      	str	r0, [r7, #112]	@ 0x70
                                                      xSet.uxSourceBytesRemaining );
                    }

                    /* Check for a malformed response. */
                    if( uxResult == 0U )
 800904e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009050:	2b00      	cmp	r3, #0
 8009052:	d102      	bne.n	800905a <DNS_ParseDNSReply+0xf6>
                    {
                        xReturn = pdFALSE;
 8009054:	2300      	movs	r3, #0
 8009056:	67bb      	str	r3, [r7, #120]	@ 0x78
                        break;
 8009058:	e022      	b.n	80090a0 <DNS_ParseDNSReply+0x13c>
                    }

                    uxBytesRead += uxResult;
 800905a:	697a      	ldr	r2, [r7, #20]
 800905c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800905e:	4413      	add	r3, r2
 8009060:	617b      	str	r3, [r7, #20]
                    xSet.pucByte = &( xSet.pucByte[ uxResult ] );
 8009062:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009064:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009066:	4413      	add	r3, r2
 8009068:	627b      	str	r3, [r7, #36]	@ 0x24
                    xSet.uxSourceBytesRemaining -= uxResult;
 800906a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800906c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800906e:	1ad3      	subs	r3, r2, r3
 8009070:	62fb      	str	r3, [r7, #44]	@ 0x2c

                    /* Check the remaining buffer size. */
                    if( xSet.uxSourceBytesRemaining >= sizeof( uint32_t ) )
 8009072:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009074:	2b03      	cmp	r3, #3
 8009076:	d906      	bls.n	8009086 <DNS_ParseDNSReply+0x122>
                            xSet.usClass = usChar2u16( &( xSet.pucByte[ 2 ] ) );
                        }
                        #endif /* ipconfigUSE_LLMNR */

                        /* Skip the type and class fields. */
                        xSet.pucByte = &( xSet.pucByte[ sizeof( uint32_t ) ] );
 8009078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800907a:	3304      	adds	r3, #4
 800907c:	627b      	str	r3, [r7, #36]	@ 0x24
                        xSet.uxSourceBytesRemaining -= sizeof( uint32_t );
 800907e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009080:	3b04      	subs	r3, #4
 8009082:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009084:	e002      	b.n	800908c <DNS_ParseDNSReply+0x128>
                    }
                    else
                    {
                        xReturn = pdFALSE;
 8009086:	2300      	movs	r3, #0
 8009088:	67bb      	str	r3, [r7, #120]	@ 0x78
                        break;
 800908a:	e009      	b.n	80090a0 <DNS_ParseDNSReply+0x13c>
                for( x = 0U; x < xSet.usQuestions; x++ )
 800908c:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8009090:	3301      	adds	r3, #1
 8009092:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
 8009096:	8bbb      	ldrh	r3, [r7, #28]
 8009098:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 800909c:	429a      	cmp	r2, r3
 800909e:	d3c3      	bcc.n	8009028 <DNS_ParseDNSReply+0xc4>
                    }
                } /* for( x = 0U; x < xSet.usQuestions; x++ ) */

                if( xReturn == pdFALSE )
 80090a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d00c      	beq.n	80090c0 <DNS_ParseDNSReply+0x15c>
                {
                    /* No need to proceed. Break out of the do-while loop. */
                    break;
                }

                if( xIsResponse == pdTRUE )
 80090a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80090a8:	2b01      	cmp	r3, #1
 80090aa:	d10a      	bne.n	80090c2 <DNS_ParseDNSReply+0x15e>
                {
                    /* Search through the answer records. */
                    ulIPAddress = parseDNSAnswer( &( xSet ), ppxAddressInfo, &uxBytesRead );
 80090ac:	f107 0214 	add.w	r2, r7, #20
 80090b0:	f107 0318 	add.w	r3, r7, #24
 80090b4:	6879      	ldr	r1, [r7, #4]
 80090b6:	4618      	mov	r0, r3
 80090b8:	f000 f813 	bl	80090e2 <parseDNSAnswer>
 80090bc:	6778      	str	r0, [r7, #116]	@ 0x74
 80090be:	e000      	b.n	80090c2 <DNS_ParseDNSReply+0x15e>
                    break;
 80090c0:	bf00      	nop
                #endif /* ipconfigUSE_LLMNR == 1 */
                ( void ) uxBytesRead;
            } while( ipFALSE_BOOL );
        }

        if( xReturn == pdFALSE )
 80090c2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d102      	bne.n	80090ce <DNS_ParseDNSReply+0x16a>
        {
            /* There was an error while parsing the DNS response. Return error code. */
            ulIPAddress = ( uint32_t ) dnsPARSE_ERROR;
 80090c8:	2300      	movs	r3, #0
 80090ca:	677b      	str	r3, [r7, #116]	@ 0x74
 80090cc:	e004      	b.n	80090d8 <DNS_ParseDNSReply+0x174>
        }
        else if( xExpected == pdFALSE )
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d101      	bne.n	80090d8 <DNS_ParseDNSReply+0x174>
        {
            /* Do not return a valid IP-address in case the reply was not expected. */
            ulIPAddress = 0U;
 80090d4:	2300      	movs	r3, #0
 80090d6:	677b      	str	r3, [r7, #116]	@ 0x74
        else
        {
            /* The IP-address found will be returned. */
        }

        return ulIPAddress;
 80090d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
    }
 80090da:	4618      	mov	r0, r3
 80090dc:	3780      	adds	r7, #128	@ 0x80
 80090de:	46bd      	mov	sp, r7
 80090e0:	bd80      	pop	{r7, pc}

080090e2 <parseDNSAnswer>:
 * @return pdTRUE when successful, otherwise pdFALSE.
 */
    uint32_t parseDNSAnswer( ParseSet_t * pxSet,
                             struct freertos_addrinfo ** ppxAddressInfo,
                             size_t * uxBytesRead )
    {
 80090e2:	b590      	push	{r4, r7, lr}
 80090e4:	b0a7      	sub	sp, #156	@ 0x9c
 80090e6:	af02      	add	r7, sp, #8
 80090e8:	60f8      	str	r0, [r7, #12]
 80090ea:	60b9      	str	r1, [r7, #8]
 80090ec:	607a      	str	r2, [r7, #4]
        uint16_t x;
        size_t uxResult;
        uint32_t ulReturnIPAddress = 0U;
 80090ee:	2300      	movs	r3, #0
 80090f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
        const uint16_t usCount = ( uint16_t ) ipconfigDNS_CACHE_ADDRESSES_PER_ENTRY;
 80090f4:	2301      	movs	r3, #1
 80090f6:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
        BaseType_t xReturn = pdTRUE;
 80090fa:	2301      	movs	r3, #1
 80090fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        const DNSAnswerRecord_t * pxDNSAnswerRecord;
        IPv46_Address_t xIP_Address;

        struct freertos_addrinfo * pxNewAddress = NULL;
 8009100:	2300      	movs	r3, #0
 8009102:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

        for( x = 0U; x < pxSet->usAnswers; x++ )
 8009106:	2300      	movs	r3, #0
 8009108:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800910c:	e16b      	b.n	80093e6 <parseDNSAnswer+0x304>
        {
            BaseType_t xDoAccept = pdFALSE;
 800910e:	2300      	movs	r3, #0
 8009110:	67fb      	str	r3, [r7, #124]	@ 0x7c

            if( pxSet->usNumARecordsStored >= usCount )
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8009116:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 800911a:	429a      	cmp	r2, r3
 800911c:	f240 816b 	bls.w	80093f6 <parseDNSAnswer+0x314>
            {
                /* Only count ipconfigDNS_CACHE_ADDRESSES_PER_ENTRY number of records. */
                break;
            }

            uxResult = DNS_SkipNameField( pxSet->pucByte,
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	68da      	ldr	r2, [r3, #12]
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	695b      	ldr	r3, [r3, #20]
 8009128:	4619      	mov	r1, r3
 800912a:	4610      	mov	r0, r2
 800912c:	f7ff fec4 	bl	8008eb8 <DNS_SkipNameField>
 8009130:	6778      	str	r0, [r7, #116]	@ 0x74
                                          pxSet->uxSourceBytesRemaining );

            /* Check for a malformed response. */
            if( uxResult == 0U )
 8009132:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009134:	2b00      	cmp	r3, #0
 8009136:	d103      	bne.n	8009140 <parseDNSAnswer+0x5e>
            {
                xReturn = pdFALSE;
 8009138:	2300      	movs	r3, #0
 800913a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                break;
 800913e:	e15b      	b.n	80093f8 <parseDNSAnswer+0x316>
            }

            if( uxBytesRead != NULL )
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d005      	beq.n	8009152 <parseDNSAnswer+0x70>
            {
                *uxBytesRead += uxResult;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681a      	ldr	r2, [r3, #0]
 800914a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800914c:	441a      	add	r2, r3
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	601a      	str	r2, [r3, #0]
            }

            pxSet->pucByte = &( pxSet->pucByte[ uxResult ] );
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	68da      	ldr	r2, [r3, #12]
 8009156:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009158:	441a      	add	r2, r3
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	60da      	str	r2, [r3, #12]
            pxSet->uxSourceBytesRemaining -= uxResult;
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	695a      	ldr	r2, [r3, #20]
 8009162:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009164:	1ad2      	subs	r2, r2, r3
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	615a      	str	r2, [r3, #20]

            /* Is there enough data for an IPv4 A record answer and, if so,
             * is this an A record? */
            if( pxSet->uxSourceBytesRemaining < sizeof( uint16_t ) )
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	695b      	ldr	r3, [r3, #20]
 800916e:	2b01      	cmp	r3, #1
 8009170:	d803      	bhi.n	800917a <parseDNSAnswer+0x98>
            {
                xReturn = pdFALSE;
 8009172:	2300      	movs	r3, #0
 8009174:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                break;
 8009178:	e13e      	b.n	80093f8 <parseDNSAnswer+0x316>
            }

            pxSet->usType = usChar2u16( pxSet->pucByte );
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	68db      	ldr	r3, [r3, #12]
 800917e:	4618      	mov	r0, r3
 8009180:	f001 fd51 	bl	800ac26 <usChar2u16>
 8009184:	4603      	mov	r3, r0
 8009186:	461a      	mov	r2, r3
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	831a      	strh	r2, [r3, #24]

            if( pxSet->usType == ( uint16_t ) dnsTYPE_AAAA_HOST )
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	8b1b      	ldrh	r3, [r3, #24]
 8009190:	2b1c      	cmp	r3, #28
 8009192:	d10c      	bne.n	80091ae <parseDNSAnswer+0xcc>
            {
                pxSet->uxAddressLength = ipSIZE_OF_IPv6_ADDRESS;
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	2210      	movs	r2, #16
 8009198:	621a      	str	r2, [r3, #32]

                if( pxSet->uxSourceBytesRemaining >= ( sizeof( DNSAnswerRecord_t ) + pxSet->uxAddressLength ) )
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	695a      	ldr	r2, [r3, #20]
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	6a1b      	ldr	r3, [r3, #32]
 80091a2:	330a      	adds	r3, #10
 80091a4:	429a      	cmp	r2, r3
 80091a6:	d323      	bcc.n	80091f0 <parseDNSAnswer+0x10e>
                {
                    xDoAccept = pdTRUE;
 80091a8:	2301      	movs	r3, #1
 80091aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80091ac:	e020      	b.n	80091f0 <parseDNSAnswer+0x10e>
                }
            }
            else if( pxSet->usType == ( uint16_t ) dnsTYPE_A_HOST )
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	8b1b      	ldrh	r3, [r3, #24]
 80091b2:	2b01      	cmp	r3, #1
 80091b4:	d11c      	bne.n	80091f0 <parseDNSAnswer+0x10e>
            {
                pxSet->uxAddressLength = ipSIZE_OF_IPv4_ADDRESS;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	2204      	movs	r2, #4
 80091ba:	621a      	str	r2, [r3, #32]

                if( pxSet->uxSourceBytesRemaining >= ( sizeof( DNSAnswerRecord_t ) + pxSet->uxAddressLength ) )
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	695a      	ldr	r2, [r3, #20]
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	6a1b      	ldr	r3, [r3, #32]
 80091c4:	330a      	adds	r3, #10
 80091c6:	429a      	cmp	r2, r3
 80091c8:	d312      	bcc.n	80091f0 <parseDNSAnswer+0x10e>
                     * invoke the user callback and also store this invalid address in our cache. */
                    void * pvCopyDest;
                    const void * pvCopySource;
                    uint32_t ulTestAddress;

                    pvCopySource = &( pxSet->pucByte[ sizeof( DNSAnswerRecord_t ) ] );
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	68db      	ldr	r3, [r3, #12]
 80091ce:	330a      	adds	r3, #10
 80091d0:	673b      	str	r3, [r7, #112]	@ 0x70
                    pvCopyDest = &( ulTestAddress );
 80091d2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80091d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
                    ( void ) memcpy( pvCopyDest, pvCopySource, pxSet->uxAddressLength );
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	6a1b      	ldr	r3, [r3, #32]
 80091dc:	461a      	mov	r2, r3
 80091de:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 80091e0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80091e2:	f00e fa90 	bl	8017706 <memcpy>

                    if( ulTestAddress != 0U )
 80091e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d001      	beq.n	80091f0 <parseDNSAnswer+0x10e>
                    {
                        xDoAccept = pdTRUE;
 80091ec:	2301      	movs	r3, #1
 80091ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
            {
                /* Unknown host type, AAAA nor A.
                 * 'xDoAccept' was already initialised as pdFALSE. */
            }

            if( xDoAccept != pdFALSE )
 80091f0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	f000 80bf 	beq.w	8009376 <parseDNSAnswer+0x294>
                 * fields of the structure. */

                /* MISRA Ref 11.3.1 [Misaligned access] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                /* coverity[misra_c_2012_rule_11_3_violation] */
                pxDNSAnswerRecord = ( ( DNSAnswerRecord_t * ) pxSet->pucByte );
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	68db      	ldr	r3, [r3, #12]
 80091fc:	66bb      	str	r3, [r7, #104]	@ 0x68

                /* Sanity check the data length of an IPv4 answer. */
                if( FreeRTOS_ntohs( pxDNSAnswerRecord->usDataLength ) ==
 80091fe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009200:	891b      	ldrh	r3, [r3, #8]
 8009202:	b29a      	uxth	r2, r3
                    ( uint16_t ) pxSet->uxAddressLength )
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	6a1b      	ldr	r3, [r3, #32]
                if( FreeRTOS_ntohs( pxDNSAnswerRecord->usDataLength ) ==
 8009208:	b29b      	uxth	r3, r3
 800920a:	429a      	cmp	r2, r3
 800920c:	f040 80a1 	bne.w	8009352 <parseDNSAnswer+0x270>
                {
                    if( pxSet->uxAddressLength == ipSIZE_OF_IPv6_ADDRESS ) /*No check needed for pxSet->usType as uxAddressLength is set based on usType*/
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	6a1b      	ldr	r3, [r3, #32]
 8009214:	2b10      	cmp	r3, #16
 8009216:	d11c      	bne.n	8009252 <parseDNSAnswer+0x170>
                    {
                        ( void ) memcpy( xIP_Address.xIPAddress.xIP_IPv6.ucBytes,
                                         &( pxSet->pucByte[ sizeof( DNSAnswerRecord_t ) ] ),
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	68db      	ldr	r3, [r3, #12]
 800921c:	330a      	adds	r3, #10
                        ( void ) memcpy( xIP_Address.xIPAddress.xIP_IPv6.ucBytes,
 800921e:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8009222:	6818      	ldr	r0, [r3, #0]
 8009224:	6859      	ldr	r1, [r3, #4]
 8009226:	689a      	ldr	r2, [r3, #8]
 8009228:	68db      	ldr	r3, [r3, #12]
 800922a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
                                         ipSIZE_OF_IPv6_ADDRESS );

                        #if ( ( ipconfigUSE_DNS_CACHE != 0 ) || ( ipconfigDNS_USE_CALLBACKS != 0 ) || ( ipconfigUSE_MDNS != 0 ) || ( ipconfigUSE_LLMNR != 0 ) )
                            if( ppxAddressInfo != NULL )
 800922c:	68bb      	ldr	r3, [r7, #8]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d009      	beq.n	8009246 <parseDNSAnswer+0x164>
                            {
                                pxNewAddress = pxNew_AddrInfo( pxSet->pcName, FREERTOS_AF_INET6, xIP_Address.xIPAddress.xIP_IPv6.ucBytes );
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	332c      	adds	r3, #44	@ 0x2c
 8009236:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 800923a:	210a      	movs	r1, #10
 800923c:	4618      	mov	r0, r3
 800923e:	f7ff fa29 	bl	8008694 <pxNew_AddrInfo>
 8009242:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
                            }
                        #endif

                        xIP_Address.xIs_IPv6 = pdTRUE;
 8009246:	2301      	movs	r3, #1
 8009248:	653b      	str	r3, [r7, #80]	@ 0x50

                        /* Return non-zero to inform the caller that a valid
                         * IPv6 address was found. */
                        pxSet->ulIPAddress = 1U;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	2201      	movs	r2, #1
 800924e:	61da      	str	r2, [r3, #28]
 8009250:	e021      	b.n	8009296 <parseDNSAnswer+0x1b4>
                        /*
                         * Use helper variables for memcpy() to remain
                         * compliant with MISRA Rule 21.15.  These should be
                         * optimized away.
                         */
                        pvCopySource = &( pxSet->pucByte[ sizeof( DNSAnswerRecord_t ) ] );
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	68db      	ldr	r3, [r3, #12]
 8009256:	330a      	adds	r3, #10
 8009258:	663b      	str	r3, [r7, #96]	@ 0x60
                        pvCopyDest = &( pxSet->ulIPAddress );
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	331c      	adds	r3, #28
 800925e:	65fb      	str	r3, [r7, #92]	@ 0x5c
                        ( void ) memcpy( pvCopyDest, pvCopySource, pxSet->uxAddressLength );
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	6a1b      	ldr	r3, [r3, #32]
 8009264:	461a      	mov	r2, r3
 8009266:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8009268:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800926a:	f00e fa4c 	bl	8017706 <memcpy>

                        #if ( ( ipconfigUSE_DNS_CACHE != 0 ) || ( ipconfigDNS_USE_CALLBACKS != 0 ) || ( ipconfigUSE_MDNS != 0 ) || ( ipconfigUSE_LLMNR != 0 ) )
                            if( ppxAddressInfo != NULL )
 800926e:	68bb      	ldr	r3, [r7, #8]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d00b      	beq.n	800928c <parseDNSAnswer+0x1aa>
                            {
                                const uint8_t * ucBytes = ( uint8_t * ) &( pxSet->ulIPAddress );
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	331c      	adds	r3, #28
 8009278:	65bb      	str	r3, [r7, #88]	@ 0x58

                                pxNewAddress = pxNew_AddrInfo( pxSet->pcName, FREERTOS_AF_INET4, ucBytes );
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	332c      	adds	r3, #44	@ 0x2c
 800927e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009280:	2102      	movs	r1, #2
 8009282:	4618      	mov	r0, r3
 8009284:	f7ff fa06 	bl	8008694 <pxNew_AddrInfo>
 8009288:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
                            }
                        #endif

                        xIP_Address.xIPAddress.ulIP_IPv4 = pxSet->ulIPAddress;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	69db      	ldr	r3, [r3, #28]
 8009290:	643b      	str	r3, [r7, #64]	@ 0x40
                        xIP_Address.xIs_IPv6 = pdFALSE;
 8009292:	2300      	movs	r3, #0
 8009294:	653b      	str	r3, [r7, #80]	@ 0x50
                    }

                    if( pxNewAddress != NULL )
 8009296:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800929a:	2b00      	cmp	r3, #0
 800929c:	d013      	beq.n	80092c6 <parseDNSAnswer+0x1e4>
                    {
                        if( *( ppxAddressInfo ) == NULL )
 800929e:	68bb      	ldr	r3, [r7, #8]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d104      	bne.n	80092b0 <parseDNSAnswer+0x1ce>
                        {
                            /* For the first address found. */
                            *( ppxAddressInfo ) = pxNewAddress;
 80092a6:	68bb      	ldr	r3, [r7, #8]
 80092a8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80092ac:	601a      	str	r2, [r3, #0]
 80092ae:	e004      	b.n	80092ba <parseDNSAnswer+0x1d8>
                        }
                        else
                        {
                            /* For the next address found. */
                            *( pxSet->ppxLastAddress ) = pxNewAddress;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092b4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80092b8:	601a      	str	r2, [r3, #0]
                        }

                        pxSet->ppxLastAddress = &( pxNewAddress->ai_next );
 80092ba:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80092be:	f103 021c 	add.w	r2, r3, #28
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	651a      	str	r2, [r3, #80]	@ 0x50

                    #if ( ipconfigDNS_USE_CALLBACKS == 1 )
                    {
                        BaseType_t xCallbackResult;

                        xCallbackResult = xDNSDoCallback( pxSet, ( ppxAddressInfo != NULL ) ? *( ppxAddressInfo ) : NULL );
 80092c6:	68bb      	ldr	r3, [r7, #8]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d002      	beq.n	80092d2 <parseDNSAnswer+0x1f0>
 80092cc:	68bb      	ldr	r3, [r7, #8]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	e000      	b.n	80092d4 <parseDNSAnswer+0x1f2>
 80092d2:	2300      	movs	r3, #0
 80092d4:	4619      	mov	r1, r3
 80092d6:	68f8      	ldr	r0, [r7, #12]
 80092d8:	f7ff fc7a 	bl	8008bd0 <xDNSDoCallback>
 80092dc:	6578      	str	r0, [r7, #84]	@ 0x54

                        /* See if any asynchronous call was made to FreeRTOS_gethostbyname_a() */
                        if( xCallbackResult != pdFALSE )
 80092de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d002      	beq.n	80092ea <parseDNSAnswer+0x208>
                        {
                            /* This device has requested this DNS look-up.
                             * The result may be stored in the DNS cache. */
                            pxSet->xDoStore = pdTRUE;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	2201      	movs	r2, #1
 80092e8:	629a      	str	r2, [r3, #40]	@ 0x28
                    {
                        char cBuffer[ 40 ];

                        /* The reply will only be stored in the DNS cache when the
                         * request was issued by this device. */
                        if( pxSet->xDoStore != pdFALSE )
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d011      	beq.n	8009316 <parseDNSAnswer+0x234>
                        {
                            ( void ) FreeRTOS_dns_update(
                                pxSet->pcName,
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	f103 002c 	add.w	r0, r3, #44	@ 0x2c
                                &xIP_Address,
                                pxDNSAnswerRecord->ulTTL,
 80092f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80092fa:	685a      	ldr	r2, [r3, #4]
                            ( void ) FreeRTOS_dns_update(
 80092fc:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8009300:	2300      	movs	r3, #0
 8009302:	9300      	str	r3, [sp, #0]
 8009304:	2300      	movs	r3, #0
 8009306:	f7ff fa5a 	bl	80087be <FreeRTOS_dns_update>
                                pdFALSE,
                                NULL );
                            pxSet->usNumARecordsStored++; /* Track # of A records stored */
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800930e:	3301      	adds	r3, #1
 8009310:	b29a      	uxth	r2, r3
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	849a      	strh	r2, [r3, #36]	@ 0x24
                        }

                        if( pxSet->usType == ( uint16_t ) dnsTYPE_AAAA_HOST )
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	8b1b      	ldrh	r3, [r3, #24]
 800931a:	2b1c      	cmp	r3, #28
 800931c:	d108      	bne.n	8009330 <parseDNSAnswer+0x24e>
                        {
                            ( void ) FreeRTOS_inet_ntop( FREERTOS_AF_INET6, ( const void * ) xIP_Address.xIPAddress.xIP_IPv6.ucBytes, cBuffer, sizeof( cBuffer ) );
 800931e:	f107 0214 	add.w	r2, r7, #20
 8009322:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8009326:	2328      	movs	r3, #40	@ 0x28
 8009328:	200a      	movs	r0, #10
 800932a:	f003 f889 	bl	800c440 <FreeRTOS_inet_ntop>
 800932e:	e008      	b.n	8009342 <parseDNSAnswer+0x260>
                                               ( pxSet->xDoStore != 0 ) ? "" : " NOT" ) );
                        }
                        else
                        {
                            ( void ) FreeRTOS_inet_ntop( FREERTOS_AF_INET,
                                                         ( const void * ) &( pxSet->ulIPAddress ),
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	f103 011c 	add.w	r1, r3, #28
                            ( void ) FreeRTOS_inet_ntop( FREERTOS_AF_INET,
 8009336:	f107 0214 	add.w	r2, r7, #20
 800933a:	2328      	movs	r3, #40	@ 0x28
 800933c:	2002      	movs	r0, #2
 800933e:	f003 f87f 	bl	800c440 <FreeRTOS_inet_ntop>
                                               ( pxSet->xDoStore != 0 ) ? "" : " NOT" ) );
                        }
                    }
                    #endif /* ipconfigUSE_DNS_CACHE */

                    if( ulReturnIPAddress == 0U )
 8009342:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009346:	2b00      	cmp	r3, #0
 8009348:	d103      	bne.n	8009352 <parseDNSAnswer+0x270>
                    {
                        /* Here pxSet->ulIPAddress should be not equal tp 0 since pxSet->ulIPAddress is copied from
                         * pxSet->pucByte[ sizeof( DNSAnswerRecord_t ) ] and os verified to be non zero above. */
                        /* Remember the first IP-address that is found. */
                        ulReturnIPAddress = pxSet->ulIPAddress;
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	69db      	ldr	r3, [r3, #28]
 800934e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                    FreeRTOS_printf( ( "DNS sanity check failed: %u != %u\n",
                                       FreeRTOS_ntohs( pxDNSAnswerRecord->usDataLength ),
                                       ( unsigned ) pxSet->uxAddressLength ) );
                }

                pxSet->pucByte = &( pxSet->pucByte[ sizeof( DNSAnswerRecord_t ) + pxSet->uxAddressLength ] );
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	68da      	ldr	r2, [r3, #12]
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	6a1b      	ldr	r3, [r3, #32]
 800935a:	330a      	adds	r3, #10
 800935c:	441a      	add	r2, r3
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	60da      	str	r2, [r3, #12]
                pxSet->uxSourceBytesRemaining -= ( sizeof( DNSAnswerRecord_t ) + pxSet->uxAddressLength );
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	695a      	ldr	r2, [r3, #20]
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	6a1b      	ldr	r3, [r3, #32]
 800936a:	1ad3      	subs	r3, r2, r3
 800936c:	f1a3 020a 	sub.w	r2, r3, #10
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	615a      	str	r2, [r3, #20]
 8009374:	e032      	b.n	80093dc <parseDNSAnswer+0x2fa>
            }
            else if( pxSet->uxSourceBytesRemaining >= sizeof( DNSAnswerRecord_t ) )
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	695b      	ldr	r3, [r3, #20]
 800937a:	2b09      	cmp	r3, #9
 800937c:	d92e      	bls.n	80093dc <parseDNSAnswer+0x2fa>
                /* Cast the response to DNSAnswerRecord for easy access to fields of the DNS response. */

                /* MISRA Ref 11.3.1 [Misaligned access] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                /* coverity[misra_c_2012_rule_11_3_violation] */
                pxDNSAnswerRecord = ( ( DNSAnswerRecord_t * ) pxSet->pucByte );
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	68db      	ldr	r3, [r3, #12]
 8009382:	66bb      	str	r3, [r7, #104]	@ 0x68

                pxSet->pucByte = &( pxSet->pucByte[ sizeof( DNSAnswerRecord_t ) ] );
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	68db      	ldr	r3, [r3, #12]
 8009388:	f103 020a 	add.w	r2, r3, #10
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	60da      	str	r2, [r3, #12]
                pxSet->uxSourceBytesRemaining -= sizeof( DNSAnswerRecord_t );
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	695b      	ldr	r3, [r3, #20]
 8009394:	f1a3 020a 	sub.w	r2, r3, #10
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	615a      	str	r2, [r3, #20]

                /* Determine the length of the answer data from the header. */
                usDataLength = FreeRTOS_ntohs( pxDNSAnswerRecord->usDataLength );
 800939c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800939e:	7a1a      	ldrb	r2, [r3, #8]
 80093a0:	7a5b      	ldrb	r3, [r3, #9]
 80093a2:	021b      	lsls	r3, r3, #8
 80093a4:	4313      	orrs	r3, r2
 80093a6:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66

                /* Jump over the answer. */
                if( pxSet->uxSourceBytesRemaining >= usDataLength )
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	695a      	ldr	r2, [r3, #20]
 80093ae:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80093b2:	429a      	cmp	r2, r3
 80093b4:	d30e      	bcc.n	80093d4 <parseDNSAnswer+0x2f2>
                {
                    pxSet->pucByte = &( pxSet->pucByte[ usDataLength ] );
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	68da      	ldr	r2, [r3, #12]
 80093ba:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80093be:	441a      	add	r2, r3
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	60da      	str	r2, [r3, #12]
                    pxSet->uxSourceBytesRemaining -= usDataLength;
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	695a      	ldr	r2, [r3, #20]
 80093c8:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80093cc:	1ad2      	subs	r2, r2, r3
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	615a      	str	r2, [r3, #20]
 80093d2:	e003      	b.n	80093dc <parseDNSAnswer+0x2fa>
                }
                else
                {
                    /* Malformed response. */
                    xReturn = pdFALSE;
 80093d4:	2300      	movs	r3, #0
 80093d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                    break;
 80093da:	e00d      	b.n	80093f8 <parseDNSAnswer+0x316>
        for( x = 0U; x < pxSet->usAnswers; x++ )
 80093dc:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80093e0:	3301      	adds	r3, #1
 80093e2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	88db      	ldrh	r3, [r3, #6]
 80093ea:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80093ee:	429a      	cmp	r2, r3
 80093f0:	f4ff ae8d 	bcc.w	800910e <parseDNSAnswer+0x2c>
 80093f4:	e000      	b.n	80093f8 <parseDNSAnswer+0x316>
                break;
 80093f6:	bf00      	nop
            {
                /* Do nothing */
            }
        }

        return ( xReturn != 0 ) ? ulReturnIPAddress : 0U;
 80093f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d002      	beq.n	8009406 <parseDNSAnswer+0x324>
 8009400:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009404:	e000      	b.n	8009408 <parseDNSAnswer+0x326>
 8009406:	2300      	movs	r3, #0
    }
 8009408:	4618      	mov	r0, r3
 800940a:	3794      	adds	r7, #148	@ 0x94
 800940c:	46bd      	mov	sp, r7
 800940e:	bd90      	pop	{r4, r7, pc}

08009410 <ProcessICMPPacket>:
 *
 * @return eReleaseBuffer when the message buffer should be released, or eReturnEthernetFrame
 *                        when the packet should be returned.
 */
    eFrameProcessingResult_t ProcessICMPPacket( const NetworkBufferDescriptor_t * const pxNetworkBuffer )
    {
 8009410:	b580      	push	{r7, lr}
 8009412:	b086      	sub	sp, #24
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
        eFrameProcessingResult_t eReturn = eReleaseBuffer;
 8009418:	2300      	movs	r3, #0
 800941a:	75fb      	strb	r3, [r7, #23]

        iptraceICMP_PACKET_RECEIVED();

        configASSERT( pxNetworkBuffer->xDataLength >= sizeof( ICMPPacket_t ) );
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009420:	2b29      	cmp	r3, #41	@ 0x29
 8009422:	d80d      	bhi.n	8009440 <ProcessICMPPacket+0x30>
	__asm volatile
 8009424:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009428:	b672      	cpsid	i
 800942a:	f383 8811 	msr	BASEPRI, r3
 800942e:	f3bf 8f6f 	isb	sy
 8009432:	f3bf 8f4f 	dsb	sy
 8009436:	b662      	cpsie	i
 8009438:	60fb      	str	r3, [r7, #12]
}
 800943a:	bf00      	nop
 800943c:	bf00      	nop
 800943e:	e7fd      	b.n	800943c <ProcessICMPPacket+0x2c>

        if( pxNetworkBuffer->xDataLength >= sizeof( ICMPPacket_t ) )
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009444:	2b29      	cmp	r3, #41	@ 0x29
 8009446:	d915      	bls.n	8009474 <ProcessICMPPacket+0x64>
             * fields of ICMP packet. */

            /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            ICMPPacket_t * pxICMPPacket = ( ( ICMPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800944c:	613b      	str	r3, [r7, #16]

            switch( pxICMPPacket->xICMPHeader.ucTypeOfMessage )
 800944e:	693b      	ldr	r3, [r7, #16]
 8009450:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8009454:	2b00      	cmp	r3, #0
 8009456:	d008      	beq.n	800946a <ProcessICMPPacket+0x5a>
 8009458:	2b08      	cmp	r3, #8
 800945a:	d10a      	bne.n	8009472 <ProcessICMPPacket+0x62>
            {
                case ipICMP_ECHO_REQUEST:
                    #if ( ipconfigREPLY_TO_INCOMING_PINGS == 1 )
                    {
                        eReturn = prvProcessICMPEchoRequest( pxICMPPacket, pxNetworkBuffer );
 800945c:	6879      	ldr	r1, [r7, #4]
 800945e:	6938      	ldr	r0, [r7, #16]
 8009460:	f000 f80d 	bl	800947e <prvProcessICMPEchoRequest>
 8009464:	4603      	mov	r3, r0
 8009466:	75fb      	strb	r3, [r7, #23]
                    }
                    #endif /* ( ipconfigREPLY_TO_INCOMING_PINGS == 1 ) */
                    break;
 8009468:	e004      	b.n	8009474 <ProcessICMPPacket+0x64>

                case ipICMP_ECHO_REPLY:
                    #if ( ipconfigSUPPORT_OUTGOING_PINGS == 1 )
                    {
                        prvProcessICMPEchoReply( pxICMPPacket );
 800946a:	6938      	ldr	r0, [r7, #16]
 800946c:	f000 f833 	bl	80094d6 <prvProcessICMPEchoReply>
                    }
                    #endif /* ipconfigSUPPORT_OUTGOING_PINGS */
                    break;
 8009470:	e000      	b.n	8009474 <ProcessICMPPacket+0x64>

                default:
                    /* Only ICMP echo packets are handled. */
                    break;
 8009472:	bf00      	nop
            }
        }

        return eReturn;
 8009474:	7dfb      	ldrb	r3, [r7, #23]
    }
 8009476:	4618      	mov	r0, r3
 8009478:	3718      	adds	r7, #24
 800947a:	46bd      	mov	sp, r7
 800947c:	bd80      	pop	{r7, pc}

0800947e <prvProcessICMPEchoRequest>:
 * @param pxNetworkBuffer Pointer to the network buffer containing the ICMP packet.
 * @returns Function returns eReturnEthernetFrame.
 */
    static eFrameProcessingResult_t prvProcessICMPEchoRequest( ICMPPacket_t * const pxICMPPacket,
                                                               const NetworkBufferDescriptor_t * const pxNetworkBuffer )
    {
 800947e:	b480      	push	{r7}
 8009480:	b087      	sub	sp, #28
 8009482:	af00      	add	r7, sp, #0
 8009484:	6078      	str	r0, [r7, #4]
 8009486:	6039      	str	r1, [r7, #0]
        ICMPHeader_t * pxICMPHeader;
        IPHeader_t * pxIPHeader;
        uint32_t ulIPAddress;

        pxICMPHeader = &( pxICMPPacket->xICMPHeader );
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	3322      	adds	r3, #34	@ 0x22
 800948c:	617b      	str	r3, [r7, #20]
        pxIPHeader = &( pxICMPPacket->xIPHeader );
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	330e      	adds	r3, #14
 8009492:	613b      	str	r3, [r7, #16]

        /* The checksum can be checked here - but a ping reply should be
         * returned even if the checksum is incorrect so the other end can
         * tell that the ping was received - even if the ping reply contains
         * invalid data. */
        pxICMPHeader->ucTypeOfMessage = ( uint8_t ) ipICMP_ECHO_REPLY;
 8009494:	697b      	ldr	r3, [r7, #20]
 8009496:	2200      	movs	r2, #0
 8009498:	701a      	strb	r2, [r3, #0]
        ulIPAddress = pxIPHeader->ulDestinationIPAddress;
 800949a:	693b      	ldr	r3, [r7, #16]
 800949c:	691b      	ldr	r3, [r3, #16]
 800949e:	60fb      	str	r3, [r7, #12]
        pxIPHeader->ulDestinationIPAddress = pxIPHeader->ulSourceIPAddress;
 80094a0:	693b      	ldr	r3, [r7, #16]
 80094a2:	68da      	ldr	r2, [r3, #12]
 80094a4:	693b      	ldr	r3, [r7, #16]
 80094a6:	611a      	str	r2, [r3, #16]
        pxIPHeader->ulSourceIPAddress = ulIPAddress;
 80094a8:	693b      	ldr	r3, [r7, #16]
 80094aa:	68fa      	ldr	r2, [r7, #12]
 80094ac:	60da      	str	r2, [r3, #12]
        /* Update the TTL field. */
        pxIPHeader->ucTimeToLive = ipconfigICMP_TIME_TO_LIVE;
 80094ae:	693b      	ldr	r3, [r7, #16]
 80094b0:	2240      	movs	r2, #64	@ 0x40
 80094b2:	721a      	strb	r2, [r3, #8]
         * The header was never memset to zero, so set both the fragment offset and fragmentation flags in one go.
         */
        #if ( ipconfigFORCE_IP_DONT_FRAGMENT != 0 )
            pxIPHeader->usFragmentOffset = ipFRAGMENT_FLAGS_DONT_FRAGMENT;
        #else
            pxIPHeader->usFragmentOffset = 0U;
 80094b4:	693b      	ldr	r3, [r7, #16]
 80094b6:	2200      	movs	r2, #0
 80094b8:	719a      	strb	r2, [r3, #6]
 80094ba:	2200      	movs	r2, #0
 80094bc:	71da      	strb	r2, [r3, #7]
            /* Just to prevent compiler warnings about unused parameters. */
            ( void ) pxNetworkBuffer;

            /* Many EMAC peripherals will only calculate the ICMP checksum
             * correctly if the field is nulled beforehand. */
            pxICMPHeader->usChecksum = 0U;
 80094be:	697b      	ldr	r3, [r7, #20]
 80094c0:	2200      	movs	r2, #0
 80094c2:	709a      	strb	r2, [r3, #2]
 80094c4:	2200      	movs	r2, #0
 80094c6:	70da      	strb	r2, [r3, #3]
        }
        #endif /* if ( ipconfigDRIVER_INCLUDED_TX_IP_CHECKSUM == 0 ) */

        return eReturnEthernetFrame;
 80094c8:	2302      	movs	r3, #2
    }
 80094ca:	4618      	mov	r0, r3
 80094cc:	371c      	adds	r7, #28
 80094ce:	46bd      	mov	sp, r7
 80094d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d4:	4770      	bx	lr

080094d6 <prvProcessICMPEchoReply>:
 * @brief Process an ICMP echo reply.
 *
 * @param[in] pxICMPPacket The IP packet that contains the ICMP message.
 */
    static void prvProcessICMPEchoReply( ICMPPacket_t * const pxICMPPacket )
    {
 80094d6:	b580      	push	{r7, lr}
 80094d8:	b086      	sub	sp, #24
 80094da:	af00      	add	r7, sp, #0
 80094dc:	6078      	str	r0, [r7, #4]
        ePingReplyStatus_t eStatus = eSuccess;
 80094de:	2300      	movs	r3, #0
 80094e0:	75fb      	strb	r3, [r7, #23]
        uint16_t usDataLength, usCount;
        uint8_t * pucByte;

        /* Find the total length of the IP packet. */
        usDataLength = pxICMPPacket->xIPHeader.usLength;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	7c1a      	ldrb	r2, [r3, #16]
 80094e6:	7c5b      	ldrb	r3, [r3, #17]
 80094e8:	021b      	lsls	r3, r3, #8
 80094ea:	4313      	orrs	r3, r2
 80094ec:	81fb      	strh	r3, [r7, #14]
        usDataLength = FreeRTOS_ntohs( usDataLength );

        /* Remove the length of the IP headers to obtain the length of the ICMP
         * message itself. */
        usDataLength = ( uint16_t ) ( ( ( uint32_t ) usDataLength ) - ipSIZE_OF_IPv4_HEADER );
 80094ee:	89fb      	ldrh	r3, [r7, #14]
 80094f0:	3b14      	subs	r3, #20
 80094f2:	81fb      	strh	r3, [r7, #14]

        /* Remove the length of the ICMP header, to obtain the length of
         * data contained in the ping. */
        usDataLength = ( uint16_t ) ( ( ( uint32_t ) usDataLength ) - ipSIZE_OF_ICMPv4_HEADER );
 80094f4:	89fb      	ldrh	r3, [r7, #14]
 80094f6:	3b08      	subs	r3, #8
 80094f8:	81fb      	strh	r3, [r7, #14]

        /* Checksum has already been checked before in prvProcessIPPacket */

        /* Find the first byte of the data within the ICMP packet. */
        pucByte = ( uint8_t * ) pxICMPPacket;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	613b      	str	r3, [r7, #16]
        pucByte = &( pucByte[ sizeof( ICMPPacket_t ) ] );
 80094fe:	693b      	ldr	r3, [r7, #16]
 8009500:	332a      	adds	r3, #42	@ 0x2a
 8009502:	613b      	str	r3, [r7, #16]

        /* Check each byte. */
        for( usCount = 0; usCount < usDataLength; usCount++ )
 8009504:	2300      	movs	r3, #0
 8009506:	82bb      	strh	r3, [r7, #20]
 8009508:	e00c      	b.n	8009524 <prvProcessICMPEchoReply+0x4e>
        {
            if( *pucByte != ( uint8_t ) ipECHO_DATA_FILL_BYTE )
 800950a:	693b      	ldr	r3, [r7, #16]
 800950c:	781b      	ldrb	r3, [r3, #0]
 800950e:	2b78      	cmp	r3, #120	@ 0x78
 8009510:	d002      	beq.n	8009518 <prvProcessICMPEchoReply+0x42>
            {
                eStatus = eInvalidData;
 8009512:	2302      	movs	r3, #2
 8009514:	75fb      	strb	r3, [r7, #23]
                break;
 8009516:	e009      	b.n	800952c <prvProcessICMPEchoReply+0x56>
            }

            pucByte++;
 8009518:	693b      	ldr	r3, [r7, #16]
 800951a:	3301      	adds	r3, #1
 800951c:	613b      	str	r3, [r7, #16]
        for( usCount = 0; usCount < usDataLength; usCount++ )
 800951e:	8abb      	ldrh	r3, [r7, #20]
 8009520:	3301      	adds	r3, #1
 8009522:	82bb      	strh	r3, [r7, #20]
 8009524:	8aba      	ldrh	r2, [r7, #20]
 8009526:	89fb      	ldrh	r3, [r7, #14]
 8009528:	429a      	cmp	r2, r3
 800952a:	d3ee      	bcc.n	800950a <prvProcessICMPEchoReply+0x34>
        }

        /* Call back into the application to pass it the result. */
        vApplicationPingReplyHook( eStatus, pxICMPPacket->xICMPHeader.usIdentifier );
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009530:	b29a      	uxth	r2, r3
 8009532:	7dfb      	ldrb	r3, [r7, #23]
 8009534:	4611      	mov	r1, r2
 8009536:	4618      	mov	r0, r3
 8009538:	f000 fe10 	bl	800a15c <vApplicationPingReplyHook>
    }
 800953c:	bf00      	nop
 800953e:	3718      	adds	r7, #24
 8009540:	46bd      	mov	sp, r7
 8009542:	bd80      	pop	{r7, pc}

08009544 <prvIPTask>:

/* MISRA Ref 8.13.1 [Not decorating a pointer to const parameter with const] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-813 */
/* coverity[misra_c_2012_rule_8_13_violation] */
static void prvIPTask( void * pvParameters )
{
 8009544:	b580      	push	{r7, lr}
 8009546:	b082      	sub	sp, #8
 8009548:	af00      	add	r7, sp, #0
 800954a:	6078      	str	r0, [r7, #4]
    /* Just to prevent compiler warnings about unused parameters. */
    ( void ) pvParameters;

    prvIPTask_Initialise();
 800954c:	f000 f8e4 	bl	8009718 <prvIPTask_Initialise>
    FreeRTOS_debug_printf( ( "prvIPTask started\n" ) );

    /* Loop, processing IP events. */
    while( ipFOREVER() == pdTRUE )
    {
        prvProcessIPEventsAndTimers();
 8009550:	f000 f802 	bl	8009558 <prvProcessIPEventsAndTimers>
 8009554:	e7fc      	b.n	8009550 <prvIPTask+0xc>
	...

08009558 <prvProcessIPEventsAndTimers>:

/**
 * @brief Process the events sent to the IP task and process the timers.
 */
static void prvProcessIPEventsAndTimers( void )
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b08e      	sub	sp, #56	@ 0x38
 800955c:	af00      	add	r7, sp, #0

    ipconfigWATCHDOG_TIMER();

    /* Check the Resolution, DHCP and TCP timers to see if there is any periodic
     * or timeout processing to perform. */
    vCheckNetworkTimers();
 800955e:	f000 fe9f 	bl	800a2a0 <vCheckNetworkTimers>

    /* Calculate the acceptable maximum sleep time. */
    xNextIPSleep = xCalculateSleepTime();
 8009562:	f000 fe41 	bl	800a1e8 <xCalculateSleepTime>
 8009566:	6378      	str	r0, [r7, #52]	@ 0x34

    /* Wait until there is something to do. If the following call exits
     * due to a time out rather than a message being received, set a
     * 'NoEvent' value. */
    if( xQueueReceive( xNetworkEventQueue, ( void * ) &xReceivedEvent, xNextIPSleep ) == pdFALSE )
 8009568:	4b69      	ldr	r3, [pc, #420]	@ (8009710 <prvProcessIPEventsAndTimers+0x1b8>)
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	f107 011c 	add.w	r1, r7, #28
 8009570:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009572:	4618      	mov	r0, r3
 8009574:	f00a ff2a 	bl	80143cc <xQueueReceive>
 8009578:	4603      	mov	r3, r0
 800957a:	2b00      	cmp	r3, #0
 800957c:	d101      	bne.n	8009582 <prvProcessIPEventsAndTimers+0x2a>
    {
        xReceivedEvent.eEventType = eNoEvent;
 800957e:	23ff      	movs	r3, #255	@ 0xff
 8009580:	773b      	strb	r3, [r7, #28]
    }

    #if ( ipconfigCHECK_IP_QUEUE_SPACE != 0 )
    {
        if( xReceivedEvent.eEventType != eNoEvent )
 8009582:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8009586:	f1b3 3fff 	cmp.w	r3, #4294967295
 800958a:	d00d      	beq.n	80095a8 <prvProcessIPEventsAndTimers+0x50>
        {
            UBaseType_t uxCount;

            uxCount = uxQueueSpacesAvailable( xNetworkEventQueue );
 800958c:	4b60      	ldr	r3, [pc, #384]	@ (8009710 <prvProcessIPEventsAndTimers+0x1b8>)
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	4618      	mov	r0, r3
 8009592:	f00b f93c 	bl	801480e <uxQueueSpacesAvailable>
 8009596:	6338      	str	r0, [r7, #48]	@ 0x30

            if( uxQueueMinimumSpace > uxCount )
 8009598:	4b5e      	ldr	r3, [pc, #376]	@ (8009714 <prvProcessIPEventsAndTimers+0x1bc>)
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800959e:	429a      	cmp	r2, r3
 80095a0:	d202      	bcs.n	80095a8 <prvProcessIPEventsAndTimers+0x50>
            {
                uxQueueMinimumSpace = uxCount;
 80095a2:	4a5c      	ldr	r2, [pc, #368]	@ (8009714 <prvProcessIPEventsAndTimers+0x1bc>)
 80095a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095a6:	6013      	str	r3, [r2, #0]
    }
    #endif /* ipconfigCHECK_IP_QUEUE_SPACE */

    iptraceNETWORK_EVENT_RECEIVED( xReceivedEvent.eEventType );

    switch( xReceivedEvent.eEventType )
 80095a8:	f997 301c 	ldrsb.w	r3, [r7, #28]
 80095ac:	3301      	adds	r3, #1
 80095ae:	2b0f      	cmp	r3, #15
 80095b0:	f200 80a4 	bhi.w	80096fc <prvProcessIPEventsAndTimers+0x1a4>
 80095b4:	a201      	add	r2, pc, #4	@ (adr r2, 80095bc <prvProcessIPEventsAndTimers+0x64>)
 80095b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095ba:	bf00      	nop
 80095bc:	080096fd 	.word	0x080096fd
 80095c0:	080095fd 	.word	0x080095fd
 80095c4:	08009607 	.word	0x08009607
 80095c8:	08009611 	.word	0x08009611
 80095cc:	0800961d 	.word	0x0800961d
 80095d0:	080096fd 	.word	0x080096fd
 80095d4:	08009683 	.word	0x08009683
 80095d8:	0800968d 	.word	0x0800968d
 80095dc:	080096b5 	.word	0x080096b5
 80095e0:	080096bd 	.word	0x080096bd
 80095e4:	080096e1 	.word	0x080096e1
 80095e8:	08009623 	.word	0x08009623
 80095ec:	08009679 	.word	0x08009679
 80095f0:	08009697 	.word	0x08009697
 80095f4:	080096fd 	.word	0x080096fd
 80095f8:	080096e7 	.word	0x080096e7
    {
        case eNetworkDownEvent:
            /* Attempt to establish a connection. */
            prvProcessNetworkDownEvent( ( ( NetworkInterface_t * ) xReceivedEvent.pvData ) );
 80095fc:	6a3b      	ldr	r3, [r7, #32]
 80095fe:	4618      	mov	r0, r3
 8009600:	f001 f8b4 	bl	800a76c <prvProcessNetworkDownEvent>
            break;
 8009604:	e07d      	b.n	8009702 <prvProcessIPEventsAndTimers+0x1aa>
        case eNetworkRxEvent:

            /* The network hardware driver has received a new packet.  A
             * pointer to the received buffer is located in the pvData member
             * of the received event structure. */
            prvHandleEthernetPacket( ( NetworkBufferDescriptor_t * ) xReceivedEvent.pvData );
 8009606:	6a3b      	ldr	r3, [r7, #32]
 8009608:	4618      	mov	r0, r3
 800960a:	f000 f91a 	bl	8009842 <prvHandleEthernetPacket>
            break;
 800960e:	e078      	b.n	8009702 <prvProcessIPEventsAndTimers+0x1aa>

        case eNetworkTxEvent:

            /* Send a network packet. The ownership will  be transferred to
             * the driver, which will release it after delivery. */
            prvForwardTxPacket( ( ( NetworkBufferDescriptor_t * ) xReceivedEvent.pvData ), pdTRUE );
 8009610:	6a3b      	ldr	r3, [r7, #32]
 8009612:	2101      	movs	r1, #1
 8009614:	4618      	mov	r0, r3
 8009616:	f000 f922 	bl	800985e <prvForwardTxPacket>
            break;
 800961a:	e072      	b.n	8009702 <prvProcessIPEventsAndTimers+0x1aa>

        case eARPTimerEvent:
            /* The ARP Resolution timer has expired, process the cache. */
            #if ipconfigIS_ENABLED( ipconfigUSE_IPv4 )
                vARPAgeCache();
 800961c:	f7fe fe86 	bl	800832c <vARPAgeCache>
            #endif /* ( ipconfigUSE_IPv4 != 0 ) */
            break;
 8009620:	e06f      	b.n	8009702 <prvProcessIPEventsAndTimers+0x1aa>
            /* FreeRTOS_bind (a user API) wants the IP-task to bind a socket
             * to a port. The port number is communicated in the socket field
             * usLocalPort. vSocketBind() will actually bind the socket and the
             * API will unblock as soon as the eSOCKET_BOUND event is
             * triggered. */
            pxSocket = ( ( FreeRTOS_Socket_t * ) xReceivedEvent.pvData );
 8009622:	6a3b      	ldr	r3, [r7, #32]
 8009624:	627b      	str	r3, [r7, #36]	@ 0x24
            xAddress.sin_len = ( uint8_t ) sizeof( xAddress );
 8009626:	2318      	movs	r3, #24
 8009628:	713b      	strb	r3, [r7, #4]

            switch( pxSocket->bits.bIsIPv6 ) /* LCOV_EXCL_BR_LINE */
 800962a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800962c:	7a1b      	ldrb	r3, [r3, #8]
 800962e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009632:	b2db      	uxtb	r3, r3
 8009634:	2b00      	cmp	r3, #0
 8009636:	d108      	bne.n	800964a <prvProcessIPEventsAndTimers+0xf2>
            {
                #if ( ipconfigUSE_IPv4 != 0 )
                    case pdFALSE_UNSIGNED:
                        xAddress.sin_family = FREERTOS_AF_INET;
 8009638:	2302      	movs	r3, #2
 800963a:	717b      	strb	r3, [r7, #5]
                        xAddress.sin_address.ulIP_IPv4 = FreeRTOS_htonl( pxSocket->xLocalAddress.ulIP_IPv4 );
 800963c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800963e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009640:	60fb      	str	r3, [r7, #12]
                        /* 'ulLocalAddress' will be set again by vSocketBind(). */
                        pxSocket->xLocalAddress.ulIP_IPv4 = 0;
 8009642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009644:	2200      	movs	r2, #0
 8009646:	629a      	str	r2, [r3, #40]	@ 0x28
                        break;
 8009648:	e000      	b.n	800964c <prvProcessIPEventsAndTimers+0xf4>
                        break;
                #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                default:
                    /* MISRA 16.4 Compliance */
                    break;
 800964a:	bf00      	nop
            }

            xAddress.sin_port = FreeRTOS_ntohs( pxSocket->usLocalPort );
 800964c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800964e:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8009650:	80fb      	strh	r3, [r7, #6]
            /* 'usLocalPort' will be set again by vSocketBind(). */
            pxSocket->usLocalPort = 0U;
 8009652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009654:	2200      	movs	r2, #0
 8009656:	871a      	strh	r2, [r3, #56]	@ 0x38
            ( void ) vSocketBind( pxSocket, &xAddress, sizeof( xAddress ), pdFALSE );
 8009658:	1d39      	adds	r1, r7, #4
 800965a:	2300      	movs	r3, #0
 800965c:	2218      	movs	r2, #24
 800965e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009660:	f002 f9c2 	bl	800b9e8 <vSocketBind>

            /* Before 'eSocketBindEvent' was sent it was tested that
             * ( xEventGroup != NULL ) so it can be used now to wake up the
             * user. */
            pxSocket->xEventBits |= ( EventBits_t ) eSOCKET_BOUND;
 8009664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f043 0210 	orr.w	r2, r3, #16
 800966c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800966e:	601a      	str	r2, [r3, #0]
            vSocketWakeUpUser( pxSocket );
 8009670:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009672:	f002 ff23 	bl	800c4bc <vSocketWakeUpUser>
            break;
 8009676:	e044      	b.n	8009702 <prvProcessIPEventsAndTimers+0x1aa>

            /* The user API FreeRTOS_closesocket() has sent a message to the
             * IP-task to actually close a socket. This is handled in
             * vSocketClose().  As the socket gets closed, there is no way to
             * report back to the API, so the API won't wait for the result */
            ( void ) vSocketClose( ( ( FreeRTOS_Socket_t * ) xReceivedEvent.pvData ) );
 8009678:	6a3b      	ldr	r3, [r7, #32]
 800967a:	4618      	mov	r0, r3
 800967c:	f002 fa2e 	bl	800badc <vSocketClose>
            break;
 8009680:	e03f      	b.n	8009702 <prvProcessIPEventsAndTimers+0x1aa>
        case eStackTxEvent:

            /* The network stack has generated a packet to send.  A
             * pointer to the generated buffer is located in the pvData
             * member of the received event structure. */
            vProcessGeneratedUDPPacket( ( NetworkBufferDescriptor_t * ) xReceivedEvent.pvData );
 8009682:	6a3b      	ldr	r3, [r7, #32]
 8009684:	4618      	mov	r0, r3
 8009686:	f007 fcbd 	bl	8011004 <vProcessGeneratedUDPPacket>
            break;
 800968a:	e03a      	b.n	8009702 <prvProcessIPEventsAndTimers+0x1aa>

        case eDHCPEvent:
            prvCallDHCP_RA_Handler( ( ( NetworkEndPoint_t * ) xReceivedEvent.pvData ) );
 800968c:	6a3b      	ldr	r3, [r7, #32]
 800968e:	4618      	mov	r0, r3
 8009690:	f000 f896 	bl	80097c0 <prvCallDHCP_RA_Handler>
            break;
 8009694:	e035      	b.n	8009702 <prvProcessIPEventsAndTimers+0x1aa>
             * vSocketSelect() will check which sockets actually have an event
             * and update the socket field xSocketBits. */
            #if ( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
            #if ( ipconfigSELECT_USES_NOTIFY != 0 )
                {
                    SocketSelectMessage_t * pxMessage = ( ( SocketSelectMessage_t * ) xReceivedEvent.pvData );
 8009696:	6a3b      	ldr	r3, [r7, #32]
 8009698:	62bb      	str	r3, [r7, #40]	@ 0x28
                    vSocketSelect( pxMessage->pxSocketSet );
 800969a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800969c:	685b      	ldr	r3, [r3, #4]
 800969e:	4618      	mov	r0, r3
 80096a0:	f003 fbfa 	bl	800ce98 <vSocketSelect>
                    ( void ) xTaskNotifyGive( pxMessage->xTaskhandle );
 80096a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096a6:	6818      	ldr	r0, [r3, #0]
 80096a8:	2300      	movs	r3, #0
 80096aa:	2202      	movs	r2, #2
 80096ac:	2100      	movs	r1, #0
 80096ae:	f00c fc15 	bl	8015edc <xTaskGenericNotify>
                {
                    vSocketSelect( ( ( SocketSelect_t * ) xReceivedEvent.pvData ) );
                }
            #endif /* ( ipconfigSELECT_USES_NOTIFY != 0 ) */
            #endif /* ipconfigSUPPORT_SELECT_FUNCTION == 1 */
            break;
 80096b2:	e026      	b.n	8009702 <prvProcessIPEventsAndTimers+0x1aa>
        case eTCPTimerEvent:
            #if ( ipconfigUSE_TCP == 1 )

                /* Simply mark the TCP timer as expired so it gets processed
                 * the next time prvCheckNetworkTimers() is called. */
                vIPSetTCPTimerExpiredState( pdTRUE );
 80096b4:	2001      	movs	r0, #1
 80096b6:	f000 ff39 	bl	800a52c <vIPSetTCPTimerExpiredState>
            #endif /* ipconfigUSE_TCP */
            break;
 80096ba:	e022      	b.n	8009702 <prvProcessIPEventsAndTimers+0x1aa>

            /* The API FreeRTOS_accept() was called, the IP-task will now
             * check if the listening socket (communicated in pvData) actually
             * received a new connection. */
            #if ( ipconfigUSE_TCP == 1 )
                pxSocket = ( ( FreeRTOS_Socket_t * ) xReceivedEvent.pvData );
 80096bc:	6a3b      	ldr	r3, [r7, #32]
 80096be:	627b      	str	r3, [r7, #36]	@ 0x24

                if( xTCPCheckNewClient( pxSocket ) != pdFALSE )
 80096c0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80096c2:	f004 fb23 	bl	800dd0c <xTCPCheckNewClient>
 80096c6:	4603      	mov	r3, r0
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d019      	beq.n	8009700 <prvProcessIPEventsAndTimers+0x1a8>
                {
                    pxSocket->xEventBits |= ( EventBits_t ) eSOCKET_ACCEPT;
 80096cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	f043 0204 	orr.w	r2, r3, #4
 80096d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096d6:	601a      	str	r2, [r3, #0]
                    vSocketWakeUpUser( pxSocket );
 80096d8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80096da:	f002 feef 	bl	800c4bc <vSocketWakeUpUser>
                }
            #endif /* ipconfigUSE_TCP */
            break;
 80096de:	e00f      	b.n	8009700 <prvProcessIPEventsAndTimers+0x1a8>
        case eTCPNetStat:

            /* FreeRTOS_netstat() was called to have the IP-task print an
             * overview of all sockets and their connections */
            #if ( ( ipconfigUSE_TCP == 1 ) && ( ipconfigHAS_PRINTF == 1 ) )
                vTCPNetStat();
 80096e0:	f003 fae8 	bl	800ccb4 <vTCPNetStat>
            #endif /* ipconfigUSE_TCP */
            break;
 80096e4:	e00d      	b.n	8009702 <prvProcessIPEventsAndTimers+0x1aa>

        case eSocketSetDeleteEvent:
            #if ( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
            {
                SocketSelect_t * pxSocketSet = ( SocketSelect_t * ) ( xReceivedEvent.pvData );
 80096e6:	6a3b      	ldr	r3, [r7, #32]
 80096e8:	62fb      	str	r3, [r7, #44]	@ 0x2c

                iptraceMEM_STATS_DELETE( pxSocketSet );
                vEventGroupDelete( pxSocketSet->xSelectGroup );
 80096ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	4618      	mov	r0, r3
 80096f0:	f00a fa27 	bl	8013b42 <vEventGroupDelete>
                vPortFree( ( void * ) pxSocketSet );
 80096f4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80096f6:	f00d fc6d 	bl	8016fd4 <vPortFree>
            }
            #endif /* ipconfigSUPPORT_SELECT_FUNCTION == 1 */
            break;
 80096fa:	e002      	b.n	8009702 <prvProcessIPEventsAndTimers+0x1aa>
            /* xQueueReceive() returned because of a normal time-out. */
            break;

        default:
            /* Should not get here. */
            break;
 80096fc:	bf00      	nop
 80096fe:	e000      	b.n	8009702 <prvProcessIPEventsAndTimers+0x1aa>
            break;
 8009700:	bf00      	nop
    }

    prvIPTask_CheckPendingEvents();
 8009702:	f000 f833 	bl	800976c <prvIPTask_CheckPendingEvents>
}
 8009706:	bf00      	nop
 8009708:	3738      	adds	r7, #56	@ 0x38
 800970a:	46bd      	mov	sp, r7
 800970c:	bd80      	pop	{r7, pc}
 800970e:	bf00      	nop
 8009710:	20001304 	.word	0x20001304
 8009714:	20000010 	.word	0x20000010

08009718 <prvIPTask_Initialise>:
/**
 * @brief Helper function for prvIPTask, it does the first initializations
 *        at start-up. No parameters, no return type.
 */
static void prvIPTask_Initialise( void )
{
 8009718:	b580      	push	{r7, lr}
 800971a:	b082      	sub	sp, #8
 800971c:	af00      	add	r7, sp, #0
    /* Generate a dummy message to say that the network connection has gone
     * down.  This will cause this task to initialise the network interface.  After
     * this it is the responsibility of the network interface hardware driver to
     * send this message if a previously connected network is disconnected. */

    vNetworkTimerReload( pdMS_TO_TICKS( ipINITIALISATION_RETRY_DELAY ) );
 800971e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8009722:	f000 feb9 	bl	800a498 <vNetworkTimerReload>

    for( pxInterface = pxNetworkInterfaces; pxInterface != NULL; pxInterface = pxInterface->pxNext )
 8009726:	4b0f      	ldr	r3, [pc, #60]	@ (8009764 <prvIPTask_Initialise+0x4c>)
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	607b      	str	r3, [r7, #4]
 800972c:	e005      	b.n	800973a <prvIPTask_Initialise+0x22>
    {
        /* Post a 'eNetworkDownEvent' for every interface. */
        FreeRTOS_NetworkDown( pxInterface );
 800972e:	6878      	ldr	r0, [r7, #4]
 8009730:	f000 f8aa 	bl	8009888 <FreeRTOS_NetworkDown>
    for( pxInterface = pxNetworkInterfaces; pxInterface != NULL; pxInterface = pxInterface->pxNext )
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009738:	607b      	str	r3, [r7, #4]
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	2b00      	cmp	r3, #0
 800973e:	d1f6      	bne.n	800972e <prvIPTask_Initialise+0x16>
    }

    #if ( ipconfigUSE_TCP == 1 )
    {
        /* Initialise the TCP timer. */
        vTCPTimerReload( pdMS_TO_TICKS( ipTCP_TIMER_PERIOD_MS ) );
 8009740:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8009744:	f000 fe8c 	bl	800a460 <vTCPTimerReload>
    }
    #endif

    #if ipconfigIS_ENABLED( ipconfigUSE_IPv4 )
        /* Mark the ARP timer as inactive since we are not waiting on any resolution as of now. */
        vIPSetARPResolutionTimerEnableState( pdFALSE );
 8009748:	2000      	movs	r0, #0
 800974a:	f000 ff29 	bl	800a5a0 <vIPSetARPResolutionTimerEnableState>

    #if ( ( ipconfigDNS_USE_CALLBACKS != 0 ) && ( ipconfigUSE_DNS != 0 ) )
    {
        /* The following function is declared in FreeRTOS_DNS.c and 'private' to
         * this library */
        vDNSInitialise();
 800974e:	f7fe ff9b 	bl	8008688 <vDNSInitialise>
    #endif /* ( ipconfigDNS_USE_CALLBACKS != 0 ) && ( ipconfigUSE_DNS != 0 ) */

    #if ( ( ipconfigUSE_DNS_CACHE != 0 ) && ( ipconfigUSE_DNS != 0 ) )
    {
        /* Clear the DNS cache once only. */
        FreeRTOS_dnsclear();
 8009752:	f7ff f849 	bl	80087e8 <FreeRTOS_dnsclear>
    }
    #endif /* ( ( ipconfigUSE_DNS_CACHE != 0 ) && ( ipconfigUSE_DNS != 0 ) ) */

    /* Initialisation is complete and events can now be processed. */
    xIPTaskInitialised = pdTRUE;
 8009756:	4b04      	ldr	r3, [pc, #16]	@ (8009768 <prvIPTask_Initialise+0x50>)
 8009758:	2201      	movs	r2, #1
 800975a:	601a      	str	r2, [r3, #0]
}
 800975c:	bf00      	nop
 800975e:	3708      	adds	r7, #8
 8009760:	46bd      	mov	sp, r7
 8009762:	bd80      	pop	{r7, pc}
 8009764:	20002684 	.word	0x20002684
 8009768:	20001314 	.word	0x20001314

0800976c <prvIPTask_CheckPendingEvents>:
/**
 * @brief Check the value of 'xNetworkDownEventPending'. When non-zero, pending
 *        network-down events will be handled.
 */
static void prvIPTask_CheckPendingEvents( void )
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b082      	sub	sp, #8
 8009770:	af00      	add	r7, sp, #0
    NetworkInterface_t * pxInterface;

    if( xNetworkDownEventPending != pdFALSE )
 8009772:	4b12      	ldr	r3, [pc, #72]	@ (80097bc <prvIPTask_CheckPendingEvents+0x50>)
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	2b00      	cmp	r3, #0
 8009778:	d01c      	beq.n	80097b4 <prvIPTask_CheckPendingEvents+0x48>
    {
        /* A network down event could not be posted to the network event
         * queue because the queue was full.
         * As this code runs in the IP-task, it can be done directly by
         * calling prvProcessNetworkDownEvent(). */
        xNetworkDownEventPending = pdFALSE;
 800977a:	4b10      	ldr	r3, [pc, #64]	@ (80097bc <prvIPTask_CheckPendingEvents+0x50>)
 800977c:	2200      	movs	r2, #0
 800977e:	601a      	str	r2, [r3, #0]

        for( pxInterface = FreeRTOS_FirstNetworkInterface();
 8009780:	f001 fe24 	bl	800b3cc <FreeRTOS_FirstNetworkInterface>
 8009784:	6078      	str	r0, [r7, #4]
 8009786:	e012      	b.n	80097ae <prvIPTask_CheckPendingEvents+0x42>
             pxInterface != NULL;
             pxInterface = FreeRTOS_NextNetworkInterface( pxInterface ) )
        {
            if( pxInterface->bits.bCallDownEvent != pdFALSE_UNSIGNED )
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	7f1b      	ldrb	r3, [r3, #28]
 800978c:	f003 0302 	and.w	r3, r3, #2
 8009790:	b2db      	uxtb	r3, r3
 8009792:	2b00      	cmp	r3, #0
 8009794:	d007      	beq.n	80097a6 <prvIPTask_CheckPendingEvents+0x3a>
            {
                prvProcessNetworkDownEvent( pxInterface );
 8009796:	6878      	ldr	r0, [r7, #4]
 8009798:	f000 ffe8 	bl	800a76c <prvProcessNetworkDownEvent>
                pxInterface->bits.bCallDownEvent = pdFALSE_UNSIGNED;
 800979c:	687a      	ldr	r2, [r7, #4]
 800979e:	7f13      	ldrb	r3, [r2, #28]
 80097a0:	f023 0302 	bic.w	r3, r3, #2
 80097a4:	7713      	strb	r3, [r2, #28]
             pxInterface = FreeRTOS_NextNetworkInterface( pxInterface ) )
 80097a6:	6878      	ldr	r0, [r7, #4]
 80097a8:	f001 fe56 	bl	800b458 <FreeRTOS_NextNetworkInterface>
 80097ac:	6078      	str	r0, [r7, #4]
             pxInterface != NULL;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d1e9      	bne.n	8009788 <prvIPTask_CheckPendingEvents+0x1c>
            }
        }
    }
}
 80097b4:	bf00      	nop
 80097b6:	3708      	adds	r7, #8
 80097b8:	46bd      	mov	sp, r7
 80097ba:	bd80      	pop	{r7, pc}
 80097bc:	2000130c 	.word	0x2000130c

080097c0 <prvCallDHCP_RA_Handler>:
 * @brief Call the state machine of either DHCP, DHCPv6, or RA, whichever is activated.
 *
 * @param[in] pxEndPoint The end-point for which the state-machine will be called.
 */
static void prvCallDHCP_RA_Handler( NetworkEndPoint_t * pxEndPoint )
{
 80097c0:	b480      	push	{r7}
 80097c2:	b085      	sub	sp, #20
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	6078      	str	r0, [r7, #4]
    BaseType_t xIsIPv6 = pdFALSE;
 80097c8:	2300      	movs	r3, #0
 80097ca:	60fb      	str	r3, [r7, #12]

    #if ( ( ipconfigUSE_DHCP == 1 ) || ( ipconfigUSE_DHCPv6 == 1 ) || ( ipconfigUSE_RA == 1 ) )
        if( pxEndPoint->bits.bIPv6 != pdFALSE_UNSIGNED )
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80097d2:	f003 0304 	and.w	r3, r3, #4
 80097d6:	b2db      	uxtb	r3, r3
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d001      	beq.n	80097e0 <prvCallDHCP_RA_Handler+0x20>
        {
            xIsIPv6 = pdTRUE;
 80097dc:	2301      	movs	r3, #1
 80097de:	60fb      	str	r3, [r7, #12]
    #endif /* ( ( ipconfigUSE_RA == 1 ) && ( ipconfigUSE_IPv6 != 0 ) ) */

    /* Mention pxEndPoint and xIsIPv6 in case they have not been used. */
    ( void ) pxEndPoint;
    ( void ) xIsIPv6;
}
 80097e0:	bf00      	nop
 80097e2:	3714      	adds	r7, #20
 80097e4:	46bd      	mov	sp, r7
 80097e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ea:	4770      	bx	lr

080097ec <FreeRTOS_GetIPTaskHandle>:
 *        gives read-only access to it.
 *
 * @return The handle of the IP-task.
 */
TaskHandle_t FreeRTOS_GetIPTaskHandle( void )
{
 80097ec:	b480      	push	{r7}
 80097ee:	af00      	add	r7, sp, #0
    return xIPTaskHandle;
 80097f0:	4b03      	ldr	r3, [pc, #12]	@ (8009800 <FreeRTOS_GetIPTaskHandle+0x14>)
 80097f2:	681b      	ldr	r3, [r3, #0]
}
 80097f4:	4618      	mov	r0, r3
 80097f6:	46bd      	mov	sp, r7
 80097f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fc:	4770      	bx	lr
 80097fe:	bf00      	nop
 8009800:	20001310 	.word	0x20001310

08009804 <vIPNetworkUpCalls>:
 * @brief Perform all the required tasks when the network gets connected.
 *
 * @param pxEndPoint The end-point which goes up.
 */
void vIPNetworkUpCalls( struct xNetworkEndPoint * pxEndPoint )
{
 8009804:	b580      	push	{r7, lr}
 8009806:	b082      	sub	sp, #8
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
        #if ( ipconfigIS_ENABLED( ipconfigUSE_IPv6 ) )
            vManageSolicitedNodeAddress( pxEndPoint, pdTRUE );
        #endif
    }

    pxEndPoint->bits.bEndPointUp = pdTRUE_UNSIGNED;
 800980c:	687a      	ldr	r2, [r7, #4]
 800980e:	f892 3040 	ldrb.w	r3, [r2, #64]	@ 0x40
 8009812:	f043 0310 	orr.w	r3, r3, #16
 8009816:	f882 3040 	strb.w	r3, [r2, #64]	@ 0x40
        {
            vApplicationIPNetworkEventHook( eNetworkUp );
        }
    #else
        {
            vApplicationIPNetworkEventHook_Multi( eNetworkUp, pxEndPoint );
 800981a:	6879      	ldr	r1, [r7, #4]
 800981c:	2000      	movs	r0, #0
 800981e:	f000 fcab 	bl	800a178 <vApplicationIPNetworkEventHook_Multi>
        }
    #endif
    #endif /* ipconfigUSE_NETWORK_EVENT_HOOK */

    /* Set remaining time to 0 so it will become active immediately. */
    if( pxEndPoint->bits.bIPv6 == pdTRUE_UNSIGNED )
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009828:	f003 0304 	and.w	r3, r3, #4
 800982c:	b2db      	uxtb	r3, r3
 800982e:	2b00      	cmp	r3, #0
 8009830:	d103      	bne.n	800983a <vIPNetworkUpCalls+0x36>
        #endif
    }
    else
    {
        #if ipconfigIS_ENABLED( ipconfigUSE_IPv4 )
            vARPTimerReload( pdMS_TO_TICKS( ipARP_TIMER_PERIOD_MS ) );
 8009832:	f242 7010 	movw	r0, #10000	@ 0x2710
 8009836:	f000 fe21 	bl	800a47c <vARPTimerReload>
        #endif
    }
}
 800983a:	bf00      	nop
 800983c:	3708      	adds	r7, #8
 800983e:	46bd      	mov	sp, r7
 8009840:	bd80      	pop	{r7, pc}

08009842 <prvHandleEthernetPacket>:
 *
 * @param[in] pxBuffer Linked/un-linked network buffer descriptor(s)
 *                      to be processed.
 */
static void prvHandleEthernetPacket( NetworkBufferDescriptor_t * pxBuffer )
{
 8009842:	b580      	push	{r7, lr}
 8009844:	b082      	sub	sp, #8
 8009846:	af00      	add	r7, sp, #0
 8009848:	6078      	str	r0, [r7, #4]
    #if ( ipconfigUSE_LINKED_RX_MESSAGES == 0 )
    {
        /* When ipconfigUSE_LINKED_RX_MESSAGES is set to 0 then only one
         * buffer will be sent at a time.  This is the default way for +TCP to pass
         * messages from the MAC to the TCP/IP stack. */
        if( pxBuffer != NULL )
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d002      	beq.n	8009856 <prvHandleEthernetPacket+0x14>
        {
            prvProcessEthernetPacket( pxBuffer );
 8009850:	6878      	ldr	r0, [r7, #4]
 8009852:	f000 f99f 	bl	8009b94 <prvProcessEthernetPacket>
            prvProcessEthernetPacket( pxBuffer );
            pxBuffer = pxNextBuffer;
        }
    }
    #endif /* ipconfigUSE_LINKED_RX_MESSAGES */
}
 8009856:	bf00      	nop
 8009858:	3708      	adds	r7, #8
 800985a:	46bd      	mov	sp, r7
 800985c:	bd80      	pop	{r7, pc}

0800985e <prvForwardTxPacket>:
 * @param[in] pxNetworkBuffer The message buffer.
 * @param[in] xReleaseAfterSend When true, the network interface will own the buffer and is responsible for it's release.
 */
static void prvForwardTxPacket( NetworkBufferDescriptor_t * pxNetworkBuffer,
                                BaseType_t xReleaseAfterSend )
{
 800985e:	b580      	push	{r7, lr}
 8009860:	b082      	sub	sp, #8
 8009862:	af00      	add	r7, sp, #0
 8009864:	6078      	str	r0, [r7, #4]
 8009866:	6039      	str	r1, [r7, #0]
    iptraceNETWORK_INTERFACE_OUTPUT( pxNetworkBuffer->xDataLength, pxNetworkBuffer->pucEthernetBuffer );

    if( pxNetworkBuffer->pxInterface != NULL )
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800986c:	2b00      	cmp	r3, #0
 800986e:	d007      	beq.n	8009880 <prvForwardTxPacket+0x22>
    {
        ( void ) pxNetworkBuffer->pxInterface->pfOutput( pxNetworkBuffer->pxInterface, pxNetworkBuffer, xReleaseAfterSend );
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009874:	68db      	ldr	r3, [r3, #12]
 8009876:	687a      	ldr	r2, [r7, #4]
 8009878:	6ad0      	ldr	r0, [r2, #44]	@ 0x2c
 800987a:	683a      	ldr	r2, [r7, #0]
 800987c:	6879      	ldr	r1, [r7, #4]
 800987e:	4798      	blx	r3
    }
}
 8009880:	bf00      	nop
 8009882:	3708      	adds	r7, #8
 8009884:	46bd      	mov	sp, r7
 8009886:	bd80      	pop	{r7, pc}

08009888 <FreeRTOS_NetworkDown>:
 *         and later on a 'network-down' event, it will be executed.
 *
 * @param[in] pxNetworkInterface The interface that goes down.
 */
void FreeRTOS_NetworkDown( struct xNetworkInterface * pxNetworkInterface )
{
 8009888:	b580      	push	{r7, lr}
 800988a:	b086      	sub	sp, #24
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
    IPStackEvent_t xNetworkDownEvent;
    const TickType_t xDontBlock = ( TickType_t ) 0;
 8009890:	2300      	movs	r3, #0
 8009892:	617b      	str	r3, [r7, #20]

    pxNetworkInterface->bits.bInterfaceUp = pdFALSE_UNSIGNED;
 8009894:	687a      	ldr	r2, [r7, #4]
 8009896:	7f13      	ldrb	r3, [r2, #28]
 8009898:	f023 0301 	bic.w	r3, r3, #1
 800989c:	7713      	strb	r3, [r2, #28]
    xNetworkDownEvent.eEventType = eNetworkDownEvent;
 800989e:	2300      	movs	r3, #0
 80098a0:	733b      	strb	r3, [r7, #12]
    xNetworkDownEvent.pvData = pxNetworkInterface;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	613b      	str	r3, [r7, #16]

    /* Simply send the network task the appropriate event. */
    if( xSendEventStructToIPTask( &xNetworkDownEvent, xDontBlock ) != pdPASS )
 80098a6:	f107 030c 	add.w	r3, r7, #12
 80098aa:	6979      	ldr	r1, [r7, #20]
 80098ac:	4618      	mov	r0, r3
 80098ae:	f000 f899 	bl	80099e4 <xSendEventStructToIPTask>
 80098b2:	4603      	mov	r3, r0
 80098b4:	2b01      	cmp	r3, #1
 80098b6:	d008      	beq.n	80098ca <FreeRTOS_NetworkDown+0x42>
    {
        /* Could not send the message, so it is still pending. */
        pxNetworkInterface->bits.bCallDownEvent = pdTRUE;
 80098b8:	687a      	ldr	r2, [r7, #4]
 80098ba:	7f13      	ldrb	r3, [r2, #28]
 80098bc:	f043 0302 	orr.w	r3, r3, #2
 80098c0:	7713      	strb	r3, [r2, #28]
        xNetworkDownEventPending = pdTRUE;
 80098c2:	4b06      	ldr	r3, [pc, #24]	@ (80098dc <FreeRTOS_NetworkDown+0x54>)
 80098c4:	2201      	movs	r2, #1
 80098c6:	601a      	str	r2, [r3, #0]
        /* Message was sent so it is not pending. */
        pxNetworkInterface->bits.bCallDownEvent = pdFALSE;
    }

    iptraceNETWORK_DOWN();
}
 80098c8:	e004      	b.n	80098d4 <FreeRTOS_NetworkDown+0x4c>
        pxNetworkInterface->bits.bCallDownEvent = pdFALSE;
 80098ca:	687a      	ldr	r2, [r7, #4]
 80098cc:	7f13      	ldrb	r3, [r2, #28]
 80098ce:	f023 0302 	bic.w	r3, r3, #2
 80098d2:	7713      	strb	r3, [r2, #28]
}
 80098d4:	bf00      	nop
 80098d6:	3718      	adds	r7, #24
 80098d8:	46bd      	mov	sp, r7
 80098da:	bd80      	pop	{r7, pc}
 80098dc:	2000130c 	.word	0x2000130c

080098e0 <FreeRTOS_IPInit_Multi>:
 * @brief Initialise the FreeRTOS-Plus-TCP network stack and initialise the IP-task.
 *        Before calling this function, at least 1 interface and 1 end-point must
 *        have been set-up.
 */
BaseType_t FreeRTOS_IPInit_Multi( void )
{
 80098e0:	b580      	push	{r7, lr}
 80098e2:	b086      	sub	sp, #24
 80098e4:	af04      	add	r7, sp, #16
    BaseType_t xReturn = pdFALSE;
 80098e6:	2300      	movs	r3, #0
 80098e8:	607b      	str	r3, [r7, #4]

    /* There must be at least one interface and one end-point. */
    configASSERT( FreeRTOS_FirstNetworkInterface() != NULL );
 80098ea:	f001 fd6f 	bl	800b3cc <FreeRTOS_FirstNetworkInterface>
 80098ee:	4603      	mov	r3, r0
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d10d      	bne.n	8009910 <FreeRTOS_IPInit_Multi+0x30>
	__asm volatile
 80098f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098f8:	b672      	cpsid	i
 80098fa:	f383 8811 	msr	BASEPRI, r3
 80098fe:	f3bf 8f6f 	isb	sy
 8009902:	f3bf 8f4f 	dsb	sy
 8009906:	b662      	cpsie	i
 8009908:	603b      	str	r3, [r7, #0]
}
 800990a:	bf00      	nop
 800990c:	bf00      	nop
 800990e:	e7fd      	b.n	800990c <FreeRTOS_IPInit_Multi+0x2c>

    /* Check that the configuration values are correct and that the IP-task has not
     * already been initialized. */
    vPreCheckConfigs();
 8009910:	f000 ffb6 	bl	800a880 <vPreCheckConfigs>
    /* Attempt to create the queue used to communicate with the IP task. */
    #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
    {
        static StaticQueue_t xNetworkEventStaticQueue;
        static uint8_t ucNetworkEventQueueStorageArea[ ipconfigEVENT_QUEUE_LENGTH * sizeof( IPStackEvent_t ) ];
        xNetworkEventQueue = xQueueCreateStatic( ipconfigEVENT_QUEUE_LENGTH,
 8009914:	2300      	movs	r3, #0
 8009916:	9300      	str	r3, [sp, #0]
 8009918:	4b1e      	ldr	r3, [pc, #120]	@ (8009994 <FreeRTOS_IPInit_Multi+0xb4>)
 800991a:	4a1f      	ldr	r2, [pc, #124]	@ (8009998 <FreeRTOS_IPInit_Multi+0xb8>)
 800991c:	2108      	movs	r1, #8
 800991e:	2041      	movs	r0, #65	@ 0x41
 8009920:	f00a fa8a 	bl	8013e38 <xQueueGenericCreateStatic>
 8009924:	4603      	mov	r3, r0
 8009926:	4a1d      	ldr	r2, [pc, #116]	@ (800999c <FreeRTOS_IPInit_Multi+0xbc>)
 8009928:	6013      	str	r3, [r2, #0]
        xNetworkEventQueue = xQueueCreate( ipconfigEVENT_QUEUE_LENGTH, sizeof( IPStackEvent_t ) );
        configASSERT( xNetworkEventQueue != NULL );
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    if( xNetworkEventQueue != NULL )
 800992a:	4b1c      	ldr	r3, [pc, #112]	@ (800999c <FreeRTOS_IPInit_Multi+0xbc>)
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	2b00      	cmp	r3, #0
 8009930:	d02b      	beq.n	800998a <FreeRTOS_IPInit_Multi+0xaa>
        #if ( configQUEUE_REGISTRY_SIZE > 0 )
        {
            /* A queue registry is normally used to assist a kernel aware
             * debugger.  If one is in use then it will be helpful for the debugger
             * to show information about the network event queue. */
            vQueueAddToRegistry( xNetworkEventQueue, "NetEvnt" );
 8009932:	4b1a      	ldr	r3, [pc, #104]	@ (800999c <FreeRTOS_IPInit_Multi+0xbc>)
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	491a      	ldr	r1, [pc, #104]	@ (80099a0 <FreeRTOS_IPInit_Multi+0xc0>)
 8009938:	4618      	mov	r0, r3
 800993a:	f00b f8dd 	bl	8014af8 <vQueueAddToRegistry>
        }
        #endif /* configQUEUE_REGISTRY_SIZE */

        if( xNetworkBuffersInitialise() == pdPASS )
 800993e:	f007 fd9d 	bl	801147c <xNetworkBuffersInitialise>
 8009942:	4603      	mov	r3, r0
 8009944:	2b01      	cmp	r3, #1
 8009946:	d118      	bne.n	800997a <FreeRTOS_IPInit_Multi+0x9a>
        {
            /* Prepare the sockets interface. */
            vNetworkSocketsInit();
 8009948:	f001 fdf2 	bl	800b530 <vNetworkSocketsInit>
            /* Create the task that processes Ethernet and stack events. */
            #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
            {
                static StaticTask_t xIPTaskBuffer;
                static StackType_t xIPTaskStack[ ipconfigIP_TASK_STACK_SIZE_WORDS ];
                xIPTaskHandle = xTaskCreateStatic( &prvIPTask,
 800994c:	4b15      	ldr	r3, [pc, #84]	@ (80099a4 <FreeRTOS_IPInit_Multi+0xc4>)
 800994e:	9302      	str	r3, [sp, #8]
 8009950:	4b15      	ldr	r3, [pc, #84]	@ (80099a8 <FreeRTOS_IPInit_Multi+0xc8>)
 8009952:	9301      	str	r3, [sp, #4]
 8009954:	2336      	movs	r3, #54	@ 0x36
 8009956:	9300      	str	r3, [sp, #0]
 8009958:	2300      	movs	r3, #0
 800995a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800995e:	4913      	ldr	r1, [pc, #76]	@ (80099ac <FreeRTOS_IPInit_Multi+0xcc>)
 8009960:	4813      	ldr	r0, [pc, #76]	@ (80099b0 <FreeRTOS_IPInit_Multi+0xd0>)
 8009962:	f00b f951 	bl	8014c08 <xTaskCreateStatic>
 8009966:	4603      	mov	r3, r0
 8009968:	4a12      	ldr	r2, [pc, #72]	@ (80099b4 <FreeRTOS_IPInit_Multi+0xd4>)
 800996a:	6013      	str	r3, [r2, #0]
                                                   NULL,
                                                   ipconfigIP_TASK_PRIORITY,
                                                   xIPTaskStack,
                                                   &xIPTaskBuffer );

                if( xIPTaskHandle != NULL )
 800996c:	4b11      	ldr	r3, [pc, #68]	@ (80099b4 <FreeRTOS_IPInit_Multi+0xd4>)
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	2b00      	cmp	r3, #0
 8009972:	d00a      	beq.n	800998a <FreeRTOS_IPInit_Multi+0xaa>
                {
                    xReturn = pdTRUE;
 8009974:	2301      	movs	r3, #1
 8009976:	607b      	str	r3, [r7, #4]
 8009978:	e007      	b.n	800998a <FreeRTOS_IPInit_Multi+0xaa>
        else
        {
            FreeRTOS_debug_printf( ( "FreeRTOS_IPInit_Multi: xNetworkBuffersInitialise() failed\n" ) );

            /* Clean up. */
            vQueueDelete( xNetworkEventQueue );
 800997a:	4b08      	ldr	r3, [pc, #32]	@ (800999c <FreeRTOS_IPInit_Multi+0xbc>)
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	4618      	mov	r0, r3
 8009980:	f00a ff6b 	bl	801485a <vQueueDelete>
            xNetworkEventQueue = NULL;
 8009984:	4b05      	ldr	r3, [pc, #20]	@ (800999c <FreeRTOS_IPInit_Multi+0xbc>)
 8009986:	2200      	movs	r2, #0
 8009988:	601a      	str	r2, [r3, #0]
    else
    {
        FreeRTOS_debug_printf( ( "FreeRTOS_IPInit_Multi: Network event queue could not be created\n" ) );
    }

    return xReturn;
 800998a:	687b      	ldr	r3, [r7, #4]
}
 800998c:	4618      	mov	r0, r3
 800998e:	3708      	adds	r7, #8
 8009990:	46bd      	mov	sp, r7
 8009992:	bd80      	pop	{r7, pc}
 8009994:	20001520 	.word	0x20001520
 8009998:	20001318 	.word	0x20001318
 800999c:	20001304 	.word	0x20001304
 80099a0:	0801876c 	.word	0x0801876c
 80099a4:	20002570 	.word	0x20002570
 80099a8:	20001570 	.word	0x20001570
 80099ac:	08018774 	.word	0x08018774
 80099b0:	08009545 	.word	0x08009545
 80099b4:	20001310 	.word	0x20001310

080099b8 <xSendEventToIPTask>:
 * @param[in] eEvent The event to be sent.
 *
 * @return pdPASS if the event was sent (or the desired effect was achieved). Else, pdFAIL.
 */
BaseType_t xSendEventToIPTask( eIPEvent_t eEvent )
{
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b086      	sub	sp, #24
 80099bc:	af00      	add	r7, sp, #0
 80099be:	4603      	mov	r3, r0
 80099c0:	71fb      	strb	r3, [r7, #7]
    IPStackEvent_t xEventMessage;
    const TickType_t xDontBlock = ( TickType_t ) 0;
 80099c2:	2300      	movs	r3, #0
 80099c4:	617b      	str	r3, [r7, #20]

    xEventMessage.eEventType = eEvent;
 80099c6:	79fb      	ldrb	r3, [r7, #7]
 80099c8:	733b      	strb	r3, [r7, #12]
    xEventMessage.pvData = ( void * ) NULL;
 80099ca:	2300      	movs	r3, #0
 80099cc:	613b      	str	r3, [r7, #16]

    return xSendEventStructToIPTask( &xEventMessage, xDontBlock );
 80099ce:	f107 030c 	add.w	r3, r7, #12
 80099d2:	6979      	ldr	r1, [r7, #20]
 80099d4:	4618      	mov	r0, r3
 80099d6:	f000 f805 	bl	80099e4 <xSendEventStructToIPTask>
 80099da:	4603      	mov	r3, r0
}
 80099dc:	4618      	mov	r0, r3
 80099de:	3718      	adds	r7, #24
 80099e0:	46bd      	mov	sp, r7
 80099e2:	bd80      	pop	{r7, pc}

080099e4 <xSendEventStructToIPTask>:
 *
 * @return pdPASS if the event was sent (or the desired effect was achieved). Else, pdFAIL.
 */
BaseType_t xSendEventStructToIPTask( const IPStackEvent_t * pxEvent,
                                     TickType_t uxTimeout )
{
 80099e4:	b580      	push	{r7, lr}
 80099e6:	b086      	sub	sp, #24
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	6078      	str	r0, [r7, #4]
 80099ec:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn, xSendMessage;
    TickType_t uxUseTimeout = uxTimeout;
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	60fb      	str	r3, [r7, #12]

    if( ( xIPIsNetworkTaskReady() == pdFALSE ) && ( pxEvent->eEventType != eNetworkDownEvent ) )
 80099f2:	f000 fb2f 	bl	800a054 <xIPIsNetworkTaskReady>
 80099f6:	4603      	mov	r3, r0
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d107      	bne.n	8009a0c <xSendEventStructToIPTask+0x28>
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	f993 3000 	ldrsb.w	r3, [r3]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d002      	beq.n	8009a0c <xSendEventStructToIPTask+0x28>
    {
        /* Only allow eNetworkDownEvent events if the IP task is not ready
         * yet.  Not going to attempt to send the message so the send failed. */
        xReturn = pdFAIL;
 8009a06:	2300      	movs	r3, #0
 8009a08:	617b      	str	r3, [r7, #20]
 8009a0a:	e02b      	b.n	8009a64 <xSendEventStructToIPTask+0x80>
    }
    else
    {
        xSendMessage = pdTRUE;
 8009a0c:	2301      	movs	r3, #1
 8009a0e:	613b      	str	r3, [r7, #16]

        #if ( ipconfigUSE_TCP == 1 )
        {
            if( pxEvent->eEventType == eTCPTimerEvent )
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	f993 3000 	ldrsb.w	r3, [r3]
 8009a16:	2b07      	cmp	r3, #7
 8009a18:	d10c      	bne.n	8009a34 <xSendEventStructToIPTask+0x50>
            {
                /* TCP timer events are sent to wake the timer task when
                 * xTCPTimer has expired, but there is no point sending them if the
                 * IP task is already awake processing other message. */
                vIPSetTCPTimerExpiredState( pdTRUE );
 8009a1a:	2001      	movs	r0, #1
 8009a1c:	f000 fd86 	bl	800a52c <vIPSetTCPTimerExpiredState>

                if( uxQueueMessagesWaiting( xNetworkEventQueue ) != 0U )
 8009a20:	4b13      	ldr	r3, [pc, #76]	@ (8009a70 <xSendEventStructToIPTask+0x8c>)
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	4618      	mov	r0, r3
 8009a26:	f00a fed1 	bl	80147cc <uxQueueMessagesWaiting>
 8009a2a:	4603      	mov	r3, r0
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d001      	beq.n	8009a34 <xSendEventStructToIPTask+0x50>
                {
                    /* Not actually going to send the message but this is not a
                     * failure as the message didn't need to be sent. */
                    xSendMessage = pdFALSE;
 8009a30:	2300      	movs	r3, #0
 8009a32:	613b      	str	r3, [r7, #16]
                }
            }
        }
        #endif /* ipconfigUSE_TCP */

        if( xSendMessage != pdFALSE )
 8009a34:	693b      	ldr	r3, [r7, #16]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d012      	beq.n	8009a60 <xSendEventStructToIPTask+0x7c>
        {
            /* The IP task cannot block itself while waiting for itself to
             * respond. */
            if( ( xIsCallingFromIPTask() == pdTRUE ) && ( uxUseTimeout > ( TickType_t ) 0U ) )
 8009a3a:	f000 fe80 	bl	800a73e <xIsCallingFromIPTask>
 8009a3e:	4603      	mov	r3, r0
 8009a40:	2b01      	cmp	r3, #1
 8009a42:	d104      	bne.n	8009a4e <xSendEventStructToIPTask+0x6a>
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d001      	beq.n	8009a4e <xSendEventStructToIPTask+0x6a>
            {
                uxUseTimeout = ( TickType_t ) 0;
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	60fb      	str	r3, [r7, #12]
            }

            xReturn = xQueueSendToBack( xNetworkEventQueue, pxEvent, uxUseTimeout );
 8009a4e:	4b08      	ldr	r3, [pc, #32]	@ (8009a70 <xSendEventStructToIPTask+0x8c>)
 8009a50:	6818      	ldr	r0, [r3, #0]
 8009a52:	2300      	movs	r3, #0
 8009a54:	68fa      	ldr	r2, [r7, #12]
 8009a56:	6879      	ldr	r1, [r7, #4]
 8009a58:	f00a fb0a 	bl	8014070 <xQueueGenericSend>
 8009a5c:	6178      	str	r0, [r7, #20]
 8009a5e:	e001      	b.n	8009a64 <xSendEventStructToIPTask+0x80>
        }
        else
        {
            /* It was not necessary to send the message to process the event so
             * even though the message was not sent the call was successful. */
            xReturn = pdPASS;
 8009a60:	2301      	movs	r3, #1
 8009a62:	617b      	str	r3, [r7, #20]
        }
    }

    return xReturn;
 8009a64:	697b      	ldr	r3, [r7, #20]
}
 8009a66:	4618      	mov	r0, r3
 8009a68:	3718      	adds	r7, #24
 8009a6a:	46bd      	mov	sp, r7
 8009a6c:	bd80      	pop	{r7, pc}
 8009a6e:	bf00      	nop
 8009a70:	20001304 	.word	0x20001304

08009a74 <eConsiderFrameForProcessing>:
 * @param[in] pucEthernetBuffer The ethernet packet under consideration.
 *
 * @return Enum saying whether to release or to process the packet.
 */
eFrameProcessingResult_t eConsiderFrameForProcessing( const uint8_t * const pucEthernetBuffer )
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	b086      	sub	sp, #24
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	6078      	str	r0, [r7, #4]
    eFrameProcessingResult_t eReturn = eReleaseBuffer;
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	75fb      	strb	r3, [r7, #23]

    do
    {
        const EthernetHeader_t * pxEthernetHeader = NULL;
 8009a80:	2300      	movs	r3, #0
 8009a82:	613b      	str	r3, [r7, #16]
        const NetworkEndPoint_t * pxEndPoint = NULL;
 8009a84:	2300      	movs	r3, #0
 8009a86:	60fb      	str	r3, [r7, #12]
        uint16_t usFrameType;

        /* First, check the packet buffer is non-null. */
        if( pucEthernetBuffer == NULL )
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d067      	beq.n	8009b5e <eConsiderFrameForProcessing+0xea>

        /* Map the buffer onto Ethernet Header struct for easy access to fields. */
        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxEthernetHeader = ( ( const EthernetHeader_t * ) pucEthernetBuffer );
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	613b      	str	r3, [r7, #16]
        usFrameType = pxEthernetHeader->usFrameType;
 8009a92:	693b      	ldr	r3, [r7, #16]
 8009a94:	7b1a      	ldrb	r2, [r3, #12]
 8009a96:	7b5b      	ldrb	r3, [r3, #13]
 8009a98:	021b      	lsls	r3, r3, #8
 8009a9a:	4313      	orrs	r3, r2
 8009a9c:	817b      	strh	r3, [r7, #10]

        /* Second, filter based on ethernet frame type. */
        /* The frame type field in the Ethernet header must have a value greater than 0x0600. */
        if( ipIS_ETHERNET_FRAME_TYPE_INVALID( FreeRTOS_ntohs( usFrameType ) ) )
 8009a9e:	897b      	ldrh	r3, [r7, #10]
 8009aa0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009aa4:	d95d      	bls.n	8009b62 <eConsiderFrameForProcessing+0xee>
                break;
            #else
                /* filtering is disabled - continue filter checks. */
            #endif
        }
        else if( usFrameType == ipARP_FRAME_TYPE )
 8009aa6:	897b      	ldrh	r3, [r7, #10]
 8009aa8:	f640 0206 	movw	r2, #2054	@ 0x806
 8009aac:	4293      	cmp	r3, r2
 8009aae:	d008      	beq.n	8009ac2 <eConsiderFrameForProcessing+0x4e>
                break;
            #else
                /*  IPv4 is enabled - Continue filter checks. */
            #endif
        }
        else if( usFrameType == ipIPv4_FRAME_TYPE )
 8009ab0:	897b      	ldrh	r3, [r7, #10]
 8009ab2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009ab6:	d004      	beq.n	8009ac2 <eConsiderFrameForProcessing+0x4e>
                break;
            #else
                /* IPv4 is enabled - Continue filter checks. */
            #endif
        }
        else if( usFrameType == ipIPv6_FRAME_TYPE )
 8009ab8:	897b      	ldrh	r3, [r7, #10]
 8009aba:	f248 62dd 	movw	r2, #34525	@ 0x86dd
 8009abe:	4293      	cmp	r3, r2

                /* Processing custom Ethernet frames is enabled. No need for any further testing.
                 * Accept the frame whether it's a unicast, multicast, or broadcast. */
                eReturn = eProcessBuffer;
            #endif
            break;
 8009ac0:	e058      	b.n	8009b74 <eConsiderFrameForProcessing+0x100>
        }

        /* Third, filter based on destination mac address. */
        pxEndPoint = FreeRTOS_FindEndPointOnMAC( &( pxEthernetHeader->xDestinationAddress ), NULL );
 8009ac2:	693b      	ldr	r3, [r7, #16]
 8009ac4:	2100      	movs	r1, #0
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	f001 fc28 	bl	800b31c <FreeRTOS_FindEndPointOnMAC>
 8009acc:	60f8      	str	r0, [r7, #12]

        if( pxEndPoint != NULL )
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d141      	bne.n	8009b58 <eConsiderFrameForProcessing+0xe4>
        {
            /* A destination endpoint was found - Continue filter checks. */
        }
        else if( memcmp( xBroadcastMACAddress.ucBytes, pxEthernetHeader->xDestinationAddress.ucBytes, sizeof( MACAddress_t ) ) == 0 )
 8009ad4:	693b      	ldr	r3, [r7, #16]
 8009ad6:	2206      	movs	r2, #6
 8009ad8:	4619      	mov	r1, r3
 8009ada:	4829      	ldr	r0, [pc, #164]	@ (8009b80 <eConsiderFrameForProcessing+0x10c>)
 8009adc:	f00d fd0f 	bl	80174fe <memcmp>
 8009ae0:	4603      	mov	r3, r0
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d038      	beq.n	8009b58 <eConsiderFrameForProcessing+0xe4>
        {
            /* The packet was a broadcast - Continue filter checks. */
        }
        else if( memcmp( xLLMNR_MacAddress.ucBytes, pxEthernetHeader->xDestinationAddress.ucBytes, sizeof( MACAddress_t ) ) == 0 )
 8009ae6:	693b      	ldr	r3, [r7, #16]
 8009ae8:	2206      	movs	r2, #6
 8009aea:	4619      	mov	r1, r3
 8009aec:	4825      	ldr	r0, [pc, #148]	@ (8009b84 <eConsiderFrameForProcessing+0x110>)
 8009aee:	f00d fd06 	bl	80174fe <memcmp>
 8009af2:	4603      	mov	r3, r0
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d036      	beq.n	8009b66 <eConsiderFrameForProcessing+0xf2>
                break;
            #else
                /* DNS, LLMNR, and IPv4 are enabled - Continue filter checks. */
            #endif
        }
        else if( memcmp( xLLMNR_MacAddressIPv6.ucBytes, pxEthernetHeader->xDestinationAddress.ucBytes, sizeof( MACAddress_t ) ) == 0 )
 8009af8:	693b      	ldr	r3, [r7, #16]
 8009afa:	2206      	movs	r2, #6
 8009afc:	4619      	mov	r1, r3
 8009afe:	4822      	ldr	r0, [pc, #136]	@ (8009b88 <eConsiderFrameForProcessing+0x114>)
 8009b00:	f00d fcfd 	bl	80174fe <memcmp>
 8009b04:	4603      	mov	r3, r0
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d02f      	beq.n	8009b6a <eConsiderFrameForProcessing+0xf6>
                break;
            #else
                /* DNS, LLMNR, and IPv6 are enabled - Continue filter checks. */
            #endif
        }
        else if( memcmp( xMDNS_MacAddress.ucBytes, pxEthernetHeader->xDestinationAddress.ucBytes, sizeof( MACAddress_t ) ) == 0 )
 8009b0a:	693b      	ldr	r3, [r7, #16]
 8009b0c:	2206      	movs	r2, #6
 8009b0e:	4619      	mov	r1, r3
 8009b10:	481e      	ldr	r0, [pc, #120]	@ (8009b8c <eConsiderFrameForProcessing+0x118>)
 8009b12:	f00d fcf4 	bl	80174fe <memcmp>
 8009b16:	4603      	mov	r3, r0
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d028      	beq.n	8009b6e <eConsiderFrameForProcessing+0xfa>
                break;
            #else
                /* DNS, MDNS, and IPv4 are enabled - Continue filter checks. */
            #endif
        }
        else if( memcmp( xMDNS_MacAddressIPv6.ucBytes, pxEthernetHeader->xDestinationAddress.ucBytes, sizeof( MACAddress_t ) ) == 0 )
 8009b1c:	693b      	ldr	r3, [r7, #16]
 8009b1e:	2206      	movs	r2, #6
 8009b20:	4619      	mov	r1, r3
 8009b22:	481b      	ldr	r0, [pc, #108]	@ (8009b90 <eConsiderFrameForProcessing+0x11c>)
 8009b24:	f00d fceb 	bl	80174fe <memcmp>
 8009b28:	4603      	mov	r3, r0
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d021      	beq.n	8009b72 <eConsiderFrameForProcessing+0xfe>
                break;
            #else
                /* DNS, MDNS, and IPv6 are enabled - Continue filter checks. */
            #endif
        }
        else if( ( pxEthernetHeader->xDestinationAddress.ucBytes[ 0 ] == ipMULTICAST_MAC_ADDRESS_IPv4_0 ) &&
 8009b2e:	693b      	ldr	r3, [r7, #16]
 8009b30:	781b      	ldrb	r3, [r3, #0]
 8009b32:	2b01      	cmp	r3, #1
 8009b34:	d10c      	bne.n	8009b50 <eConsiderFrameForProcessing+0xdc>
                 ( pxEthernetHeader->xDestinationAddress.ucBytes[ 1 ] == ipMULTICAST_MAC_ADDRESS_IPv4_1 ) &&
 8009b36:	693b      	ldr	r3, [r7, #16]
 8009b38:	785b      	ldrb	r3, [r3, #1]
        else if( ( pxEthernetHeader->xDestinationAddress.ucBytes[ 0 ] == ipMULTICAST_MAC_ADDRESS_IPv4_0 ) &&
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d108      	bne.n	8009b50 <eConsiderFrameForProcessing+0xdc>
                 ( pxEthernetHeader->xDestinationAddress.ucBytes[ 2 ] == ipMULTICAST_MAC_ADDRESS_IPv4_2 ) &&
 8009b3e:	693b      	ldr	r3, [r7, #16]
 8009b40:	789b      	ldrb	r3, [r3, #2]
                 ( pxEthernetHeader->xDestinationAddress.ucBytes[ 1 ] == ipMULTICAST_MAC_ADDRESS_IPv4_1 ) &&
 8009b42:	2b5e      	cmp	r3, #94	@ 0x5e
 8009b44:	d104      	bne.n	8009b50 <eConsiderFrameForProcessing+0xdc>
                 ( pxEthernetHeader->xDestinationAddress.ucBytes[ 3 ] <= 0x7fU ) )
 8009b46:	693b      	ldr	r3, [r7, #16]
 8009b48:	78db      	ldrb	r3, [r3, #3]
 8009b4a:	b25b      	sxtb	r3, r3
                 ( pxEthernetHeader->xDestinationAddress.ucBytes[ 2 ] == ipMULTICAST_MAC_ADDRESS_IPv4_2 ) &&
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	da03      	bge.n	8009b58 <eConsiderFrameForProcessing+0xe4>
                break;
            #else
                /* IPv4 is enabled - Continue filter checks. */
            #endif
        }
        else if( ( pxEthernetHeader->xDestinationAddress.ucBytes[ 0 ] == ipMULTICAST_MAC_ADDRESS_IPv6_0 ) &&
 8009b50:	693b      	ldr	r3, [r7, #16]
 8009b52:	781b      	ldrb	r3, [r3, #0]
 8009b54:	2b33      	cmp	r3, #51	@ 0x33
 8009b56:	e00d      	b.n	8009b74 <eConsiderFrameForProcessing+0x100>
            /* The packet was not a broadcast, or for this node - release it */
            break;
        }

        /* All checks have been passed, process the packet. */
        eReturn = eProcessBuffer;
 8009b58:	2301      	movs	r3, #1
 8009b5a:	75fb      	strb	r3, [r7, #23]
 8009b5c:	e00a      	b.n	8009b74 <eConsiderFrameForProcessing+0x100>
            break;
 8009b5e:	bf00      	nop
 8009b60:	e008      	b.n	8009b74 <eConsiderFrameForProcessing+0x100>
                break;
 8009b62:	bf00      	nop
 8009b64:	e006      	b.n	8009b74 <eConsiderFrameForProcessing+0x100>
                break;
 8009b66:	bf00      	nop
 8009b68:	e004      	b.n	8009b74 <eConsiderFrameForProcessing+0x100>
                break;
 8009b6a:	bf00      	nop
 8009b6c:	e002      	b.n	8009b74 <eConsiderFrameForProcessing+0x100>
                break;
 8009b6e:	bf00      	nop
 8009b70:	e000      	b.n	8009b74 <eConsiderFrameForProcessing+0x100>
                break;
 8009b72:	bf00      	nop
    } while( ipFALSE_BOOL );

    return eReturn;
 8009b74:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b76:	4618      	mov	r0, r3
 8009b78:	3718      	adds	r7, #24
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	bd80      	pop	{r7, pc}
 8009b7e:	bf00      	nop
 8009b80:	080188f8 	.word	0x080188f8
 8009b84:	080188d8 	.word	0x080188d8
 8009b88:	080188e0 	.word	0x080188e0
 8009b8c:	080188e8 	.word	0x080188e8
 8009b90:	080188f0 	.word	0x080188f0

08009b94 <prvProcessEthernetPacket>:
 *
 * @param[in,out] pxNetworkBuffer the network buffer containing the ethernet packet. If the
 *                                 buffer is large enough, it may be reused to send a reply.
 */
static void prvProcessEthernetPacket( NetworkBufferDescriptor_t * const pxNetworkBuffer )
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b084      	sub	sp, #16
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
    const EthernetHeader_t * pxEthernetHeader;
    eFrameProcessingResult_t eReturned = eReleaseBuffer;
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	72fb      	strb	r3, [r7, #11]
    {
        /* prvHandleEthernetPacket() already checked for ( pxNetworkBuffer != NULL ) so
         * it is safe to break out of the do{}while() and let the second half of this
         * function handle the releasing of pxNetworkBuffer */

        if( ( pxNetworkBuffer->pxInterface == NULL ) || ( pxNetworkBuffer->pxEndPoint == NULL ) )
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d03d      	beq.n	8009c24 <prvProcessEthernetPacket+0x90>
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d039      	beq.n	8009c24 <prvProcessEthernetPacket+0x90>
         * None of the above need to be checked again in code that handles incoming packets. */

        iptraceNETWORK_INTERFACE_INPUT( pxNetworkBuffer->xDataLength, pxNetworkBuffer->pucEthernetBuffer );

        /* Interpret the Ethernet frame. */
        if( pxNetworkBuffer->xDataLength < sizeof( EthernetHeader_t ) )
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bb4:	2b0d      	cmp	r3, #13
 8009bb6:	d934      	bls.n	8009c22 <prvProcessEthernetPacket+0x8e>
        /* Map the buffer onto the Ethernet Header struct for easy access to the fields. */

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxEthernetHeader = ( ( const EthernetHeader_t * ) pxNetworkBuffer->pucEthernetBuffer );
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bbc:	60fb      	str	r3, [r7, #12]
        #if ( ipconfigETHERNET_DRIVER_FILTERS_FRAME_TYPES == 0 )
            if( eConsiderFrameForProcessing( pxNetworkBuffer->pucEthernetBuffer ) == eProcessBuffer )
        #endif
        {
            /* Interpret the received Ethernet packet. */
            switch( pxEthernetHeader->usFrameType )
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	899b      	ldrh	r3, [r3, #12]
 8009bc2:	b29b      	uxth	r3, r3
 8009bc4:	f248 62dd 	movw	r2, #34525	@ 0x86dd
 8009bc8:	4293      	cmp	r3, r2
 8009bca:	d017      	beq.n	8009bfc <prvProcessEthernetPacket+0x68>
 8009bcc:	f248 62dd 	movw	r2, #34525	@ 0x86dd
 8009bd0:	4293      	cmp	r3, r2
 8009bd2:	dc23      	bgt.n	8009c1c <prvProcessEthernetPacket+0x88>
 8009bd4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009bd8:	d010      	beq.n	8009bfc <prvProcessEthernetPacket+0x68>
 8009bda:	f640 0206 	movw	r2, #2054	@ 0x806
 8009bde:	4293      	cmp	r3, r2
 8009be0:	d11c      	bne.n	8009c1c <prvProcessEthernetPacket+0x88>
            {
                #if ( ipconfigUSE_IPv4 != 0 )
                    case ipARP_FRAME_TYPE:

                        /* The Ethernet frame contains an ARP packet. */
                        if( pxNetworkBuffer->xDataLength >= sizeof( ARPPacket_t ) )
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009be6:	2b29      	cmp	r3, #41	@ 0x29
 8009be8:	d905      	bls.n	8009bf6 <prvProcessEthernetPacket+0x62>
                        {
                            /* MISRA Ref 11.3.1 [Misaligned access] */
                            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                            /* coverity[misra_c_2012_rule_11_3_violation] */
                            eReturned = eARPProcessPacket( pxNetworkBuffer );
 8009bea:	6878      	ldr	r0, [r7, #4]
 8009bec:	f7fd fef2 	bl	80079d4 <eARPProcessPacket>
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	72fb      	strb	r3, [r7, #11]
                        }
                        else
                        {
                            eReturned = eReleaseBuffer;
                        }
                        break;
 8009bf4:	e016      	b.n	8009c24 <prvProcessEthernetPacket+0x90>
                            eReturned = eReleaseBuffer;
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	72fb      	strb	r3, [r7, #11]
                        break;
 8009bfa:	e013      	b.n	8009c24 <prvProcessEthernetPacket+0x90>

                case ipIPv4_FRAME_TYPE:
                case ipIPv6_FRAME_TYPE:

                    /* The Ethernet frame contains an IP packet. */
                    if( pxNetworkBuffer->xDataLength >= sizeof( IPPacket_t ) )
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c00:	2b21      	cmp	r3, #33	@ 0x21
 8009c02:	d908      	bls.n	8009c16 <prvProcessEthernetPacket+0x82>
                    {
                        /* MISRA Ref 11.3.1 [Misaligned access] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                        /* coverity[misra_c_2012_rule_11_3_violation] */
                        eReturned = prvProcessIPPacket( ( ( IPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer ), pxNetworkBuffer );
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c08:	6879      	ldr	r1, [r7, #4]
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	f000 f8c2 	bl	8009d94 <prvProcessIPPacket>
 8009c10:	4603      	mov	r3, r0
 8009c12:	72fb      	strb	r3, [r7, #11]
                    else
                    {
                        eReturned = eReleaseBuffer;
                    }

                    break;
 8009c14:	e006      	b.n	8009c24 <prvProcessEthernetPacket+0x90>
                        eReturned = eReleaseBuffer;
 8009c16:	2300      	movs	r3, #0
 8009c18:	72fb      	strb	r3, [r7, #11]
                    break;
 8009c1a:	e003      	b.n	8009c24 <prvProcessEthernetPacket+0x90>
                    #if ( ipconfigPROCESS_CUSTOM_ETHERNET_FRAMES != 0 )
                        /* Custom frame handler. */
                        eReturned = eApplicationProcessCustomFrameHook( pxNetworkBuffer );
                    #else
                        /* No other packet types are handled.  Nothing to do. */
                        eReturned = eReleaseBuffer;
 8009c1c:	2300      	movs	r3, #0
 8009c1e:	72fb      	strb	r3, [r7, #11]
                    #endif
                    break;
 8009c20:	e000      	b.n	8009c24 <prvProcessEthernetPacket+0x90>
            break;
 8009c22:	bf00      	nop
            } /* switch( pxEthernetHeader->usFrameType ) */
        }
    } while( pdFALSE );

    /* Perform any actions that resulted from processing the Ethernet frame. */
    switch( eReturned )
 8009c24:	7afb      	ldrb	r3, [r7, #11]
 8009c26:	2b04      	cmp	r3, #4
 8009c28:	d00b      	beq.n	8009c42 <prvProcessEthernetPacket+0xae>
 8009c2a:	2b04      	cmp	r3, #4
 8009c2c:	dc35      	bgt.n	8009c9a <prvProcessEthernetPacket+0x106>
 8009c2e:	2b02      	cmp	r3, #2
 8009c30:	d002      	beq.n	8009c38 <prvProcessEthernetPacket+0xa4>
 8009c32:	2b03      	cmp	r3, #3
 8009c34:	d035      	beq.n	8009ca2 <prvProcessEthernetPacket+0x10e>
 8009c36:	e030      	b.n	8009c9a <prvProcessEthernetPacket+0x106>
        case eReturnEthernetFrame:

            /* The Ethernet frame will have been updated (maybe it was
             * a resolution request or a PING request?) and should be sent back to
             * its source. */
            vReturnEthernetFrame( pxNetworkBuffer, pdTRUE );
 8009c38:	2101      	movs	r1, #1
 8009c3a:	6878      	ldr	r0, [r7, #4]
 8009c3c:	f000 f943 	bl	8009ec6 <vReturnEthernetFrame>

            /* parameter pdTRUE: the buffer must be released once
             * the frame has been transmitted */
            break;
 8009c40:	e030      	b.n	8009ca4 <prvProcessEthernetPacket+0x110>
             * yet. */
            break;

        case eWaitingResolution:

            if( ( pxEthernetHeader->usFrameType == ipIPv4_FRAME_TYPE ) || ( pxEthernetHeader->usFrameType == ipARP_FRAME_TYPE ) )
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	899b      	ldrh	r3, [r3, #12]
 8009c46:	b29b      	uxth	r3, r3
 8009c48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009c4c:	d006      	beq.n	8009c5c <prvProcessEthernetPacket+0xc8>
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	899b      	ldrh	r3, [r3, #12]
 8009c52:	b29b      	uxth	r3, r3
 8009c54:	f640 0206 	movw	r2, #2054	@ 0x806
 8009c58:	4293      	cmp	r3, r2
 8009c5a:	d10f      	bne.n	8009c7c <prvProcessEthernetPacket+0xe8>
            {
                #if ipconfigIS_ENABLED( ipconfigUSE_IPv4 )
                    if( pxARPWaitingNetworkBuffer == NULL )
 8009c5c:	4b13      	ldr	r3, [pc, #76]	@ (8009cac <prvProcessEthernetPacket+0x118>)
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d107      	bne.n	8009c74 <prvProcessEthernetPacket+0xe0>
                    {
                        pxARPWaitingNetworkBuffer = pxNetworkBuffer;
 8009c64:	4a11      	ldr	r2, [pc, #68]	@ (8009cac <prvProcessEthernetPacket+0x118>)
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	6013      	str	r3, [r2, #0]
                        vIPTimerStartARPResolution( ipARP_RESOLUTION_MAX_DELAY );
 8009c6a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8009c6e:	f000 fbd9 	bl	800a424 <vIPTimerStartARPResolution>
                    vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );

                    iptraceDELAYED_ARP_BUFFER_FULL();
                }

                break;
 8009c72:	e017      	b.n	8009ca4 <prvProcessEthernetPacket+0x110>
                    vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 8009c74:	6878      	ldr	r0, [r7, #4]
 8009c76:	f007 fd45 	bl	8011704 <vReleaseNetworkBufferAndDescriptor>
                break;
 8009c7a:	e013      	b.n	8009ca4 <prvProcessEthernetPacket+0x110>
            }
            else if( pxEthernetHeader->usFrameType == ipIPv6_FRAME_TYPE )
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	899b      	ldrh	r3, [r3, #12]
 8009c80:	b29b      	uxth	r3, r3
 8009c82:	f248 62dd 	movw	r2, #34525	@ 0x86dd
 8009c86:	4293      	cmp	r3, r2
 8009c88:	d103      	bne.n	8009c92 <prvProcessEthernetPacket+0xfe>
                    }
                    else
                #endif /* if ipconfigIS_ENABLED( ipconfigUSE_IPv6 ) */
                {
                    /* We are already waiting on one resolution. This frame will be dropped. */
                    vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 8009c8a:	6878      	ldr	r0, [r7, #4]
 8009c8c:	f007 fd3a 	bl	8011704 <vReleaseNetworkBufferAndDescriptor>

                    iptraceDELAYED_ND_BUFFER_FULL();
                }

                break;
 8009c90:	e008      	b.n	8009ca4 <prvProcessEthernetPacket+0x110>
            }
            else
            {
                /* Unknown frame type, drop the packet. */
                vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 8009c92:	6878      	ldr	r0, [r7, #4]
 8009c94:	f007 fd36 	bl	8011704 <vReleaseNetworkBufferAndDescriptor>
            }

            break;
 8009c98:	e004      	b.n	8009ca4 <prvProcessEthernetPacket+0x110>
        default:

            /* The frame is not being used anywhere, and the
             * NetworkBufferDescriptor_t structure containing the frame should
             * just be released back to the list of free buffers. */
            vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 8009c9a:	6878      	ldr	r0, [r7, #4]
 8009c9c:	f007 fd32 	bl	8011704 <vReleaseNetworkBufferAndDescriptor>
            break;
 8009ca0:	e000      	b.n	8009ca4 <prvProcessEthernetPacket+0x110>
            break;
 8009ca2:	bf00      	nop
    }
}
 8009ca4:	bf00      	nop
 8009ca6:	3710      	adds	r7, #16
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	bd80      	pop	{r7, pc}
 8009cac:	20001300 	.word	0x20001300

08009cb0 <prvProcessUDPPacket>:
 * @return eReleaseBuffer ( please release the buffer ).
 *         eFrameConsumed ( the buffer has now been released ).
 */

static eFrameProcessingResult_t prvProcessUDPPacket( NetworkBufferDescriptor_t * const pxNetworkBuffer )
{
 8009cb0:	b5b0      	push	{r4, r5, r7, lr}
 8009cb2:	b08c      	sub	sp, #48	@ 0x30
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
    eFrameProcessingResult_t eReturn = eReleaseBuffer;
 8009cb8:	2300      	movs	r3, #0
 8009cba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    BaseType_t xIsWaitingResolution = pdFALSE;
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	60fb      	str	r3, [r7, #12]
    /* The IP packet contained a UDP frame. */
    /* MISRA Ref 11.3.1 [Misaligned access] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
    /* coverity[misra_c_2012_rule_11_3_violation] */
    const UDPPacket_t * pxUDPPacket = ( ( UDPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cc6:	62bb      	str	r3, [r7, #40]	@ 0x28
    const UDPHeader_t * pxUDPHeader = &( pxUDPPacket->xUDPHeader );
 8009cc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cca:	3322      	adds	r3, #34	@ 0x22
 8009ccc:	627b      	str	r3, [r7, #36]	@ 0x24

    size_t uxMinSize = ipSIZE_OF_ETH_HEADER + ( size_t ) uxIPHeaderSizePacket( pxNetworkBuffer ) + ipSIZE_OF_UDP_HEADER;
 8009cce:	6878      	ldr	r0, [r7, #4]
 8009cd0:	f000 fa10 	bl	800a0f4 <uxIPHeaderSizePacket>
 8009cd4:	4603      	mov	r3, r0
 8009cd6:	3316      	adds	r3, #22
 8009cd8:	623b      	str	r3, [r7, #32]
            pxProtocolHeaders = ( ( ProtocolHeaders_t * ) &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + ipSIZE_OF_IPv6_HEADER ] ) );
            pxUDPHeader = &( pxProtocolHeaders->xUDPHeader );
        }
    #endif /* ( ipconfigUSE_IPv6 != 0 ) */

    usLength = FreeRTOS_ntohs( pxUDPHeader->usLength );
 8009cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cdc:	791a      	ldrb	r2, [r3, #4]
 8009cde:	795b      	ldrb	r3, [r3, #5]
 8009ce0:	021b      	lsls	r3, r3, #8
 8009ce2:	4313      	orrs	r3, r2
 8009ce4:	83fb      	strh	r3, [r7, #30]
    uxLength = ( size_t ) usLength;
 8009ce6:	8bfb      	ldrh	r3, [r7, #30]
 8009ce8:	61bb      	str	r3, [r7, #24]

    /* Note the header values required prior to the checksum
     * generation as the checksum pseudo header may clobber some of
     * these values. */
    #if ( ipconfigUSE_IPv4 != 0 )
        if( ( pxUDPPacket->xEthernetHeader.usFrameType == ipIPv4_FRAME_TYPE ) &&
 8009cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cec:	899b      	ldrh	r3, [r3, #12]
 8009cee:	b29b      	uxth	r3, r3
 8009cf0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009cf4:	d10f      	bne.n	8009d16 <prvProcessUDPPacket+0x66>
            ( usLength > ( FreeRTOS_ntohs( pxUDPPacket->xIPHeader.usLength ) - uxIPHeaderSizePacket( pxNetworkBuffer ) ) ) )
 8009cf6:	8bfc      	ldrh	r4, [r7, #30]
 8009cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cfa:	8a1b      	ldrh	r3, [r3, #16]
 8009cfc:	b29b      	uxth	r3, r3
 8009cfe:	461d      	mov	r5, r3
 8009d00:	6878      	ldr	r0, [r7, #4]
 8009d02:	f000 f9f7 	bl	800a0f4 <uxIPHeaderSizePacket>
 8009d06:	4603      	mov	r3, r0
 8009d08:	1aeb      	subs	r3, r5, r3
        if( ( pxUDPPacket->xEthernetHeader.usFrameType == ipIPv4_FRAME_TYPE ) &&
 8009d0a:	429c      	cmp	r4, r3
 8009d0c:	d903      	bls.n	8009d16 <prvProcessUDPPacket+0x66>
        {
            eReturn = eReleaseBuffer;
 8009d0e:	2300      	movs	r3, #0
 8009d10:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8009d14:	e038      	b.n	8009d88 <prvProcessUDPPacket+0xd8>
        }
        else
    #endif /* ( ipconfigUSE_IPv4 != 0 ) */

    if( ( pxNetworkBuffer->xDataLength >= uxMinSize ) &&
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d1a:	6a3a      	ldr	r2, [r7, #32]
 8009d1c:	429a      	cmp	r2, r3
 8009d1e:	d833      	bhi.n	8009d88 <prvProcessUDPPacket+0xd8>
 8009d20:	69bb      	ldr	r3, [r7, #24]
 8009d22:	2b07      	cmp	r3, #7
 8009d24:	d930      	bls.n	8009d88 <prvProcessUDPPacket+0xd8>
         * size of the UDP header.
         *
         * The size of the UDP packet structure in this implementation
         * includes the size of the Ethernet header, the size of
         * the IP header, and the size of the UDP header. */
        uxPayloadSize_1 = pxNetworkBuffer->xDataLength - uxMinSize;
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009d2a:	6a3b      	ldr	r3, [r7, #32]
 8009d2c:	1ad3      	subs	r3, r2, r3
 8009d2e:	617b      	str	r3, [r7, #20]
        uxPayloadSize_2 = uxLength - ipSIZE_OF_UDP_HEADER;
 8009d30:	69bb      	ldr	r3, [r7, #24]
 8009d32:	3b08      	subs	r3, #8
 8009d34:	613b      	str	r3, [r7, #16]

        if( uxPayloadSize_1 > uxPayloadSize_2 )
 8009d36:	697a      	ldr	r2, [r7, #20]
 8009d38:	693b      	ldr	r3, [r7, #16]
 8009d3a:	429a      	cmp	r2, r3
 8009d3c:	d904      	bls.n	8009d48 <prvProcessUDPPacket+0x98>
        {
            pxNetworkBuffer->xDataLength = uxPayloadSize_2 + uxMinSize;
 8009d3e:	693a      	ldr	r2, [r7, #16]
 8009d40:	6a3b      	ldr	r3, [r7, #32]
 8009d42:	441a      	add	r2, r3
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	629a      	str	r2, [r3, #40]	@ 0x28
        }

        pxNetworkBuffer->usPort = pxUDPHeader->usSourcePort;
 8009d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d4a:	881b      	ldrh	r3, [r3, #0]
 8009d4c:	b29a      	uxth	r2, r3
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	869a      	strh	r2, [r3, #52]	@ 0x34
        pxNetworkBuffer->xIPAddress.ulIP_IPv4 = pxUDPPacket->xIPHeader.ulSourceIPAddress;
 8009d52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d54:	f8d3 201a 	ldr.w	r2, [r3, #26]
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	615a      	str	r2, [r3, #20]
         * by the NIC driver. */

        /* Pass the packet payload to the UDP sockets
         * implementation. */
        if( xProcessReceivedUDPPacket( pxNetworkBuffer,
                                       pxUDPHeader->usDestinationPort,
 8009d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d5e:	885b      	ldrh	r3, [r3, #2]
 8009d60:	b29b      	uxth	r3, r3
        if( xProcessReceivedUDPPacket( pxNetworkBuffer,
 8009d62:	f107 020c 	add.w	r2, r7, #12
 8009d66:	4619      	mov	r1, r3
 8009d68:	6878      	ldr	r0, [r7, #4]
 8009d6a:	f007 f964 	bl	8011036 <xProcessReceivedUDPPacket>
 8009d6e:	4603      	mov	r3, r0
 8009d70:	2b01      	cmp	r3, #1
 8009d72:	d103      	bne.n	8009d7c <prvProcessUDPPacket+0xcc>
                                       &( xIsWaitingResolution ) ) == pdPASS )
        {
            eReturn = eFrameConsumed;
 8009d74:	2303      	movs	r3, #3
 8009d76:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8009d7a:	e005      	b.n	8009d88 <prvProcessUDPPacket+0xd8>
        }
        else
        {
            /* Is this packet to be set aside for resolution. */
            if( xIsWaitingResolution == pdTRUE )
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	2b01      	cmp	r3, #1
 8009d80:	d102      	bne.n	8009d88 <prvProcessUDPPacket+0xd8>
            {
                eReturn = eWaitingResolution;
 8009d82:	2304      	movs	r3, #4
 8009d84:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    else
    {
        /* Length checks failed, the buffer will be released. */
    }

    return eReturn;
 8009d88:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009d8c:	4618      	mov	r0, r3
 8009d8e:	3730      	adds	r7, #48	@ 0x30
 8009d90:	46bd      	mov	sp, r7
 8009d92:	bdb0      	pop	{r4, r5, r7, pc}

08009d94 <prvProcessIPPacket>:
 *
 * @return An enum to show whether the packet should be released/kept/processed etc.
 */
static eFrameProcessingResult_t prvProcessIPPacket( const IPPacket_t * pxIPPacket,
                                                    NetworkBufferDescriptor_t * const pxNetworkBuffer )
{
 8009d94:	b580      	push	{r7, lr}
 8009d96:	b088      	sub	sp, #32
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	6078      	str	r0, [r7, #4]
 8009d9c:	6039      	str	r1, [r7, #0]
    eFrameProcessingResult_t eReturn;
    UBaseType_t uxHeaderLength = ipSIZE_OF_IPv4_HEADER;
 8009d9e:	2314      	movs	r3, #20
 8009da0:	61bb      	str	r3, [r7, #24]
    uint8_t ucProtocol = 0U;
 8009da2:	2300      	movs	r3, #0
 8009da4:	75fb      	strb	r3, [r7, #23]
    #if ( ipconfigUSE_IPv6 != 0 )
        const IPHeader_IPv6_t * pxIPHeader_IPv6 = NULL;
    #endif /* ( ipconfigUSE_IPv6 != 0 ) */

    #if ( ipconfigUSE_IPv4 != 0 )
        const IPHeader_t * pxIPHeader = &( pxIPPacket->xIPHeader );
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	330e      	adds	r3, #14
 8009daa:	613b      	str	r3, [r7, #16]
    #endif /* ( ipconfigUSE_IPv4 != 0 ) */

    switch( pxIPPacket->xEthernetHeader.usFrameType )
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	899b      	ldrh	r3, [r3, #12]
 8009db0:	b29b      	uxth	r3, r3
 8009db2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009db6:	d124      	bne.n	8009e02 <prvProcessIPPacket+0x6e>
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */

        #if ( ipconfigUSE_IPv4 != 0 )
            case ipIPv4_FRAME_TYPE:
               {
                   size_t uxLength = ( size_t ) pxIPHeader->ucVersionHeaderLength;
 8009db8:	693b      	ldr	r3, [r7, #16]
 8009dba:	781b      	ldrb	r3, [r3, #0]
 8009dbc:	60fb      	str	r3, [r7, #12]

                   /* Check if the IP headers are acceptable and if it has our destination.
                    * The lowest four bits of 'ucVersionHeaderLength' indicate the IP-header
                    * length in multiples of 4. */
                   uxHeaderLength = ( size_t ) ( ( uxLength & 0x0FU ) << 2 );
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	009b      	lsls	r3, r3, #2
 8009dc2:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8009dc6:	61bb      	str	r3, [r7, #24]

                   if( ( uxHeaderLength > ( pxNetworkBuffer->xDataLength - ipSIZE_OF_ETH_HEADER ) ) ||
 8009dc8:	683b      	ldr	r3, [r7, #0]
 8009dca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dcc:	3b0e      	subs	r3, #14
 8009dce:	69ba      	ldr	r2, [r7, #24]
 8009dd0:	429a      	cmp	r2, r3
 8009dd2:	d802      	bhi.n	8009dda <prvProcessIPPacket+0x46>
 8009dd4:	69bb      	ldr	r3, [r7, #24]
 8009dd6:	2b13      	cmp	r3, #19
 8009dd8:	d802      	bhi.n	8009de0 <prvProcessIPPacket+0x4c>
                       ( uxHeaderLength < ipSIZE_OF_IPv4_HEADER ) )
                   {
                       eReturn = eReleaseBuffer;
 8009dda:	2300      	movs	r3, #0
 8009ddc:	77fb      	strb	r3, [r7, #31]
                            * buffer is being used. */
                           pxNetworkBuffer->pucEthernetBuffer[ 0 - ( BaseType_t ) ipIP_TYPE_OFFSET ] = pxIPHeader->ucVersionHeaderLength;
                       }
                   }

                   break;
 8009dde:	e013      	b.n	8009e08 <prvProcessIPPacket+0x74>
                       ucProtocol = pxIPPacket->xIPHeader.ucProtocol;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	7ddb      	ldrb	r3, [r3, #23]
 8009de4:	75fb      	strb	r3, [r7, #23]
                       eReturn = prvAllowIPPacketIPv4( pxIPPacket, pxNetworkBuffer, uxHeaderLength );
 8009de6:	69ba      	ldr	r2, [r7, #24]
 8009de8:	6839      	ldr	r1, [r7, #0]
 8009dea:	6878      	ldr	r0, [r7, #4]
 8009dec:	f001 f83c 	bl	800ae68 <prvAllowIPPacketIPv4>
 8009df0:	4603      	mov	r3, r0
 8009df2:	77fb      	strb	r3, [r7, #31]
                           pxNetworkBuffer->pucEthernetBuffer[ 0 - ( BaseType_t ) ipIP_TYPE_OFFSET ] = pxIPHeader->ucVersionHeaderLength;
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009df8:	3b06      	subs	r3, #6
 8009dfa:	693a      	ldr	r2, [r7, #16]
 8009dfc:	7812      	ldrb	r2, [r2, #0]
 8009dfe:	701a      	strb	r2, [r3, #0]
                   break;
 8009e00:	e002      	b.n	8009e08 <prvProcessIPPacket+0x74>
               }
        #endif /* ( ipconfigUSE_IPv4 != 0 ) */

        default:
            eReturn = eReleaseBuffer;
 8009e02:	2300      	movs	r3, #0
 8009e04:	77fb      	strb	r3, [r7, #31]
            FreeRTOS_debug_printf( ( "prvProcessIPPacket: Undefined Frame Type \n" ) );
            /* MISRA 16.4 Compliance */
            break;
 8009e06:	bf00      	nop

    /* MISRA Ref 14.3.1 [Configuration dependent invariant] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-143 */
    /* coverity[misra_c_2012_rule_14_3_violation] */
    /* coverity[cond_const] */
    if( eReturn == eProcessBuffer )
 8009e08:	7ffb      	ldrb	r3, [r7, #31]
 8009e0a:	2b01      	cmp	r3, #1
 8009e0c:	d156      	bne.n	8009ebc <prvProcessIPPacket+0x128>
    {
        /* Are there IP-options. */
        /* Case default is never toggled because eReturn is not eProcessBuffer in previous step. */
        switch( pxIPPacket->xEthernetHeader.usFrameType ) /* LCOV_EXCL_BR_LINE */
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	899b      	ldrh	r3, [r3, #12]
 8009e12:	b29b      	uxth	r3, r3
 8009e14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009e18:	d108      	bne.n	8009e2c <prvProcessIPPacket+0x98>
        {
            #if ( ipconfigUSE_IPv4 != 0 )
                case ipIPv4_FRAME_TYPE:

                    if( uxHeaderLength > ipSIZE_OF_IPv4_HEADER )
 8009e1a:	69bb      	ldr	r3, [r7, #24]
 8009e1c:	2b14      	cmp	r3, #20
 8009e1e:	d907      	bls.n	8009e30 <prvProcessIPPacket+0x9c>
                    {
                        /* The size of the IP-header is larger than 20 bytes.
                         * The extra space is used for IP-options. */
                        eReturn = prvCheckIP4HeaderOptions( pxNetworkBuffer );
 8009e20:	6838      	ldr	r0, [r7, #0]
 8009e22:	f001 f8fd 	bl	800b020 <prvCheckIP4HeaderOptions>
 8009e26:	4603      	mov	r3, r0
 8009e28:	77fb      	strb	r3, [r7, #31]
                    }
                    break;
 8009e2a:	e001      	b.n	8009e30 <prvProcessIPPacket+0x9c>
            #endif /* ( ipconfigUSE_IPv6 != 0 ) */

            /* Case default is never toggled because eReturn is not eProcessBuffer in previous step. */
            default:   /* LCOV_EXCL_LINE */
                /* MISRA 16.4 Compliance */
                break; /* LCOV_EXCL_LINE */
 8009e2c:	bf00      	nop
 8009e2e:	e000      	b.n	8009e32 <prvProcessIPPacket+0x9e>
                    break;
 8009e30:	bf00      	nop

        /* MISRA Ref 14.3.1 [Configuration dependent invariant] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-143 */
        /* coverity[misra_c_2012_rule_14_3_violation] */
        /* coverity[const] */
        if( eReturn != eReleaseBuffer )
 8009e32:	7ffb      	ldrb	r3, [r7, #31]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d041      	beq.n	8009ebc <prvProcessIPPacket+0x128>
        {
            /* Add the IP and MAC addresses to the cache if they are not
             * already there - otherwise refresh the age of the existing
             * entry. */
            if( ucProtocol != ( uint8_t ) ipPROTOCOL_UDP )
 8009e38:	7dfb      	ldrb	r3, [r7, #23]
 8009e3a:	2b11      	cmp	r3, #17
 8009e3c:	d018      	beq.n	8009e70 <prvProcessIPPacket+0xdc>
            {
                if( xCheckRequiresResolution( pxNetworkBuffer ) == pdTRUE )
 8009e3e:	6838      	ldr	r0, [r7, #0]
 8009e40:	f001 fb15 	bl	800b46e <xCheckRequiresResolution>
 8009e44:	4603      	mov	r3, r0
 8009e46:	2b01      	cmp	r3, #1
 8009e48:	d102      	bne.n	8009e50 <prvProcessIPPacket+0xbc>
                {
                    eReturn = eWaitingResolution;
 8009e4a:	2304      	movs	r3, #4
 8009e4c:	77fb      	strb	r3, [r7, #31]
 8009e4e:	e00f      	b.n	8009e70 <prvProcessIPPacket+0xdc>
                     * packet.  For UDP packets, this will be done later in
                     * xProcessReceivedUDPPacket(), as soon as it's know that the message
                     * will be handled.  This will prevent the cache getting
                     * overwritten with the IP address of useless broadcast packets. */
                    /* Case default is never toggled because eReturn is not eProcessBuffer in previous step. */
                    switch( pxIPPacket->xEthernetHeader.usFrameType ) /* LCOV_EXCL_BR_LINE */
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	899b      	ldrh	r3, [r3, #12]
 8009e54:	b29b      	uxth	r3, r3
 8009e56:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009e5a:	d108      	bne.n	8009e6e <prvProcessIPPacket+0xda>
                        #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                        #if ( ipconfigUSE_IPv4 != 0 )
                            case ipIPv4_FRAME_TYPE:
                                /* Refresh the age of this cache entry since a packet was received. */
                                vARPRefreshCacheEntryAge( &( pxIPPacket->xEthernetHeader.xSourceAddress ), pxIPHeader->ulSourceIPAddress );
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	1d9a      	adds	r2, r3, #6
 8009e60:	693b      	ldr	r3, [r7, #16]
 8009e62:	68db      	ldr	r3, [r3, #12]
 8009e64:	4619      	mov	r1, r3
 8009e66:	4610      	mov	r0, r2
 8009e68:	f7fd ffe0 	bl	8007e2c <vARPRefreshCacheEntryAge>
                                break;
 8009e6c:	e000      	b.n	8009e70 <prvProcessIPPacket+0xdc>
                        #endif /* ( ipconfigUSE_IPv4 != 0 ) */

                        /* Case default is never toggled because eReturn is not eProcessBuffer in previous step. */
                        default:   /* LCOV_EXCL_LINE */
                            /* MISRA 16.4 Compliance */
                            break; /* LCOV_EXCL_LINE */
 8009e6e:	bf00      	nop
                    }
                }
            }

            if( eReturn != eWaitingResolution )
 8009e70:	7ffb      	ldrb	r3, [r7, #31]
 8009e72:	2b04      	cmp	r3, #4
 8009e74:	d022      	beq.n	8009ebc <prvProcessIPPacket+0x128>
            {
                switch( ucProtocol )
 8009e76:	7dfb      	ldrb	r3, [r7, #23]
 8009e78:	2b11      	cmp	r3, #17
 8009e7a:	d00c      	beq.n	8009e96 <prvProcessIPPacket+0x102>
 8009e7c:	2b11      	cmp	r3, #17
 8009e7e:	dc19      	bgt.n	8009eb4 <prvProcessIPPacket+0x120>
 8009e80:	2b01      	cmp	r3, #1
 8009e82:	d002      	beq.n	8009e8a <prvProcessIPPacket+0xf6>
 8009e84:	2b06      	cmp	r3, #6
 8009e86:	d00c      	beq.n	8009ea2 <prvProcessIPPacket+0x10e>
 8009e88:	e014      	b.n	8009eb4 <prvProcessIPPacket+0x120>
                             * also be returned, and the source of the ping will know something
                             * went wrong because it will not be able to validate what it
                             * receives. */
                            #if ( ipconfigREPLY_TO_INCOMING_PINGS == 1 ) || ( ipconfigSUPPORT_OUTGOING_PINGS == 1 )
                            {
                                eReturn = ProcessICMPPacket( pxNetworkBuffer );
 8009e8a:	6838      	ldr	r0, [r7, #0]
 8009e8c:	f7ff fac0 	bl	8009410 <ProcessICMPPacket>
 8009e90:	4603      	mov	r3, r0
 8009e92:	77fb      	strb	r3, [r7, #31]
                            }
                            #endif /* ( ipconfigREPLY_TO_INCOMING_PINGS == 1 ) || ( ipconfigSUPPORT_OUTGOING_PINGS == 1 ) */
                            break;
 8009e94:	e012      	b.n	8009ebc <prvProcessIPPacket+0x128>
                    #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                    case ipPROTOCOL_UDP:
                        /* The IP packet contained a UDP frame. */

                        eReturn = prvProcessUDPPacket( pxNetworkBuffer );
 8009e96:	6838      	ldr	r0, [r7, #0]
 8009e98:	f7ff ff0a 	bl	8009cb0 <prvProcessUDPPacket>
 8009e9c:	4603      	mov	r3, r0
 8009e9e:	77fb      	strb	r3, [r7, #31]
                        break;
 8009ea0:	e00c      	b.n	8009ebc <prvProcessIPPacket+0x128>

                        #if ipconfigUSE_TCP == 1
                            case ipPROTOCOL_TCP:

                                if( xProcessReceivedTCPPacket( pxNetworkBuffer ) == pdPASS )
 8009ea2:	6838      	ldr	r0, [r7, #0]
 8009ea4:	f003 fda6 	bl	800d9f4 <xProcessReceivedTCPPacket>
 8009ea8:	4603      	mov	r3, r0
 8009eaa:	2b01      	cmp	r3, #1
 8009eac:	d105      	bne.n	8009eba <prvProcessIPPacket+0x126>
                                {
                                    eReturn = eFrameConsumed;
 8009eae:	2303      	movs	r3, #3
 8009eb0:	77fb      	strb	r3, [r7, #31]
                                }
                                break;
 8009eb2:	e002      	b.n	8009eba <prvProcessIPPacket+0x126>
                        #endif /* if ipconfigUSE_TCP == 1 */
                    default:
                        /* Not a supported frame type. */
                        eReturn = eReleaseBuffer;
 8009eb4:	2300      	movs	r3, #0
 8009eb6:	77fb      	strb	r3, [r7, #31]
                        break;
 8009eb8:	e000      	b.n	8009ebc <prvProcessIPPacket+0x128>
                                break;
 8009eba:	bf00      	nop
                }
            }
        }
    }

    return eReturn;
 8009ebc:	7ffb      	ldrb	r3, [r7, #31]
}
 8009ebe:	4618      	mov	r0, r3
 8009ec0:	3720      	adds	r7, #32
 8009ec2:	46bd      	mov	sp, r7
 8009ec4:	bd80      	pop	{r7, pc}

08009ec6 <vReturnEthernetFrame>:
 * @param[in,out] pxNetworkBuffer The network buffer which is to be sent.
 * @param[in] xReleaseAfterSend Whether this network buffer is to be released or not.
 */
void vReturnEthernetFrame( NetworkBufferDescriptor_t * pxNetworkBuffer,
                           BaseType_t xReleaseAfterSend )
{
 8009ec6:	b580      	push	{r7, lr}
 8009ec8:	b090      	sub	sp, #64	@ 0x40
 8009eca:	af00      	add	r7, sp, #0
 8009ecc:	6078      	str	r0, [r7, #4]
 8009ece:	6039      	str	r1, [r7, #0]
        NetworkBufferDescriptor_t * pxNewBuffer;
    #endif

    #if ( ipconfigETHERNET_MINIMUM_PACKET_BYTES > 0 )
    {
        if( pxNetworkBuffer->xDataLength < ( size_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES )
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ed4:	2b3b      	cmp	r3, #59	@ 0x3b
 8009ed6:	d812      	bhi.n	8009efe <vReturnEthernetFrame+0x38>
        {
            BaseType_t xIndex;

            FreeRTOS_printf( ( "vReturnEthernetFrame: length %u\n", ( unsigned ) pxNetworkBuffer->xDataLength ) );

            for( xIndex = ( BaseType_t ) pxNetworkBuffer->xDataLength; xIndex < ( BaseType_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES; xIndex++ )
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009edc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009ede:	e008      	b.n	8009ef2 <vReturnEthernetFrame+0x2c>
            {
                pxNetworkBuffer->pucEthernetBuffer[ xIndex ] = 0U;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009ee4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ee6:	4413      	add	r3, r2
 8009ee8:	2200      	movs	r2, #0
 8009eea:	701a      	strb	r2, [r3, #0]
            for( xIndex = ( BaseType_t ) pxNetworkBuffer->xDataLength; xIndex < ( BaseType_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES; xIndex++ )
 8009eec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009eee:	3301      	adds	r3, #1
 8009ef0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009ef2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ef4:	2b3b      	cmp	r3, #59	@ 0x3b
 8009ef6:	ddf3      	ble.n	8009ee0 <vReturnEthernetFrame+0x1a>
            }

            pxNetworkBuffer->xDataLength = ( size_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	223c      	movs	r2, #60	@ 0x3c
 8009efc:	629a      	str	r2, [r3, #40]	@ 0x28
        }
    }
    #endif /* if( ipconfigETHERNET_MINIMUM_PACKET_BYTES > 0 ) */

    #if ( ipconfigZERO_COPY_TX_DRIVER != 0 )
        if( xReleaseAfterSend == pdFALSE )
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d111      	bne.n	8009f28 <vReturnEthernetFrame+0x62>
        {
            pxNewBuffer = pxDuplicateNetworkBufferWithDescriptor( pxNetworkBuffer, pxNetworkBuffer->xDataLength );
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f08:	4619      	mov	r1, r3
 8009f0a:	6878      	ldr	r0, [r7, #4]
 8009f0c:	f000 fb8c 	bl	800a628 <pxDuplicateNetworkBufferWithDescriptor>
 8009f10:	6378      	str	r0, [r7, #52]	@ 0x34

            if( pxNewBuffer != NULL )
 8009f12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d005      	beq.n	8009f24 <vReturnEthernetFrame+0x5e>
            {
                xReleaseAfterSend = pdTRUE;
 8009f18:	2301      	movs	r3, #1
 8009f1a:	603b      	str	r3, [r7, #0]
                /* Want no rounding up. */
                pxNewBuffer->xDataLength = pxNetworkBuffer->xDataLength;
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009f20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f22:	629a      	str	r2, [r3, #40]	@ 0x28
            }

            pxNetworkBuffer = pxNewBuffer;
 8009f24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f26:	607b      	str	r3, [r7, #4]
        }

        if( pxNetworkBuffer != NULL )
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	f000 808e 	beq.w	800a04c <vReturnEthernetFrame+0x186>
    #endif /* if ( ipconfigZERO_COPY_TX_DRIVER != 0 ) */
    {
        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        IPPacket_t * pxIPPacket = ( ( IPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f34:	633b      	str	r3, [r7, #48]	@ 0x30
        /* memcpy() helper variables for MISRA Rule 21.15 compliance*/
        const void * pvCopySource = NULL;
 8009f36:	2300      	movs	r3, #0
 8009f38:	63bb      	str	r3, [r7, #56]	@ 0x38
        void * pvCopyDest;

        #if ( ipconfigUSE_IPv4 != 0 )
            MACAddress_t xMACAddress;
            eResolutionLookupResult_t eResult;
            uint32_t ulDestinationIPAddress = 0U;
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	617b      	str	r3, [r7, #20]
        #endif /* ( ipconfigUSE_IPv4 != 0 ) */

        /* Send! */
        if( pxNetworkBuffer->pxEndPoint == NULL )
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d111      	bne.n	8009f6a <vReturnEthernetFrame+0xa4>
            FreeRTOS_printf( ( "vReturnEthernetFrame: No pxEndPoint yet for %x ip?\n", ( unsigned int ) FreeRTOS_ntohl( pxIPPacket->xIPHeader.ulDestinationIPAddress ) ) );

            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            switch( ( ( ( EthernetHeader_t * ) pxNetworkBuffer->pucEthernetBuffer ) )->usFrameType )
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f4a:	899b      	ldrh	r3, [r3, #12]
 8009f4c:	b29b      	uxth	r3, r3
 8009f4e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009f52:	d109      	bne.n	8009f68 <vReturnEthernetFrame+0xa2>
                        break;
                #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                #if ( ipconfigUSE_IPv4 != 0 )
                    case ipIPv4_FRAME_TYPE:
                        pxNetworkBuffer->pxEndPoint = FreeRTOS_FindEndPointOnNetMask( pxIPPacket->xIPHeader.ulDestinationIPAddress );
 8009f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f56:	f8d3 301e 	ldr.w	r3, [r3, #30]
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	f001 f9fe 	bl	800b35c <FreeRTOS_FindEndPointOnNetMask>
 8009f60:	4602      	mov	r2, r0
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	631a      	str	r2, [r3, #48]	@ 0x30
                        break;
 8009f66:	e000      	b.n	8009f6a <vReturnEthernetFrame+0xa4>
                #endif /* ( ipconfigUSE_IPv4 != 0 ) */

                default:
                    /* MISRA 16.4 Compliance */
                    break;
 8009f68:	bf00      	nop
            }
        }

        if( pxNetworkBuffer->pxEndPoint != NULL )
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d06c      	beq.n	800a04c <vReturnEthernetFrame+0x186>
        {
            NetworkInterface_t * pxInterface = pxNetworkBuffer->pxEndPoint->pxNetworkInterface; /*_RB_ Why not use the pxNetworkBuffer->pxNetworkInterface directly? */
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009f78:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Interpret the Ethernet packet being sent. */
            switch( pxIPPacket->xEthernetHeader.usFrameType )
 8009f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f7c:	899b      	ldrh	r3, [r3, #12]
 8009f7e:	b29b      	uxth	r3, r3
 8009f80:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009f84:	d11c      	bne.n	8009fc0 <vReturnEthernetFrame+0xfa>
            {
                #if ( ipconfigUSE_IPv4 != 0 )
                    case ipIPv4_FRAME_TYPE:
                        ulDestinationIPAddress = pxIPPacket->xIPHeader.ulDestinationIPAddress;
 8009f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f88:	f8d3 301e 	ldr.w	r3, [r3, #30]
 8009f8c:	617b      	str	r3, [r7, #20]

                        /* Try to find a MAC address corresponding to the destination IP
                         * address. */
                        eResult = eARPGetCacheEntry( &ulDestinationIPAddress, &xMACAddress, &( pxNetworkBuffer->pxEndPoint ) );
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009f94:	f107 0118 	add.w	r1, r7, #24
 8009f98:	f107 0314 	add.w	r3, r7, #20
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	f7fe f88d 	bl	80080bc <eARPGetCacheEntry>
 8009fa2:	4603      	mov	r3, r0
 8009fa4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

                        if( eResult == eResolutionCacheHit )
 8009fa8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009fac:	2b01      	cmp	r3, #1
 8009fae:	d103      	bne.n	8009fb8 <vReturnEthernetFrame+0xf2>
                        {
                            /* Best case scenario - an address is found, use it. */
                            pvCopySource = &xMACAddress;
 8009fb0:	f107 0318 	add.w	r3, r7, #24
 8009fb4:	63bb      	str	r3, [r7, #56]	@ 0x38
                        else
                        {
                            /* If an address is not found, just swap the source and destination MAC addresses. */
                            pvCopySource = &( pxIPPacket->xEthernetHeader.xSourceAddress );
                        }
                        break;
 8009fb6:	e007      	b.n	8009fc8 <vReturnEthernetFrame+0x102>
                            pvCopySource = &( pxIPPacket->xEthernetHeader.xSourceAddress );
 8009fb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fba:	3306      	adds	r3, #6
 8009fbc:	63bb      	str	r3, [r7, #56]	@ 0x38
                        break;
 8009fbe:	e003      	b.n	8009fc8 <vReturnEthernetFrame+0x102>

                case ipIPv6_FRAME_TYPE:
                case ipARP_FRAME_TYPE:
                default:
                    /* Just swap the source and destination MAC addresses. */
                    pvCopySource = &( pxIPPacket->xEthernetHeader.xSourceAddress );
 8009fc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fc2:	3306      	adds	r3, #6
 8009fc4:	63bb      	str	r3, [r7, #56]	@ 0x38
                    break;
 8009fc6:	bf00      	nop
            /*
             * Use helper variables for memcpy() to remain
             * compliant with MISRA Rule 21.15.  These should be
             * optimized away.
             */
            pvCopyDest = &( pxIPPacket->xEthernetHeader.xDestinationAddress );
 8009fc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fca:	627b      	str	r3, [r7, #36]	@ 0x24
            ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( pxIPPacket->xEthernetHeader.xDestinationAddress ) );
 8009fcc:	2206      	movs	r2, #6
 8009fce:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009fd0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009fd2:	f00d fb98 	bl	8017706 <memcpy>

            pvCopySource = pxNetworkBuffer->pxEndPoint->xMACAddress.ucBytes;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fda:	3338      	adds	r3, #56	@ 0x38
 8009fdc:	63bb      	str	r3, [r7, #56]	@ 0x38
            pvCopyDest = &( pxIPPacket->xEthernetHeader.xSourceAddress );
 8009fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fe0:	3306      	adds	r3, #6
 8009fe2:	627b      	str	r3, [r7, #36]	@ 0x24
            ( void ) memcpy( pvCopyDest, pvCopySource, ( size_t ) ipMAC_ADDRESS_LENGTH_BYTES );
 8009fe4:	2206      	movs	r2, #6
 8009fe6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009fe8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009fea:	f00d fb8c 	bl	8017706 <memcpy>

            /* Send! */
            if( xIsCallingFromIPTask() == pdTRUE )
 8009fee:	f000 fba6 	bl	800a73e <xIsCallingFromIPTask>
 8009ff2:	4603      	mov	r3, r0
 8009ff4:	2b01      	cmp	r3, #1
 8009ff6:	d106      	bne.n	800a006 <vReturnEthernetFrame+0x140>
            {
                iptraceNETWORK_INTERFACE_OUTPUT( pxNetworkBuffer->xDataLength, pxNetworkBuffer->pucEthernetBuffer );
                ( void ) pxInterface->pfOutput( pxInterface, pxNetworkBuffer, xReleaseAfterSend );
 8009ff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ffa:	68db      	ldr	r3, [r3, #12]
 8009ffc:	683a      	ldr	r2, [r7, #0]
 8009ffe:	6879      	ldr	r1, [r7, #4]
 800a000:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a002:	4798      	blx	r3
                /* This should never reach or the packet is gone. */
                configASSERT( pdFALSE );
            }
        }
    }
}
 800a004:	e022      	b.n	800a04c <vReturnEthernetFrame+0x186>
            else if( xReleaseAfterSend != pdFALSE )
 800a006:	683b      	ldr	r3, [r7, #0]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d011      	beq.n	800a030 <vReturnEthernetFrame+0x16a>
                xSendEvent.eEventType = eNetworkTxEvent;
 800a00c:	2302      	movs	r3, #2
 800a00e:	733b      	strb	r3, [r7, #12]
                xSendEvent.pvData = pxNetworkBuffer;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	613b      	str	r3, [r7, #16]
                if( xSendEventStructToIPTask( &xSendEvent, ( TickType_t ) portMAX_DELAY ) == pdFAIL )
 800a014:	f107 030c 	add.w	r3, r7, #12
 800a018:	f04f 31ff 	mov.w	r1, #4294967295
 800a01c:	4618      	mov	r0, r3
 800a01e:	f7ff fce1 	bl	80099e4 <xSendEventStructToIPTask>
 800a022:	4603      	mov	r3, r0
 800a024:	2b00      	cmp	r3, #0
 800a026:	d111      	bne.n	800a04c <vReturnEthernetFrame+0x186>
                    vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800a028:	6878      	ldr	r0, [r7, #4]
 800a02a:	f007 fb6b 	bl	8011704 <vReleaseNetworkBufferAndDescriptor>
}
 800a02e:	e00d      	b.n	800a04c <vReturnEthernetFrame+0x186>
	__asm volatile
 800a030:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a034:	b672      	cpsid	i
 800a036:	f383 8811 	msr	BASEPRI, r3
 800a03a:	f3bf 8f6f 	isb	sy
 800a03e:	f3bf 8f4f 	dsb	sy
 800a042:	b662      	cpsie	i
 800a044:	623b      	str	r3, [r7, #32]
}
 800a046:	bf00      	nop
                configASSERT( pdFALSE );
 800a048:	bf00      	nop
 800a04a:	e7fd      	b.n	800a048 <vReturnEthernetFrame+0x182>
}
 800a04c:	bf00      	nop
 800a04e:	3740      	adds	r7, #64	@ 0x40
 800a050:	46bd      	mov	sp, r7
 800a052:	bd80      	pop	{r7, pc}

0800a054 <xIPIsNetworkTaskReady>:
 * @brief Returns whether the IP task is ready.
 *
 * @return pdTRUE if IP task is ready, else pdFALSE.
 */
BaseType_t xIPIsNetworkTaskReady( void )
{
 800a054:	b480      	push	{r7}
 800a056:	af00      	add	r7, sp, #0
    return xIPTaskInitialised;
 800a058:	4b03      	ldr	r3, [pc, #12]	@ (800a068 <xIPIsNetworkTaskReady+0x14>)
 800a05a:	681b      	ldr	r3, [r3, #0]
}
 800a05c:	4618      	mov	r0, r3
 800a05e:	46bd      	mov	sp, r7
 800a060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a064:	4770      	bx	lr
 800a066:	bf00      	nop
 800a068:	20001314 	.word	0x20001314

0800a06c <FreeRTOS_IsEndPointUp>:
 * @brief Returns whether a particular end-point is up.
 *
 * @return pdTRUE if a particular end-points is up.
 */
BaseType_t FreeRTOS_IsEndPointUp( const struct xNetworkEndPoint * pxEndPoint )
{
 800a06c:	b580      	push	{r7, lr}
 800a06e:	b084      	sub	sp, #16
 800a070:	af00      	add	r7, sp, #0
 800a072:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    if( pxEndPoint != NULL )
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d007      	beq.n	800a08a <FreeRTOS_IsEndPointUp+0x1e>
    {
        /* Is this particular end-point up? */
        xReturn = ( BaseType_t ) pxEndPoint->bits.bEndPointUp;
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a080:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800a084:	b2db      	uxtb	r3, r3
 800a086:	60fb      	str	r3, [r7, #12]
 800a088:	e003      	b.n	800a092 <FreeRTOS_IsEndPointUp+0x26>
    }
    else
    {
        /* Are all end-points up? */
        xReturn = FreeRTOS_AllEndPointsUp( NULL );
 800a08a:	2000      	movs	r0, #0
 800a08c:	f000 f806 	bl	800a09c <FreeRTOS_AllEndPointsUp>
 800a090:	60f8      	str	r0, [r7, #12]
    }

    return xReturn;
 800a092:	68fb      	ldr	r3, [r7, #12]
}
 800a094:	4618      	mov	r0, r3
 800a096:	3710      	adds	r7, #16
 800a098:	46bd      	mov	sp, r7
 800a09a:	bd80      	pop	{r7, pc}

0800a09c <FreeRTOS_AllEndPointsUp>:
 * @param[in] pxInterface The network interface of interest, or NULL to check all end-points.
 *
 * @return pdTRUE if all end-points are up, otherwise pdFALSE;
 */
BaseType_t FreeRTOS_AllEndPointsUp( const struct xNetworkInterface * pxInterface )
{
 800a09c:	b480      	push	{r7}
 800a09e:	b085      	sub	sp, #20
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
    BaseType_t xResult = pdTRUE;
 800a0a4:	2301      	movs	r3, #1
 800a0a6:	60fb      	str	r3, [r7, #12]
    const NetworkEndPoint_t * pxEndPoint = pxNetworkEndPoints;
 800a0a8:	4b11      	ldr	r3, [pc, #68]	@ (800a0f0 <FreeRTOS_AllEndPointsUp+0x54>)
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	60bb      	str	r3, [r7, #8]

    while( pxEndPoint != NULL )
 800a0ae:	e015      	b.n	800a0dc <FreeRTOS_AllEndPointsUp+0x40>
    {
        if( ( pxInterface == NULL ) ||
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d004      	beq.n	800a0c0 <FreeRTOS_AllEndPointsUp+0x24>
            ( pxEndPoint->pxNetworkInterface == pxInterface ) )
 800a0b6:	68bb      	ldr	r3, [r7, #8]
 800a0b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if( ( pxInterface == NULL ) ||
 800a0ba:	687a      	ldr	r2, [r7, #4]
 800a0bc:	429a      	cmp	r2, r3
 800a0be:	d10a      	bne.n	800a0d6 <FreeRTOS_AllEndPointsUp+0x3a>

        {
            if( pxEndPoint->bits.bEndPointUp == pdFALSE_UNSIGNED )
 800a0c0:	68bb      	ldr	r3, [r7, #8]
 800a0c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a0c6:	f003 0310 	and.w	r3, r3, #16
 800a0ca:	b2db      	uxtb	r3, r3
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d102      	bne.n	800a0d6 <FreeRTOS_AllEndPointsUp+0x3a>
            {
                xResult = pdFALSE;
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	60fb      	str	r3, [r7, #12]
                break;
 800a0d4:	e005      	b.n	800a0e2 <FreeRTOS_AllEndPointsUp+0x46>
            }
        }

        pxEndPoint = pxEndPoint->pxNext;
 800a0d6:	68bb      	ldr	r3, [r7, #8]
 800a0d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a0da:	60bb      	str	r3, [r7, #8]
    while( pxEndPoint != NULL )
 800a0dc:	68bb      	ldr	r3, [r7, #8]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d1e6      	bne.n	800a0b0 <FreeRTOS_AllEndPointsUp+0x14>
    }

    return xResult;
 800a0e2:	68fb      	ldr	r3, [r7, #12]
}
 800a0e4:	4618      	mov	r0, r3
 800a0e6:	3714      	adds	r7, #20
 800a0e8:	46bd      	mov	sp, r7
 800a0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ee:	4770      	bx	lr
 800a0f0:	20002680 	.word	0x20002680

0800a0f4 <uxIPHeaderSizePacket>:
 * @brief Get the size of the IP-header, by checking the type of the network buffer.
 * @param[in] pxNetworkBuffer The network buffer.
 * @return The size of the corresponding IP-header.
 */
size_t uxIPHeaderSizePacket( const NetworkBufferDescriptor_t * pxNetworkBuffer )
{
 800a0f4:	b480      	push	{r7}
 800a0f6:	b085      	sub	sp, #20
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	6078      	str	r0, [r7, #4]
    size_t uxResult;
    /* Map the buffer onto Ethernet Header struct for easy access to fields. */
    /* MISRA Ref 11.3.1 [Misaligned access] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
    /* coverity[misra_c_2012_rule_11_3_violation] */
    const EthernetHeader_t * pxHeader = ( ( const EthernetHeader_t * ) pxNetworkBuffer->pucEthernetBuffer );
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a100:	60bb      	str	r3, [r7, #8]

    if( pxHeader->usFrameType == ( uint16_t ) ipIPv6_FRAME_TYPE )
 800a102:	68bb      	ldr	r3, [r7, #8]
 800a104:	899b      	ldrh	r3, [r3, #12]
 800a106:	b29b      	uxth	r3, r3
 800a108:	f248 62dd 	movw	r2, #34525	@ 0x86dd
 800a10c:	4293      	cmp	r3, r2
 800a10e:	d102      	bne.n	800a116 <uxIPHeaderSizePacket+0x22>
    {
        uxResult = ipSIZE_OF_IPv6_HEADER;
 800a110:	2328      	movs	r3, #40	@ 0x28
 800a112:	60fb      	str	r3, [r7, #12]
 800a114:	e001      	b.n	800a11a <uxIPHeaderSizePacket+0x26>
    }
    else
    {
        uxResult = ipSIZE_OF_IPv4_HEADER;
 800a116:	2314      	movs	r3, #20
 800a118:	60fb      	str	r3, [r7, #12]
    }

    return uxResult;
 800a11a:	68fb      	ldr	r3, [r7, #12]
}
 800a11c:	4618      	mov	r0, r3
 800a11e:	3714      	adds	r7, #20
 800a120:	46bd      	mov	sp, r7
 800a122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a126:	4770      	bx	lr

0800a128 <uxIPHeaderSizeSocket>:
 * @brief Get the size of the IP-header, by checking if the socket bIsIPv6 set.
 * @param[in] pxSocket The socket.
 * @return The size of the corresponding IP-header.
 */
size_t uxIPHeaderSizeSocket( const FreeRTOS_Socket_t * pxSocket )
{
 800a128:	b480      	push	{r7}
 800a12a:	b085      	sub	sp, #20
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
    size_t uxResult;

    if( ( pxSocket != NULL ) && ( pxSocket->bits.bIsIPv6 != pdFALSE_UNSIGNED ) )
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d009      	beq.n	800a14a <uxIPHeaderSizeSocket+0x22>
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	7a1b      	ldrb	r3, [r3, #8]
 800a13a:	f003 0301 	and.w	r3, r3, #1
 800a13e:	b2db      	uxtb	r3, r3
 800a140:	2b00      	cmp	r3, #0
 800a142:	d002      	beq.n	800a14a <uxIPHeaderSizeSocket+0x22>
    {
        uxResult = ipSIZE_OF_IPv6_HEADER;
 800a144:	2328      	movs	r3, #40	@ 0x28
 800a146:	60fb      	str	r3, [r7, #12]
 800a148:	e001      	b.n	800a14e <uxIPHeaderSizeSocket+0x26>
    }
    else
    {
        uxResult = ipSIZE_OF_IPv4_HEADER;
 800a14a:	2314      	movs	r3, #20
 800a14c:	60fb      	str	r3, [r7, #12]
    }

    return uxResult;
 800a14e:	68fb      	ldr	r3, [r7, #12]
}
 800a150:	4618      	mov	r0, r3
 800a152:	3714      	adds	r7, #20
 800a154:	46bd      	mov	sp, r7
 800a156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15a:	4770      	bx	lr

0800a15c <vApplicationPingReplyHook>:

//USER FUNCTIONS

//Hook for when you receive a ping reply
void vApplicationPingReplyHook( ePingReplyStatus_t eStatus, //reply message from system
		uint16_t usIdentifier ){
 800a15c:	b480      	push	{r7}
 800a15e:	b083      	sub	sp, #12
 800a160:	af00      	add	r7, sp, #0
 800a162:	4603      	mov	r3, r0
 800a164:	460a      	mov	r2, r1
 800a166:	71fb      	strb	r3, [r7, #7]
 800a168:	4613      	mov	r3, r2
 800a16a:	80bb      	strh	r3, [r7, #4]

}
 800a16c:	bf00      	nop
 800a16e:	370c      	adds	r7, #12
 800a170:	46bd      	mov	sp, r7
 800a172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a176:	4770      	bx	lr

0800a178 <vApplicationIPNetworkEventHook_Multi>:

//checks the eNetworkUp type to see if it's  UP or DOWN
void vApplicationIPNetworkEventHook_Multi(eIPCallbackEvent_t networkEvent, struct xNetworkEndPoint *pxEndPoint){
 800a178:	b580      	push	{r7, lr}
 800a17a:	b082      	sub	sp, #8
 800a17c:	af00      	add	r7, sp, #0
 800a17e:	4603      	mov	r3, r0
 800a180:	6039      	str	r1, [r7, #0]
 800a182:	71fb      	strb	r3, [r7, #7]
	switch(networkEvent){
 800a184:	79fb      	ldrb	r3, [r7, #7]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d002      	beq.n	800a190 <vApplicationIPNetworkEventHook_Multi+0x18>
 800a18a:	2b01      	cmp	r3, #1
 800a18c:	d008      	beq.n	800a1a0 <vApplicationIPNetworkEventHook_Multi+0x28>
		break;
	case eNetworkDown:
		SEGGER_RTT_printf(0,"Network Down!");
		break;
	}
}
 800a18e:	e00c      	b.n	800a1aa <vApplicationIPNetworkEventHook_Multi+0x32>
		SEGGER_RTT_printf(0,"Network UP! IP: %lup\n", FreeRTOS_ntohl(pxEndPoint->ipv4_settings.ulIPAddress));
 800a190:	683b      	ldr	r3, [r7, #0]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	461a      	mov	r2, r3
 800a196:	4907      	ldr	r1, [pc, #28]	@ (800a1b4 <vApplicationIPNetworkEventHook_Multi+0x3c>)
 800a198:	2000      	movs	r0, #0
 800a19a:	f7f6 ff9b 	bl	80010d4 <SEGGER_RTT_printf>
		break;
 800a19e:	e004      	b.n	800a1aa <vApplicationIPNetworkEventHook_Multi+0x32>
		SEGGER_RTT_printf(0,"Network Down!");
 800a1a0:	4905      	ldr	r1, [pc, #20]	@ (800a1b8 <vApplicationIPNetworkEventHook_Multi+0x40>)
 800a1a2:	2000      	movs	r0, #0
 800a1a4:	f7f6 ff96 	bl	80010d4 <SEGGER_RTT_printf>
		break;
 800a1a8:	bf00      	nop
}
 800a1aa:	bf00      	nop
 800a1ac:	3708      	adds	r7, #8
 800a1ae:	46bd      	mov	sp, r7
 800a1b0:	bd80      	pop	{r7, pc}
 800a1b2:	bf00      	nop
 800a1b4:	0801877c 	.word	0x0801877c
 800a1b8:	08018794 	.word	0x08018794

0800a1bc <ulApplicationGetNextSequenceNumber>:
//get a random sequence number for the first packet
uint32_t ulApplicationGetNextSequenceNumber( uint32_t ulSourceAddress,
                                           uint16_t usSourcePort,
                                           uint32_t ulDestinationAddress,
                                           uint16_t usDestinationPort )
{
 800a1bc:	b590      	push	{r4, r7, lr}
 800a1be:	b085      	sub	sp, #20
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	60f8      	str	r0, [r7, #12]
 800a1c4:	607a      	str	r2, [r7, #4]
 800a1c6:	461a      	mov	r2, r3
 800a1c8:	460b      	mov	r3, r1
 800a1ca:	817b      	strh	r3, [r7, #10]
 800a1cc:	4613      	mov	r3, r2
 800a1ce:	813b      	strh	r3, [r7, #8]
    return (uint32_t) rand() ^ (uint32_t) xTaskGetTickCount();
 800a1d0:	f00d f81c 	bl	801720c <rand>
 800a1d4:	4603      	mov	r3, r0
 800a1d6:	461c      	mov	r4, r3
 800a1d8:	f00b f836 	bl	8015248 <xTaskGetTickCount>
 800a1dc:	4603      	mov	r3, r0
 800a1de:	4063      	eors	r3, r4
}
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	3714      	adds	r7, #20
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	bd90      	pop	{r4, r7, pc}

0800a1e8 <xCalculateSleepTime>:
 *
 * @return The maximum sleep time or ipconfigMAX_IP_TASK_SLEEP_TIME,
 *         whichever is smaller.
 */
TickType_t xCalculateSleepTime( void )
{
 800a1e8:	b480      	push	{r7}
 800a1ea:	b083      	sub	sp, #12
 800a1ec:	af00      	add	r7, sp, #0
    TickType_t uxMaximumSleepTime;

    /* Start with the maximum sleep time, then check this against the remaining
     * time in any other timers that are active. */
    uxMaximumSleepTime = ipconfigMAX_IP_TASK_SLEEP_TIME;
 800a1ee:	f242 7310 	movw	r3, #10000	@ 0x2710
 800a1f2:	607b      	str	r3, [r7, #4]

    #if ipconfigIS_ENABLED( ipconfigUSE_IPv4 )
        if( xARPTimer.bActive != pdFALSE_UNSIGNED )
 800a1f4:	4b26      	ldr	r3, [pc, #152]	@ (800a290 <xCalculateSleepTime+0xa8>)
 800a1f6:	781b      	ldrb	r3, [r3, #0]
 800a1f8:	f003 0301 	and.w	r3, r3, #1
 800a1fc:	b2db      	uxtb	r3, r3
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d007      	beq.n	800a212 <xCalculateSleepTime+0x2a>
        {
            if( xARPTimer.ulRemainingTime < uxMaximumSleepTime )
 800a202:	4b23      	ldr	r3, [pc, #140]	@ (800a290 <xCalculateSleepTime+0xa8>)
 800a204:	68db      	ldr	r3, [r3, #12]
 800a206:	687a      	ldr	r2, [r7, #4]
 800a208:	429a      	cmp	r2, r3
 800a20a:	d902      	bls.n	800a212 <xCalculateSleepTime+0x2a>
            {
                uxMaximumSleepTime = xARPTimer.ulRemainingTime;
 800a20c:	4b20      	ldr	r3, [pc, #128]	@ (800a290 <xCalculateSleepTime+0xa8>)
 800a20e:	68db      	ldr	r3, [r3, #12]
 800a210:	607b      	str	r3, [r7, #4]
        }
    #endif

    #if ( ipconfigUSE_DHCP == 1 ) || ( ipconfigUSE_RA == 1 )
    {
        const NetworkEndPoint_t * pxEndPoint = pxNetworkEndPoints;
 800a212:	4b20      	ldr	r3, [pc, #128]	@ (800a294 <xCalculateSleepTime+0xac>)
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	603b      	str	r3, [r7, #0]

        while( pxEndPoint != NULL )
 800a218:	e012      	b.n	800a240 <xCalculateSleepTime+0x58>
        {
            if( pxEndPoint->xDHCP_RATimer.bActive != pdFALSE_UNSIGNED )
 800a21a:	683b      	ldr	r3, [r7, #0]
 800a21c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800a220:	f003 0301 	and.w	r3, r3, #1
 800a224:	b2db      	uxtb	r3, r3
 800a226:	2b00      	cmp	r3, #0
 800a228:	d007      	beq.n	800a23a <xCalculateSleepTime+0x52>
            {
                if( pxEndPoint->xDHCP_RATimer.ulRemainingTime < uxMaximumSleepTime )
 800a22a:	683b      	ldr	r3, [r7, #0]
 800a22c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a22e:	687a      	ldr	r2, [r7, #4]
 800a230:	429a      	cmp	r2, r3
 800a232:	d902      	bls.n	800a23a <xCalculateSleepTime+0x52>
                {
                    uxMaximumSleepTime = pxEndPoint->xDHCP_RATimer.ulRemainingTime;
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a238:	607b      	str	r3, [r7, #4]
                }
            }

            pxEndPoint = pxEndPoint->pxNext;
 800a23a:	683b      	ldr	r3, [r7, #0]
 800a23c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a23e:	603b      	str	r3, [r7, #0]
        while( pxEndPoint != NULL )
 800a240:	683b      	ldr	r3, [r7, #0]
 800a242:	2b00      	cmp	r3, #0
 800a244:	d1e9      	bne.n	800a21a <xCalculateSleepTime+0x32>
    }
    #endif /* ipconfigUSE_DHCP */

    #if ( ipconfigUSE_TCP == 1 )
    {
        if( xTCPTimer.bActive != pdFALSE_UNSIGNED )
 800a246:	4b14      	ldr	r3, [pc, #80]	@ (800a298 <xCalculateSleepTime+0xb0>)
 800a248:	781b      	ldrb	r3, [r3, #0]
 800a24a:	f003 0301 	and.w	r3, r3, #1
 800a24e:	b2db      	uxtb	r3, r3
 800a250:	2b00      	cmp	r3, #0
 800a252:	d007      	beq.n	800a264 <xCalculateSleepTime+0x7c>
        {
            if( xTCPTimer.ulRemainingTime < uxMaximumSleepTime )
 800a254:	4b10      	ldr	r3, [pc, #64]	@ (800a298 <xCalculateSleepTime+0xb0>)
 800a256:	68db      	ldr	r3, [r3, #12]
 800a258:	687a      	ldr	r2, [r7, #4]
 800a25a:	429a      	cmp	r2, r3
 800a25c:	d902      	bls.n	800a264 <xCalculateSleepTime+0x7c>
            {
                uxMaximumSleepTime = xTCPTimer.ulRemainingTime;
 800a25e:	4b0e      	ldr	r3, [pc, #56]	@ (800a298 <xCalculateSleepTime+0xb0>)
 800a260:	68db      	ldr	r3, [r3, #12]
 800a262:	607b      	str	r3, [r7, #4]
    }
    #endif

    #if ( ipconfigDNS_USE_CALLBACKS != 0 )
    {
        if( xDNSTimer.bActive != pdFALSE_UNSIGNED )
 800a264:	4b0d      	ldr	r3, [pc, #52]	@ (800a29c <xCalculateSleepTime+0xb4>)
 800a266:	781b      	ldrb	r3, [r3, #0]
 800a268:	f003 0301 	and.w	r3, r3, #1
 800a26c:	b2db      	uxtb	r3, r3
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d007      	beq.n	800a282 <xCalculateSleepTime+0x9a>
        {
            if( xDNSTimer.ulRemainingTime < uxMaximumSleepTime )
 800a272:	4b0a      	ldr	r3, [pc, #40]	@ (800a29c <xCalculateSleepTime+0xb4>)
 800a274:	68db      	ldr	r3, [r3, #12]
 800a276:	687a      	ldr	r2, [r7, #4]
 800a278:	429a      	cmp	r2, r3
 800a27a:	d902      	bls.n	800a282 <xCalculateSleepTime+0x9a>
            {
                uxMaximumSleepTime = xDNSTimer.ulRemainingTime;
 800a27c:	4b07      	ldr	r3, [pc, #28]	@ (800a29c <xCalculateSleepTime+0xb4>)
 800a27e:	68db      	ldr	r3, [r3, #12]
 800a280:	607b      	str	r3, [r7, #4]
            }
        }
    }
    #endif

    return uxMaximumSleepTime;
 800a282:	687b      	ldr	r3, [r7, #4]
}
 800a284:	4618      	mov	r0, r3
 800a286:	370c      	adds	r7, #12
 800a288:	46bd      	mov	sp, r7
 800a28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a28e:	4770      	bx	lr
 800a290:	20002630 	.word	0x20002630
 800a294:	20002680 	.word	0x20002680
 800a298:	20002644 	.word	0x20002644
 800a29c:	20002658 	.word	0x20002658

0800a2a0 <vCheckNetworkTimers>:
/* MISRA Ref 8.9.1 [File scoped variables] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-89 */
/* coverity[misra_c_2012_rule_8_9_violation] */
/* coverity[single_use] */
void vCheckNetworkTimers( void )
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b086      	sub	sp, #24
 800a2a4:	af00      	add	r7, sp, #0
    NetworkInterface_t * pxInterface;

    #if ipconfigIS_ENABLED( ipconfigUSE_IPv4 )
        /* Is it time for ARP processing? */
        if( prvIPTimerCheck( &xARPTimer ) != pdFALSE )
 800a2a6:	4843      	ldr	r0, [pc, #268]	@ (800a3b4 <vCheckNetworkTimers+0x114>)
 800a2a8:	f000 f904 	bl	800a4b4 <prvIPTimerCheck>
 800a2ac:	4603      	mov	r3, r0
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d002      	beq.n	800a2b8 <vCheckNetworkTimers+0x18>
        {
            ( void ) xSendEventToIPTask( eARPTimerEvent );
 800a2b2:	2003      	movs	r0, #3
 800a2b4:	f7ff fb80 	bl	80099b8 <xSendEventToIPTask>
        }

        /* Is the ARP resolution timer expired? */
        if( prvIPTimerCheck( &xARPResolutionTimer ) != pdFALSE )
 800a2b8:	483f      	ldr	r0, [pc, #252]	@ (800a3b8 <vCheckNetworkTimers+0x118>)
 800a2ba:	f000 f8fb 	bl	800a4b4 <prvIPTimerCheck>
 800a2be:	4603      	mov	r3, r0
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d00e      	beq.n	800a2e2 <vCheckNetworkTimers+0x42>
        {
            if( pxARPWaitingNetworkBuffer != NULL )
 800a2c4:	4b3d      	ldr	r3, [pc, #244]	@ (800a3bc <vCheckNetworkTimers+0x11c>)
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d00a      	beq.n	800a2e2 <vCheckNetworkTimers+0x42>
            {
                /* Disable the ARP resolution timer. */
                vIPSetARPResolutionTimerEnableState( pdFALSE );
 800a2cc:	2000      	movs	r0, #0
 800a2ce:	f000 f967 	bl	800a5a0 <vIPSetARPResolutionTimerEnableState>

                /* We have waited long enough for the ARP response. Now, free the network
                 * buffer. */
                vReleaseNetworkBufferAndDescriptor( pxARPWaitingNetworkBuffer );
 800a2d2:	4b3a      	ldr	r3, [pc, #232]	@ (800a3bc <vCheckNetworkTimers+0x11c>)
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	f007 fa14 	bl	8011704 <vReleaseNetworkBufferAndDescriptor>

                /* Clear the pointer. */
                pxARPWaitingNetworkBuffer = NULL;
 800a2dc:	4b37      	ldr	r3, [pc, #220]	@ (800a3bc <vCheckNetworkTimers+0x11c>)
 800a2de:	2200      	movs	r2, #0
 800a2e0:	601a      	str	r2, [r3, #0]
    #endif /* if ipconfigIS_ENABLED( ipconfigUSE_IPv6 ) */

    #if ( ipconfigUSE_DHCP == 1 ) || ( ipconfigUSE_RA == 1 )
    {
        /* Is it time for DHCP processing? */
        NetworkEndPoint_t * pxEndPoint = pxNetworkEndPoints;
 800a2e2:	4b37      	ldr	r3, [pc, #220]	@ (800a3c0 <vCheckNetworkTimers+0x120>)
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	613b      	str	r3, [r7, #16]

        while( pxEndPoint != NULL )
 800a2e8:	e007      	b.n	800a2fa <vCheckNetworkTimers+0x5a>
        {
            if( prvIPTimerCheck( &( pxEndPoint->xDHCP_RATimer ) ) != pdFALSE )
 800a2ea:	693b      	ldr	r3, [r7, #16]
 800a2ec:	3348      	adds	r3, #72	@ 0x48
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	f000 f8e0 	bl	800a4b4 <prvIPTimerCheck>
                        vRAProcess( pdFALSE, pxEndPoint );
                    }
                #endif /* ( ipconfigUSE_RA != 0 ) */
            }

            pxEndPoint = pxEndPoint->pxNext;
 800a2f4:	693b      	ldr	r3, [r7, #16]
 800a2f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a2f8:	613b      	str	r3, [r7, #16]
        while( pxEndPoint != NULL )
 800a2fa:	693b      	ldr	r3, [r7, #16]
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d1f4      	bne.n	800a2ea <vCheckNetworkTimers+0x4a>
    #endif /* ( ipconfigUSE_DHCP == 1 ) || ( ipconfigUSE_RA != 0 ) */

    #if ( ipconfigDNS_USE_CALLBACKS != 0 )
    {
        /* Is it time for DNS processing? */
        if( prvIPTimerCheck( &xDNSTimer ) != pdFALSE )
 800a300:	4830      	ldr	r0, [pc, #192]	@ (800a3c4 <vCheckNetworkTimers+0x124>)
 800a302:	f000 f8d7 	bl	800a4b4 <prvIPTimerCheck>
 800a306:	4603      	mov	r3, r0
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d002      	beq.n	800a312 <vCheckNetworkTimers+0x72>
        {
            vDNSCheckCallBack( NULL );
 800a30c:	2000      	movs	r0, #0
 800a30e:	f7fe fcbb 	bl	8008c88 <vDNSCheckCallBack>
        TickType_t xNextTime;
        BaseType_t xCheckTCPSockets;

        /* If the IP task has messages waiting to be processed then
         * it will not sleep in any case. */
        if( uxQueueMessagesWaiting( xNetworkEventQueue ) == 0U )
 800a312:	4b2d      	ldr	r3, [pc, #180]	@ (800a3c8 <vCheckNetworkTimers+0x128>)
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	4618      	mov	r0, r3
 800a318:	f00a fa58 	bl	80147cc <uxQueueMessagesWaiting>
 800a31c:	4603      	mov	r3, r0
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d102      	bne.n	800a328 <vCheckNetworkTimers+0x88>
        {
            xWillSleep = pdTRUE;
 800a322:	2301      	movs	r3, #1
 800a324:	60fb      	str	r3, [r7, #12]
 800a326:	e001      	b.n	800a32c <vCheckNetworkTimers+0x8c>
        }
        else
        {
            xWillSleep = pdFALSE;
 800a328:	2300      	movs	r3, #0
 800a32a:	60fb      	str	r3, [r7, #12]
        }

        /* Sockets need to be checked if the TCP timer has expired. */
        xCheckTCPSockets = prvIPTimerCheck( &xTCPTimer );
 800a32c:	4827      	ldr	r0, [pc, #156]	@ (800a3cc <vCheckNetworkTimers+0x12c>)
 800a32e:	f000 f8c1 	bl	800a4b4 <prvIPTimerCheck>
 800a332:	60b8      	str	r0, [r7, #8]

        /* Sockets will also be checked if there are TCP messages but the
        * message queue is empty (indicated by xWillSleep being true). */
        if( xWillSleep != pdFALSE )
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	2b00      	cmp	r3, #0
 800a338:	d001      	beq.n	800a33e <vCheckNetworkTimers+0x9e>
        {
            xCheckTCPSockets = pdTRUE;
 800a33a:	2301      	movs	r3, #1
 800a33c:	60bb      	str	r3, [r7, #8]
        }

        if( xCheckTCPSockets != pdFALSE )
 800a33e:	68bb      	ldr	r3, [r7, #8]
 800a340:	2b00      	cmp	r3, #0
 800a342:	d007      	beq.n	800a354 <vCheckNetworkTimers+0xb4>
        {
            /* Attend to the sockets, returning the period after which the
             * check must be repeated. */
            xNextTime = xTCPTimerCheck( xWillSleep );
 800a344:	68f8      	ldr	r0, [r7, #12]
 800a346:	f002 f979 	bl	800c63c <xTCPTimerCheck>
 800a34a:	6038      	str	r0, [r7, #0]
            prvIPTimerStart( &xTCPTimer, xNextTime );
 800a34c:	6839      	ldr	r1, [r7, #0]
 800a34e:	481f      	ldr	r0, [pc, #124]	@ (800a3cc <vCheckNetworkTimers+0x12c>)
 800a350:	f000 f844 	bl	800a3dc <prvIPTimerStart>
        }
    }

    /* See if any socket was planned to be closed. */
    vSocketCloseNextTime( NULL );
 800a354:	2000      	movs	r0, #0
 800a356:	f003 f813 	bl	800d380 <vSocketCloseNextTime>

    /* See if any reusable socket needs to go back to 'eTCP_LISTEN' state. */
    vSocketListenNextTime( NULL );
 800a35a:	2000      	movs	r0, #0
 800a35c:	f003 f82c 	bl	800d3b8 <vSocketListenNextTime>
    #endif /* ipconfigUSE_TCP == 1 */

    /* Is it time to trigger the repeated NetworkDown events? */
    if( xAllNetworksUp == pdFALSE )
 800a360:	4b1b      	ldr	r3, [pc, #108]	@ (800a3d0 <vCheckNetworkTimers+0x130>)
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	2b00      	cmp	r3, #0
 800a366:	d120      	bne.n	800a3aa <vCheckNetworkTimers+0x10a>
    {
        if( prvIPTimerCheck( &( xNetworkTimer ) ) != pdFALSE )
 800a368:	481a      	ldr	r0, [pc, #104]	@ (800a3d4 <vCheckNetworkTimers+0x134>)
 800a36a:	f000 f8a3 	bl	800a4b4 <prvIPTimerCheck>
 800a36e:	4603      	mov	r3, r0
 800a370:	2b00      	cmp	r3, #0
 800a372:	d01a      	beq.n	800a3aa <vCheckNetworkTimers+0x10a>
        {
            BaseType_t xUp = pdTRUE;
 800a374:	2301      	movs	r3, #1
 800a376:	607b      	str	r3, [r7, #4]

            for( pxInterface = pxNetworkInterfaces; pxInterface != NULL; pxInterface = pxInterface->pxNext )
 800a378:	4b17      	ldr	r3, [pc, #92]	@ (800a3d8 <vCheckNetworkTimers+0x138>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	617b      	str	r3, [r7, #20]
 800a37e:	e00e      	b.n	800a39e <vCheckNetworkTimers+0xfe>
            {
                if( pxInterface->bits.bInterfaceUp == pdFALSE_UNSIGNED )
 800a380:	697b      	ldr	r3, [r7, #20]
 800a382:	7f1b      	ldrb	r3, [r3, #28]
 800a384:	f003 0301 	and.w	r3, r3, #1
 800a388:	b2db      	uxtb	r3, r3
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d104      	bne.n	800a398 <vCheckNetworkTimers+0xf8>
                {
                    xUp = pdFALSE;
 800a38e:	2300      	movs	r3, #0
 800a390:	607b      	str	r3, [r7, #4]
                    FreeRTOS_NetworkDown( pxInterface );
 800a392:	6978      	ldr	r0, [r7, #20]
 800a394:	f7ff fa78 	bl	8009888 <FreeRTOS_NetworkDown>
            for( pxInterface = pxNetworkInterfaces; pxInterface != NULL; pxInterface = pxInterface->pxNext )
 800a398:	697b      	ldr	r3, [r7, #20]
 800a39a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a39c:	617b      	str	r3, [r7, #20]
 800a39e:	697b      	ldr	r3, [r7, #20]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d1ed      	bne.n	800a380 <vCheckNetworkTimers+0xe0>
                }
            }

            vSetAllNetworksUp( xUp );
 800a3a4:	6878      	ldr	r0, [r7, #4]
 800a3a6:	f000 f92f 	bl	800a608 <vSetAllNetworksUp>
        }
    }
}
 800a3aa:	bf00      	nop
 800a3ac:	3718      	adds	r7, #24
 800a3ae:	46bd      	mov	sp, r7
 800a3b0:	bd80      	pop	{r7, pc}
 800a3b2:	bf00      	nop
 800a3b4:	20002630 	.word	0x20002630
 800a3b8:	2000261c 	.word	0x2000261c
 800a3bc:	20001300 	.word	0x20001300
 800a3c0:	20002680 	.word	0x20002680
 800a3c4:	20002658 	.word	0x20002658
 800a3c8:	20001304 	.word	0x20001304
 800a3cc:	20002644 	.word	0x20002644
 800a3d0:	20002618 	.word	0x20002618
 800a3d4:	2000266c 	.word	0x2000266c
 800a3d8:	20002684 	.word	0x20002684

0800a3dc <prvIPTimerStart>:
 *                     as expired.
 * @param[in] xTime Time to be loaded into the IP timer.
 */
static void prvIPTimerStart( IPTimer_t * pxTimer,
                             TickType_t xTime )
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b082      	sub	sp, #8
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	6078      	str	r0, [r7, #4]
 800a3e4:	6039      	str	r1, [r7, #0]
    vTaskSetTimeOutState( &pxTimer->xTimeOut );
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	3304      	adds	r3, #4
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	f00b f9c6 	bl	801577c <vTaskSetTimeOutState>
    pxTimer->ulRemainingTime = xTime;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	683a      	ldr	r2, [r7, #0]
 800a3f4:	60da      	str	r2, [r3, #12]

    if( xTime == ( TickType_t ) 0 )
 800a3f6:	683b      	ldr	r3, [r7, #0]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d105      	bne.n	800a408 <prvIPTimerStart+0x2c>
    {
        pxTimer->bExpired = pdTRUE_UNSIGNED;
 800a3fc:	687a      	ldr	r2, [r7, #4]
 800a3fe:	7813      	ldrb	r3, [r2, #0]
 800a400:	f043 0302 	orr.w	r3, r3, #2
 800a404:	7013      	strb	r3, [r2, #0]
 800a406:	e004      	b.n	800a412 <prvIPTimerStart+0x36>
    }
    else
    {
        pxTimer->bExpired = pdFALSE_UNSIGNED;
 800a408:	687a      	ldr	r2, [r7, #4]
 800a40a:	7813      	ldrb	r3, [r2, #0]
 800a40c:	f023 0302 	bic.w	r3, r3, #2
 800a410:	7013      	strb	r3, [r2, #0]
    }

    pxTimer->bActive = pdTRUE_UNSIGNED;
 800a412:	687a      	ldr	r2, [r7, #4]
 800a414:	7813      	ldrb	r3, [r2, #0]
 800a416:	f043 0301 	orr.w	r3, r3, #1
 800a41a:	7013      	strb	r3, [r2, #0]
}
 800a41c:	bf00      	nop
 800a41e:	3708      	adds	r7, #8
 800a420:	46bd      	mov	sp, r7
 800a422:	bd80      	pop	{r7, pc}

0800a424 <vIPTimerStartARPResolution>:
 * @brief Start an ARP Resolution timer.
 *
 * @param[in] xTime Time to be loaded into the ARP Resolution timer.
 */
    void vIPTimerStartARPResolution( TickType_t xTime )
    {
 800a424:	b580      	push	{r7, lr}
 800a426:	b082      	sub	sp, #8
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
        prvIPTimerStart( &( xARPResolutionTimer ), xTime );
 800a42c:	6879      	ldr	r1, [r7, #4]
 800a42e:	4803      	ldr	r0, [pc, #12]	@ (800a43c <vIPTimerStartARPResolution+0x18>)
 800a430:	f7ff ffd4 	bl	800a3dc <prvIPTimerStart>
    }
 800a434:	bf00      	nop
 800a436:	3708      	adds	r7, #8
 800a438:	46bd      	mov	sp, r7
 800a43a:	bd80      	pop	{r7, pc}
 800a43c:	2000261c 	.word	0x2000261c

0800a440 <prvIPTimerReload>:
 * @param[in] pxTimer Pointer to the IP timer.
 * @param[in] xTime Time to be reloaded into the IP timer.
 */
static void prvIPTimerReload( IPTimer_t * pxTimer,
                              TickType_t xTime )
{
 800a440:	b580      	push	{r7, lr}
 800a442:	b082      	sub	sp, #8
 800a444:	af00      	add	r7, sp, #0
 800a446:	6078      	str	r0, [r7, #4]
 800a448:	6039      	str	r1, [r7, #0]
    pxTimer->ulReloadTime = xTime;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	683a      	ldr	r2, [r7, #0]
 800a44e:	611a      	str	r2, [r3, #16]
    prvIPTimerStart( pxTimer, xTime );
 800a450:	6839      	ldr	r1, [r7, #0]
 800a452:	6878      	ldr	r0, [r7, #4]
 800a454:	f7ff ffc2 	bl	800a3dc <prvIPTimerStart>
}
 800a458:	bf00      	nop
 800a45a:	3708      	adds	r7, #8
 800a45c:	46bd      	mov	sp, r7
 800a45e:	bd80      	pop	{r7, pc}

0800a460 <vTCPTimerReload>:
 * @brief Sets the reload time of the TCP timer and restarts it.
 *
 * @param[in] xTime Time to be reloaded into the TCP timer.
 */
    void vTCPTimerReload( TickType_t xTime )
    {
 800a460:	b580      	push	{r7, lr}
 800a462:	b082      	sub	sp, #8
 800a464:	af00      	add	r7, sp, #0
 800a466:	6078      	str	r0, [r7, #4]
        prvIPTimerReload( &xTCPTimer, xTime );
 800a468:	6879      	ldr	r1, [r7, #4]
 800a46a:	4803      	ldr	r0, [pc, #12]	@ (800a478 <vTCPTimerReload+0x18>)
 800a46c:	f7ff ffe8 	bl	800a440 <prvIPTimerReload>
    }
 800a470:	bf00      	nop
 800a472:	3708      	adds	r7, #8
 800a474:	46bd      	mov	sp, r7
 800a476:	bd80      	pop	{r7, pc}
 800a478:	20002644 	.word	0x20002644

0800a47c <vARPTimerReload>:
 * @brief Sets the reload time of the ARP timer and restarts it.
 *
 * @param[in] xTime Time to be reloaded into the ARP timer.
 */
    void vARPTimerReload( TickType_t xTime )
    {
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b082      	sub	sp, #8
 800a480:	af00      	add	r7, sp, #0
 800a482:	6078      	str	r0, [r7, #4]
        prvIPTimerReload( &xARPTimer, xTime );
 800a484:	6879      	ldr	r1, [r7, #4]
 800a486:	4803      	ldr	r0, [pc, #12]	@ (800a494 <vARPTimerReload+0x18>)
 800a488:	f7ff ffda 	bl	800a440 <prvIPTimerReload>
    }
 800a48c:	bf00      	nop
 800a48e:	3708      	adds	r7, #8
 800a490:	46bd      	mov	sp, r7
 800a492:	bd80      	pop	{r7, pc}
 800a494:	20002630 	.word	0x20002630

0800a498 <vNetworkTimerReload>:
 * @brief Reload the Network timer.
 *
 * @param[in] xTime Time to be reloaded into the Network timer.
 */
void vNetworkTimerReload( TickType_t xTime )
{
 800a498:	b580      	push	{r7, lr}
 800a49a:	b082      	sub	sp, #8
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	6078      	str	r0, [r7, #4]
    prvIPTimerReload( &xNetworkTimer, xTime );
 800a4a0:	6879      	ldr	r1, [r7, #4]
 800a4a2:	4803      	ldr	r0, [pc, #12]	@ (800a4b0 <vNetworkTimerReload+0x18>)
 800a4a4:	f7ff ffcc 	bl	800a440 <prvIPTimerReload>
}
 800a4a8:	bf00      	nop
 800a4aa:	3708      	adds	r7, #8
 800a4ac:	46bd      	mov	sp, r7
 800a4ae:	bd80      	pop	{r7, pc}
 800a4b0:	2000266c 	.word	0x2000266c

0800a4b4 <prvIPTimerCheck>:
 * @param[in] pxTimer Pointer to the IP timer.
 *
 * @return If the timer is expired then pdTRUE is returned. Else pdFALSE.
 */
static BaseType_t prvIPTimerCheck( IPTimer_t * pxTimer )
{
 800a4b4:	b580      	push	{r7, lr}
 800a4b6:	b084      	sub	sp, #16
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    if( pxTimer->bActive == pdFALSE_UNSIGNED )
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	781b      	ldrb	r3, [r3, #0]
 800a4c0:	f003 0301 	and.w	r3, r3, #1
 800a4c4:	b2db      	uxtb	r3, r3
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d102      	bne.n	800a4d0 <prvIPTimerCheck+0x1c>
    {
        /* The timer is not enabled. */
        xReturn = pdFALSE;
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	60fb      	str	r3, [r7, #12]
 800a4ce:	e028      	b.n	800a522 <prvIPTimerCheck+0x6e>
    }
    else
    {
        /* The timer might have set the bExpired flag already, if not, check the
         * value of xTimeOut against ulRemainingTime. */
        if( pxTimer->bExpired == pdFALSE_UNSIGNED )
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	781b      	ldrb	r3, [r3, #0]
 800a4d4:	f003 0302 	and.w	r3, r3, #2
 800a4d8:	b2db      	uxtb	r3, r3
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d10f      	bne.n	800a4fe <prvIPTimerCheck+0x4a>
        {
            if( xTaskCheckForTimeOut( &( pxTimer->xTimeOut ), &( pxTimer->ulRemainingTime ) ) != pdFALSE )
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	1d1a      	adds	r2, r3, #4
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	330c      	adds	r3, #12
 800a4e6:	4619      	mov	r1, r3
 800a4e8:	4610      	mov	r0, r2
 800a4ea:	f00b f987 	bl	80157fc <xTaskCheckForTimeOut>
 800a4ee:	4603      	mov	r3, r0
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d004      	beq.n	800a4fe <prvIPTimerCheck+0x4a>
            {
                pxTimer->bExpired = pdTRUE_UNSIGNED;
 800a4f4:	687a      	ldr	r2, [r7, #4]
 800a4f6:	7813      	ldrb	r3, [r2, #0]
 800a4f8:	f043 0302 	orr.w	r3, r3, #2
 800a4fc:	7013      	strb	r3, [r2, #0]
            }
        }

        if( pxTimer->bExpired != pdFALSE_UNSIGNED )
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	781b      	ldrb	r3, [r3, #0]
 800a502:	f003 0302 	and.w	r3, r3, #2
 800a506:	b2db      	uxtb	r3, r3
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d008      	beq.n	800a51e <prvIPTimerCheck+0x6a>
        {
            prvIPTimerStart( pxTimer, pxTimer->ulReloadTime );
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	691b      	ldr	r3, [r3, #16]
 800a510:	4619      	mov	r1, r3
 800a512:	6878      	ldr	r0, [r7, #4]
 800a514:	f7ff ff62 	bl	800a3dc <prvIPTimerStart>
            xReturn = pdTRUE;
 800a518:	2301      	movs	r3, #1
 800a51a:	60fb      	str	r3, [r7, #12]
 800a51c:	e001      	b.n	800a522 <prvIPTimerCheck+0x6e>
        }
        else
        {
            xReturn = pdFALSE;
 800a51e:	2300      	movs	r3, #0
 800a520:	60fb      	str	r3, [r7, #12]
        }
    }

    return xReturn;
 800a522:	68fb      	ldr	r3, [r7, #12]
}
 800a524:	4618      	mov	r0, r3
 800a526:	3710      	adds	r7, #16
 800a528:	46bd      	mov	sp, r7
 800a52a:	bd80      	pop	{r7, pc}

0800a52c <vIPSetTCPTimerExpiredState>:
 * @brief Enable/disable the TCP timer.
 *
 * @param[in] xExpiredState pdTRUE - set as expired; pdFALSE - set as non-expired.
 */
    void vIPSetTCPTimerExpiredState( BaseType_t xExpiredState )
    {
 800a52c:	b480      	push	{r7}
 800a52e:	b083      	sub	sp, #12
 800a530:	af00      	add	r7, sp, #0
 800a532:	6078      	str	r0, [r7, #4]
        xTCPTimer.bActive = pdTRUE_UNSIGNED;
 800a534:	4a0c      	ldr	r2, [pc, #48]	@ (800a568 <vIPSetTCPTimerExpiredState+0x3c>)
 800a536:	7813      	ldrb	r3, [r2, #0]
 800a538:	f043 0301 	orr.w	r3, r3, #1
 800a53c:	7013      	strb	r3, [r2, #0]

        if( xExpiredState != pdFALSE )
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	2b00      	cmp	r3, #0
 800a542:	d005      	beq.n	800a550 <vIPSetTCPTimerExpiredState+0x24>
        {
            xTCPTimer.bExpired = pdTRUE_UNSIGNED;
 800a544:	4a08      	ldr	r2, [pc, #32]	@ (800a568 <vIPSetTCPTimerExpiredState+0x3c>)
 800a546:	7813      	ldrb	r3, [r2, #0]
 800a548:	f043 0302 	orr.w	r3, r3, #2
 800a54c:	7013      	strb	r3, [r2, #0]
        }
        else
        {
            xTCPTimer.bExpired = pdFALSE_UNSIGNED;
        }
    }
 800a54e:	e004      	b.n	800a55a <vIPSetTCPTimerExpiredState+0x2e>
            xTCPTimer.bExpired = pdFALSE_UNSIGNED;
 800a550:	4a05      	ldr	r2, [pc, #20]	@ (800a568 <vIPSetTCPTimerExpiredState+0x3c>)
 800a552:	7813      	ldrb	r3, [r2, #0]
 800a554:	f023 0302 	bic.w	r3, r3, #2
 800a558:	7013      	strb	r3, [r2, #0]
    }
 800a55a:	bf00      	nop
 800a55c:	370c      	adds	r7, #12
 800a55e:	46bd      	mov	sp, r7
 800a560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a564:	4770      	bx	lr
 800a566:	bf00      	nop
 800a568:	20002644 	.word	0x20002644

0800a56c <vIPSetARPTimerEnableState>:
 * @brief Enable/disable the ARP timer.
 *
 * @param[in] xEnableState pdTRUE - enable timer; pdFALSE - disable timer.
 */
    void vIPSetARPTimerEnableState( BaseType_t xEnableState )
    {
 800a56c:	b480      	push	{r7}
 800a56e:	b083      	sub	sp, #12
 800a570:	af00      	add	r7, sp, #0
 800a572:	6078      	str	r0, [r7, #4]
        if( xEnableState != pdFALSE )
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	2b00      	cmp	r3, #0
 800a578:	d005      	beq.n	800a586 <vIPSetARPTimerEnableState+0x1a>
        {
            xARPTimer.bActive = pdTRUE_UNSIGNED;
 800a57a:	4a08      	ldr	r2, [pc, #32]	@ (800a59c <vIPSetARPTimerEnableState+0x30>)
 800a57c:	7813      	ldrb	r3, [r2, #0]
 800a57e:	f043 0301 	orr.w	r3, r3, #1
 800a582:	7013      	strb	r3, [r2, #0]
        }
        else
        {
            xARPTimer.bActive = pdFALSE_UNSIGNED;
        }
    }
 800a584:	e004      	b.n	800a590 <vIPSetARPTimerEnableState+0x24>
            xARPTimer.bActive = pdFALSE_UNSIGNED;
 800a586:	4a05      	ldr	r2, [pc, #20]	@ (800a59c <vIPSetARPTimerEnableState+0x30>)
 800a588:	7813      	ldrb	r3, [r2, #0]
 800a58a:	f023 0301 	bic.w	r3, r3, #1
 800a58e:	7013      	strb	r3, [r2, #0]
    }
 800a590:	bf00      	nop
 800a592:	370c      	adds	r7, #12
 800a594:	46bd      	mov	sp, r7
 800a596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59a:	4770      	bx	lr
 800a59c:	20002630 	.word	0x20002630

0800a5a0 <vIPSetARPResolutionTimerEnableState>:
 * @brief Enable or disable the ARP resolution timer.
 *
 * @param[in] xEnableState pdTRUE if the timer must be enabled, pdFALSE otherwise.
 */
    void vIPSetARPResolutionTimerEnableState( BaseType_t xEnableState )
    {
 800a5a0:	b480      	push	{r7}
 800a5a2:	b083      	sub	sp, #12
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	6078      	str	r0, [r7, #4]
        if( xEnableState != pdFALSE )
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d005      	beq.n	800a5ba <vIPSetARPResolutionTimerEnableState+0x1a>
        {
            xARPResolutionTimer.bActive = pdTRUE_UNSIGNED;
 800a5ae:	4a08      	ldr	r2, [pc, #32]	@ (800a5d0 <vIPSetARPResolutionTimerEnableState+0x30>)
 800a5b0:	7813      	ldrb	r3, [r2, #0]
 800a5b2:	f043 0301 	orr.w	r3, r3, #1
 800a5b6:	7013      	strb	r3, [r2, #0]
        }
        else
        {
            xARPResolutionTimer.bActive = pdFALSE_UNSIGNED;
        }
    }
 800a5b8:	e004      	b.n	800a5c4 <vIPSetARPResolutionTimerEnableState+0x24>
            xARPResolutionTimer.bActive = pdFALSE_UNSIGNED;
 800a5ba:	4a05      	ldr	r2, [pc, #20]	@ (800a5d0 <vIPSetARPResolutionTimerEnableState+0x30>)
 800a5bc:	7813      	ldrb	r3, [r2, #0]
 800a5be:	f023 0301 	bic.w	r3, r3, #1
 800a5c2:	7013      	strb	r3, [r2, #0]
    }
 800a5c4:	bf00      	nop
 800a5c6:	370c      	adds	r7, #12
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ce:	4770      	bx	lr
 800a5d0:	2000261c 	.word	0x2000261c

0800a5d4 <vIPSetDNSTimerEnableState>:
 * @brief Enable/disable the DNS timer.
 *
 * @param[in] xEnableState pdTRUE - enable timer; pdFALSE - disable timer.
 */
    void vIPSetDNSTimerEnableState( BaseType_t xEnableState )
    {
 800a5d4:	b480      	push	{r7}
 800a5d6:	b083      	sub	sp, #12
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]
        if( xEnableState != 0 )
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d005      	beq.n	800a5ee <vIPSetDNSTimerEnableState+0x1a>
        {
            xDNSTimer.bActive = pdTRUE_UNSIGNED;
 800a5e2:	4a08      	ldr	r2, [pc, #32]	@ (800a604 <vIPSetDNSTimerEnableState+0x30>)
 800a5e4:	7813      	ldrb	r3, [r2, #0]
 800a5e6:	f043 0301 	orr.w	r3, r3, #1
 800a5ea:	7013      	strb	r3, [r2, #0]
        }
        else
        {
            xDNSTimer.bActive = pdFALSE_UNSIGNED;
        }
    }
 800a5ec:	e004      	b.n	800a5f8 <vIPSetDNSTimerEnableState+0x24>
            xDNSTimer.bActive = pdFALSE_UNSIGNED;
 800a5ee:	4a05      	ldr	r2, [pc, #20]	@ (800a604 <vIPSetDNSTimerEnableState+0x30>)
 800a5f0:	7813      	ldrb	r3, [r2, #0]
 800a5f2:	f023 0301 	bic.w	r3, r3, #1
 800a5f6:	7013      	strb	r3, [r2, #0]
    }
 800a5f8:	bf00      	nop
 800a5fa:	370c      	adds	r7, #12
 800a5fc:	46bd      	mov	sp, r7
 800a5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a602:	4770      	bx	lr
 800a604:	20002658 	.word	0x20002658

0800a608 <vSetAllNetworksUp>:
/**
 * @brief Mark whether all interfaces are up or at least one interface is down.
 *        If all interfaces are up, the 'xNetworkTimer' will not be checked.
 */
void vSetAllNetworksUp( BaseType_t xIsAllNetworksUp )
{
 800a608:	b480      	push	{r7}
 800a60a:	b083      	sub	sp, #12
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	6078      	str	r0, [r7, #4]
    xAllNetworksUp = xIsAllNetworksUp;
 800a610:	4a04      	ldr	r2, [pc, #16]	@ (800a624 <vSetAllNetworksUp+0x1c>)
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	6013      	str	r3, [r2, #0]
}
 800a616:	bf00      	nop
 800a618:	370c      	adds	r7, #12
 800a61a:	46bd      	mov	sp, r7
 800a61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a620:	4770      	bx	lr
 800a622:	bf00      	nop
 800a624:	20002618 	.word	0x20002618

0800a628 <pxDuplicateNetworkBufferWithDescriptor>:
 *
 * @return If properly duplicated, then the duplicate network buffer or else, NULL.
 */
NetworkBufferDescriptor_t * pxDuplicateNetworkBufferWithDescriptor( const NetworkBufferDescriptor_t * const pxNetworkBuffer,
                                                                    size_t uxNewLength )
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b086      	sub	sp, #24
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
 800a630:	6039      	str	r1, [r7, #0]
    NetworkBufferDescriptor_t * pxNewBuffer;
    size_t uxLengthToCopy = uxNewLength;
 800a632:	683b      	ldr	r3, [r7, #0]
 800a634:	617b      	str	r3, [r7, #20]

    /* This function is only used when 'ipconfigZERO_COPY_TX_DRIVER' is set to 1.
     * The transmit routine wants to have ownership of the network buffer
     * descriptor, because it will pass the buffer straight to DMA. */
    pxNewBuffer = pxGetNetworkBufferWithDescriptor( uxNewLength, ( TickType_t ) 0 );
 800a636:	2100      	movs	r1, #0
 800a638:	6838      	ldr	r0, [r7, #0]
 800a63a:	f006 ffb7 	bl	80115ac <pxGetNetworkBufferWithDescriptor>
 800a63e:	6138      	str	r0, [r7, #16]

    if( pxNewBuffer != NULL )
 800a640:	693b      	ldr	r3, [r7, #16]
 800a642:	2b00      	cmp	r3, #0
 800a644:	d038      	beq.n	800a6b8 <pxDuplicateNetworkBufferWithDescriptor+0x90>
    {
        configASSERT( pxNewBuffer->pucEthernetBuffer != NULL );
 800a646:	693b      	ldr	r3, [r7, #16]
 800a648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d10d      	bne.n	800a66a <pxDuplicateNetworkBufferWithDescriptor+0x42>
	__asm volatile
 800a64e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a652:	b672      	cpsid	i
 800a654:	f383 8811 	msr	BASEPRI, r3
 800a658:	f3bf 8f6f 	isb	sy
 800a65c:	f3bf 8f4f 	dsb	sy
 800a660:	b662      	cpsie	i
 800a662:	60fb      	str	r3, [r7, #12]
}
 800a664:	bf00      	nop
 800a666:	bf00      	nop
 800a668:	e7fd      	b.n	800a666 <pxDuplicateNetworkBufferWithDescriptor+0x3e>

        /* Get the minimum of both values to copy the data. */
        if( uxLengthToCopy > pxNetworkBuffer->xDataLength )
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a66e:	697a      	ldr	r2, [r7, #20]
 800a670:	429a      	cmp	r2, r3
 800a672:	d902      	bls.n	800a67a <pxDuplicateNetworkBufferWithDescriptor+0x52>
        {
            uxLengthToCopy = pxNetworkBuffer->xDataLength;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a678:	617b      	str	r3, [r7, #20]
        }

        /* Set the actual packet size in case a bigger buffer than requested
         * was returned. */
        pxNewBuffer->xDataLength = uxNewLength;
 800a67a:	693b      	ldr	r3, [r7, #16]
 800a67c:	683a      	ldr	r2, [r7, #0]
 800a67e:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Copy the original packet information. */
        pxNewBuffer->xIPAddress.ulIP_IPv4 = pxNetworkBuffer->xIPAddress.ulIP_IPv4;
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	695a      	ldr	r2, [r3, #20]
 800a684:	693b      	ldr	r3, [r7, #16]
 800a686:	615a      	str	r2, [r3, #20]
        pxNewBuffer->usPort = pxNetworkBuffer->usPort;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 800a68c:	693b      	ldr	r3, [r7, #16]
 800a68e:	869a      	strh	r2, [r3, #52]	@ 0x34
        pxNewBuffer->usBoundPort = pxNetworkBuffer->usBoundPort;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	8eda      	ldrh	r2, [r3, #54]	@ 0x36
 800a694:	693b      	ldr	r3, [r7, #16]
 800a696:	86da      	strh	r2, [r3, #54]	@ 0x36
        pxNewBuffer->pxInterface = pxNetworkBuffer->pxInterface;
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a69c:	693b      	ldr	r3, [r7, #16]
 800a69e:	62da      	str	r2, [r3, #44]	@ 0x2c
        pxNewBuffer->pxEndPoint = pxNetworkBuffer->pxEndPoint;
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a6a4:	693b      	ldr	r3, [r7, #16]
 800a6a6:	631a      	str	r2, [r3, #48]	@ 0x30
        ( void ) memcpy( pxNewBuffer->pucEthernetBuffer, pxNetworkBuffer->pucEthernetBuffer, uxLengthToCopy );
 800a6a8:	693b      	ldr	r3, [r7, #16]
 800a6aa:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6b0:	697a      	ldr	r2, [r7, #20]
 800a6b2:	4619      	mov	r1, r3
 800a6b4:	f00d f827 	bl	8017706 <memcpy>
                ( void ) memcpy( pxNewBuffer->xIPAddress.xIP_IPv6.ucBytes, pxNetworkBuffer->xIPAddress.xIP_IPv6.ucBytes, ipSIZE_OF_IPv6_ADDRESS );
            }
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */
    }

    return pxNewBuffer;
 800a6b8:	693b      	ldr	r3, [r7, #16]
}
 800a6ba:	4618      	mov	r0, r3
 800a6bc:	3718      	adds	r7, #24
 800a6be:	46bd      	mov	sp, r7
 800a6c0:	bd80      	pop	{r7, pc}

0800a6c2 <prvPacketBuffer_to_NetworkBuffer>:
 *
 * @return The network buffer descriptor if the alignment is correct. Else a NULL is returned.
 */
static NetworkBufferDescriptor_t * prvPacketBuffer_to_NetworkBuffer( const void * pvBuffer,
                                                                     size_t uxOffset )
{
 800a6c2:	b580      	push	{r7, lr}
 800a6c4:	b084      	sub	sp, #16
 800a6c6:	af00      	add	r7, sp, #0
 800a6c8:	6078      	str	r0, [r7, #4]
 800a6ca:	6039      	str	r1, [r7, #0]
    uintptr_t uxBuffer;
    NetworkBufferDescriptor_t * pxResult;

    if( pvBuffer == NULL )
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d102      	bne.n	800a6d8 <prvPacketBuffer_to_NetworkBuffer+0x16>
    {
        pxResult = NULL;
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	60fb      	str	r3, [r7, #12]
 800a6d6:	e013      	b.n	800a700 <prvPacketBuffer_to_NetworkBuffer+0x3e>
        /* Obtain the network buffer from the zero copy pointer. */

        /* MISRA Ref 11.6.2 [Pointer arithmetic and hidden pointer] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-116 */
        /* coverity[misra_c_2012_rule_11_6_violation] */
        uxBuffer = void_ptr_to_uintptr( pvBuffer );
 800a6d8:	6878      	ldr	r0, [r7, #4]
 800a6da:	f000 f816 	bl	800a70a <void_ptr_to_uintptr>
 800a6de:	60b8      	str	r0, [r7, #8]

        /* The input here is a pointer to a packet buffer plus some offset.  Subtract
         * this offset, and also the size of the header in the network buffer, usually
         * 8 + 2 bytes. */
        uxBuffer -= ( uxOffset + ipBUFFER_PADDING );
 800a6e0:	68ba      	ldr	r2, [r7, #8]
 800a6e2:	683b      	ldr	r3, [r7, #0]
 800a6e4:	1ad3      	subs	r3, r2, r3
 800a6e6:	3b22      	subs	r3, #34	@ 0x22
 800a6e8:	60bb      	str	r3, [r7, #8]

        /* Here a pointer was placed to the network descriptor.  As a
         * pointer is dereferenced, make sure it is well aligned. */
        if( ( uxBuffer & ( ( ( uintptr_t ) sizeof( uxBuffer ) ) - 1U ) ) == ( uintptr_t ) 0U )
 800a6ea:	68bb      	ldr	r3, [r7, #8]
 800a6ec:	f003 0303 	and.w	r3, r3, #3
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d103      	bne.n	800a6fc <prvPacketBuffer_to_NetworkBuffer+0x3a>
        {
            /* MISRA Ref 11.4.2 [Validation of pointer alignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-114 */
            /* coverity[misra_c_2012_rule_11_4_violation] */
            pxResult = *( ( NetworkBufferDescriptor_t ** ) uxBuffer );
 800a6f4:	68bb      	ldr	r3, [r7, #8]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	60fb      	str	r3, [r7, #12]
 800a6fa:	e001      	b.n	800a700 <prvPacketBuffer_to_NetworkBuffer+0x3e>
        }
        else
        {
            pxResult = NULL;
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	60fb      	str	r3, [r7, #12]
        }
    }

    return pxResult;
 800a700:	68fb      	ldr	r3, [r7, #12]
}
 800a702:	4618      	mov	r0, r3
 800a704:	3710      	adds	r7, #16
 800a706:	46bd      	mov	sp, r7
 800a708:	bd80      	pop	{r7, pc}

0800a70a <void_ptr_to_uintptr>:
 *        using a union as defined here above.
 * @param[in] pvPointer A void pointer to be converted.
 * @return The value of the void pointer as an unsigned number.
 */
static uintptr_t void_ptr_to_uintptr( const void * pvPointer )
{
 800a70a:	b480      	push	{r7}
 800a70c:	b085      	sub	sp, #20
 800a70e:	af00      	add	r7, sp, #0
 800a710:	6078      	str	r0, [r7, #4]
    /* The type 'uintptr_t' has the same size as a pointer.
     * Therefore, it is safe to use a union to convert it. */
    union uIntPtr intPtr;

    intPtr.pvPtr = pvPointer;
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	60fb      	str	r3, [r7, #12]
    return intPtr.uxPtr;
 800a716:	68fb      	ldr	r3, [r7, #12]
}
 800a718:	4618      	mov	r0, r3
 800a71a:	3714      	adds	r7, #20
 800a71c:	46bd      	mov	sp, r7
 800a71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a722:	4770      	bx	lr

0800a724 <pxPacketBuffer_to_NetworkBuffer>:
 * @param[in] pvBuffer Pointer to the packet buffer.
 *
 * @return The network buffer if the alignment is correct. Else a NULL is returned.
 */
    NetworkBufferDescriptor_t * pxPacketBuffer_to_NetworkBuffer( const void * pvBuffer )
    {
 800a724:	b580      	push	{r7, lr}
 800a726:	b082      	sub	sp, #8
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
        return prvPacketBuffer_to_NetworkBuffer( pvBuffer, 0U );
 800a72c:	2100      	movs	r1, #0
 800a72e:	6878      	ldr	r0, [r7, #4]
 800a730:	f7ff ffc7 	bl	800a6c2 <prvPacketBuffer_to_NetworkBuffer>
 800a734:	4603      	mov	r3, r0
    }
 800a736:	4618      	mov	r0, r3
 800a738:	3708      	adds	r7, #8
 800a73a:	46bd      	mov	sp, r7
 800a73c:	bd80      	pop	{r7, pc}

0800a73e <xIsCallingFromIPTask>:
 *
 * @note Very important: the IP-task is not allowed to call its own API's,
 *        because it would easily get into a dead-lock.
 */
BaseType_t xIsCallingFromIPTask( void )
{
 800a73e:	b580      	push	{r7, lr}
 800a740:	b084      	sub	sp, #16
 800a742:	af00      	add	r7, sp, #0
    BaseType_t xReturn;
    const struct tskTaskControlBlock * const xCurrentHandle = xTaskGetCurrentTaskHandle();
 800a744:	f00b f9ac 	bl	8015aa0 <xTaskGetCurrentTaskHandle>
 800a748:	60b8      	str	r0, [r7, #8]
    const struct tskTaskControlBlock * const xCurrentIPTaskHandle = FreeRTOS_GetIPTaskHandle();
 800a74a:	f7ff f84f 	bl	80097ec <FreeRTOS_GetIPTaskHandle>
 800a74e:	6078      	str	r0, [r7, #4]

    if( xCurrentHandle == xCurrentIPTaskHandle )
 800a750:	68ba      	ldr	r2, [r7, #8]
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	429a      	cmp	r2, r3
 800a756:	d102      	bne.n	800a75e <xIsCallingFromIPTask+0x20>
    {
        xReturn = pdTRUE;
 800a758:	2301      	movs	r3, #1
 800a75a:	60fb      	str	r3, [r7, #12]
 800a75c:	e001      	b.n	800a762 <xIsCallingFromIPTask+0x24>
    }
    else
    {
        xReturn = pdFALSE;
 800a75e:	2300      	movs	r3, #0
 800a760:	60fb      	str	r3, [r7, #12]
    }

    return xReturn;
 800a762:	68fb      	ldr	r3, [r7, #12]
}
 800a764:	4618      	mov	r0, r3
 800a766:	3710      	adds	r7, #16
 800a768:	46bd      	mov	sp, r7
 800a76a:	bd80      	pop	{r7, pc}

0800a76c <prvProcessNetworkDownEvent>:
/* MISRA Ref 8.9.1 [File scoped variables] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-89 */
/* coverity[misra_c_2012_rule_8_9_violation] */
/* coverity[single_use] */
void prvProcessNetworkDownEvent( struct xNetworkInterface * pxInterface )
{
 800a76c:	b580      	push	{r7, lr}
 800a76e:	b086      	sub	sp, #24
 800a770:	af00      	add	r7, sp, #0
 800a772:	6078      	str	r0, [r7, #4]
    NetworkEndPoint_t * pxEndPoint;

    configASSERT( pxInterface != NULL );
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	2b00      	cmp	r3, #0
 800a778:	d10d      	bne.n	800a796 <prvProcessNetworkDownEvent+0x2a>
	__asm volatile
 800a77a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a77e:	b672      	cpsid	i
 800a780:	f383 8811 	msr	BASEPRI, r3
 800a784:	f3bf 8f6f 	isb	sy
 800a788:	f3bf 8f4f 	dsb	sy
 800a78c:	b662      	cpsie	i
 800a78e:	613b      	str	r3, [r7, #16]
}
 800a790:	bf00      	nop
 800a792:	bf00      	nop
 800a794:	e7fd      	b.n	800a792 <prvProcessNetworkDownEvent+0x26>
    configASSERT( pxInterface->pfInitialise != NULL );
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	689b      	ldr	r3, [r3, #8]
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d10d      	bne.n	800a7ba <prvProcessNetworkDownEvent+0x4e>
	__asm volatile
 800a79e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7a2:	b672      	cpsid	i
 800a7a4:	f383 8811 	msr	BASEPRI, r3
 800a7a8:	f3bf 8f6f 	isb	sy
 800a7ac:	f3bf 8f4f 	dsb	sy
 800a7b0:	b662      	cpsie	i
 800a7b2:	60fb      	str	r3, [r7, #12]
}
 800a7b4:	bf00      	nop
 800a7b6:	bf00      	nop
 800a7b8:	e7fd      	b.n	800a7b6 <prvProcessNetworkDownEvent+0x4a>
    /* Stop the Address Resolution timer while there is no network. */
    #if ipconfigIS_ENABLED( ipconfigUSE_IPv4 )
        vIPSetARPTimerEnableState( pdFALSE );
 800a7ba:	2000      	movs	r0, #0
 800a7bc:	f7ff fed6 	bl	800a56c <vIPSetARPTimerEnableState>

    /* The first network down event is generated by the IP stack itself to
     * initialise the network hardware, so do not call the network down event
     * the first time through. */

    for( pxEndPoint = FreeRTOS_FirstEndPoint( pxInterface );
 800a7c0:	6878      	ldr	r0, [r7, #4]
 800a7c2:	f000 fdf5 	bl	800b3b0 <FreeRTOS_FirstEndPoint>
 800a7c6:	6178      	str	r0, [r7, #20]
 800a7c8:	e022      	b.n	800a810 <prvProcessNetworkDownEvent+0xa4>
         pxEndPoint != NULL;
         pxEndPoint = FreeRTOS_NextEndPoint( pxInterface, pxEndPoint ) )
    {
        /* The bit 'bEndPointUp' stays low until vIPNetworkUpCalls() is called. */
        pxEndPoint->bits.bEndPointUp = pdFALSE_UNSIGNED;
 800a7ca:	697a      	ldr	r2, [r7, #20]
 800a7cc:	f892 3040 	ldrb.w	r3, [r2, #64]	@ 0x40
 800a7d0:	f023 0310 	bic.w	r3, r3, #16
 800a7d4:	f882 3040 	strb.w	r3, [r2, #64]	@ 0x40
            #endif
        }

        #if ( ipconfigUSE_NETWORK_EVENT_HOOK == 1 )
        {
            if( pxEndPoint->bits.bCallDownHook != pdFALSE_UNSIGNED )
 800a7d8:	697b      	ldr	r3, [r7, #20]
 800a7da:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a7de:	f003 0308 	and.w	r3, r3, #8
 800a7e2:	b2db      	uxtb	r3, r3
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d004      	beq.n	800a7f2 <prvProcessNetworkDownEvent+0x86>
                {
                    vApplicationIPNetworkEventHook( eNetworkDown );
                }
                #else
                {
                    vApplicationIPNetworkEventHook_Multi( eNetworkDown, pxEndPoint );
 800a7e8:	6979      	ldr	r1, [r7, #20]
 800a7ea:	2001      	movs	r0, #1
 800a7ec:	f7ff fcc4 	bl	800a178 <vApplicationIPNetworkEventHook_Multi>
 800a7f0:	e006      	b.n	800a800 <prvProcessNetworkDownEvent+0x94>
                #endif
            }
            else
            {
                /* The next time NetworkEventHook will be called for this end-point. */
                pxEndPoint->bits.bCallDownHook = pdTRUE_UNSIGNED;
 800a7f2:	697a      	ldr	r2, [r7, #20]
 800a7f4:	f892 3040 	ldrb.w	r3, [r2, #64]	@ 0x40
 800a7f8:	f043 0308 	orr.w	r3, r3, #8
 800a7fc:	f882 3040 	strb.w	r3, [r2, #64]	@ 0x40
        #if ipconfigIS_ENABLED( ipconfigUSE_IPv4 )

            /* Per the ARP Cache Validation section of https://tools.ietf.org/html/rfc1122
             * treat network down as a "delivery problem" and flush the ARP cache for this
             * interface. */
            FreeRTOS_ClearARP( pxEndPoint );
 800a800:	6978      	ldr	r0, [r7, #20]
 800a802:	f7fd ff13 	bl	800862c <FreeRTOS_ClearARP>
         pxEndPoint = FreeRTOS_NextEndPoint( pxInterface, pxEndPoint ) )
 800a806:	6979      	ldr	r1, [r7, #20]
 800a808:	6878      	ldr	r0, [r7, #4]
 800a80a:	f000 fe19 	bl	800b440 <FreeRTOS_NextEndPoint>
 800a80e:	6178      	str	r0, [r7, #20]
         pxEndPoint != NULL;
 800a810:	697b      	ldr	r3, [r7, #20]
 800a812:	2b00      	cmp	r3, #0
 800a814:	d1d9      	bne.n	800a7ca <prvProcessNetworkDownEvent+0x5e>

    /* The network has been disconnected (or is being initialised for the first
     * time).  Perform whatever hardware processing is necessary to bring it up
     * again, or wait for it to be available again.  This is hardware dependent. */

    if( pxInterface->pfInitialise( pxInterface ) == pdPASS )
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	689b      	ldr	r3, [r3, #8]
 800a81a:	6878      	ldr	r0, [r7, #4]
 800a81c:	4798      	blx	r3
 800a81e:	4603      	mov	r3, r0
 800a820:	2b01      	cmp	r3, #1
 800a822:	d126      	bne.n	800a872 <prvProcessNetworkDownEvent+0x106>
    {
        pxInterface->bits.bInterfaceUp = pdTRUE_UNSIGNED;
 800a824:	687a      	ldr	r2, [r7, #4]
 800a826:	7f13      	ldrb	r3, [r2, #28]
 800a828:	f043 0301 	orr.w	r3, r3, #1
 800a82c:	7713      	strb	r3, [r2, #28]
        /* Set remaining time to 0 so it will become active immediately. */

        /* The network is not up until DHCP has completed.
         * Start it now for all associated end-points. */

        for( pxEndPoint = FreeRTOS_FirstEndPoint( pxInterface );
 800a82e:	6878      	ldr	r0, [r7, #4]
 800a830:	f000 fdbe 	bl	800b3b0 <FreeRTOS_FirstEndPoint>
 800a834:	6178      	str	r0, [r7, #20]
 800a836:	e018      	b.n	800a86a <prvProcessNetworkDownEvent+0xfe>
                }
                else
            #endif /* ( (ipconfigUSE_RA != 0) && ( ipconfigUSE_IPv6 != 0 )) */

            {
                switch( pxEndPoint->bits.bIPv6 ) /* LCOV_EXCL_BR_LINE */
 800a838:	697b      	ldr	r3, [r7, #20]
 800a83a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a83e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800a842:	b2db      	uxtb	r3, r3
 800a844:	2b00      	cmp	r3, #0
 800a846:	d107      	bne.n	800a858 <prvProcessNetworkDownEvent+0xec>
                {
                    #if ( ipconfigUSE_IPv4 != 0 )
                        case pdFALSE_UNSIGNED:
                            ( void ) memcpy( &( pxEndPoint->ipv4_settings ), &( pxEndPoint->ipv4_defaults ), sizeof( pxEndPoint->ipv4_settings ) );
 800a848:	6978      	ldr	r0, [r7, #20]
 800a84a:	697b      	ldr	r3, [r7, #20]
 800a84c:	331c      	adds	r3, #28
 800a84e:	221c      	movs	r2, #28
 800a850:	4619      	mov	r1, r3
 800a852:	f00c ff58 	bl	8017706 <memcpy>
                            break;
 800a856:	e000      	b.n	800a85a <prvProcessNetworkDownEvent+0xee>
                            break;
                    #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                    default:
                        /* MISRA 16.4 Compliance */
                        break;
 800a858:	bf00      	nop
                }

                /* DHCP or Router Advertisement are not enabled for this end-point.
                 * Perform any necessary 'network up' processing. */
                vIPNetworkUpCalls( pxEndPoint );
 800a85a:	6978      	ldr	r0, [r7, #20]
 800a85c:	f7fe ffd2 	bl	8009804 <vIPNetworkUpCalls>
             pxEndPoint = FreeRTOS_NextEndPoint( pxInterface, pxEndPoint ) )
 800a860:	6979      	ldr	r1, [r7, #20]
 800a862:	6878      	ldr	r0, [r7, #4]
 800a864:	f000 fdec 	bl	800b440 <FreeRTOS_NextEndPoint>
 800a868:	6178      	str	r0, [r7, #20]
             pxEndPoint != NULL;
 800a86a:	697b      	ldr	r3, [r7, #20]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d1e3      	bne.n	800a838 <prvProcessNetworkDownEvent+0xcc>
        vSetAllNetworksUp( pdFALSE );

        /* Nothing else to do. When the 'xNetworkTimer' expires, all interfaces
         * with bits.bInterfaceUp cleared will get a new 'eNetworkDownEvent' */
    }
}
 800a870:	e002      	b.n	800a878 <prvProcessNetworkDownEvent+0x10c>
        vSetAllNetworksUp( pdFALSE );
 800a872:	2000      	movs	r0, #0
 800a874:	f7ff fec8 	bl	800a608 <vSetAllNetworksUp>
}
 800a878:	bf00      	nop
 800a87a:	3718      	adds	r7, #24
 800a87c:	46bd      	mov	sp, r7
 800a87e:	bd80      	pop	{r7, pc}

0800a880 <vPreCheckConfigs>:
/**
 * @brief Check the values of configuration options and assert on it. Also verify that the IP-task
 *        has not already been initialized.
 */
void vPreCheckConfigs( void )
{
 800a880:	b580      	push	{r7, lr}
 800a882:	b08c      	sub	sp, #48	@ 0x30
 800a884:	af00      	add	r7, sp, #0
    /* This function should only be called once. */
    configASSERT( xIPIsNetworkTaskReady() == pdFALSE );
 800a886:	f7ff fbe5 	bl	800a054 <xIPIsNetworkTaskReady>
 800a88a:	4603      	mov	r3, r0
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d00d      	beq.n	800a8ac <vPreCheckConfigs+0x2c>
	__asm volatile
 800a890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a894:	b672      	cpsid	i
 800a896:	f383 8811 	msr	BASEPRI, r3
 800a89a:	f3bf 8f6f 	isb	sy
 800a89e:	f3bf 8f4f 	dsb	sy
 800a8a2:	b662      	cpsie	i
 800a8a4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a8a6:	bf00      	nop
 800a8a8:	bf00      	nop
 800a8aa:	e7fd      	b.n	800a8a8 <vPreCheckConfigs+0x28>
    configASSERT( xNetworkEventQueue == NULL );
 800a8ac:	4b58      	ldr	r3, [pc, #352]	@ (800aa10 <vPreCheckConfigs+0x190>)
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d00d      	beq.n	800a8d0 <vPreCheckConfigs+0x50>
	__asm volatile
 800a8b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8b8:	b672      	cpsid	i
 800a8ba:	f383 8811 	msr	BASEPRI, r3
 800a8be:	f3bf 8f6f 	isb	sy
 800a8c2:	f3bf 8f4f 	dsb	sy
 800a8c6:	b662      	cpsie	i
 800a8c8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a8ca:	bf00      	nop
 800a8cc:	bf00      	nop
 800a8ce:	e7fd      	b.n	800a8cc <vPreCheckConfigs+0x4c>
    configASSERT( FreeRTOS_GetIPTaskHandle() == NULL );
 800a8d0:	f7fe ff8c 	bl	80097ec <FreeRTOS_GetIPTaskHandle>
 800a8d4:	4603      	mov	r3, r0
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d00d      	beq.n	800a8f6 <vPreCheckConfigs+0x76>
	__asm volatile
 800a8da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8de:	b672      	cpsid	i
 800a8e0:	f383 8811 	msr	BASEPRI, r3
 800a8e4:	f3bf 8f6f 	isb	sy
 800a8e8:	f3bf 8f4f 	dsb	sy
 800a8ec:	b662      	cpsie	i
 800a8ee:	623b      	str	r3, [r7, #32]
}
 800a8f0:	bf00      	nop
 800a8f2:	bf00      	nop
 800a8f4:	e7fd      	b.n	800a8f2 <vPreCheckConfigs+0x72>
             */
            configASSERT( ( ( ( ipSIZE_OF_ETH_HEADER ) + ( ipBUFFER_PADDING ) ) % 4U ) == 0U );
        #endif /* if ( ipconfigSUPPRESS_BUFFER_PADDING_CHECK == 0 ) */

        /* LCOV_EXCL_BR_START */
        uxSize = ipconfigNETWORK_MTU;
 800a8f6:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 800a8fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Check if MTU is big enough. */
        configASSERT( uxSize >= ( ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_TCP_HEADER + ipconfigTCP_MSS ) );
 800a8fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8fe:	f240 52db 	movw	r2, #1499	@ 0x5db
 800a902:	4293      	cmp	r3, r2
 800a904:	d80d      	bhi.n	800a922 <vPreCheckConfigs+0xa2>
	__asm volatile
 800a906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a90a:	b672      	cpsid	i
 800a90c:	f383 8811 	msr	BASEPRI, r3
 800a910:	f3bf 8f6f 	isb	sy
 800a914:	f3bf 8f4f 	dsb	sy
 800a918:	b662      	cpsie	i
 800a91a:	61fb      	str	r3, [r7, #28]
}
 800a91c:	bf00      	nop
 800a91e:	bf00      	nop
 800a920:	e7fd      	b.n	800a91e <vPreCheckConfigs+0x9e>

        uxSize = sizeof( EthernetHeader_t );
 800a922:	230e      	movs	r3, #14
 800a924:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Check structure packing is correct. */
        configASSERT( uxSize == ipEXPECTED_EthernetHeader_t_SIZE );
 800a926:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a928:	2b0e      	cmp	r3, #14
 800a92a:	d00d      	beq.n	800a948 <vPreCheckConfigs+0xc8>
	__asm volatile
 800a92c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a930:	b672      	cpsid	i
 800a932:	f383 8811 	msr	BASEPRI, r3
 800a936:	f3bf 8f6f 	isb	sy
 800a93a:	f3bf 8f4f 	dsb	sy
 800a93e:	b662      	cpsie	i
 800a940:	61bb      	str	r3, [r7, #24]
}
 800a942:	bf00      	nop
 800a944:	bf00      	nop
 800a946:	e7fd      	b.n	800a944 <vPreCheckConfigs+0xc4>

        uxSize = sizeof( ARPHeader_t );
 800a948:	231c      	movs	r3, #28
 800a94a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        configASSERT( uxSize == ipEXPECTED_ARPHeader_t_SIZE );
 800a94c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a94e:	2b1c      	cmp	r3, #28
 800a950:	d00d      	beq.n	800a96e <vPreCheckConfigs+0xee>
	__asm volatile
 800a952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a956:	b672      	cpsid	i
 800a958:	f383 8811 	msr	BASEPRI, r3
 800a95c:	f3bf 8f6f 	isb	sy
 800a960:	f3bf 8f4f 	dsb	sy
 800a964:	b662      	cpsie	i
 800a966:	617b      	str	r3, [r7, #20]
}
 800a968:	bf00      	nop
 800a96a:	bf00      	nop
 800a96c:	e7fd      	b.n	800a96a <vPreCheckConfigs+0xea>

        uxSize = sizeof( IPHeader_t );
 800a96e:	2314      	movs	r3, #20
 800a970:	62fb      	str	r3, [r7, #44]	@ 0x2c
        configASSERT( uxSize == ipEXPECTED_IPHeader_t_SIZE );
 800a972:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a974:	2b14      	cmp	r3, #20
 800a976:	d00d      	beq.n	800a994 <vPreCheckConfigs+0x114>
	__asm volatile
 800a978:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a97c:	b672      	cpsid	i
 800a97e:	f383 8811 	msr	BASEPRI, r3
 800a982:	f3bf 8f6f 	isb	sy
 800a986:	f3bf 8f4f 	dsb	sy
 800a98a:	b662      	cpsie	i
 800a98c:	613b      	str	r3, [r7, #16]
}
 800a98e:	bf00      	nop
 800a990:	bf00      	nop
 800a992:	e7fd      	b.n	800a990 <vPreCheckConfigs+0x110>

        uxSize = sizeof( ICMPHeader_t );
 800a994:	2308      	movs	r3, #8
 800a996:	62fb      	str	r3, [r7, #44]	@ 0x2c
        configASSERT( uxSize == ipEXPECTED_ICMPHeader_t_SIZE );
 800a998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a99a:	2b08      	cmp	r3, #8
 800a99c:	d00d      	beq.n	800a9ba <vPreCheckConfigs+0x13a>
	__asm volatile
 800a99e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9a2:	b672      	cpsid	i
 800a9a4:	f383 8811 	msr	BASEPRI, r3
 800a9a8:	f3bf 8f6f 	isb	sy
 800a9ac:	f3bf 8f4f 	dsb	sy
 800a9b0:	b662      	cpsie	i
 800a9b2:	60fb      	str	r3, [r7, #12]
}
 800a9b4:	bf00      	nop
 800a9b6:	bf00      	nop
 800a9b8:	e7fd      	b.n	800a9b6 <vPreCheckConfigs+0x136>

        uxSize = sizeof( UDPHeader_t );
 800a9ba:	2308      	movs	r3, #8
 800a9bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        configASSERT( uxSize == ipEXPECTED_UDPHeader_t_SIZE );
 800a9be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9c0:	2b08      	cmp	r3, #8
 800a9c2:	d00d      	beq.n	800a9e0 <vPreCheckConfigs+0x160>
	__asm volatile
 800a9c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9c8:	b672      	cpsid	i
 800a9ca:	f383 8811 	msr	BASEPRI, r3
 800a9ce:	f3bf 8f6f 	isb	sy
 800a9d2:	f3bf 8f4f 	dsb	sy
 800a9d6:	b662      	cpsie	i
 800a9d8:	60bb      	str	r3, [r7, #8]
}
 800a9da:	bf00      	nop
 800a9dc:	bf00      	nop
 800a9de:	e7fd      	b.n	800a9dc <vPreCheckConfigs+0x15c>

        #if ipconfigUSE_TCP == 1
        {
            uxSize = sizeof( TCPHeader_t );
 800a9e0:	2324      	movs	r3, #36	@ 0x24
 800a9e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            configASSERT( uxSize == ( ipEXPECTED_TCPHeader_t_SIZE + ipSIZE_TCP_OPTIONS ) );
 800a9e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9e6:	2b24      	cmp	r3, #36	@ 0x24
 800a9e8:	d00d      	beq.n	800aa06 <vPreCheckConfigs+0x186>
	__asm volatile
 800a9ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9ee:	b672      	cpsid	i
 800a9f0:	f383 8811 	msr	BASEPRI, r3
 800a9f4:	f3bf 8f6f 	isb	sy
 800a9f8:	f3bf 8f4f 	dsb	sy
 800a9fc:	b662      	cpsie	i
 800a9fe:	607b      	str	r3, [r7, #4]
}
 800aa00:	bf00      	nop
 800aa02:	bf00      	nop
 800aa04:	e7fd      	b.n	800aa02 <vPreCheckConfigs+0x182>
         * It's value MUST be > 0. Otherwise, storing the IPv4 version byte
         * will overwrite the Ethernet header. */
        configASSERT( ipIP_TYPE_OFFSET > 0 );
    }
    #endif /* if ( configASSERT_DEFINED == 1 ) */
}
 800aa06:	bf00      	nop
 800aa08:	3730      	adds	r7, #48	@ 0x30
 800aa0a:	46bd      	mov	sp, r7
 800aa0c:	bd80      	pop	{r7, pc}
 800aa0e:	bf00      	nop
 800aa10:	20001304 	.word	0x20001304

0800aa14 <FreeRTOS_max_size_t>:
 * @param[in] b the second value.
 * @return The highest of the two values.
 */
size_t FreeRTOS_max_size_t( size_t a,
                            size_t b )
{
 800aa14:	b480      	push	{r7}
 800aa16:	b083      	sub	sp, #12
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	6078      	str	r0, [r7, #4]
 800aa1c:	6039      	str	r1, [r7, #0]
    return ( a >= b ) ? a : b;
 800aa1e:	687a      	ldr	r2, [r7, #4]
 800aa20:	683b      	ldr	r3, [r7, #0]
 800aa22:	4293      	cmp	r3, r2
 800aa24:	bf38      	it	cc
 800aa26:	4613      	movcc	r3, r2
}
 800aa28:	4618      	mov	r0, r3
 800aa2a:	370c      	adds	r7, #12
 800aa2c:	46bd      	mov	sp, r7
 800aa2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa32:	4770      	bx	lr

0800aa34 <FreeRTOS_min_int32>:
 * @param[in] b the second value.
 * @return The lowest of the two values.
 */
int32_t FreeRTOS_min_int32( int32_t a,
                            int32_t b )
{
 800aa34:	b480      	push	{r7}
 800aa36:	b083      	sub	sp, #12
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	6078      	str	r0, [r7, #4]
 800aa3c:	6039      	str	r1, [r7, #0]
    return ( a <= b ) ? a : b;
 800aa3e:	687a      	ldr	r2, [r7, #4]
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	4293      	cmp	r3, r2
 800aa44:	bfa8      	it	ge
 800aa46:	4613      	movge	r3, r2
}
 800aa48:	4618      	mov	r0, r3
 800aa4a:	370c      	adds	r7, #12
 800aa4c:	46bd      	mov	sp, r7
 800aa4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa52:	4770      	bx	lr

0800aa54 <FreeRTOS_min_uint32>:
 * @param[in] b the second value.
 * @return The lowest of the two values.
 */
uint32_t FreeRTOS_min_uint32( uint32_t a,
                              uint32_t b )
{
 800aa54:	b480      	push	{r7}
 800aa56:	b083      	sub	sp, #12
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	6078      	str	r0, [r7, #4]
 800aa5c:	6039      	str	r1, [r7, #0]
    return ( a <= b ) ? a : b;
 800aa5e:	687a      	ldr	r2, [r7, #4]
 800aa60:	683b      	ldr	r3, [r7, #0]
 800aa62:	4293      	cmp	r3, r2
 800aa64:	bf28      	it	cs
 800aa66:	4613      	movcs	r3, r2
}
 800aa68:	4618      	mov	r0, r3
 800aa6a:	370c      	adds	r7, #12
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa72:	4770      	bx	lr

0800aa74 <FreeRTOS_min_size_t>:
 * @param[in] b the second value.
 * @return The lowest of the two values.
 */
size_t FreeRTOS_min_size_t( size_t a,
                            size_t b )
{
 800aa74:	b480      	push	{r7}
 800aa76:	b083      	sub	sp, #12
 800aa78:	af00      	add	r7, sp, #0
 800aa7a:	6078      	str	r0, [r7, #4]
 800aa7c:	6039      	str	r1, [r7, #0]
    return ( a <= b ) ? a : b;
 800aa7e:	687a      	ldr	r2, [r7, #4]
 800aa80:	683b      	ldr	r3, [r7, #0]
 800aa82:	4293      	cmp	r3, r2
 800aa84:	bf28      	it	cs
 800aa86:	4613      	movcs	r3, r2
}
 800aa88:	4618      	mov	r0, r3
 800aa8a:	370c      	adds	r7, #12
 800aa8c:	46bd      	mov	sp, r7
 800aa8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa92:	4770      	bx	lr

0800aa94 <FreeRTOS_add_int32>:
 * @param[in] b the second value.
 * @return The result of a + b if no overflow/underflow occurs, or INT32_MAX/INT32_MIN if overflow/underflow would occur.
 */
int32_t FreeRTOS_add_int32( int32_t a,
                            int32_t b )
{
 800aa94:	b480      	push	{r7}
 800aa96:	b085      	sub	sp, #20
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
 800aa9c:	6039      	str	r1, [r7, #0]
    int32_t ret;

    if( ( a > 0 ) && ( b > ( ipINT32_MAX_VALUE - a ) ) )
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	dd0a      	ble.n	800aaba <FreeRTOS_add_int32+0x26>
 800aaa4:	687a      	ldr	r2, [r7, #4]
 800aaa6:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800aaaa:	1a9b      	subs	r3, r3, r2
 800aaac:	683a      	ldr	r2, [r7, #0]
 800aaae:	429a      	cmp	r2, r3
 800aab0:	dd03      	ble.n	800aaba <FreeRTOS_add_int32+0x26>
    {
        ret = ipINT32_MAX_VALUE; /* Positive overflow */
 800aab2:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800aab6:	60fb      	str	r3, [r7, #12]
 800aab8:	e010      	b.n	800aadc <FreeRTOS_add_int32+0x48>
    }
    else if( ( a < 0 ) && ( b < ( ipINT32_MIN_VALUE - a ) ) )
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	da09      	bge.n	800aad4 <FreeRTOS_add_int32+0x40>
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	f1c3 4300 	rsb	r3, r3, #2147483648	@ 0x80000000
 800aac6:	683a      	ldr	r2, [r7, #0]
 800aac8:	429a      	cmp	r2, r3
 800aaca:	da03      	bge.n	800aad4 <FreeRTOS_add_int32+0x40>
    {
        ret = ipINT32_MIN_VALUE; /* Negative underflow */
 800aacc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800aad0:	60fb      	str	r3, [r7, #12]
 800aad2:	e003      	b.n	800aadc <FreeRTOS_add_int32+0x48>
    }
    else
    {
        ret = a + b;
 800aad4:	687a      	ldr	r2, [r7, #4]
 800aad6:	683b      	ldr	r3, [r7, #0]
 800aad8:	4413      	add	r3, r2
 800aada:	60fb      	str	r3, [r7, #12]
    }

    return ret;
 800aadc:	68fb      	ldr	r3, [r7, #12]
}
 800aade:	4618      	mov	r0, r3
 800aae0:	3714      	adds	r7, #20
 800aae2:	46bd      	mov	sp, r7
 800aae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae8:	4770      	bx	lr

0800aaea <FreeRTOS_multiply_int32>:
 * @param[in] b the second value.
 * @return The result of a * b if no overflow occurs, or ipINT32_MAX_VALUE if an overflow would occur.
 */
int32_t FreeRTOS_multiply_int32( int32_t a,
                                 int32_t b )
{
 800aaea:	b480      	push	{r7}
 800aaec:	b085      	sub	sp, #20
 800aaee:	af00      	add	r7, sp, #0
 800aaf0:	6078      	str	r0, [r7, #4]
 800aaf2:	6039      	str	r1, [r7, #0]
    int32_t ret;

    /* Check for overflow/underflow */
    if( a > 0 )
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	dd23      	ble.n	800ab42 <FreeRTOS_multiply_int32+0x58>
    {
        if( ( b > 0 ) && ( a > ( ipINT32_MAX_VALUE / b ) ) )
 800aafa:	683b      	ldr	r3, [r7, #0]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	dd0b      	ble.n	800ab18 <FreeRTOS_multiply_int32+0x2e>
 800ab00:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800ab04:	683b      	ldr	r3, [r7, #0]
 800ab06:	fb92 f3f3 	sdiv	r3, r2, r3
 800ab0a:	687a      	ldr	r2, [r7, #4]
 800ab0c:	429a      	cmp	r2, r3
 800ab0e:	dd03      	ble.n	800ab18 <FreeRTOS_multiply_int32+0x2e>
        {
            ret = ipINT32_MAX_VALUE; /* Positive overflow */
 800ab10:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800ab14:	60fb      	str	r3, [r7, #12]
 800ab16:	e037      	b.n	800ab88 <FreeRTOS_multiply_int32+0x9e>
        }
        else if( ( b < 0 ) && ( b < ( ipINT32_MIN_VALUE / a ) ) )
 800ab18:	683b      	ldr	r3, [r7, #0]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	da0b      	bge.n	800ab36 <FreeRTOS_multiply_int32+0x4c>
 800ab1e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	fb92 f3f3 	sdiv	r3, r2, r3
 800ab28:	683a      	ldr	r2, [r7, #0]
 800ab2a:	429a      	cmp	r2, r3
 800ab2c:	da03      	bge.n	800ab36 <FreeRTOS_multiply_int32+0x4c>
        {
            ret = ipINT32_MIN_VALUE; /* Negative underflow */
 800ab2e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ab32:	60fb      	str	r3, [r7, #12]
 800ab34:	e028      	b.n	800ab88 <FreeRTOS_multiply_int32+0x9e>
        }
        else
        {
            ret = a * b;
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	683a      	ldr	r2, [r7, #0]
 800ab3a:	fb02 f303 	mul.w	r3, r2, r3
 800ab3e:	60fb      	str	r3, [r7, #12]
 800ab40:	e022      	b.n	800ab88 <FreeRTOS_multiply_int32+0x9e>
        }
    }
    else
    {
        if( ( b > 0 ) && ( a < ( ipINT32_MIN_VALUE / b ) ) )
 800ab42:	683b      	ldr	r3, [r7, #0]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	dd0b      	ble.n	800ab60 <FreeRTOS_multiply_int32+0x76>
 800ab48:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ab4c:	683b      	ldr	r3, [r7, #0]
 800ab4e:	fb92 f3f3 	sdiv	r3, r2, r3
 800ab52:	687a      	ldr	r2, [r7, #4]
 800ab54:	429a      	cmp	r2, r3
 800ab56:	da03      	bge.n	800ab60 <FreeRTOS_multiply_int32+0x76>
        {
            ret = ipINT32_MIN_VALUE; /* Negative underflow */
 800ab58:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ab5c:	60fb      	str	r3, [r7, #12]
 800ab5e:	e013      	b.n	800ab88 <FreeRTOS_multiply_int32+0x9e>
        }
        else if( ( b < 0 ) && ( a < ( ipINT32_MAX_VALUE / b ) ) )
 800ab60:	683b      	ldr	r3, [r7, #0]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	da0b      	bge.n	800ab7e <FreeRTOS_multiply_int32+0x94>
 800ab66:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800ab6a:	683b      	ldr	r3, [r7, #0]
 800ab6c:	fb92 f3f3 	sdiv	r3, r2, r3
 800ab70:	687a      	ldr	r2, [r7, #4]
 800ab72:	429a      	cmp	r2, r3
 800ab74:	da03      	bge.n	800ab7e <FreeRTOS_multiply_int32+0x94>
        {
            ret = ipINT32_MAX_VALUE; /* Positive overflow */
 800ab76:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800ab7a:	60fb      	str	r3, [r7, #12]
 800ab7c:	e004      	b.n	800ab88 <FreeRTOS_multiply_int32+0x9e>
        }
        else
        {
            ret = a * b;
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	683a      	ldr	r2, [r7, #0]
 800ab82:	fb02 f303 	mul.w	r3, r2, r3
 800ab86:	60fb      	str	r3, [r7, #12]
        }
    }

    return ret;
 800ab88:	68fb      	ldr	r3, [r7, #12]
}
 800ab8a:	4618      	mov	r0, r3
 800ab8c:	3714      	adds	r7, #20
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab94:	4770      	bx	lr

0800ab96 <FreeRTOS_round_up>:
 * @param[in] d the second value.
 * @return A multiple of d.
 */
uint32_t FreeRTOS_round_up( uint32_t a,
                            uint32_t d )
{
 800ab96:	b480      	push	{r7}
 800ab98:	b085      	sub	sp, #20
 800ab9a:	af00      	add	r7, sp, #0
 800ab9c:	6078      	str	r0, [r7, #4]
 800ab9e:	6039      	str	r1, [r7, #0]
    uint32_t ulResult = a;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	60fb      	str	r3, [r7, #12]

    configASSERT( d != 0U );
 800aba4:	683b      	ldr	r3, [r7, #0]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d10d      	bne.n	800abc6 <FreeRTOS_round_up+0x30>
	__asm volatile
 800abaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abae:	b672      	cpsid	i
 800abb0:	f383 8811 	msr	BASEPRI, r3
 800abb4:	f3bf 8f6f 	isb	sy
 800abb8:	f3bf 8f4f 	dsb	sy
 800abbc:	b662      	cpsie	i
 800abbe:	60bb      	str	r3, [r7, #8]
}
 800abc0:	bf00      	nop
 800abc2:	bf00      	nop
 800abc4:	e7fd      	b.n	800abc2 <FreeRTOS_round_up+0x2c>

    if( d != 0U )
 800abc6:	683b      	ldr	r3, [r7, #0]
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d00a      	beq.n	800abe2 <FreeRTOS_round_up+0x4c>
    {
        ulResult = d * ( ( a + d - 1U ) / d );
 800abcc:	687a      	ldr	r2, [r7, #4]
 800abce:	683b      	ldr	r3, [r7, #0]
 800abd0:	4413      	add	r3, r2
 800abd2:	1e5a      	subs	r2, r3, #1
 800abd4:	683b      	ldr	r3, [r7, #0]
 800abd6:	fbb2 f2f3 	udiv	r2, r2, r3
 800abda:	683b      	ldr	r3, [r7, #0]
 800abdc:	fb02 f303 	mul.w	r3, r2, r3
 800abe0:	60fb      	str	r3, [r7, #12]
    }

    return ulResult;
 800abe2:	68fb      	ldr	r3, [r7, #12]
}
 800abe4:	4618      	mov	r0, r3
 800abe6:	3714      	adds	r7, #20
 800abe8:	46bd      	mov	sp, r7
 800abea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abee:	4770      	bx	lr

0800abf0 <ulChar2u32>:
 * @note Going by MISRA rules, these utility functions should not be defined
 *        if they are not being used anywhere. But their use depends on the
 *        application and hence these functions are defined unconditionally.
 */
uint32_t ulChar2u32( const uint8_t * pucPtr )
{
 800abf0:	b480      	push	{r7}
 800abf2:	b083      	sub	sp, #12
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
    return ( ( ( uint32_t ) pucPtr[ 0 ] ) << 24 ) |
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	781b      	ldrb	r3, [r3, #0]
 800abfc:	061a      	lsls	r2, r3, #24
           ( ( ( uint32_t ) pucPtr[ 1 ] ) << 16 ) |
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	3301      	adds	r3, #1
 800ac02:	781b      	ldrb	r3, [r3, #0]
 800ac04:	041b      	lsls	r3, r3, #16
    return ( ( ( uint32_t ) pucPtr[ 0 ] ) << 24 ) |
 800ac06:	431a      	orrs	r2, r3
           ( ( ( uint32_t ) pucPtr[ 2 ] ) << 8 ) |
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	3302      	adds	r3, #2
 800ac0c:	781b      	ldrb	r3, [r3, #0]
 800ac0e:	021b      	lsls	r3, r3, #8
           ( ( ( uint32_t ) pucPtr[ 1 ] ) << 16 ) |
 800ac10:	4313      	orrs	r3, r2
           ( ( ( uint32_t ) pucPtr[ 3 ] ) );
 800ac12:	687a      	ldr	r2, [r7, #4]
 800ac14:	3203      	adds	r2, #3
 800ac16:	7812      	ldrb	r2, [r2, #0]
           ( ( ( uint32_t ) pucPtr[ 2 ] ) << 8 ) |
 800ac18:	4313      	orrs	r3, r2
}
 800ac1a:	4618      	mov	r0, r3
 800ac1c:	370c      	adds	r7, #12
 800ac1e:	46bd      	mov	sp, r7
 800ac20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac24:	4770      	bx	lr

0800ac26 <usChar2u16>:
 * @note Going by MISRA rules, these utility functions should not be defined
 *        if they are not being used anywhere. But their use depends on the
 *        application and hence these functions are defined unconditionally.
 */
uint16_t usChar2u16( const uint8_t * pucPtr )
{
 800ac26:	b480      	push	{r7}
 800ac28:	b083      	sub	sp, #12
 800ac2a:	af00      	add	r7, sp, #0
 800ac2c:	6078      	str	r0, [r7, #4]
    return ( uint16_t )
           ( ( ( ( uint32_t ) pucPtr[ 0 ] ) << 8 ) |
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	781b      	ldrb	r3, [r3, #0]
 800ac32:	021b      	lsls	r3, r3, #8
 800ac34:	b29b      	uxth	r3, r3
             ( ( ( uint32_t ) pucPtr[ 1 ] ) ) );
 800ac36:	687a      	ldr	r2, [r7, #4]
 800ac38:	3201      	adds	r2, #1
 800ac3a:	7812      	ldrb	r2, [r2, #0]
    return ( uint16_t )
 800ac3c:	4313      	orrs	r3, r2
 800ac3e:	b29b      	uxth	r3, r3
}
 800ac40:	4618      	mov	r0, r3
 800ac42:	370c      	adds	r7, #12
 800ac44:	46bd      	mov	sp, r7
 800ac46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac4a:	4770      	bx	lr

0800ac4c <xCheckIPv4SizeFields>:
 * @return pdPASS when the length fields in the packet OK, pdFAIL when the packet
 *         should be dropped.
 */
    static BaseType_t xCheckIPv4SizeFields( const void * const pvEthernetBuffer,
                                            size_t uxBufferLength )
    {
 800ac4c:	b480      	push	{r7}
 800ac4e:	b08b      	sub	sp, #44	@ 0x2c
 800ac50:	af00      	add	r7, sp, #0
 800ac52:	6078      	str	r0, [r7, #4]
 800ac54:	6039      	str	r1, [r7, #0]
        UBaseType_t uxIPHeaderLength;
        uint8_t ucProtocol;
        uint16_t usLength;
        uint16_t ucVersionHeaderLength;
        size_t uxMinimumLength;
        BaseType_t xResult = pdFAIL;
 800ac56:	2300      	movs	r3, #0
 800ac58:	623b      	str	r3, [r7, #32]

        /* Map the buffer onto a IP-Packet struct to easily access the
         * fields of the IP packet. */
        const IPPacket_t * const pxIPPacket = ( ( const IPPacket_t * const ) pvEthernetBuffer );
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	61fb      	str	r3, [r7, #28]

        DEBUG_DECLARE_TRACE_VARIABLE( BaseType_t, xLocation, 0 );
 800ac5e:	2300      	movs	r3, #0
 800ac60:	61bb      	str	r3, [r7, #24]

        do
        {
            /* Check for minimum packet size: Ethernet header and an IP-header, 34 bytes */
            if( uxBufferLength < sizeof( IPPacket_t ) )
 800ac62:	683b      	ldr	r3, [r7, #0]
 800ac64:	2b21      	cmp	r3, #33	@ 0x21
 800ac66:	d802      	bhi.n	800ac6e <xCheckIPv4SizeFields+0x22>
            {
                DEBUG_SET_TRACE_VARIABLE( xLocation, 1 );
 800ac68:	2301      	movs	r3, #1
 800ac6a:	61bb      	str	r3, [r7, #24]
                break;
 800ac6c:	e065      	b.n	800ad3a <xCheckIPv4SizeFields+0xee>
            }

            ucVersionHeaderLength = pxIPPacket->xIPHeader.ucVersionHeaderLength;
 800ac6e:	69fb      	ldr	r3, [r7, #28]
 800ac70:	7b9b      	ldrb	r3, [r3, #14]
 800ac72:	82fb      	strh	r3, [r7, #22]

            /* Test if the length of the IP-header is between 20 and 60 bytes,
             * and if the IP-version is 4. */
            if( ( ucVersionHeaderLength < ipIPV4_VERSION_HEADER_LENGTH_MIN ) ||
 800ac74:	8afb      	ldrh	r3, [r7, #22]
 800ac76:	2b44      	cmp	r3, #68	@ 0x44
 800ac78:	d902      	bls.n	800ac80 <xCheckIPv4SizeFields+0x34>
 800ac7a:	8afb      	ldrh	r3, [r7, #22]
 800ac7c:	2b4f      	cmp	r3, #79	@ 0x4f
 800ac7e:	d902      	bls.n	800ac86 <xCheckIPv4SizeFields+0x3a>
                ( ucVersionHeaderLength > ipIPV4_VERSION_HEADER_LENGTH_MAX ) )
            {
                DEBUG_SET_TRACE_VARIABLE( xLocation, 2 );
 800ac80:	2302      	movs	r3, #2
 800ac82:	61bb      	str	r3, [r7, #24]
                break;
 800ac84:	e059      	b.n	800ad3a <xCheckIPv4SizeFields+0xee>
            }

            ucVersionHeaderLength = ( uint16_t ) ( ( ucVersionHeaderLength & ( uint8_t ) 0x0FU ) << 2U );
 800ac86:	8afb      	ldrh	r3, [r7, #22]
 800ac88:	009b      	lsls	r3, r3, #2
 800ac8a:	b29b      	uxth	r3, r3
 800ac8c:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800ac90:	82fb      	strh	r3, [r7, #22]
            uxIPHeaderLength = ( UBaseType_t ) ucVersionHeaderLength;
 800ac92:	8afb      	ldrh	r3, [r7, #22]
 800ac94:	613b      	str	r3, [r7, #16]

            /* Check if the complete IP-header is transferred. */
            if( uxBufferLength < ( ipSIZE_OF_ETH_HEADER + uxIPHeaderLength ) )
 800ac96:	693b      	ldr	r3, [r7, #16]
 800ac98:	330e      	adds	r3, #14
 800ac9a:	683a      	ldr	r2, [r7, #0]
 800ac9c:	429a      	cmp	r2, r3
 800ac9e:	d202      	bcs.n	800aca6 <xCheckIPv4SizeFields+0x5a>
            {
                DEBUG_SET_TRACE_VARIABLE( xLocation, 3 );
 800aca0:	2303      	movs	r3, #3
 800aca2:	61bb      	str	r3, [r7, #24]
                break;
 800aca4:	e049      	b.n	800ad3a <xCheckIPv4SizeFields+0xee>
            }

            /* Check if the complete IP-header plus protocol data have been transferred: */
            usLength = pxIPPacket->xIPHeader.usLength;
 800aca6:	69fb      	ldr	r3, [r7, #28]
 800aca8:	7c1a      	ldrb	r2, [r3, #16]
 800acaa:	7c5b      	ldrb	r3, [r3, #17]
 800acac:	021b      	lsls	r3, r3, #8
 800acae:	4313      	orrs	r3, r2
 800acb0:	81fb      	strh	r3, [r7, #14]
            usLength = FreeRTOS_ntohs( usLength );

            if( uxBufferLength < ( size_t ) ( ipSIZE_OF_ETH_HEADER + ( size_t ) usLength ) )
 800acb2:	89fb      	ldrh	r3, [r7, #14]
 800acb4:	330e      	adds	r3, #14
 800acb6:	683a      	ldr	r2, [r7, #0]
 800acb8:	429a      	cmp	r2, r3
 800acba:	d202      	bcs.n	800acc2 <xCheckIPv4SizeFields+0x76>
            {
                DEBUG_SET_TRACE_VARIABLE( xLocation, 4 );
 800acbc:	2304      	movs	r3, #4
 800acbe:	61bb      	str	r3, [r7, #24]
                break;
 800acc0:	e03b      	b.n	800ad3a <xCheckIPv4SizeFields+0xee>
            }

            /* Identify the next protocol. */
            ucProtocol = pxIPPacket->xIPHeader.ucProtocol;
 800acc2:	69fb      	ldr	r3, [r7, #28]
 800acc4:	7ddb      	ldrb	r3, [r3, #23]
 800acc6:	737b      	strb	r3, [r7, #13]

            /* Switch on the Layer 3/4 protocol. */
            if( ucProtocol == ( uint8_t ) ipPROTOCOL_UDP )
 800acc8:	7b7b      	ldrb	r3, [r7, #13]
 800acca:	2b11      	cmp	r3, #17
 800accc:	d103      	bne.n	800acd6 <xCheckIPv4SizeFields+0x8a>
            {
                /* Expect at least a complete UDP header. */
                uxMinimumLength = uxIPHeaderLength + ipSIZE_OF_ETH_HEADER + ipSIZE_OF_UDP_HEADER;
 800acce:	693b      	ldr	r3, [r7, #16]
 800acd0:	3316      	adds	r3, #22
 800acd2:	627b      	str	r3, [r7, #36]	@ 0x24
 800acd4:	e013      	b.n	800acfe <xCheckIPv4SizeFields+0xb2>
            }
            else if( ucProtocol == ( uint8_t ) ipPROTOCOL_TCP )
 800acd6:	7b7b      	ldrb	r3, [r7, #13]
 800acd8:	2b06      	cmp	r3, #6
 800acda:	d103      	bne.n	800ace4 <xCheckIPv4SizeFields+0x98>
            {
                uxMinimumLength = uxIPHeaderLength + ipSIZE_OF_ETH_HEADER + ipSIZE_OF_TCP_HEADER;
 800acdc:	693b      	ldr	r3, [r7, #16]
 800acde:	3322      	adds	r3, #34	@ 0x22
 800ace0:	627b      	str	r3, [r7, #36]	@ 0x24
 800ace2:	e00c      	b.n	800acfe <xCheckIPv4SizeFields+0xb2>
            }
            else if( ( ucProtocol == ( uint8_t ) ipPROTOCOL_ICMP ) ||
 800ace4:	7b7b      	ldrb	r3, [r7, #13]
 800ace6:	2b01      	cmp	r3, #1
 800ace8:	d002      	beq.n	800acf0 <xCheckIPv4SizeFields+0xa4>
 800acea:	7b7b      	ldrb	r3, [r7, #13]
 800acec:	2b02      	cmp	r3, #2
 800acee:	d103      	bne.n	800acf8 <xCheckIPv4SizeFields+0xac>
                     ( ucProtocol == ( uint8_t ) ipPROTOCOL_IGMP ) )
            {
                uxMinimumLength = uxIPHeaderLength + ipSIZE_OF_ETH_HEADER + ipSIZE_OF_ICMPv4_HEADER;
 800acf0:	693b      	ldr	r3, [r7, #16]
 800acf2:	3316      	adds	r3, #22
 800acf4:	627b      	str	r3, [r7, #36]	@ 0x24
 800acf6:	e002      	b.n	800acfe <xCheckIPv4SizeFields+0xb2>
            }
            else
            {
                /* Unhandled protocol, other than ICMP, IGMP, UDP, or TCP. */
                DEBUG_SET_TRACE_VARIABLE( xLocation, 5 );
 800acf8:	2305      	movs	r3, #5
 800acfa:	61bb      	str	r3, [r7, #24]
                break;
 800acfc:	e01d      	b.n	800ad3a <xCheckIPv4SizeFields+0xee>
            }

            if( uxBufferLength < uxMinimumLength )
 800acfe:	683a      	ldr	r2, [r7, #0]
 800ad00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad02:	429a      	cmp	r2, r3
 800ad04:	d202      	bcs.n	800ad0c <xCheckIPv4SizeFields+0xc0>
            {
                DEBUG_SET_TRACE_VARIABLE( xLocation, 6 );
 800ad06:	2306      	movs	r3, #6
 800ad08:	61bb      	str	r3, [r7, #24]
                break;
 800ad0a:	e016      	b.n	800ad3a <xCheckIPv4SizeFields+0xee>
            }

            uxLength = ( size_t ) usLength;
 800ad0c:	89fb      	ldrh	r3, [r7, #14]
 800ad0e:	60bb      	str	r3, [r7, #8]
            uxLength -= ( ( uint16_t ) uxIPHeaderLength ); /* normally, minus 20. */
 800ad10:	693b      	ldr	r3, [r7, #16]
 800ad12:	b29b      	uxth	r3, r3
 800ad14:	461a      	mov	r2, r3
 800ad16:	68bb      	ldr	r3, [r7, #8]
 800ad18:	1a9b      	subs	r3, r3, r2
 800ad1a:	60bb      	str	r3, [r7, #8]

            if( ( uxLength < ( ( size_t ) sizeof( UDPHeader_t ) ) ) ||
 800ad1c:	68bb      	ldr	r3, [r7, #8]
 800ad1e:	2b07      	cmp	r3, #7
 800ad20:	d906      	bls.n	800ad30 <xCheckIPv4SizeFields+0xe4>
                ( uxLength > ( ( size_t ) ipconfigNETWORK_MTU - ( size_t ) uxIPHeaderLength ) ) )
 800ad22:	693a      	ldr	r2, [r7, #16]
 800ad24:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 800ad28:	1a9b      	subs	r3, r3, r2
            if( ( uxLength < ( ( size_t ) sizeof( UDPHeader_t ) ) ) ||
 800ad2a:	68ba      	ldr	r2, [r7, #8]
 800ad2c:	429a      	cmp	r2, r3
 800ad2e:	d902      	bls.n	800ad36 <xCheckIPv4SizeFields+0xea>
            {
                /* For incoming packets, the length is out of bound: either
                 * too short or too long. For outgoing packets, there is a
                 * serious problem with the format/length. */
                DEBUG_SET_TRACE_VARIABLE( xLocation, 7 );
 800ad30:	2307      	movs	r3, #7
 800ad32:	61bb      	str	r3, [r7, #24]
                break;
 800ad34:	e001      	b.n	800ad3a <xCheckIPv4SizeFields+0xee>
            }

            xResult = pdPASS;
 800ad36:	2301      	movs	r3, #1
 800ad38:	623b      	str	r3, [r7, #32]
        {
            /* NOP if ipconfigHAS_PRINTF != 1 */
            FreeRTOS_printf( ( "xCheckIPv4SizeFields: location %ld\n", xLocation ) );
        }

        return xResult;
 800ad3a:	6a3b      	ldr	r3, [r7, #32]
    }
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	372c      	adds	r7, #44	@ 0x2c
 800ad40:	46bd      	mov	sp, r7
 800ad42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad46:	4770      	bx	lr

0800ad48 <xIsIPv4Multicast>:
 * @param[in] ulIPAddress The IP address being checked.
 *
 * @return pdTRUE if the IP address is a multicast address or else, pdFALSE.
 */
BaseType_t xIsIPv4Multicast( uint32_t ulIPAddress )
{
 800ad48:	b480      	push	{r7}
 800ad4a:	b085      	sub	sp, #20
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    uint32_t ulIP = FreeRTOS_ntohl( ulIPAddress );
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	60bb      	str	r3, [r7, #8]

    if( ( ulIP >= ipFIRST_MULTI_CAST_IPv4 ) && ( ulIP < ipLAST_MULTI_CAST_IPv4 ) )
 800ad54:	68bb      	ldr	r3, [r7, #8]
 800ad56:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 800ad5a:	d306      	bcc.n	800ad6a <xIsIPv4Multicast+0x22>
 800ad5c:	68bb      	ldr	r3, [r7, #8]
 800ad5e:	f1b3 4f70 	cmp.w	r3, #4026531840	@ 0xf0000000
 800ad62:	d202      	bcs.n	800ad6a <xIsIPv4Multicast+0x22>
    {
        xReturn = pdTRUE;
 800ad64:	2301      	movs	r3, #1
 800ad66:	60fb      	str	r3, [r7, #12]
 800ad68:	e001      	b.n	800ad6e <xIsIPv4Multicast+0x26>
    }
    else
    {
        xReturn = pdFALSE;
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	60fb      	str	r3, [r7, #12]
    }

    return xReturn;
 800ad6e:	68fb      	ldr	r3, [r7, #12]
}
 800ad70:	4618      	mov	r0, r3
 800ad72:	3714      	adds	r7, #20
 800ad74:	46bd      	mov	sp, r7
 800ad76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad7a:	4770      	bx	lr

0800ad7c <xIsIPv4Broadcast>:
 *
 * @return pdTRUE if the IP address is a broadcast address or else, pdFALSE.
 */
BaseType_t xIsIPv4Broadcast( uint32_t ulIPAddress,
                             struct xNetworkEndPoint ** ppxEndPoint )
{
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	b084      	sub	sp, #16
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	6078      	str	r0, [r7, #4]
 800ad84:	6039      	str	r1, [r7, #0]
    BaseType_t xIsBroadcast;
    NetworkEndPoint_t * pxEndPoint;

    /* Assign a default answer based on the "global" broadcast.	 This way
     * we can still return the correct result even if there are no endpoints. */
    xIsBroadcast = ( ulIPAddress == FREERTOS_INADDR_BROADCAST ) ? pdTRUE : pdFALSE;
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad8c:	d101      	bne.n	800ad92 <xIsIPv4Broadcast+0x16>
 800ad8e:	2301      	movs	r3, #1
 800ad90:	e000      	b.n	800ad94 <xIsIPv4Broadcast+0x18>
 800ad92:	2300      	movs	r3, #0
 800ad94:	60fb      	str	r3, [r7, #12]

    for( pxEndPoint = FreeRTOS_FirstEndPoint( NULL );
 800ad96:	2000      	movs	r0, #0
 800ad98:	f000 fb0a 	bl	800b3b0 <FreeRTOS_FirstEndPoint>
 800ad9c:	60b8      	str	r0, [r7, #8]
 800ad9e:	e00f      	b.n	800adc0 <xIsIPv4Broadcast+0x44>
            }
        #endif /* ( ipconfigUSE_IPv6 == ipconfigENABLE ) */

        /* If we already know if ulIPAddress is a broadcast,
         * simply return this first matching IPv4 endpoint. */
        if( xIsBroadcast == pdTRUE )
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	2b01      	cmp	r3, #1
 800ada4:	d010      	beq.n	800adc8 <xIsIPv4Broadcast+0x4c>
        {
            break;
        }
        else if( ulIPAddress == pxEndPoint->ipv4_settings.ulBroadcastAddress )
 800ada6:	68bb      	ldr	r3, [r7, #8]
 800ada8:	695b      	ldr	r3, [r3, #20]
 800adaa:	687a      	ldr	r2, [r7, #4]
 800adac:	429a      	cmp	r2, r3
 800adae:	d102      	bne.n	800adb6 <xIsIPv4Broadcast+0x3a>
        {
            xIsBroadcast = pdTRUE;
 800adb0:	2301      	movs	r3, #1
 800adb2:	60fb      	str	r3, [r7, #12]
            break;
 800adb4:	e009      	b.n	800adca <xIsIPv4Broadcast+0x4e>
         pxEndPoint = FreeRTOS_NextEndPoint( NULL, pxEndPoint ) )
 800adb6:	68b9      	ldr	r1, [r7, #8]
 800adb8:	2000      	movs	r0, #0
 800adba:	f000 fb41 	bl	800b440 <FreeRTOS_NextEndPoint>
 800adbe:	60b8      	str	r0, [r7, #8]
         pxEndPoint != NULL;
 800adc0:	68bb      	ldr	r3, [r7, #8]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d1ec      	bne.n	800ada0 <xIsIPv4Broadcast+0x24>
 800adc6:	e000      	b.n	800adca <xIsIPv4Broadcast+0x4e>
            break;
 800adc8:	bf00      	nop
    /* If the caller wants to know the corresponding endpoint, copy the result.
     * Note that this may be null if ulIPAddress is 255.255.255.255 AND there are
     * no IPv4 endpoints.
     * Also, when ulIPAddress is 255.255.255.255, we will
     * return the first IPv4 endpoint that we run across. */
    if( ( xIsBroadcast == pdTRUE ) && ( ppxEndPoint != NULL ) )
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	2b01      	cmp	r3, #1
 800adce:	d105      	bne.n	800addc <xIsIPv4Broadcast+0x60>
 800add0:	683b      	ldr	r3, [r7, #0]
 800add2:	2b00      	cmp	r3, #0
 800add4:	d002      	beq.n	800addc <xIsIPv4Broadcast+0x60>
    {
        *ppxEndPoint = pxEndPoint;
 800add6:	683b      	ldr	r3, [r7, #0]
 800add8:	68ba      	ldr	r2, [r7, #8]
 800adda:	601a      	str	r2, [r3, #0]
    }

    return xIsBroadcast;
 800addc:	68fb      	ldr	r3, [r7, #12]
}
 800adde:	4618      	mov	r0, r3
 800ade0:	3710      	adds	r7, #16
 800ade2:	46bd      	mov	sp, r7
 800ade4:	bd80      	pop	{r7, pc}

0800ade6 <xBadIPv4Loopback>:
 *
 * @return Returns pdTRUE if the packet should be stopped, because either the source
 *         or the target address is a loopback address.
 */
BaseType_t xBadIPv4Loopback( const IPHeader_t * const pxIPHeader )
{
 800ade6:	b580      	push	{r7, lr}
 800ade8:	b086      	sub	sp, #24
 800adea:	af00      	add	r7, sp, #0
 800adec:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 800adee:	2300      	movs	r3, #0
 800adf0:	617b      	str	r3, [r7, #20]
    BaseType_t x1 = ( xIsIPv4Loopback( pxIPHeader->ulDestinationIPAddress ) != 0 ) ? pdTRUE : pdFALSE;
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	691b      	ldr	r3, [r3, #16]
 800adf6:	4618      	mov	r0, r3
 800adf8:	f000 f81e 	bl	800ae38 <xIsIPv4Loopback>
 800adfc:	4603      	mov	r3, r0
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d001      	beq.n	800ae06 <xBadIPv4Loopback+0x20>
 800ae02:	2301      	movs	r3, #1
 800ae04:	e000      	b.n	800ae08 <xBadIPv4Loopback+0x22>
 800ae06:	2300      	movs	r3, #0
 800ae08:	613b      	str	r3, [r7, #16]
    BaseType_t x2 = ( xIsIPv4Loopback( pxIPHeader->ulSourceIPAddress ) != 0 ) ? pdTRUE : pdFALSE;
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	68db      	ldr	r3, [r3, #12]
 800ae0e:	4618      	mov	r0, r3
 800ae10:	f000 f812 	bl	800ae38 <xIsIPv4Loopback>
 800ae14:	4603      	mov	r3, r0
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d001      	beq.n	800ae1e <xBadIPv4Loopback+0x38>
 800ae1a:	2301      	movs	r3, #1
 800ae1c:	e000      	b.n	800ae20 <xBadIPv4Loopback+0x3a>
 800ae1e:	2300      	movs	r3, #0
 800ae20:	60fb      	str	r3, [r7, #12]

    if( x1 != x2 )
 800ae22:	693a      	ldr	r2, [r7, #16]
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	429a      	cmp	r2, r3
 800ae28:	d001      	beq.n	800ae2e <xBadIPv4Loopback+0x48>
    {
        /* Either the source or the destination address is an IPv4 loopback address. */
        xReturn = pdTRUE;
 800ae2a:	2301      	movs	r3, #1
 800ae2c:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 800ae2e:	697b      	ldr	r3, [r7, #20]
}
 800ae30:	4618      	mov	r0, r3
 800ae32:	3718      	adds	r7, #24
 800ae34:	46bd      	mov	sp, r7
 800ae36:	bd80      	pop	{r7, pc}

0800ae38 <xIsIPv4Loopback>:
 * @param[in] ulAddress The IP address being checked.
 *
 * @return pdTRUE if the IP address is a loopback address or else, pdFALSE.
 */
BaseType_t xIsIPv4Loopback( uint32_t ulAddress )
{
 800ae38:	b480      	push	{r7}
 800ae3a:	b085      	sub	sp, #20
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 800ae40:	2300      	movs	r3, #0
 800ae42:	60fb      	str	r3, [r7, #12]
    uint32_t ulIP = FreeRTOS_ntohl( ulAddress );
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	60bb      	str	r3, [r7, #8]

    if( ( ulIP >= ipFIRST_LOOPBACK_IPv4 ) &&
 800ae48:	68bb      	ldr	r3, [r7, #8]
 800ae4a:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800ae4e:	d304      	bcc.n	800ae5a <xIsIPv4Loopback+0x22>
        ( ulIP < ipLAST_LOOPBACK_IPv4 ) )
 800ae50:	68bb      	ldr	r3, [r7, #8]
    if( ( ulIP >= ipFIRST_LOOPBACK_IPv4 ) &&
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	db01      	blt.n	800ae5a <xIsIPv4Loopback+0x22>
    {
        xReturn = pdTRUE;
 800ae56:	2301      	movs	r3, #1
 800ae58:	60fb      	str	r3, [r7, #12]
    }

    return xReturn;
 800ae5a:	68fb      	ldr	r3, [r7, #12]
}
 800ae5c:	4618      	mov	r0, r3
 800ae5e:	3714      	adds	r7, #20
 800ae60:	46bd      	mov	sp, r7
 800ae62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae66:	4770      	bx	lr

0800ae68 <prvAllowIPPacketIPv4>:
 * @return Whether the packet should be processed or dropped.
 */
enum eFrameProcessingResult prvAllowIPPacketIPv4( const struct xIP_PACKET * const pxIPPacket,
                                                  const struct xNETWORK_BUFFER * const pxNetworkBuffer,
                                                  UBaseType_t uxHeaderLength )
{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b08a      	sub	sp, #40	@ 0x28
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	60f8      	str	r0, [r7, #12]
 800ae70:	60b9      	str	r1, [r7, #8]
 800ae72:	607a      	str	r2, [r7, #4]
    eFrameProcessingResult_t eReturn = eProcessBuffer;
 800ae74:	2301      	movs	r3, #1
 800ae76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    #if ( ( ipconfigETHERNET_DRIVER_FILTERS_PACKETS == 0 ) || ( ipconfigDRIVER_INCLUDED_RX_IP_CHECKSUM == 0 ) )
        const IPHeader_t * pxIPHeader = &( pxIPPacket->xIPHeader );
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	330e      	adds	r3, #14
 800ae7e:	623b      	str	r3, [r7, #32]
    #if ( ipconfigETHERNET_DRIVER_FILTERS_PACKETS == 0 )
    {
        /* In systems with a very small amount of RAM, it might be advantageous
         * to have incoming messages checked earlier, by the network card driver.
         * This method may decrease the usage of scarce network buffers. */
        uint32_t ulDestinationIPAddress = pxIPHeader->ulDestinationIPAddress;
 800ae80:	6a3b      	ldr	r3, [r7, #32]
 800ae82:	691b      	ldr	r3, [r3, #16]
 800ae84:	61fb      	str	r3, [r7, #28]
        uint32_t ulSourceIPAddress = pxIPHeader->ulSourceIPAddress;
 800ae86:	6a3b      	ldr	r3, [r7, #32]
 800ae88:	68db      	ldr	r3, [r3, #12]
 800ae8a:	61bb      	str	r3, [r7, #24]
        /* Get a reference to the endpoint that the packet was assigned to during pxEasyFit() */
        const NetworkEndPoint_t * pxEndPoint = pxNetworkBuffer->pxEndPoint;
 800ae8c:	68bb      	ldr	r3, [r7, #8]
 800ae8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae90:	617b      	str	r3, [r7, #20]

        /* Ensure that the incoming packet is not fragmented because the stack
         * doesn't not support IP fragmentation. All but the last fragment coming in will have their
         * "more fragments" flag set and the last fragment will have a non-zero offset.
         * We need to drop the packet in either of those cases. */
        if( ( ( pxIPHeader->usFragmentOffset & ipFRAGMENT_OFFSET_BIT_MASK ) != 0U ) || ( ( pxIPHeader->usFragmentOffset & ipFRAGMENT_FLAGS_MORE_FRAGMENTS ) != 0U ) )
 800ae92:	6a3b      	ldr	r3, [r7, #32]
 800ae94:	88db      	ldrh	r3, [r3, #6]
 800ae96:	b29b      	uxth	r3, r3
 800ae98:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d106      	bne.n	800aeae <prvAllowIPPacketIPv4+0x46>
 800aea0:	6a3b      	ldr	r3, [r7, #32]
 800aea2:	88db      	ldrh	r3, [r3, #6]
 800aea4:	b29b      	uxth	r3, r3
 800aea6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d003      	beq.n	800aeb6 <prvAllowIPPacketIPv4+0x4e>
        {
            /* Can not handle, fragmented packet. */
            eReturn = eReleaseBuffer;
 800aeae:	2300      	movs	r3, #0
 800aeb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800aeb4:	e09a      	b.n	800afec <prvAllowIPPacketIPv4+0x184>
        }

        /* Test if the length of the IP-header is between 20 and 60 bytes,
         * and if the IP-version is 4. */
        else if( ( pxIPHeader->ucVersionHeaderLength < ipIPV4_VERSION_HEADER_LENGTH_MIN ) ||
 800aeb6:	6a3b      	ldr	r3, [r7, #32]
 800aeb8:	781b      	ldrb	r3, [r3, #0]
 800aeba:	2b44      	cmp	r3, #68	@ 0x44
 800aebc:	d903      	bls.n	800aec6 <prvAllowIPPacketIPv4+0x5e>
                 ( pxIPHeader->ucVersionHeaderLength > ipIPV4_VERSION_HEADER_LENGTH_MAX ) )
 800aebe:	6a3b      	ldr	r3, [r7, #32]
 800aec0:	781b      	ldrb	r3, [r3, #0]
        else if( ( pxIPHeader->ucVersionHeaderLength < ipIPV4_VERSION_HEADER_LENGTH_MIN ) ||
 800aec2:	2b4f      	cmp	r3, #79	@ 0x4f
 800aec4:	d903      	bls.n	800aece <prvAllowIPPacketIPv4+0x66>
        {
            /* Can not handle, unknown or invalid header version. */
            eReturn = eReleaseBuffer;
 800aec6:	2300      	movs	r3, #0
 800aec8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800aecc:	e08e      	b.n	800afec <prvAllowIPPacketIPv4+0x184>
        }
        else if( ( xIsIPv4Loopback( ulDestinationIPAddress ) == pdTRUE ) ||
 800aece:	69f8      	ldr	r0, [r7, #28]
 800aed0:	f7ff ffb2 	bl	800ae38 <xIsIPv4Loopback>
 800aed4:	4603      	mov	r3, r0
 800aed6:	2b01      	cmp	r3, #1
 800aed8:	d005      	beq.n	800aee6 <prvAllowIPPacketIPv4+0x7e>
                 ( xIsIPv4Loopback( ulSourceIPAddress ) == pdTRUE ) )
 800aeda:	69b8      	ldr	r0, [r7, #24]
 800aedc:	f7ff ffac 	bl	800ae38 <xIsIPv4Loopback>
 800aee0:	4603      	mov	r3, r0
        else if( ( xIsIPv4Loopback( ulDestinationIPAddress ) == pdTRUE ) ||
 800aee2:	2b01      	cmp	r3, #1
 800aee4:	d10b      	bne.n	800aefe <prvAllowIPPacketIPv4+0x96>
        {
            /* source OR destination is a loopback address. Make sure they BOTH are. */
            if( xBadIPv4Loopback( &( pxIPPacket->xIPHeader ) ) == pdTRUE )
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	330e      	adds	r3, #14
 800aeea:	4618      	mov	r0, r3
 800aeec:	f7ff ff7b 	bl	800ade6 <xBadIPv4Loopback>
 800aef0:	4603      	mov	r3, r0
 800aef2:	2b01      	cmp	r3, #1
 800aef4:	d17a      	bne.n	800afec <prvAllowIPPacketIPv4+0x184>
            {
                /* The local loopback addresses must never appear outside a host. See RFC 1122
                 * section 3.2.1.3. */
                eReturn = eReleaseBuffer;
 800aef6:	2300      	movs	r3, #0
 800aef8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( xBadIPv4Loopback( &( pxIPPacket->xIPHeader ) ) == pdTRUE )
 800aefc:	e076      	b.n	800afec <prvAllowIPPacketIPv4+0x184>
            }
        }
        else if( memcmp( xBroadcastMACAddress.ucBytes,
                         pxIPPacket->xEthernetHeader.xSourceAddress.ucBytes,
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	3306      	adds	r3, #6
        else if( memcmp( xBroadcastMACAddress.ucBytes,
 800af02:	2206      	movs	r2, #6
 800af04:	4619      	mov	r1, r3
 800af06:	4845      	ldr	r0, [pc, #276]	@ (800b01c <prvAllowIPPacketIPv4+0x1b4>)
 800af08:	f00c faf9 	bl	80174fe <memcmp>
 800af0c:	4603      	mov	r3, r0
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d103      	bne.n	800af1a <prvAllowIPPacketIPv4+0xb2>
                         sizeof( MACAddress_t ) ) == 0 )
        {
            /* Ethernet source is a broadcast address. Drop the packet. */
            eReturn = eReleaseBuffer;
 800af12:	2300      	movs	r3, #0
 800af14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800af18:	e068      	b.n	800afec <prvAllowIPPacketIPv4+0x184>
        }
        else if( xIsIPv4Multicast( ulSourceIPAddress ) == pdTRUE )
 800af1a:	69b8      	ldr	r0, [r7, #24]
 800af1c:	f7ff ff14 	bl	800ad48 <xIsIPv4Multicast>
 800af20:	4603      	mov	r3, r0
 800af22:	2b01      	cmp	r3, #1
 800af24:	d103      	bne.n	800af2e <prvAllowIPPacketIPv4+0xc6>
        {
            /* Source is a multicast IP address. Drop the packet in conformity with RFC 1112 section 7.2. */
            eReturn = eReleaseBuffer;
 800af26:	2300      	movs	r3, #0
 800af28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800af2c:	e05e      	b.n	800afec <prvAllowIPPacketIPv4+0x184>
        }

        /* Use ipv4_settings for filtering only after the endpoint is up,
         * so that DHCP packets that are exchanged for DHCP (example, DHCP unicast offers)
         * are not dropped/filtered. */
        else if( FreeRTOS_IsEndPointUp( pxEndPoint ) != pdFALSE )
 800af2e:	6978      	ldr	r0, [r7, #20]
 800af30:	f7ff f89c 	bl	800a06c <FreeRTOS_IsEndPointUp>
 800af34:	4603      	mov	r3, r0
 800af36:	2b00      	cmp	r3, #0
 800af38:	d03a      	beq.n	800afb0 <prvAllowIPPacketIPv4+0x148>
        {
            if(
                /* Not destined for the assigned endpoint IPv4 address? */
                ( ulDestinationIPAddress != pxEndPoint->ipv4_settings.ulIPAddress ) &&
 800af3a:	697b      	ldr	r3, [r7, #20]
 800af3c:	681b      	ldr	r3, [r3, #0]
            if(
 800af3e:	69fa      	ldr	r2, [r7, #28]
 800af40:	429a      	cmp	r2, r3
 800af42:	d012      	beq.n	800af6a <prvAllowIPPacketIPv4+0x102>
                /* Also not an IPv4 broadcast address ? */
                ( ulDestinationIPAddress != pxEndPoint->ipv4_settings.ulBroadcastAddress ) &&
 800af44:	697b      	ldr	r3, [r7, #20]
 800af46:	695b      	ldr	r3, [r3, #20]
                ( ulDestinationIPAddress != pxEndPoint->ipv4_settings.ulIPAddress ) &&
 800af48:	69fa      	ldr	r2, [r7, #28]
 800af4a:	429a      	cmp	r2, r3
 800af4c:	d00d      	beq.n	800af6a <prvAllowIPPacketIPv4+0x102>
                ( ulDestinationIPAddress != pxEndPoint->ipv4_settings.ulBroadcastAddress ) &&
 800af4e:	69fb      	ldr	r3, [r7, #28]
 800af50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af54:	d009      	beq.n	800af6a <prvAllowIPPacketIPv4+0x102>
                ( ulDestinationIPAddress != FREERTOS_INADDR_BROADCAST ) &&
                /* And not an IPv4 multicast address ? */
                ( xIsIPv4Multicast( ulDestinationIPAddress ) == pdFALSE ) )
 800af56:	69f8      	ldr	r0, [r7, #28]
 800af58:	f7ff fef6 	bl	800ad48 <xIsIPv4Multicast>
 800af5c:	4603      	mov	r3, r0
                ( ulDestinationIPAddress != FREERTOS_INADDR_BROADCAST ) &&
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d103      	bne.n	800af6a <prvAllowIPPacketIPv4+0x102>
            {
                /* Packet is not for this node, release it */
                eReturn = eReleaseBuffer;
 800af62:	2300      	movs	r3, #0
 800af64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800af68:	e040      	b.n	800afec <prvAllowIPPacketIPv4+0x184>
            }
            /* Is the source address correct? */
            else if( ( ulSourceIPAddress == pxEndPoint->ipv4_settings.ulBroadcastAddress ) ||
 800af6a:	697b      	ldr	r3, [r7, #20]
 800af6c:	695b      	ldr	r3, [r3, #20]
 800af6e:	69ba      	ldr	r2, [r7, #24]
 800af70:	429a      	cmp	r2, r3
 800af72:	d003      	beq.n	800af7c <prvAllowIPPacketIPv4+0x114>
 800af74:	69bb      	ldr	r3, [r7, #24]
 800af76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af7a:	d103      	bne.n	800af84 <prvAllowIPPacketIPv4+0x11c>
                     ( ulSourceIPAddress == FREERTOS_INADDR_BROADCAST ) )
            {
                /* The source address cannot be broadcast address. Replying to this
                 * packet may cause network storms. Drop the packet. */
                eReturn = eReleaseBuffer;
 800af7c:	2300      	movs	r3, #0
 800af7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800af82:	e033      	b.n	800afec <prvAllowIPPacketIPv4+0x184>
            }
            else if( ( memcmp( xBroadcastMACAddress.ucBytes,
                               pxIPPacket->xEthernetHeader.xDestinationAddress.ucBytes,
 800af84:	68fb      	ldr	r3, [r7, #12]
            else if( ( memcmp( xBroadcastMACAddress.ucBytes,
 800af86:	2206      	movs	r2, #6
 800af88:	4619      	mov	r1, r3
 800af8a:	4824      	ldr	r0, [pc, #144]	@ (800b01c <prvAllowIPPacketIPv4+0x1b4>)
 800af8c:	f00c fab7 	bl	80174fe <memcmp>
 800af90:	4603      	mov	r3, r0
 800af92:	2b00      	cmp	r3, #0
 800af94:	d12a      	bne.n	800afec <prvAllowIPPacketIPv4+0x184>
                               sizeof( MACAddress_t ) ) == 0 ) &&
                     ( ulDestinationIPAddress != pxEndPoint->ipv4_settings.ulBroadcastAddress ) && ( ulDestinationIPAddress != FREERTOS_INADDR_BROADCAST ) )
 800af96:	697b      	ldr	r3, [r7, #20]
 800af98:	695b      	ldr	r3, [r3, #20]
                               sizeof( MACAddress_t ) ) == 0 ) &&
 800af9a:	69fa      	ldr	r2, [r7, #28]
 800af9c:	429a      	cmp	r2, r3
 800af9e:	d025      	beq.n	800afec <prvAllowIPPacketIPv4+0x184>
                     ( ulDestinationIPAddress != pxEndPoint->ipv4_settings.ulBroadcastAddress ) && ( ulDestinationIPAddress != FREERTOS_INADDR_BROADCAST ) )
 800afa0:	69fb      	ldr	r3, [r7, #28]
 800afa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afa6:	d021      	beq.n	800afec <prvAllowIPPacketIPv4+0x184>
            {
                /* Ethernet address is a broadcast address, but the IP address is not a
                 * broadcast address. */
                eReturn = eReleaseBuffer;
 800afa8:	2300      	movs	r3, #0
 800afaa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800afae:	e01d      	b.n	800afec <prvAllowIPPacketIPv4+0x184>
        {
            /* Endpoint is down */

            /* Check if the destination MAC address is a broadcast MAC address. */
            if( memcmp( xBroadcastMACAddress.ucBytes,
                        pxIPPacket->xEthernetHeader.xDestinationAddress.ucBytes,
 800afb0:	68fb      	ldr	r3, [r7, #12]
            if( memcmp( xBroadcastMACAddress.ucBytes,
 800afb2:	2206      	movs	r2, #6
 800afb4:	4619      	mov	r1, r3
 800afb6:	4819      	ldr	r0, [pc, #100]	@ (800b01c <prvAllowIPPacketIPv4+0x1b4>)
 800afb8:	f00c faa1 	bl	80174fe <memcmp>
 800afbc:	4603      	mov	r3, r0
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d107      	bne.n	800afd2 <prvAllowIPPacketIPv4+0x16a>
                        sizeof( MACAddress_t ) ) == 0 )
            {
                if( ulDestinationIPAddress != FREERTOS_INADDR_BROADCAST )
 800afc2:	69fb      	ldr	r3, [r7, #28]
 800afc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afc8:	d010      	beq.n	800afec <prvAllowIPPacketIPv4+0x184>
                {
                    /* Ethernet address is a broadcast address, but the IP address is not a
                     * broadcast address. */
                    eReturn = eReleaseBuffer;
 800afca:	2300      	movs	r3, #0
 800afcc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800afd0:	e00c      	b.n	800afec <prvAllowIPPacketIPv4+0x184>
             * forward to the IP layer any IP packets delivered to the client's
             * hardware address before the IP address is configured; DHCP servers
             * and BOOTP relay agents may not be able to deliver DHCP messages to
             * clients that cannot accept hardware unicast datagrams before the
             * TCP/IP software is configured. */
            else if( ( memcmp( pxEndPoint->xMACAddress.ucBytes,
 800afd2:	697b      	ldr	r3, [r7, #20]
 800afd4:	3338      	adds	r3, #56	@ 0x38
                               pxIPPacket->xEthernetHeader.xDestinationAddress.ucBytes,
 800afd6:	68f9      	ldr	r1, [r7, #12]
            else if( ( memcmp( pxEndPoint->xMACAddress.ucBytes,
 800afd8:	2206      	movs	r2, #6
 800afda:	4618      	mov	r0, r3
 800afdc:	f00c fa8f 	bl	80174fe <memcmp>
 800afe0:	4603      	mov	r3, r0
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d002      	beq.n	800afec <prvAllowIPPacketIPv4+0x184>
                               sizeof( MACAddress_t ) ) != 0 ) )
            {
                /* The endpoint is not up, and the destination MAC address of the
                 * packet is not matching the endpoint's MAC address nor broadcast
                 * MAC address. Drop the packet. */
                eReturn = eReleaseBuffer;
 800afe6:	2300      	movs	r3, #0
 800afe8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }
    }
    #else /* if ( ipconfigDRIVER_INCLUDED_RX_IP_CHECKSUM == 0 ) */
    {
        if( eReturn == eProcessBuffer )
 800afec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800aff0:	2b01      	cmp	r3, #1
 800aff2:	d10d      	bne.n	800b010 <prvAllowIPPacketIPv4+0x1a8>
        {
            if( xCheckIPv4SizeFields( pxNetworkBuffer->pucEthernetBuffer, pxNetworkBuffer->xDataLength ) != pdPASS )
 800aff4:	68bb      	ldr	r3, [r7, #8]
 800aff6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800aff8:	68bb      	ldr	r3, [r7, #8]
 800affa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800affc:	4619      	mov	r1, r3
 800affe:	4610      	mov	r0, r2
 800b000:	f7ff fe24 	bl	800ac4c <xCheckIPv4SizeFields>
 800b004:	4603      	mov	r3, r0
 800b006:	2b01      	cmp	r3, #1
 800b008:	d002      	beq.n	800b010 <prvAllowIPPacketIPv4+0x1a8>
            {
                /* Some of the length checks were not successful. */
                eReturn = eReleaseBuffer;
 800b00a:	2300      	movs	r3, #0
 800b00c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ( void ) pxNetworkBuffer;
        ( void ) uxHeaderLength;
    }
    #endif /* ipconfigDRIVER_INCLUDED_RX_IP_CHECKSUM == 0 */

    return eReturn;
 800b010:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b014:	4618      	mov	r0, r3
 800b016:	3728      	adds	r7, #40	@ 0x28
 800b018:	46bd      	mov	sp, r7
 800b01a:	bd80      	pop	{r7, pc}
 800b01c:	080188f8 	.word	0x080188f8

0800b020 <prvCheckIP4HeaderOptions>:
 * @param[in] pxNetworkBuffer the network buffer that contains the packet.
 *
 * @return Either 'eProcessBuffer' or 'eReleaseBuffer'
 */
enum eFrameProcessingResult prvCheckIP4HeaderOptions( struct xNETWORK_BUFFER * const pxNetworkBuffer )
{
 800b020:	b580      	push	{r7, lr}
 800b022:	b08a      	sub	sp, #40	@ 0x28
 800b024:	af00      	add	r7, sp, #0
 800b026:	6078      	str	r0, [r7, #4]
    eFrameProcessingResult_t eReturn = eProcessBuffer;
 800b028:	2301      	movs	r3, #1
 800b02a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    #if ( ipconfigIP_PASS_PACKETS_WITH_IP_OPTIONS != 0 )
    {
        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        IPHeader_t * pxIPHeader = ( ( IPHeader_t * ) &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER ] ) );
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b032:	330e      	adds	r3, #14
 800b034:	623b      	str	r3, [r7, #32]

        /* All structs of headers expect a IP header size of 20 bytes
         * IP header options were included, we'll ignore them and cut them out. */
        size_t uxLength = ( size_t ) pxIPHeader->ucVersionHeaderLength;
 800b036:	6a3b      	ldr	r3, [r7, #32]
 800b038:	781b      	ldrb	r3, [r3, #0]
 800b03a:	61fb      	str	r3, [r7, #28]

        /* Check if the IP headers are acceptable and if it has our destination.
         * The lowest four bits of 'ucVersionHeaderLength' indicate the IP-header
         * length in multiples of 4. */
        size_t uxHeaderLength = ( size_t ) ( ( uxLength & 0x0FU ) << 2 );
 800b03c:	69fb      	ldr	r3, [r7, #28]
 800b03e:	009b      	lsls	r3, r3, #2
 800b040:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800b044:	61bb      	str	r3, [r7, #24]

        /* Number of bytes contained in IPv4 header options. */
        const size_t optlen = ( ( size_t ) uxHeaderLength ) - ipSIZE_OF_IPv4_HEADER;
 800b046:	69bb      	ldr	r3, [r7, #24]
 800b048:	3b14      	subs	r3, #20
 800b04a:	617b      	str	r3, [r7, #20]
        /* From: the previous start of UDP/ICMP/TCP data. */
        const uint8_t * pucSource = ( const uint8_t * ) &( pxNetworkBuffer->pucEthernetBuffer[ sizeof( EthernetHeader_t ) + uxHeaderLength ] );
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b050:	69bb      	ldr	r3, [r7, #24]
 800b052:	330e      	adds	r3, #14
 800b054:	4413      	add	r3, r2
 800b056:	613b      	str	r3, [r7, #16]
        /* To: the usual start of UDP/ICMP/TCP data at offset 20 (decimal ) from IP header. */
        uint8_t * pucTarget = ( uint8_t * ) &( pxNetworkBuffer->pucEthernetBuffer[ sizeof( EthernetHeader_t ) + ipSIZE_OF_IPv4_HEADER ] );
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b05c:	3322      	adds	r3, #34	@ 0x22
 800b05e:	60fb      	str	r3, [r7, #12]
        /* How many: total length minus the options and the lower headers. */
        const size_t xMoveLen = pxNetworkBuffer->xDataLength - ( optlen + ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_ETH_HEADER );
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b064:	697b      	ldr	r3, [r7, #20]
 800b066:	1ad3      	subs	r3, r2, r3
 800b068:	3b22      	subs	r3, #34	@ 0x22
 800b06a:	60bb      	str	r3, [r7, #8]

        ( void ) memmove( pucTarget, pucSource, xMoveLen );
 800b06c:	68ba      	ldr	r2, [r7, #8]
 800b06e:	6939      	ldr	r1, [r7, #16]
 800b070:	68f8      	ldr	r0, [r7, #12]
 800b072:	f00c fa54 	bl	801751e <memmove>
        pxNetworkBuffer->xDataLength -= optlen;
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b07a:	697b      	ldr	r3, [r7, #20]
 800b07c:	1ad2      	subs	r2, r2, r3
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	629a      	str	r2, [r3, #40]	@ 0x28
        /* Update the total length of the IP packet after removing options. */
        pxIPHeader->usLength = FreeRTOS_htons( FreeRTOS_ntohs( pxIPHeader->usLength ) - optlen );
 800b082:	6a3b      	ldr	r3, [r7, #32]
 800b084:	885b      	ldrh	r3, [r3, #2]
 800b086:	b29a      	uxth	r2, r3
 800b088:	697b      	ldr	r3, [r7, #20]
 800b08a:	b29b      	uxth	r3, r3
 800b08c:	1ad3      	subs	r3, r2, r3
 800b08e:	b29a      	uxth	r2, r3
 800b090:	6a3b      	ldr	r3, [r7, #32]
 800b092:	805a      	strh	r2, [r3, #2]

        /* Rewrite the Version/IHL byte to indicate that this packet has no IP options. */
        pxIPHeader->ucVersionHeaderLength = ( uint8_t ) ( ( pxIPHeader->ucVersionHeaderLength & 0xF0U ) | /* High nibble is the version. */
 800b094:	6a3b      	ldr	r3, [r7, #32]
 800b096:	781b      	ldrb	r3, [r3, #0]
 800b098:	f023 030f 	bic.w	r3, r3, #15
 800b09c:	b2db      	uxtb	r3, r3
 800b09e:	f043 0305 	orr.w	r3, r3, #5
 800b0a2:	b2da      	uxtb	r2, r3
 800b0a4:	6a3b      	ldr	r3, [r7, #32]
 800b0a6:	701a      	strb	r2, [r3, #0]
         * IP-options will be dropped. */
        eReturn = eReleaseBuffer;
    }
    #endif /* if ( ipconfigIP_PASS_PACKETS_WITH_IP_OPTIONS != 0 ) */

    return eReturn;
 800b0a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b0ac:	4618      	mov	r0, r3
 800b0ae:	3728      	adds	r7, #40	@ 0x28
 800b0b0:	46bd      	mov	sp, r7
 800b0b2:	bd80      	pop	{r7, pc}

0800b0b4 <FreeRTOS_inet_ntop4>:
 *         pcDestination, else a NULL is returned.
 */
const char * FreeRTOS_inet_ntop4( const void * pvSource,
                                  char * pcDestination,
                                  socklen_t uxSize )
{
 800b0b4:	b580      	push	{r7, lr}
 800b0b6:	b088      	sub	sp, #32
 800b0b8:	af00      	add	r7, sp, #0
 800b0ba:	60f8      	str	r0, [r7, #12]
 800b0bc:	60b9      	str	r1, [r7, #8]
 800b0be:	607a      	str	r2, [r7, #4]
    uint32_t ulIPAddress;
    void * pvCopyDest;
    const char * pcReturn;

    if( uxSize < 16U )
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	2b0f      	cmp	r3, #15
 800b0c4:	d802      	bhi.n	800b0cc <FreeRTOS_inet_ntop4+0x18>
    {
        /* There must be space for "255.255.255.255". */
        pcReturn = NULL;
 800b0c6:	2300      	movs	r3, #0
 800b0c8:	61fb      	str	r3, [r7, #28]
 800b0ca:	e00e      	b.n	800b0ea <FreeRTOS_inet_ntop4+0x36>
    }
    else
    {
        pvCopyDest = ( void * ) &ulIPAddress;
 800b0cc:	f107 0314 	add.w	r3, r7, #20
 800b0d0:	61bb      	str	r3, [r7, #24]
        ( void ) memcpy( pvCopyDest, pvSource, sizeof( ulIPAddress ) );
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	461a      	mov	r2, r3
 800b0d8:	69bb      	ldr	r3, [r7, #24]
 800b0da:	601a      	str	r2, [r3, #0]
        ( void ) FreeRTOS_inet_ntoa( ulIPAddress, pcDestination );
 800b0dc:	697b      	ldr	r3, [r7, #20]
 800b0de:	68b9      	ldr	r1, [r7, #8]
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	f001 f92f 	bl	800c344 <FreeRTOS_inet_ntoa>
        pcReturn = pcDestination;
 800b0e6:	68bb      	ldr	r3, [r7, #8]
 800b0e8:	61fb      	str	r3, [r7, #28]
    }

    return pcReturn;
 800b0ea:	69fb      	ldr	r3, [r7, #28]
}
 800b0ec:	4618      	mov	r0, r3
 800b0ee:	3720      	adds	r7, #32
 800b0f0:	46bd      	mov	sp, r7
 800b0f2:	bd80      	pop	{r7, pc}

0800b0f4 <vSetMultiCastIPv4MacAddress>:
 * @param[in] ulIPAddress IP address.
 * @param[out] pxMACAddress Pointer to MAC address.
 */
void vSetMultiCastIPv4MacAddress( uint32_t ulIPAddress,
                                  MACAddress_t * pxMACAddress )
{
 800b0f4:	b480      	push	{r7}
 800b0f6:	b085      	sub	sp, #20
 800b0f8:	af00      	add	r7, sp, #0
 800b0fa:	6078      	str	r0, [r7, #4]
 800b0fc:	6039      	str	r1, [r7, #0]
    uint32_t ulIP = FreeRTOS_ntohl( ulIPAddress );
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	60fb      	str	r3, [r7, #12]

    pxMACAddress->ucBytes[ 0 ] = ( uint8_t ) ipMULTICAST_MAC_ADDRESS_IPv4_0;
 800b102:	683b      	ldr	r3, [r7, #0]
 800b104:	2201      	movs	r2, #1
 800b106:	701a      	strb	r2, [r3, #0]
    pxMACAddress->ucBytes[ 1 ] = ( uint8_t ) ipMULTICAST_MAC_ADDRESS_IPv4_1;
 800b108:	683b      	ldr	r3, [r7, #0]
 800b10a:	2200      	movs	r2, #0
 800b10c:	705a      	strb	r2, [r3, #1]
    pxMACAddress->ucBytes[ 2 ] = ( uint8_t ) ipMULTICAST_MAC_ADDRESS_IPv4_2;
 800b10e:	683b      	ldr	r3, [r7, #0]
 800b110:	225e      	movs	r2, #94	@ 0x5e
 800b112:	709a      	strb	r2, [r3, #2]
    pxMACAddress->ucBytes[ 3 ] = ( uint8_t ) ( ( ulIP >> 16 ) & 0x7fU ); /* Use 7 bits. */
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	0c1b      	lsrs	r3, r3, #16
 800b118:	b2db      	uxtb	r3, r3
 800b11a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b11e:	b2da      	uxtb	r2, r3
 800b120:	683b      	ldr	r3, [r7, #0]
 800b122:	70da      	strb	r2, [r3, #3]
    pxMACAddress->ucBytes[ 4 ] = ( uint8_t ) ( ( ulIP >> 8 ) & 0xffU );  /* Use 8 bits. */
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	0a1b      	lsrs	r3, r3, #8
 800b128:	b2da      	uxtb	r2, r3
 800b12a:	683b      	ldr	r3, [r7, #0]
 800b12c:	711a      	strb	r2, [r3, #4]
    pxMACAddress->ucBytes[ 5 ] = ( uint8_t ) ( ( ulIP ) & 0xffU );       /* Use 8 bits. */
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	b2da      	uxtb	r2, r3
 800b132:	683b      	ldr	r3, [r7, #0]
 800b134:	715a      	strb	r2, [r3, #5]
}
 800b136:	bf00      	nop
 800b138:	3714      	adds	r7, #20
 800b13a:	46bd      	mov	sp, r7
 800b13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b140:	4770      	bx	lr

0800b142 <FreeRTOS_FillEndPoint>:
                                const uint8_t ucIPAddress[ ipIP_ADDRESS_LENGTH_BYTES ],
                                const uint8_t ucNetMask[ ipIP_ADDRESS_LENGTH_BYTES ],
                                const uint8_t ucGatewayAddress[ ipIP_ADDRESS_LENGTH_BYTES ],
                                const uint8_t ucDNSServerAddress[ ipIP_ADDRESS_LENGTH_BYTES ],
                                const uint8_t ucMACAddress[ ipMAC_ADDRESS_LENGTH_BYTES ] )
    {
 800b142:	b580      	push	{r7, lr}
 800b144:	b086      	sub	sp, #24
 800b146:	af00      	add	r7, sp, #0
 800b148:	60f8      	str	r0, [r7, #12]
 800b14a:	60b9      	str	r1, [r7, #8]
 800b14c:	607a      	str	r2, [r7, #4]
 800b14e:	603b      	str	r3, [r7, #0]
        uint32_t ulIPAddress;

        if( ( pxNetworkInterface == NULL ) || ( pxEndPoint == NULL ) )
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d074      	beq.n	800b240 <FreeRTOS_FillEndPoint+0xfe>
 800b156:	68bb      	ldr	r3, [r7, #8]
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d071      	beq.n	800b240 <FreeRTOS_FillEndPoint+0xfe>
             * The user must make sure that the object pointed to by 'pxEndPoint'
             * will remain to exist. */

            /* As the endpoint might be part of a linked list,
             * protect the field pxNext from being overwritten. */
            NetworkEndPoint_t * pxNext = pxEndPoint->pxNext;
 800b15c:	68bb      	ldr	r3, [r7, #8]
 800b15e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b160:	617b      	str	r3, [r7, #20]
            ( void ) memset( pxEndPoint, 0, sizeof( *pxEndPoint ) );
 800b162:	2274      	movs	r2, #116	@ 0x74
 800b164:	2100      	movs	r1, #0
 800b166:	68b8      	ldr	r0, [r7, #8]
 800b168:	f00c f9f3 	bl	8017552 <memset>
            pxEndPoint->pxNext = pxNext;
 800b16c:	68bb      	ldr	r3, [r7, #8]
 800b16e:	697a      	ldr	r2, [r7, #20]
 800b170:	671a      	str	r2, [r3, #112]	@ 0x70

            ulIPAddress = FreeRTOS_inet_addr_quick( ucIPAddress[ 0 ], ucIPAddress[ 1 ], ucIPAddress[ 2 ], ucIPAddress[ 3 ] );
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	781b      	ldrb	r3, [r3, #0]
 800b176:	061a      	lsls	r2, r3, #24
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	3301      	adds	r3, #1
 800b17c:	781b      	ldrb	r3, [r3, #0]
 800b17e:	041b      	lsls	r3, r3, #16
 800b180:	431a      	orrs	r2, r3
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	3302      	adds	r3, #2
 800b186:	781b      	ldrb	r3, [r3, #0]
 800b188:	021b      	lsls	r3, r3, #8
 800b18a:	4313      	orrs	r3, r2
 800b18c:	687a      	ldr	r2, [r7, #4]
 800b18e:	3203      	adds	r2, #3
 800b190:	7812      	ldrb	r2, [r2, #0]
 800b192:	4313      	orrs	r3, r2
 800b194:	613b      	str	r3, [r7, #16]
            pxEndPoint->ipv4_settings.ulNetMask = FreeRTOS_inet_addr_quick( ucNetMask[ 0 ], ucNetMask[ 1 ], ucNetMask[ 2 ], ucNetMask[ 3 ] );
 800b196:	683b      	ldr	r3, [r7, #0]
 800b198:	781b      	ldrb	r3, [r3, #0]
 800b19a:	061a      	lsls	r2, r3, #24
 800b19c:	683b      	ldr	r3, [r7, #0]
 800b19e:	3301      	adds	r3, #1
 800b1a0:	781b      	ldrb	r3, [r3, #0]
 800b1a2:	041b      	lsls	r3, r3, #16
 800b1a4:	431a      	orrs	r2, r3
 800b1a6:	683b      	ldr	r3, [r7, #0]
 800b1a8:	3302      	adds	r3, #2
 800b1aa:	781b      	ldrb	r3, [r3, #0]
 800b1ac:	021b      	lsls	r3, r3, #8
 800b1ae:	4313      	orrs	r3, r2
 800b1b0:	683a      	ldr	r2, [r7, #0]
 800b1b2:	3203      	adds	r2, #3
 800b1b4:	7812      	ldrb	r2, [r2, #0]
 800b1b6:	431a      	orrs	r2, r3
 800b1b8:	68bb      	ldr	r3, [r7, #8]
 800b1ba:	605a      	str	r2, [r3, #4]
            pxEndPoint->ipv4_settings.ulGatewayAddress = FreeRTOS_inet_addr_quick( ucGatewayAddress[ 0 ], ucGatewayAddress[ 1 ], ucGatewayAddress[ 2 ], ucGatewayAddress[ 3 ] );
 800b1bc:	6a3b      	ldr	r3, [r7, #32]
 800b1be:	781b      	ldrb	r3, [r3, #0]
 800b1c0:	061a      	lsls	r2, r3, #24
 800b1c2:	6a3b      	ldr	r3, [r7, #32]
 800b1c4:	3301      	adds	r3, #1
 800b1c6:	781b      	ldrb	r3, [r3, #0]
 800b1c8:	041b      	lsls	r3, r3, #16
 800b1ca:	431a      	orrs	r2, r3
 800b1cc:	6a3b      	ldr	r3, [r7, #32]
 800b1ce:	3302      	adds	r3, #2
 800b1d0:	781b      	ldrb	r3, [r3, #0]
 800b1d2:	021b      	lsls	r3, r3, #8
 800b1d4:	4313      	orrs	r3, r2
 800b1d6:	6a3a      	ldr	r2, [r7, #32]
 800b1d8:	3203      	adds	r2, #3
 800b1da:	7812      	ldrb	r2, [r2, #0]
 800b1dc:	431a      	orrs	r2, r3
 800b1de:	68bb      	ldr	r3, [r7, #8]
 800b1e0:	609a      	str	r2, [r3, #8]
            pxEndPoint->ipv4_settings.ulDNSServerAddresses[ 0 ] = FreeRTOS_inet_addr_quick( ucDNSServerAddress[ 0 ], ucDNSServerAddress[ 1 ], ucDNSServerAddress[ 2 ], ucDNSServerAddress[ 3 ] );
 800b1e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1e4:	781b      	ldrb	r3, [r3, #0]
 800b1e6:	061a      	lsls	r2, r3, #24
 800b1e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1ea:	3301      	adds	r3, #1
 800b1ec:	781b      	ldrb	r3, [r3, #0]
 800b1ee:	041b      	lsls	r3, r3, #16
 800b1f0:	431a      	orrs	r2, r3
 800b1f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1f4:	3302      	adds	r3, #2
 800b1f6:	781b      	ldrb	r3, [r3, #0]
 800b1f8:	021b      	lsls	r3, r3, #8
 800b1fa:	4313      	orrs	r3, r2
 800b1fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b1fe:	3203      	adds	r2, #3
 800b200:	7812      	ldrb	r2, [r2, #0]
 800b202:	431a      	orrs	r2, r3
 800b204:	68bb      	ldr	r3, [r7, #8]
 800b206:	60da      	str	r2, [r3, #12]
            pxEndPoint->ipv4_settings.ulBroadcastAddress = ulIPAddress | ~( pxEndPoint->ipv4_settings.ulNetMask );
 800b208:	68bb      	ldr	r3, [r7, #8]
 800b20a:	685b      	ldr	r3, [r3, #4]
 800b20c:	43da      	mvns	r2, r3
 800b20e:	693b      	ldr	r3, [r7, #16]
 800b210:	431a      	orrs	r2, r3
 800b212:	68bb      	ldr	r3, [r7, #8]
 800b214:	615a      	str	r2, [r3, #20]

            /* Copy the current values to the default values. */
            ( void ) memcpy( &( pxEndPoint->ipv4_defaults ), &( pxEndPoint->ipv4_settings ), sizeof( pxEndPoint->ipv4_defaults ) );
 800b216:	68bb      	ldr	r3, [r7, #8]
 800b218:	331c      	adds	r3, #28
 800b21a:	68b9      	ldr	r1, [r7, #8]
 800b21c:	221c      	movs	r2, #28
 800b21e:	4618      	mov	r0, r3
 800b220:	f00c fa71 	bl	8017706 <memcpy>

            /* The default IP-address will be used in case DHCP is not used, or also if DHCP has failed, or
             * when the user chooses to use the default IP-address. */
            pxEndPoint->ipv4_defaults.ulIPAddress = ulIPAddress;
 800b224:	68bb      	ldr	r3, [r7, #8]
 800b226:	693a      	ldr	r2, [r7, #16]
 800b228:	61da      	str	r2, [r3, #28]

            /* The field 'ipv4_settings.ulIPAddress' will be set later on. */

            ( void ) memcpy( pxEndPoint->xMACAddress.ucBytes, ucMACAddress, sizeof( pxEndPoint->xMACAddress ) );
 800b22a:	68bb      	ldr	r3, [r7, #8]
 800b22c:	3338      	adds	r3, #56	@ 0x38
 800b22e:	2206      	movs	r2, #6
 800b230:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b232:	4618      	mov	r0, r3
 800b234:	f00c fa67 	bl	8017706 <memcpy>
            ( void ) FreeRTOS_AddEndPoint( pxNetworkInterface, pxEndPoint );
 800b238:	68b9      	ldr	r1, [r7, #8]
 800b23a:	68f8      	ldr	r0, [r7, #12]
 800b23c:	f000 f826 	bl	800b28c <FreeRTOS_AddEndPoint>
        }
    }
 800b240:	bf00      	nop
 800b242:	3718      	adds	r7, #24
 800b244:	46bd      	mov	sp, r7
 800b246:	bd80      	pop	{r7, pc}

0800b248 <FreeRTOS_AddNetworkInterface>:
 * @param[in] pxInterface The address of the new interface.
 *
 * @return The value of the parameter 'pxInterface'.
 */
    NetworkInterface_t * FreeRTOS_AddNetworkInterface( NetworkInterface_t * pxInterface )
    {
 800b248:	b480      	push	{r7}
 800b24a:	b085      	sub	sp, #20
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	6078      	str	r0, [r7, #4]
        configASSERT( pxNetworkInterfaces == NULL );
 800b250:	4b0d      	ldr	r3, [pc, #52]	@ (800b288 <FreeRTOS_AddNetworkInterface+0x40>)
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	2b00      	cmp	r3, #0
 800b256:	d00d      	beq.n	800b274 <FreeRTOS_AddNetworkInterface+0x2c>
	__asm volatile
 800b258:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b25c:	b672      	cpsid	i
 800b25e:	f383 8811 	msr	BASEPRI, r3
 800b262:	f3bf 8f6f 	isb	sy
 800b266:	f3bf 8f4f 	dsb	sy
 800b26a:	b662      	cpsie	i
 800b26c:	60fb      	str	r3, [r7, #12]
}
 800b26e:	bf00      	nop
 800b270:	bf00      	nop
 800b272:	e7fd      	b.n	800b270 <FreeRTOS_AddNetworkInterface+0x28>
        pxNetworkInterfaces = pxInterface;
 800b274:	4a04      	ldr	r2, [pc, #16]	@ (800b288 <FreeRTOS_AddNetworkInterface+0x40>)
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	6013      	str	r3, [r2, #0]
        return pxInterface;
 800b27a:	687b      	ldr	r3, [r7, #4]
    }
 800b27c:	4618      	mov	r0, r3
 800b27e:	3714      	adds	r7, #20
 800b280:	46bd      	mov	sp, r7
 800b282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b286:	4770      	bx	lr
 800b288:	20002684 	.word	0x20002684

0800b28c <FreeRTOS_AddEndPoint>:
 *
 * @return The value of the parameter 'pxEndPoint'.
 */
    static NetworkEndPoint_t * FreeRTOS_AddEndPoint( NetworkInterface_t * pxInterface,
                                                     NetworkEndPoint_t * pxEndPoint )
    {
 800b28c:	b480      	push	{r7}
 800b28e:	b085      	sub	sp, #20
 800b290:	af00      	add	r7, sp, #0
 800b292:	6078      	str	r0, [r7, #4]
 800b294:	6039      	str	r1, [r7, #0]
        /* This code is in backward-compatibility mode.
         * Only one end-point is allowed, make sure that
         * no end-point has been defined yet. */
        configASSERT( pxNetworkEndPoints == NULL );
 800b296:	4b12      	ldr	r3, [pc, #72]	@ (800b2e0 <FreeRTOS_AddEndPoint+0x54>)
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d00d      	beq.n	800b2ba <FreeRTOS_AddEndPoint+0x2e>
	__asm volatile
 800b29e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2a2:	b672      	cpsid	i
 800b2a4:	f383 8811 	msr	BASEPRI, r3
 800b2a8:	f3bf 8f6f 	isb	sy
 800b2ac:	f3bf 8f4f 	dsb	sy
 800b2b0:	b662      	cpsie	i
 800b2b2:	60fb      	str	r3, [r7, #12]
}
 800b2b4:	bf00      	nop
 800b2b6:	bf00      	nop
 800b2b8:	e7fd      	b.n	800b2b6 <FreeRTOS_AddEndPoint+0x2a>

        /* This end point will go to the end of the list, so there is no pxNext
         * yet. */
        pxEndPoint->pxNext = NULL;
 800b2ba:	683b      	ldr	r3, [r7, #0]
 800b2bc:	2200      	movs	r2, #0
 800b2be:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Double link between the NetworkInterface_t that is using the addressing
         * defined by this NetworkEndPoint_t structure. */
        pxEndPoint->pxNetworkInterface = pxInterface;
 800b2c0:	683b      	ldr	r3, [r7, #0]
 800b2c2:	687a      	ldr	r2, [r7, #4]
 800b2c4:	66da      	str	r2, [r3, #108]	@ 0x6c

        pxInterface->pxEndPoint = pxEndPoint;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	683a      	ldr	r2, [r7, #0]
 800b2ca:	621a      	str	r2, [r3, #32]

        /* No other end points are defined yet - so this is the first in the
         * list. */
        pxNetworkEndPoints = pxEndPoint;
 800b2cc:	4a04      	ldr	r2, [pc, #16]	@ (800b2e0 <FreeRTOS_AddEndPoint+0x54>)
 800b2ce:	683b      	ldr	r3, [r7, #0]
 800b2d0:	6013      	str	r3, [r2, #0]

        return pxEndPoint;
 800b2d2:	683b      	ldr	r3, [r7, #0]
    }
 800b2d4:	4618      	mov	r0, r3
 800b2d6:	3714      	adds	r7, #20
 800b2d8:	46bd      	mov	sp, r7
 800b2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2de:	4770      	bx	lr
 800b2e0:	20002680 	.word	0x20002680

0800b2e4 <FreeRTOS_FindEndPointOnIP_IPv4>:
 * @param[in] ulIPAddress The IP-address of interest, or 0 if any IPv4 end-point may be returned.
 *
 * @return The end-point found or NULL.
 */
    NetworkEndPoint_t * FreeRTOS_FindEndPointOnIP_IPv4( uint32_t ulIPAddress )
    {
 800b2e4:	b480      	push	{r7}
 800b2e6:	b085      	sub	sp, #20
 800b2e8:	af00      	add	r7, sp, #0
 800b2ea:	6078      	str	r0, [r7, #4]
        NetworkEndPoint_t * pxResult = NULL;
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	60fb      	str	r3, [r7, #12]

        ( void ) ulIPAddress;

        if( ( ulIPAddress == 0U ) || ( pxNetworkEndPoints->ipv4_settings.ulIPAddress == ulIPAddress ) )
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d005      	beq.n	800b302 <FreeRTOS_FindEndPointOnIP_IPv4+0x1e>
 800b2f6:	4b08      	ldr	r3, [pc, #32]	@ (800b318 <FreeRTOS_FindEndPointOnIP_IPv4+0x34>)
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	687a      	ldr	r2, [r7, #4]
 800b2fe:	429a      	cmp	r2, r3
 800b300:	d102      	bne.n	800b308 <FreeRTOS_FindEndPointOnIP_IPv4+0x24>
        {
            pxResult = pxNetworkEndPoints;
 800b302:	4b05      	ldr	r3, [pc, #20]	@ (800b318 <FreeRTOS_FindEndPointOnIP_IPv4+0x34>)
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	60fb      	str	r3, [r7, #12]
        }

        return pxResult;
 800b308:	68fb      	ldr	r3, [r7, #12]
    }
 800b30a:	4618      	mov	r0, r3
 800b30c:	3714      	adds	r7, #20
 800b30e:	46bd      	mov	sp, r7
 800b310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b314:	4770      	bx	lr
 800b316:	bf00      	nop
 800b318:	20002680 	.word	0x20002680

0800b31c <FreeRTOS_FindEndPointOnMAC>:
 *
 * @return The end-point that has the given MAC-address.
 */
    NetworkEndPoint_t * FreeRTOS_FindEndPointOnMAC( const MACAddress_t * pxMACAddress,
                                                    const NetworkInterface_t * pxInterface )
    {
 800b31c:	b580      	push	{r7, lr}
 800b31e:	b084      	sub	sp, #16
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]
 800b324:	6039      	str	r1, [r7, #0]
        NetworkEndPoint_t * pxResult = NULL;
 800b326:	2300      	movs	r3, #0
 800b328:	60fb      	str	r3, [r7, #12]

        ( void ) pxMACAddress;
        ( void ) pxInterface;

        if( ( pxMACAddress != NULL ) && ( memcmp( pxNetworkEndPoints->xMACAddress.ucBytes, pxMACAddress->ucBytes, ipMAC_ADDRESS_LENGTH_BYTES ) == 0 ) )
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d00d      	beq.n	800b34c <FreeRTOS_FindEndPointOnMAC+0x30>
 800b330:	4b09      	ldr	r3, [pc, #36]	@ (800b358 <FreeRTOS_FindEndPointOnMAC+0x3c>)
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	3338      	adds	r3, #56	@ 0x38
 800b336:	6879      	ldr	r1, [r7, #4]
 800b338:	2206      	movs	r2, #6
 800b33a:	4618      	mov	r0, r3
 800b33c:	f00c f8df 	bl	80174fe <memcmp>
 800b340:	4603      	mov	r3, r0
 800b342:	2b00      	cmp	r3, #0
 800b344:	d102      	bne.n	800b34c <FreeRTOS_FindEndPointOnMAC+0x30>
        {
            pxResult = pxNetworkEndPoints;
 800b346:	4b04      	ldr	r3, [pc, #16]	@ (800b358 <FreeRTOS_FindEndPointOnMAC+0x3c>)
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	60fb      	str	r3, [r7, #12]
        }

        return pxResult;
 800b34c:	68fb      	ldr	r3, [r7, #12]
    }
 800b34e:	4618      	mov	r0, r3
 800b350:	3710      	adds	r7, #16
 800b352:	46bd      	mov	sp, r7
 800b354:	bd80      	pop	{r7, pc}
 800b356:	bf00      	nop
 800b358:	20002680 	.word	0x20002680

0800b35c <FreeRTOS_FindEndPointOnNetMask>:
 * @param[in] ulIPAddress The IP-address for which an end-point is looked-up.
 *
 * @return An end-point that has the same network mask as the given IP-address.
 */
    NetworkEndPoint_t * FreeRTOS_FindEndPointOnNetMask( uint32_t ulIPAddress )
    {
 800b35c:	b580      	push	{r7, lr}
 800b35e:	b082      	sub	sp, #8
 800b360:	af00      	add	r7, sp, #0
 800b362:	6078      	str	r0, [r7, #4]
        return FreeRTOS_InterfaceEndPointOnNetMask( NULL, ulIPAddress );
 800b364:	6879      	ldr	r1, [r7, #4]
 800b366:	2000      	movs	r0, #0
 800b368:	f000 f83c 	bl	800b3e4 <FreeRTOS_InterfaceEndPointOnNetMask>
 800b36c:	4603      	mov	r3, r0
    }
 800b36e:	4618      	mov	r0, r3
 800b370:	3708      	adds	r7, #8
 800b372:	46bd      	mov	sp, r7
 800b374:	bd80      	pop	{r7, pc}
	...

0800b378 <FreeRTOS_FindGateWay>:
 * @param[in] xIPType The type of Gateway to look for ( ipTYPE_IPv4 or ipTYPE_IPv6 ).
 *
 * @return The end-point that will lead to the gateway, or NULL when no gateway was found.
 */
    NetworkEndPoint_t * FreeRTOS_FindGateWay( BaseType_t xIPType )
    {
 800b378:	b480      	push	{r7}
 800b37a:	b085      	sub	sp, #20
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	6078      	str	r0, [r7, #4]
        NetworkEndPoint_t * pxReturn = NULL;
 800b380:	2300      	movs	r3, #0
 800b382:	60fb      	str	r3, [r7, #12]

        ( void ) xIPType;

        if( pxNetworkEndPoints != NULL )
 800b384:	4b09      	ldr	r3, [pc, #36]	@ (800b3ac <FreeRTOS_FindGateWay+0x34>)
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d007      	beq.n	800b39c <FreeRTOS_FindGateWay+0x24>
        {
            if( pxNetworkEndPoints->ipv4_settings.ulGatewayAddress != 0U )
 800b38c:	4b07      	ldr	r3, [pc, #28]	@ (800b3ac <FreeRTOS_FindGateWay+0x34>)
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	689b      	ldr	r3, [r3, #8]
 800b392:	2b00      	cmp	r3, #0
 800b394:	d002      	beq.n	800b39c <FreeRTOS_FindGateWay+0x24>
            {
                pxReturn = pxNetworkEndPoints;
 800b396:	4b05      	ldr	r3, [pc, #20]	@ (800b3ac <FreeRTOS_FindGateWay+0x34>)
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	60fb      	str	r3, [r7, #12]
            }
        }

        return pxReturn;
 800b39c:	68fb      	ldr	r3, [r7, #12]
    }
 800b39e:	4618      	mov	r0, r3
 800b3a0:	3714      	adds	r7, #20
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3a8:	4770      	bx	lr
 800b3aa:	bf00      	nop
 800b3ac:	20002680 	.word	0x20002680

0800b3b0 <FreeRTOS_FirstEndPoint>:
 *
 * @return The first end-point that is found to the interface, or NULL when the
 *         interface doesn't have any end-point yet.
 */
    NetworkEndPoint_t * FreeRTOS_FirstEndPoint( const NetworkInterface_t * pxInterface )
    {
 800b3b0:	b480      	push	{r7}
 800b3b2:	b083      	sub	sp, #12
 800b3b4:	af00      	add	r7, sp, #0
 800b3b6:	6078      	str	r0, [r7, #4]
        ( void ) pxInterface;

        /* ipconfigCOMPATIBLE_WITH_SINGLE is defined and this is the simplified version:
         * only one interface and one end-point is defined. */
        return pxNetworkEndPoints;
 800b3b8:	4b03      	ldr	r3, [pc, #12]	@ (800b3c8 <FreeRTOS_FirstEndPoint+0x18>)
 800b3ba:	681b      	ldr	r3, [r3, #0]
    }
 800b3bc:	4618      	mov	r0, r3
 800b3be:	370c      	adds	r7, #12
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c6:	4770      	bx	lr
 800b3c8:	20002680 	.word	0x20002680

0800b3cc <FreeRTOS_FirstNetworkInterface>:
 * @brief Get the first Network Interface, or NULL if none has been added.
 *
 * @return The first interface, or NULL if none has been added
 */
    NetworkInterface_t * FreeRTOS_FirstNetworkInterface( void )
    {
 800b3cc:	b480      	push	{r7}
 800b3ce:	af00      	add	r7, sp, #0
        /* ipconfigCOMPATIBLE_WITH_SINGLE is defined: only one interface and
         * one end-point is defined. */
        return pxNetworkInterfaces;
 800b3d0:	4b03      	ldr	r3, [pc, #12]	@ (800b3e0 <FreeRTOS_FirstNetworkInterface+0x14>)
 800b3d2:	681b      	ldr	r3, [r3, #0]
    }
 800b3d4:	4618      	mov	r0, r3
 800b3d6:	46bd      	mov	sp, r7
 800b3d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3dc:	4770      	bx	lr
 800b3de:	bf00      	nop
 800b3e0:	20002684 	.word	0x20002684

0800b3e4 <FreeRTOS_InterfaceEndPointOnNetMask>:
 *
 * @return An end-point that has the same network mask as the given IP-address.
 */
    NetworkEndPoint_t * FreeRTOS_InterfaceEndPointOnNetMask( const NetworkInterface_t * pxInterface,
                                                             uint32_t ulIPAddress )
    {
 800b3e4:	b480      	push	{r7}
 800b3e6:	b085      	sub	sp, #20
 800b3e8:	af00      	add	r7, sp, #0
 800b3ea:	6078      	str	r0, [r7, #4]
 800b3ec:	6039      	str	r1, [r7, #0]
        NetworkEndPoint_t * pxResult = NULL;
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	60fb      	str	r3, [r7, #12]

        ( void ) pxInterface;

        if( ( ( ulIPAddress ^ pxNetworkEndPoints->ipv4_settings.ulIPAddress ) & pxNetworkEndPoints->ipv4_settings.ulNetMask ) == 0U )
 800b3f2:	4b0a      	ldr	r3, [pc, #40]	@ (800b41c <FreeRTOS_InterfaceEndPointOnNetMask+0x38>)
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	681a      	ldr	r2, [r3, #0]
 800b3f8:	683b      	ldr	r3, [r7, #0]
 800b3fa:	405a      	eors	r2, r3
 800b3fc:	4b07      	ldr	r3, [pc, #28]	@ (800b41c <FreeRTOS_InterfaceEndPointOnNetMask+0x38>)
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	685b      	ldr	r3, [r3, #4]
 800b402:	4013      	ands	r3, r2
 800b404:	2b00      	cmp	r3, #0
 800b406:	d102      	bne.n	800b40e <FreeRTOS_InterfaceEndPointOnNetMask+0x2a>
        {
            pxResult = pxNetworkEndPoints;
 800b408:	4b04      	ldr	r3, [pc, #16]	@ (800b41c <FreeRTOS_InterfaceEndPointOnNetMask+0x38>)
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	60fb      	str	r3, [r7, #12]
        }

        return pxResult;
 800b40e:	68fb      	ldr	r3, [r7, #12]
    }
 800b410:	4618      	mov	r0, r3
 800b412:	3714      	adds	r7, #20
 800b414:	46bd      	mov	sp, r7
 800b416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41a:	4770      	bx	lr
 800b41c:	20002680 	.word	0x20002680

0800b420 <FreeRTOS_MatchingEndpoint>:
 *
 * @return The end-point that should handle the incoming Ethernet packet.
 */
    NetworkEndPoint_t * FreeRTOS_MatchingEndpoint( const NetworkInterface_t * pxNetworkInterface,
                                                   const uint8_t * pucEthernetBuffer )
    {
 800b420:	b480      	push	{r7}
 800b422:	b083      	sub	sp, #12
 800b424:	af00      	add	r7, sp, #0
 800b426:	6078      	str	r0, [r7, #4]
 800b428:	6039      	str	r1, [r7, #0]
        ( void ) pxNetworkInterface;
        ( void ) pucEthernetBuffer;

        /* ipconfigCOMPATIBLE_WITH_SINGLE is defined: only one interface and
         * one end-point is defined. */
        return pxNetworkEndPoints;
 800b42a:	4b04      	ldr	r3, [pc, #16]	@ (800b43c <FreeRTOS_MatchingEndpoint+0x1c>)
 800b42c:	681b      	ldr	r3, [r3, #0]
    }
 800b42e:	4618      	mov	r0, r3
 800b430:	370c      	adds	r7, #12
 800b432:	46bd      	mov	sp, r7
 800b434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b438:	4770      	bx	lr
 800b43a:	bf00      	nop
 800b43c:	20002680 	.word	0x20002680

0800b440 <FreeRTOS_NextEndPoint>:
 *
 * @return NULL because ipconfigCOMPATIBLE_WITH_SINGLE is defined.
 */
    NetworkEndPoint_t * FreeRTOS_NextEndPoint( const NetworkInterface_t * pxInterface,
                                               NetworkEndPoint_t * pxEndPoint )
    {
 800b440:	b480      	push	{r7}
 800b442:	b083      	sub	sp, #12
 800b444:	af00      	add	r7, sp, #0
 800b446:	6078      	str	r0, [r7, #4]
 800b448:	6039      	str	r1, [r7, #0]
        ( void ) pxInterface;
        ( void ) pxEndPoint;

        return NULL;
 800b44a:	2300      	movs	r3, #0
    }
 800b44c:	4618      	mov	r0, r3
 800b44e:	370c      	adds	r7, #12
 800b450:	46bd      	mov	sp, r7
 800b452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b456:	4770      	bx	lr

0800b458 <FreeRTOS_NextNetworkInterface>:
 * @brief Get the next interface.
 *
 * @return NULL because ipconfigCOMPATIBLE_WITH_SINGLE is defined.
 */
    NetworkInterface_t * FreeRTOS_NextNetworkInterface( const NetworkInterface_t * pxInterface )
    {
 800b458:	b480      	push	{r7}
 800b45a:	b083      	sub	sp, #12
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	6078      	str	r0, [r7, #4]
        ( void ) pxInterface;

        return NULL;
 800b460:	2300      	movs	r3, #0
    }
 800b462:	4618      	mov	r0, r3
 800b464:	370c      	adds	r7, #12
 800b466:	46bd      	mov	sp, r7
 800b468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b46c:	4770      	bx	lr

0800b46e <xCheckRequiresResolution>:
 * @param[in] pxNetworkBuffer The network buffer with the packet to be checked.
 *
 * @return pdTRUE if the packet needs resolution, pdFALSE otherwise.
 */
BaseType_t xCheckRequiresResolution( const NetworkBufferDescriptor_t * pxNetworkBuffer )
{
 800b46e:	b580      	push	{r7, lr}
 800b470:	b084      	sub	sp, #16
 800b472:	af00      	add	r7, sp, #0
 800b474:	6078      	str	r0, [r7, #4]
    BaseType_t xNeedsResolution = pdFALSE;
 800b476:	2300      	movs	r3, #0
 800b478:	60fb      	str	r3, [r7, #12]

    switch( uxIPHeaderSizePacket( pxNetworkBuffer ) )
 800b47a:	6878      	ldr	r0, [r7, #4]
 800b47c:	f7fe fe3a 	bl	800a0f4 <uxIPHeaderSizePacket>
 800b480:	4603      	mov	r3, r0
 800b482:	2b14      	cmp	r3, #20
 800b484:	d104      	bne.n	800b490 <xCheckRequiresResolution+0x22>
    {
        #if ( ipconfigUSE_IPv4 != 0 )
            case ipSIZE_OF_IPv4_HEADER:
                xNeedsResolution = xCheckRequiresARPResolution( pxNetworkBuffer );
 800b486:	6878      	ldr	r0, [r7, #4]
 800b488:	f7fc fc80 	bl	8007d8c <xCheckRequiresARPResolution>
 800b48c:	60f8      	str	r0, [r7, #12]
                break;
 800b48e:	e000      	b.n	800b492 <xCheckRequiresResolution+0x24>
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */

        default:
            /* Shouldn't reach here */
            /* MISRA 16.4 Compliance */
            break;
 800b490:	bf00      	nop
    }

    return xNeedsResolution;
 800b492:	68fb      	ldr	r3, [r7, #12]
}
 800b494:	4618      	mov	r0, r3
 800b496:	3710      	adds	r7, #16
 800b498:	46bd      	mov	sp, r7
 800b49a:	bd80      	pop	{r7, pc}

0800b49c <xApplicationGetRandomNumber>:
                                     const struct freertos_sockaddr * pxDestinationAddress,
                                     size_t uxPayloadOffset );

//USER FUNCTIONS
BaseType_t xApplicationGetRandomNumber( uint32_t *pulNumber )
{
 800b49c:	b480      	push	{r7}
 800b49e:	b083      	sub	sp, #12
 800b4a0:	af00      	add	r7, sp, #0
 800b4a2:	6078      	str	r0, [r7, #4]

    // Example: use your MCU's hardware RNG or a simple PRNG
    static uint32_t seed = 123456789;

    // Simple Linear Congruential Generator example (not cryptographically secure)
    seed = (1103515245 * seed + 12345) & 0x7FFFFFFF;
 800b4a4:	4b0b      	ldr	r3, [pc, #44]	@ (800b4d4 <xApplicationGetRandomNumber+0x38>)
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	4a0b      	ldr	r2, [pc, #44]	@ (800b4d8 <xApplicationGetRandomNumber+0x3c>)
 800b4aa:	fb03 f202 	mul.w	r2, r3, r2
 800b4ae:	f243 0339 	movw	r3, #12345	@ 0x3039
 800b4b2:	4413      	add	r3, r2
 800b4b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b4b8:	4a06      	ldr	r2, [pc, #24]	@ (800b4d4 <xApplicationGetRandomNumber+0x38>)
 800b4ba:	6013      	str	r3, [r2, #0]
    *pulNumber = seed;
 800b4bc:	4b05      	ldr	r3, [pc, #20]	@ (800b4d4 <xApplicationGetRandomNumber+0x38>)
 800b4be:	681a      	ldr	r2, [r3, #0]
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	601a      	str	r2, [r3, #0]

    return pdTRUE;
 800b4c4:	2301      	movs	r3, #1
}
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	370c      	adds	r7, #12
 800b4ca:	46bd      	mov	sp, r7
 800b4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d0:	4770      	bx	lr
 800b4d2:	bf00      	nop
 800b4d4:	20000014 	.word	0x20000014
 800b4d8:	41c64e6d 	.word	0x41c64e6d

0800b4dc <prvValidSocket>:
 *         is returned.
 */
static BaseType_t prvValidSocket( const FreeRTOS_Socket_t * pxSocket,
                                  BaseType_t xProtocol,
                                  BaseType_t xIsBound )
{
 800b4dc:	b580      	push	{r7, lr}
 800b4de:	b086      	sub	sp, #24
 800b4e0:	af00      	add	r7, sp, #0
 800b4e2:	60f8      	str	r0, [r7, #12]
 800b4e4:	60b9      	str	r1, [r7, #8]
 800b4e6:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;

    if( xSocketValid( pxSocket ) == pdFALSE )
 800b4e8:	68f8      	ldr	r0, [r7, #12]
 800b4ea:	f001 fb5f 	bl	800cbac <xSocketValid>
 800b4ee:	4603      	mov	r3, r0
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d102      	bne.n	800b4fa <prvValidSocket+0x1e>
    {
        xReturn = pdFALSE;
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	617b      	str	r3, [r7, #20]
 800b4f8:	e015      	b.n	800b526 <prvValidSocket+0x4a>
    }
    else if( ( xIsBound != pdFALSE ) && !socketSOCKET_IS_BOUND( pxSocket ) )
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d006      	beq.n	800b50e <prvValidSocket+0x32>
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	69db      	ldr	r3, [r3, #28]
 800b504:	2b00      	cmp	r3, #0
 800b506:	d102      	bne.n	800b50e <prvValidSocket+0x32>
    {
        /* The caller expects the socket to be bound, but it isn't. */
        xReturn = pdFALSE;
 800b508:	2300      	movs	r3, #0
 800b50a:	617b      	str	r3, [r7, #20]
 800b50c:	e00b      	b.n	800b526 <prvValidSocket+0x4a>
    }
    else if( pxSocket->ucProtocol != ( uint8_t ) xProtocol )
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	f893 203b 	ldrb.w	r2, [r3, #59]	@ 0x3b
 800b514:	68bb      	ldr	r3, [r7, #8]
 800b516:	b2db      	uxtb	r3, r3
 800b518:	429a      	cmp	r2, r3
 800b51a:	d002      	beq.n	800b522 <prvValidSocket+0x46>
    {
        /* Socket has a wrong type (UDP != TCP). */
        xReturn = pdFALSE;
 800b51c:	2300      	movs	r3, #0
 800b51e:	617b      	str	r3, [r7, #20]
 800b520:	e001      	b.n	800b526 <prvValidSocket+0x4a>
    }
    else
    {
        xReturn = pdTRUE;
 800b522:	2301      	movs	r3, #1
 800b524:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 800b526:	697b      	ldr	r3, [r7, #20]
}
 800b528:	4618      	mov	r0, r3
 800b52a:	3718      	adds	r7, #24
 800b52c:	46bd      	mov	sp, r7
 800b52e:	bd80      	pop	{r7, pc}

0800b530 <vNetworkSocketsInit>:

/**
 * @brief Initialise the bound TCP/UDP socket lists.
 */
void vNetworkSocketsInit( void )
{
 800b530:	b580      	push	{r7, lr}
 800b532:	af00      	add	r7, sp, #0
    vListInitialise( &xBoundUDPSocketsList );
 800b534:	4803      	ldr	r0, [pc, #12]	@ (800b544 <vNetworkSocketsInit+0x14>)
 800b536:	f008 fb5e 	bl	8013bf6 <vListInitialise>

    #if ( ipconfigUSE_TCP == 1 )
    {
        vListInitialise( &xBoundTCPSocketsList );
 800b53a:	4803      	ldr	r0, [pc, #12]	@ (800b548 <vNetworkSocketsInit+0x18>)
 800b53c:	f008 fb5b 	bl	8013bf6 <vListInitialise>
    }
    #endif /* ipconfigUSE_TCP == 1 */
}
 800b540:	bf00      	nop
 800b542:	bd80      	pop	{r7, pc}
 800b544:	20002688 	.word	0x20002688
 800b548:	2000269c 	.word	0x2000269c

0800b54c <prvDetermineSocketSize>:
 */
static BaseType_t prvDetermineSocketSize( BaseType_t xDomain,
                                          BaseType_t xType,
                                          BaseType_t xProtocol,
                                          size_t * pxSocketSize )
{
 800b54c:	b580      	push	{r7, lr}
 800b54e:	b08c      	sub	sp, #48	@ 0x30
 800b550:	af00      	add	r7, sp, #0
 800b552:	60f8      	str	r0, [r7, #12]
 800b554:	60b9      	str	r1, [r7, #8]
 800b556:	607a      	str	r2, [r7, #4]
 800b558:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn = pdPASS;
 800b55a:	2301      	movs	r3, #1
 800b55c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    FreeRTOS_Socket_t const * pxSocket = NULL;
 800b55e:	2300      	movs	r3, #0
 800b560:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Asserts must not appear before it has been determined that the network
     * task is ready - otherwise the asserts will fail. */
    if( xIPIsNetworkTaskReady() == pdFALSE )
 800b562:	f7fe fd77 	bl	800a054 <xIPIsNetworkTaskReady>
 800b566:	4603      	mov	r3, r0
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d102      	bne.n	800b572 <prvDetermineSocketSize+0x26>
    {
        xReturn = pdFAIL;
 800b56c:	2300      	movs	r3, #0
 800b56e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b570:	e089      	b.n	800b686 <prvDetermineSocketSize+0x13a>
    else
    {
        /* Only Ethernet is currently supported. */
        #if ( ( ipconfigUSE_IPv4 != 0 ) && ( ipconfigUSE_IPv6 == 0 ) )
        {
            if( xDomain != FREERTOS_AF_INET )
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	2b02      	cmp	r3, #2
 800b576:	d001      	beq.n	800b57c <prvDetermineSocketSize+0x30>
            {
                xReturn = pdFAIL;
 800b578:	2300      	movs	r3, #0
 800b57a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            configASSERT( xDomain == FREERTOS_AF_INET );
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	2b02      	cmp	r3, #2
 800b580:	d00d      	beq.n	800b59e <prvDetermineSocketSize+0x52>
	__asm volatile
 800b582:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b586:	b672      	cpsid	i
 800b588:	f383 8811 	msr	BASEPRI, r3
 800b58c:	f3bf 8f6f 	isb	sy
 800b590:	f3bf 8f4f 	dsb	sy
 800b594:	b662      	cpsie	i
 800b596:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b598:	bf00      	nop
 800b59a:	bf00      	nop
 800b59c:	e7fd      	b.n	800b59a <prvDetermineSocketSize+0x4e>
            configASSERT( ( xDomain == FREERTOS_AF_INET ) || ( xDomain == FREERTOS_AF_INET6 ) );
        }
        #endif /* if ( ( ipconfigUSE_IPv4 != 0 ) && ( ipconfigUSE_IPv6 == 0 ) ) */

        /* Check if the UDP socket-list has been initialised. */
        configASSERT( listLIST_IS_INITIALISED( &xBoundUDPSocketsList ) );
 800b59e:	4b3c      	ldr	r3, [pc, #240]	@ (800b690 <prvDetermineSocketSize+0x144>)
 800b5a0:	689b      	ldr	r3, [r3, #8]
 800b5a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5a6:	d00d      	beq.n	800b5c4 <prvDetermineSocketSize+0x78>
	__asm volatile
 800b5a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5ac:	b672      	cpsid	i
 800b5ae:	f383 8811 	msr	BASEPRI, r3
 800b5b2:	f3bf 8f6f 	isb	sy
 800b5b6:	f3bf 8f4f 	dsb	sy
 800b5ba:	b662      	cpsie	i
 800b5bc:	623b      	str	r3, [r7, #32]
}
 800b5be:	bf00      	nop
 800b5c0:	bf00      	nop
 800b5c2:	e7fd      	b.n	800b5c0 <prvDetermineSocketSize+0x74>
        #if ( ipconfigUSE_TCP == 1 )
        {
            /* Check if the TCP socket-list has been initialised. */
            configASSERT( listLIST_IS_INITIALISED( &xBoundTCPSocketsList ) );
 800b5c4:	4b33      	ldr	r3, [pc, #204]	@ (800b694 <prvDetermineSocketSize+0x148>)
 800b5c6:	689b      	ldr	r3, [r3, #8]
 800b5c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5cc:	d00d      	beq.n	800b5ea <prvDetermineSocketSize+0x9e>
	__asm volatile
 800b5ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5d2:	b672      	cpsid	i
 800b5d4:	f383 8811 	msr	BASEPRI, r3
 800b5d8:	f3bf 8f6f 	isb	sy
 800b5dc:	f3bf 8f4f 	dsb	sy
 800b5e0:	b662      	cpsie	i
 800b5e2:	61fb      	str	r3, [r7, #28]
}
 800b5e4:	bf00      	nop
 800b5e6:	bf00      	nop
 800b5e8:	e7fd      	b.n	800b5e6 <prvDetermineSocketSize+0x9a>
        }
        #endif /* ipconfigUSE_TCP == 1 */

        if( xProtocol == FREERTOS_IPPROTO_UDP )
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	2b11      	cmp	r3, #17
 800b5ee:	d119      	bne.n	800b624 <prvDetermineSocketSize+0xd8>
        {
            if( xType != FREERTOS_SOCK_DGRAM )
 800b5f0:	68bb      	ldr	r3, [r7, #8]
 800b5f2:	2b02      	cmp	r3, #2
 800b5f4:	d012      	beq.n	800b61c <prvDetermineSocketSize+0xd0>
            {
                xReturn = pdFAIL;
 800b5f6:	2300      	movs	r3, #0
 800b5f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                configASSERT( xReturn == pdPASS ); /* LCOV_EXCL_BR_LINE Exclude this line from branch coverage as the not-taken condition will never happen. */
 800b5fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5fc:	2b01      	cmp	r3, #1
 800b5fe:	d00d      	beq.n	800b61c <prvDetermineSocketSize+0xd0>
	__asm volatile
 800b600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b604:	b672      	cpsid	i
 800b606:	f383 8811 	msr	BASEPRI, r3
 800b60a:	f3bf 8f6f 	isb	sy
 800b60e:	f3bf 8f4f 	dsb	sy
 800b612:	b662      	cpsie	i
 800b614:	61bb      	str	r3, [r7, #24]
}
 800b616:	bf00      	nop
 800b618:	bf00      	nop
 800b61a:	e7fd      	b.n	800b618 <prvDetermineSocketSize+0xcc>
            }

            /* In case a UDP socket is created, do not allocate space for TCP data. */
            *pxSocketSize = ( sizeof( *pxSocket ) - sizeof( pxSocket->u ) ) + sizeof( pxSocket->u.xUDP );
 800b61c:	683b      	ldr	r3, [r7, #0]
 800b61e:	2278      	movs	r2, #120	@ 0x78
 800b620:	601a      	str	r2, [r3, #0]
 800b622:	e030      	b.n	800b686 <prvDetermineSocketSize+0x13a>
        }

        #if ( ipconfigUSE_TCP == 1 )
            else if( xProtocol == FREERTOS_IPPROTO_TCP )
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	2b06      	cmp	r3, #6
 800b628:	d11a      	bne.n	800b660 <prvDetermineSocketSize+0x114>
            {
                if( xType != FREERTOS_SOCK_STREAM )
 800b62a:	68bb      	ldr	r3, [r7, #8]
 800b62c:	2b01      	cmp	r3, #1
 800b62e:	d012      	beq.n	800b656 <prvDetermineSocketSize+0x10a>
                {
                    xReturn = pdFAIL;
 800b630:	2300      	movs	r3, #0
 800b632:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    configASSERT( xReturn == pdPASS ); /* LCOV_EXCL_BR_LINE Exclude this line from branch coverage as the not-taken condition will never happen. */
 800b634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b636:	2b01      	cmp	r3, #1
 800b638:	d00d      	beq.n	800b656 <prvDetermineSocketSize+0x10a>
	__asm volatile
 800b63a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b63e:	b672      	cpsid	i
 800b640:	f383 8811 	msr	BASEPRI, r3
 800b644:	f3bf 8f6f 	isb	sy
 800b648:	f3bf 8f4f 	dsb	sy
 800b64c:	b662      	cpsie	i
 800b64e:	617b      	str	r3, [r7, #20]
}
 800b650:	bf00      	nop
 800b652:	bf00      	nop
 800b654:	e7fd      	b.n	800b652 <prvDetermineSocketSize+0x106>
                }

                *pxSocketSize = ( sizeof( *pxSocket ) - sizeof( pxSocket->u ) ) + sizeof( pxSocket->u.xTCP );
 800b656:	683b      	ldr	r3, [r7, #0]
 800b658:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 800b65c:	601a      	str	r2, [r3, #0]
 800b65e:	e012      	b.n	800b686 <prvDetermineSocketSize+0x13a>
            }
        #endif /* ipconfigUSE_TCP == 1 */
        else
        {
            xReturn = pdFAIL;
 800b660:	2300      	movs	r3, #0
 800b662:	62fb      	str	r3, [r7, #44]	@ 0x2c
            configASSERT( xReturn == pdPASS ); /* LCOV_EXCL_BR_LINE Exclude this line from branch coverage as the not-taken condition will never happen. */
 800b664:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b666:	2b01      	cmp	r3, #1
 800b668:	d00d      	beq.n	800b686 <prvDetermineSocketSize+0x13a>
	__asm volatile
 800b66a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b66e:	b672      	cpsid	i
 800b670:	f383 8811 	msr	BASEPRI, r3
 800b674:	f3bf 8f6f 	isb	sy
 800b678:	f3bf 8f4f 	dsb	sy
 800b67c:	b662      	cpsie	i
 800b67e:	613b      	str	r3, [r7, #16]
}
 800b680:	bf00      	nop
 800b682:	bf00      	nop
 800b684:	e7fd      	b.n	800b682 <prvDetermineSocketSize+0x136>
    }

    /* In case configASSERT() is not used */
    ( void ) xDomain;
    ( void ) pxSocket; /* Was only used for sizeof. */
    return xReturn;
 800b686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800b688:	4618      	mov	r0, r3
 800b68a:	3730      	adds	r7, #48	@ 0x30
 800b68c:	46bd      	mov	sp, r7
 800b68e:	bd80      	pop	{r7, pc}
 800b690:	20002688 	.word	0x20002688
 800b694:	2000269c 	.word	0x2000269c

0800b698 <prvInitialiseTCPFields>:
 * @param[in] uxSocketSize The calculated size of the socket, only used to
 *                          gather memory usage statistics.
 */
    static void prvInitialiseTCPFields( FreeRTOS_Socket_t * pxSocket,
                                        size_t uxSocketSize )
    {
 800b698:	b580      	push	{r7, lr}
 800b69a:	b082      	sub	sp, #8
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	6078      	str	r0, [r7, #4]
 800b6a0:	6039      	str	r1, [r7, #0]
        ( void ) uxSocketSize;
        /* Lint wants at least a comment, in case the macro is empty. */
        iptraceMEM_STATS_CREATE( tcpSOCKET_TCP, pxSocket, uxSocketSize + sizeof( StaticEventGroup_t ) );
        /* StreamSize is expressed in number of bytes */
        /* Round up buffer sizes to nearest multiple of MSS */
        pxSocket->u.xTCP.usMSS = ( uint16_t ) ipconfigTCP_MSS;
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	f240 52b4 	movw	r2, #1460	@ 0x5b4
 800b6a8:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
                 * it's unnecessary to check if xSocket->u.xTCP.usMSS is greater than difference. */
                pxSocket->u.xTCP.usMSS = ( uint16_t ) ( pxSocket->u.xTCP.usMSS - usDifference );
            }
        #endif /* ipconfigUSE_IPv6 != 0 */

        pxSocket->u.xTCP.uxRxStreamSize = ( size_t ) ipconfigTCP_RX_BUFFER_LENGTH;
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	f241 121c 	movw	r2, #4380	@ 0x111c
 800b6b2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        pxSocket->u.xTCP.uxTxStreamSize = ( size_t ) FreeRTOS_round_up( ipconfigTCP_TX_BUFFER_LENGTH, ipconfigTCP_MSS );
 800b6b6:	f240 51b4 	movw	r1, #1460	@ 0x5b4
 800b6ba:	f241 101c 	movw	r0, #4380	@ 0x111c
 800b6be:	f7ff fa6a 	bl	800ab96 <FreeRTOS_round_up>
 800b6c2:	4602      	mov	r2, r0
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        /* Use half of the buffer size of the TCP windows */
        #if ( ipconfigUSE_TCP_WIN == 1 )
        {
            pxSocket->u.xTCP.uxRxWinSize = FreeRTOS_max_size_t( 1U, ( pxSocket->u.xTCP.uxRxStreamSize / 2U ) / ipconfigTCP_MSS );
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b6d0:	08db      	lsrs	r3, r3, #3
 800b6d2:	4a10      	ldr	r2, [pc, #64]	@ (800b714 <prvInitialiseTCPFields+0x7c>)
 800b6d4:	fba2 2303 	umull	r2, r3, r2, r3
 800b6d8:	099b      	lsrs	r3, r3, #6
 800b6da:	4619      	mov	r1, r3
 800b6dc:	2001      	movs	r0, #1
 800b6de:	f7ff f999 	bl	800aa14 <FreeRTOS_max_size_t>
 800b6e2:	4602      	mov	r2, r0
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
            pxSocket->u.xTCP.uxTxWinSize = FreeRTOS_max_size_t( 1U, ( pxSocket->u.xTCP.uxTxStreamSize / 2U ) / ipconfigTCP_MSS );
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b6f0:	08db      	lsrs	r3, r3, #3
 800b6f2:	4a08      	ldr	r2, [pc, #32]	@ (800b714 <prvInitialiseTCPFields+0x7c>)
 800b6f4:	fba2 2303 	umull	r2, r3, r2, r3
 800b6f8:	099b      	lsrs	r3, r3, #6
 800b6fa:	4619      	mov	r1, r3
 800b6fc:	2001      	movs	r0, #1
 800b6fe:	f7ff f989 	bl	800aa14 <FreeRTOS_max_size_t>
 800b702:	4602      	mov	r2, r0
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
        #endif

        /* The above values are just defaults, and can be overridden by
         * calling FreeRTOS_setsockopt().  No buffers will be allocated until a
         * socket is connected and data is exchanged. */
    }
 800b70a:	bf00      	nop
 800b70c:	3708      	adds	r7, #8
 800b70e:	46bd      	mov	sp, r7
 800b710:	bd80      	pop	{r7, pc}
 800b712:	bf00      	nop
 800b714:	2ce33e6d 	.word	0x2ce33e6d

0800b718 <FreeRTOS_socket>:
 *         a parameter error, otherwise a valid socket.
 */
Socket_t FreeRTOS_socket( BaseType_t xDomain,
                          BaseType_t xType,
                          BaseType_t xProtocol )
{
 800b718:	b580      	push	{r7, lr}
 800b71a:	b08a      	sub	sp, #40	@ 0x28
 800b71c:	af00      	add	r7, sp, #0
 800b71e:	60f8      	str	r0, [r7, #12]
 800b720:	60b9      	str	r1, [r7, #8]
 800b722:	607a      	str	r2, [r7, #4]
    FreeRTOS_Socket_t * pxSocket;

/* Note that this value will be over-written by the call to prvDetermineSocketSize. */
    size_t uxSocketSize = 1;
 800b724:	2301      	movs	r3, #1
 800b726:	613b      	str	r3, [r7, #16]
    EventGroupHandle_t xEventGroup;
    Socket_t xReturn;
    BaseType_t xProtocolCpy = xProtocol;
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	623b      	str	r3, [r7, #32]

    configASSERT( ( xDomain == FREERTOS_AF_INET6 ) || ( xDomain == FREERTOS_AF_INET ) );
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	2b0a      	cmp	r3, #10
 800b730:	d002      	beq.n	800b738 <FreeRTOS_socket+0x20>
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	2b02      	cmp	r3, #2
 800b736:	d101      	bne.n	800b73c <FreeRTOS_socket+0x24>
 800b738:	2301      	movs	r3, #1
 800b73a:	e000      	b.n	800b73e <FreeRTOS_socket+0x26>
 800b73c:	2300      	movs	r3, #0
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d10d      	bne.n	800b75e <FreeRTOS_socket+0x46>
	__asm volatile
 800b742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b746:	b672      	cpsid	i
 800b748:	f383 8811 	msr	BASEPRI, r3
 800b74c:	f3bf 8f6f 	isb	sy
 800b750:	f3bf 8f4f 	dsb	sy
 800b754:	b662      	cpsie	i
 800b756:	617b      	str	r3, [r7, #20]
}
 800b758:	bf00      	nop
 800b75a:	bf00      	nop
 800b75c:	e7fd      	b.n	800b75a <FreeRTOS_socket+0x42>
         * to passing 0 as defined by POSIX, indicates to the socket layer that it
         * should pick a sensible default protocol based off the given socket type.
         * If we can't, prvDetermineSocketSize will catch it as an invalid
         * type/protocol combo.
         */
        if( xProtocol == FREERTOS_SOCK_DEPENDENT_PROTO )
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	2b00      	cmp	r3, #0
 800b762:	d10c      	bne.n	800b77e <FreeRTOS_socket+0x66>
        {
            switch( xType )
 800b764:	68bb      	ldr	r3, [r7, #8]
 800b766:	2b01      	cmp	r3, #1
 800b768:	d005      	beq.n	800b776 <FreeRTOS_socket+0x5e>
 800b76a:	68bb      	ldr	r3, [r7, #8]
 800b76c:	2b02      	cmp	r3, #2
 800b76e:	d105      	bne.n	800b77c <FreeRTOS_socket+0x64>
            {
                case FREERTOS_SOCK_DGRAM:
                    xProtocolCpy = FREERTOS_IPPROTO_UDP;
 800b770:	2311      	movs	r3, #17
 800b772:	623b      	str	r3, [r7, #32]
                    break;
 800b774:	e003      	b.n	800b77e <FreeRTOS_socket+0x66>

                case FREERTOS_SOCK_STREAM:
                    xProtocolCpy = FREERTOS_IPPROTO_TCP;
 800b776:	2306      	movs	r3, #6
 800b778:	623b      	str	r3, [r7, #32]
                    break;
 800b77a:	e000      	b.n	800b77e <FreeRTOS_socket+0x66>
                default:

                    /* incorrect xType. this will be caught by
                     * prvDetermineSocketSize.
                     */
                    break;
 800b77c:	bf00      	nop
            }
        }

        if( prvDetermineSocketSize( xDomain, xType, xProtocolCpy, &uxSocketSize ) == pdFAIL )
 800b77e:	f107 0310 	add.w	r3, r7, #16
 800b782:	6a3a      	ldr	r2, [r7, #32]
 800b784:	68b9      	ldr	r1, [r7, #8]
 800b786:	68f8      	ldr	r0, [r7, #12]
 800b788:	f7ff fee0 	bl	800b54c <prvDetermineSocketSize>
 800b78c:	4603      	mov	r3, r0
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d103      	bne.n	800b79a <FreeRTOS_socket+0x82>
        {
            /* MISRA Ref 11.4.1 [Socket error and integer to pointer conversion] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-114 */
            /* coverity[misra_c_2012_rule_11_4_violation] */
            xReturn = FREERTOS_INVALID_SOCKET;
 800b792:	f04f 33ff 	mov.w	r3, #4294967295
 800b796:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800b798:	e05a      	b.n	800b850 <FreeRTOS_socket+0x138>
        * By default it points to the FreeRTOS function 'pvPortMalloc()'. */

        /* MISRA Ref 4.12.1 [Use of dynamic memory]. */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#directive-412. */
        /* coverity[misra_c_2012_directive_4_12_violation] */
        pxSocket = ( ( FreeRTOS_Socket_t * ) pvPortMallocSocket( uxSocketSize ) );
 800b79a:	693b      	ldr	r3, [r7, #16]
 800b79c:	4618      	mov	r0, r3
 800b79e:	f00b fb4b 	bl	8016e38 <pvPortMalloc>
 800b7a2:	61f8      	str	r0, [r7, #28]

        if( pxSocket == NULL )
 800b7a4:	69fb      	ldr	r3, [r7, #28]
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d103      	bne.n	800b7b2 <FreeRTOS_socket+0x9a>
        {
            /* MISRA Ref 11.4.1 [Socket error and integer to pointer conversion] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-114 */
            /* coverity[misra_c_2012_rule_11_4_violation] */
            xReturn = FREERTOS_INVALID_SOCKET;
 800b7aa:	f04f 33ff 	mov.w	r3, #4294967295
 800b7ae:	627b      	str	r3, [r7, #36]	@ 0x24
            iptraceFAILED_TO_CREATE_SOCKET();
            break;
 800b7b0:	e04e      	b.n	800b850 <FreeRTOS_socket+0x138>
        }

        xEventGroup = xEventGroupCreate();
 800b7b2:	f008 f805 	bl	80137c0 <xEventGroupCreate>
 800b7b6:	61b8      	str	r0, [r7, #24]

        if( xEventGroup == NULL )
 800b7b8:	69bb      	ldr	r3, [r7, #24]
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d106      	bne.n	800b7cc <FreeRTOS_socket+0xb4>
        {
            vPortFreeSocket( pxSocket );
 800b7be:	69f8      	ldr	r0, [r7, #28]
 800b7c0:	f00b fc08 	bl	8016fd4 <vPortFree>

            /* MISRA Ref 11.4.1 [Socket error and integer to pointer conversion] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-114 */
            /* coverity[misra_c_2012_rule_11_4_violation] */
            xReturn = FREERTOS_INVALID_SOCKET;
 800b7c4:	f04f 33ff 	mov.w	r3, #4294967295
 800b7c8:	627b      	str	r3, [r7, #36]	@ 0x24
 800b7ca:	e041      	b.n	800b850 <FreeRTOS_socket+0x138>
            iptraceFAILED_TO_CREATE_EVENT_GROUP();
        }
        else
        {
            /* Clear the entire space to avoid nulling individual entries. */
            ( void ) memset( pxSocket, 0, uxSocketSize );
 800b7cc:	693b      	ldr	r3, [r7, #16]
 800b7ce:	461a      	mov	r2, r3
 800b7d0:	2100      	movs	r1, #0
 800b7d2:	69f8      	ldr	r0, [r7, #28]
 800b7d4:	f00b febd 	bl	8017552 <memset>

            pxSocket->xEventGroup = xEventGroup;
 800b7d8:	69fb      	ldr	r3, [r7, #28]
 800b7da:	69ba      	ldr	r2, [r7, #24]
 800b7dc:	605a      	str	r2, [r3, #4]

            switch( xDomain ) /* LCOV_EXCL_BR_LINE Exclude this because domain is checked at the begin of this function. */
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	2b02      	cmp	r3, #2
 800b7e2:	d105      	bne.n	800b7f0 <FreeRTOS_socket+0xd8>
                        break;
                #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                #if ( ipconfigUSE_IPv4 != 0 )
                    case FREERTOS_AF_INET:
                        pxSocket->bits.bIsIPv6 = pdFALSE_UNSIGNED;
 800b7e4:	69fa      	ldr	r2, [r7, #28]
 800b7e6:	7a13      	ldrb	r3, [r2, #8]
 800b7e8:	f023 0301 	bic.w	r3, r3, #1
 800b7ec:	7213      	strb	r3, [r2, #8]
                        break;
 800b7ee:	e000      	b.n	800b7f2 <FreeRTOS_socket+0xda>

                default: /* LCOV_EXCL_LINE Exclude this because domain is checked at the begin of this function. */
                    FreeRTOS_debug_printf( ( "FreeRTOS_socket: Undefined xDomain \n" ) );

                    /* MISRA 16.4 Compliance */
                    break; /* LCOV_EXCL_LINE Exclude this because domain is checked at the begin of this function. */
 800b7f0:	bf00      	nop
            }

            /* Initialise the socket's members.  The semaphore will be created
             * if the socket is bound to an address, for now the pointer to the
             * semaphore is just set to NULL to show it has not been created. */
            if( xProtocolCpy == FREERTOS_IPPROTO_UDP )
 800b7f2:	6a3b      	ldr	r3, [r7, #32]
 800b7f4:	2b11      	cmp	r3, #17
 800b7f6:	d108      	bne.n	800b80a <FreeRTOS_socket+0xf2>
            {
                iptraceMEM_STATS_CREATE( tcpSOCKET_UDP, pxSocket, uxSocketSize + sizeof( StaticEventGroup_t ) );

                vListInitialise( &( pxSocket->u.xUDP.xWaitingPacketsList ) );
 800b7f8:	69fb      	ldr	r3, [r7, #28]
 800b7fa:	3358      	adds	r3, #88	@ 0x58
 800b7fc:	4618      	mov	r0, r3
 800b7fe:	f008 f9fa 	bl	8013bf6 <vListInitialise>

                #if ( ipconfigUDP_MAX_RX_PACKETS > 0U )
                {
                    pxSocket->u.xUDP.uxMaxPackets = ( UBaseType_t ) ipconfigUDP_MAX_RX_PACKETS;
 800b802:	69fb      	ldr	r3, [r7, #28]
 800b804:	220a      	movs	r2, #10
 800b806:	66da      	str	r2, [r3, #108]	@ 0x6c
 800b808:	e007      	b.n	800b81a <FreeRTOS_socket+0x102>
                }
                #endif /* ipconfigUDP_MAX_RX_PACKETS > 0 */
            }

            #if ( ipconfigUSE_TCP == 1 )
                else if( xProtocolCpy == FREERTOS_IPPROTO_TCP ) /* LCOV_EXCL_BR_LINE Exclude else case because protocol is checked in prvDetermineSocketSize */
 800b80a:	6a3b      	ldr	r3, [r7, #32]
 800b80c:	2b06      	cmp	r3, #6
 800b80e:	d104      	bne.n	800b81a <FreeRTOS_socket+0x102>
                {
                    prvInitialiseTCPFields( pxSocket, uxSocketSize );
 800b810:	693b      	ldr	r3, [r7, #16]
 800b812:	4619      	mov	r1, r3
 800b814:	69f8      	ldr	r0, [r7, #28]
 800b816:	f7ff ff3f 	bl	800b698 <prvInitialiseTCPFields>
                {
                    /* MISRA wants to see an unconditional else clause. */
                }
            #endif /* ipconfigUSE_TCP == 1 */

            vListInitialiseItem( &( pxSocket->xBoundSocketListItem ) );
 800b81a:	69fb      	ldr	r3, [r7, #28]
 800b81c:	330c      	adds	r3, #12
 800b81e:	4618      	mov	r0, r3
 800b820:	f008 fa09 	bl	8013c36 <vListInitialiseItem>
            listSET_LIST_ITEM_OWNER( &( pxSocket->xBoundSocketListItem ), ( void * ) pxSocket );
 800b824:	69fb      	ldr	r3, [r7, #28]
 800b826:	69fa      	ldr	r2, [r7, #28]
 800b828:	619a      	str	r2, [r3, #24]

            pxSocket->xReceiveBlockTime = ipconfigSOCK_DEFAULT_RECEIVE_BLOCK_TIME;
 800b82a:	69fb      	ldr	r3, [r7, #28]
 800b82c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b830:	621a      	str	r2, [r3, #32]
            pxSocket->xSendBlockTime = ipconfigSOCK_DEFAULT_SEND_BLOCK_TIME;
 800b832:	69fb      	ldr	r3, [r7, #28]
 800b834:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b838:	625a      	str	r2, [r3, #36]	@ 0x24
            pxSocket->ucSocketOptions = ( uint8_t ) FREERTOS_SO_UDPCKSUM_OUT;
 800b83a:	69fb      	ldr	r3, [r7, #28]
 800b83c:	2202      	movs	r2, #2
 800b83e:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
            pxSocket->ucProtocol = ( uint8_t ) xProtocolCpy; /* protocol: UDP or TCP */
 800b842:	6a3b      	ldr	r3, [r7, #32]
 800b844:	b2da      	uxtb	r2, r3
 800b846:	69fb      	ldr	r3, [r7, #28]
 800b848:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b

            xReturn = pxSocket;
 800b84c:	69fb      	ldr	r3, [r7, #28]
 800b84e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    } while( ipFALSE_BOOL );

    return xReturn;
 800b850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b852:	4618      	mov	r0, r3
 800b854:	3728      	adds	r7, #40	@ 0x28
 800b856:	46bd      	mov	sp, r7
 800b858:	bd80      	pop	{r7, pc}

0800b85a <FreeRTOS_bind>:
 *         If some error occurred, then a negative value is returned.
 */
BaseType_t FreeRTOS_bind( Socket_t xSocket,
                          struct freertos_sockaddr const * pxAddress,
                          socklen_t xAddressLength )
{
 800b85a:	b580      	push	{r7, lr}
 800b85c:	b08c      	sub	sp, #48	@ 0x30
 800b85e:	af02      	add	r7, sp, #8
 800b860:	60f8      	str	r0, [r7, #12]
 800b862:	60b9      	str	r1, [r7, #8]
 800b864:	607a      	str	r2, [r7, #4]
    IPStackEvent_t xBindEvent;
    FreeRTOS_Socket_t * pxSocket = ( FreeRTOS_Socket_t * ) xSocket;
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	623b      	str	r3, [r7, #32]
    BaseType_t xReturn = 0;
 800b86a:	2300      	movs	r3, #0
 800b86c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    #endif /* ( ipconfigIPv4_BACKWARD_COMPATIBLE == 1 ) */

    ( void ) xAddressLength;

    configASSERT( xIsCallingFromIPTask() == pdFALSE );
 800b86e:	f7fe ff66 	bl	800a73e <xIsCallingFromIPTask>
 800b872:	4603      	mov	r3, r0
 800b874:	2b00      	cmp	r3, #0
 800b876:	d00d      	beq.n	800b894 <FreeRTOS_bind+0x3a>
	__asm volatile
 800b878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b87c:	b672      	cpsid	i
 800b87e:	f383 8811 	msr	BASEPRI, r3
 800b882:	f3bf 8f6f 	isb	sy
 800b886:	f3bf 8f4f 	dsb	sy
 800b88a:	b662      	cpsie	i
 800b88c:	61fb      	str	r3, [r7, #28]
}
 800b88e:	bf00      	nop
 800b890:	bf00      	nop
 800b892:	e7fd      	b.n	800b890 <FreeRTOS_bind+0x36>

    if( xSocketValid( pxSocket ) == pdFALSE )
 800b894:	6a38      	ldr	r0, [r7, #32]
 800b896:	f001 f989 	bl	800cbac <xSocketValid>
 800b89a:	4603      	mov	r3, r0
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d103      	bne.n	800b8a8 <FreeRTOS_bind+0x4e>
    {
        xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800b8a0:	f06f 0315 	mvn.w	r3, #21
 800b8a4:	627b      	str	r3, [r7, #36]	@ 0x24
 800b8a6:	e04b      	b.n	800b940 <FreeRTOS_bind+0xe6>
    }

    /* Once a socket is bound to a port, it can not be bound to a different
     * port number */
    else if( socketSOCKET_IS_BOUND( pxSocket ) )
 800b8a8:	6a3b      	ldr	r3, [r7, #32]
 800b8aa:	69db      	ldr	r3, [r3, #28]
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d003      	beq.n	800b8b8 <FreeRTOS_bind+0x5e>
    {
        /* The socket is already bound. */
        FreeRTOS_debug_printf( ( "vSocketBind: Socket already bound to %d\n", pxSocket->usLocalPort ) );
        xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800b8b0:	f06f 0315 	mvn.w	r3, #21
 800b8b4:	627b      	str	r3, [r7, #36]	@ 0x24
 800b8b6:	e043      	b.n	800b940 <FreeRTOS_bind+0xe6>
    }
    else
    {
        /* Prepare a messages to the IP-task in order to perform the binding.
         * The desired port number will be passed in usLocalPort. */
        xBindEvent.eEventType = eSocketBindEvent;
 800b8b8:	230a      	movs	r3, #10
 800b8ba:	753b      	strb	r3, [r7, #20]
        xBindEvent.pvData = xSocket;
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	61bb      	str	r3, [r7, #24]

        if( pxAddress != NULL )
 800b8c0:	68bb      	ldr	r3, [r7, #8]
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d013      	beq.n	800b8ee <FreeRTOS_bind+0x94>
        {
            switch( pxAddress->sin_family )
 800b8c6:	68bb      	ldr	r3, [r7, #8]
 800b8c8:	785b      	ldrb	r3, [r3, #1]
 800b8ca:	2b02      	cmp	r3, #2
 800b8cc:	d109      	bne.n	800b8e2 <FreeRTOS_bind+0x88>
                        break;
                #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                #if ( ipconfigUSE_IPv4 != 0 )
                    case FREERTOS_AF_INET4:
                        pxSocket->xLocalAddress.ulIP_IPv4 = FreeRTOS_ntohl( pxAddress->sin_address.ulIP_IPv4 );
 800b8ce:	68bb      	ldr	r3, [r7, #8]
 800b8d0:	689a      	ldr	r2, [r3, #8]
 800b8d2:	6a3b      	ldr	r3, [r7, #32]
 800b8d4:	629a      	str	r2, [r3, #40]	@ 0x28
                        pxSocket->bits.bIsIPv6 = pdFALSE_UNSIGNED;
 800b8d6:	6a3a      	ldr	r2, [r7, #32]
 800b8d8:	7a13      	ldrb	r3, [r2, #8]
 800b8da:	f023 0301 	bic.w	r3, r3, #1
 800b8de:	7213      	strb	r3, [r2, #8]
                        break;
 800b8e0:	e000      	b.n	800b8e4 <FreeRTOS_bind+0x8a>
                #endif /* ( ipconfigUSE_IPv4 != 0 ) */

                default:
                    FreeRTOS_debug_printf( ( "FreeRTOS_bind: Undefined sin_family \n" ) );
                    break;
 800b8e2:	bf00      	nop
            }

            pxSocket->usLocalPort = FreeRTOS_ntohs( pxAddress->sin_port );
 800b8e4:	68bb      	ldr	r3, [r7, #8]
 800b8e6:	885a      	ldrh	r2, [r3, #2]
 800b8e8:	6a3b      	ldr	r3, [r7, #32]
 800b8ea:	871a      	strh	r2, [r3, #56]	@ 0x38
 800b8ec:	e009      	b.n	800b902 <FreeRTOS_bind+0xa8>
        }
        else
        {
            /* Caller wants to bind to a random port number. */
            pxSocket->usLocalPort = 0U;
 800b8ee:	6a3b      	ldr	r3, [r7, #32]
 800b8f0:	2200      	movs	r2, #0
 800b8f2:	871a      	strh	r2, [r3, #56]	@ 0x38
            ( void ) memset( pxSocket->xLocalAddress.xIP_IPv6.ucBytes, 0, sizeof( pxSocket->xLocalAddress.xIP_IPv6.ucBytes ) );
 800b8f4:	6a3b      	ldr	r3, [r7, #32]
 800b8f6:	3328      	adds	r3, #40	@ 0x28
 800b8f8:	2210      	movs	r2, #16
 800b8fa:	2100      	movs	r1, #0
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	f00b fe28 	bl	8017552 <memset>
        }

        /* portMAX_DELAY is used as a the time-out parameter, as binding *must*
         * succeed before the socket can be used.  _RB_ The use of an infinite
         * block time needs be changed as it could result in the task hanging. */
        if( xSendEventStructToIPTask( &xBindEvent, ( TickType_t ) portMAX_DELAY ) == pdFAIL )
 800b902:	f107 0314 	add.w	r3, r7, #20
 800b906:	f04f 31ff 	mov.w	r1, #4294967295
 800b90a:	4618      	mov	r0, r3
 800b90c:	f7fe f86a 	bl	80099e4 <xSendEventStructToIPTask>
 800b910:	4603      	mov	r3, r0
 800b912:	2b00      	cmp	r3, #0
 800b914:	d103      	bne.n	800b91e <FreeRTOS_bind+0xc4>
        {
            /* Failed to wake-up the IP-task, no use to wait for it */
            FreeRTOS_debug_printf( ( "FreeRTOS_bind: send event failed\n" ) );
            xReturn = -pdFREERTOS_ERRNO_ECANCELED;
 800b916:	f06f 038b 	mvn.w	r3, #139	@ 0x8b
 800b91a:	627b      	str	r3, [r7, #36]	@ 0x24
 800b91c:	e010      	b.n	800b940 <FreeRTOS_bind+0xe6>
        }
        else
        {
            /* The IP-task will set the 'eSOCKET_BOUND' bit when it has done its
             * job. */
            ( void ) xEventGroupWaitBits( pxSocket->xEventGroup, ( EventBits_t ) eSOCKET_BOUND, pdTRUE /*xClearOnExit*/, pdFALSE /*xWaitAllBits*/, portMAX_DELAY );
 800b91e:	6a3b      	ldr	r3, [r7, #32]
 800b920:	6858      	ldr	r0, [r3, #4]
 800b922:	f04f 33ff 	mov.w	r3, #4294967295
 800b926:	9300      	str	r3, [sp, #0]
 800b928:	2300      	movs	r3, #0
 800b92a:	2201      	movs	r2, #1
 800b92c:	2110      	movs	r1, #16
 800b92e:	f007 ff61 	bl	80137f4 <xEventGroupWaitBits>

            if( !socketSOCKET_IS_BOUND( pxSocket ) )
 800b932:	6a3b      	ldr	r3, [r7, #32]
 800b934:	69db      	ldr	r3, [r3, #28]
 800b936:	2b00      	cmp	r3, #0
 800b938:	d102      	bne.n	800b940 <FreeRTOS_bind+0xe6>
            {
                xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800b93a:	f06f 0315 	mvn.w	r3, #21
 800b93e:	627b      	str	r3, [r7, #36]	@ 0x24
            }
        }
    }

    return xReturn;
 800b940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b942:	4618      	mov	r0, r3
 800b944:	3728      	adds	r7, #40	@ 0x28
 800b946:	46bd      	mov	sp, r7
 800b948:	bd80      	pop	{r7, pc}

0800b94a <prvSocketBindAdd>:
 */
static BaseType_t prvSocketBindAdd( FreeRTOS_Socket_t * pxSocket,
                                    const struct freertos_sockaddr * pxAddress,
                                    List_t * pxSocketList,
                                    BaseType_t xInternal )
{
 800b94a:	b580      	push	{r7, lr}
 800b94c:	b086      	sub	sp, #24
 800b94e:	af00      	add	r7, sp, #0
 800b950:	60f8      	str	r0, [r7, #12]
 800b952:	60b9      	str	r1, [r7, #8]
 800b954:	607a      	str	r2, [r7, #4]
 800b956:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn = 0;
 800b958:	2300      	movs	r3, #0
 800b95a:	617b      	str	r3, [r7, #20]

    /* Check to ensure the port is not already in use.  If the bind is
     * called internally, a port MAY be used by more than one socket. */
    if( ( ( xInternal == pdFALSE ) || ( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP ) ) &&
 800b95c:	683b      	ldr	r3, [r7, #0]
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d004      	beq.n	800b96c <prvSocketBindAdd+0x22>
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800b968:	2b06      	cmp	r3, #6
 800b96a:	d00c      	beq.n	800b986 <prvSocketBindAdd+0x3c>
        ( pxListFindListItemWithValue( pxSocketList, ( TickType_t ) pxAddress->sin_port ) != NULL ) )
 800b96c:	68bb      	ldr	r3, [r7, #8]
 800b96e:	885b      	ldrh	r3, [r3, #2]
 800b970:	4619      	mov	r1, r3
 800b972:	6878      	ldr	r0, [r7, #4]
 800b974:	f000 fc92 	bl	800c29c <pxListFindListItemWithValue>
 800b978:	4603      	mov	r3, r0
    if( ( ( xInternal == pdFALSE ) || ( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP ) ) &&
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d003      	beq.n	800b986 <prvSocketBindAdd+0x3c>
    {
        FreeRTOS_debug_printf( ( "vSocketBind: %sP port %d in use\n",
                                 ( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP ) ? "TC" : "UD",
                                 FreeRTOS_ntohs( pxAddress->sin_port ) ) );
        xReturn = -pdFREERTOS_ERRNO_EADDRINUSE;
 800b97e:	f06f 036f 	mvn.w	r3, #111	@ 0x6f
 800b982:	617b      	str	r3, [r7, #20]
 800b984:	e02b      	b.n	800b9de <prvSocketBindAdd+0x94>
    }
    else
    {
        /* Allocate the port number to the socket.
         * This macro will set 'xBoundSocketListItem->xItemValue' */
        socketSET_SOCKET_PORT( pxSocket, pxAddress->sin_port );
 800b986:	68bb      	ldr	r3, [r7, #8]
 800b988:	885b      	ldrh	r3, [r3, #2]
 800b98a:	461a      	mov	r2, r3
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	60da      	str	r2, [r3, #12]

        /* And also store it in a socket field 'usLocalPort' in host-byte-order,
         * mostly used for logging and debugging purposes */
        pxSocket->usLocalPort = FreeRTOS_ntohs( pxAddress->sin_port );
 800b990:	68bb      	ldr	r3, [r7, #8]
 800b992:	885a      	ldrh	r2, [r3, #2]
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	871a      	strh	r2, [r3, #56]	@ 0x38
            }
            else
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */
        {
            #if ( ipconfigUSE_IPv4 != 0 )
                if( pxAddress->sin_address.ulIP_IPv4 != FREERTOS_INADDR_ANY )
 800b998:	68bb      	ldr	r3, [r7, #8]
 800b99a:	689b      	ldr	r3, [r3, #8]
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d007      	beq.n	800b9b0 <prvSocketBindAdd+0x66>
                {
                    pxSocket->pxEndPoint = FreeRTOS_FindEndPointOnIP_IPv4( pxAddress->sin_address.ulIP_IPv4 );
 800b9a0:	68bb      	ldr	r3, [r7, #8]
 800b9a2:	689b      	ldr	r3, [r3, #8]
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	f7ff fc9d 	bl	800b2e4 <FreeRTOS_FindEndPointOnIP_IPv4>
 800b9aa:	4602      	mov	r2, r0
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	651a      	str	r2, [r3, #80]	@ 0x50
                /* Place holder, do nothing, MISRA compliance */
            }
        }

        #if ( ipconfigUSE_IPv4 != 0 )
            if( pxSocket->pxEndPoint != NULL )
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d005      	beq.n	800b9c4 <prvSocketBindAdd+0x7a>
            {
                pxSocket->xLocalAddress.ulIP_IPv4 = FreeRTOS_ntohl( pxSocket->pxEndPoint->ipv4_settings.ulIPAddress );
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b9bc:	681a      	ldr	r2, [r3, #0]
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	629a      	str	r2, [r3, #40]	@ 0x28
 800b9c2:	e006      	b.n	800b9d2 <prvSocketBindAdd+0x88>
                /* Socket address was set, do nothing for IPv6. */
            }
            else
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */
        {
            ( void ) memset( pxSocket->xLocalAddress.xIP_IPv6.ucBytes, 0, sizeof( pxSocket->xLocalAddress.xIP_IPv6.ucBytes ) );
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	3328      	adds	r3, #40	@ 0x28
 800b9c8:	2210      	movs	r2, #16
 800b9ca:	2100      	movs	r1, #0
 800b9cc:	4618      	mov	r0, r3
 800b9ce:	f00b fdc0 	bl	8017552 <memset>
                vTaskSuspendAll();
            }
            #endif /* ipconfigETHERNET_DRIVER_FILTERS_PACKETS */

            /* Add the socket to 'xBoundUDPSocketsList' or 'xBoundTCPSocketsList' */
            vListInsertEnd( pxSocketList, &( pxSocket->xBoundSocketListItem ) );
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	330c      	adds	r3, #12
 800b9d6:	4619      	mov	r1, r3
 800b9d8:	6878      	ldr	r0, [r7, #4]
 800b9da:	f008 f939 	bl	8013c50 <vListInsertEnd>
            }
            #endif /* ipconfigETHERNET_DRIVER_FILTERS_PACKETS */
        }
    }

    return xReturn;
 800b9de:	697b      	ldr	r3, [r7, #20]
}
 800b9e0:	4618      	mov	r0, r3
 800b9e2:	3718      	adds	r7, #24
 800b9e4:	46bd      	mov	sp, r7
 800b9e6:	bd80      	pop	{r7, pc}

0800b9e8 <vSocketBind>:
 */
BaseType_t vSocketBind( FreeRTOS_Socket_t * pxSocket,
                        struct freertos_sockaddr * pxBindAddress,
                        size_t uxAddressLength,
                        BaseType_t xInternal )
{
 800b9e8:	b580      	push	{r7, lr}
 800b9ea:	b090      	sub	sp, #64	@ 0x40
 800b9ec:	af00      	add	r7, sp, #0
 800b9ee:	60f8      	str	r0, [r7, #12]
 800b9f0:	60b9      	str	r1, [r7, #8]
 800b9f2:	607a      	str	r2, [r7, #4]
 800b9f4:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn = 0; /* In Berkeley sockets, 0 means pass for bind(). */
 800b9f6:	2300      	movs	r3, #0
 800b9f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    List_t * pxSocketList;
    struct freertos_sockaddr * pxAddress = pxBindAddress;
 800b9fa:	68bb      	ldr	r3, [r7, #8]
 800b9fc:	637b      	str	r3, [r7, #52]	@ 0x34

    #if ( ipconfigALLOW_SOCKET_SEND_WITHOUT_BIND == 1 )
        struct freertos_sockaddr xAddress;
    #endif /* ipconfigALLOW_SOCKET_SEND_WITHOUT_BIND */

    configASSERT( xSocketValid( pxSocket ) == pdTRUE );
 800b9fe:	68f8      	ldr	r0, [r7, #12]
 800ba00:	f001 f8d4 	bl	800cbac <xSocketValid>
 800ba04:	4603      	mov	r3, r0
 800ba06:	2b01      	cmp	r3, #1
 800ba08:	d00d      	beq.n	800ba26 <vSocketBind+0x3e>
	__asm volatile
 800ba0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba0e:	b672      	cpsid	i
 800ba10:	f383 8811 	msr	BASEPRI, r3
 800ba14:	f3bf 8f6f 	isb	sy
 800ba18:	f3bf 8f4f 	dsb	sy
 800ba1c:	b662      	cpsie	i
 800ba1e:	633b      	str	r3, [r7, #48]	@ 0x30
}
 800ba20:	bf00      	nop
 800ba22:	bf00      	nop
 800ba24:	e7fd      	b.n	800ba22 <vSocketBind+0x3a>

    #if ( ipconfigUSE_TCP == 1 )
        if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800ba2c:	2b06      	cmp	r3, #6
 800ba2e:	d102      	bne.n	800ba36 <vSocketBind+0x4e>
        {
            pxSocketList = &xBoundTCPSocketsList;
 800ba30:	4b28      	ldr	r3, [pc, #160]	@ (800bad4 <vSocketBind+0xec>)
 800ba32:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ba34:	e001      	b.n	800ba3a <vSocketBind+0x52>
        }
        else
    #endif /* ipconfigUSE_TCP == 1 */
    {
        pxSocketList = &xBoundUDPSocketsList;
 800ba36:	4b28      	ldr	r3, [pc, #160]	@ (800bad8 <vSocketBind+0xf0>)
 800ba38:	63bb      	str	r3, [r7, #56]	@ 0x38
        /* pxAddress will be NULL if sendto() was called on a socket without the
         * socket being bound to an address. In this case, automatically allocate
         * an address to the socket.  There is a small chance that the allocated
         * port will already be in use - if that is the case, then the check below
         * [pxListFindListItemWithValue()] will result in an error being returned. */
        if( pxAddress == NULL )
 800ba3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d115      	bne.n	800ba6c <vSocketBind+0x84>
        {
            pxAddress = &xAddress;
 800ba40:	f107 0314 	add.w	r3, r7, #20
 800ba44:	637b      	str	r3, [r7, #52]	@ 0x34
            /* Clear the address: */
            ( void ) memset( pxAddress, 0, sizeof( struct freertos_sockaddr ) );
 800ba46:	2218      	movs	r2, #24
 800ba48:	2100      	movs	r1, #0
 800ba4a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800ba4c:	f00b fd81 	bl	8017552 <memset>

            if( pxSocket->bits.bIsIPv6 != pdFALSE_UNSIGNED )
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	7a1b      	ldrb	r3, [r3, #8]
 800ba54:	f003 0301 	and.w	r3, r3, #1
 800ba58:	b2db      	uxtb	r3, r3
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d003      	beq.n	800ba66 <vSocketBind+0x7e>
            {
                pxAddress->sin_family = FREERTOS_AF_INET6;
 800ba5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba60:	220a      	movs	r2, #10
 800ba62:	705a      	strb	r2, [r3, #1]
 800ba64:	e002      	b.n	800ba6c <vSocketBind+0x84>
            }
            else
            {
                pxAddress->sin_family = FREERTOS_AF_INET;
 800ba66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba68:	2202      	movs	r2, #2
 800ba6a:	705a      	strb	r2, [r3, #1]
    }
    #endif /* ipconfigALLOW_SOCKET_SEND_WITHOUT_BIND == 1 */

    /* Sockets must be bound before calling FreeRTOS_sendto() if
    * ipconfigALLOW_SOCKET_SEND_WITHOUT_BIND is not set to 1. */
    configASSERT( pxAddress != NULL );
 800ba6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d10d      	bne.n	800ba8e <vSocketBind+0xa6>
	__asm volatile
 800ba72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba76:	b672      	cpsid	i
 800ba78:	f383 8811 	msr	BASEPRI, r3
 800ba7c:	f3bf 8f6f 	isb	sy
 800ba80:	f3bf 8f4f 	dsb	sy
 800ba84:	b662      	cpsie	i
 800ba86:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
 800ba88:	bf00      	nop
 800ba8a:	bf00      	nop
 800ba8c:	e7fd      	b.n	800ba8a <vSocketBind+0xa2>
    #endif
    {
        /* Add a do-while loop to facilitate use of 'break' statements. */
        do
        {
            if( pxAddress->sin_port == 0U )
 800ba8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba90:	885b      	ldrh	r3, [r3, #2]
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d111      	bne.n	800baba <vSocketBind+0xd2>
            {
                pxAddress->sin_port = prvGetPrivatePortNumber( ( BaseType_t ) pxSocket->ucProtocol );
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800ba9c:	4618      	mov	r0, r3
 800ba9e:	f000 fbb7 	bl	800c210 <prvGetPrivatePortNumber>
 800baa2:	4603      	mov	r3, r0
 800baa4:	461a      	mov	r2, r3
 800baa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800baa8:	805a      	strh	r2, [r3, #2]

                if( pxAddress->sin_port == ( uint16_t ) 0U )
 800baaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800baac:	885b      	ldrh	r3, [r3, #2]
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d103      	bne.n	800baba <vSocketBind+0xd2>
                {
                    xReturn = -pdFREERTOS_ERRNO_EADDRNOTAVAIL;
 800bab2:	f06f 037c 	mvn.w	r3, #124	@ 0x7c
 800bab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    break;
 800bab8:	e006      	b.n	800bac8 <vSocketBind+0xe0>

            /* If vSocketBind() is called from the API FreeRTOS_bind() it has been
             * confirmed that the socket was not yet bound to a port.  If it is called
             * from the IP-task, no such check is necessary. */

            xReturn = prvSocketBindAdd( pxSocket, pxAddress, pxSocketList, xInternal );
 800baba:	683b      	ldr	r3, [r7, #0]
 800babc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800babe:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800bac0:	68f8      	ldr	r0, [r7, #12]
 800bac2:	f7ff ff42 	bl	800b94a <prvSocketBindAdd>
 800bac6:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if( xReturn != 0 )
    {
        iptraceBIND_FAILED( xSocket, ( FreeRTOS_ntohs( pxAddress->sin_port ) ) );
    }

    return xReturn;
 800bac8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
} /* Tested */
 800baca:	4618      	mov	r0, r3
 800bacc:	3740      	adds	r7, #64	@ 0x40
 800bace:	46bd      	mov	sp, r7
 800bad0:	bd80      	pop	{r7, pc}
 800bad2:	bf00      	nop
 800bad4:	2000269c 	.word	0x2000269c
 800bad8:	20002688 	.word	0x20002688

0800badc <vSocketClose>:
 */
/* MISRA Ref 17.2.1 [Sockets and limited recursion] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-172 */
/* coverity[misra_c_2012_rule_17_2_violation] */
void * vSocketClose( FreeRTOS_Socket_t * pxSocket )
{
 800badc:	b580      	push	{r7, lr}
 800bade:	b084      	sub	sp, #16
 800bae0:	af00      	add	r7, sp, #0
 800bae2:	6078      	str	r0, [r7, #4]
    NetworkBufferDescriptor_t * pxNetworkBuffer;

    #if ( ipconfigUSE_TCP == 1 )
    {
        /* For TCP: clean up a little more. */
        if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800baea:	2b06      	cmp	r3, #6
 800baec:	d129      	bne.n	800bb42 <vSocketClose+0x66>
        {
            #if ( ipconfigUSE_TCP_WIN == 1 )
            {
                if( pxSocket->u.xTCP.pxAckMessage != NULL )
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d005      	beq.n	800bb04 <vSocketClose+0x28>
                {
                    vReleaseNetworkBufferAndDescriptor( pxSocket->u.xTCP.pxAckMessage );
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800bafe:	4618      	mov	r0, r3
 800bb00:	f005 fe00 	bl	8011704 <vReleaseNetworkBufferAndDescriptor>
                }

                /* Free the resources which were claimed by the tcpWin member */
                vTCPWindowDestroy( &pxSocket->u.xTCP.xTCPWindow );
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800bb0a:	4618      	mov	r0, r3
 800bb0c:	f004 fc8e 	bl	801042c <vTCPWindowDestroy>
            }
            #endif /* ipconfigUSE_TCP_WIN */

            /* Free the input and output streams */
            if( pxSocket->u.xTCP.rxStream != NULL )
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d005      	beq.n	800bb26 <vSocketClose+0x4a>
            {
                iptraceMEM_STATS_DELETE( pxSocket->u.xTCP.rxStream );
                vPortFreeLarge( pxSocket->u.xTCP.rxStream );
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800bb20:	4618      	mov	r0, r3
 800bb22:	f00b fa57 	bl	8016fd4 <vPortFree>
            }

            if( pxSocket->u.xTCP.txStream != NULL )
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d005      	beq.n	800bb3c <vSocketClose+0x60>
            {
                iptraceMEM_STATS_DELETE( pxSocket->u.xTCP.txStream );
                vPortFreeLarge( pxSocket->u.xTCP.txStream );
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800bb36:	4618      	mov	r0, r3
 800bb38:	f00b fa4c 	bl	8016fd4 <vPortFree>
            }

            /* In case this is a child socket, make sure the child-count of the
             * parent socket is decreased. */
            prvTCPSetSocketCount( pxSocket );
 800bb3c:	6878      	ldr	r0, [r7, #4]
 800bb3e:	f000 f82f 	bl	800bba0 <prvTCPSetSocketCount>
    }
    #endif /* ipconfigUSE_TCP == 1 */

    /* Socket must be unbound first, to ensure no more packets are queued on
     * it. */
    if( socketSOCKET_IS_BOUND( pxSocket ) )
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	69db      	ldr	r3, [r3, #28]
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d004      	beq.n	800bb54 <vSocketClose+0x78>
        {
            vTaskSuspendAll();
        }
        #endif /* ipconfigETHERNET_DRIVER_FILTERS_PACKETS */

        ( void ) uxListRemove( &( pxSocket->xBoundSocketListItem ) );
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	330c      	adds	r3, #12
 800bb4e:	4618      	mov	r0, r3
 800bb50:	f008 f8db 	bl	8013d0a <uxListRemove>
        #endif /* ipconfigETHERNET_DRIVER_FILTERS_PACKETS */
    }

    /* Now the socket is not bound the list of waiting packets can be
     * drained. */
    if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_UDP )
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800bb5a:	2b11      	cmp	r3, #17
 800bb5c:	d10f      	bne.n	800bb7e <vSocketClose+0xa2>
    {
        while( listCURRENT_LIST_LENGTH( &( pxSocket->u.xUDP.xWaitingPacketsList ) ) > 0U )
 800bb5e:	e00a      	b.n	800bb76 <vSocketClose+0x9a>
        {
            pxNetworkBuffer = ( ( NetworkBufferDescriptor_t * ) listGET_OWNER_OF_HEAD_ENTRY( &( pxSocket->u.xUDP.xWaitingPacketsList ) ) );
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bb64:	68db      	ldr	r3, [r3, #12]
 800bb66:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxNetworkBuffer->xBufferListItem ) );
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	f008 f8cd 	bl	8013d0a <uxListRemove>
            vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800bb70:	68f8      	ldr	r0, [r7, #12]
 800bb72:	f005 fdc7 	bl	8011704 <vReleaseNetworkBufferAndDescriptor>
        while( listCURRENT_LIST_LENGTH( &( pxSocket->u.xUDP.xWaitingPacketsList ) ) > 0U )
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d1f0      	bne.n	800bb60 <vSocketClose+0x84>
        }
    }

    if( pxSocket->xEventGroup != NULL )
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	685b      	ldr	r3, [r3, #4]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d004      	beq.n	800bb90 <vSocketClose+0xb4>
    {
        vEventGroupDelete( pxSocket->xEventGroup );
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	685b      	ldr	r3, [r3, #4]
 800bb8a:	4618      	mov	r0, r3
 800bb8c:	f007 ffd9 	bl	8013b42 <vEventGroupDelete>
    }
    #endif /* ( ipconfigUSE_TCP == 1 ) && ( ipconfigHAS_DEBUG_PRINTF != 0 ) */

    /* And finally, after all resources have been freed, free the socket space */
    iptraceMEM_STATS_DELETE( pxSocket );
    vPortFreeSocket( pxSocket );
 800bb90:	6878      	ldr	r0, [r7, #4]
 800bb92:	f00b fa1f 	bl	8016fd4 <vPortFree>

    return NULL;
 800bb96:	2300      	movs	r3, #0
} /* Tested */
 800bb98:	4618      	mov	r0, r3
 800bb9a:	3710      	adds	r7, #16
 800bb9c:	46bd      	mov	sp, r7
 800bb9e:	bd80      	pop	{r7, pc}

0800bba0 <prvTCPSetSocketCount>:
    /* MISRA Ref 17.2.1 [Sockets and limited recursion] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-172 */
    /* coverity[misra_c_2012_rule_17_2_violation] */
    /* coverity[recursive_step] */
    static void prvTCPSetSocketCount( FreeRTOS_Socket_t const * pxSocketToDelete )
    {
 800bba0:	b580      	push	{r7, lr}
 800bba2:	b086      	sub	sp, #24
 800bba4:	af00      	add	r7, sp, #0
 800bba6:	6078      	str	r0, [r7, #4]
        const ListItem_t * pxIterator;

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ListItem_t * pxEnd = ( ( const ListItem_t * ) &( xBoundTCPSocketsList.xListEnd ) );
 800bba8:	4b30      	ldr	r3, [pc, #192]	@ (800bc6c <prvTCPSetSocketCount+0xcc>)
 800bbaa:	613b      	str	r3, [r7, #16]
        FreeRTOS_Socket_t * pxOtherSocket;
        uint16_t usLocalPort = pxSocketToDelete->usLocalPort;
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 800bbb0:	81fb      	strh	r3, [r7, #14]

        if( pxSocketToDelete->u.xTCP.eTCPState == eTCP_LISTEN )
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800bbb8:	2b01      	cmp	r3, #1
 800bbba:	d12b      	bne.n	800bc14 <prvTCPSetSocketCount+0x74>
        {
            pxIterator = listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
 800bbbc:	4b2c      	ldr	r3, [pc, #176]	@ (800bc70 <prvTCPSetSocketCount+0xd0>)
 800bbbe:	68db      	ldr	r3, [r3, #12]
 800bbc0:	617b      	str	r3, [r7, #20]

            while( pxIterator != pxEnd )
 800bbc2:	e022      	b.n	800bc0a <prvTCPSetSocketCount+0x6a>
            {
                pxOtherSocket = ( ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 800bbc4:	697b      	ldr	r3, [r7, #20]
 800bbc6:	68db      	ldr	r3, [r3, #12]
 800bbc8:	60bb      	str	r3, [r7, #8]

                /* This needs to be done here, before calling vSocketClose. */
                pxIterator = listGET_NEXT( pxIterator );
 800bbca:	697b      	ldr	r3, [r7, #20]
 800bbcc:	685b      	ldr	r3, [r3, #4]
 800bbce:	617b      	str	r3, [r7, #20]

                if( ( pxOtherSocket->u.xTCP.eTCPState != eTCP_LISTEN ) &&
 800bbd0:	68bb      	ldr	r3, [r7, #8]
 800bbd2:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800bbd6:	2b01      	cmp	r3, #1
 800bbd8:	d017      	beq.n	800bc0a <prvTCPSetSocketCount+0x6a>
                    ( pxOtherSocket->usLocalPort == usLocalPort ) &&
 800bbda:	68bb      	ldr	r3, [r7, #8]
 800bbdc:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
                if( ( pxOtherSocket->u.xTCP.eTCPState != eTCP_LISTEN ) &&
 800bbde:	89fa      	ldrh	r2, [r7, #14]
 800bbe0:	429a      	cmp	r2, r3
 800bbe2:	d112      	bne.n	800bc0a <prvTCPSetSocketCount+0x6a>
                    ( ( pxOtherSocket->u.xTCP.bits.bPassQueued != pdFALSE_UNSIGNED ) ||
 800bbe4:	68bb      	ldr	r3, [r7, #8]
 800bbe6:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800bbea:	f003 0304 	and.w	r3, r3, #4
 800bbee:	b2db      	uxtb	r3, r3
                    ( pxOtherSocket->usLocalPort == usLocalPort ) &&
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d107      	bne.n	800bc04 <prvTCPSetSocketCount+0x64>
                      ( pxOtherSocket->u.xTCP.bits.bPassAccept != pdFALSE_UNSIGNED ) ) )
 800bbf4:	68bb      	ldr	r3, [r7, #8]
 800bbf6:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800bbfa:	f003 0302 	and.w	r3, r3, #2
 800bbfe:	b2db      	uxtb	r3, r3
                    ( ( pxOtherSocket->u.xTCP.bits.bPassQueued != pdFALSE_UNSIGNED ) ||
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d002      	beq.n	800bc0a <prvTCPSetSocketCount+0x6a>
                {
                    /* MISRA Ref 17.2.1 [Sockets and limited recursion] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-172 */
                    /* coverity[misra_c_2012_rule_17_2_violation] */
                    /* coverity[recursive_step] */
                    ( void ) vSocketClose( pxOtherSocket );
 800bc04:	68b8      	ldr	r0, [r7, #8]
 800bc06:	f7ff ff69 	bl	800badc <vSocketClose>
            while( pxIterator != pxEnd )
 800bc0a:	697a      	ldr	r2, [r7, #20]
 800bc0c:	693b      	ldr	r3, [r7, #16]
 800bc0e:	429a      	cmp	r2, r3
 800bc10:	d1d8      	bne.n	800bbc4 <prvTCPSetSocketCount+0x24>
                                             ( pxOtherSocket->u.xTCP.usChildCount == 1U ) ? "" : "ren" ) );
                    break;
                }
            }
        }
    }
 800bc12:	e026      	b.n	800bc62 <prvTCPSetSocketCount+0xc2>
            for( pxIterator = listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
 800bc14:	4b16      	ldr	r3, [pc, #88]	@ (800bc70 <prvTCPSetSocketCount+0xd0>)
 800bc16:	68db      	ldr	r3, [r3, #12]
 800bc18:	617b      	str	r3, [r7, #20]
 800bc1a:	e01e      	b.n	800bc5a <prvTCPSetSocketCount+0xba>
                pxOtherSocket = ( ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 800bc1c:	697b      	ldr	r3, [r7, #20]
 800bc1e:	68db      	ldr	r3, [r3, #12]
 800bc20:	60bb      	str	r3, [r7, #8]
                if( ( pxOtherSocket->u.xTCP.eTCPState == eTCP_LISTEN ) &&
 800bc22:	68bb      	ldr	r3, [r7, #8]
 800bc24:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800bc28:	2b01      	cmp	r3, #1
 800bc2a:	d113      	bne.n	800bc54 <prvTCPSetSocketCount+0xb4>
                    ( pxOtherSocket->usLocalPort == usLocalPort ) &&
 800bc2c:	68bb      	ldr	r3, [r7, #8]
 800bc2e:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
                if( ( pxOtherSocket->u.xTCP.eTCPState == eTCP_LISTEN ) &&
 800bc30:	89fa      	ldrh	r2, [r7, #14]
 800bc32:	429a      	cmp	r2, r3
 800bc34:	d10e      	bne.n	800bc54 <prvTCPSetSocketCount+0xb4>
                    ( pxOtherSocket->u.xTCP.usChildCount != 0U ) )
 800bc36:	68bb      	ldr	r3, [r7, #8]
 800bc38:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
                    ( pxOtherSocket->usLocalPort == usLocalPort ) &&
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d009      	beq.n	800bc54 <prvTCPSetSocketCount+0xb4>
                    pxOtherSocket->u.xTCP.usChildCount--;
 800bc40:	68bb      	ldr	r3, [r7, #8]
 800bc42:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 800bc46:	3b01      	subs	r3, #1
 800bc48:	b29a      	uxth	r2, r3
 800bc4a:	68bb      	ldr	r3, [r7, #8]
 800bc4c:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
                    break;
 800bc50:	bf00      	nop
    }
 800bc52:	e006      	b.n	800bc62 <prvTCPSetSocketCount+0xc2>
                 pxIterator = listGET_NEXT( pxIterator ) )
 800bc54:	697b      	ldr	r3, [r7, #20]
 800bc56:	685b      	ldr	r3, [r3, #4]
 800bc58:	617b      	str	r3, [r7, #20]
                 pxIterator != pxEnd;
 800bc5a:	697a      	ldr	r2, [r7, #20]
 800bc5c:	693b      	ldr	r3, [r7, #16]
 800bc5e:	429a      	cmp	r2, r3
 800bc60:	d1dc      	bne.n	800bc1c <prvTCPSetSocketCount+0x7c>
    }
 800bc62:	bf00      	nop
 800bc64:	3718      	adds	r7, #24
 800bc66:	46bd      	mov	sp, r7
 800bc68:	bd80      	pop	{r7, pc}
 800bc6a:	bf00      	nop
 800bc6c:	200026a4 	.word	0x200026a4
 800bc70:	2000269c 	.word	0x2000269c

0800bc74 <prvSockopt_so_buffer>:
 *         value is returned.
 */
    static BaseType_t prvSockopt_so_buffer( FreeRTOS_Socket_t * pxSocket,
                                            int32_t lOptionName,
                                            const void * pvOptionValue )
    {
 800bc74:	b580      	push	{r7, lr}
 800bc76:	b086      	sub	sp, #24
 800bc78:	af00      	add	r7, sp, #0
 800bc7a:	60f8      	str	r0, [r7, #12]
 800bc7c:	60b9      	str	r1, [r7, #8]
 800bc7e:	607a      	str	r2, [r7, #4]
        uint32_t ulNewValue;
        BaseType_t xReturn;

        if( ( FreeRTOS_issocketconnected( pxSocket ) == pdTRUE ) )
 800bc80:	68f8      	ldr	r0, [r7, #12]
 800bc82:	f000 ff4b 	bl	800cb1c <FreeRTOS_issocketconnected>
             * us data. If data was already sent, then pxSocket->u.xTCP.rxStream != NULL and this call will fail.
             * Warn the user about this inconsistent behavior. */
            FreeRTOS_printf( ( "Warning: Changing buffer/window properties on a connected socket may fail." ) );
        }

        if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800bc8c:	2b06      	cmp	r3, #6
 800bc8e:	d003      	beq.n	800bc98 <prvSockopt_so_buffer+0x24>
        {
            FreeRTOS_printf( ( "Set SO_%sBUF: wrong socket type\n",
                               ( lOptionName == FREERTOS_SO_SNDBUF ) ? "SND" : "RCV" ) );
            xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800bc90:	f06f 0315 	mvn.w	r3, #21
 800bc94:	617b      	str	r3, [r7, #20]
 800bc96:	e02c      	b.n	800bcf2 <prvSockopt_so_buffer+0x7e>
        }
        else if( ( ( lOptionName == FREERTOS_SO_SNDBUF ) && ( pxSocket->u.xTCP.txStream != NULL ) ) ||
 800bc98:	68bb      	ldr	r3, [r7, #8]
 800bc9a:	2b04      	cmp	r3, #4
 800bc9c:	d104      	bne.n	800bca8 <prvSockopt_so_buffer+0x34>
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d107      	bne.n	800bcb8 <prvSockopt_so_buffer+0x44>
 800bca8:	68bb      	ldr	r3, [r7, #8]
 800bcaa:	2b05      	cmp	r3, #5
 800bcac:	d108      	bne.n	800bcc0 <prvSockopt_so_buffer+0x4c>
                 ( ( lOptionName == FREERTOS_SO_RCVBUF ) && ( pxSocket->u.xTCP.rxStream != NULL ) ) )
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d003      	beq.n	800bcc0 <prvSockopt_so_buffer+0x4c>
        {
            FreeRTOS_printf( ( "Set SO_%sBUF: buffer already created\n",
                               ( lOptionName == FREERTOS_SO_SNDBUF ) ? "SND" : "RCV" ) );
            xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800bcb8:	f06f 0315 	mvn.w	r3, #21
 800bcbc:	617b      	str	r3, [r7, #20]
 800bcbe:	e018      	b.n	800bcf2 <prvSockopt_so_buffer+0x7e>
        }
        else
        {
            ulNewValue = *( ( const uint32_t * ) pvOptionValue );
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	613b      	str	r3, [r7, #16]

            if( lOptionName == FREERTOS_SO_SNDBUF )
 800bcc6:	68bb      	ldr	r3, [r7, #8]
 800bcc8:	2b04      	cmp	r3, #4
 800bcca:	d10c      	bne.n	800bce6 <prvSockopt_so_buffer+0x72>
            {
                /* Round up to nearest MSS size */
                ulNewValue = FreeRTOS_round_up( ulNewValue, ( uint32_t ) pxSocket->u.xTCP.usMSS );
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 800bcd2:	4619      	mov	r1, r3
 800bcd4:	6938      	ldr	r0, [r7, #16]
 800bcd6:	f7fe ff5e 	bl	800ab96 <FreeRTOS_round_up>
 800bcda:	6138      	str	r0, [r7, #16]
                pxSocket->u.xTCP.uxTxStreamSize = ulNewValue;
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	693a      	ldr	r2, [r7, #16]
 800bce0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
 800bce4:	e003      	b.n	800bcee <prvSockopt_so_buffer+0x7a>
            }
            else
            {
                pxSocket->u.xTCP.uxRxStreamSize = ulNewValue;
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	693a      	ldr	r2, [r7, #16]
 800bcea:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
            }

            xReturn = 0;
 800bcee:	2300      	movs	r3, #0
 800bcf0:	617b      	str	r3, [r7, #20]
        }

        return xReturn;
 800bcf2:	697b      	ldr	r3, [r7, #20]
    }
 800bcf4:	4618      	mov	r0, r3
 800bcf6:	3718      	adds	r7, #24
 800bcf8:	46bd      	mov	sp, r7
 800bcfa:	bd80      	pop	{r7, pc}

0800bcfc <prvSetOptionCallback>:
 *         value is returned.
 */
    BaseType_t prvSetOptionCallback( FreeRTOS_Socket_t * pxSocket,
                                     int32_t lOptionName,
                                     const void * pvOptionValue )
    {
 800bcfc:	b480      	push	{r7}
 800bcfe:	b087      	sub	sp, #28
 800bd00:	af00      	add	r7, sp, #0
 800bd02:	60f8      	str	r0, [r7, #12]
 800bd04:	60b9      	str	r1, [r7, #8]
 800bd06:	607a      	str	r2, [r7, #4]
        BaseType_t xReturn = 0;
 800bd08:	2300      	movs	r3, #0
 800bd0a:	617b      	str	r3, [r7, #20]

        #if ( ipconfigUSE_TCP == 1 )
        {
            UBaseType_t uxProtocol;

            if( ( lOptionName == FREERTOS_SO_UDP_RECV_HANDLER ) ||
 800bd0c:	68bb      	ldr	r3, [r7, #8]
 800bd0e:	2b09      	cmp	r3, #9
 800bd10:	d002      	beq.n	800bd18 <prvSetOptionCallback+0x1c>
 800bd12:	68bb      	ldr	r3, [r7, #8]
 800bd14:	2b0a      	cmp	r3, #10
 800bd16:	d102      	bne.n	800bd1e <prvSetOptionCallback+0x22>
                ( lOptionName == FREERTOS_SO_UDP_SENT_HANDLER ) )
            {
                uxProtocol = ( UBaseType_t ) FREERTOS_IPPROTO_UDP;
 800bd18:	2311      	movs	r3, #17
 800bd1a:	613b      	str	r3, [r7, #16]
 800bd1c:	e001      	b.n	800bd22 <prvSetOptionCallback+0x26>
            }
            else
            {
                uxProtocol = ( UBaseType_t ) FREERTOS_IPPROTO_TCP;
 800bd1e:	2306      	movs	r3, #6
 800bd20:	613b      	str	r3, [r7, #16]
            }

            if( pxSocket->ucProtocol != ( uint8_t ) uxProtocol )
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	f893 203b 	ldrb.w	r2, [r3, #59]	@ 0x3b
 800bd28:	693b      	ldr	r3, [r7, #16]
 800bd2a:	b2db      	uxtb	r3, r3
 800bd2c:	429a      	cmp	r2, r3
 800bd2e:	d002      	beq.n	800bd36 <prvSetOptionCallback+0x3a>
            {
                xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800bd30:	f06f 0315 	mvn.w	r3, #21
 800bd34:	617b      	str	r3, [r7, #20]
            /* No need to check if the socket has the right
             * protocol, because only UDP sockets can be created. */
        }
        #endif /* ipconfigUSE_TCP */

        if( xReturn == 0 )
 800bd36:	697b      	ldr	r3, [r7, #20]
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d131      	bne.n	800bda0 <prvSetOptionCallback+0xa4>
        {
            switch( lOptionName ) /* LCOV_EXCL_BR_LINE Exclude this line because default case is checked before calling. */
 800bd3c:	68bb      	ldr	r3, [r7, #8]
 800bd3e:	3b06      	subs	r3, #6
 800bd40:	2b04      	cmp	r3, #4
 800bd42:	d829      	bhi.n	800bd98 <prvSetOptionCallback+0x9c>
 800bd44:	a201      	add	r2, pc, #4	@ (adr r2, 800bd4c <prvSetOptionCallback+0x50>)
 800bd46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd4a:	bf00      	nop
 800bd4c:	0800bd61 	.word	0x0800bd61
 800bd50:	0800bd6d 	.word	0x0800bd6d
 800bd54:	0800bd79 	.word	0x0800bd79
 800bd58:	0800bd85 	.word	0x0800bd85
 800bd5c:	0800bd8f 	.word	0x0800bd8f
            {
                #if ipconfigUSE_TCP == 1
                    case FREERTOS_SO_TCP_CONN_HANDLER:
                        pxSocket->u.xTCP.pxHandleConnected = ( ( const F_TCP_UDP_Handler_t * ) pvOptionValue )->pxOnTCPConnected;
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	681a      	ldr	r2, [r3, #0]
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
                        break;
 800bd6a:	e019      	b.n	800bda0 <prvSetOptionCallback+0xa4>

                    case FREERTOS_SO_TCP_RECV_HANDLER:
                        pxSocket->u.xTCP.pxHandleReceive = ( ( const F_TCP_UDP_Handler_t * ) pvOptionValue )->pxOnTCPReceive;
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	685a      	ldr	r2, [r3, #4]
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
                        break;
 800bd76:	e013      	b.n	800bda0 <prvSetOptionCallback+0xa4>

                    case FREERTOS_SO_TCP_SENT_HANDLER:
                        pxSocket->u.xTCP.pxHandleSent = ( ( const F_TCP_UDP_Handler_t * ) pvOptionValue )->pxOnTCPSent;
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	689a      	ldr	r2, [r3, #8]
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
                        break;
 800bd82:	e00d      	b.n	800bda0 <prvSetOptionCallback+0xa4>
                #endif /* ipconfigUSE_TCP */
                case FREERTOS_SO_UDP_RECV_HANDLER:
                    pxSocket->u.xUDP.pxHandleReceive = ( ( const F_TCP_UDP_Handler_t * ) pvOptionValue )->pxOnUDPReceive;
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	68da      	ldr	r2, [r3, #12]
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	671a      	str	r2, [r3, #112]	@ 0x70
                    break;
 800bd8c:	e008      	b.n	800bda0 <prvSetOptionCallback+0xa4>

                case FREERTOS_SO_UDP_SENT_HANDLER:
                    pxSocket->u.xUDP.pxHandleSent = ( ( const F_TCP_UDP_Handler_t * ) pvOptionValue )->pxOnUDPSent;
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	691a      	ldr	r2, [r3, #16]
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	675a      	str	r2, [r3, #116]	@ 0x74
                    break;
 800bd96:	e003      	b.n	800bda0 <prvSetOptionCallback+0xa4>

                default:                                /* LCOV_EXCL_LINE Exclude this line because default case is checked before calling. */
                    xReturn = -pdFREERTOS_ERRNO_EINVAL; /* LCOV_EXCL_LINE Exclude this line because default case is checked before calling. */
 800bd98:	f06f 0315 	mvn.w	r3, #21
 800bd9c:	617b      	str	r3, [r7, #20]
                    break;                              /* LCOV_EXCL_LINE Exclude this line because default case is checked before calling. */
 800bd9e:	bf00      	nop
            }
        }

        return xReturn;
 800bda0:	697b      	ldr	r3, [r7, #20]
    }
 800bda2:	4618      	mov	r0, r3
 800bda4:	371c      	adds	r7, #28
 800bda6:	46bd      	mov	sp, r7
 800bda8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdac:	4770      	bx	lr
 800bdae:	bf00      	nop

0800bdb0 <prvSetOptionTCPWindows>:
 * @param[in] pxSocket The socket whose options are being set.
 * @param[in] pvOptionValue The pointer that is passed by the application.
 */
    static BaseType_t prvSetOptionTCPWindows( FreeRTOS_Socket_t * pxSocket,
                                              const void * pvOptionValue )
    {
 800bdb0:	b580      	push	{r7, lr}
 800bdb2:	b086      	sub	sp, #24
 800bdb4:	af00      	add	r7, sp, #0
 800bdb6:	6078      	str	r0, [r7, #4]
 800bdb8:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800bdba:	f06f 0315 	mvn.w	r3, #21
 800bdbe:	617b      	str	r3, [r7, #20]
        const WinProperties_t * pxProps;

        do
        {
            IPTCPSocket_t * pxTCP = &( pxSocket->u.xTCP );
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	3358      	adds	r3, #88	@ 0x58
 800bdc4:	613b      	str	r3, [r7, #16]

            if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800bdcc:	2b06      	cmp	r3, #6
 800bdce:	d13f      	bne.n	800be50 <prvSetOptionTCPWindows+0xa0>
            {
                FreeRTOS_debug_printf( ( "Set SO_WIN_PROP: wrong socket type\n" ) );
                break; /* will return -pdFREERTOS_ERRNO_EINVAL */
            }

            pxProps = ( const WinProperties_t * ) pvOptionValue;
 800bdd0:	683b      	ldr	r3, [r7, #0]
 800bdd2:	60fb      	str	r3, [r7, #12]

            /* Validity of txStream will be checked by the function below. */
            xReturn = prvSockopt_so_buffer( pxSocket, FREERTOS_SO_SNDBUF, &( pxProps->lTxBufSize ) );
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	461a      	mov	r2, r3
 800bdd8:	2104      	movs	r1, #4
 800bdda:	6878      	ldr	r0, [r7, #4]
 800bddc:	f7ff ff4a 	bl	800bc74 <prvSockopt_so_buffer>
 800bde0:	6178      	str	r0, [r7, #20]

            if( xReturn != 0 )
 800bde2:	697b      	ldr	r3, [r7, #20]
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d135      	bne.n	800be54 <prvSetOptionTCPWindows+0xa4>
            {
                break; /* will return an error. */
            }

            xReturn = prvSockopt_so_buffer( pxSocket, FREERTOS_SO_RCVBUF, &( pxProps->lRxBufSize ) );
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	3308      	adds	r3, #8
 800bdec:	461a      	mov	r2, r3
 800bdee:	2105      	movs	r1, #5
 800bdf0:	6878      	ldr	r0, [r7, #4]
 800bdf2:	f7ff ff3f 	bl	800bc74 <prvSockopt_so_buffer>
 800bdf6:	6178      	str	r0, [r7, #20]

            if( xReturn != 0 )
 800bdf8:	697b      	ldr	r3, [r7, #20]
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d12c      	bne.n	800be58 <prvSetOptionTCPWindows+0xa8>
                break; /* will return an error. */
            }

            #if ( ipconfigUSE_TCP_WIN == 1 )
            {
                pxTCP->uxRxWinSize = ( uint32_t ) pxProps->lRxWinSize; /* Fixed value: size of the TCP reception window */
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	68db      	ldr	r3, [r3, #12]
 800be02:	461a      	mov	r2, r3
 800be04:	693b      	ldr	r3, [r7, #16]
 800be06:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
                pxTCP->uxTxWinSize = ( uint32_t ) pxProps->lTxWinSize; /* Fixed value: size of the TCP transmit window */
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	685b      	ldr	r3, [r3, #4]
 800be0e:	461a      	mov	r2, r3
 800be10:	693b      	ldr	r3, [r7, #16]
 800be12:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
            }
            #endif

            /* In case the socket has already initialised its tcpWin,
             * adapt the window size parameters */
            if( pxTCP->xTCPWindow.u.bits.bHasInit != pdFALSE_UNSIGNED )
 800be16:	693b      	ldr	r3, [r7, #16]
 800be18:	f893 30cc 	ldrb.w	r3, [r3, #204]	@ 0xcc
 800be1c:	f003 0301 	and.w	r3, r3, #1
 800be20:	b2db      	uxtb	r3, r3
 800be22:	2b00      	cmp	r3, #0
 800be24:	d019      	beq.n	800be5a <prvSetOptionTCPWindows+0xaa>
            {
                pxTCP->xTCPWindow.xSize.ulRxWindowLength = ( uint32_t ) ( pxTCP->uxRxWinSize * pxTCP->usMSS );
 800be26:	693b      	ldr	r3, [r7, #16]
 800be28:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800be2c:	693a      	ldr	r2, [r7, #16]
 800be2e:	8bd2      	ldrh	r2, [r2, #30]
 800be30:	fb03 f202 	mul.w	r2, r3, r2
 800be34:	693b      	ldr	r3, [r7, #16]
 800be36:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
                pxTCP->xTCPWindow.xSize.ulTxWindowLength = ( uint32_t ) ( pxTCP->uxTxWinSize * pxTCP->usMSS );
 800be3a:	693b      	ldr	r3, [r7, #16]
 800be3c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800be40:	693a      	ldr	r2, [r7, #16]
 800be42:	8bd2      	ldrh	r2, [r2, #30]
 800be44:	fb03 f202 	mul.w	r2, r3, r2
 800be48:	693b      	ldr	r3, [r7, #16]
 800be4a:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
 800be4e:	e004      	b.n	800be5a <prvSetOptionTCPWindows+0xaa>
                break; /* will return -pdFREERTOS_ERRNO_EINVAL */
 800be50:	bf00      	nop
 800be52:	e002      	b.n	800be5a <prvSetOptionTCPWindows+0xaa>
                break; /* will return an error. */
 800be54:	bf00      	nop
 800be56:	e000      	b.n	800be5a <prvSetOptionTCPWindows+0xaa>
                break; /* will return an error. */
 800be58:	bf00      	nop
            }
        }
        while( ipFALSE_BOOL );

        return xReturn;
 800be5a:	697b      	ldr	r3, [r7, #20]
    }
 800be5c:	4618      	mov	r0, r3
 800be5e:	3718      	adds	r7, #24
 800be60:	46bd      	mov	sp, r7
 800be62:	bd80      	pop	{r7, pc}

0800be64 <prvSetOptionLowHighWater>:
 * @param[in] pxSocket The socket whose options are being set.
 * @param[in] pvOptionValue The pointer that is passed by the application.
 */
    static BaseType_t prvSetOptionLowHighWater( FreeRTOS_Socket_t * pxSocket,
                                                const void * pvOptionValue )
    {
 800be64:	b480      	push	{r7}
 800be66:	b085      	sub	sp, #20
 800be68:	af00      	add	r7, sp, #0
 800be6a:	6078      	str	r0, [r7, #4]
 800be6c:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800be6e:	f06f 0315 	mvn.w	r3, #21
 800be72:	60fb      	str	r3, [r7, #12]
        const LowHighWater_t * pxLowHighWater = ( const LowHighWater_t * ) pvOptionValue;
 800be74:	683b      	ldr	r3, [r7, #0]
 800be76:	60bb      	str	r3, [r7, #8]

        if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800be7e:	2b06      	cmp	r3, #6
 800be80:	d118      	bne.n	800beb4 <prvSetOptionLowHighWater+0x50>
        {
            /* It is not allowed to access 'pxSocket->u.xTCP'. */
            FreeRTOS_debug_printf( ( "FREERTOS_SO_SET_LOW_HIGH_WATER: wrong socket type\n" ) );
        }
        else if( ( pxLowHighWater->uxLittleSpace >= pxLowHighWater->uxEnoughSpace ) ||
 800be82:	68bb      	ldr	r3, [r7, #8]
 800be84:	681a      	ldr	r2, [r3, #0]
 800be86:	68bb      	ldr	r3, [r7, #8]
 800be88:	685b      	ldr	r3, [r3, #4]
 800be8a:	429a      	cmp	r2, r3
 800be8c:	d212      	bcs.n	800beb4 <prvSetOptionLowHighWater+0x50>
                 ( pxLowHighWater->uxEnoughSpace > pxSocket->u.xTCP.uxRxStreamSize ) )
 800be8e:	68bb      	ldr	r3, [r7, #8]
 800be90:	685a      	ldr	r2, [r3, #4]
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
        else if( ( pxLowHighWater->uxLittleSpace >= pxLowHighWater->uxEnoughSpace ) ||
 800be98:	429a      	cmp	r2, r3
 800be9a:	d80b      	bhi.n	800beb4 <prvSetOptionLowHighWater+0x50>
            FreeRTOS_debug_printf( ( "FREERTOS_SO_SET_LOW_HIGH_WATER: bad values\n" ) );
        }
        else
        {
            /* Send a STOP when buffer space drops below 'uxLittleSpace' bytes. */
            pxSocket->u.xTCP.uxLittleSpace = pxLowHighWater->uxLittleSpace;
 800be9c:	68bb      	ldr	r3, [r7, #8]
 800be9e:	681a      	ldr	r2, [r3, #0]
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
            /* Send a GO when buffer space grows above 'uxEnoughSpace' bytes. */
            pxSocket->u.xTCP.uxEnoughSpace = pxLowHighWater->uxEnoughSpace;
 800bea6:	68bb      	ldr	r3, [r7, #8]
 800bea8:	685a      	ldr	r2, [r3, #4]
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
            xReturn = 0;
 800beb0:	2300      	movs	r3, #0
 800beb2:	60fb      	str	r3, [r7, #12]
        }

        return xReturn;
 800beb4:	68fb      	ldr	r3, [r7, #12]
    }
 800beb6:	4618      	mov	r0, r3
 800beb8:	3714      	adds	r7, #20
 800beba:	46bd      	mov	sp, r7
 800bebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec0:	4770      	bx	lr

0800bec2 <prvSetOptionSetFullSize>:
 * @param[in] pxSocket The socket whose options are being set.
 * @param[in] pvOptionValue The option name like FREERTOS_SO_xxx_HANDLER.
 */
    static BaseType_t prvSetOptionSetFullSize( FreeRTOS_Socket_t * pxSocket,
                                               const void * pvOptionValue )
    {
 800bec2:	b580      	push	{r7, lr}
 800bec4:	b084      	sub	sp, #16
 800bec6:	af00      	add	r7, sp, #0
 800bec8:	6078      	str	r0, [r7, #4]
 800beca:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800becc:	f06f 0315 	mvn.w	r3, #21
 800bed0:	60fb      	str	r3, [r7, #12]

        if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800bed8:	2b06      	cmp	r3, #6
 800beda:	d126      	bne.n	800bf2a <prvSetOptionSetFullSize+0x68>
        {
            if( *( ( const BaseType_t * ) pvOptionValue ) != 0 )
 800bedc:	683b      	ldr	r3, [r7, #0]
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d007      	beq.n	800bef4 <prvSetOptionSetFullSize+0x32>
            {
                pxSocket->u.xTCP.xTCPWindow.u.bits.bSendFullSize = pdTRUE_UNSIGNED;
 800bee4:	687a      	ldr	r2, [r7, #4]
 800bee6:	f892 3124 	ldrb.w	r3, [r2, #292]	@ 0x124
 800beea:	f043 0302 	orr.w	r3, r3, #2
 800beee:	f882 3124 	strb.w	r3, [r2, #292]	@ 0x124
 800bef2:	e006      	b.n	800bf02 <prvSetOptionSetFullSize+0x40>
            }
            else
            {
                pxSocket->u.xTCP.xTCPWindow.u.bits.bSendFullSize = pdFALSE_UNSIGNED;
 800bef4:	687a      	ldr	r2, [r7, #4]
 800bef6:	f892 3124 	ldrb.w	r3, [r2, #292]	@ 0x124
 800befa:	f023 0302 	bic.w	r3, r3, #2
 800befe:	f882 3124 	strb.w	r3, [r2, #292]	@ 0x124
            }

            if( ( pxSocket->u.xTCP.eTCPState >= eESTABLISHED ) &&
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800bf08:	2b04      	cmp	r3, #4
 800bf0a:	d90c      	bls.n	800bf26 <prvSetOptionSetFullSize+0x64>
                ( FreeRTOS_outstanding( pxSocket ) != 0 ) )
 800bf0c:	6878      	ldr	r0, [r7, #4]
 800bf0e:	f000 fde1 	bl	800cad4 <FreeRTOS_tx_size>
 800bf12:	4603      	mov	r3, r0
            if( ( pxSocket->u.xTCP.eTCPState >= eESTABLISHED ) &&
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d006      	beq.n	800bf26 <prvSetOptionSetFullSize+0x64>
            {
                /* There might be some data in the TX-stream, less than full-size,
                 * which equals a MSS.  Wake-up the IP-task to check this. */
                pxSocket->u.xTCP.usTimeout = 1U;
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	2201      	movs	r2, #1
 800bf1c:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
                ( void ) xSendEventToIPTask( eTCPTimerEvent );
 800bf20:	2007      	movs	r0, #7
 800bf22:	f7fd fd49 	bl	80099b8 <xSendEventToIPTask>
            }

            xReturn = 0;
 800bf26:	2300      	movs	r3, #0
 800bf28:	60fb      	str	r3, [r7, #12]
        }

        return xReturn;
 800bf2a:	68fb      	ldr	r3, [r7, #12]
    }
 800bf2c:	4618      	mov	r0, r3
 800bf2e:	3710      	adds	r7, #16
 800bf30:	46bd      	mov	sp, r7
 800bf32:	bd80      	pop	{r7, pc}

0800bf34 <prvSetOptionStopRX>:
 * @param[in] pxSocket The TCP socket used for the connection.
 * @param[in] pvOptionValue The option name like FREERTOS_SO_xxx_HANDLER.
 */
    static BaseType_t prvSetOptionStopRX( FreeRTOS_Socket_t * pxSocket,
                                          const void * pvOptionValue )
    {
 800bf34:	b580      	push	{r7, lr}
 800bf36:	b084      	sub	sp, #16
 800bf38:	af00      	add	r7, sp, #0
 800bf3a:	6078      	str	r0, [r7, #4]
 800bf3c:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800bf3e:	f06f 0315 	mvn.w	r3, #21
 800bf42:	60fb      	str	r3, [r7, #12]

        if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800bf4a:	2b06      	cmp	r3, #6
 800bf4c:	d122      	bne.n	800bf94 <prvSetOptionStopRX+0x60>
        {
            if( *( ( const BaseType_t * ) pvOptionValue ) != 0 )
 800bf4e:	683b      	ldr	r3, [r7, #0]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d007      	beq.n	800bf66 <prvSetOptionStopRX+0x32>
            {
                pxSocket->u.xTCP.bits.bRxStopped = pdTRUE_UNSIGNED;
 800bf56:	687a      	ldr	r2, [r7, #4]
 800bf58:	f892 306e 	ldrb.w	r3, [r2, #110]	@ 0x6e
 800bf5c:	f043 0304 	orr.w	r3, r3, #4
 800bf60:	f882 306e 	strb.w	r3, [r2, #110]	@ 0x6e
 800bf64:	e006      	b.n	800bf74 <prvSetOptionStopRX+0x40>
            }
            else
            {
                pxSocket->u.xTCP.bits.bRxStopped = pdFALSE_UNSIGNED;
 800bf66:	687a      	ldr	r2, [r7, #4]
 800bf68:	f892 306e 	ldrb.w	r3, [r2, #110]	@ 0x6e
 800bf6c:	f023 0304 	bic.w	r3, r3, #4
 800bf70:	f882 306e 	strb.w	r3, [r2, #110]	@ 0x6e
            }

            pxSocket->u.xTCP.bits.bWinChange = pdTRUE_UNSIGNED;
 800bf74:	687a      	ldr	r2, [r7, #4]
 800bf76:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800bf7a:	f043 0301 	orr.w	r3, r3, #1
 800bf7e:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
            pxSocket->u.xTCP.usTimeout = 1U; /* to set/clear bRxStopped */
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	2201      	movs	r2, #1
 800bf86:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
            ( void ) xSendEventToIPTask( eTCPTimerEvent );
 800bf8a:	2007      	movs	r0, #7
 800bf8c:	f7fd fd14 	bl	80099b8 <xSendEventToIPTask>
            xReturn = 0;
 800bf90:	2300      	movs	r3, #0
 800bf92:	60fb      	str	r3, [r7, #12]
        }

        return xReturn;
 800bf94:	68fb      	ldr	r3, [r7, #12]
    }
 800bf96:	4618      	mov	r0, r3
 800bf98:	3710      	adds	r7, #16
 800bf9a:	46bd      	mov	sp, r7
 800bf9c:	bd80      	pop	{r7, pc}

0800bf9e <prvSetOptionTimeout>:
 *            otherwise handle the option `FREERTOS_SO_RCVTIMEO`.
 */
static void prvSetOptionTimeout( FreeRTOS_Socket_t * pxSocket,
                                 const void * pvOptionValue,
                                 BaseType_t xForSend )
{
 800bf9e:	b480      	push	{r7}
 800bfa0:	b087      	sub	sp, #28
 800bfa2:	af00      	add	r7, sp, #0
 800bfa4:	60f8      	str	r0, [r7, #12]
 800bfa6:	60b9      	str	r1, [r7, #8]
 800bfa8:	607a      	str	r2, [r7, #4]
    TickType_t xBlockTime = *( ( const TickType_t * ) pvOptionValue );
 800bfaa:	68bb      	ldr	r3, [r7, #8]
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	617b      	str	r3, [r7, #20]

    if( xForSend == pdTRUE )
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	2b01      	cmp	r3, #1
 800bfb4:	d10f      	bne.n	800bfd6 <prvSetOptionTimeout+0x38>
    {
        if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_UDP )
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800bfbc:	2b11      	cmp	r3, #17
 800bfbe:	d106      	bne.n	800bfce <prvSetOptionTimeout+0x30>
        {
            /* The send time out is capped for the reason stated in the
             * comments where ipconfigUDP_MAX_SEND_BLOCK_TIME_TICKS is defined
             * in FreeRTOSIPConfig.h (assuming an official configuration file
             * is being used. */
            if( xBlockTime > ipconfigUDP_MAX_SEND_BLOCK_TIME_TICKS )
 800bfc0:	697b      	ldr	r3, [r7, #20]
 800bfc2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bfc6:	d902      	bls.n	800bfce <prvSetOptionTimeout+0x30>
            {
                xBlockTime = ipconfigUDP_MAX_SEND_BLOCK_TIME_TICKS;
 800bfc8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800bfcc:	617b      	str	r3, [r7, #20]
            /* For TCP socket, it isn't necessary to limit the blocking time
             * because  the FreeRTOS_send() function does not wait for a network
             * buffer to become available. */
        }

        pxSocket->xSendBlockTime = xBlockTime;
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	697a      	ldr	r2, [r7, #20]
 800bfd2:	625a      	str	r2, [r3, #36]	@ 0x24
    }
    else
    {
        pxSocket->xReceiveBlockTime = xBlockTime;
    }
}
 800bfd4:	e002      	b.n	800bfdc <prvSetOptionTimeout+0x3e>
        pxSocket->xReceiveBlockTime = xBlockTime;
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	697a      	ldr	r2, [r7, #20]
 800bfda:	621a      	str	r2, [r3, #32]
}
 800bfdc:	bf00      	nop
 800bfde:	371c      	adds	r7, #28
 800bfe0:	46bd      	mov	sp, r7
 800bfe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe6:	4770      	bx	lr

0800bfe8 <prvSetOptionReuseListenSocket>:
 * @param[in] pxSocket The TCP socket used for the connection.
 * @param[in] pvOptionValue The option name like FREERTOS_SO_xxx_HANDLER.
 */
    static BaseType_t prvSetOptionReuseListenSocket( FreeRTOS_Socket_t * pxSocket,
                                                     const void * pvOptionValue )
    {
 800bfe8:	b480      	push	{r7}
 800bfea:	b085      	sub	sp, #20
 800bfec:	af00      	add	r7, sp, #0
 800bfee:	6078      	str	r0, [r7, #4]
 800bff0:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800bff2:	f06f 0315 	mvn.w	r3, #21
 800bff6:	60fb      	str	r3, [r7, #12]

        if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800bffe:	2b06      	cmp	r3, #6
 800c000:	d114      	bne.n	800c02c <prvSetOptionReuseListenSocket+0x44>
        {
            if( *( ( const BaseType_t * ) pvOptionValue ) != 0 )
 800c002:	683b      	ldr	r3, [r7, #0]
 800c004:	681b      	ldr	r3, [r3, #0]
 800c006:	2b00      	cmp	r3, #0
 800c008:	d007      	beq.n	800c01a <prvSetOptionReuseListenSocket+0x32>
            {
                pxSocket->u.xTCP.bits.bReuseSocket = pdTRUE_UNSIGNED;
 800c00a:	687a      	ldr	r2, [r7, #4]
 800c00c:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800c010:	f043 0308 	orr.w	r3, r3, #8
 800c014:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
 800c018:	e006      	b.n	800c028 <prvSetOptionReuseListenSocket+0x40>
            }
            else
            {
                pxSocket->u.xTCP.bits.bReuseSocket = pdFALSE_UNSIGNED;
 800c01a:	687a      	ldr	r2, [r7, #4]
 800c01c:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800c020:	f023 0308 	bic.w	r3, r3, #8
 800c024:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
            }

            xReturn = 0;
 800c028:	2300      	movs	r3, #0
 800c02a:	60fb      	str	r3, [r7, #12]
        }

        return xReturn;
 800c02c:	68fb      	ldr	r3, [r7, #12]
    }
 800c02e:	4618      	mov	r0, r3
 800c030:	3714      	adds	r7, #20
 800c032:	46bd      	mov	sp, r7
 800c034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c038:	4770      	bx	lr

0800c03a <prvSetOptionCloseAfterSend>:
 * @param[in] pvOptionValue A pointer to a binary value of size
 *            BaseType_t.
 */
    static BaseType_t prvSetOptionCloseAfterSend( FreeRTOS_Socket_t * pxSocket,
                                                  const void * pvOptionValue )
    {
 800c03a:	b480      	push	{r7}
 800c03c:	b085      	sub	sp, #20
 800c03e:	af00      	add	r7, sp, #0
 800c040:	6078      	str	r0, [r7, #4]
 800c042:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800c044:	f06f 0315 	mvn.w	r3, #21
 800c048:	60fb      	str	r3, [r7, #12]

        if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800c050:	2b06      	cmp	r3, #6
 800c052:	d114      	bne.n	800c07e <prvSetOptionCloseAfterSend+0x44>
        {
            if( *( ( const BaseType_t * ) pvOptionValue ) != 0 )
 800c054:	683b      	ldr	r3, [r7, #0]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d007      	beq.n	800c06c <prvSetOptionCloseAfterSend+0x32>
            {
                pxSocket->u.xTCP.bits.bCloseAfterSend = pdTRUE_UNSIGNED;
 800c05c:	687a      	ldr	r2, [r7, #4]
 800c05e:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800c062:	f043 0310 	orr.w	r3, r3, #16
 800c066:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
 800c06a:	e006      	b.n	800c07a <prvSetOptionCloseAfterSend+0x40>
            }
            else
            {
                pxSocket->u.xTCP.bits.bCloseAfterSend = pdFALSE_UNSIGNED;
 800c06c:	687a      	ldr	r2, [r7, #4]
 800c06e:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800c072:	f023 0310 	bic.w	r3, r3, #16
 800c076:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
            }

            xReturn = 0;
 800c07a:	2300      	movs	r3, #0
 800c07c:	60fb      	str	r3, [r7, #12]
        }

        return xReturn;
 800c07e:	68fb      	ldr	r3, [r7, #12]
    }
 800c080:	4618      	mov	r0, r3
 800c082:	3714      	adds	r7, #20
 800c084:	46bd      	mov	sp, r7
 800c086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c08a:	4770      	bx	lr

0800c08c <FreeRTOS_setsockopt>:
BaseType_t FreeRTOS_setsockopt( Socket_t xSocket,
                                int32_t lLevel,
                                int32_t lOptionName,
                                const void * pvOptionValue,
                                size_t uxOptionLength )
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	b086      	sub	sp, #24
 800c090:	af00      	add	r7, sp, #0
 800c092:	60f8      	str	r0, [r7, #12]
 800c094:	60b9      	str	r1, [r7, #8]
 800c096:	607a      	str	r2, [r7, #4]
 800c098:	603b      	str	r3, [r7, #0]
/* The standard Berkeley function returns 0 for success. */
    BaseType_t xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800c09a:	f06f 0315 	mvn.w	r3, #21
 800c09e:	617b      	str	r3, [r7, #20]
    FreeRTOS_Socket_t * pxSocket;

    pxSocket = ( FreeRTOS_Socket_t * ) xSocket;
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	613b      	str	r3, [r7, #16]
    /* The function prototype is designed to maintain the expected Berkeley
     * sockets standard, but this implementation does not use all the parameters. */
    ( void ) lLevel;
    ( void ) uxOptionLength;

    if( xSocketValid( pxSocket ) == pdTRUE )
 800c0a4:	6938      	ldr	r0, [r7, #16]
 800c0a6:	f000 fd81 	bl	800cbac <xSocketValid>
 800c0aa:	4603      	mov	r3, r0
 800c0ac:	2b01      	cmp	r3, #1
 800c0ae:	f040 80a5 	bne.w	800c1fc <FreeRTOS_setsockopt+0x170>
    {
        switch( lOptionName )
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	2b12      	cmp	r3, #18
 800c0b6:	f200 809d 	bhi.w	800c1f4 <FreeRTOS_setsockopt+0x168>
 800c0ba:	a201      	add	r2, pc, #4	@ (adr r2, 800c0c0 <FreeRTOS_setsockopt+0x34>)
 800c0bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0c0:	0800c10d 	.word	0x0800c10d
 800c0c4:	0800c11d 	.word	0x0800c11d
 800c0c8:	0800c145 	.word	0x0800c145
 800c0cc:	0800c185 	.word	0x0800c185
 800c0d0:	0800c1ab 	.word	0x0800c1ab
 800c0d4:	0800c1ab 	.word	0x0800c1ab
 800c0d8:	0800c177 	.word	0x0800c177
 800c0dc:	0800c177 	.word	0x0800c177
 800c0e0:	0800c177 	.word	0x0800c177
 800c0e4:	0800c177 	.word	0x0800c177
 800c0e8:	0800c177 	.word	0x0800c177
 800c0ec:	0800c1c5 	.word	0x0800c1c5
 800c0f0:	0800c1d1 	.word	0x0800c1d1
 800c0f4:	0800c1b9 	.word	0x0800c1b9
 800c0f8:	0800c1dd 	.word	0x0800c1dd
 800c0fc:	0800c1e9 	.word	0x0800c1e9
 800c100:	0800c12d 	.word	0x0800c12d
 800c104:	0800c193 	.word	0x0800c193
 800c108:	0800c19f 	.word	0x0800c19f
        {
            case FREERTOS_SO_RCVTIMEO:
                /* Receive time out. */
                prvSetOptionTimeout( pxSocket, pvOptionValue, pdFALSE );
 800c10c:	2200      	movs	r2, #0
 800c10e:	6839      	ldr	r1, [r7, #0]
 800c110:	6938      	ldr	r0, [r7, #16]
 800c112:	f7ff ff44 	bl	800bf9e <prvSetOptionTimeout>
                xReturn = 0;
 800c116:	2300      	movs	r3, #0
 800c118:	617b      	str	r3, [r7, #20]
                break;
 800c11a:	e074      	b.n	800c206 <FreeRTOS_setsockopt+0x17a>

            case FREERTOS_SO_SNDTIMEO:
                prvSetOptionTimeout( pxSocket, pvOptionValue, pdTRUE );
 800c11c:	2201      	movs	r2, #1
 800c11e:	6839      	ldr	r1, [r7, #0]
 800c120:	6938      	ldr	r0, [r7, #16]
 800c122:	f7ff ff3c 	bl	800bf9e <prvSetOptionTimeout>
                xReturn = 0;
 800c126:	2300      	movs	r3, #0
 800c128:	617b      	str	r3, [r7, #20]
                break;
 800c12a:	e06c      	b.n	800c206 <FreeRTOS_setsockopt+0x17a>

                #if ( ipconfigUDP_MAX_RX_PACKETS > 0U )
                    case FREERTOS_SO_UDP_MAX_RX_PACKETS:

                        if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_UDP )
 800c12c:	693b      	ldr	r3, [r7, #16]
 800c12e:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800c132:	2b11      	cmp	r3, #17
 800c134:	d166      	bne.n	800c204 <FreeRTOS_setsockopt+0x178>
                        {
                            break; /* will return -pdFREERTOS_ERRNO_EINVAL */
                        }

                        pxSocket->u.xUDP.uxMaxPackets = *( ( const UBaseType_t * ) pvOptionValue );
 800c136:	683b      	ldr	r3, [r7, #0]
 800c138:	681a      	ldr	r2, [r3, #0]
 800c13a:	693b      	ldr	r3, [r7, #16]
 800c13c:	66da      	str	r2, [r3, #108]	@ 0x6c
                        xReturn = 0;
 800c13e:	2300      	movs	r3, #0
 800c140:	617b      	str	r3, [r7, #20]
                        break;
 800c142:	e060      	b.n	800c206 <FreeRTOS_setsockopt+0x17a>
            case FREERTOS_SO_UDPCKSUM_OUT:

                /* Turn calculating of the UDP checksum on/off for this socket. If pvOptionValue
                 * is anything else than NULL, the checksum generation will be turned on. */

                if( pvOptionValue == NULL )
 800c144:	683b      	ldr	r3, [r7, #0]
 800c146:	2b00      	cmp	r3, #0
 800c148:	d109      	bne.n	800c15e <FreeRTOS_setsockopt+0xd2>
                {
                    pxSocket->ucSocketOptions &= ( ( uint8_t ) ~( ( uint8_t ) FREERTOS_SO_UDPCKSUM_OUT ) );
 800c14a:	693b      	ldr	r3, [r7, #16]
 800c14c:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800c150:	f023 0302 	bic.w	r3, r3, #2
 800c154:	b2da      	uxtb	r2, r3
 800c156:	693b      	ldr	r3, [r7, #16]
 800c158:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 800c15c:	e008      	b.n	800c170 <FreeRTOS_setsockopt+0xe4>
                }
                else
                {
                    pxSocket->ucSocketOptions |= ( uint8_t ) FREERTOS_SO_UDPCKSUM_OUT;
 800c15e:	693b      	ldr	r3, [r7, #16]
 800c160:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800c164:	f043 0302 	orr.w	r3, r3, #2
 800c168:	b2da      	uxtb	r2, r3
 800c16a:	693b      	ldr	r3, [r7, #16]
 800c16c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                }

                xReturn = 0;
 800c170:	2300      	movs	r3, #0
 800c172:	617b      	str	r3, [r7, #20]
                break;
 800c174:	e047      	b.n	800c206 <FreeRTOS_setsockopt+0x17a>
                        case FREERTOS_SO_TCP_RECV_HANDLER: /* Install a callback for receiving TCP data. Supply pointer to 'F_TCP_UDP_Handler_t' (see below) */
                        case FREERTOS_SO_TCP_SENT_HANDLER: /* Install a callback for sending TCP data. Supply pointer to 'F_TCP_UDP_Handler_t' (see below) */
                    #endif /* ipconfigUSE_TCP */
                    case FREERTOS_SO_UDP_RECV_HANDLER:     /* Install a callback for receiving UDP data. Supply pointer to 'F_TCP_UDP_Handler_t' (see below) */
                    case FREERTOS_SO_UDP_SENT_HANDLER:     /* Install a callback for sending UDP data. Supply pointer to 'F_TCP_UDP_Handler_t' (see below) */
                        xReturn = prvSetOptionCallback( pxSocket, lOptionName, pvOptionValue );
 800c176:	683a      	ldr	r2, [r7, #0]
 800c178:	6879      	ldr	r1, [r7, #4]
 800c17a:	6938      	ldr	r0, [r7, #16]
 800c17c:	f7ff fdbe 	bl	800bcfc <prvSetOptionCallback>
 800c180:	6178      	str	r0, [r7, #20]
                        break;
 800c182:	e040      	b.n	800c206 <FreeRTOS_setsockopt+0x17a>
                #if ( ipconfigSOCKET_HAS_USER_SEMAPHORE != 0 )

                    /* Each socket has a semaphore on which the using task normally
                     * sleeps. */
                    case FREERTOS_SO_SET_SEMAPHORE:
                        pxSocket->pxUserSemaphore = *( ( SemaphoreHandle_t * ) pvOptionValue );
 800c184:	683b      	ldr	r3, [r7, #0]
 800c186:	681a      	ldr	r2, [r3, #0]
 800c188:	693b      	ldr	r3, [r7, #16]
 800c18a:	63da      	str	r2, [r3, #60]	@ 0x3c
                        xReturn = 0;
 800c18c:	2300      	movs	r3, #0
 800c18e:	617b      	str	r3, [r7, #20]
                        break;
 800c190:	e039      	b.n	800c206 <FreeRTOS_setsockopt+0x17a>
                        /* MISRA Ref 11.1.1 [ Conversion between pointer to
                         * a function and another type ] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-111 */
                        /* coverity[misra_c_2012_rule_11_8_violation] */
                        /* coverity[misra_c_2012_rule_11_1_violation] */
                        pxSocket->pxUserWakeCallback = ( SocketWakeupCallback_t ) pvOptionValue;
 800c192:	683a      	ldr	r2, [r7, #0]
 800c194:	693b      	ldr	r3, [r7, #16]
 800c196:	641a      	str	r2, [r3, #64]	@ 0x40
                        ipconfigISO_STRICTNESS_VIOLATION_END;
                        xReturn = 0;
 800c198:	2300      	movs	r3, #0
 800c19a:	617b      	str	r3, [r7, #20]
                        break;
 800c19c:	e033      	b.n	800c206 <FreeRTOS_setsockopt+0x17a>
                #endif /* ipconfigSOCKET_HAS_USER_WAKE_CALLBACK */

                #if ( ipconfigUSE_TCP != 0 )
                    case FREERTOS_SO_SET_LOW_HIGH_WATER:
                        xReturn = prvSetOptionLowHighWater( pxSocket, pvOptionValue );
 800c19e:	6839      	ldr	r1, [r7, #0]
 800c1a0:	6938      	ldr	r0, [r7, #16]
 800c1a2:	f7ff fe5f 	bl	800be64 <prvSetOptionLowHighWater>
 800c1a6:	6178      	str	r0, [r7, #20]
                        break;
 800c1a8:	e02d      	b.n	800c206 <FreeRTOS_setsockopt+0x17a>

                    case FREERTOS_SO_SNDBUF: /* Set the size of the send buffer, in units of MSS (TCP only) */
                    case FREERTOS_SO_RCVBUF: /* Set the size of the receive buffer, in units of MSS (TCP only) */
                        xReturn = prvSockopt_so_buffer( pxSocket, lOptionName, pvOptionValue );
 800c1aa:	683a      	ldr	r2, [r7, #0]
 800c1ac:	6879      	ldr	r1, [r7, #4]
 800c1ae:	6938      	ldr	r0, [r7, #16]
 800c1b0:	f7ff fd60 	bl	800bc74 <prvSockopt_so_buffer>
 800c1b4:	6178      	str	r0, [r7, #20]
                        break;
 800c1b6:	e026      	b.n	800c206 <FreeRTOS_setsockopt+0x17a>

                    case FREERTOS_SO_WIN_PROPERTIES: /* Set all buffer and window properties in one call, parameter is pointer to WinProperties_t */
                        xReturn = prvSetOptionTCPWindows( pxSocket, pvOptionValue );
 800c1b8:	6839      	ldr	r1, [r7, #0]
 800c1ba:	6938      	ldr	r0, [r7, #16]
 800c1bc:	f7ff fdf8 	bl	800bdb0 <prvSetOptionTCPWindows>
 800c1c0:	6178      	str	r0, [r7, #20]
                        break;
 800c1c2:	e020      	b.n	800c206 <FreeRTOS_setsockopt+0x17a>

                    case FREERTOS_SO_REUSE_LISTEN_SOCKET: /* If true, the server-socket will turn into a connected socket */
                        xReturn = prvSetOptionReuseListenSocket( pxSocket, pvOptionValue );
 800c1c4:	6839      	ldr	r1, [r7, #0]
 800c1c6:	6938      	ldr	r0, [r7, #16]
 800c1c8:	f7ff ff0e 	bl	800bfe8 <prvSetOptionReuseListenSocket>
 800c1cc:	6178      	str	r0, [r7, #20]
                        break;
 800c1ce:	e01a      	b.n	800c206 <FreeRTOS_setsockopt+0x17a>

                    case FREERTOS_SO_CLOSE_AFTER_SEND: /* As soon as the last byte has been transmitted, finalise the connection */
                        xReturn = prvSetOptionCloseAfterSend( pxSocket, pvOptionValue );
 800c1d0:	6839      	ldr	r1, [r7, #0]
 800c1d2:	6938      	ldr	r0, [r7, #16]
 800c1d4:	f7ff ff31 	bl	800c03a <prvSetOptionCloseAfterSend>
 800c1d8:	6178      	str	r0, [r7, #20]
                        break;
 800c1da:	e014      	b.n	800c206 <FreeRTOS_setsockopt+0x17a>

                    case FREERTOS_SO_SET_FULL_SIZE: /* Refuse to send packets smaller than MSS  */
                        xReturn = prvSetOptionSetFullSize( pxSocket, pvOptionValue );
 800c1dc:	6839      	ldr	r1, [r7, #0]
 800c1de:	6938      	ldr	r0, [r7, #16]
 800c1e0:	f7ff fe6f 	bl	800bec2 <prvSetOptionSetFullSize>
 800c1e4:	6178      	str	r0, [r7, #20]
                        break;
 800c1e6:	e00e      	b.n	800c206 <FreeRTOS_setsockopt+0x17a>

                    case FREERTOS_SO_STOP_RX: /* Refuse to receive more packets. */
                        xReturn = prvSetOptionStopRX( pxSocket, pvOptionValue );
 800c1e8:	6839      	ldr	r1, [r7, #0]
 800c1ea:	6938      	ldr	r0, [r7, #16]
 800c1ec:	f7ff fea2 	bl	800bf34 <prvSetOptionStopRX>
 800c1f0:	6178      	str	r0, [r7, #20]
                        break;
 800c1f2:	e008      	b.n	800c206 <FreeRTOS_setsockopt+0x17a>
                #endif /* ipconfigUSE_TCP == 1 */

            default:
                /* No other options are handled. */
                xReturn = -pdFREERTOS_ERRNO_ENOPROTOOPT;
 800c1f4:	f06f 036c 	mvn.w	r3, #108	@ 0x6c
 800c1f8:	617b      	str	r3, [r7, #20]
                break;
 800c1fa:	e004      	b.n	800c206 <FreeRTOS_setsockopt+0x17a>
        }
    }
    else
    {
        xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800c1fc:	f06f 0315 	mvn.w	r3, #21
 800c200:	617b      	str	r3, [r7, #20]
 800c202:	e000      	b.n	800c206 <FreeRTOS_setsockopt+0x17a>
                            break; /* will return -pdFREERTOS_ERRNO_EINVAL */
 800c204:	bf00      	nop
    }

    return xReturn;
 800c206:	697b      	ldr	r3, [r7, #20]
} /* Tested */
 800c208:	4618      	mov	r0, r3
 800c20a:	3718      	adds	r7, #24
 800c20c:	46bd      	mov	sp, r7
 800c20e:	bd80      	pop	{r7, pc}

0800c210 <prvGetPrivatePortNumber>:
 *
 * @return If an available protocol port is found then that port number is returned.
 *         Or else, 0 is returned.
 */
static uint16_t prvGetPrivatePortNumber( BaseType_t xProtocol )
{
 800c210:	b580      	push	{r7, lr}
 800c212:	b086      	sub	sp, #24
 800c214:	af00      	add	r7, sp, #0
 800c216:	6078      	str	r0, [r7, #4]
    const uint16_t usEphemeralPortCount =
 800c218:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 800c21c:	81fb      	strh	r3, [r7, #14]
        socketAUTO_PORT_ALLOCATION_MAX_NUMBER - ( uint16_t ) ( socketAUTO_PORT_ALLOCATION_START_NUMBER - 1U );
    uint16_t usIterations = usEphemeralPortCount;
 800c21e:	89fb      	ldrh	r3, [r7, #14]
 800c220:	82fb      	strh	r3, [r7, #22]
    uint32_t ulRandomSeed = 0;
 800c222:	2300      	movs	r3, #0
 800c224:	60bb      	str	r3, [r7, #8]
    uint16_t usResult = 0;
 800c226:	2300      	movs	r3, #0
 800c228:	82bb      	strh	r3, [r7, #20]
    const List_t * pxList;

    #if ipconfigUSE_TCP == 1
        if( xProtocol == ( BaseType_t ) FREERTOS_IPPROTO_TCP )
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	2b06      	cmp	r3, #6
 800c22e:	d102      	bne.n	800c236 <prvGetPrivatePortNumber+0x26>
        {
            pxList = &xBoundTCPSocketsList;
 800c230:	4b18      	ldr	r3, [pc, #96]	@ (800c294 <prvGetPrivatePortNumber+0x84>)
 800c232:	613b      	str	r3, [r7, #16]
 800c234:	e001      	b.n	800c23a <prvGetPrivatePortNumber+0x2a>
        }
        else
    #endif
    {
        pxList = &xBoundUDPSocketsList;
 800c236:	4b18      	ldr	r3, [pc, #96]	@ (800c298 <prvGetPrivatePortNumber+0x88>)
 800c238:	613b      	str	r3, [r7, #16]
    /* Find the next available port using the random seed as a starting
     * point. */
    do
    {
        /* Only proceed if the random number generator succeeded. */
        if( xApplicationGetRandomNumber( &( ulRandomSeed ) ) == pdFALSE )
 800c23a:	f107 0308 	add.w	r3, r7, #8
 800c23e:	4618      	mov	r0, r3
 800c240:	f7ff f92c 	bl	800b49c <xApplicationGetRandomNumber>
 800c244:	4603      	mov	r3, r0
 800c246:	2b00      	cmp	r3, #0
 800c248:	d01c      	beq.n	800c284 <prvGetPrivatePortNumber+0x74>
            break;
        }

        /* Map the random to a candidate port. */
        usResult = ( uint16_t ) ( socketAUTO_PORT_ALLOCATION_START_NUMBER +
                                  ( ( ( uint16_t ) ulRandomSeed ) % usEphemeralPortCount ) );
 800c24a:	68bb      	ldr	r3, [r7, #8]
 800c24c:	b29b      	uxth	r3, r3
        usResult = ( uint16_t ) ( socketAUTO_PORT_ALLOCATION_START_NUMBER +
 800c24e:	89fa      	ldrh	r2, [r7, #14]
 800c250:	fbb3 f1f2 	udiv	r1, r3, r2
 800c254:	fb01 f202 	mul.w	r2, r1, r2
 800c258:	1a9b      	subs	r3, r3, r2
 800c25a:	b29b      	uxth	r3, r3
 800c25c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c260:	82bb      	strh	r3, [r7, #20]

        /* Check if there's already an open socket with the same protocol
         * and port. */
        if( NULL == pxListFindListItemWithValue(
 800c262:	8abb      	ldrh	r3, [r7, #20]
 800c264:	4619      	mov	r1, r3
 800c266:	6938      	ldr	r0, [r7, #16]
 800c268:	f000 f818 	bl	800c29c <pxListFindListItemWithValue>
 800c26c:	4603      	mov	r3, r0
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d00a      	beq.n	800c288 <prvGetPrivatePortNumber+0x78>
            usResult = FreeRTOS_htons( usResult );
            break;
        }
        else
        {
            usResult = 0;
 800c272:	2300      	movs	r3, #0
 800c274:	82bb      	strh	r3, [r7, #20]
        }

        usIterations--;
 800c276:	8afb      	ldrh	r3, [r7, #22]
 800c278:	3b01      	subs	r3, #1
 800c27a:	82fb      	strh	r3, [r7, #22]
    }
    while( usIterations > 0U );
 800c27c:	8afb      	ldrh	r3, [r7, #22]
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d1db      	bne.n	800c23a <prvGetPrivatePortNumber+0x2a>
 800c282:	e002      	b.n	800c28a <prvGetPrivatePortNumber+0x7a>
            break;
 800c284:	bf00      	nop
 800c286:	e000      	b.n	800c28a <prvGetPrivatePortNumber+0x7a>
            break;
 800c288:	bf00      	nop

    return usResult;
 800c28a:	8abb      	ldrh	r3, [r7, #20]
}
 800c28c:	4618      	mov	r0, r3
 800c28e:	3718      	adds	r7, #24
 800c290:	46bd      	mov	sp, r7
 800c292:	bd80      	pop	{r7, pc}
 800c294:	2000269c 	.word	0x2000269c
 800c298:	20002688 	.word	0x20002688

0800c29c <pxListFindListItemWithValue>:
 * @return The list item holding the value being searched for. If nothing is found,
 *         then a NULL is returned.
 */
static const ListItem_t * pxListFindListItemWithValue( const List_t * pxList,
                                                       TickType_t xWantedItemValue )
{
 800c29c:	b580      	push	{r7, lr}
 800c29e:	b086      	sub	sp, #24
 800c2a0:	af00      	add	r7, sp, #0
 800c2a2:	6078      	str	r0, [r7, #4]
 800c2a4:	6039      	str	r1, [r7, #0]
    const ListItem_t * pxResult = NULL;
 800c2a6:	2300      	movs	r3, #0
 800c2a8:	617b      	str	r3, [r7, #20]

    if( ( xIPIsNetworkTaskReady() != pdFALSE ) && ( pxList != NULL ) )
 800c2aa:	f7fd fed3 	bl	800a054 <xIPIsNetworkTaskReady>
 800c2ae:	4603      	mov	r3, r0
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d018      	beq.n	800c2e6 <pxListFindListItemWithValue+0x4a>
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d015      	beq.n	800c2e6 <pxListFindListItemWithValue+0x4a>
        const ListItem_t * pxIterator;

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ListItem_t * pxEnd = ( ( const ListItem_t * ) &( pxList->xListEnd ) );
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	3308      	adds	r3, #8
 800c2be:	60fb      	str	r3, [r7, #12]

        for( pxIterator = listGET_HEAD_ENTRY( pxList );
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	68db      	ldr	r3, [r3, #12]
 800c2c4:	613b      	str	r3, [r7, #16]
 800c2c6:	e00a      	b.n	800c2de <pxListFindListItemWithValue+0x42>
             pxIterator != pxEnd;
             pxIterator = listGET_NEXT( pxIterator ) )
        {
            if( listGET_LIST_ITEM_VALUE( pxIterator ) == xWantedItemValue )
 800c2c8:	693b      	ldr	r3, [r7, #16]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	683a      	ldr	r2, [r7, #0]
 800c2ce:	429a      	cmp	r2, r3
 800c2d0:	d102      	bne.n	800c2d8 <pxListFindListItemWithValue+0x3c>
            {
                pxResult = pxIterator;
 800c2d2:	693b      	ldr	r3, [r7, #16]
 800c2d4:	617b      	str	r3, [r7, #20]
                break;
 800c2d6:	e006      	b.n	800c2e6 <pxListFindListItemWithValue+0x4a>
             pxIterator = listGET_NEXT( pxIterator ) )
 800c2d8:	693b      	ldr	r3, [r7, #16]
 800c2da:	685b      	ldr	r3, [r3, #4]
 800c2dc:	613b      	str	r3, [r7, #16]
             pxIterator != pxEnd;
 800c2de:	693a      	ldr	r2, [r7, #16]
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	429a      	cmp	r2, r3
 800c2e4:	d1f0      	bne.n	800c2c8 <pxListFindListItemWithValue+0x2c>
            }
        }
    }

    return pxResult;
 800c2e6:	697b      	ldr	r3, [r7, #20]
} /* Tested */
 800c2e8:	4618      	mov	r0, r3
 800c2ea:	3718      	adds	r7, #24
 800c2ec:	46bd      	mov	sp, r7
 800c2ee:	bd80      	pop	{r7, pc}

0800c2f0 <pxUDPSocketLookup>:
 *                         is to be found.
 *
 * @return The socket owning the port if found or else NULL.
 */
FreeRTOS_Socket_t * pxUDPSocketLookup( UBaseType_t uxLocalPort )
{
 800c2f0:	b580      	push	{r7, lr}
 800c2f2:	b086      	sub	sp, #24
 800c2f4:	af00      	add	r7, sp, #0
 800c2f6:	6078      	str	r0, [r7, #4]
    const ListItem_t * pxListItem;
    FreeRTOS_Socket_t * pxSocket = NULL;
 800c2f8:	2300      	movs	r3, #0
 800c2fa:	617b      	str	r3, [r7, #20]

    /* Looking up a socket is quite simple, find a match with the local port.
     *
     * See if there is a list item associated with the port number on the
     * list of bound sockets. */
    pxListItem = pxListFindListItemWithValue( &xBoundUDPSocketsList, ( TickType_t ) uxLocalPort );
 800c2fc:	6879      	ldr	r1, [r7, #4]
 800c2fe:	4810      	ldr	r0, [pc, #64]	@ (800c340 <pxUDPSocketLookup+0x50>)
 800c300:	f7ff ffcc 	bl	800c29c <pxListFindListItemWithValue>
 800c304:	6138      	str	r0, [r7, #16]

    if( pxListItem != NULL )
 800c306:	693b      	ldr	r3, [r7, #16]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d013      	beq.n	800c334 <pxUDPSocketLookup+0x44>
    {
        /* The owner of the list item is the socket itself. */
        pxSocket = ( ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxListItem ) );
 800c30c:	693b      	ldr	r3, [r7, #16]
 800c30e:	68db      	ldr	r3, [r3, #12]
 800c310:	617b      	str	r3, [r7, #20]
        configASSERT( pxSocket != NULL );
 800c312:	697b      	ldr	r3, [r7, #20]
 800c314:	2b00      	cmp	r3, #0
 800c316:	d10d      	bne.n	800c334 <pxUDPSocketLookup+0x44>
	__asm volatile
 800c318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c31c:	b672      	cpsid	i
 800c31e:	f383 8811 	msr	BASEPRI, r3
 800c322:	f3bf 8f6f 	isb	sy
 800c326:	f3bf 8f4f 	dsb	sy
 800c32a:	b662      	cpsie	i
 800c32c:	60fb      	str	r3, [r7, #12]
}
 800c32e:	bf00      	nop
 800c330:	bf00      	nop
 800c332:	e7fd      	b.n	800c330 <pxUDPSocketLookup+0x40>
    }

    return pxSocket;
 800c334:	697b      	ldr	r3, [r7, #20]
}
 800c336:	4618      	mov	r0, r3
 800c338:	3718      	adds	r7, #24
 800c33a:	46bd      	mov	sp, r7
 800c33c:	bd80      	pop	{r7, pc}
 800c33e:	bf00      	nop
 800c340:	20002688 	.word	0x20002688

0800c344 <FreeRTOS_inet_ntoa>:
 * @return The pointer returned will be same as pcBuffer and will have the address
 *         stored in the location.
 */
const char * FreeRTOS_inet_ntoa( uint32_t ulIPAddress,
                                 char * pcBuffer )
{
 800c344:	b480      	push	{r7}
 800c346:	b08b      	sub	sp, #44	@ 0x2c
 800c348:	af00      	add	r7, sp, #0
 800c34a:	6078      	str	r0, [r7, #4]
 800c34c:	6039      	str	r1, [r7, #0]
    socklen_t uxNibble;
    socklen_t uxIndex = 0;
 800c34e:	2300      	movs	r3, #0
 800c350:	623b      	str	r3, [r7, #32]
    const uint8_t * pucAddress = ( const uint8_t * ) &( ulIPAddress );
 800c352:	1d3b      	adds	r3, r7, #4
 800c354:	617b      	str	r3, [r7, #20]
    const char * pcResult = pcBuffer;
 800c356:	683b      	ldr	r3, [r7, #0]
 800c358:	613b      	str	r3, [r7, #16]

    for( uxNibble = 0; uxNibble < ipSIZE_OF_IPv4_ADDRESS; uxNibble++ )
 800c35a:	2300      	movs	r3, #0
 800c35c:	627b      	str	r3, [r7, #36]	@ 0x24
 800c35e:	e062      	b.n	800c426 <FreeRTOS_inet_ntoa+0xe2>
    {
        uint8_t pucDigits[ sockDIGIT_COUNT ];
        uint8_t ucValue = pucAddress[ uxNibble ];
 800c360:	697a      	ldr	r2, [r7, #20]
 800c362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c364:	4413      	add	r3, r2
 800c366:	781b      	ldrb	r3, [r3, #0]
 800c368:	77fb      	strb	r3, [r7, #31]
        socklen_t uxSource = ( socklen_t ) sockDIGIT_COUNT - ( socklen_t ) 1U;
 800c36a:	2302      	movs	r3, #2
 800c36c:	61bb      	str	r3, [r7, #24]

        for( ; ; )
        {
            pucDigits[ uxSource ] = ucValue % ( uint8_t ) 10U;
 800c36e:	7ffa      	ldrb	r2, [r7, #31]
 800c370:	4b32      	ldr	r3, [pc, #200]	@ (800c43c <FreeRTOS_inet_ntoa+0xf8>)
 800c372:	fba3 1302 	umull	r1, r3, r3, r2
 800c376:	08d9      	lsrs	r1, r3, #3
 800c378:	460b      	mov	r3, r1
 800c37a:	009b      	lsls	r3, r3, #2
 800c37c:	440b      	add	r3, r1
 800c37e:	005b      	lsls	r3, r3, #1
 800c380:	1ad3      	subs	r3, r2, r3
 800c382:	b2d9      	uxtb	r1, r3
 800c384:	f107 020c 	add.w	r2, r7, #12
 800c388:	69bb      	ldr	r3, [r7, #24]
 800c38a:	4413      	add	r3, r2
 800c38c:	460a      	mov	r2, r1
 800c38e:	701a      	strb	r2, [r3, #0]
            ucValue /= ( uint8_t ) 10U;
 800c390:	7ffb      	ldrb	r3, [r7, #31]
 800c392:	4a2a      	ldr	r2, [pc, #168]	@ (800c43c <FreeRTOS_inet_ntoa+0xf8>)
 800c394:	fba2 2303 	umull	r2, r3, r2, r3
 800c398:	08db      	lsrs	r3, r3, #3
 800c39a:	77fb      	strb	r3, [r7, #31]

            if( uxSource == 1U )
 800c39c:	69bb      	ldr	r3, [r7, #24]
 800c39e:	2b01      	cmp	r3, #1
 800c3a0:	d003      	beq.n	800c3aa <FreeRTOS_inet_ntoa+0x66>
            {
                break;
            }

            uxSource--;
 800c3a2:	69bb      	ldr	r3, [r7, #24]
 800c3a4:	3b01      	subs	r3, #1
 800c3a6:	61bb      	str	r3, [r7, #24]
            pucDigits[ uxSource ] = ucValue % ( uint8_t ) 10U;
 800c3a8:	e7e1      	b.n	800c36e <FreeRTOS_inet_ntoa+0x2a>
                break;
 800c3aa:	bf00      	nop
        }

        pucDigits[ 0 ] = ucValue;
 800c3ac:	7ffb      	ldrb	r3, [r7, #31]
 800c3ae:	733b      	strb	r3, [r7, #12]

        /* Skip leading zeros. */
        for( uxSource = 0; uxSource < ( ( socklen_t ) sockDIGIT_COUNT - ( socklen_t ) 1U ); uxSource++ )
 800c3b0:	2300      	movs	r3, #0
 800c3b2:	61bb      	str	r3, [r7, #24]
 800c3b4:	e009      	b.n	800c3ca <FreeRTOS_inet_ntoa+0x86>
        {
            if( pucDigits[ uxSource ] != 0U )
 800c3b6:	f107 020c 	add.w	r2, r7, #12
 800c3ba:	69bb      	ldr	r3, [r7, #24]
 800c3bc:	4413      	add	r3, r2
 800c3be:	781b      	ldrb	r3, [r3, #0]
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d106      	bne.n	800c3d2 <FreeRTOS_inet_ntoa+0x8e>
        for( uxSource = 0; uxSource < ( ( socklen_t ) sockDIGIT_COUNT - ( socklen_t ) 1U ); uxSource++ )
 800c3c4:	69bb      	ldr	r3, [r7, #24]
 800c3c6:	3301      	adds	r3, #1
 800c3c8:	61bb      	str	r3, [r7, #24]
 800c3ca:	69bb      	ldr	r3, [r7, #24]
 800c3cc:	2b01      	cmp	r3, #1
 800c3ce:	d9f2      	bls.n	800c3b6 <FreeRTOS_inet_ntoa+0x72>
 800c3d0:	e012      	b.n	800c3f8 <FreeRTOS_inet_ntoa+0xb4>
            {
                break;
 800c3d2:	bf00      	nop
            }
        }

        for( ; uxSource < ( socklen_t ) sockDIGIT_COUNT; uxSource++ )
 800c3d4:	e010      	b.n	800c3f8 <FreeRTOS_inet_ntoa+0xb4>
        {
            pcBuffer[ uxIndex ] = ( char ) ( pucDigits[ uxSource ] + ( char ) '0' );
 800c3d6:	f107 020c 	add.w	r2, r7, #12
 800c3da:	69bb      	ldr	r3, [r7, #24]
 800c3dc:	4413      	add	r3, r2
 800c3de:	781a      	ldrb	r2, [r3, #0]
 800c3e0:	6839      	ldr	r1, [r7, #0]
 800c3e2:	6a3b      	ldr	r3, [r7, #32]
 800c3e4:	440b      	add	r3, r1
 800c3e6:	3230      	adds	r2, #48	@ 0x30
 800c3e8:	b2d2      	uxtb	r2, r2
 800c3ea:	701a      	strb	r2, [r3, #0]
            uxIndex++;
 800c3ec:	6a3b      	ldr	r3, [r7, #32]
 800c3ee:	3301      	adds	r3, #1
 800c3f0:	623b      	str	r3, [r7, #32]
        for( ; uxSource < ( socklen_t ) sockDIGIT_COUNT; uxSource++ )
 800c3f2:	69bb      	ldr	r3, [r7, #24]
 800c3f4:	3301      	adds	r3, #1
 800c3f6:	61bb      	str	r3, [r7, #24]
 800c3f8:	69bb      	ldr	r3, [r7, #24]
 800c3fa:	2b02      	cmp	r3, #2
 800c3fc:	d9eb      	bls.n	800c3d6 <FreeRTOS_inet_ntoa+0x92>
        }

        if( uxNibble < ( ipSIZE_OF_IPv4_ADDRESS - 1U ) )
 800c3fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c400:	2b02      	cmp	r3, #2
 800c402:	d805      	bhi.n	800c410 <FreeRTOS_inet_ntoa+0xcc>
        {
            pcBuffer[ uxIndex ] = '.';
 800c404:	683a      	ldr	r2, [r7, #0]
 800c406:	6a3b      	ldr	r3, [r7, #32]
 800c408:	4413      	add	r3, r2
 800c40a:	222e      	movs	r2, #46	@ 0x2e
 800c40c:	701a      	strb	r2, [r3, #0]
 800c40e:	e004      	b.n	800c41a <FreeRTOS_inet_ntoa+0xd6>
        }
        else
        {
            pcBuffer[ uxIndex ] = '\0';
 800c410:	683a      	ldr	r2, [r7, #0]
 800c412:	6a3b      	ldr	r3, [r7, #32]
 800c414:	4413      	add	r3, r2
 800c416:	2200      	movs	r2, #0
 800c418:	701a      	strb	r2, [r3, #0]
        }

        uxIndex++;
 800c41a:	6a3b      	ldr	r3, [r7, #32]
 800c41c:	3301      	adds	r3, #1
 800c41e:	623b      	str	r3, [r7, #32]
    for( uxNibble = 0; uxNibble < ipSIZE_OF_IPv4_ADDRESS; uxNibble++ )
 800c420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c422:	3301      	adds	r3, #1
 800c424:	627b      	str	r3, [r7, #36]	@ 0x24
 800c426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c428:	2b03      	cmp	r3, #3
 800c42a:	d999      	bls.n	800c360 <FreeRTOS_inet_ntoa+0x1c>
    }

    return pcResult;
 800c42c:	693b      	ldr	r3, [r7, #16]
}
 800c42e:	4618      	mov	r0, r3
 800c430:	372c      	adds	r7, #44	@ 0x2c
 800c432:	46bd      	mov	sp, r7
 800c434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c438:	4770      	bx	lr
 800c43a:	bf00      	nop
 800c43c:	cccccccd 	.word	0xcccccccd

0800c440 <FreeRTOS_inet_ntop>:
 */
const char * FreeRTOS_inet_ntop( BaseType_t xAddressFamily,
                                 const void * pvSource,
                                 char * pcDestination,
                                 socklen_t uxSize )
{
 800c440:	b580      	push	{r7, lr}
 800c442:	b086      	sub	sp, #24
 800c444:	af00      	add	r7, sp, #0
 800c446:	60f8      	str	r0, [r7, #12]
 800c448:	60b9      	str	r1, [r7, #8]
 800c44a:	607a      	str	r2, [r7, #4]
 800c44c:	603b      	str	r3, [r7, #0]
    const char * pcResult;

    /* Printable struct sockaddr to string. */
    switch( xAddressFamily )
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	2b02      	cmp	r3, #2
 800c452:	d106      	bne.n	800c462 <FreeRTOS_inet_ntop+0x22>
    {
        #if ( ipconfigUSE_IPv4 != 0 )
            case FREERTOS_AF_INET4:
                pcResult = FreeRTOS_inet_ntop4( pvSource, pcDestination, uxSize );
 800c454:	683a      	ldr	r2, [r7, #0]
 800c456:	6879      	ldr	r1, [r7, #4]
 800c458:	68b8      	ldr	r0, [r7, #8]
 800c45a:	f7fe fe2b 	bl	800b0b4 <FreeRTOS_inet_ntop4>
 800c45e:	6178      	str	r0, [r7, #20]
                break;
 800c460:	e002      	b.n	800c468 <FreeRTOS_inet_ntop+0x28>
                break;
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */

        default:
            /* errno should be set to pdFREERTOS_ERRNO_EAFNOSUPPORT. */
            pcResult = NULL;
 800c462:	2300      	movs	r3, #0
 800c464:	617b      	str	r3, [r7, #20]
            break;
 800c466:	bf00      	nop
    }

    return pcResult;
 800c468:	697b      	ldr	r3, [r7, #20]
}
 800c46a:	4618      	mov	r0, r3
 800c46c:	3718      	adds	r7, #24
 800c46e:	46bd      	mov	sp, r7
 800c470:	bd80      	pop	{r7, pc}

0800c472 <FreeRTOS_GetLocalAddress>:
 *
 * @return Size of the freertos_sockaddr structure.
 */
size_t FreeRTOS_GetLocalAddress( ConstSocket_t xSocket,
                                 struct freertos_sockaddr * pxAddress )
{
 800c472:	b480      	push	{r7}
 800c474:	b085      	sub	sp, #20
 800c476:	af00      	add	r7, sp, #0
 800c478:	6078      	str	r0, [r7, #4]
 800c47a:	6039      	str	r1, [r7, #0]
    const FreeRTOS_Socket_t * pxSocket = ( const FreeRTOS_Socket_t * ) xSocket;
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	60fb      	str	r3, [r7, #12]

    switch( pxSocket->bits.bIsIPv6 ) /* LCOV_EXCL_BR_LINE Exclude this line because default case is not counted. */
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	7a1b      	ldrb	r3, [r3, #8]
 800c484:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800c488:	b2db      	uxtb	r3, r3
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d10e      	bne.n	800c4ac <FreeRTOS_GetLocalAddress+0x3a>
    {
        #if ( ipconfigUSE_IPv4 != 0 )
            case pdFALSE_UNSIGNED:
                pxAddress->sin_family = FREERTOS_AF_INET;
 800c48e:	683b      	ldr	r3, [r7, #0]
 800c490:	2202      	movs	r2, #2
 800c492:	705a      	strb	r2, [r3, #1]
                pxAddress->sin_len = ( uint8_t ) sizeof( *pxAddress );
 800c494:	683b      	ldr	r3, [r7, #0]
 800c496:	2218      	movs	r2, #24
 800c498:	701a      	strb	r2, [r3, #0]
                /* IP address of local machine. */
                pxAddress->sin_address.ulIP_IPv4 = FreeRTOS_htonl( pxSocket->xLocalAddress.ulIP_IPv4 );
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c49e:	683b      	ldr	r3, [r7, #0]
 800c4a0:	609a      	str	r2, [r3, #8]

                /* Local port on this machine. */
                pxAddress->sin_port = FreeRTOS_htons( pxSocket->usLocalPort );
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	8f1a      	ldrh	r2, [r3, #56]	@ 0x38
 800c4a6:	683b      	ldr	r3, [r7, #0]
 800c4a8:	805a      	strh	r2, [r3, #2]
                break;
 800c4aa:	e000      	b.n	800c4ae <FreeRTOS_GetLocalAddress+0x3c>
                break;
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */

        default:
            /* MISRA 16.4 Compliance */
            break;
 800c4ac:	bf00      	nop
    }

    return sizeof( *pxAddress );
 800c4ae:	2318      	movs	r3, #24
}
 800c4b0:	4618      	mov	r0, r3
 800c4b2:	3714      	adds	r7, #20
 800c4b4:	46bd      	mov	sp, r7
 800c4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ba:	4770      	bx	lr

0800c4bc <vSocketWakeUpUser>:
 * @brief Wake up the user of the given socket through event-groups.
 *
 * @param[in] pxSocket The socket whose user is to be woken up.
 */
void vSocketWakeUpUser( FreeRTOS_Socket_t * pxSocket )
{
 800c4bc:	b580      	push	{r7, lr}
 800c4be:	b084      	sub	sp, #16
 800c4c0:	af00      	add	r7, sp, #0
 800c4c2:	6078      	str	r0, [r7, #4]
/* _HT_ must work this out, now vSocketWakeUpUser will be called for any important
 * event or transition */
    #if ( ipconfigSOCKET_HAS_USER_SEMAPHORE == 1 )
    {
        if( pxSocket->pxUserSemaphore != NULL )
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d006      	beq.n	800c4da <vSocketWakeUpUser+0x1e>
        {
            ( void ) xSemaphoreGive( pxSocket->pxUserSemaphore );
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800c4d0:	2300      	movs	r3, #0
 800c4d2:	2200      	movs	r2, #0
 800c4d4:	2100      	movs	r1, #0
 800c4d6:	f007 fdcb 	bl	8014070 <xQueueGenericSend>
    }
    #endif /* ipconfigSOCKET_HAS_USER_SEMAPHORE */

    #if ( ipconfigSOCKET_HAS_USER_WAKE_CALLBACK == 1 )
    {
        if( pxSocket->pxUserWakeCallback != NULL )
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d003      	beq.n	800c4ea <vSocketWakeUpUser+0x2e>
        {
            pxSocket->pxUserWakeCallback( pxSocket );
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4e6:	6878      	ldr	r0, [r7, #4]
 800c4e8:	4798      	blx	r3
    }
    #endif /* ipconfigSOCKET_HAS_USER_WAKE_CALLBACK */

    #if ( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
    {
        if( pxSocket->pxSocketSet != NULL )
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d015      	beq.n	800c51e <vSocketWakeUpUser+0x62>
        {
            EventBits_t xSelectBits = ( pxSocket->xEventBits >> SOCKET_EVENT_BIT_COUNT ) & ( ( EventBits_t ) eSELECT_ALL );
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	0a1b      	lsrs	r3, r3, #8
 800c4f8:	f003 030f 	and.w	r3, r3, #15
 800c4fc:	60fb      	str	r3, [r7, #12]

            if( xSelectBits != 0U )
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	2b00      	cmp	r3, #0
 800c502:	d00c      	beq.n	800c51e <vSocketWakeUpUser+0x62>
            {
                pxSocket->xSocketBits |= xSelectBits;
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	431a      	orrs	r2, r3
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	64da      	str	r2, [r3, #76]	@ 0x4c
                ( void ) xEventGroupSetBits( pxSocket->pxSocketSet->xSelectGroup, xSelectBits );
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	68f9      	ldr	r1, [r7, #12]
 800c518:	4618      	mov	r0, r3
 800c51a:	f007 fa82 	bl	8013a22 <xEventGroupSetBits>
            }
        }

        pxSocket->xEventBits &= ( EventBits_t ) eSOCKET_ALL;
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	601a      	str	r2, [r3, #0]
    }
    #endif /* ipconfigSUPPORT_SELECT_FUNCTION */

    if( ( pxSocket->xEventGroup != NULL ) && ( pxSocket->xEventBits != 0U ) )
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	685b      	ldr	r3, [r3, #4]
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d00b      	beq.n	800c54a <vSocketWakeUpUser+0x8e>
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	2b00      	cmp	r3, #0
 800c538:	d007      	beq.n	800c54a <vSocketWakeUpUser+0x8e>
    {
        ( void ) xEventGroupSetBits( pxSocket->xEventGroup, pxSocket->xEventBits );
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	685a      	ldr	r2, [r3, #4]
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	4619      	mov	r1, r3
 800c544:	4610      	mov	r0, r2
 800c546:	f007 fa6c 	bl	8013a22 <xEventGroupSetBits>
    }

    pxSocket->xEventBits = 0U;
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	2200      	movs	r2, #0
 800c54e:	601a      	str	r2, [r3, #0]
}
 800c550:	bf00      	nop
 800c552:	3710      	adds	r7, #16
 800c554:	46bd      	mov	sp, r7
 800c556:	bd80      	pop	{r7, pc}

0800c558 <FreeRTOS_listen>:
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-172 */
    /* coverity[misra_c_2012_rule_17_2_violation] */
    /* coverity[recursive_step] */
    BaseType_t FreeRTOS_listen( Socket_t xSocket,
                                BaseType_t xBacklog )
    {
 800c558:	b580      	push	{r7, lr}
 800c55a:	b084      	sub	sp, #16
 800c55c:	af00      	add	r7, sp, #0
 800c55e:	6078      	str	r0, [r7, #4]
 800c560:	6039      	str	r1, [r7, #0]
        FreeRTOS_Socket_t * pxSocket;
        BaseType_t xResult = 0;
 800c562:	2300      	movs	r3, #0
 800c564:	60fb      	str	r3, [r7, #12]

        pxSocket = ( FreeRTOS_Socket_t * ) xSocket;
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	60bb      	str	r3, [r7, #8]

        /* listen() is allowed for a valid TCP socket in Closed state and already
         * bound. */
        if( prvValidSocket( pxSocket, FREERTOS_IPPROTO_TCP, pdTRUE ) == pdFALSE )
 800c56a:	2201      	movs	r2, #1
 800c56c:	2106      	movs	r1, #6
 800c56e:	68b8      	ldr	r0, [r7, #8]
 800c570:	f7fe ffb4 	bl	800b4dc <prvValidSocket>
 800c574:	4603      	mov	r3, r0
 800c576:	2b00      	cmp	r3, #0
 800c578:	d103      	bne.n	800c582 <FreeRTOS_listen+0x2a>
        {
            xResult = -pdFREERTOS_ERRNO_EOPNOTSUPP;
 800c57a:	f06f 035e 	mvn.w	r3, #94	@ 0x5e
 800c57e:	60fb      	str	r3, [r7, #12]
 800c580:	e056      	b.n	800c630 <FreeRTOS_listen+0xd8>
        }
        else if( ( pxSocket->u.xTCP.eTCPState != eCLOSED ) && ( pxSocket->u.xTCP.eTCPState != eCLOSE_WAIT ) )
 800c582:	68bb      	ldr	r3, [r7, #8]
 800c584:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d008      	beq.n	800c59e <FreeRTOS_listen+0x46>
 800c58c:	68bb      	ldr	r3, [r7, #8]
 800c58e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800c592:	2b08      	cmp	r3, #8
 800c594:	d003      	beq.n	800c59e <FreeRTOS_listen+0x46>
        {
            /* Socket is in a wrong state. */
            xResult = -pdFREERTOS_ERRNO_EOPNOTSUPP;
 800c596:	f06f 035e 	mvn.w	r3, #94	@ 0x5e
 800c59a:	60fb      	str	r3, [r7, #12]
 800c59c:	e048      	b.n	800c630 <FreeRTOS_listen+0xd8>
        }
        else
        {
            /* Backlog is interpreted here as "the maximum number of child
             * sockets. */
            pxSocket->u.xTCP.usBacklog = ( uint16_t ) FreeRTOS_min_int32( ( int32_t ) 0xffff, ( int32_t ) xBacklog );
 800c59e:	6839      	ldr	r1, [r7, #0]
 800c5a0:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800c5a4:	f7fe fa46 	bl	800aa34 <FreeRTOS_min_int32>
 800c5a8:	4603      	mov	r3, r0
 800c5aa:	b29a      	uxth	r2, r3
 800c5ac:	68bb      	ldr	r3, [r7, #8]
 800c5ae:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a

            /* This cleaning is necessary only if a listening socket is being
             * reused as it might have had a previous connection. */
            if( pxSocket->u.xTCP.bits.bReuseSocket != pdFALSE_UNSIGNED )
 800c5b2:	68bb      	ldr	r3, [r7, #8]
 800c5b4:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800c5b8:	f003 0308 	and.w	r3, r3, #8
 800c5bc:	b2db      	uxtb	r3, r3
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d032      	beq.n	800c628 <FreeRTOS_listen+0xd0>
            {
                if( pxSocket->u.xTCP.rxStream != NULL )
 800c5c2:	68bb      	ldr	r3, [r7, #8]
 800c5c4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	d005      	beq.n	800c5d8 <FreeRTOS_listen+0x80>
                {
                    vStreamBufferClear( pxSocket->u.xTCP.rxStream );
 800c5cc:	68bb      	ldr	r3, [r7, #8]
 800c5ce:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c5d2:	4618      	mov	r0, r3
 800c5d4:	f000 fd65 	bl	800d0a2 <vStreamBufferClear>
                }

                if( pxSocket->u.xTCP.txStream != NULL )
 800c5d8:	68bb      	ldr	r3, [r7, #8]
 800c5da:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d005      	beq.n	800c5ee <FreeRTOS_listen+0x96>
                {
                    vStreamBufferClear( pxSocket->u.xTCP.txStream );
 800c5e2:	68bb      	ldr	r3, [r7, #8]
 800c5e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c5e8:	4618      	mov	r0, r3
 800c5ea:	f000 fd5a 	bl	800d0a2 <vStreamBufferClear>
                }

                ( void ) memset( pxSocket->u.xTCP.xPacket.u.ucLastPacket, 0, sizeof( pxSocket->u.xTCP.xPacket.u.ucLastPacket ) );
 800c5ee:	68bb      	ldr	r3, [r7, #8]
 800c5f0:	33ae      	adds	r3, #174	@ 0xae
 800c5f2:	225a      	movs	r2, #90	@ 0x5a
 800c5f4:	2100      	movs	r1, #0
 800c5f6:	4618      	mov	r0, r3
 800c5f8:	f00a ffab 	bl	8017552 <memset>
                ( void ) memset( &pxSocket->u.xTCP.xTCPWindow, 0, sizeof( pxSocket->u.xTCP.xTCPWindow ) );
 800c5fc:	68bb      	ldr	r3, [r7, #8]
 800c5fe:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800c602:	22c0      	movs	r2, #192	@ 0xc0
 800c604:	2100      	movs	r1, #0
 800c606:	4618      	mov	r0, r3
 800c608:	f00a ffa3 	bl	8017552 <memset>
                ( void ) memset( &pxSocket->u.xTCP.bits, 0, sizeof( pxSocket->u.xTCP.bits ) );
 800c60c:	68bb      	ldr	r3, [r7, #8]
 800c60e:	336c      	adds	r3, #108	@ 0x6c
 800c610:	2204      	movs	r2, #4
 800c612:	2100      	movs	r1, #0
 800c614:	4618      	mov	r0, r3
 800c616:	f00a ff9c 	bl	8017552 <memset>

                /* Now set the bReuseSocket flag again, because the bits have
                 * just been cleared. */
                pxSocket->u.xTCP.bits.bReuseSocket = pdTRUE;
 800c61a:	68ba      	ldr	r2, [r7, #8]
 800c61c:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800c620:	f043 0308 	orr.w	r3, r3, #8
 800c624:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
            }

            vTCPStateChange( pxSocket, eTCP_LISTEN );
 800c628:	2101      	movs	r1, #1
 800c62a:	68b8      	ldr	r0, [r7, #8]
 800c62c:	f000 ffae 	bl	800d58c <vTCPStateChange>
        }

        return xResult;
 800c630:	68fb      	ldr	r3, [r7, #12]
    }
 800c632:	4618      	mov	r0, r3
 800c634:	3710      	adds	r7, #16
 800c636:	46bd      	mov	sp, r7
 800c638:	bd80      	pop	{r7, pc}
	...

0800c63c <xTCPTimerCheck>:
 * @param[in] xWillSleep Whether the calling task is going to sleep.
 *
 * @return Minimum amount of time before the timer shall expire.
 */
    TickType_t xTCPTimerCheck( BaseType_t xWillSleep )
    {
 800c63c:	b580      	push	{r7, lr}
 800c63e:	b08a      	sub	sp, #40	@ 0x28
 800c640:	af00      	add	r7, sp, #0
 800c642:	6078      	str	r0, [r7, #4]
        FreeRTOS_Socket_t * pxSocket;
        TickType_t xShortest = pdMS_TO_TICKS( ( TickType_t ) ipTCP_TIMER_PERIOD_MS );
 800c644:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800c648:	627b      	str	r3, [r7, #36]	@ 0x24
        TickType_t xNow = xTaskGetTickCount();
 800c64a:	f008 fdfd 	bl	8015248 <xTaskGetTickCount>
 800c64e:	61b8      	str	r0, [r7, #24]
        static TickType_t xLastTime = 0U;
        TickType_t xDelta = xNow - xLastTime;
 800c650:	4b32      	ldr	r3, [pc, #200]	@ (800c71c <xTCPTimerCheck+0xe0>)
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	69ba      	ldr	r2, [r7, #24]
 800c656:	1ad3      	subs	r3, r2, r3
 800c658:	623b      	str	r3, [r7, #32]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ListItem_t * pxEnd = ( ( const ListItem_t * ) &( xBoundTCPSocketsList.xListEnd ) );
 800c65a:	4b31      	ldr	r3, [pc, #196]	@ (800c720 <xTCPTimerCheck+0xe4>)
 800c65c:	617b      	str	r3, [r7, #20]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ListItem_t * pxIterator = ( const ListItem_t * ) listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
 800c65e:	4b31      	ldr	r3, [pc, #196]	@ (800c724 <xTCPTimerCheck+0xe8>)
 800c660:	68db      	ldr	r3, [r3, #12]
 800c662:	61fb      	str	r3, [r7, #28]

        xLastTime = xNow;
 800c664:	4a2d      	ldr	r2, [pc, #180]	@ (800c71c <xTCPTimerCheck+0xe0>)
 800c666:	69bb      	ldr	r3, [r7, #24]
 800c668:	6013      	str	r3, [r2, #0]

        if( xDelta == 0U )
 800c66a:	6a3b      	ldr	r3, [r7, #32]
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d14b      	bne.n	800c708 <xTCPTimerCheck+0xcc>
        {
            xDelta = 1U;
 800c670:	2301      	movs	r3, #1
 800c672:	623b      	str	r3, [r7, #32]
        }

        while( pxIterator != pxEnd )
 800c674:	e048      	b.n	800c708 <xTCPTimerCheck+0xcc>
        {
            pxSocket = ( ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 800c676:	69fb      	ldr	r3, [r7, #28]
 800c678:	68db      	ldr	r3, [r3, #12]
 800c67a:	613b      	str	r3, [r7, #16]
            pxIterator = ( ListItem_t * ) listGET_NEXT( pxIterator );
 800c67c:	69fb      	ldr	r3, [r7, #28]
 800c67e:	685b      	ldr	r3, [r3, #4]
 800c680:	61fb      	str	r3, [r7, #28]

            /* Sockets with 'timeout == 0' do not need any regular attention. */
            if( pxSocket->u.xTCP.usTimeout == 0U )
 800c682:	693b      	ldr	r3, [r7, #16]
 800c684:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d03a      	beq.n	800c702 <xTCPTimerCheck+0xc6>
            {
                continue;
            }

            if( xDelta < ( TickType_t ) pxSocket->u.xTCP.usTimeout )
 800c68c:	693b      	ldr	r3, [r7, #16]
 800c68e:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 800c692:	461a      	mov	r2, r3
 800c694:	6a3b      	ldr	r3, [r7, #32]
 800c696:	4293      	cmp	r3, r2
 800c698:	d20a      	bcs.n	800c6b0 <xTCPTimerCheck+0x74>
            {
                pxSocket->u.xTCP.usTimeout = ( uint16_t ) ( ( ( TickType_t ) pxSocket->u.xTCP.usTimeout ) - xDelta );
 800c69a:	693b      	ldr	r3, [r7, #16]
 800c69c:	f8b3 2074 	ldrh.w	r2, [r3, #116]	@ 0x74
 800c6a0:	6a3b      	ldr	r3, [r7, #32]
 800c6a2:	b29b      	uxth	r3, r3
 800c6a4:	1ad3      	subs	r3, r2, r3
 800c6a6:	b29a      	uxth	r2, r3
 800c6a8:	693b      	ldr	r3, [r7, #16]
 800c6aa:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
 800c6ae:	e00a      	b.n	800c6c6 <xTCPTimerCheck+0x8a>
            }
            else
            {
                BaseType_t xRc;

                pxSocket->u.xTCP.usTimeout = 0U;
 800c6b0:	693b      	ldr	r3, [r7, #16]
 800c6b2:	2200      	movs	r2, #0
 800c6b4:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
                xRc = xTCPSocketCheck( pxSocket );
 800c6b8:	6938      	ldr	r0, [r7, #16]
 800c6ba:	f000 fe9d 	bl	800d3f8 <xTCPSocketCheck>
 800c6be:	60f8      	str	r0, [r7, #12]

                /* Within this function, the socket might want to send a delayed
                 * ack or send out data or whatever it needs to do. */
                if( xRc < 0 )
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	db1f      	blt.n	800c706 <xTCPTimerCheck+0xca>
            }

            /* In xEventBits the driver may indicate that the socket has
             * important events for the user.  These are only done just before the
             * IP-task goes to sleep. */
            if( pxSocket->xEventBits != 0U )
 800c6c6:	693b      	ldr	r3, [r7, #16]
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d008      	beq.n	800c6e0 <xTCPTimerCheck+0xa4>
            {
                if( xWillSleep != pdFALSE )
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d003      	beq.n	800c6dc <xTCPTimerCheck+0xa0>
                {
                    /* The IP-task is about to go to sleep, so messages can be
                     * sent to the socket owners. */
                    vSocketWakeUpUser( pxSocket );
 800c6d4:	6938      	ldr	r0, [r7, #16]
 800c6d6:	f7ff fef1 	bl	800c4bc <vSocketWakeUpUser>
 800c6da:	e001      	b.n	800c6e0 <xTCPTimerCheck+0xa4>
                }
                else
                {
                    /* Or else make sure this will be called again to wake-up
                     * the sockets' owner. */
                    xShortest = ( TickType_t ) 0;
 800c6dc:	2300      	movs	r3, #0
 800c6de:	627b      	str	r3, [r7, #36]	@ 0x24
                }
            }

            if( ( pxSocket->u.xTCP.usTimeout != 0U ) && ( xShortest > ( TickType_t ) pxSocket->u.xTCP.usTimeout ) )
 800c6e0:	693b      	ldr	r3, [r7, #16]
 800c6e2:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d00e      	beq.n	800c708 <xTCPTimerCheck+0xcc>
 800c6ea:	693b      	ldr	r3, [r7, #16]
 800c6ec:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 800c6f0:	461a      	mov	r2, r3
 800c6f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6f4:	4293      	cmp	r3, r2
 800c6f6:	d907      	bls.n	800c708 <xTCPTimerCheck+0xcc>
            {
                xShortest = ( TickType_t ) pxSocket->u.xTCP.usTimeout;
 800c6f8:	693b      	ldr	r3, [r7, #16]
 800c6fa:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 800c6fe:	627b      	str	r3, [r7, #36]	@ 0x24
 800c700:	e002      	b.n	800c708 <xTCPTimerCheck+0xcc>
                continue;
 800c702:	bf00      	nop
 800c704:	e000      	b.n	800c708 <xTCPTimerCheck+0xcc>
                    continue;
 800c706:	bf00      	nop
        while( pxIterator != pxEnd )
 800c708:	69fa      	ldr	r2, [r7, #28]
 800c70a:	697b      	ldr	r3, [r7, #20]
 800c70c:	429a      	cmp	r2, r3
 800c70e:	d1b2      	bne.n	800c676 <xTCPTimerCheck+0x3a>
            }
        }

        return xShortest;
 800c710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 800c712:	4618      	mov	r0, r3
 800c714:	3728      	adds	r7, #40	@ 0x28
 800c716:	46bd      	mov	sp, r7
 800c718:	bd80      	pop	{r7, pc}
 800c71a:	bf00      	nop
 800c71c:	200026b0 	.word	0x200026b0
 800c720:	200026a4 	.word	0x200026a4
 800c724:	2000269c 	.word	0x2000269c

0800c728 <pxTCPSocketLookup>:
 */
    FreeRTOS_Socket_t * pxTCPSocketLookup( uint32_t ulLocalIP,
                                           UBaseType_t uxLocalPort,
                                           IPv46_Address_t xRemoteIP,
                                           UBaseType_t uxRemotePort )
    {
 800c728:	b082      	sub	sp, #8
 800c72a:	b480      	push	{r7}
 800c72c:	b089      	sub	sp, #36	@ 0x24
 800c72e:	af00      	add	r7, sp, #0
 800c730:	6078      	str	r0, [r7, #4]
 800c732:	6039      	str	r1, [r7, #0]
 800c734:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800c738:	e881 000c 	stmia.w	r1, {r2, r3}
        const ListItem_t * pxIterator;
        FreeRTOS_Socket_t * pxResult = NULL, * pxListenSocket = NULL;
 800c73c:	2300      	movs	r3, #0
 800c73e:	61bb      	str	r3, [r7, #24]
 800c740:	2300      	movs	r3, #0
 800c742:	617b      	str	r3, [r7, #20]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ListItem_t * pxEnd = ( ( const ListItem_t * ) &( xBoundTCPSocketsList.xListEnd ) );
 800c744:	4b20      	ldr	r3, [pc, #128]	@ (800c7c8 <pxTCPSocketLookup+0xa0>)
 800c746:	613b      	str	r3, [r7, #16]

        ( void ) ulLocalIP;

        for( pxIterator = listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
 800c748:	4b20      	ldr	r3, [pc, #128]	@ (800c7cc <pxTCPSocketLookup+0xa4>)
 800c74a:	68db      	ldr	r3, [r3, #12]
 800c74c:	61fb      	str	r3, [r7, #28]
 800c74e:	e027      	b.n	800c7a0 <pxTCPSocketLookup+0x78>
             pxIterator != pxEnd;
             pxIterator = listGET_NEXT( pxIterator ) )
        {
            FreeRTOS_Socket_t * pxSocket = ( ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 800c750:	69fb      	ldr	r3, [r7, #28]
 800c752:	68db      	ldr	r3, [r3, #12]
 800c754:	60fb      	str	r3, [r7, #12]

            if( pxSocket->usLocalPort == ( uint16_t ) uxLocalPort )
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	8f1a      	ldrh	r2, [r3, #56]	@ 0x38
 800c75a:	683b      	ldr	r3, [r7, #0]
 800c75c:	b29b      	uxth	r3, r3
 800c75e:	429a      	cmp	r2, r3
 800c760:	d11b      	bne.n	800c79a <pxTCPSocketLookup+0x72>
            {
                if( pxSocket->u.xTCP.eTCPState == eTCP_LISTEN )
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800c768:	2b01      	cmp	r3, #1
 800c76a:	d102      	bne.n	800c772 <pxTCPSocketLookup+0x4a>
                {
                    /* If this is a socket listening to uxLocalPort, remember it
                     * in case there is no perfect match. */
                    pxListenSocket = pxSocket;
 800c76c:	68fb      	ldr	r3, [r7, #12]
 800c76e:	617b      	str	r3, [r7, #20]
 800c770:	e013      	b.n	800c79a <pxTCPSocketLookup+0x72>
                }
                else if( pxSocket->u.xTCP.usRemotePort == ( uint16_t ) uxRemotePort )
 800c772:	68fb      	ldr	r3, [r7, #12]
 800c774:	f8b3 2068 	ldrh.w	r2, [r3, #104]	@ 0x68
 800c778:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c77a:	b29b      	uxth	r3, r3
 800c77c:	429a      	cmp	r2, r3
 800c77e:	d10c      	bne.n	800c79a <pxTCPSocketLookup+0x72>
                {
                    if( xRemoteIP.xIs_IPv6 != pdFALSE )
 800c780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c782:	2b00      	cmp	r3, #0
 800c784:	d106      	bne.n	800c794 <pxTCPSocketLookup+0x6c>
                            pxResult = pxTCPSocketLookup_IPv6( pxSocket, &xRemoteIP );
                        #endif /* ( ipconfigUSE_IPv4 != 0 ) */
                    }
                    else
                    {
                        if( pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4 == xRemoteIP.xIPAddress.ulIP_IPv4 )
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c78a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c78c:	429a      	cmp	r2, r3
 800c78e:	d101      	bne.n	800c794 <pxTCPSocketLookup+0x6c>
                        {
                            /* For sockets not in listening mode, find a match with
                             * xLocalPort, ulRemoteIP AND xRemotePort. */
                            pxResult = pxSocket;
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	61bb      	str	r3, [r7, #24]
                        }
                    }

                    if( pxResult != NULL )
 800c794:	69bb      	ldr	r3, [r7, #24]
 800c796:	2b00      	cmp	r3, #0
 800c798:	d107      	bne.n	800c7aa <pxTCPSocketLookup+0x82>
             pxIterator = listGET_NEXT( pxIterator ) )
 800c79a:	69fb      	ldr	r3, [r7, #28]
 800c79c:	685b      	ldr	r3, [r3, #4]
 800c79e:	61fb      	str	r3, [r7, #28]
             pxIterator != pxEnd;
 800c7a0:	69fa      	ldr	r2, [r7, #28]
 800c7a2:	693b      	ldr	r3, [r7, #16]
 800c7a4:	429a      	cmp	r2, r3
 800c7a6:	d1d3      	bne.n	800c750 <pxTCPSocketLookup+0x28>
 800c7a8:	e000      	b.n	800c7ac <pxTCPSocketLookup+0x84>
                    {
                        break;
 800c7aa:	bf00      	nop
                    /* This 'pxSocket' doesn't match. */
                }
            }
        }

        if( pxResult == NULL )
 800c7ac:	69bb      	ldr	r3, [r7, #24]
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d101      	bne.n	800c7b6 <pxTCPSocketLookup+0x8e>
        {
            /* An exact match was not found, maybe a listening socket was
             * found. */
            pxResult = pxListenSocket;
 800c7b2:	697b      	ldr	r3, [r7, #20]
 800c7b4:	61bb      	str	r3, [r7, #24]
        }

        return pxResult;
 800c7b6:	69bb      	ldr	r3, [r7, #24]
    }
 800c7b8:	4618      	mov	r0, r3
 800c7ba:	3724      	adds	r7, #36	@ 0x24
 800c7bc:	46bd      	mov	sp, r7
 800c7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7c2:	b002      	add	sp, #8
 800c7c4:	4770      	bx	lr
 800c7c6:	bf00      	nop
 800c7c8:	200026a4 	.word	0x200026a4
 800c7cc:	2000269c 	.word	0x2000269c

0800c7d0 <prvTCPCreateStream>:
 *
 * @return The stream buffer.
 */
    static StreamBuffer_t * prvTCPCreateStream( FreeRTOS_Socket_t * pxSocket,
                                                BaseType_t xIsInputStream )
    {
 800c7d0:	b580      	push	{r7, lr}
 800c7d2:	b088      	sub	sp, #32
 800c7d4:	af00      	add	r7, sp, #0
 800c7d6:	6078      	str	r0, [r7, #4]
 800c7d8:	6039      	str	r1, [r7, #0]
        size_t uxLength;
        size_t uxSize;

        /* Now that a stream is created, the maximum size is fixed before
         * creation, it could still be changed with setsockopt(). */
        if( xIsInputStream != pdFALSE )
 800c7da:	683b      	ldr	r3, [r7, #0]
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d048      	beq.n	800c872 <prvTCPCreateStream+0xa2>
        {
            size_t uxLittlePerc = sock20_PERCENT;
 800c7e0:	2314      	movs	r3, #20
 800c7e2:	61bb      	str	r3, [r7, #24]
            size_t uxEnoughPerc = sock80_PERCENT;
 800c7e4:	2350      	movs	r3, #80	@ 0x50
 800c7e6:	617b      	str	r3, [r7, #20]
            size_t uxSegmentCount = pxSocket->u.xTCP.uxRxStreamSize / pxSocket->u.xTCP.usMSS;
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c7ee:	687a      	ldr	r2, [r7, #4]
 800c7f0:	f8b2 2076 	ldrh.w	r2, [r2, #118]	@ 0x76
 800c7f4:	fbb3 f3f2 	udiv	r3, r3, r2
 800c7f8:	613b      	str	r3, [r7, #16]
                { 50U, 100U }, /* 2 segments. */
                { 34U, 100U }, /* 3 segments. */
                { 25U, 100U }, /* 4 segments. */
            };

            if( ( uxSegmentCount > 0U ) &&
 800c7fa:	693b      	ldr	r3, [r7, #16]
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d00f      	beq.n	800c820 <prvTCPCreateStream+0x50>
 800c800:	693b      	ldr	r3, [r7, #16]
 800c802:	2b04      	cmp	r3, #4
 800c804:	d80c      	bhi.n	800c820 <prvTCPCreateStream+0x50>
                ( uxSegmentCount <= ARRAY_USIZE( xPercTable ) ) )
            {
                uxLittlePerc = xPercTable[ uxSegmentCount - 1U ].uxPercLittle;
 800c806:	693b      	ldr	r3, [r7, #16]
 800c808:	3b01      	subs	r3, #1
 800c80a:	4a37      	ldr	r2, [pc, #220]	@ (800c8e8 <prvTCPCreateStream+0x118>)
 800c80c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c810:	61bb      	str	r3, [r7, #24]
                uxEnoughPerc = xPercTable[ uxSegmentCount - 1U ].uxPercEnough;
 800c812:	693b      	ldr	r3, [r7, #16]
 800c814:	3b01      	subs	r3, #1
 800c816:	4a34      	ldr	r2, [pc, #208]	@ (800c8e8 <prvTCPCreateStream+0x118>)
 800c818:	00db      	lsls	r3, r3, #3
 800c81a:	4413      	add	r3, r2
 800c81c:	685b      	ldr	r3, [r3, #4]
 800c81e:	617b      	str	r3, [r7, #20]
            }

            uxLength = pxSocket->u.xTCP.uxRxStreamSize;
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c826:	61fb      	str	r3, [r7, #28]

            if( pxSocket->u.xTCP.uxLittleSpace == 0U )
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d10c      	bne.n	800c84c <prvTCPCreateStream+0x7c>
            {
                pxSocket->u.xTCP.uxLittleSpace = ( uxLittlePerc * pxSocket->u.xTCP.uxRxStreamSize ) / sock100_PERCENT;
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c838:	69ba      	ldr	r2, [r7, #24]
 800c83a:	fb02 f303 	mul.w	r3, r2, r3
 800c83e:	4a2b      	ldr	r2, [pc, #172]	@ (800c8ec <prvTCPCreateStream+0x11c>)
 800c840:	fba2 2303 	umull	r2, r3, r2, r3
 800c844:	095a      	lsrs	r2, r3, #5
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
            }

            if( pxSocket->u.xTCP.uxEnoughSpace == 0U )
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c852:	2b00      	cmp	r3, #0
 800c854:	d111      	bne.n	800c87a <prvTCPCreateStream+0xaa>
            {
                pxSocket->u.xTCP.uxEnoughSpace = ( uxEnoughPerc * pxSocket->u.xTCP.uxRxStreamSize ) / sock100_PERCENT;
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c85c:	697a      	ldr	r2, [r7, #20]
 800c85e:	fb02 f303 	mul.w	r3, r2, r3
 800c862:	4a22      	ldr	r2, [pc, #136]	@ (800c8ec <prvTCPCreateStream+0x11c>)
 800c864:	fba2 2303 	umull	r2, r3, r2, r3
 800c868:	095a      	lsrs	r2, r3, #5
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 800c870:	e003      	b.n	800c87a <prvTCPCreateStream+0xaa>
            }
        }
        else
        {
            uxLength = pxSocket->u.xTCP.uxTxStreamSize;
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c878:	61fb      	str	r3, [r7, #28]
        }

        /* Add an extra 4 (or 8) bytes. */
        uxLength += sizeof( size_t );
 800c87a:	69fb      	ldr	r3, [r7, #28]
 800c87c:	3304      	adds	r3, #4
 800c87e:	61fb      	str	r3, [r7, #28]

        /* And make the length a multiple of sizeof( size_t ). */
        uxLength &= ~( sizeof( size_t ) - 1U );
 800c880:	69fb      	ldr	r3, [r7, #28]
 800c882:	f023 0303 	bic.w	r3, r3, #3
 800c886:	61fb      	str	r3, [r7, #28]

        uxSize = ( sizeof( *pxBuffer ) + uxLength ) - sizeof( pxBuffer->ucArray );
 800c888:	69fb      	ldr	r3, [r7, #28]
 800c88a:	3314      	adds	r3, #20
 800c88c:	60fb      	str	r3, [r7, #12]

        /* MISRA Ref 4.12.1 [Use of dynamic memory]. */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#directive-412. */
        /* coverity[misra_c_2012_directive_4_12_violation] */
        pxBuffer = ( ( StreamBuffer_t * ) pvPortMallocLarge( uxSize ) );
 800c88e:	68f8      	ldr	r0, [r7, #12]
 800c890:	f00a fad2 	bl	8016e38 <pvPortMalloc>
 800c894:	60b8      	str	r0, [r7, #8]

        if( pxBuffer == NULL )
 800c896:	68bb      	ldr	r3, [r7, #8]
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d10b      	bne.n	800c8b4 <prvTCPCreateStream+0xe4>
        {
            FreeRTOS_debug_printf( ( "prvTCPCreateStream: malloc failed\n" ) );
            pxSocket->u.xTCP.bits.bMallocError = pdTRUE_UNSIGNED;
 800c89c:	687a      	ldr	r2, [r7, #4]
 800c89e:	f892 306e 	ldrb.w	r3, [r2, #110]	@ 0x6e
 800c8a2:	f043 0308 	orr.w	r3, r3, #8
 800c8a6:	f882 306e 	strb.w	r3, [r2, #110]	@ 0x6e
            vTCPStateChange( pxSocket, eCLOSE_WAIT );
 800c8aa:	2108      	movs	r1, #8
 800c8ac:	6878      	ldr	r0, [r7, #4]
 800c8ae:	f000 fe6d 	bl	800d58c <vTCPStateChange>
 800c8b2:	e013      	b.n	800c8dc <prvTCPCreateStream+0x10c>
        }
        else
        {
            /* Clear the markers of the stream */
            ( void ) memset( pxBuffer, 0, sizeof( *pxBuffer ) - sizeof( pxBuffer->ucArray ) );
 800c8b4:	2214      	movs	r2, #20
 800c8b6:	2100      	movs	r1, #0
 800c8b8:	68b8      	ldr	r0, [r7, #8]
 800c8ba:	f00a fe4a 	bl	8017552 <memset>
            pxBuffer->LENGTH = ( size_t ) uxLength;
 800c8be:	68bb      	ldr	r3, [r7, #8]
 800c8c0:	69fa      	ldr	r2, [r7, #28]
 800c8c2:	611a      	str	r2, [r3, #16]
            if( xTCPWindowLoggingLevel != 0 )
            {
                FreeRTOS_debug_printf( ( "prvTCPCreateStream: %cxStream created %u bytes (total %u)\n", ( xIsInputStream != 0 ) ? 'R' : 'T', ( unsigned ) uxLength, ( unsigned ) uxSize ) );
            }

            if( xIsInputStream != 0 )
 800c8c4:	683b      	ldr	r3, [r7, #0]
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d004      	beq.n	800c8d4 <prvTCPCreateStream+0x104>
            {
                iptraceMEM_STATS_CREATE( tcpRX_STREAM_BUFFER, pxBuffer, uxSize );
                pxSocket->u.xTCP.rxStream = pxBuffer;
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	68ba      	ldr	r2, [r7, #8]
 800c8ce:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 800c8d2:	e003      	b.n	800c8dc <prvTCPCreateStream+0x10c>
            }
            else
            {
                iptraceMEM_STATS_CREATE( tcpTX_STREAM_BUFFER, pxBuffer, uxSize );
                pxSocket->u.xTCP.txStream = pxBuffer;
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	68ba      	ldr	r2, [r7, #8]
 800c8d8:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
            }
        }

        return pxBuffer;
 800c8dc:	68bb      	ldr	r3, [r7, #8]
    }
 800c8de:	4618      	mov	r0, r3
 800c8e0:	3720      	adds	r7, #32
 800c8e2:	46bd      	mov	sp, r7
 800c8e4:	bd80      	pop	{r7, pc}
 800c8e6:	bf00      	nop
 800c8e8:	08018900 	.word	0x08018900
 800c8ec:	51eb851f 	.word	0x51eb851f

0800c8f0 <vTCPAddRxdata_Callback>:
 * @param[in] ulByteCount The number of bytes that were received.
 */
    static void vTCPAddRxdata_Callback( FreeRTOS_Socket_t * pxSocket,
                                        const uint8_t * pcData,
                                        uint32_t ulByteCount )
    {
 800c8f0:	b580      	push	{r7, lr}
 800c8f2:	b08a      	sub	sp, #40	@ 0x28
 800c8f4:	af02      	add	r7, sp, #8
 800c8f6:	60f8      	str	r0, [r7, #12]
 800c8f8:	60b9      	str	r1, [r7, #8]
 800c8fa:	607a      	str	r2, [r7, #4]
        const uint8_t * pucBuffer = pcData;
 800c8fc:	68bb      	ldr	r3, [r7, #8]
 800c8fe:	61fb      	str	r3, [r7, #28]

        /* The socket owner has installed an OnReceive handler. Pass the
         * Rx data, without copying from the rxStream, to the user. */
        for( ; ; )
        {
            uint8_t * ucReadPtr = NULL;
 800c900:	2300      	movs	r3, #0
 800c902:	617b      	str	r3, [r7, #20]
            uint32_t ulCount;

            if( pucBuffer != NULL )
 800c904:	69fb      	ldr	r3, [r7, #28]
 800c906:	2b00      	cmp	r3, #0
 800c908:	d006      	beq.n	800c918 <vTCPAddRxdata_Callback+0x28>
            {
                ucReadPtr = ( uint8_t * ) pucBuffer;
 800c90a:	69fb      	ldr	r3, [r7, #28]
 800c90c:	617b      	str	r3, [r7, #20]
                ulCount = ulByteCount;
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	61bb      	str	r3, [r7, #24]
                pucBuffer = NULL;
 800c912:	2300      	movs	r3, #0
 800c914:	61fb      	str	r3, [r7, #28]
 800c916:	e009      	b.n	800c92c <vTCPAddRxdata_Callback+0x3c>
            }
            else
            {
                ulCount = ( uint32_t ) uxStreamBufferGetPtr( pxSocket->u.xTCP.rxStream, &( ucReadPtr ) );
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c91e:	f107 0214 	add.w	r2, r7, #20
 800c922:	4611      	mov	r1, r2
 800c924:	4618      	mov	r0, r3
 800c926:	f000 fc18 	bl	800d15a <uxStreamBufferGetPtr>
 800c92a:	61b8      	str	r0, [r7, #24]
            }

            if( ulCount == 0U )
 800c92c:	69bb      	ldr	r3, [r7, #24]
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d011      	beq.n	800c956 <vTCPAddRxdata_Callback+0x66>
                break;
            }

            /* For advanced users only: here a pointer to the RX-stream of a socket
             * is passed to an application hook. */
            ( void ) pxSocket->u.xTCP.pxHandleReceive( pxSocket, ucReadPtr, ( size_t ) ulCount );
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800c938:	6979      	ldr	r1, [r7, #20]
 800c93a:	69ba      	ldr	r2, [r7, #24]
 800c93c:	68f8      	ldr	r0, [r7, #12]
 800c93e:	4798      	blx	r3
            /* Forward the tail in the RX stream. */
            ( void ) uxStreamBufferGet( pxSocket->u.xTCP.rxStream, 0U, NULL, ( size_t ) ulCount, pdFALSE );
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	f8d3 00a0 	ldr.w	r0, [r3, #160]	@ 0xa0
 800c946:	2300      	movs	r3, #0
 800c948:	9300      	str	r3, [sp, #0]
 800c94a:	69bb      	ldr	r3, [r7, #24]
 800c94c:	2200      	movs	r2, #0
 800c94e:	2100      	movs	r1, #0
 800c950:	f000 fca3 	bl	800d29a <uxStreamBufferGet>
        {
 800c954:	e7d4      	b.n	800c900 <vTCPAddRxdata_Callback+0x10>
        }
    }
 800c956:	bf00      	nop
 800c958:	3720      	adds	r7, #32
 800c95a:	46bd      	mov	sp, r7
 800c95c:	bd80      	pop	{r7, pc}

0800c95e <vTCPAddRxdata_Stored>:
 *        RX-stream. When the space is dropped below a threshold, it may set the
 *        bit field 'bLowWater'. Also the socket's events bits for READ will be set.
 * @param[in] pxSocket the socket that has received new data.
 */
    static void vTCPAddRxdata_Stored( FreeRTOS_Socket_t * pxSocket )
    {
 800c95e:	b580      	push	{r7, lr}
 800c960:	b084      	sub	sp, #16
 800c962:	af00      	add	r7, sp, #0
 800c964:	6078      	str	r0, [r7, #4]
        /* See if running out of space. */
        if( pxSocket->u.xTCP.bits.bLowWater == pdFALSE_UNSIGNED )
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800c96c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800c970:	b2db      	uxtb	r3, r3
 800c972:	2b00      	cmp	r3, #0
 800c974:	d121      	bne.n	800c9ba <vTCPAddRxdata_Stored+0x5c>
        {
            size_t uxFrontSpace = uxStreamBufferFrontSpace( pxSocket->u.xTCP.rxStream );
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c97c:	4618      	mov	r0, r3
 800c97e:	f000 fb5d 	bl	800d03c <uxStreamBufferFrontSpace>
 800c982:	60f8      	str	r0, [r7, #12]

            if( uxFrontSpace <= pxSocket->u.xTCP.uxLittleSpace )
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c98a:	68fa      	ldr	r2, [r7, #12]
 800c98c:	429a      	cmp	r2, r3
 800c98e:	d814      	bhi.n	800c9ba <vTCPAddRxdata_Stored+0x5c>
            {
                pxSocket->u.xTCP.bits.bLowWater = pdTRUE_UNSIGNED;
 800c990:	687a      	ldr	r2, [r7, #4]
 800c992:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800c996:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c99a:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
                pxSocket->u.xTCP.bits.bWinChange = pdTRUE_UNSIGNED;
 800c99e:	687a      	ldr	r2, [r7, #4]
 800c9a0:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800c9a4:	f043 0301 	orr.w	r3, r3, #1
 800c9a8:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d

                /* bLowWater was reached, send the changed window size. */
                pxSocket->u.xTCP.usTimeout = 1U;
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	2201      	movs	r2, #1
 800c9b0:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
                ( void ) xSendEventToIPTask( eTCPTimerEvent );
 800c9b4:	2007      	movs	r0, #7
 800c9b6:	f7fc ffff 	bl	80099b8 <xSendEventToIPTask>
            }
        }

        /* New incoming data is available, wake up the user.   User's
         * semaphores will be set just before the IP-task goes asleep. */
        pxSocket->xEventBits |= ( EventBits_t ) eSOCKET_RECEIVE;
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	681b      	ldr	r3, [r3, #0]
 800c9be:	f043 0201 	orr.w	r2, r3, #1
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	601a      	str	r2, [r3, #0]

        #if ipconfigSUPPORT_SELECT_FUNCTION == 1
        {
            if( ( pxSocket->xSelectBits & ( EventBits_t ) eSELECT_READ ) != 0U )
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c9ca:	f003 0301 	and.w	r3, r3, #1
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d005      	beq.n	800c9de <vTCPAddRxdata_Stored+0x80>
            {
                pxSocket->xEventBits |= ( ( ( EventBits_t ) eSELECT_READ ) << SOCKET_EVENT_BIT_COUNT );
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	601a      	str	r2, [r3, #0]
            }
        }
        #endif
    }
 800c9de:	bf00      	nop
 800c9e0:	3710      	adds	r7, #16
 800c9e2:	46bd      	mov	sp, r7
 800c9e4:	bd80      	pop	{r7, pc}

0800c9e6 <lTCPAddRxdata>:
 */
    int32_t lTCPAddRxdata( FreeRTOS_Socket_t * pxSocket,
                           size_t uxOffset,
                           const uint8_t * pcData,
                           uint32_t ulByteCount )
    {
 800c9e6:	b580      	push	{r7, lr}
 800c9e8:	b088      	sub	sp, #32
 800c9ea:	af00      	add	r7, sp, #0
 800c9ec:	60f8      	str	r0, [r7, #12]
 800c9ee:	60b9      	str	r1, [r7, #8]
 800c9f0:	607a      	str	r2, [r7, #4]
 800c9f2:	603b      	str	r3, [r7, #0]
        StreamBuffer_t * pxStream = pxSocket->u.xTCP.rxStream;
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c9fa:	61fb      	str	r3, [r7, #28]
        int32_t xResult = 0;
 800c9fc:	2300      	movs	r3, #0
 800c9fe:	61bb      	str	r3, [r7, #24]

        #if ( ipconfigUSE_CALLBACKS == 1 )
            BaseType_t bHasHandler = ipconfigIS_VALID_PROG_ADDRESS( pxSocket->u.xTCP.pxHandleReceive ) ? pdTRUE : pdFALSE;
 800ca00:	2301      	movs	r3, #1
 800ca02:	613b      	str	r3, [r7, #16]
            const uint8_t * pucBuffer = NULL;
 800ca04:	2300      	movs	r3, #0
 800ca06:	617b      	str	r3, [r7, #20]
        /* int32_t uxStreamBufferAdd( pxBuffer, uxOffset, pucData, aCount )
         * if( pucData != NULL ) copy data the the buffer
         * if( pucData == NULL ) no copying, just advance rxHead
         * if( uxOffset != 0 ) Just store data which has come out-of-order
         * if( uxOffset == 0 ) Also advance rxHead */
        if( pxStream == NULL )
 800ca08:	69fb      	ldr	r3, [r7, #28]
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d10a      	bne.n	800ca24 <lTCPAddRxdata+0x3e>
        {
            pxStream = prvTCPCreateStream( pxSocket, pdTRUE );
 800ca0e:	2101      	movs	r1, #1
 800ca10:	68f8      	ldr	r0, [r7, #12]
 800ca12:	f7ff fedd 	bl	800c7d0 <prvTCPCreateStream>
 800ca16:	61f8      	str	r0, [r7, #28]

            if( pxStream == NULL )
 800ca18:	69fb      	ldr	r3, [r7, #28]
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d102      	bne.n	800ca24 <lTCPAddRxdata+0x3e>
            {
                xResult = -1;
 800ca1e:	f04f 33ff 	mov.w	r3, #4294967295
 800ca22:	61bb      	str	r3, [r7, #24]
            }
        }

        if( xResult >= 0 )
 800ca24:	69bb      	ldr	r3, [r7, #24]
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	db29      	blt.n	800ca7e <lTCPAddRxdata+0x98>
        {
            #if ( ipconfigUSE_CALLBACKS == 1 )
            {
                if( ( bHasHandler != pdFALSE ) && ( uxStreamBufferGetSize( pxStream ) == 0U ) && ( uxOffset == 0U ) && ( pcData != NULL ) )
 800ca2a:	693b      	ldr	r3, [r7, #16]
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d00f      	beq.n	800ca50 <lTCPAddRxdata+0x6a>
 800ca30:	69f8      	ldr	r0, [r7, #28]
 800ca32:	f000 fb14 	bl	800d05e <uxStreamBufferGetSize>
 800ca36:	4603      	mov	r3, r0
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d109      	bne.n	800ca50 <lTCPAddRxdata+0x6a>
 800ca3c:	68bb      	ldr	r3, [r7, #8]
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d106      	bne.n	800ca50 <lTCPAddRxdata+0x6a>
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d003      	beq.n	800ca50 <lTCPAddRxdata+0x6a>
                {
                    /* Data can be passed directly to the user because there is
                     * no data in the RX-stream, it the new data must be stored
                     * at offset zero, and a buffer 'pcData' is provided.
                     */
                    pucBuffer = pcData;
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	617b      	str	r3, [r7, #20]

                    /* Zero-copy for call-back: no need to add the bytes to the
                     * stream, only the pointer will be advanced by uxStreamBufferAdd(). */
                    pcData = NULL;
 800ca4c:	2300      	movs	r3, #0
 800ca4e:	607b      	str	r3, [r7, #4]
                }
            }
            #endif /* ipconfigUSE_CALLBACKS */

            xResult = ( int32_t ) uxStreamBufferAdd( pxStream, uxOffset, pcData, ( size_t ) ulByteCount );
 800ca50:	683b      	ldr	r3, [r7, #0]
 800ca52:	687a      	ldr	r2, [r7, #4]
 800ca54:	68b9      	ldr	r1, [r7, #8]
 800ca56:	69f8      	ldr	r0, [r7, #28]
 800ca58:	f000 fb9f 	bl	800d19a <uxStreamBufferAdd>
 800ca5c:	4603      	mov	r3, r0
 800ca5e:	61bb      	str	r3, [r7, #24]
                                             ( unsigned int ) pxStream->uxFront ) );
                }
            }
            #endif /* ipconfigHAS_DEBUG_PRINTF */

            if( uxOffset == 0U )
 800ca60:	68bb      	ldr	r3, [r7, #8]
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d10b      	bne.n	800ca7e <lTCPAddRxdata+0x98>
            {
                /* Data is being added to rxStream at the head (offs = 0) */
                #if ( ipconfigUSE_CALLBACKS == 1 )
                    if( bHasHandler != pdFALSE )
 800ca66:	693b      	ldr	r3, [r7, #16]
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d005      	beq.n	800ca78 <lTCPAddRxdata+0x92>
                    {
                        vTCPAddRxdata_Callback( pxSocket, pucBuffer, ulByteCount );
 800ca6c:	683a      	ldr	r2, [r7, #0]
 800ca6e:	6979      	ldr	r1, [r7, #20]
 800ca70:	68f8      	ldr	r0, [r7, #12]
 800ca72:	f7ff ff3d 	bl	800c8f0 <vTCPAddRxdata_Callback>
 800ca76:	e002      	b.n	800ca7e <lTCPAddRxdata+0x98>
                    }
                    else
                #endif /* ipconfigUSE_CALLBACKS */
                {
                    vTCPAddRxdata_Stored( pxSocket );
 800ca78:	68f8      	ldr	r0, [r7, #12]
 800ca7a:	f7ff ff70 	bl	800c95e <vTCPAddRxdata_Stored>
                }
            }
        }

        return xResult;
 800ca7e:	69bb      	ldr	r3, [r7, #24]
    }
 800ca80:	4618      	mov	r0, r3
 800ca82:	3720      	adds	r7, #32
 800ca84:	46bd      	mov	sp, r7
 800ca86:	bd80      	pop	{r7, pc}

0800ca88 <FreeRTOS_tx_space>:
 * @param[in] xSocket the socket to be checked.
 *
 * @return The bytes that can be written. Or else an error code.
 */
    BaseType_t FreeRTOS_tx_space( ConstSocket_t xSocket )
    {
 800ca88:	b580      	push	{r7, lr}
 800ca8a:	b084      	sub	sp, #16
 800ca8c:	af00      	add	r7, sp, #0
 800ca8e:	6078      	str	r0, [r7, #4]
        const FreeRTOS_Socket_t * pxSocket = ( const FreeRTOS_Socket_t * ) xSocket;
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn;

        if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800ca94:	68bb      	ldr	r3, [r7, #8]
 800ca96:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800ca9a:	2b06      	cmp	r3, #6
 800ca9c:	d003      	beq.n	800caa6 <FreeRTOS_tx_space+0x1e>
        {
            xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800ca9e:	f06f 0315 	mvn.w	r3, #21
 800caa2:	60fb      	str	r3, [r7, #12]
 800caa4:	e011      	b.n	800caca <FreeRTOS_tx_space+0x42>
        }
        else
        {
            if( pxSocket->u.xTCP.txStream != NULL )
 800caa6:	68bb      	ldr	r3, [r7, #8]
 800caa8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800caac:	2b00      	cmp	r3, #0
 800caae:	d008      	beq.n	800cac2 <FreeRTOS_tx_space+0x3a>
            {
                xReturn = ( BaseType_t ) uxStreamBufferGetSpace( pxSocket->u.xTCP.txStream );
 800cab0:	68bb      	ldr	r3, [r7, #8]
 800cab2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800cab6:	4618      	mov	r0, r3
 800cab8:	f000 faaf 	bl	800d01a <uxStreamBufferGetSpace>
 800cabc:	4603      	mov	r3, r0
 800cabe:	60fb      	str	r3, [r7, #12]
 800cac0:	e003      	b.n	800caca <FreeRTOS_tx_space+0x42>
            }
            else
            {
                xReturn = ( BaseType_t ) pxSocket->u.xTCP.uxTxStreamSize;
 800cac2:	68bb      	ldr	r3, [r7, #8]
 800cac4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800cac8:	60fb      	str	r3, [r7, #12]
            }
        }

        return xReturn;
 800caca:	68fb      	ldr	r3, [r7, #12]
    }
 800cacc:	4618      	mov	r0, r3
 800cace:	3710      	adds	r7, #16
 800cad0:	46bd      	mov	sp, r7
 800cad2:	bd80      	pop	{r7, pc}

0800cad4 <FreeRTOS_tx_size>:
 *
 * @return The number of bytes stored in the Tx buffer of the socket.
 *         Or an error code.
 */
    BaseType_t FreeRTOS_tx_size( ConstSocket_t xSocket )
    {
 800cad4:	b580      	push	{r7, lr}
 800cad6:	b084      	sub	sp, #16
 800cad8:	af00      	add	r7, sp, #0
 800cada:	6078      	str	r0, [r7, #4]
        const FreeRTOS_Socket_t * pxSocket = ( const FreeRTOS_Socket_t * ) xSocket;
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn;

        if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800cae0:	68bb      	ldr	r3, [r7, #8]
 800cae2:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800cae6:	2b06      	cmp	r3, #6
 800cae8:	d003      	beq.n	800caf2 <FreeRTOS_tx_size+0x1e>
        {
            xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800caea:	f06f 0315 	mvn.w	r3, #21
 800caee:	60fb      	str	r3, [r7, #12]
 800caf0:	e00f      	b.n	800cb12 <FreeRTOS_tx_size+0x3e>
        }
        else
        {
            if( pxSocket->u.xTCP.txStream != NULL )
 800caf2:	68bb      	ldr	r3, [r7, #8]
 800caf4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d008      	beq.n	800cb0e <FreeRTOS_tx_size+0x3a>
            {
                xReturn = ( BaseType_t ) uxStreamBufferGetSize( pxSocket->u.xTCP.txStream );
 800cafc:	68bb      	ldr	r3, [r7, #8]
 800cafe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800cb02:	4618      	mov	r0, r3
 800cb04:	f000 faab 	bl	800d05e <uxStreamBufferGetSize>
 800cb08:	4603      	mov	r3, r0
 800cb0a:	60fb      	str	r3, [r7, #12]
 800cb0c:	e001      	b.n	800cb12 <FreeRTOS_tx_size+0x3e>
            }
            else
            {
                xReturn = 0;
 800cb0e:	2300      	movs	r3, #0
 800cb10:	60fb      	str	r3, [r7, #12]
            }
        }

        return xReturn;
 800cb12:	68fb      	ldr	r3, [r7, #12]
    }
 800cb14:	4618      	mov	r0, r3
 800cb16:	3710      	adds	r7, #16
 800cb18:	46bd      	mov	sp, r7
 800cb1a:	bd80      	pop	{r7, pc}

0800cb1c <FreeRTOS_issocketconnected>:
 * @param[in] xSocket The socket being checked.
 *
 * @return pdTRUE if TCP socket is connected.
 */
    BaseType_t FreeRTOS_issocketconnected( ConstSocket_t xSocket )
    {
 800cb1c:	b480      	push	{r7}
 800cb1e:	b085      	sub	sp, #20
 800cb20:	af00      	add	r7, sp, #0
 800cb22:	6078      	str	r0, [r7, #4]
        const FreeRTOS_Socket_t * pxSocket = ( const FreeRTOS_Socket_t * ) xSocket;
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn = pdFALSE;
 800cb28:	2300      	movs	r3, #0
 800cb2a:	60fb      	str	r3, [r7, #12]

        if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800cb2c:	68bb      	ldr	r3, [r7, #8]
 800cb2e:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800cb32:	2b06      	cmp	r3, #6
 800cb34:	d003      	beq.n	800cb3e <FreeRTOS_issocketconnected+0x22>
        {
            xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800cb36:	f06f 0315 	mvn.w	r3, #21
 800cb3a:	60fb      	str	r3, [r7, #12]
 800cb3c:	e00b      	b.n	800cb56 <FreeRTOS_issocketconnected+0x3a>
        }
        else
        {
            if( pxSocket->u.xTCP.eTCPState >= eESTABLISHED )
 800cb3e:	68bb      	ldr	r3, [r7, #8]
 800cb40:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800cb44:	2b04      	cmp	r3, #4
 800cb46:	d906      	bls.n	800cb56 <FreeRTOS_issocketconnected+0x3a>
            {
                if( pxSocket->u.xTCP.eTCPState < eCLOSE_WAIT )
 800cb48:	68bb      	ldr	r3, [r7, #8]
 800cb4a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800cb4e:	2b07      	cmp	r3, #7
 800cb50:	d801      	bhi.n	800cb56 <FreeRTOS_issocketconnected+0x3a>
                {
                    xReturn = pdTRUE;
 800cb52:	2301      	movs	r3, #1
 800cb54:	60fb      	str	r3, [r7, #12]
                }
            }
        }

        return xReturn;
 800cb56:	68fb      	ldr	r3, [r7, #12]
    }
 800cb58:	4618      	mov	r0, r3
 800cb5a:	3714      	adds	r7, #20
 800cb5c:	46bd      	mov	sp, r7
 800cb5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb62:	4770      	bx	lr

0800cb64 <FreeRTOS_rx_size>:
 *
 * @return Returns the number of bytes which can be read. Or an error
 *         code is returned.
 */
    BaseType_t FreeRTOS_rx_size( ConstSocket_t xSocket )
    {
 800cb64:	b580      	push	{r7, lr}
 800cb66:	b084      	sub	sp, #16
 800cb68:	af00      	add	r7, sp, #0
 800cb6a:	6078      	str	r0, [r7, #4]
        const FreeRTOS_Socket_t * pxSocket = ( const FreeRTOS_Socket_t * ) xSocket;
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn;

        if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800cb70:	68bb      	ldr	r3, [r7, #8]
 800cb72:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800cb76:	2b06      	cmp	r3, #6
 800cb78:	d003      	beq.n	800cb82 <FreeRTOS_rx_size+0x1e>
        {
            xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800cb7a:	f06f 0315 	mvn.w	r3, #21
 800cb7e:	60fb      	str	r3, [r7, #12]
 800cb80:	e00f      	b.n	800cba2 <FreeRTOS_rx_size+0x3e>
        }
        else if( pxSocket->u.xTCP.rxStream != NULL )
 800cb82:	68bb      	ldr	r3, [r7, #8]
 800cb84:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d008      	beq.n	800cb9e <FreeRTOS_rx_size+0x3a>
        {
            xReturn = ( BaseType_t ) uxStreamBufferGetSize( pxSocket->u.xTCP.rxStream );
 800cb8c:	68bb      	ldr	r3, [r7, #8]
 800cb8e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800cb92:	4618      	mov	r0, r3
 800cb94:	f000 fa63 	bl	800d05e <uxStreamBufferGetSize>
 800cb98:	4603      	mov	r3, r0
 800cb9a:	60fb      	str	r3, [r7, #12]
 800cb9c:	e001      	b.n	800cba2 <FreeRTOS_rx_size+0x3e>
        }
        else
        {
            xReturn = 0;
 800cb9e:	2300      	movs	r3, #0
 800cba0:	60fb      	str	r3, [r7, #12]
        }

        return xReturn;
 800cba2:	68fb      	ldr	r3, [r7, #12]
    }
 800cba4:	4618      	mov	r0, r3
 800cba6:	3710      	adds	r7, #16
 800cba8:	46bd      	mov	sp, r7
 800cbaa:	bd80      	pop	{r7, pc}

0800cbac <xSocketValid>:
 * @param[in] xSocket The socket to be checked.
 * @return pdTRUE if the socket is valid, else pdFALSE.
 *
 */
BaseType_t xSocketValid( const ConstSocket_t xSocket )
{
 800cbac:	b480      	push	{r7}
 800cbae:	b085      	sub	sp, #20
 800cbb0:	af00      	add	r7, sp, #0
 800cbb2:	6078      	str	r0, [r7, #4]
    BaseType_t xReturnValue = pdFALSE;
 800cbb4:	2300      	movs	r3, #0
 800cbb6:	60fb      	str	r3, [r7, #12]
     */

    /* MISRA Ref 11.4.1 [Socket error and integer to pointer conversion] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-114 */
    /* coverity[misra_c_2012_rule_11_4_violation] */
    if( ( xSocket != FREERTOS_INVALID_SOCKET ) && ( xSocket != NULL ) )
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbbe:	d004      	beq.n	800cbca <xSocketValid+0x1e>
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d001      	beq.n	800cbca <xSocketValid+0x1e>
    {
        xReturnValue = pdTRUE;
 800cbc6:	2301      	movs	r3, #1
 800cbc8:	60fb      	str	r3, [r7, #12]
    }

    return xReturnValue;
 800cbca:	68fb      	ldr	r3, [r7, #12]
}
 800cbcc:	4618      	mov	r0, r3
 800cbce:	3714      	adds	r7, #20
 800cbd0:	46bd      	mov	sp, r7
 800cbd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbd6:	4770      	bx	lr

0800cbd8 <vTCPNetStat_TCPSocket>:
 * @brief A helper function of vTCPNetStat(), see below.
 *
 * @param[in] pxSocket The socket that needs logging.
 */
    static void vTCPNetStat_TCPSocket( const FreeRTOS_Socket_t * pxSocket )
    {
 800cbd8:	b580      	push	{r7, lr}
 800cbda:	b098      	sub	sp, #96	@ 0x60
 800cbdc:	af02      	add	r7, sp, #8
 800cbde:	6078      	str	r0, [r7, #4]
        char pcRemoteIp[ 40 ];
        int xIPWidth = 32;
 800cbe0:	2320      	movs	r3, #32
 800cbe2:	657b      	str	r3, [r7, #84]	@ 0x54

        #if ( ipconfigTCP_KEEP_ALIVE == 1 )
            TickType_t age = xTaskGetTickCount() - pxSocket->u.xTCP.xLastAliveTime;
 800cbe4:	f008 fb30 	bl	8015248 <xTaskGetTickCount>
 800cbe8:	4602      	mov	r2, r0
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cbf0:	1ad3      	subs	r3, r2, r3
 800cbf2:	653b      	str	r3, [r7, #80]	@ 0x50
        #else
            TickType_t age = 0U;
        #endif

        char ucChildText[ 16 ] = "";
 800cbf4:	f107 030c 	add.w	r3, r7, #12
 800cbf8:	2200      	movs	r2, #0
 800cbfa:	601a      	str	r2, [r3, #0]
 800cbfc:	605a      	str	r2, [r3, #4]
 800cbfe:	609a      	str	r2, [r3, #8]
 800cc00:	60da      	str	r2, [r3, #12]

        if( pxSocket->u.xTCP.eTCPState == ( uint8_t ) eTCP_LISTEN )
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800cc08:	2b01      	cmp	r3, #1
 800cc0a:	d131      	bne.n	800cc70 <vTCPNetStat_TCPSocket+0x98>
        {
            /* Using function "snprintf". */
            const int32_t copied_len = snprintf( ucChildText, sizeof( ucChildText ), " %d/%d",
                                                 pxSocket->u.xTCP.usChildCount,
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
            const int32_t copied_len = snprintf( ucChildText, sizeof( ucChildText ), " %d/%d",
 800cc12:	461a      	mov	r2, r3
                                                 pxSocket->u.xTCP.usBacklog );
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
            const int32_t copied_len = snprintf( ucChildText, sizeof( ucChildText ), " %d/%d",
 800cc1a:	f107 000c 	add.w	r0, r7, #12
 800cc1e:	9300      	str	r3, [sp, #0]
 800cc20:	4613      	mov	r3, r2
 800cc22:	4a21      	ldr	r2, [pc, #132]	@ (800cca8 <vTCPNetStat_TCPSocket+0xd0>)
 800cc24:	2110      	movs	r1, #16
 800cc26:	f00a fbf1 	bl	801740c <sniprintf>
 800cc2a:	64f8      	str	r0, [r7, #76]	@ 0x4c
            ( void ) copied_len;
            /* These should never evaluate to false since the buffers are both shorter than 5-6 characters (<=65535) */
            configASSERT( copied_len >= 0 );                                /* LCOV_EXCL_BR_LINE the 'taken' branch will never execute. See the above comment. */
 800cc2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	da0d      	bge.n	800cc4e <vTCPNetStat_TCPSocket+0x76>
	__asm volatile
 800cc32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc36:	b672      	cpsid	i
 800cc38:	f383 8811 	msr	BASEPRI, r3
 800cc3c:	f3bf 8f6f 	isb	sy
 800cc40:	f3bf 8f4f 	dsb	sy
 800cc44:	b662      	cpsie	i
 800cc46:	64bb      	str	r3, [r7, #72]	@ 0x48
}
 800cc48:	bf00      	nop
 800cc4a:	bf00      	nop
 800cc4c:	e7fd      	b.n	800cc4a <vTCPNetStat_TCPSocket+0x72>
            configASSERT( copied_len < ( int32_t ) sizeof( ucChildText ) ); /* LCOV_EXCL_BR_LINE the 'taken' branch will never execute. See the above comment. */
 800cc4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cc50:	2b0f      	cmp	r3, #15
 800cc52:	dd0d      	ble.n	800cc70 <vTCPNetStat_TCPSocket+0x98>
	__asm volatile
 800cc54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc58:	b672      	cpsid	i
 800cc5a:	f383 8811 	msr	BASEPRI, r3
 800cc5e:	f3bf 8f6f 	isb	sy
 800cc62:	f3bf 8f4f 	dsb	sy
 800cc66:	b662      	cpsie	i
 800cc68:	647b      	str	r3, [r7, #68]	@ 0x44
}
 800cc6a:	bf00      	nop
 800cc6c:	bf00      	nop
 800cc6e:	e7fd      	b.n	800cc6c <vTCPNetStat_TCPSocket+0x94>
        }

        if( age > 999999U )
 800cc70:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cc72:	4a0e      	ldr	r2, [pc, #56]	@ (800ccac <vTCPNetStat_TCPSocket+0xd4>)
 800cc74:	4293      	cmp	r3, r2
 800cc76:	d901      	bls.n	800cc7c <vTCPNetStat_TCPSocket+0xa4>
        {
            age = 999999U;
 800cc78:	4b0c      	ldr	r3, [pc, #48]	@ (800ccac <vTCPNetStat_TCPSocket+0xd4>)
 800cc7a:	653b      	str	r3, [r7, #80]	@ 0x50
        }

        switch( pxSocket->bits.bIsIPv6 ) /* LCOV_EXCL_BR_LINE Exclude this line because default case is not counted. */
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	7a1b      	ldrb	r3, [r3, #8]
 800cc80:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800cc84:	b2db      	uxtb	r3, r3
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d108      	bne.n	800cc9c <vTCPNetStat_TCPSocket+0xc4>
        {
            #if ( ipconfigUSE_IPv4 != 0 )
                case pdFALSE_UNSIGNED:
                    ( void ) snprintf( pcRemoteIp, sizeof( pcRemoteIp ), "%xip", ( unsigned ) pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4 );
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc8e:	f107 001c 	add.w	r0, r7, #28
 800cc92:	4a07      	ldr	r2, [pc, #28]	@ (800ccb0 <vTCPNetStat_TCPSocket+0xd8>)
 800cc94:	2128      	movs	r1, #40	@ 0x28
 800cc96:	f00a fbb9 	bl	801740c <sniprintf>
                    break;
 800cc9a:	e000      	b.n	800cc9e <vTCPNetStat_TCPSocket+0xc6>
                    break;
            #endif /* ( ipconfigUSE_IPv6 != 0 ) */

            default:
                /* MISRA 16.4 Compliance */
                break;
 800cc9c:	bf00      	nop
                           ( pxSocket->u.xTCP.txStream != NULL ) ? 1 : 0,
                           FreeRTOS_GetTCPStateName( pxSocket->u.xTCP.eTCPState ),
                           ( unsigned ) ( ( age > 999999U ) ? 999999U : age ), /* Format 'age' for printing */
                           pxSocket->u.xTCP.usTimeout,
                           ucChildText ) );
    }
 800cc9e:	bf00      	nop
 800cca0:	3758      	adds	r7, #88	@ 0x58
 800cca2:	46bd      	mov	sp, r7
 800cca4:	bd80      	pop	{r7, pc}
 800cca6:	bf00      	nop
 800cca8:	080187d4 	.word	0x080187d4
 800ccac:	000f423f 	.word	0x000f423f
 800ccb0:	080187dc 	.word	0x080187dc

0800ccb4 <vTCPNetStat>:

/**
 * @brief Print a summary of all sockets and their connections.
 */
    void vTCPNetStat( void )
    {
 800ccb4:	b580      	push	{r7, lr}
 800ccb6:	b088      	sub	sp, #32
 800ccb8:	af00      	add	r7, sp, #0
        /* Show a simple listing of all created sockets and their connections */
        const ListItem_t * pxIterator;
        BaseType_t count = 0;
 800ccba:	2300      	movs	r3, #0
 800ccbc:	61bb      	str	r3, [r7, #24]
        size_t uxMinimum = uxGetMinimumFreeNetworkBuffers();
 800ccbe:	f004 fd63 	bl	8011788 <uxGetMinimumFreeNetworkBuffers>
 800ccc2:	6178      	str	r0, [r7, #20]
        size_t uxCurrent = uxGetNumberOfFreeNetworkBuffers();
 800ccc4:	f004 fd54 	bl	8011770 <uxGetNumberOfFreeNetworkBuffers>
 800ccc8:	6138      	str	r0, [r7, #16]

        if( !listLIST_IS_INITIALISED( &xBoundTCPSocketsList ) )
 800ccca:	4b17      	ldr	r3, [pc, #92]	@ (800cd28 <vTCPNetStat+0x74>)
 800cccc:	689b      	ldr	r3, [r3, #8]
 800ccce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ccd2:	d125      	bne.n	800cd20 <vTCPNetStat+0x6c>
        }
        else
        {
            /* Casting a "MiniListItem_t" to a "ListItem_t".
             * This is safe because only its address is being accessed, not its fields. */
            const ListItem_t * pxEndTCP = listGET_END_MARKER( &xBoundTCPSocketsList );
 800ccd4:	4b15      	ldr	r3, [pc, #84]	@ (800cd2c <vTCPNetStat+0x78>)
 800ccd6:	60fb      	str	r3, [r7, #12]
            const ListItem_t * pxEndUDP = listGET_END_MARKER( &xBoundUDPSocketsList );
 800ccd8:	4b15      	ldr	r3, [pc, #84]	@ (800cd30 <vTCPNetStat+0x7c>)
 800ccda:	60bb      	str	r3, [r7, #8]

            FreeRTOS_printf( ( "Prot Port IP-Remote       : Port  R/T Status       Alive  tmout Child\n" ) );

            for( pxIterator = listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
 800ccdc:	4b12      	ldr	r3, [pc, #72]	@ (800cd28 <vTCPNetStat+0x74>)
 800ccde:	68db      	ldr	r3, [r3, #12]
 800cce0:	61fb      	str	r3, [r7, #28]
 800cce2:	e00b      	b.n	800ccfc <vTCPNetStat+0x48>
                 pxIterator != pxEndTCP;
                 pxIterator = listGET_NEXT( pxIterator ) )
            {
                const FreeRTOS_Socket_t * pxSocket = ( ( const FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 800cce4:	69fb      	ldr	r3, [r7, #28]
 800cce6:	68db      	ldr	r3, [r3, #12]
 800cce8:	607b      	str	r3, [r7, #4]
                vTCPNetStat_TCPSocket( pxSocket );
 800ccea:	6878      	ldr	r0, [r7, #4]
 800ccec:	f7ff ff74 	bl	800cbd8 <vTCPNetStat_TCPSocket>
                count++;
 800ccf0:	69bb      	ldr	r3, [r7, #24]
 800ccf2:	3301      	adds	r3, #1
 800ccf4:	61bb      	str	r3, [r7, #24]
                 pxIterator = listGET_NEXT( pxIterator ) )
 800ccf6:	69fb      	ldr	r3, [r7, #28]
 800ccf8:	685b      	ldr	r3, [r3, #4]
 800ccfa:	61fb      	str	r3, [r7, #28]
                 pxIterator != pxEndTCP;
 800ccfc:	69fa      	ldr	r2, [r7, #28]
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	429a      	cmp	r2, r3
 800cd02:	d1ef      	bne.n	800cce4 <vTCPNetStat+0x30>
            }

            for( pxIterator = listGET_HEAD_ENTRY( &xBoundUDPSocketsList );
 800cd04:	4b0b      	ldr	r3, [pc, #44]	@ (800cd34 <vTCPNetStat+0x80>)
 800cd06:	68db      	ldr	r3, [r3, #12]
 800cd08:	61fb      	str	r3, [r7, #28]
 800cd0a:	e005      	b.n	800cd18 <vTCPNetStat+0x64>
                 pxIterator = listGET_NEXT( pxIterator ) )
            {
                /* Local port on this machine */
                FreeRTOS_printf( ( "UDP Port %5u\n",
                                   FreeRTOS_ntohs( listGET_LIST_ITEM_VALUE( pxIterator ) ) ) );
                count++;
 800cd0c:	69bb      	ldr	r3, [r7, #24]
 800cd0e:	3301      	adds	r3, #1
 800cd10:	61bb      	str	r3, [r7, #24]
                 pxIterator = listGET_NEXT( pxIterator ) )
 800cd12:	69fb      	ldr	r3, [r7, #28]
 800cd14:	685b      	ldr	r3, [r3, #4]
 800cd16:	61fb      	str	r3, [r7, #28]
                 pxIterator != pxEndUDP;
 800cd18:	69fa      	ldr	r2, [r7, #28]
 800cd1a:	68bb      	ldr	r3, [r7, #8]
 800cd1c:	429a      	cmp	r2, r3
 800cd1e:	d1f5      	bne.n	800cd0c <vTCPNetStat+0x58>
                               ( int ) count,
                               ( unsigned ) uxMinimum,
                               ( unsigned ) uxCurrent,
                               ( unsigned ) ipconfigNUM_NETWORK_BUFFER_DESCRIPTORS ) );
        }
    }
 800cd20:	bf00      	nop
 800cd22:	3720      	adds	r7, #32
 800cd24:	46bd      	mov	sp, r7
 800cd26:	bd80      	pop	{r7, pc}
 800cd28:	2000269c 	.word	0x2000269c
 800cd2c:	200026a4 	.word	0x200026a4
 800cd30:	20002690 	.word	0x20002690
 800cd34:	20002688 	.word	0x20002688

0800cd38 <vSocketSelectTCP>:
 *
 * @param[in] pxSocket The socket which needs to be checked.
 * @return An event mask of events that are active for this socket.
 */
        static EventBits_t vSocketSelectTCP( FreeRTOS_Socket_t * pxSocket )
        {
 800cd38:	b580      	push	{r7, lr}
 800cd3a:	b086      	sub	sp, #24
 800cd3c:	af00      	add	r7, sp, #0
 800cd3e:	6078      	str	r0, [r7, #4]
            /* Check if the TCP socket has already been accepted by
             * the owner.  If not, it is useless to return it from a
             * select(). */
            BaseType_t bAccepted = pdFALSE;
 800cd40:	2300      	movs	r3, #0
 800cd42:	617b      	str	r3, [r7, #20]
            EventBits_t xSocketBits = 0U;
 800cd44:	2300      	movs	r3, #0
 800cd46:	613b      	str	r3, [r7, #16]

            if( pxSocket->u.xTCP.bits.bPassQueued == pdFALSE_UNSIGNED )
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800cd4e:	f003 0304 	and.w	r3, r3, #4
 800cd52:	b2db      	uxtb	r3, r3
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d109      	bne.n	800cd6c <vSocketSelectTCP+0x34>
            {
                if( pxSocket->u.xTCP.bits.bPassAccept == pdFALSE_UNSIGNED )
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800cd5e:	f003 0302 	and.w	r3, r3, #2
 800cd62:	b2db      	uxtb	r3, r3
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d101      	bne.n	800cd6c <vSocketSelectTCP+0x34>
                {
                    bAccepted = pdTRUE;
 800cd68:	2301      	movs	r3, #1
 800cd6a:	617b      	str	r3, [r7, #20]
                }
            }

            /* Is the set owner interested in READ events? */
            if( ( pxSocket->xSelectBits & ( EventBits_t ) eSELECT_READ ) != ( EventBits_t ) 0U )
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cd70:	f003 0301 	and.w	r3, r3, #1
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d03a      	beq.n	800cdee <vSocketSelectTCP+0xb6>
            {
                if( pxSocket->u.xTCP.eTCPState == eTCP_LISTEN )
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800cd7e:	2b01      	cmp	r3, #1
 800cd80:	d113      	bne.n	800cdaa <vSocketSelectTCP+0x72>
                {
                    if( ( pxSocket->u.xTCP.pxPeerSocket != NULL ) && ( pxSocket->u.xTCP.pxPeerSocket->u.xTCP.bits.bPassAccept != pdFALSE_UNSIGNED ) )
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d030      	beq.n	800cdee <vSocketSelectTCP+0xb6>
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cd92:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800cd96:	f003 0302 	and.w	r3, r3, #2
 800cd9a:	b2db      	uxtb	r3, r3
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d026      	beq.n	800cdee <vSocketSelectTCP+0xb6>
                    {
                        xSocketBits |= ( EventBits_t ) eSELECT_READ;
 800cda0:	693b      	ldr	r3, [r7, #16]
 800cda2:	f043 0301 	orr.w	r3, r3, #1
 800cda6:	613b      	str	r3, [r7, #16]
 800cda8:	e021      	b.n	800cdee <vSocketSelectTCP+0xb6>
                    }
                }
                else if( ( pxSocket->u.xTCP.bits.bReuseSocket != pdFALSE_UNSIGNED ) && ( pxSocket->u.xTCP.bits.bPassAccept != pdFALSE_UNSIGNED ) )
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800cdb0:	f003 0308 	and.w	r3, r3, #8
 800cdb4:	b2db      	uxtb	r3, r3
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d00c      	beq.n	800cdd4 <vSocketSelectTCP+0x9c>
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800cdc0:	f003 0302 	and.w	r3, r3, #2
 800cdc4:	b2db      	uxtb	r3, r3
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d004      	beq.n	800cdd4 <vSocketSelectTCP+0x9c>
                {
                    /* This socket has the re-use flag. After connecting it turns into
                     * a connected socket. Set the READ event, so that accept() will be called. */
                    xSocketBits |= ( EventBits_t ) eSELECT_READ;
 800cdca:	693b      	ldr	r3, [r7, #16]
 800cdcc:	f043 0301 	orr.w	r3, r3, #1
 800cdd0:	613b      	str	r3, [r7, #16]
 800cdd2:	e00c      	b.n	800cdee <vSocketSelectTCP+0xb6>
                }
                else if( ( bAccepted != 0 ) && ( FreeRTOS_recvcount( pxSocket ) > 0 ) )
 800cdd4:	697b      	ldr	r3, [r7, #20]
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	d009      	beq.n	800cdee <vSocketSelectTCP+0xb6>
 800cdda:	6878      	ldr	r0, [r7, #4]
 800cddc:	f7ff fec2 	bl	800cb64 <FreeRTOS_rx_size>
 800cde0:	4603      	mov	r3, r0
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	dd03      	ble.n	800cdee <vSocketSelectTCP+0xb6>
                {
                    xSocketBits |= ( EventBits_t ) eSELECT_READ;
 800cde6:	693b      	ldr	r3, [r7, #16]
 800cde8:	f043 0301 	orr.w	r3, r3, #1
 800cdec:	613b      	str	r3, [r7, #16]
                    /* Nothing. */
                }
            }

            /* Is the set owner interested in EXCEPTION events? */
            if( ( pxSocket->xSelectBits & ( EventBits_t ) eSELECT_EXCEPT ) != 0U )
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cdf2:	f003 0304 	and.w	r3, r3, #4
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d00d      	beq.n	800ce16 <vSocketSelectTCP+0xde>
            {
                if( ( pxSocket->u.xTCP.eTCPState == eCLOSE_WAIT ) || ( pxSocket->u.xTCP.eTCPState == eCLOSED ) )
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800ce00:	2b08      	cmp	r3, #8
 800ce02:	d004      	beq.n	800ce0e <vSocketSelectTCP+0xd6>
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d103      	bne.n	800ce16 <vSocketSelectTCP+0xde>
                {
                    xSocketBits |= ( EventBits_t ) eSELECT_EXCEPT;
 800ce0e:	693b      	ldr	r3, [r7, #16]
 800ce10:	f043 0304 	orr.w	r3, r3, #4
 800ce14:	613b      	str	r3, [r7, #16]
                }
            }

            /* Is the set owner interested in WRITE events? */
            if( ( pxSocket->xSelectBits & ( EventBits_t ) eSELECT_WRITE ) != 0U )
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ce1a:	f003 0302 	and.w	r3, r3, #2
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d034      	beq.n	800ce8c <vSocketSelectTCP+0x154>
            {
                BaseType_t bMatch = pdFALSE;
 800ce22:	2300      	movs	r3, #0
 800ce24:	60fb      	str	r3, [r7, #12]

                if( bAccepted != 0 )
 800ce26:	697b      	ldr	r3, [r7, #20]
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d007      	beq.n	800ce3c <vSocketSelectTCP+0x104>
                {
                    if( FreeRTOS_tx_space( pxSocket ) > 0 )
 800ce2c:	6878      	ldr	r0, [r7, #4]
 800ce2e:	f7ff fe2b 	bl	800ca88 <FreeRTOS_tx_space>
 800ce32:	4603      	mov	r3, r0
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	dd01      	ble.n	800ce3c <vSocketSelectTCP+0x104>
                    {
                        bMatch = pdTRUE;
 800ce38:	2301      	movs	r3, #1
 800ce3a:	60fb      	str	r3, [r7, #12]
                    }
                }

                if( bMatch == pdFALSE )
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d11d      	bne.n	800ce7e <vSocketSelectTCP+0x146>
                {
                    if( ( pxSocket->u.xTCP.bits.bConnPrepared != pdFALSE_UNSIGNED ) &&
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800ce48:	f003 0308 	and.w	r3, r3, #8
 800ce4c:	b2db      	uxtb	r3, r3
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d015      	beq.n	800ce7e <vSocketSelectTCP+0x146>
                        ( pxSocket->u.xTCP.eTCPState >= eESTABLISHED ) &&
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
                    if( ( pxSocket->u.xTCP.bits.bConnPrepared != pdFALSE_UNSIGNED ) &&
 800ce58:	2b04      	cmp	r3, #4
 800ce5a:	d910      	bls.n	800ce7e <vSocketSelectTCP+0x146>
                        ( pxSocket->u.xTCP.bits.bConnPassed == pdFALSE_UNSIGNED ) )
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800ce62:	f003 0310 	and.w	r3, r3, #16
 800ce66:	b2db      	uxtb	r3, r3
                        ( pxSocket->u.xTCP.eTCPState >= eESTABLISHED ) &&
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d108      	bne.n	800ce7e <vSocketSelectTCP+0x146>
                    {
                        pxSocket->u.xTCP.bits.bConnPassed = pdTRUE_UNSIGNED;
 800ce6c:	687a      	ldr	r2, [r7, #4]
 800ce6e:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800ce72:	f043 0310 	orr.w	r3, r3, #16
 800ce76:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
                        bMatch = pdTRUE;
 800ce7a:	2301      	movs	r3, #1
 800ce7c:	60fb      	str	r3, [r7, #12]
                    }
                }

                if( bMatch != pdFALSE )
 800ce7e:	68fb      	ldr	r3, [r7, #12]
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d003      	beq.n	800ce8c <vSocketSelectTCP+0x154>
                {
                    xSocketBits |= ( EventBits_t ) eSELECT_WRITE;
 800ce84:	693b      	ldr	r3, [r7, #16]
 800ce86:	f043 0302 	orr.w	r3, r3, #2
 800ce8a:	613b      	str	r3, [r7, #16]
                }
            }

            return xSocketBits;
 800ce8c:	693b      	ldr	r3, [r7, #16]
        }
 800ce8e:	4618      	mov	r0, r3
 800ce90:	3718      	adds	r7, #24
 800ce92:	46bd      	mov	sp, r7
 800ce94:	bd80      	pop	{r7, pc}
	...

0800ce98 <vSocketSelect>:
 *        event has occurred.
 *
 * @param[in] pxSocketSet The socket-set which is to be waited on for change.
 */
    void vSocketSelect( const SocketSelect_t * pxSocketSet )
    {
 800ce98:	b580      	push	{r7, lr}
 800ce9a:	b08c      	sub	sp, #48	@ 0x30
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	6078      	str	r0, [r7, #4]
        BaseType_t xRound;
        EventBits_t xSocketBits, xBitsToClear;

        #if ipconfigUSE_TCP == 1
            BaseType_t xLastRound = 1;
 800cea0:	2301      	movs	r3, #1
 800cea2:	617b      	str	r3, [r7, #20]
        #else
            BaseType_t xLastRound = 0;
        #endif

        /* These flags will be switched on after checking the socket status. */
        EventBits_t xGroupBits = 0;
 800cea4:	2300      	movs	r3, #0
 800cea6:	627b      	str	r3, [r7, #36]	@ 0x24

        for( xRound = 0; xRound <= xLastRound; xRound++ )
 800cea8:	2300      	movs	r3, #0
 800ceaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ceac:	e047      	b.n	800cf3e <vSocketSelect+0xa6>
        {
            const ListItem_t * pxIterator;
            const ListItem_t * pxEnd;
            const List_t * pxList;

            if( xRound == 0 )
 800ceae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d104      	bne.n	800cebe <vSocketSelect+0x26>
            {
                /* MISRA Ref 11.3.1 [Misaligned access] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                /* coverity[misra_c_2012_rule_11_3_violation] */
                pxEnd = ( ( const ListItem_t * ) &( xBoundUDPSocketsList.xListEnd ) );
 800ceb4:	4b36      	ldr	r3, [pc, #216]	@ (800cf90 <vSocketSelect+0xf8>)
 800ceb6:	61fb      	str	r3, [r7, #28]
                pxList = &xBoundUDPSocketsList;
 800ceb8:	4b36      	ldr	r3, [pc, #216]	@ (800cf94 <vSocketSelect+0xfc>)
 800ceba:	61bb      	str	r3, [r7, #24]
 800cebc:	e003      	b.n	800cec6 <vSocketSelect+0x2e>
                else
                {
                    /* MISRA Ref 11.3.1 [Misaligned access] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                    /* coverity[misra_c_2012_rule_11_3_violation] */
                    pxEnd = ( ( const ListItem_t * ) &( xBoundTCPSocketsList.xListEnd ) );
 800cebe:	4b36      	ldr	r3, [pc, #216]	@ (800cf98 <vSocketSelect+0x100>)
 800cec0:	61fb      	str	r3, [r7, #28]
                    pxList = &xBoundTCPSocketsList;
 800cec2:	4b36      	ldr	r3, [pc, #216]	@ (800cf9c <vSocketSelect+0x104>)
 800cec4:	61bb      	str	r3, [r7, #24]
                }
            #endif /* ipconfigUSE_TCP == 1 */

            for( pxIterator = listGET_HEAD_ENTRY( pxList );
 800cec6:	69bb      	ldr	r3, [r7, #24]
 800cec8:	68db      	ldr	r3, [r3, #12]
 800ceca:	623b      	str	r3, [r7, #32]
 800cecc:	e030      	b.n	800cf30 <vSocketSelect+0x98>
                 pxIterator != pxEnd;
                 pxIterator = listGET_NEXT( pxIterator ) )
            {
                FreeRTOS_Socket_t * pxSocket = ( ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 800cece:	6a3b      	ldr	r3, [r7, #32]
 800ced0:	68db      	ldr	r3, [r3, #12]
 800ced2:	60fb      	str	r3, [r7, #12]

                if( pxSocket->pxSocketSet != pxSocketSet )
 800ced4:	68fb      	ldr	r3, [r7, #12]
 800ced6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ced8:	687a      	ldr	r2, [r7, #4]
 800ceda:	429a      	cmp	r2, r3
 800cedc:	d124      	bne.n	800cf28 <vSocketSelect+0x90>
                {
                    /* Socket does not belong to this select group. */
                    continue;
                }

                xSocketBits = 0;
 800cede:	2300      	movs	r3, #0
 800cee0:	62bb      	str	r3, [r7, #40]	@ 0x28

                #if ( ipconfigUSE_TCP == 1 )
                    if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800cee8:	2b06      	cmp	r3, #6
 800ceea:	d107      	bne.n	800cefc <vSocketSelect+0x64>
                    {
                        xSocketBits |= vSocketSelectTCP( pxSocket );
 800ceec:	68f8      	ldr	r0, [r7, #12]
 800ceee:	f7ff ff23 	bl	800cd38 <vSocketSelectTCP>
 800cef2:	4602      	mov	r2, r0
 800cef4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cef6:	4313      	orrs	r3, r2
 800cef8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cefa:	e00d      	b.n	800cf18 <vSocketSelect+0x80>
                    }
                    else
                #endif /* ipconfigUSE_TCP == 1 */
                {
                    /* Select events for UDP are simpler. */
                    if( ( ( pxSocket->xSelectBits & ( EventBits_t ) eSELECT_READ ) != 0U ) &&
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cf00:	f003 0301 	and.w	r3, r3, #1
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d007      	beq.n	800cf18 <vSocketSelect+0x80>
                        ( listCURRENT_LIST_LENGTH( &( pxSocket->u.xUDP.xWaitingPacketsList ) ) > 0U ) )
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
                    if( ( ( pxSocket->xSelectBits & ( EventBits_t ) eSELECT_READ ) != 0U ) &&
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d003      	beq.n	800cf18 <vSocketSelect+0x80>
                    {
                        xSocketBits |= ( EventBits_t ) eSELECT_READ;
 800cf10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf12:	f043 0301 	orr.w	r3, r3, #1
 800cf16:	62bb      	str	r3, [r7, #40]	@ 0x28
                    /* The WRITE and EXCEPT bits are not used for UDP */
                } /* if( pxSocket->ucProtocol == FREERTOS_IPPROTO_TCP ) */

                /* Each socket keeps its own event flags, which are looked-up
                 * by FreeRTOS_FD_ISSSET() */
                pxSocket->xSocketBits = xSocketBits;
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cf1c:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* The ORed value will be used to set the bits in the event
                 * group. */
                xGroupBits |= xSocketBits;
 800cf1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cf20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf22:	4313      	orrs	r3, r2
 800cf24:	627b      	str	r3, [r7, #36]	@ 0x24
 800cf26:	e000      	b.n	800cf2a <vSocketSelect+0x92>
                    continue;
 800cf28:	bf00      	nop
                 pxIterator = listGET_NEXT( pxIterator ) )
 800cf2a:	6a3b      	ldr	r3, [r7, #32]
 800cf2c:	685b      	ldr	r3, [r3, #4]
 800cf2e:	623b      	str	r3, [r7, #32]
                 pxIterator != pxEnd;
 800cf30:	6a3a      	ldr	r2, [r7, #32]
 800cf32:	69fb      	ldr	r3, [r7, #28]
 800cf34:	429a      	cmp	r2, r3
 800cf36:	d1ca      	bne.n	800cece <vSocketSelect+0x36>
        for( xRound = 0; xRound <= xLastRound; xRound++ )
 800cf38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf3a:	3301      	adds	r3, #1
 800cf3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cf3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cf40:	697b      	ldr	r3, [r7, #20]
 800cf42:	429a      	cmp	r2, r3
 800cf44:	ddb3      	ble.n	800ceae <vSocketSelect+0x16>
            } /* for( pxIterator ... ) */
        }     /* for( xRound = 0; xRound <= xLastRound; xRound++ ) */

        xBitsToClear = xEventGroupGetBits( pxSocketSet->xSelectGroup );
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	2100      	movs	r1, #0
 800cf4c:	4618      	mov	r0, r3
 800cf4e:	f006 fd2b 	bl	80139a8 <xEventGroupClearBits>
 800cf52:	6138      	str	r0, [r7, #16]

        /* Now set the necessary bits. */
        xBitsToClear = ( xBitsToClear & ~xGroupBits ) & ( ( EventBits_t ) eSELECT_ALL );
 800cf54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf56:	43da      	mvns	r2, r3
 800cf58:	693b      	ldr	r3, [r7, #16]
 800cf5a:	4013      	ands	r3, r2
 800cf5c:	f003 030f 	and.w	r3, r3, #15
 800cf60:	613b      	str	r3, [r7, #16]
             * and cleared in FreeRTOS_select(). */
            xBitsToClear &= ~( ( EventBits_t ) eSELECT_INTR );
        }
        #endif /* ipconfigSUPPORT_SIGNALS */

        if( xBitsToClear != 0U )
 800cf62:	693b      	ldr	r3, [r7, #16]
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d005      	beq.n	800cf74 <vSocketSelect+0xdc>
        {
            ( void ) xEventGroupClearBits( pxSocketSet->xSelectGroup, xBitsToClear );
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	6939      	ldr	r1, [r7, #16]
 800cf6e:	4618      	mov	r0, r3
 800cf70:	f006 fd1a 	bl	80139a8 <xEventGroupClearBits>
        }

        /* Now include eSELECT_CALL_IP to wakeup the caller. */
        ( void ) xEventGroupSetBits( pxSocketSet->xSelectGroup, xGroupBits | ( EventBits_t ) eSELECT_CALL_IP );
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	681a      	ldr	r2, [r3, #0]
 800cf78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf7a:	f043 0310 	orr.w	r3, r3, #16
 800cf7e:	4619      	mov	r1, r3
 800cf80:	4610      	mov	r0, r2
 800cf82:	f006 fd4e 	bl	8013a22 <xEventGroupSetBits>
    }
 800cf86:	bf00      	nop
 800cf88:	3730      	adds	r7, #48	@ 0x30
 800cf8a:	46bd      	mov	sp, r7
 800cf8c:	bd80      	pop	{r7, pc}
 800cf8e:	bf00      	nop
 800cf90:	20002690 	.word	0x20002690
 800cf94:	20002688 	.word	0x20002688
 800cf98:	200026a4 	.word	0x200026a4
 800cf9c:	2000269c 	.word	0x2000269c

0800cfa0 <uxStreamBufferSpace>:
 *         minus 1.
 */
size_t uxStreamBufferSpace( const StreamBuffer_t * const pxBuffer,
                            size_t uxLower,
                            size_t uxUpper )
{
 800cfa0:	b480      	push	{r7}
 800cfa2:	b087      	sub	sp, #28
 800cfa4:	af00      	add	r7, sp, #0
 800cfa6:	60f8      	str	r0, [r7, #12]
 800cfa8:	60b9      	str	r1, [r7, #8]
 800cfaa:	607a      	str	r2, [r7, #4]
    const size_t uxLength = pxBuffer->LENGTH;
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	691b      	ldr	r3, [r3, #16]
 800cfb0:	613b      	str	r3, [r7, #16]
    size_t uxCount = uxLength + uxUpper - uxLower - 1U;
 800cfb2:	693a      	ldr	r2, [r7, #16]
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	441a      	add	r2, r3
 800cfb8:	68bb      	ldr	r3, [r7, #8]
 800cfba:	1ad3      	subs	r3, r2, r3
 800cfbc:	3b01      	subs	r3, #1
 800cfbe:	617b      	str	r3, [r7, #20]

    if( uxCount >= uxLength )
 800cfc0:	697a      	ldr	r2, [r7, #20]
 800cfc2:	693b      	ldr	r3, [r7, #16]
 800cfc4:	429a      	cmp	r2, r3
 800cfc6:	d303      	bcc.n	800cfd0 <uxStreamBufferSpace+0x30>
    {
        uxCount -= uxLength;
 800cfc8:	697a      	ldr	r2, [r7, #20]
 800cfca:	693b      	ldr	r3, [r7, #16]
 800cfcc:	1ad3      	subs	r3, r2, r3
 800cfce:	617b      	str	r3, [r7, #20]
    }

    return uxCount;
 800cfd0:	697b      	ldr	r3, [r7, #20]
}
 800cfd2:	4618      	mov	r0, r3
 800cfd4:	371c      	adds	r7, #28
 800cfd6:	46bd      	mov	sp, r7
 800cfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfdc:	4770      	bx	lr

0800cfde <uxStreamBufferDistance>:
 * @return The distance between uxLower and uxUpper.
 */
size_t uxStreamBufferDistance( const StreamBuffer_t * const pxBuffer,
                               size_t uxLower,
                               size_t uxUpper )
{
 800cfde:	b480      	push	{r7}
 800cfe0:	b087      	sub	sp, #28
 800cfe2:	af00      	add	r7, sp, #0
 800cfe4:	60f8      	str	r0, [r7, #12]
 800cfe6:	60b9      	str	r1, [r7, #8]
 800cfe8:	607a      	str	r2, [r7, #4]
    const size_t uxLength = pxBuffer->LENGTH;
 800cfea:	68fb      	ldr	r3, [r7, #12]
 800cfec:	691b      	ldr	r3, [r3, #16]
 800cfee:	613b      	str	r3, [r7, #16]
    size_t uxCount = uxLength + uxUpper - uxLower;
 800cff0:	693a      	ldr	r2, [r7, #16]
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	441a      	add	r2, r3
 800cff6:	68bb      	ldr	r3, [r7, #8]
 800cff8:	1ad3      	subs	r3, r2, r3
 800cffa:	617b      	str	r3, [r7, #20]

    if( uxCount >= uxLength )
 800cffc:	697a      	ldr	r2, [r7, #20]
 800cffe:	693b      	ldr	r3, [r7, #16]
 800d000:	429a      	cmp	r2, r3
 800d002:	d303      	bcc.n	800d00c <uxStreamBufferDistance+0x2e>
    {
        uxCount -= uxLength;
 800d004:	697a      	ldr	r2, [r7, #20]
 800d006:	693b      	ldr	r3, [r7, #16]
 800d008:	1ad3      	subs	r3, r2, r3
 800d00a:	617b      	str	r3, [r7, #20]
    }

    return uxCount;
 800d00c:	697b      	ldr	r3, [r7, #20]
}
 800d00e:	4618      	mov	r0, r3
 800d010:	371c      	adds	r7, #28
 800d012:	46bd      	mov	sp, r7
 800d014:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d018:	4770      	bx	lr

0800d01a <uxStreamBufferGetSpace>:
 * @param[in] pxBuffer The circular stream buffer.
 * @return The number of items which can still be added to uxHead
 *         before hitting on uxTail
 */
size_t uxStreamBufferGetSpace( const StreamBuffer_t * const pxBuffer )
{
 800d01a:	b580      	push	{r7, lr}
 800d01c:	b082      	sub	sp, #8
 800d01e:	af00      	add	r7, sp, #0
 800d020:	6078      	str	r0, [r7, #4]
    return uxStreamBufferSpace( pxBuffer, pxBuffer->uxHead, pxBuffer->uxTail );
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	6899      	ldr	r1, [r3, #8]
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	461a      	mov	r2, r3
 800d02c:	6878      	ldr	r0, [r7, #4]
 800d02e:	f7ff ffb7 	bl	800cfa0 <uxStreamBufferSpace>
 800d032:	4603      	mov	r3, r0
}
 800d034:	4618      	mov	r0, r3
 800d036:	3708      	adds	r7, #8
 800d038:	46bd      	mov	sp, r7
 800d03a:	bd80      	pop	{r7, pc}

0800d03c <uxStreamBufferFrontSpace>:
 * @param[in] pxBuffer The circular stream buffer.
 * @return Distance between uxFront and uxTail or the number of items
 *         which can still be added to uxFront, before hitting on uxTail.
 */
size_t uxStreamBufferFrontSpace( const StreamBuffer_t * const pxBuffer )
{
 800d03c:	b580      	push	{r7, lr}
 800d03e:	b082      	sub	sp, #8
 800d040:	af00      	add	r7, sp, #0
 800d042:	6078      	str	r0, [r7, #4]
    return uxStreamBufferSpace( pxBuffer, pxBuffer->uxFront, pxBuffer->uxTail );
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	68d9      	ldr	r1, [r3, #12]
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	461a      	mov	r2, r3
 800d04e:	6878      	ldr	r0, [r7, #4]
 800d050:	f7ff ffa6 	bl	800cfa0 <uxStreamBufferSpace>
 800d054:	4603      	mov	r3, r0
}
 800d056:	4618      	mov	r0, r3
 800d058:	3708      	adds	r7, #8
 800d05a:	46bd      	mov	sp, r7
 800d05c:	bd80      	pop	{r7, pc}

0800d05e <uxStreamBufferGetSize>:
 * @param[in] pxBuffer The circular stream buffer.
 * @return The number of items which can be read from the tail before
 *        reaching the head.
 */
size_t uxStreamBufferGetSize( const StreamBuffer_t * const pxBuffer )
{
 800d05e:	b580      	push	{r7, lr}
 800d060:	b082      	sub	sp, #8
 800d062:	af00      	add	r7, sp, #0
 800d064:	6078      	str	r0, [r7, #4]
    return uxStreamBufferDistance( pxBuffer, pxBuffer->uxTail, pxBuffer->uxHead );
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	6819      	ldr	r1, [r3, #0]
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	689b      	ldr	r3, [r3, #8]
 800d06e:	461a      	mov	r2, r3
 800d070:	6878      	ldr	r0, [r7, #4]
 800d072:	f7ff ffb4 	bl	800cfde <uxStreamBufferDistance>
 800d076:	4603      	mov	r3, r0
}
 800d078:	4618      	mov	r0, r3
 800d07a:	3708      	adds	r7, #8
 800d07c:	46bd      	mov	sp, r7
 800d07e:	bd80      	pop	{r7, pc}

0800d080 <uxStreamBufferMidSpace>:
 *        buffer.
 * @param[in] pxBuffer The circular stream buffer.
 * @return The space between the mid pointer and the head.
 */
size_t uxStreamBufferMidSpace( const StreamBuffer_t * const pxBuffer )
{
 800d080:	b580      	push	{r7, lr}
 800d082:	b082      	sub	sp, #8
 800d084:	af00      	add	r7, sp, #0
 800d086:	6078      	str	r0, [r7, #4]
    return uxStreamBufferDistance( pxBuffer, pxBuffer->uxMid, pxBuffer->uxHead );
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	6859      	ldr	r1, [r3, #4]
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	689b      	ldr	r3, [r3, #8]
 800d090:	461a      	mov	r2, r3
 800d092:	6878      	ldr	r0, [r7, #4]
 800d094:	f7ff ffa3 	bl	800cfde <uxStreamBufferDistance>
 800d098:	4603      	mov	r3, r0
}
 800d09a:	4618      	mov	r0, r3
 800d09c:	3708      	adds	r7, #8
 800d09e:	46bd      	mov	sp, r7
 800d0a0:	bd80      	pop	{r7, pc}

0800d0a2 <vStreamBufferClear>:
/**
 * @brief Clear the stream buffer.
 * @param[in] pxBuffer The circular stream buffer.
 */
void vStreamBufferClear( StreamBuffer_t * const pxBuffer )
{
 800d0a2:	b480      	push	{r7}
 800d0a4:	b083      	sub	sp, #12
 800d0a6:	af00      	add	r7, sp, #0
 800d0a8:	6078      	str	r0, [r7, #4]
    /* Make the circular buffer empty */
    pxBuffer->uxHead = 0U;
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	2200      	movs	r2, #0
 800d0ae:	609a      	str	r2, [r3, #8]
    pxBuffer->uxTail = 0U;
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	2200      	movs	r2, #0
 800d0b4:	601a      	str	r2, [r3, #0]
    pxBuffer->uxFront = 0U;
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	2200      	movs	r2, #0
 800d0ba:	60da      	str	r2, [r3, #12]
    pxBuffer->uxMid = 0U;
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	2200      	movs	r2, #0
 800d0c0:	605a      	str	r2, [r3, #4]
}
 800d0c2:	bf00      	nop
 800d0c4:	370c      	adds	r7, #12
 800d0c6:	46bd      	mov	sp, r7
 800d0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0cc:	4770      	bx	lr

0800d0ce <vStreamBufferMoveMid>:
 * @param[in] pxBuffer The circular stream buffer.
 * @param[in] uxCount The byte count by which the mid pointer is to be moved.
 */
void vStreamBufferMoveMid( StreamBuffer_t * const pxBuffer,
                           const size_t uxCount )
{
 800d0ce:	b580      	push	{r7, lr}
 800d0d0:	b086      	sub	sp, #24
 800d0d2:	af00      	add	r7, sp, #0
 800d0d4:	6078      	str	r0, [r7, #4]
 800d0d6:	6039      	str	r1, [r7, #0]
    /* Increment uxMid, but no further than uxHead */
    const size_t uxLength = pxBuffer->LENGTH;
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	691b      	ldr	r3, [r3, #16]
 800d0dc:	60fb      	str	r3, [r7, #12]
    const size_t uxSize = uxStreamBufferMidSpace( pxBuffer );
 800d0de:	6878      	ldr	r0, [r7, #4]
 800d0e0:	f7ff ffce 	bl	800d080 <uxStreamBufferMidSpace>
 800d0e4:	60b8      	str	r0, [r7, #8]
    size_t uxMid = pxBuffer->uxMid;
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	685b      	ldr	r3, [r3, #4]
 800d0ea:	617b      	str	r3, [r7, #20]
    size_t uxMoveCount = uxCount;
 800d0ec:	683b      	ldr	r3, [r7, #0]
 800d0ee:	613b      	str	r3, [r7, #16]

    if( uxMoveCount > uxSize )
 800d0f0:	693a      	ldr	r2, [r7, #16]
 800d0f2:	68bb      	ldr	r3, [r7, #8]
 800d0f4:	429a      	cmp	r2, r3
 800d0f6:	d901      	bls.n	800d0fc <vStreamBufferMoveMid+0x2e>
    {
        uxMoveCount = uxSize;
 800d0f8:	68bb      	ldr	r3, [r7, #8]
 800d0fa:	613b      	str	r3, [r7, #16]
    }

    uxMid += uxMoveCount;
 800d0fc:	697a      	ldr	r2, [r7, #20]
 800d0fe:	693b      	ldr	r3, [r7, #16]
 800d100:	4413      	add	r3, r2
 800d102:	617b      	str	r3, [r7, #20]

    if( uxMid >= uxLength )
 800d104:	697a      	ldr	r2, [r7, #20]
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	429a      	cmp	r2, r3
 800d10a:	d303      	bcc.n	800d114 <vStreamBufferMoveMid+0x46>
    {
        uxMid -= uxLength;
 800d10c:	697a      	ldr	r2, [r7, #20]
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	1ad3      	subs	r3, r2, r3
 800d112:	617b      	str	r3, [r7, #20]
    }

    pxBuffer->uxMid = uxMid;
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	697a      	ldr	r2, [r7, #20]
 800d118:	605a      	str	r2, [r3, #4]
}
 800d11a:	bf00      	nop
 800d11c:	3718      	adds	r7, #24
 800d11e:	46bd      	mov	sp, r7
 800d120:	bd80      	pop	{r7, pc}

0800d122 <xStreamBufferLessThenEqual>:
 * @return pdTRUE if uxLeft <= uxRight, else pdFALSE.
 */
BaseType_t xStreamBufferLessThenEqual( const StreamBuffer_t * const pxBuffer,
                                       size_t uxLeft,
                                       size_t uxRight )
{
 800d122:	b480      	push	{r7}
 800d124:	b087      	sub	sp, #28
 800d126:	af00      	add	r7, sp, #0
 800d128:	60f8      	str	r0, [r7, #12]
 800d12a:	60b9      	str	r1, [r7, #8]
 800d12c:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 800d12e:	2300      	movs	r3, #0
 800d130:	617b      	str	r3, [r7, #20]
    const size_t uxTail = pxBuffer->uxTail;
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	681b      	ldr	r3, [r3, #0]
 800d136:	613b      	str	r3, [r7, #16]

    if( ( uxLeft - uxTail ) <= ( uxRight - uxTail ) )
 800d138:	68ba      	ldr	r2, [r7, #8]
 800d13a:	693b      	ldr	r3, [r7, #16]
 800d13c:	1ad2      	subs	r2, r2, r3
 800d13e:	6879      	ldr	r1, [r7, #4]
 800d140:	693b      	ldr	r3, [r7, #16]
 800d142:	1acb      	subs	r3, r1, r3
 800d144:	429a      	cmp	r2, r3
 800d146:	d801      	bhi.n	800d14c <xStreamBufferLessThenEqual+0x2a>
    {
        xReturn = pdTRUE;
 800d148:	2301      	movs	r3, #1
 800d14a:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 800d14c:	697b      	ldr	r3, [r7, #20]
}
 800d14e:	4618      	mov	r0, r3
 800d150:	371c      	adds	r7, #28
 800d152:	46bd      	mov	sp, r7
 800d154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d158:	4770      	bx	lr

0800d15a <uxStreamBufferGetPtr>:
 *         actual number of available bytes since this is a circular buffer and tail
 *         can loop back to the start of the buffer).
 */
size_t uxStreamBufferGetPtr( StreamBuffer_t * const pxBuffer,
                             uint8_t ** const ppucData )
{
 800d15a:	b580      	push	{r7, lr}
 800d15c:	b084      	sub	sp, #16
 800d15e:	af00      	add	r7, sp, #0
 800d160:	6078      	str	r0, [r7, #4]
 800d162:	6039      	str	r1, [r7, #0]
    const size_t uxNextTail = pxBuffer->uxTail;
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	681b      	ldr	r3, [r3, #0]
 800d168:	60fb      	str	r3, [r7, #12]
    const size_t uxSize = uxStreamBufferGetSize( pxBuffer );
 800d16a:	6878      	ldr	r0, [r7, #4]
 800d16c:	f7ff ff77 	bl	800d05e <uxStreamBufferGetSize>
 800d170:	60b8      	str	r0, [r7, #8]

    /* MISRA Ref 18.4.1 [Usage of +, -, += and -= operators on expression of pointer type]. */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-184. */
    /* coverity[misra_c_2012_rule_18_4_violation] */
    *ppucData = pxBuffer->ucArray + uxNextTail;
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	f103 0214 	add.w	r2, r3, #20
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	441a      	add	r2, r3
 800d17c:	683b      	ldr	r3, [r7, #0]
 800d17e:	601a      	str	r2, [r3, #0]

    return FreeRTOS_min_size_t( uxSize, pxBuffer->LENGTH - uxNextTail );
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	691a      	ldr	r2, [r3, #16]
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	1ad3      	subs	r3, r2, r3
 800d188:	4619      	mov	r1, r3
 800d18a:	68b8      	ldr	r0, [r7, #8]
 800d18c:	f7fd fc72 	bl	800aa74 <FreeRTOS_min_size_t>
 800d190:	4603      	mov	r3, r0
}
 800d192:	4618      	mov	r0, r3
 800d194:	3710      	adds	r7, #16
 800d196:	46bd      	mov	sp, r7
 800d198:	bd80      	pop	{r7, pc}

0800d19a <uxStreamBufferAdd>:
 */
size_t uxStreamBufferAdd( StreamBuffer_t * const pxBuffer,
                          size_t uxOffset,
                          const uint8_t * const pucData,
                          size_t uxByteCount )
{
 800d19a:	b580      	push	{r7, lr}
 800d19c:	b08a      	sub	sp, #40	@ 0x28
 800d19e:	af00      	add	r7, sp, #0
 800d1a0:	60f8      	str	r0, [r7, #12]
 800d1a2:	60b9      	str	r1, [r7, #8]
 800d1a4:	607a      	str	r2, [r7, #4]
 800d1a6:	603b      	str	r3, [r7, #0]
    size_t uxCount;
    size_t uxSpace = uxStreamBufferGetSpace( pxBuffer );
 800d1a8:	68f8      	ldr	r0, [r7, #12]
 800d1aa:	f7ff ff36 	bl	800d01a <uxStreamBufferGetSpace>
 800d1ae:	6278      	str	r0, [r7, #36]	@ 0x24

    /* If uxOffset > 0, items can be placed in front of uxHead */
    if( uxSpace > uxOffset )
 800d1b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d1b2:	68bb      	ldr	r3, [r7, #8]
 800d1b4:	429a      	cmp	r2, r3
 800d1b6:	d904      	bls.n	800d1c2 <uxStreamBufferAdd+0x28>
    {
        uxSpace -= uxOffset;
 800d1b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d1ba:	68bb      	ldr	r3, [r7, #8]
 800d1bc:	1ad3      	subs	r3, r2, r3
 800d1be:	627b      	str	r3, [r7, #36]	@ 0x24
 800d1c0:	e001      	b.n	800d1c6 <uxStreamBufferAdd+0x2c>
    }
    else
    {
        uxSpace = 0U;
 800d1c2:	2300      	movs	r3, #0
 800d1c4:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* The number of bytes that can be written is the minimum of the number of
     * bytes requested and the number available. */
    uxCount = FreeRTOS_min_size_t( uxSpace, uxByteCount );
 800d1c6:	6839      	ldr	r1, [r7, #0]
 800d1c8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d1ca:	f7fd fc53 	bl	800aa74 <FreeRTOS_min_size_t>
 800d1ce:	61f8      	str	r0, [r7, #28]

    if( uxCount != 0U )
 800d1d0:	69fb      	ldr	r3, [r7, #28]
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d05c      	beq.n	800d290 <uxStreamBufferAdd+0xf6>
    {
        const size_t uxLength = pxBuffer->LENGTH;
 800d1d6:	68fb      	ldr	r3, [r7, #12]
 800d1d8:	691b      	ldr	r3, [r3, #16]
 800d1da:	61bb      	str	r3, [r7, #24]
        size_t uxNextHead = pxBuffer->uxHead;
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	689b      	ldr	r3, [r3, #8]
 800d1e0:	623b      	str	r3, [r7, #32]

        if( uxOffset != 0U )
 800d1e2:	68bb      	ldr	r3, [r7, #8]
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d00b      	beq.n	800d200 <uxStreamBufferAdd+0x66>
        {
            /* ( uxOffset > 0 ) means: write in front if the uxHead marker */
            uxNextHead += uxOffset;
 800d1e8:	6a3a      	ldr	r2, [r7, #32]
 800d1ea:	68bb      	ldr	r3, [r7, #8]
 800d1ec:	4413      	add	r3, r2
 800d1ee:	623b      	str	r3, [r7, #32]

            if( uxNextHead >= uxLength )
 800d1f0:	6a3a      	ldr	r2, [r7, #32]
 800d1f2:	69bb      	ldr	r3, [r7, #24]
 800d1f4:	429a      	cmp	r2, r3
 800d1f6:	d303      	bcc.n	800d200 <uxStreamBufferAdd+0x66>
            {
                uxNextHead -= uxLength;
 800d1f8:	6a3a      	ldr	r2, [r7, #32]
 800d1fa:	69bb      	ldr	r3, [r7, #24]
 800d1fc:	1ad3      	subs	r3, r2, r3
 800d1fe:	623b      	str	r3, [r7, #32]
            }
        }

        if( pucData != NULL )
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	2b00      	cmp	r3, #0
 800d204:	d021      	beq.n	800d24a <uxStreamBufferAdd+0xb0>
        {
            /* Calculate the number of bytes that can be added in the first
            * write - which may be less than the total number of bytes that need
            * to be added if the buffer will wrap back to the beginning. */
            const size_t uxFirst = FreeRTOS_min_size_t( uxLength - uxNextHead, uxCount );
 800d206:	69ba      	ldr	r2, [r7, #24]
 800d208:	6a3b      	ldr	r3, [r7, #32]
 800d20a:	1ad3      	subs	r3, r2, r3
 800d20c:	69f9      	ldr	r1, [r7, #28]
 800d20e:	4618      	mov	r0, r3
 800d210:	f7fd fc30 	bl	800aa74 <FreeRTOS_min_size_t>
 800d214:	6178      	str	r0, [r7, #20]

            /* Write as many bytes as can be written in the first write. */
            ( void ) pvPortMemCpyStreamBuffer( &( pxBuffer->ucArray[ uxNextHead ] ), pucData, uxFirst );
 800d216:	6a3b      	ldr	r3, [r7, #32]
 800d218:	3310      	adds	r3, #16
 800d21a:	68fa      	ldr	r2, [r7, #12]
 800d21c:	4413      	add	r3, r2
 800d21e:	3304      	adds	r3, #4
 800d220:	697a      	ldr	r2, [r7, #20]
 800d222:	6879      	ldr	r1, [r7, #4]
 800d224:	4618      	mov	r0, r3
 800d226:	f00a fa6e 	bl	8017706 <memcpy>

            /* If the number of bytes written was less than the number that
             * could be written in the first write... */
            if( uxCount > uxFirst )
 800d22a:	69fa      	ldr	r2, [r7, #28]
 800d22c:	697b      	ldr	r3, [r7, #20]
 800d22e:	429a      	cmp	r2, r3
 800d230:	d90b      	bls.n	800d24a <uxStreamBufferAdd+0xb0>
            {
                /* ...then write the remaining bytes to the start of the
                 * buffer. */
                ( void ) pvPortMemCpyStreamBuffer( pxBuffer->ucArray, &( pucData[ uxFirst ] ), uxCount - uxFirst );
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	f103 0014 	add.w	r0, r3, #20
 800d238:	687a      	ldr	r2, [r7, #4]
 800d23a:	697b      	ldr	r3, [r7, #20]
 800d23c:	18d1      	adds	r1, r2, r3
 800d23e:	69fa      	ldr	r2, [r7, #28]
 800d240:	697b      	ldr	r3, [r7, #20]
 800d242:	1ad3      	subs	r3, r2, r3
 800d244:	461a      	mov	r2, r3
 800d246:	f00a fa5e 	bl	8017706 <memcpy>
            }
        }

        /* The below update to the stream buffer members must happen
         * atomically. */
        taskENTER_CRITICAL();
 800d24a:	f009 fcc7 	bl	8016bdc <vPortEnterCritical>
        {
            if( uxOffset == 0U )
 800d24e:	68bb      	ldr	r3, [r7, #8]
 800d250:	2b00      	cmp	r3, #0
 800d252:	d10e      	bne.n	800d272 <uxStreamBufferAdd+0xd8>
            {
                /* ( uxOffset == 0 ) means: write at uxHead position */
                uxNextHead += uxCount;
 800d254:	6a3a      	ldr	r2, [r7, #32]
 800d256:	69fb      	ldr	r3, [r7, #28]
 800d258:	4413      	add	r3, r2
 800d25a:	623b      	str	r3, [r7, #32]

                if( uxNextHead >= uxLength )
 800d25c:	6a3a      	ldr	r2, [r7, #32]
 800d25e:	69bb      	ldr	r3, [r7, #24]
 800d260:	429a      	cmp	r2, r3
 800d262:	d303      	bcc.n	800d26c <uxStreamBufferAdd+0xd2>
                {
                    uxNextHead -= uxLength;
 800d264:	6a3a      	ldr	r2, [r7, #32]
 800d266:	69bb      	ldr	r3, [r7, #24]
 800d268:	1ad3      	subs	r3, r2, r3
 800d26a:	623b      	str	r3, [r7, #32]
                }

                pxBuffer->uxHead = uxNextHead;
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	6a3a      	ldr	r2, [r7, #32]
 800d270:	609a      	str	r2, [r3, #8]
            }

            if( xStreamBufferLessThenEqual( pxBuffer, pxBuffer->uxFront, uxNextHead ) != pdFALSE )
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	68db      	ldr	r3, [r3, #12]
 800d276:	6a3a      	ldr	r2, [r7, #32]
 800d278:	4619      	mov	r1, r3
 800d27a:	68f8      	ldr	r0, [r7, #12]
 800d27c:	f7ff ff51 	bl	800d122 <xStreamBufferLessThenEqual>
 800d280:	4603      	mov	r3, r0
 800d282:	2b00      	cmp	r3, #0
 800d284:	d002      	beq.n	800d28c <uxStreamBufferAdd+0xf2>
            {
                /* Advance the front pointer */
                pxBuffer->uxFront = uxNextHead;
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	6a3a      	ldr	r2, [r7, #32]
 800d28a:	60da      	str	r2, [r3, #12]
            }
        }
        taskEXIT_CRITICAL();
 800d28c:	f009 fcdc 	bl	8016c48 <vPortExitCritical>
    }

    return uxCount;
 800d290:	69fb      	ldr	r3, [r7, #28]
}
 800d292:	4618      	mov	r0, r3
 800d294:	3728      	adds	r7, #40	@ 0x28
 800d296:	46bd      	mov	sp, r7
 800d298:	bd80      	pop	{r7, pc}

0800d29a <uxStreamBufferGet>:
size_t uxStreamBufferGet( StreamBuffer_t * const pxBuffer,
                          size_t uxOffset,
                          uint8_t * const pucData,
                          size_t uxMaxCount,
                          BaseType_t xPeek )
{
 800d29a:	b580      	push	{r7, lr}
 800d29c:	b08a      	sub	sp, #40	@ 0x28
 800d29e:	af00      	add	r7, sp, #0
 800d2a0:	60f8      	str	r0, [r7, #12]
 800d2a2:	60b9      	str	r1, [r7, #8]
 800d2a4:	607a      	str	r2, [r7, #4]
 800d2a6:	603b      	str	r3, [r7, #0]
    size_t uxCount;

    /* How much data is available? */
    size_t uxSize = uxStreamBufferGetSize( pxBuffer );
 800d2a8:	68f8      	ldr	r0, [r7, #12]
 800d2aa:	f7ff fed8 	bl	800d05e <uxStreamBufferGetSize>
 800d2ae:	6278      	str	r0, [r7, #36]	@ 0x24

    if( uxSize > uxOffset )
 800d2b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d2b2:	68bb      	ldr	r3, [r7, #8]
 800d2b4:	429a      	cmp	r2, r3
 800d2b6:	d904      	bls.n	800d2c2 <uxStreamBufferGet+0x28>
    {
        uxSize -= uxOffset;
 800d2b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d2ba:	68bb      	ldr	r3, [r7, #8]
 800d2bc:	1ad3      	subs	r3, r2, r3
 800d2be:	627b      	str	r3, [r7, #36]	@ 0x24
 800d2c0:	e001      	b.n	800d2c6 <uxStreamBufferGet+0x2c>
    }
    else
    {
        uxSize = 0U;
 800d2c2:	2300      	movs	r3, #0
 800d2c4:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Use the minimum of the wanted bytes and the available bytes. */
    uxCount = FreeRTOS_min_size_t( uxSize, uxMaxCount );
 800d2c6:	6839      	ldr	r1, [r7, #0]
 800d2c8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d2ca:	f7fd fbd3 	bl	800aa74 <FreeRTOS_min_size_t>
 800d2ce:	61f8      	str	r0, [r7, #28]

    if( uxCount != 0U )
 800d2d0:	69fb      	ldr	r3, [r7, #28]
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	d04e      	beq.n	800d374 <uxStreamBufferGet+0xda>
    {
        const size_t uxLength = pxBuffer->LENGTH;
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	691b      	ldr	r3, [r3, #16]
 800d2da:	61bb      	str	r3, [r7, #24]
        size_t uxNextTail = pxBuffer->uxTail;
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	623b      	str	r3, [r7, #32]

        if( uxOffset != 0U )
 800d2e2:	68bb      	ldr	r3, [r7, #8]
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d00b      	beq.n	800d300 <uxStreamBufferGet+0x66>
        {
            uxNextTail += uxOffset;
 800d2e8:	6a3a      	ldr	r2, [r7, #32]
 800d2ea:	68bb      	ldr	r3, [r7, #8]
 800d2ec:	4413      	add	r3, r2
 800d2ee:	623b      	str	r3, [r7, #32]

            if( uxNextTail >= uxLength )
 800d2f0:	6a3a      	ldr	r2, [r7, #32]
 800d2f2:	69bb      	ldr	r3, [r7, #24]
 800d2f4:	429a      	cmp	r2, r3
 800d2f6:	d303      	bcc.n	800d300 <uxStreamBufferGet+0x66>
            {
                uxNextTail -= uxLength;
 800d2f8:	6a3a      	ldr	r2, [r7, #32]
 800d2fa:	69bb      	ldr	r3, [r7, #24]
 800d2fc:	1ad3      	subs	r3, r2, r3
 800d2fe:	623b      	str	r3, [r7, #32]
            }
        }

        if( pucData != NULL )
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	2b00      	cmp	r3, #0
 800d304:	d021      	beq.n	800d34a <uxStreamBufferGet+0xb0>
        {
            /* Calculate the number of bytes that can be read - which may be
             * less than the number wanted if the data wraps around to the start of
             * the buffer. */
            const size_t uxFirst = FreeRTOS_min_size_t( uxLength - uxNextTail, uxCount );
 800d306:	69ba      	ldr	r2, [r7, #24]
 800d308:	6a3b      	ldr	r3, [r7, #32]
 800d30a:	1ad3      	subs	r3, r2, r3
 800d30c:	69f9      	ldr	r1, [r7, #28]
 800d30e:	4618      	mov	r0, r3
 800d310:	f7fd fbb0 	bl	800aa74 <FreeRTOS_min_size_t>
 800d314:	6178      	str	r0, [r7, #20]

            /* Obtain the number of bytes it is possible to obtain in the first
             * read. */
            ( void ) pvPortMemCpyStreamBuffer( pucData, &( pxBuffer->ucArray[ uxNextTail ] ), uxFirst );
 800d316:	6a3b      	ldr	r3, [r7, #32]
 800d318:	3310      	adds	r3, #16
 800d31a:	68fa      	ldr	r2, [r7, #12]
 800d31c:	4413      	add	r3, r2
 800d31e:	3304      	adds	r3, #4
 800d320:	697a      	ldr	r2, [r7, #20]
 800d322:	4619      	mov	r1, r3
 800d324:	6878      	ldr	r0, [r7, #4]
 800d326:	f00a f9ee 	bl	8017706 <memcpy>

            /* If the total number of wanted bytes is greater than the number
             * that could be read in the first read... */
            if( uxCount > uxFirst )
 800d32a:	69fa      	ldr	r2, [r7, #28]
 800d32c:	697b      	ldr	r3, [r7, #20]
 800d32e:	429a      	cmp	r2, r3
 800d330:	d90b      	bls.n	800d34a <uxStreamBufferGet+0xb0>
            {
                /* ...then read the remaining bytes from the start of the buffer. */
                ( void ) pvPortMemCpyStreamBuffer( &( pucData[ uxFirst ] ), pxBuffer->ucArray, uxCount - uxFirst );
 800d332:	687a      	ldr	r2, [r7, #4]
 800d334:	697b      	ldr	r3, [r7, #20]
 800d336:	18d0      	adds	r0, r2, r3
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	f103 0114 	add.w	r1, r3, #20
 800d33e:	69fa      	ldr	r2, [r7, #28]
 800d340:	697b      	ldr	r3, [r7, #20]
 800d342:	1ad3      	subs	r3, r2, r3
 800d344:	461a      	mov	r2, r3
 800d346:	f00a f9de 	bl	8017706 <memcpy>
            }
        }

        if( ( xPeek == pdFALSE ) && ( uxOffset == 0U ) )
 800d34a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	d111      	bne.n	800d374 <uxStreamBufferGet+0xda>
 800d350:	68bb      	ldr	r3, [r7, #8]
 800d352:	2b00      	cmp	r3, #0
 800d354:	d10e      	bne.n	800d374 <uxStreamBufferGet+0xda>
        {
            /* Move the tail pointer to effectively remove the data read from
             * the buffer. */
            uxNextTail += uxCount;
 800d356:	6a3a      	ldr	r2, [r7, #32]
 800d358:	69fb      	ldr	r3, [r7, #28]
 800d35a:	4413      	add	r3, r2
 800d35c:	623b      	str	r3, [r7, #32]

            if( uxNextTail >= uxLength )
 800d35e:	6a3a      	ldr	r2, [r7, #32]
 800d360:	69bb      	ldr	r3, [r7, #24]
 800d362:	429a      	cmp	r2, r3
 800d364:	d303      	bcc.n	800d36e <uxStreamBufferGet+0xd4>
            {
                uxNextTail -= uxLength;
 800d366:	6a3a      	ldr	r2, [r7, #32]
 800d368:	69bb      	ldr	r3, [r7, #24]
 800d36a:	1ad3      	subs	r3, r2, r3
 800d36c:	623b      	str	r3, [r7, #32]
            }

            pxBuffer->uxTail = uxNextTail;
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	6a3a      	ldr	r2, [r7, #32]
 800d372:	601a      	str	r2, [r3, #0]
        }
    }

    return uxCount;
 800d374:	69fb      	ldr	r3, [r7, #28]
}
 800d376:	4618      	mov	r0, r3
 800d378:	3728      	adds	r7, #40	@ 0x28
 800d37a:	46bd      	mov	sp, r7
 800d37c:	bd80      	pop	{r7, pc}
	...

0800d380 <vSocketCloseNextTime>:
 *
 * @param[in] pxSocket The socket to be checked.
 */
    /* coverity[single_use] */
    void vSocketCloseNextTime( FreeRTOS_Socket_t * pxSocket )
    {
 800d380:	b580      	push	{r7, lr}
 800d382:	b082      	sub	sp, #8
 800d384:	af00      	add	r7, sp, #0
 800d386:	6078      	str	r0, [r7, #4]
        if( ( xSocketToClose != NULL ) && ( xSocketToClose != pxSocket ) )
 800d388:	4b0a      	ldr	r3, [pc, #40]	@ (800d3b4 <vSocketCloseNextTime+0x34>)
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d009      	beq.n	800d3a4 <vSocketCloseNextTime+0x24>
 800d390:	4b08      	ldr	r3, [pc, #32]	@ (800d3b4 <vSocketCloseNextTime+0x34>)
 800d392:	681b      	ldr	r3, [r3, #0]
 800d394:	687a      	ldr	r2, [r7, #4]
 800d396:	429a      	cmp	r2, r3
 800d398:	d004      	beq.n	800d3a4 <vSocketCloseNextTime+0x24>
        {
            ( void ) vSocketClose( xSocketToClose );
 800d39a:	4b06      	ldr	r3, [pc, #24]	@ (800d3b4 <vSocketCloseNextTime+0x34>)
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	4618      	mov	r0, r3
 800d3a0:	f7fe fb9c 	bl	800badc <vSocketClose>
        }

        xSocketToClose = pxSocket;
 800d3a4:	4a03      	ldr	r2, [pc, #12]	@ (800d3b4 <vSocketCloseNextTime+0x34>)
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	6013      	str	r3, [r2, #0]
    }
 800d3aa:	bf00      	nop
 800d3ac:	3708      	adds	r7, #8
 800d3ae:	46bd      	mov	sp, r7
 800d3b0:	bd80      	pop	{r7, pc}
 800d3b2:	bf00      	nop
 800d3b4:	200026b4 	.word	0x200026b4

0800d3b8 <vSocketListenNextTime>:
 *
 * @param[in] pxSocket The socket to be checked.
 */
    /* coverity[single_use] */
    void vSocketListenNextTime( FreeRTOS_Socket_t * pxSocket )
    {
 800d3b8:	b580      	push	{r7, lr}
 800d3ba:	b082      	sub	sp, #8
 800d3bc:	af00      	add	r7, sp, #0
 800d3be:	6078      	str	r0, [r7, #4]
        if( ( xSocketToListen != NULL ) && ( xSocketToListen != pxSocket ) )
 800d3c0:	4b0c      	ldr	r3, [pc, #48]	@ (800d3f4 <vSocketListenNextTime+0x3c>)
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d00e      	beq.n	800d3e6 <vSocketListenNextTime+0x2e>
 800d3c8:	4b0a      	ldr	r3, [pc, #40]	@ (800d3f4 <vSocketListenNextTime+0x3c>)
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	687a      	ldr	r2, [r7, #4]
 800d3ce:	429a      	cmp	r2, r3
 800d3d0:	d009      	beq.n	800d3e6 <vSocketListenNextTime+0x2e>
        {
            ( void ) FreeRTOS_listen( ( Socket_t ) xSocketToListen, ( BaseType_t ) ( xSocketToListen->u.xTCP.usBacklog ) );
 800d3d2:	4b08      	ldr	r3, [pc, #32]	@ (800d3f4 <vSocketListenNextTime+0x3c>)
 800d3d4:	681a      	ldr	r2, [r3, #0]
 800d3d6:	4b07      	ldr	r3, [pc, #28]	@ (800d3f4 <vSocketListenNextTime+0x3c>)
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
 800d3de:	4619      	mov	r1, r3
 800d3e0:	4610      	mov	r0, r2
 800d3e2:	f7ff f8b9 	bl	800c558 <FreeRTOS_listen>
        }

        xSocketToListen = pxSocket;
 800d3e6:	4a03      	ldr	r2, [pc, #12]	@ (800d3f4 <vSocketListenNextTime+0x3c>)
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	6013      	str	r3, [r2, #0]
    }
 800d3ec:	bf00      	nop
 800d3ee:	3708      	adds	r7, #8
 800d3f0:	46bd      	mov	sp, r7
 800d3f2:	bd80      	pop	{r7, pc}
 800d3f4:	200026b8 	.word	0x200026b8

0800d3f8 <xTCPSocketCheck>:
 *      prvTCPSendRepeated()            // Send at most 8 messages on a row
 *          prvTCPReturnPacket()        // Prepare for returning
 *          xNetworkInterfaceOutput()   // Sends data to the NIC ( declared in portable/NetworkInterface/xxx )
 */
    BaseType_t xTCPSocketCheck( FreeRTOS_Socket_t * pxSocket )
    {
 800d3f8:	b590      	push	{r4, r7, lr}
 800d3fa:	b085      	sub	sp, #20
 800d3fc:	af00      	add	r7, sp, #0
 800d3fe:	6078      	str	r0, [r7, #4]
        BaseType_t xResult = 0;
 800d400:	2300      	movs	r3, #0
 800d402:	60fb      	str	r3, [r7, #12]
        BaseType_t xReady = pdFALSE;
 800d404:	2300      	movs	r3, #0
 800d406:	60bb      	str	r3, [r7, #8]

        if( ( pxSocket->u.xTCP.eTCPState >= eESTABLISHED ) && ( pxSocket->u.xTCP.txStream != NULL ) )
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d40e:	2b04      	cmp	r3, #4
 800d410:	d907      	bls.n	800d422 <xTCPSocketCheck+0x2a>
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d002      	beq.n	800d422 <xTCPSocketCheck+0x2a>
        {
            /* The API FreeRTOS_send() might have added data to the TX stream.  Add
             * this data to the windowing system so it can be transmitted. */
            prvTCPAddTxData( pxSocket );
 800d41c:	6878      	ldr	r0, [r7, #4]
 800d41e:	f002 f97f 	bl	800f720 <prvTCPAddTxData>
        }

        #if ( ipconfigUSE_TCP_WIN == 1 )
        {
            if( pxSocket->u.xTCP.pxAckMessage != NULL )
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d035      	beq.n	800d498 <xTCPSocketCheck+0xa0>
            {
                /* The first task of this regular socket check is to send-out delayed
                 * ACK's. */
                if( pxSocket->u.xTCP.bits.bUserShutdown == pdFALSE_UNSIGNED )
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800d432:	f003 0320 	and.w	r3, r3, #32
 800d436:	b2db      	uxtb	r3, r3
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d11e      	bne.n	800d47a <xTCPSocketCheck+0x82>
                {
                    /* Earlier data was received but not yet acknowledged.  This
                     * function is called when the TCP timer for the socket expires, the
                     * ACK may be sent now. */
                    if( pxSocket->u.xTCP.eTCPState != eCLOSED )
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d442:	2b00      	cmp	r3, #0
 800d444:	d011      	beq.n	800d46a <xTCPSocketCheck+0x72>
                                                     ( unsigned ) ( pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber - pxSocket->u.xTCP.xTCPWindow.rx.ulFirstSequenceNumber ),
                                                     ( unsigned ) ( pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber - pxSocket->u.xTCP.xTCPWindow.tx.ulFirstSequenceNumber ),
                                                     ( unsigned ) ( uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER ) ) );
                        }

                        prvTCPReturnPacket( pxSocket, pxSocket->u.xTCP.pxAckMessage, ( uint32_t ) ( uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER ), ipconfigZERO_COPY_TX_DRIVER );
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	f8d3 40a8 	ldr.w	r4, [r3, #168]	@ 0xa8
 800d44c:	6878      	ldr	r0, [r7, #4]
 800d44e:	f7fc fe6b 	bl	800a128 <uxIPHeaderSizeSocket>
 800d452:	4603      	mov	r3, r0
 800d454:	f103 0214 	add.w	r2, r3, #20
 800d458:	2301      	movs	r3, #1
 800d45a:	4621      	mov	r1, r4
 800d45c:	6878      	ldr	r0, [r7, #4]
 800d45e:	f001 fd78 	bl	800ef52 <prvTCPReturnPacket>

                        #if ( ipconfigZERO_COPY_TX_DRIVER != 0 )
                        {
                            /* The ownership has been passed to the SEND routine,
                             * clear the pointer to it. */
                            pxSocket->u.xTCP.pxAckMessage = NULL;
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	2200      	movs	r2, #0
 800d466:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
                        }
                        #endif /* ipconfigZERO_COPY_TX_DRIVER */
                    }

                    if( prvTCPNextTimeout( pxSocket ) > 1U )
 800d46a:	6878      	ldr	r0, [r7, #4]
 800d46c:	f000 fa08 	bl	800d880 <prvTCPNextTimeout>
 800d470:	4603      	mov	r3, r0
 800d472:	2b01      	cmp	r3, #1
 800d474:	d901      	bls.n	800d47a <xTCPSocketCheck+0x82>
                    {
                        /* Tell the code below that this function is ready. */
                        xReady = pdTRUE;
 800d476:	2301      	movs	r3, #1
 800d478:	60bb      	str	r3, [r7, #8]
                    /* The user wants to perform an active shutdown(), skip sending
                     * the delayed ACK.  The function prvTCPSendPacket() will send the
                     * FIN along with the ACK's. */
                }

                if( pxSocket->u.xTCP.pxAckMessage != NULL )
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800d480:	2b00      	cmp	r3, #0
 800d482:	d009      	beq.n	800d498 <xTCPSocketCheck+0xa0>
                {
                    vReleaseNetworkBufferAndDescriptor( pxSocket->u.xTCP.pxAckMessage );
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800d48a:	4618      	mov	r0, r3
 800d48c:	f004 f93a 	bl	8011704 <vReleaseNetworkBufferAndDescriptor>
                    pxSocket->u.xTCP.pxAckMessage = NULL;
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	2200      	movs	r2, #0
 800d494:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
                }
            }
        }
        #endif /* ipconfigUSE_TCP_WIN */

        if( xReady == pdFALSE )
 800d498:	68bb      	ldr	r3, [r7, #8]
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d113      	bne.n	800d4c6 <xTCPSocketCheck+0xce>
        {
            /* The second task of this regular socket check is sending out data. */
            if( ( pxSocket->u.xTCP.eTCPState >= eESTABLISHED ) ||
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d4a4:	2b04      	cmp	r3, #4
 800d4a6:	d804      	bhi.n	800d4b2 <xTCPSocketCheck+0xba>
                ( pxSocket->u.xTCP.eTCPState == eCONNECT_SYN ) )
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
            if( ( pxSocket->u.xTCP.eTCPState >= eESTABLISHED ) ||
 800d4ae:	2b02      	cmp	r3, #2
 800d4b0:	d102      	bne.n	800d4b8 <xTCPSocketCheck+0xc0>
            {
                ( void ) prvTCPSendPacket( pxSocket );
 800d4b2:	6878      	ldr	r0, [r7, #4]
 800d4b4:	f001 fcba 	bl	800ee2c <prvTCPSendPacket>
            }

            /* Set the time-out for the next wakeup for this socket. */
            ( void ) prvTCPNextTimeout( pxSocket );
 800d4b8:	6878      	ldr	r0, [r7, #4]
 800d4ba:	f000 f9e1 	bl	800d880 <prvTCPNextTimeout>

            #if ( ipconfigTCP_HANG_PROTECTION == 1 )
            {
                /* In all (non-connected) states in which keep-alive messages can not be sent
                 * the anti-hang protocol will close sockets that are 'hanging'. */
                xResult = prvTCPStatusAgeCheck( pxSocket );
 800d4be:	6878      	ldr	r0, [r7, #4]
 800d4c0:	f000 ff1a 	bl	800e2f8 <prvTCPStatusAgeCheck>
 800d4c4:	60f8      	str	r0, [r7, #12]
            }
            #endif
        }

        return xResult;
 800d4c6:	68fb      	ldr	r3, [r7, #12]
    }
 800d4c8:	4618      	mov	r0, r3
 800d4ca:	3714      	adds	r7, #20
 800d4cc:	46bd      	mov	sp, r7
 800d4ce:	bd90      	pop	{r4, r7, pc}

0800d4d0 <prvTCPTouchSocket>:
 * @note This is used for anti-hanging protection and TCP keep-alive messages.
 *       Called in two places: after receiving a packet and after a state change.
 *       The socket's alive timer may be reset.
 */
    void prvTCPTouchSocket( struct xSOCKET * pxSocket )
    {
 800d4d0:	b580      	push	{r7, lr}
 800d4d2:	b082      	sub	sp, #8
 800d4d4:	af00      	add	r7, sp, #0
 800d4d6:	6078      	str	r0, [r7, #4]
        #if ( ipconfigTCP_HANG_PROTECTION == 1 )
        {
            pxSocket->u.xTCP.xLastActTime = xTaskGetTickCount();
 800d4d8:	f007 feb6 	bl	8015248 <xTaskGetTickCount>
 800d4dc:	4602      	mov	r2, r0
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }
        #endif

        #if ( ipconfigTCP_KEEP_ALIVE == 1 )
        {
            pxSocket->u.xTCP.bits.bWaitKeepAlive = pdFALSE_UNSIGNED;
 800d4e4:	687a      	ldr	r2, [r7, #4]
 800d4e6:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800d4ea:	f023 0304 	bic.w	r3, r3, #4
 800d4ee:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
            pxSocket->u.xTCP.bits.bSendKeepAlive = pdFALSE_UNSIGNED;
 800d4f2:	687a      	ldr	r2, [r7, #4]
 800d4f4:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800d4f8:	f023 0302 	bic.w	r3, r3, #2
 800d4fc:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
            pxSocket->u.xTCP.ucKeepRepCount = 0U;
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	2200      	movs	r2, #0
 800d504:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
            pxSocket->u.xTCP.xLastAliveTime = xTaskGetTickCount();
 800d508:	f007 fe9e 	bl	8015248 <xTaskGetTickCount>
 800d50c:	4602      	mov	r2, r0
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        }
        #endif

        ( void ) pxSocket;
    }
 800d514:	bf00      	nop
 800d516:	3708      	adds	r7, #8
 800d518:	46bd      	mov	sp, r7
 800d51a:	bd80      	pop	{r7, pc}

0800d51c <vTCPRemoveTCPChild>:
    /*-----------------------------------------------------------*/

    static BaseType_t vTCPRemoveTCPChild( const FreeRTOS_Socket_t * pxChildSocket )
    {
 800d51c:	b480      	push	{r7}
 800d51e:	b087      	sub	sp, #28
 800d520:	af00      	add	r7, sp, #0
 800d522:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn = pdFALSE;
 800d524:	2300      	movs	r3, #0
 800d526:	617b      	str	r3, [r7, #20]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ListItem_t * pxEnd = ( ( const ListItem_t * ) &( xBoundTCPSocketsList.xListEnd ) );
 800d528:	4b16      	ldr	r3, [pc, #88]	@ (800d584 <vTCPRemoveTCPChild+0x68>)
 800d52a:	60fb      	str	r3, [r7, #12]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ListItem_t * pxIterator = ( const ListItem_t * ) listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
 800d52c:	4b16      	ldr	r3, [pc, #88]	@ (800d588 <vTCPRemoveTCPChild+0x6c>)
 800d52e:	68db      	ldr	r3, [r3, #12]
 800d530:	613b      	str	r3, [r7, #16]

        while( pxIterator != pxEnd )
 800d532:	e01c      	b.n	800d56e <vTCPRemoveTCPChild+0x52>
        {
            FreeRTOS_Socket_t * pxSocket;
            pxSocket = ( ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 800d534:	693b      	ldr	r3, [r7, #16]
 800d536:	68db      	ldr	r3, [r3, #12]
 800d538:	60bb      	str	r3, [r7, #8]
            pxIterator = ( ListItem_t * ) listGET_NEXT( pxIterator );
 800d53a:	693b      	ldr	r3, [r7, #16]
 800d53c:	685b      	ldr	r3, [r3, #4]
 800d53e:	613b      	str	r3, [r7, #16]

            if( ( pxSocket != pxChildSocket ) && ( pxSocket->usLocalPort == pxChildSocket->usLocalPort ) )
 800d540:	68ba      	ldr	r2, [r7, #8]
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	429a      	cmp	r2, r3
 800d546:	d012      	beq.n	800d56e <vTCPRemoveTCPChild+0x52>
 800d548:	68bb      	ldr	r3, [r7, #8]
 800d54a:	8f1a      	ldrh	r2, [r3, #56]	@ 0x38
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 800d550:	429a      	cmp	r2, r3
 800d552:	d10c      	bne.n	800d56e <vTCPRemoveTCPChild+0x52>
            {
                if( pxSocket->u.xTCP.pxPeerSocket == pxChildSocket ) /**< for server socket: child, for child socket: parent */
 800d554:	68bb      	ldr	r3, [r7, #8]
 800d556:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d55a:	687a      	ldr	r2, [r7, #4]
 800d55c:	429a      	cmp	r2, r3
 800d55e:	d106      	bne.n	800d56e <vTCPRemoveTCPChild+0x52>
                {
                    pxSocket->u.xTCP.pxPeerSocket = NULL;
 800d560:	68bb      	ldr	r3, [r7, #8]
 800d562:	2200      	movs	r2, #0
 800d564:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                    xReturn = pdTRUE;
 800d568:	2301      	movs	r3, #1
 800d56a:	617b      	str	r3, [r7, #20]
                    break;
 800d56c:	e003      	b.n	800d576 <vTCPRemoveTCPChild+0x5a>
        while( pxIterator != pxEnd )
 800d56e:	693a      	ldr	r2, [r7, #16]
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	429a      	cmp	r2, r3
 800d574:	d1de      	bne.n	800d534 <vTCPRemoveTCPChild+0x18>
                }
            }
        }

        return xReturn;
 800d576:	697b      	ldr	r3, [r7, #20]
    }
 800d578:	4618      	mov	r0, r3
 800d57a:	371c      	adds	r7, #28
 800d57c:	46bd      	mov	sp, r7
 800d57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d582:	4770      	bx	lr
 800d584:	200026a4 	.word	0x200026a4
 800d588:	2000269c 	.word	0x2000269c

0800d58c <vTCPStateChange>:
 * @param[in] pxSocket The socket whose state we are trying to change.
 * @param[in] eTCPState The state to which we want to change to.
 */
    void vTCPStateChange( FreeRTOS_Socket_t * pxSocket,
                          enum eTCP_STATE eTCPState )
    {
 800d58c:	b580      	push	{r7, lr}
 800d58e:	b096      	sub	sp, #88	@ 0x58
 800d590:	af00      	add	r7, sp, #0
 800d592:	6078      	str	r0, [r7, #4]
 800d594:	460b      	mov	r3, r1
 800d596:	70fb      	strb	r3, [r7, #3]
        FreeRTOS_Socket_t * xParent = pxSocket;
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	657b      	str	r3, [r7, #84]	@ 0x54
        BaseType_t bBefore = tcpNOW_CONNECTED( ( BaseType_t ) pxSocket->u.xTCP.eTCPState ); /* Was it connected ? */
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d5a2:	2b04      	cmp	r3, #4
 800d5a4:	d906      	bls.n	800d5b4 <vTCPStateChange+0x28>
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d5ac:	2b08      	cmp	r3, #8
 800d5ae:	d001      	beq.n	800d5b4 <vTCPStateChange+0x28>
 800d5b0:	2301      	movs	r3, #1
 800d5b2:	e000      	b.n	800d5b6 <vTCPStateChange+0x2a>
 800d5b4:	2300      	movs	r3, #0
 800d5b6:	653b      	str	r3, [r7, #80]	@ 0x50
        BaseType_t bAfter = tcpNOW_CONNECTED( ( BaseType_t ) eTCPState );                   /* Is it connected now ? */
 800d5b8:	78fb      	ldrb	r3, [r7, #3]
 800d5ba:	2b04      	cmp	r3, #4
 800d5bc:	d904      	bls.n	800d5c8 <vTCPStateChange+0x3c>
 800d5be:	78fb      	ldrb	r3, [r7, #3]
 800d5c0:	2b08      	cmp	r3, #8
 800d5c2:	d001      	beq.n	800d5c8 <vTCPStateChange+0x3c>
 800d5c4:	2301      	movs	r3, #1
 800d5c6:	e000      	b.n	800d5ca <vTCPStateChange+0x3e>
 800d5c8:	2300      	movs	r3, #0
 800d5ca:	64bb      	str	r3, [r7, #72]	@ 0x48

        eIPTCPState_t xPreviousState = pxSocket->u.xTCP.eTCPState;
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d5d2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

        #if ( ipconfigUSE_CALLBACKS == 1 )
            FreeRTOS_Socket_t * xConnected = NULL;
 800d5d6:	2300      	movs	r3, #0
 800d5d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
        #endif

        if( ( ( xPreviousState == eCONNECT_SYN ) ||
 800d5da:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d5de:	2b02      	cmp	r3, #2
 800d5e0:	d007      	beq.n	800d5f2 <vTCPStateChange+0x66>
 800d5e2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d5e6:	2b03      	cmp	r3, #3
 800d5e8:	d003      	beq.n	800d5f2 <vTCPStateChange+0x66>
              ( xPreviousState == eSYN_FIRST ) ||
 800d5ea:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d5ee:	2b04      	cmp	r3, #4
 800d5f0:	d104      	bne.n	800d5fc <vTCPStateChange+0x70>
              ( xPreviousState == eSYN_RECEIVED ) ) &&
 800d5f2:	78fb      	ldrb	r3, [r7, #3]
 800d5f4:	2b08      	cmp	r3, #8
 800d5f6:	d101      	bne.n	800d5fc <vTCPStateChange+0x70>
            #endif

            /* Set the flag to show that it was connected before and that the
             * status has changed now. This will cause the control flow to go
             * in the below if condition.*/
            bBefore = pdTRUE;
 800d5f8:	2301      	movs	r3, #1
 800d5fa:	653b      	str	r3, [r7, #80]	@ 0x50
        }

        /* Has the connected status changed? */
        if( bBefore != bAfter )
 800d5fc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d5fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d600:	429a      	cmp	r2, r3
 800d602:	f000 80a2 	beq.w	800d74a <vTCPStateChange+0x1be>
        {
            /* if bPassQueued is true, this socket is an orphan until it gets connected. */
            if( pxSocket->u.xTCP.bits.bPassQueued != pdFALSE_UNSIGNED )
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800d60c:	f003 0304 	and.w	r3, r3, #4
 800d610:	b2db      	uxtb	r3, r3
 800d612:	2b00      	cmp	r3, #0
 800d614:	d01c      	beq.n	800d650 <vTCPStateChange+0xc4>
            {
                /* Find it's parent if the reuse bit is not set. */
                if( pxSocket->u.xTCP.bits.bReuseSocket == pdFALSE_UNSIGNED )
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800d61c:	f003 0308 	and.w	r3, r3, #8
 800d620:	b2db      	uxtb	r3, r3
 800d622:	2b00      	cmp	r3, #0
 800d624:	d114      	bne.n	800d650 <vTCPStateChange+0xc4>
                {
                    xParent = pxSocket->u.xTCP.pxPeerSocket;
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d62c:	657b      	str	r3, [r7, #84]	@ 0x54
                    configASSERT( xParent != NULL );
 800d62e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d630:	2b00      	cmp	r3, #0
 800d632:	d10d      	bne.n	800d650 <vTCPStateChange+0xc4>
	__asm volatile
 800d634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d638:	b672      	cpsid	i
 800d63a:	f383 8811 	msr	BASEPRI, r3
 800d63e:	f3bf 8f6f 	isb	sy
 800d642:	f3bf 8f4f 	dsb	sy
 800d646:	b662      	cpsie	i
 800d648:	63bb      	str	r3, [r7, #56]	@ 0x38
}
 800d64a:	bf00      	nop
 800d64c:	bf00      	nop
 800d64e:	e7fd      	b.n	800d64c <vTCPStateChange+0xc0>
                }
            }

            /* Is the socket connected now ? */
            if( bAfter != pdFALSE )
 800d650:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d652:	2b00      	cmp	r3, #0
 800d654:	d055      	beq.n	800d702 <vTCPStateChange+0x176>
            {
                /* if bPassQueued is true, this socket is an orphan until it gets connected. */
                if( pxSocket->u.xTCP.bits.bPassQueued != pdFALSE_UNSIGNED )
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800d65c:	f003 0304 	and.w	r3, r3, #4
 800d660:	b2db      	uxtb	r3, r3
 800d662:	2b00      	cmp	r3, #0
 800d664:	d03a      	beq.n	800d6dc <vTCPStateChange+0x150>
                {
                    if( xParent != NULL )
 800d666:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d024      	beq.n	800d6b6 <vTCPStateChange+0x12a>
                        /* The child socket has got connected.  See if the parent
                         * ( the listening socket ) should be signalled, or if a
                         * call-back must be made, in which case 'xConnected' will
                         * be set to the parent socket. */

                        if( xParent->u.xTCP.pxPeerSocket == NULL )
 800d66c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d66e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d672:	2b00      	cmp	r3, #0
 800d674:	d103      	bne.n	800d67e <vTCPStateChange+0xf2>
                        {
                            xParent->u.xTCP.pxPeerSocket = pxSocket;
 800d676:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d678:	687a      	ldr	r2, [r7, #4]
 800d67a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                        }

                        xParent->xEventBits |= ( EventBits_t ) eSOCKET_ACCEPT;
 800d67e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	f043 0204 	orr.w	r2, r3, #4
 800d686:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d688:	601a      	str	r2, [r3, #0]

                        #if ( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
                        {
                            /* Library support FreeRTOS_select().  Receiving a new
                             * connection is being translated as a READ event. */
                            if( ( xParent->xSelectBits & ( ( EventBits_t ) eSELECT_READ ) ) != 0U )
 800d68a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d68c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d68e:	f003 0301 	and.w	r3, r3, #1
 800d692:	2b00      	cmp	r3, #0
 800d694:	d005      	beq.n	800d6a2 <vTCPStateChange+0x116>
                            {
                                xParent->xEventBits |= ( ( EventBits_t ) eSELECT_READ ) << SOCKET_EVENT_BIT_COUNT;
 800d696:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d69e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d6a0:	601a      	str	r2, [r3, #0]
                        #endif

                        #if ( ipconfigUSE_CALLBACKS == 1 )
                        {
                            if( ( ipconfigIS_VALID_PROG_ADDRESS( xParent->u.xTCP.pxHandleConnected ) ) &&
                                ( xParent->u.xTCP.bits.bReuseSocket == pdFALSE_UNSIGNED ) )
 800d6a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d6a4:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
                            if( ( ipconfigIS_VALID_PROG_ADDRESS( xParent->u.xTCP.pxHandleConnected ) ) &&
 800d6a8:	f003 0308 	and.w	r3, r3, #8
 800d6ac:	b2db      	uxtb	r3, r3
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d101      	bne.n	800d6b6 <vTCPStateChange+0x12a>
                            {
                                /* The listening socket does not become connected itself, in stead
                                 * a child socket is created.
                                 * Postpone a call the OnConnect event until the end of this function. */
                                xConnected = xParent;
 800d6b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d6b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
                        #endif
                    }

                    /* Don't need to access the parent socket anymore, so the
                     * reference 'pxPeerSocket' may be cleared. */
                    pxSocket->u.xTCP.pxPeerSocket = NULL;
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	2200      	movs	r2, #0
 800d6ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                    pxSocket->u.xTCP.bits.bPassQueued = pdFALSE_UNSIGNED;
 800d6be:	687a      	ldr	r2, [r7, #4]
 800d6c0:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800d6c4:	f023 0304 	bic.w	r3, r3, #4
 800d6c8:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c

                    /* When true, this socket may be returned in a call to accept(). */
                    pxSocket->u.xTCP.bits.bPassAccept = pdTRUE_UNSIGNED;
 800d6cc:	687a      	ldr	r2, [r7, #4]
 800d6ce:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800d6d2:	f043 0302 	orr.w	r3, r3, #2
 800d6d6:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
 800d6da:	e024      	b.n	800d726 <vTCPStateChange+0x19a>
                else
                {
                    /* An active connect() has succeeded. In this case there is no
                     * ( listening ) parent socket. Signal the now connected socket. */

                    pxSocket->xEventBits |= ( EventBits_t ) eSOCKET_CONNECT;
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	f043 0208 	orr.w	r2, r3, #8
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	601a      	str	r2, [r3, #0]

                    #if ( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
                    {
                        if( ( pxSocket->xSelectBits & ( ( EventBits_t ) eSELECT_WRITE ) ) != 0U )
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d6ec:	f003 0302 	and.w	r3, r3, #2
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d018      	beq.n	800d726 <vTCPStateChange+0x19a>
                        {
                            pxSocket->xEventBits |= ( ( EventBits_t ) eSELECT_WRITE ) << SOCKET_EVENT_BIT_COUNT;
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	601a      	str	r2, [r3, #0]
 800d700:	e011      	b.n	800d726 <vTCPStateChange+0x19a>
                }
            }
            else /* bAfter == pdFALSE, connection is closed. */
            {
                /* Notify/wake-up the socket-owner by setting the event bits. */
                xParent->xEventBits |= ( EventBits_t ) eSOCKET_CLOSED;
 800d702:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	f043 0220 	orr.w	r2, r3, #32
 800d70a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d70c:	601a      	str	r2, [r3, #0]

                #if ( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
                {
                    if( ( xParent->xSelectBits & ( EventBits_t ) eSELECT_EXCEPT ) != 0U )
 800d70e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d710:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d712:	f003 0304 	and.w	r3, r3, #4
 800d716:	2b00      	cmp	r3, #0
 800d718:	d005      	beq.n	800d726 <vTCPStateChange+0x19a>
                    {
                        xParent->xEventBits |= ( ( EventBits_t ) eSELECT_EXCEPT ) << SOCKET_EVENT_BIT_COUNT;
 800d71a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800d722:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d724:	601a      	str	r2, [r3, #0]
                #endif
            }

            #if ( ipconfigUSE_CALLBACKS == 1 )
            {
                if( ( ipconfigIS_VALID_PROG_ADDRESS( pxSocket->u.xTCP.pxHandleConnected ) ) && ( xConnected == NULL ) )
 800d726:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d101      	bne.n	800d730 <vTCPStateChange+0x1a4>
                {
                    /* The 'connected' state has changed, call the user handler. */
                    xConnected = pxSocket;
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	64fb      	str	r3, [r7, #76]	@ 0x4c
                }
            }
            #endif /* ipconfigUSE_CALLBACKS */

            if( prvTCPSocketIsActive( pxSocket->u.xTCP.eTCPState ) == 0 )
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d736:	4618      	mov	r0, r3
 800d738:	f000 fdb7 	bl	800e2aa <prvTCPSocketIsActive>
 800d73c:	4603      	mov	r3, r0
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d103      	bne.n	800d74a <vTCPStateChange+0x1be>
            {
                /* Now the socket isn't in an active state anymore so it
                 * won't need further attention of the IP-task.
                 * Setting time-out to zero means that the socket won't get checked during
                 * timer events. */
                pxSocket->u.xTCP.usTimeout = 0U;
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	2200      	movs	r2, #0
 800d746:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
            }
        }

        /* Fill in the new state. */
        pxSocket->u.xTCP.eTCPState = eTCPState;
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	78fa      	ldrb	r2, [r7, #3]
 800d74e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

        if( ( eTCPState == eCLOSED ) ||
 800d752:	78fb      	ldrb	r3, [r7, #3]
 800d754:	2b00      	cmp	r3, #0
 800d756:	d002      	beq.n	800d75e <vTCPStateChange+0x1d2>
 800d758:	78fb      	ldrb	r3, [r7, #3]
 800d75a:	2b08      	cmp	r3, #8
 800d75c:	d161      	bne.n	800d822 <vTCPStateChange+0x296>
            ( eTCPState == eCLOSE_WAIT ) )
        {
            BaseType_t xMustClear = pdFALSE;
 800d75e:	2300      	movs	r3, #0
 800d760:	643b      	str	r3, [r7, #64]	@ 0x40
            BaseType_t xHasCleared = pdFALSE;
 800d762:	2300      	movs	r3, #0
 800d764:	63fb      	str	r3, [r7, #60]	@ 0x3c

            if( ( xParent == pxSocket ) && ( pxSocket->u.xTCP.pxPeerSocket != NULL ) )
 800d766:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	429a      	cmp	r2, r3
 800d76c:	d108      	bne.n	800d780 <vTCPStateChange+0x1f4>
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d774:	2b00      	cmp	r3, #0
 800d776:	d003      	beq.n	800d780 <vTCPStateChange+0x1f4>
            {
                xParent = pxSocket->u.xTCP.pxPeerSocket;
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d77e:	657b      	str	r3, [r7, #84]	@ 0x54
            }

            if( ( xParent->u.xTCP.pxPeerSocket != NULL ) &&
 800d780:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d782:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d786:	2b00      	cmp	r3, #0
 800d788:	d007      	beq.n	800d79a <vTCPStateChange+0x20e>
                ( xParent->u.xTCP.pxPeerSocket == pxSocket ) )
 800d78a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d78c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
            if( ( xParent->u.xTCP.pxPeerSocket != NULL ) &&
 800d790:	687a      	ldr	r2, [r7, #4]
 800d792:	429a      	cmp	r2, r3
 800d794:	d101      	bne.n	800d79a <vTCPStateChange+0x20e>
            {
                xMustClear = pdTRUE;
 800d796:	2301      	movs	r3, #1
 800d798:	643b      	str	r3, [r7, #64]	@ 0x40
                               ( void * ) pxSocket,
                               ( void * ) xParent,
                               xParent ? ( void * ) xParent->u.xTCP.pxPeerSocket : NULL,
                               ( int ) xMustClear ) );

            vTaskSuspendAll();
 800d79a:	f007 fca7 	bl	80150ec <vTaskSuspendAll>
            {
                if( ( pxSocket->u.xTCP.bits.bPassQueued != pdFALSE_UNSIGNED ) ||
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800d7a4:	f003 0304 	and.w	r3, r3, #4
 800d7a8:	b2db      	uxtb	r3, r3
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d107      	bne.n	800d7be <vTCPStateChange+0x232>
                    ( pxSocket->u.xTCP.bits.bPassAccept != pdFALSE_UNSIGNED ) )
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800d7b4:	f003 0302 	and.w	r3, r3, #2
 800d7b8:	b2db      	uxtb	r3, r3
                if( ( pxSocket->u.xTCP.bits.bPassQueued != pdFALSE_UNSIGNED ) ||
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d02f      	beq.n	800d81e <vTCPStateChange+0x292>
                {
                    if( pxSocket->u.xTCP.bits.bReuseSocket == pdFALSE_UNSIGNED )
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800d7c4:	f003 0308 	and.w	r3, r3, #8
 800d7c8:	b2db      	uxtb	r3, r3
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d127      	bne.n	800d81e <vTCPStateChange+0x292>
                    {
                        xHasCleared = vTCPRemoveTCPChild( pxSocket );
 800d7ce:	6878      	ldr	r0, [r7, #4]
 800d7d0:	f7ff fea4 	bl	800d51c <vTCPRemoveTCPChild>
 800d7d4:	63f8      	str	r0, [r7, #60]	@ 0x3c
                        ( void ) xHasCleared;

                        pxSocket->u.xTCP.bits.bPassQueued = pdFALSE_UNSIGNED;
 800d7d6:	687a      	ldr	r2, [r7, #4]
 800d7d8:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800d7dc:	f023 0304 	bic.w	r3, r3, #4
 800d7e0:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
                        pxSocket->u.xTCP.bits.bPassAccept = pdFALSE_UNSIGNED;
 800d7e4:	687a      	ldr	r2, [r7, #4]
 800d7e6:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800d7ea:	f023 0302 	bic.w	r3, r3, #2
 800d7ee:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
                        configASSERT( xIsCallingFromIPTask() != pdFALSE );
 800d7f2:	f7fc ffa4 	bl	800a73e <xIsCallingFromIPTask>
 800d7f6:	4603      	mov	r3, r0
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d10d      	bne.n	800d818 <vTCPStateChange+0x28c>
	__asm volatile
 800d7fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d800:	b672      	cpsid	i
 800d802:	f383 8811 	msr	BASEPRI, r3
 800d806:	f3bf 8f6f 	isb	sy
 800d80a:	f3bf 8f4f 	dsb	sy
 800d80e:	b662      	cpsie	i
 800d810:	637b      	str	r3, [r7, #52]	@ 0x34
}
 800d812:	bf00      	nop
 800d814:	bf00      	nop
 800d816:	e7fd      	b.n	800d814 <vTCPStateChange+0x288>
                        vSocketCloseNextTime( pxSocket );
 800d818:	6878      	ldr	r0, [r7, #4]
 800d81a:	f7ff fdb1 	bl	800d380 <vSocketCloseNextTime>
                    }
                }
            }
            ( void ) xTaskResumeAll();
 800d81e:	f007 fc73 	bl	8015108 <xTaskResumeAll>
            FreeRTOS_printf( ( "vTCPStateChange: xHasCleared = %d\n",
                               ( int ) xHasCleared ) );
        }

        if( ( eTCPState == eCLOSE_WAIT ) && ( pxSocket->u.xTCP.bits.bReuseSocket == pdTRUE_UNSIGNED ) )
 800d822:	78fb      	ldrb	r3, [r7, #3]
 800d824:	2b08      	cmp	r3, #8
 800d826:	d115      	bne.n	800d854 <vTCPStateChange+0x2c8>
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800d82e:	f003 0308 	and.w	r3, r3, #8
 800d832:	b2db      	uxtb	r3, r3
 800d834:	2b00      	cmp	r3, #0
 800d836:	d00d      	beq.n	800d854 <vTCPStateChange+0x2c8>
        {
            switch( xPreviousState )
 800d838:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d83c:	3b03      	subs	r3, #3
 800d83e:	2b01      	cmp	r3, #1
 800d840:	d807      	bhi.n	800d852 <vTCPStateChange+0x2c6>
                case eSYN_RECEIVED: /* 4 (server) waiting for a confirming connection request */
                    FreeRTOS_debug_printf( ( "Restoring a reuse socket port %u\n", pxSocket->usLocalPort ) );

                    /* Go back into listening mode. Set the TCP status to 'eCLOSED',
                     * otherwise FreeRTOS_listen() will refuse the action. */
                    pxSocket->u.xTCP.eTCPState = eCLOSED;
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	2200      	movs	r2, #0
 800d846:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

                    /* vSocketListenNextTime() makes sure that FreeRTOS_listen() will be called
                     * before the IP-task handles any new message. */
                    vSocketListenNextTime( pxSocket );
 800d84a:	6878      	ldr	r0, [r7, #4]
 800d84c:	f7ff fdb4 	bl	800d3b8 <vSocketListenNextTime>
                    break;
 800d850:	e000      	b.n	800d854 <vTCPStateChange+0x2c8>

                default:
                    /* Nothing to do. */
                    break;
 800d852:	bf00      	nop
            }
        }

        /* Touch the alive timers because moving to another state. */
        prvTCPTouchSocket( pxSocket );
 800d854:	6878      	ldr	r0, [r7, #4]
 800d856:	f7ff fe3b 	bl	800d4d0 <prvTCPTouchSocket>
        }
        #endif /* ipconfigHAS_DEBUG_PRINTF */

        #if ( ipconfigUSE_CALLBACKS == 1 )
        {
            if( xConnected != NULL )
 800d85a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d005      	beq.n	800d86c <vTCPStateChange+0x2e0>
            {
                /* The 'connected' state has changed, call the OnConnect handler of the parent. */
                xConnected->u.xTCP.pxHandleConnected( ( Socket_t ) xConnected, bAfter );
 800d860:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d862:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800d866:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800d868:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800d86a:	4798      	blx	r3
            }
        }
        #endif

        if( xParent != NULL )
 800d86c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d002      	beq.n	800d878 <vTCPStateChange+0x2ec>
        {
            vSocketWakeUpUser( xParent );
 800d872:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800d874:	f7fe fe22 	bl	800c4bc <vSocketWakeUpUser>
        }
    }
 800d878:	bf00      	nop
 800d87a:	3758      	adds	r7, #88	@ 0x58
 800d87c:	46bd      	mov	sp, r7
 800d87e:	bd80      	pop	{r7, pc}

0800d880 <prvTCPNextTimeout>:
 * @param[in] pxSocket The socket to be checked.
 *
 * @return The number of clock ticks before the timer expires.
 */
    TickType_t prvTCPNextTimeout( struct xSOCKET * pxSocket )
    {
 800d880:	b580      	push	{r7, lr}
 800d882:	b084      	sub	sp, #16
 800d884:	af00      	add	r7, sp, #0
 800d886:	6078      	str	r0, [r7, #4]
        TickType_t ulDelayMs = ( TickType_t ) tcpMAXIMUM_TCP_WAKEUP_TIME_MS;
 800d888:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800d88c:	60bb      	str	r3, [r7, #8]

        if( pxSocket->u.xTCP.eTCPState == eCONNECT_SYN )
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d894:	2b02      	cmp	r3, #2
 800d896:	d13d      	bne.n	800d914 <prvTCPNextTimeout+0x94>
        {
            /* The socket is actively connecting to a peer. */
            if( pxSocket->u.xTCP.bits.bConnPrepared != pdFALSE_UNSIGNED )
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800d89e:	f003 0308 	and.w	r3, r3, #8
 800d8a2:	b2db      	uxtb	r3, r3
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d01a      	beq.n	800d8de <prvTCPNextTimeout+0x5e>
            {
                /* Ethernet address has been found, use progressive timeout for
                 * active connect(). */
                if( pxSocket->u.xTCP.ucRepCount < 3U )
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800d8ae:	2b02      	cmp	r3, #2
 800d8b0:	d811      	bhi.n	800d8d6 <prvTCPNextTimeout+0x56>
                {
                    if( pxSocket->u.xTCP.ucRepCount == 0U )
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d102      	bne.n	800d8c2 <prvTCPNextTimeout+0x42>
                    {
                        ulDelayMs = 0U;
 800d8bc:	2300      	movs	r3, #0
 800d8be:	60bb      	str	r3, [r7, #8]
 800d8c0:	e010      	b.n	800d8e4 <prvTCPNextTimeout+0x64>
                    }
                    else
                    {
                        ulDelayMs = ( ( uint32_t ) 3000U ) << ( pxSocket->u.xTCP.ucRepCount - 1U );
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800d8c8:	3b01      	subs	r3, #1
 800d8ca:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800d8ce:	fa02 f303 	lsl.w	r3, r2, r3
 800d8d2:	60bb      	str	r3, [r7, #8]
 800d8d4:	e006      	b.n	800d8e4 <prvTCPNextTimeout+0x64>
                    }
                }
                else
                {
                    ulDelayMs = 11000U;
 800d8d6:	f642 23f8 	movw	r3, #11000	@ 0x2af8
 800d8da:	60bb      	str	r3, [r7, #8]
 800d8dc:	e002      	b.n	800d8e4 <prvTCPNextTimeout+0x64>
                }
            }
            else
            {
                /* Still in the Resolution phase: check every half second. */
                ulDelayMs = 500U;
 800d8de:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800d8e2:	60bb      	str	r3, [r7, #8]
            }

            FreeRTOS_debug_printf( ( "Connect[%xip:%u]: next timeout %u: %u ms\n",
                                     ( unsigned ) pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4, pxSocket->u.xTCP.usRemotePort,
                                     pxSocket->u.xTCP.ucRepCount, ( unsigned ) ulDelayMs ) );
            pxSocket->u.xTCP.usTimeout = ( uint16_t ) ipMS_TO_MIN_TICKS( ulDelayMs );
 800d8e4:	68bb      	ldr	r3, [r7, #8]
 800d8e6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800d8ea:	fb02 f303 	mul.w	r3, r2, r3
 800d8ee:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d8f2:	d30a      	bcc.n	800d90a <prvTCPNextTimeout+0x8a>
 800d8f4:	68bb      	ldr	r3, [r7, #8]
 800d8f6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800d8fa:	fb02 f303 	mul.w	r3, r2, r3
 800d8fe:	4a23      	ldr	r2, [pc, #140]	@ (800d98c <prvTCPNextTimeout+0x10c>)
 800d900:	fba2 2303 	umull	r2, r3, r2, r3
 800d904:	099b      	lsrs	r3, r3, #6
 800d906:	b29a      	uxth	r2, r3
 800d908:	e000      	b.n	800d90c <prvTCPNextTimeout+0x8c>
 800d90a:	2201      	movs	r2, #1
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
 800d912:	e033      	b.n	800d97c <prvTCPNextTimeout+0xfc>
        }
        else if( pxSocket->u.xTCP.usTimeout == 0U )
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d12e      	bne.n	800d97c <prvTCPNextTimeout+0xfc>
        {
            /* Let the sliding window mechanism decide what time-out is appropriate. */
            BaseType_t xResult = xTCPWindowTxHasData( &pxSocket->u.xTCP.xTCPWindow, pxSocket->u.xTCP.ulWindowSize, &ulDelayMs );
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	f503 7092 	add.w	r0, r3, #292	@ 0x124
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 800d92a:	f107 0208 	add.w	r2, r7, #8
 800d92e:	4619      	mov	r1, r3
 800d930:	f003 f8ad 	bl	8010a8e <xTCPWindowTxHasData>
 800d934:	60f8      	str	r0, [r7, #12]

            if( ulDelayMs == 0U )
 800d936:	68bb      	ldr	r3, [r7, #8]
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d108      	bne.n	800d94e <prvTCPNextTimeout+0xce>
            {
                if( xResult != ( BaseType_t ) 0 )
 800d93c:	68fb      	ldr	r3, [r7, #12]
 800d93e:	2b00      	cmp	r3, #0
 800d940:	d002      	beq.n	800d948 <prvTCPNextTimeout+0xc8>
                {
                    ulDelayMs = 1U;
 800d942:	2301      	movs	r3, #1
 800d944:	60bb      	str	r3, [r7, #8]
 800d946:	e002      	b.n	800d94e <prvTCPNextTimeout+0xce>
                }
                else
                {
                    ulDelayMs = tcpMAXIMUM_TCP_WAKEUP_TIME_MS;
 800d948:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800d94c:	60bb      	str	r3, [r7, #8]
            else
            {
                /* ulDelayMs contains the time to wait before a re-transmission. */
            }

            pxSocket->u.xTCP.usTimeout = ( uint16_t ) ipMS_TO_MIN_TICKS( ulDelayMs ); /* LCOV_EXCL_BR_LINE ulDelayMs will not be smaller than 1 */
 800d94e:	68bb      	ldr	r3, [r7, #8]
 800d950:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800d954:	fb02 f303 	mul.w	r3, r2, r3
 800d958:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d95c:	d30a      	bcc.n	800d974 <prvTCPNextTimeout+0xf4>
 800d95e:	68bb      	ldr	r3, [r7, #8]
 800d960:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800d964:	fb02 f303 	mul.w	r3, r2, r3
 800d968:	4a08      	ldr	r2, [pc, #32]	@ (800d98c <prvTCPNextTimeout+0x10c>)
 800d96a:	fba2 2303 	umull	r2, r3, r2, r3
 800d96e:	099b      	lsrs	r3, r3, #6
 800d970:	b29a      	uxth	r2, r3
 800d972:	e000      	b.n	800d976 <prvTCPNextTimeout+0xf6>
 800d974:	2201      	movs	r2, #1
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
            /* field '.usTimeout' has already been set (by the
             * keep-alive/delayed-ACK mechanism). */
        }

        /* Return the number of clock ticks before the timer expires. */
        return ( TickType_t ) pxSocket->u.xTCP.usTimeout;
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
    }
 800d982:	4618      	mov	r0, r3
 800d984:	3710      	adds	r7, #16
 800d986:	46bd      	mov	sp, r7
 800d988:	bd80      	pop	{r7, pc}
 800d98a:	bf00      	nop
 800d98c:	10624dd3 	.word	0x10624dd3

0800d990 <xGetSourceAddrFromBuffer>:
 * @param[in] pucEthernetBuffer The Ethernet buffer from which the source address will be retrieved.
 *
 * @return IPv46_Address_t struct containing the source IP address.
 */
    static IPv46_Address_t xGetSourceAddrFromBuffer( const uint8_t * const pucEthernetBuffer )
    {
 800d990:	b4b0      	push	{r4, r5, r7}
 800d992:	b08b      	sub	sp, #44	@ 0x2c
 800d994:	af00      	add	r7, sp, #0
 800d996:	6078      	str	r0, [r7, #4]
 800d998:	6039      	str	r1, [r7, #0]

        /* Map the buffer onto Ethernet Header struct for easy access to fields. */
        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const EthernetHeader_t * pxHeader = ( ( const EthernetHeader_t * ) pucEthernetBuffer );
 800d99a:	683b      	ldr	r3, [r7, #0]
 800d99c:	627b      	str	r3, [r7, #36]	@ 0x24

        if( pxHeader->usFrameType == ( uint16_t ) ipIPv6_FRAME_TYPE )
 800d99e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9a0:	899b      	ldrh	r3, [r3, #12]
 800d9a2:	b29b      	uxth	r3, r3
 800d9a4:	f248 62dd 	movw	r2, #34525	@ 0x86dd
 800d9a8:	4293      	cmp	r3, r2
 800d9aa:	d10e      	bne.n	800d9ca <xGetSourceAddrFromBuffer+0x3a>
        {
            /* Map the ethernet buffer onto the IPHeader_t struct for easy access to the fields. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            const IPHeader_IPv6_t * const pxIPHeader_IPv6 = ( ( const IPHeader_IPv6_t * ) &( pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER ] ) );
 800d9ac:	683b      	ldr	r3, [r7, #0]
 800d9ae:	330e      	adds	r3, #14
 800d9b0:	61fb      	str	r3, [r7, #28]
            xSourceAddr.xIs_IPv6 = pdTRUE;
 800d9b2:	2301      	movs	r3, #1
 800d9b4:	61bb      	str	r3, [r7, #24]
            ( void ) memcpy( xSourceAddr.xIPAddress.xIP_IPv6.ucBytes, pxIPHeader_IPv6->xSourceAddress.ucBytes, sizeof( IPv6_Address_t ) );
 800d9b6:	69fb      	ldr	r3, [r7, #28]
 800d9b8:	3308      	adds	r3, #8
 800d9ba:	f107 0408 	add.w	r4, r7, #8
 800d9be:	6818      	ldr	r0, [r3, #0]
 800d9c0:	6859      	ldr	r1, [r3, #4]
 800d9c2:	689a      	ldr	r2, [r3, #8]
 800d9c4:	68db      	ldr	r3, [r3, #12]
 800d9c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d9c8:	e007      	b.n	800d9da <xGetSourceAddrFromBuffer+0x4a>
        {
            /* Map the ethernet buffer onto the IPHeader_t struct for easy access to the fields. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            const IPHeader_t * const pxIPHeader = ( ( const IPHeader_t * ) &( pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER ] ) );
 800d9ca:	683b      	ldr	r3, [r7, #0]
 800d9cc:	330e      	adds	r3, #14
 800d9ce:	623b      	str	r3, [r7, #32]
            xSourceAddr.xIs_IPv6 = pdFALSE;
 800d9d0:	2300      	movs	r3, #0
 800d9d2:	61bb      	str	r3, [r7, #24]
            xSourceAddr.xIPAddress.ulIP_IPv4 = FreeRTOS_htonl( pxIPHeader->ulSourceIPAddress );
 800d9d4:	6a3b      	ldr	r3, [r7, #32]
 800d9d6:	68db      	ldr	r3, [r3, #12]
 800d9d8:	60bb      	str	r3, [r7, #8]
        }

        return xSourceAddr;
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	461d      	mov	r5, r3
 800d9de:	f107 0408 	add.w	r4, r7, #8
 800d9e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d9e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800d9e6:	6823      	ldr	r3, [r4, #0]
 800d9e8:	602b      	str	r3, [r5, #0]
    }
 800d9ea:	6878      	ldr	r0, [r7, #4]
 800d9ec:	372c      	adds	r7, #44	@ 0x2c
 800d9ee:	46bd      	mov	sp, r7
 800d9f0:	bcb0      	pop	{r4, r5, r7}
 800d9f2:	4770      	bx	lr

0800d9f4 <xProcessReceivedTCPPacket>:
 *      prvTCPSendRepeated()
 *          prvTCPReturnPacket()        // Prepare for returning
 *          xNetworkInterfaceOutput()   // Sends data to the NIC
 */
    BaseType_t xProcessReceivedTCPPacket( NetworkBufferDescriptor_t * pxDescriptor )
    {
 800d9f4:	b5b0      	push	{r4, r5, r7, lr}
 800d9f6:	b09a      	sub	sp, #104	@ 0x68
 800d9f8:	af04      	add	r7, sp, #16
 800d9fa:	6078      	str	r0, [r7, #4]
        BaseType_t xResult = pdPASS;
 800d9fc:	2301      	movs	r3, #1
 800d9fe:	657b      	str	r3, [r7, #84]	@ 0x54
        /* Function might modify the parameter. */
        NetworkBufferDescriptor_t * pxNetworkBuffer;
        size_t uxIPHeaderOffset;

        configASSERT( pxDescriptor != NULL );
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	2b00      	cmp	r3, #0
 800da04:	d10d      	bne.n	800da22 <xProcessReceivedTCPPacket+0x2e>
	__asm volatile
 800da06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da0a:	b672      	cpsid	i
 800da0c:	f383 8811 	msr	BASEPRI, r3
 800da10:	f3bf 8f6f 	isb	sy
 800da14:	f3bf 8f4f 	dsb	sy
 800da18:	b662      	cpsie	i
 800da1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
 800da1c:	bf00      	nop
 800da1e:	bf00      	nop
 800da20:	e7fd      	b.n	800da1e <xProcessReceivedTCPPacket+0x2a>
        configASSERT( pxDescriptor->pucEthernetBuffer != NULL );
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da26:	2b00      	cmp	r3, #0
 800da28:	d10d      	bne.n	800da46 <xProcessReceivedTCPPacket+0x52>
	__asm volatile
 800da2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da2e:	b672      	cpsid	i
 800da30:	f383 8811 	msr	BASEPRI, r3
 800da34:	f3bf 8f6f 	isb	sy
 800da38:	f3bf 8f4f 	dsb	sy
 800da3c:	b662      	cpsie	i
 800da3e:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800da40:	bf00      	nop
 800da42:	bf00      	nop
 800da44:	e7fd      	b.n	800da42 <xProcessReceivedTCPPacket+0x4e>

        pxNetworkBuffer = pxDescriptor;
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	623b      	str	r3, [r7, #32]
        uxIPHeaderOffset = ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( pxNetworkBuffer );
 800da4a:	6a3b      	ldr	r3, [r7, #32]
 800da4c:	4618      	mov	r0, r3
 800da4e:	f7fc fb51 	bl	800a0f4 <uxIPHeaderSizePacket>
 800da52:	4603      	mov	r3, r0
 800da54:	330e      	adds	r3, #14
 800da56:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Check for a minimum packet size. */
        if( pxNetworkBuffer->xDataLength < ( uxIPHeaderOffset + ipSIZE_OF_TCP_HEADER ) )
 800da58:	6a3b      	ldr	r3, [r7, #32]
 800da5a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800da5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800da5e:	3314      	adds	r3, #20
 800da60:	429a      	cmp	r2, r3
 800da62:	d202      	bcs.n	800da6a <xProcessReceivedTCPPacket+0x76>
        {
            xResult = pdFAIL;
 800da64:	2300      	movs	r3, #0
 800da66:	657b      	str	r3, [r7, #84]	@ 0x54
 800da68:	e14a      	b.n	800dd00 <xProcessReceivedTCPPacket+0x30c>
        {
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            const TCPHeader_t * pxTCPHeader = ( ( const TCPHeader_t * )
                                                &( pxNetworkBuffer->pucEthernetBuffer[ uxIPHeaderOffset ] ) );
 800da6a:	6a3b      	ldr	r3, [r7, #32]
 800da6c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
            const TCPHeader_t * pxTCPHeader = ( ( const TCPHeader_t * )
 800da6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800da70:	4413      	add	r3, r2
 800da72:	64bb      	str	r3, [r7, #72]	@ 0x48

            const uint16_t ucTCPFlags = pxTCPHeader->ucTCPFlags;
 800da74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800da76:	7b5b      	ldrb	r3, [r3, #13]
 800da78:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            const uint16_t usLocalPort = FreeRTOS_htons( pxTCPHeader->usDestinationPort );
 800da7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800da7e:	789a      	ldrb	r2, [r3, #2]
 800da80:	78db      	ldrb	r3, [r3, #3]
 800da82:	021b      	lsls	r3, r3, #8
 800da84:	4313      	orrs	r3, r2
 800da86:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            const uint16_t usRemotePort = FreeRTOS_htons( pxTCPHeader->usSourcePort );
 800da8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800da8c:	781a      	ldrb	r2, [r3, #0]
 800da8e:	785b      	ldrb	r3, [r3, #1]
 800da90:	021b      	lsls	r3, r3, #8
 800da92:	4313      	orrs	r3, r2
 800da94:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            const IPv46_Address_t xRemoteIP = xGetSourceAddrFromBuffer( pxNetworkBuffer->pucEthernetBuffer );
 800da98:	6a3b      	ldr	r3, [r7, #32]
 800da9a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800da9c:	f107 030c 	add.w	r3, r7, #12
 800daa0:	4611      	mov	r1, r2
 800daa2:	4618      	mov	r0, r3
 800daa4:	f7ff ff74 	bl	800d990 <xGetSourceAddrFromBuffer>

            /* Find the destination socket, and if not found: return a socket listening to
             * the destination PORT. */
            FreeRTOS_Socket_t * pxSocket = pxTCPSocketLookup( 0U, usLocalPort, xRemoteIP, usRemotePort );
 800daa8:	f8b7 5044 	ldrh.w	r5, [r7, #68]	@ 0x44
 800daac:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800dab0:	9303      	str	r3, [sp, #12]
 800dab2:	466c      	mov	r4, sp
 800dab4:	f107 0314 	add.w	r3, r7, #20
 800dab8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800dabc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800dac0:	f107 030c 	add.w	r3, r7, #12
 800dac4:	cb0c      	ldmia	r3, {r2, r3}
 800dac6:	4629      	mov	r1, r5
 800dac8:	2000      	movs	r0, #0
 800daca:	f7fe fe2d 	bl	800c728 <pxTCPSocketLookup>
 800dace:	6538      	str	r0, [r7, #80]	@ 0x50

            if( ( pxSocket == NULL ) || ( prvTCPSocketIsActive( pxSocket->u.xTCP.eTCPState ) == pdFALSE ) )
 800dad0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	d008      	beq.n	800dae8 <xProcessReceivedTCPPacket+0xf4>
 800dad6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dad8:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800dadc:	4618      	mov	r0, r3
 800dade:	f000 fbe4 	bl	800e2aa <prvTCPSocketIsActive>
 800dae2:	4603      	mov	r3, r0
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	d112      	bne.n	800db0e <xProcessReceivedTCPPacket+0x11a>
                 * the other party will get a ECONN error.  There are two exceptions:
                 * 1) A packet that already has the RST flag set.
                 * 2) A packet that only has the ACK flag set.
                 * A packet with only the ACK flag set might be the last ACK in
                 * a three-way hand-shake that closes a connection. */
                if( ( ( ucTCPFlags & tcpTCP_FLAG_CTRL ) != tcpTCP_FLAG_ACK ) &&
 800dae8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800daec:	f003 031f 	and.w	r3, r3, #31
 800daf0:	2b10      	cmp	r3, #16
 800daf2:	d009      	beq.n	800db08 <xProcessReceivedTCPPacket+0x114>
                    ( ( ucTCPFlags & tcpTCP_FLAG_RST ) == 0U ) )
 800daf4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800daf8:	f003 0304 	and.w	r3, r3, #4
                if( ( ( ucTCPFlags & tcpTCP_FLAG_CTRL ) != tcpTCP_FLAG_ACK ) &&
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d103      	bne.n	800db08 <xProcessReceivedTCPPacket+0x114>
                {
                    ( void ) prvTCPSendReset( pxNetworkBuffer );
 800db00:	6a3b      	ldr	r3, [r7, #32]
 800db02:	4618      	mov	r0, r3
 800db04:	f001 ff7a 	bl	800f9fc <prvTCPSendReset>
                }

                /* The packet can't be handled. */
                xResult = pdFAIL;
 800db08:	2300      	movs	r3, #0
 800db0a:	657b      	str	r3, [r7, #84]	@ 0x54
 800db0c:	e09c      	b.n	800dc48 <xProcessReceivedTCPPacket+0x254>
            }
            else
            {
                pxSocket->u.xTCP.ucRepCount = 0U;
 800db0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800db10:	2200      	movs	r2, #0
 800db12:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

                if( pxSocket->u.xTCP.eTCPState == eTCP_LISTEN )
 800db16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800db18:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800db1c:	2b01      	cmp	r3, #1
 800db1e:	d11e      	bne.n	800db5e <xProcessReceivedTCPPacket+0x16a>
                {
                    /* The matching socket is in a listening state.  Test if the peer
                     * has set the SYN flag. */
                    if( ( ucTCPFlags & tcpTCP_FLAG_CTRL ) != tcpTCP_FLAG_SYN )
 800db20:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800db24:	f003 031f 	and.w	r3, r3, #31
 800db28:	2b02      	cmp	r3, #2
 800db2a:	d00c      	beq.n	800db46 <xProcessReceivedTCPPacket+0x152>
                            FreeRTOS_debug_printf( ( "TCP: Server can't handle flags: %s from %u to port %u\n",
                                                     prvTCPFlagMeaning( ( UBaseType_t ) ucTCPFlags ), usRemotePort, usLocalPort ) );
                        }
                        #endif /* ipconfigHAS_DEBUG_PRINTF */

                        if( ( ucTCPFlags & tcpTCP_FLAG_RST ) == 0U )
 800db2c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800db30:	f003 0304 	and.w	r3, r3, #4
 800db34:	2b00      	cmp	r3, #0
 800db36:	d103      	bne.n	800db40 <xProcessReceivedTCPPacket+0x14c>
                        {
                            ( void ) prvTCPSendReset( pxNetworkBuffer );
 800db38:	6a3b      	ldr	r3, [r7, #32]
 800db3a:	4618      	mov	r0, r3
 800db3c:	f001 ff5e 	bl	800f9fc <prvTCPSendReset>
                        }

                        xResult = pdFAIL;
 800db40:	2300      	movs	r3, #0
 800db42:	657b      	str	r3, [r7, #84]	@ 0x54
 800db44:	e080      	b.n	800dc48 <xProcessReceivedTCPPacket+0x254>
                    else
                    {
                        /* prvHandleListen() will either return a newly created socket
                         * (if bReuseSocket is false), otherwise it returns the current
                         * socket which will later get connected. */
                        pxSocket = prvHandleListen( pxSocket, pxNetworkBuffer );
 800db46:	6a3b      	ldr	r3, [r7, #32]
 800db48:	4619      	mov	r1, r3
 800db4a:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800db4c:	f000 ffd2 	bl	800eaf4 <prvHandleListen>
 800db50:	6538      	str	r0, [r7, #80]	@ 0x50

                        if( pxSocket == NULL )
 800db52:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800db54:	2b00      	cmp	r3, #0
 800db56:	d177      	bne.n	800dc48 <xProcessReceivedTCPPacket+0x254>
                        {
                            xResult = pdFAIL;
 800db58:	2300      	movs	r3, #0
 800db5a:	657b      	str	r3, [r7, #84]	@ 0x54
 800db5c:	e074      	b.n	800dc48 <xProcessReceivedTCPPacket+0x254>
                } /* if( pxSocket->u.xTCP.eTCPState == eTCP_LISTEN ). */
                else
                {
                    /* This is not a socket in listening mode. Check for the RST
                     * flag. */
                    if( ( ucTCPFlags & tcpTCP_FLAG_RST ) != 0U )
 800db5e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800db62:	f003 0304 	and.w	r3, r3, #4
 800db66:	2b00      	cmp	r3, #0
 800db68:	d046      	beq.n	800dbf8 <xProcessReceivedTCPPacket+0x204>
                    {
                        FreeRTOS_debug_printf( ( "TCP: RST received from %u for %u\n", usRemotePort, usLocalPort ) );

                        /* Implement https://tools.ietf.org/html/rfc5961#section-3.2. */
                        if( pxSocket->u.xTCP.eTCPState == eCONNECT_SYN )
 800db6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800db6c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800db70:	2b02      	cmp	r3, #2
 800db72:	d10e      	bne.n	800db92 <xProcessReceivedTCPPacket+0x19e>
                        {
                            const uint32_t ulAckNumber = FreeRTOS_ntohl( pxTCPHeader->ulAckNr );
 800db74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800db76:	689b      	ldr	r3, [r3, #8]
 800db78:	637b      	str	r3, [r7, #52]	@ 0x34

                            /* Per the above RFC, "In the SYN-SENT state ... the RST is
                             * acceptable if the ACK field acknowledges the SYN." */
                            if( ulAckNumber == ( pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber + 1U ) )
 800db7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800db7c:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 800db80:	3301      	adds	r3, #1
 800db82:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800db84:	429a      	cmp	r2, r3
 800db86:	d134      	bne.n	800dbf2 <xProcessReceivedTCPPacket+0x1fe>
                            {
                                vTCPStateChange( pxSocket, eCLOSED );
 800db88:	2100      	movs	r1, #0
 800db8a:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800db8c:	f7ff fcfe 	bl	800d58c <vTCPStateChange>
 800db90:	e02f      	b.n	800dbf2 <xProcessReceivedTCPPacket+0x1fe>
                            }
                        }
                        else
                        {
                            const uint32_t ulSequenceNumber = FreeRTOS_ntohl( pxTCPHeader->ulSequenceNumber );
 800db92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800db94:	685b      	ldr	r3, [r3, #4]
 800db96:	63bb      	str	r3, [r7, #56]	@ 0x38

                            /* Check whether the packet matches the next expected sequence number. */
                            if( ulSequenceNumber == pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber )
 800db98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800db9a:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800db9e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dba0:	429a      	cmp	r2, r3
 800dba2:	d104      	bne.n	800dbae <xProcessReceivedTCPPacket+0x1ba>
                            {
                                vTCPStateChange( pxSocket, eCLOSED );
 800dba4:	2100      	movs	r1, #0
 800dba6:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800dba8:	f7ff fcf0 	bl	800d58c <vTCPStateChange>
 800dbac:	e021      	b.n	800dbf2 <xProcessReceivedTCPPacket+0x1fe>
                            }
                            /* Otherwise, check whether the packet is within the receive window. */
                            else if( ( xSequenceGreaterThan( ulSequenceNumber, pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber ) != pdFALSE ) &&
 800dbae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dbb0:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800dbb4:	4619      	mov	r1, r3
 800dbb6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800dbb8:	f002 fa11 	bl	800ffde <xSequenceGreaterThan>
 800dbbc:	4603      	mov	r3, r0
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d017      	beq.n	800dbf2 <xProcessReceivedTCPPacket+0x1fe>
                                     ( xSequenceLessThan( ulSequenceNumber, pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber +
 800dbc2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dbc4:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
                                                          pxSocket->u.xTCP.xTCPWindow.xSize.ulRxWindowLength ) != pdFALSE ) )
 800dbc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dbca:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
                                     ( xSequenceLessThan( ulSequenceNumber, pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber +
 800dbce:	4413      	add	r3, r2
 800dbd0:	4619      	mov	r1, r3
 800dbd2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800dbd4:	f002 f9ed 	bl	800ffb2 <xSequenceLessThan>
 800dbd8:	4603      	mov	r3, r0
                            else if( ( xSequenceGreaterThan( ulSequenceNumber, pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber ) != pdFALSE ) &&
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d009      	beq.n	800dbf2 <xProcessReceivedTCPPacket+0x1fe>
                            {
                                /* Send a challenge ACK. */
                                ( void ) prvTCPSendChallengeAck( pxNetworkBuffer, pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber,
 800dbde:	6a38      	ldr	r0, [r7, #32]
 800dbe0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dbe2:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 800dbe6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dbe8:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 800dbec:	461a      	mov	r2, r3
 800dbee:	f001 fee7 	bl	800f9c0 <prvTCPSendChallengeAck>
                                /* Nothing. */
                            }
                        }

                        /* Otherwise, do nothing. In any case, the packet cannot be handled. */
                        xResult = pdFAIL;
 800dbf2:	2300      	movs	r3, #0
 800dbf4:	657b      	str	r3, [r7, #84]	@ 0x54
 800dbf6:	e027      	b.n	800dc48 <xProcessReceivedTCPPacket+0x254>
                    }
                    /* Check whether there is a pure SYN amongst the TCP flags while the connection is established. */
                    else if( ( ( ucTCPFlags & tcpTCP_FLAG_CTRL ) == tcpTCP_FLAG_SYN ) && ( pxSocket->u.xTCP.eTCPState >= eESTABLISHED ) )
 800dbf8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800dbfc:	f003 031f 	and.w	r3, r3, #31
 800dc00:	2b02      	cmp	r3, #2
 800dc02:	d107      	bne.n	800dc14 <xProcessReceivedTCPPacket+0x220>
 800dc04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dc06:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800dc0a:	2b04      	cmp	r3, #4
 800dc0c:	d902      	bls.n	800dc14 <xProcessReceivedTCPPacket+0x220>
                    {
                        /* SYN flag while this socket is already connected. */
                        FreeRTOS_debug_printf( ( "TCP: SYN unexpected from %u\n", usRemotePort ) );

                        /* The packet cannot be handled. */
                        xResult = pdFAIL;
 800dc0e:	2300      	movs	r3, #0
 800dc10:	657b      	str	r3, [r7, #84]	@ 0x54
 800dc12:	e019      	b.n	800dc48 <xProcessReceivedTCPPacket+0x254>
                    else
                    {
                        /* Update the copy of the TCP header only (skipping eth and IP
                         * headers).  It might be used later on, whenever data must be sent
                         * to the peer. */
                        const size_t uxOffset = ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket );
 800dc14:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800dc16:	f7fc fa87 	bl	800a128 <uxIPHeaderSizeSocket>
 800dc1a:	4603      	mov	r3, r0
 800dc1c:	330e      	adds	r3, #14
 800dc1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
                        ( void ) memcpy( ( void * ) ( &( pxSocket->u.xTCP.xPacket.u.ucLastPacket[ uxOffset ] ) ),
 800dc20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc22:	33a8      	adds	r3, #168	@ 0xa8
 800dc24:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800dc26:	4413      	add	r3, r2
 800dc28:	1d98      	adds	r0, r3, #6
                                         ( const void * ) ( &( pxNetworkBuffer->pucEthernetBuffer[ uxOffset ] ) ),
 800dc2a:	6a3b      	ldr	r3, [r7, #32]
 800dc2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800dc2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc30:	4413      	add	r3, r2
                        ( void ) memcpy( ( void * ) ( &( pxSocket->u.xTCP.xPacket.u.ucLastPacket[ uxOffset ] ) ),
 800dc32:	2214      	movs	r2, #20
 800dc34:	4619      	mov	r1, r3
 800dc36:	f009 fd66 	bl	8017706 <memcpy>
                                         ipSIZE_OF_TCP_HEADER );
                        /* Clear flags that are set by the peer, and set the ACK flag. */
                        pxSocket->u.xTCP.xPacket.u.ucLastPacket[ uxOffset + ipTCP_FLAGS_OFFSET ] = tcpTCP_FLAG_ACK;
 800dc3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc3c:	330d      	adds	r3, #13
 800dc3e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800dc40:	4413      	add	r3, r2
 800dc42:	2210      	movs	r2, #16
 800dc44:	f883 20ae 	strb.w	r2, [r3, #174]	@ 0xae
                    }
                }
            }

            if( xResult != pdFAIL )
 800dc48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	d058      	beq.n	800dd00 <xProcessReceivedTCPPacket+0x30c>
            {
                uint16_t usWindow;

                /* pxSocket is not NULL when xResult != pdFAIL. */
                configASSERT( pxSocket != NULL ); /* LCOV_EXCL_LINE ,this branch will not be hit*/
 800dc4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d10d      	bne.n	800dc70 <xProcessReceivedTCPPacket+0x27c>
	__asm volatile
 800dc54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc58:	b672      	cpsid	i
 800dc5a:	f383 8811 	msr	BASEPRI, r3
 800dc5e:	f3bf 8f6f 	isb	sy
 800dc62:	f3bf 8f4f 	dsb	sy
 800dc66:	b662      	cpsie	i
 800dc68:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800dc6a:	bf00      	nop
 800dc6c:	bf00      	nop
 800dc6e:	e7fd      	b.n	800dc6c <xProcessReceivedTCPPacket+0x278>

                /* Touch the alive timers because we received a message for this
                 * socket. */
                prvTCPTouchSocket( pxSocket );
 800dc70:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800dc72:	f7ff fc2d 	bl	800d4d0 <prvTCPTouchSocket>
                /* _HT_ : if we're in the SYN phase, and peer does not send a MSS option,
                 * then we MUST assume an MSS size of 536 bytes for backward compatibility. */

                /* When there are no TCP options, the TCP offset equals 20 bytes, which is stored as
                 * the number 5 (words) in the higher nibble of the TCP-offset byte. */
                if( ( pxTCPHeader->ucTCPOffset & tcpTCP_OFFSET_LENGTH_BITS ) > tcpTCP_OFFSET_STANDARD_LENGTH )
 800dc76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dc78:	7b1b      	ldrb	r3, [r3, #12]
 800dc7a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800dc7e:	2b50      	cmp	r3, #80	@ 0x50
 800dc80:	d905      	bls.n	800dc8e <xProcessReceivedTCPPacket+0x29a>
                {
                    xResult = prvCheckOptions( pxSocket, pxNetworkBuffer );
 800dc82:	6a3b      	ldr	r3, [r7, #32]
 800dc84:	4619      	mov	r1, r3
 800dc86:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800dc88:	f000 f87e 	bl	800dd88 <prvCheckOptions>
 800dc8c:	6578      	str	r0, [r7, #84]	@ 0x54
                }

                if( xResult != pdFAIL )
 800dc8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	d035      	beq.n	800dd00 <xProcessReceivedTCPPacket+0x30c>
                {
                    usWindow = FreeRTOS_ntohs( pxTCPHeader->usWindow );
 800dc94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dc96:	7b9a      	ldrb	r2, [r3, #14]
 800dc98:	7bdb      	ldrb	r3, [r3, #15]
 800dc9a:	021b      	lsls	r3, r3, #8
 800dc9c:	4313      	orrs	r3, r2
 800dc9e:	867b      	strh	r3, [r7, #50]	@ 0x32
                    pxSocket->u.xTCP.ulWindowSize = ( uint32_t ) usWindow;
 800dca0:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800dca2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dca4:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
                    #if ( ipconfigUSE_TCP_WIN == 1 )
                    {
                        /* rfc1323 : The Window field in a SYN (i.e., a <SYN> or <SYN,ACK>)
                         * segment itself is never scaled. */
                        if( ( ucTCPFlags & ( uint8_t ) tcpTCP_FLAG_SYN ) == 0U )
 800dca8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800dcac:	f003 0302 	and.w	r3, r3, #2
 800dcb0:	2b00      	cmp	r3, #0
 800dcb2:	d10a      	bne.n	800dcca <xProcessReceivedTCPPacket+0x2d6>
                        {
                            pxSocket->u.xTCP.ulWindowSize =
                                ( pxSocket->u.xTCP.ulWindowSize << pxSocket->u.xTCP.ucPeerWinScaleFactor );
 800dcb4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dcb6:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 800dcba:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800dcbc:	f892 210a 	ldrb.w	r2, [r2, #266]	@ 0x10a
 800dcc0:	fa03 f202 	lsl.w	r2, r3, r2
                            pxSocket->u.xTCP.ulWindowSize =
 800dcc4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dcc6:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
                    }
                    #endif /* ipconfigUSE_TCP_WIN */

                    /* In prvTCPHandleState() the incoming messages will be handled
                     * depending on the current state of the connection. */
                    if( prvTCPHandleState( pxSocket, &pxNetworkBuffer ) > 0 )
 800dcca:	f107 0320 	add.w	r3, r7, #32
 800dcce:	4619      	mov	r1, r3
 800dcd0:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800dcd2:	f000 fdf7 	bl	800e8c4 <prvTCPHandleState>
 800dcd6:	4603      	mov	r3, r0
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	dd05      	ble.n	800dce8 <xProcessReceivedTCPPacket+0x2f4>
                    {
                        /* prvTCPHandleState() has sent a message, see if there are more to
                         * be transmitted. */
                        #if ( ipconfigUSE_TCP_WIN == 1 )
                        {
                            ( void ) prvTCPSendRepeated( pxSocket, &pxNetworkBuffer );
 800dcdc:	f107 0320 	add.w	r3, r7, #32
 800dce0:	4619      	mov	r1, r3
 800dce2:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800dce4:	f001 f905 	bl	800eef2 <prvTCPSendRepeated>
                        }
                        #endif /* ipconfigUSE_TCP_WIN */
                    }

                    if( pxNetworkBuffer != NULL )
 800dce8:	6a3b      	ldr	r3, [r7, #32]
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d005      	beq.n	800dcfa <xProcessReceivedTCPPacket+0x306>
                    {
                        /* We must check if the buffer is unequal to NULL, because the
                         * socket might keep a reference to it in case a delayed ACK must be
                         * sent. */
                        vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800dcee:	6a3b      	ldr	r3, [r7, #32]
 800dcf0:	4618      	mov	r0, r3
 800dcf2:	f003 fd07 	bl	8011704 <vReleaseNetworkBufferAndDescriptor>
                        #ifndef _lint
                            /* Clear pointers that are freed. */
                            pxNetworkBuffer = NULL;
 800dcf6:	2300      	movs	r3, #0
 800dcf8:	623b      	str	r3, [r7, #32]
                        #endif
                    }

                    /* And finally, calculate when this socket wants to be woken up. */
                    ( void ) prvTCPNextTimeout( pxSocket );
 800dcfa:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800dcfc:	f7ff fdc0 	bl	800d880 <prvTCPNextTimeout>
                }
            }
        }

        /* pdPASS being returned means the buffer has been consumed. */
        return xResult;
 800dd00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
    }
 800dd02:	4618      	mov	r0, r3
 800dd04:	3758      	adds	r7, #88	@ 0x58
 800dd06:	46bd      	mov	sp, r7
 800dd08:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800dd0c <xTCPCheckNewClient>:
 * @param[in] pxSocket The socket for which the bound socket list will be iterated.
 *
 * @return if there is a new client, then pdTRUE is returned or else, pdFALSE.
 */
    BaseType_t xTCPCheckNewClient( FreeRTOS_Socket_t * pxSocket )
    {
 800dd0c:	b480      	push	{r7}
 800dd0e:	b089      	sub	sp, #36	@ 0x24
 800dd10:	af00      	add	r7, sp, #0
 800dd12:	6078      	str	r0, [r7, #4]
        TickType_t uxLocalPort = ( TickType_t ) FreeRTOS_htons( pxSocket->usLocalPort );
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 800dd18:	617b      	str	r3, [r7, #20]
        const ListItem_t * pxIterator;
        FreeRTOS_Socket_t * pxFound;
        BaseType_t xResult = pdFALSE;
 800dd1a:	2300      	movs	r3, #0
 800dd1c:	61bb      	str	r3, [r7, #24]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ListItem_t * pxEndTCP = ( ( const ListItem_t * ) &( xBoundTCPSocketsList.xListEnd ) );
 800dd1e:	4b18      	ldr	r3, [pc, #96]	@ (800dd80 <xTCPCheckNewClient+0x74>)
 800dd20:	613b      	str	r3, [r7, #16]

        /* Here xBoundTCPSocketsList can be accessed safely IP-task is the only one
         * who has access. */
        for( pxIterator = ( const ListItem_t * ) listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
 800dd22:	4b18      	ldr	r3, [pc, #96]	@ (800dd84 <xTCPCheckNewClient+0x78>)
 800dd24:	68db      	ldr	r3, [r3, #12]
 800dd26:	61fb      	str	r3, [r7, #28]
 800dd28:	e01e      	b.n	800dd68 <xTCPCheckNewClient+0x5c>
             pxIterator != pxEndTCP;
             pxIterator = ( const ListItem_t * ) listGET_NEXT( pxIterator ) )
        {
            if( listGET_LIST_ITEM_VALUE( pxIterator ) == ( configLIST_VOLATILE TickType_t ) uxLocalPort )
 800dd2a:	69fb      	ldr	r3, [r7, #28]
 800dd2c:	681b      	ldr	r3, [r3, #0]
 800dd2e:	697a      	ldr	r2, [r7, #20]
 800dd30:	429a      	cmp	r2, r3
 800dd32:	d116      	bne.n	800dd62 <xTCPCheckNewClient+0x56>
            {
                pxFound = ( ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 800dd34:	69fb      	ldr	r3, [r7, #28]
 800dd36:	68db      	ldr	r3, [r3, #12]
 800dd38:	60fb      	str	r3, [r7, #12]

                if( ( pxFound->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP ) && ( pxFound->u.xTCP.bits.bPassAccept != pdFALSE_UNSIGNED ) )
 800dd3a:	68fb      	ldr	r3, [r7, #12]
 800dd3c:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800dd40:	2b06      	cmp	r3, #6
 800dd42:	d10e      	bne.n	800dd62 <xTCPCheckNewClient+0x56>
 800dd44:	68fb      	ldr	r3, [r7, #12]
 800dd46:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800dd4a:	f003 0302 	and.w	r3, r3, #2
 800dd4e:	b2db      	uxtb	r3, r3
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	d006      	beq.n	800dd62 <xTCPCheckNewClient+0x56>
                {
                    pxSocket->u.xTCP.pxPeerSocket = pxFound;
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	68fa      	ldr	r2, [r7, #12]
 800dd58:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                    FreeRTOS_debug_printf( ( "xTCPCheckNewClient[0]: client on port %u\n", pxSocket->usLocalPort ) );
                    xResult = pdTRUE;
 800dd5c:	2301      	movs	r3, #1
 800dd5e:	61bb      	str	r3, [r7, #24]
                    break;
 800dd60:	e006      	b.n	800dd70 <xTCPCheckNewClient+0x64>
             pxIterator = ( const ListItem_t * ) listGET_NEXT( pxIterator ) )
 800dd62:	69fb      	ldr	r3, [r7, #28]
 800dd64:	685b      	ldr	r3, [r3, #4]
 800dd66:	61fb      	str	r3, [r7, #28]
             pxIterator != pxEndTCP;
 800dd68:	69fa      	ldr	r2, [r7, #28]
 800dd6a:	693b      	ldr	r3, [r7, #16]
 800dd6c:	429a      	cmp	r2, r3
 800dd6e:	d1dc      	bne.n	800dd2a <xTCPCheckNewClient+0x1e>
                }
            }
        }

        return xResult;
 800dd70:	69bb      	ldr	r3, [r7, #24]
    }
 800dd72:	4618      	mov	r0, r3
 800dd74:	3724      	adds	r7, #36	@ 0x24
 800dd76:	46bd      	mov	sp, r7
 800dd78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd7c:	4770      	bx	lr
 800dd7e:	bf00      	nop
 800dd80:	200026a4 	.word	0x200026a4
 800dd84:	2000269c 	.word	0x2000269c

0800dd88 <prvCheckOptions>:
 *       ((pxTCPHeader->ucTCPOffset & 0xf0) > 0x50), meaning that
 *       the TP header is longer than the usual 20 (5 x 4) bytes.
 */
    BaseType_t prvCheckOptions( FreeRTOS_Socket_t * pxSocket,
                                const NetworkBufferDescriptor_t * pxNetworkBuffer )
    {
 800dd88:	b580      	push	{r7, lr}
 800dd8a:	b08c      	sub	sp, #48	@ 0x30
 800dd8c:	af00      	add	r7, sp, #0
 800dd8e:	6078      	str	r0, [r7, #4]
 800dd90:	6039      	str	r1, [r7, #0]
        size_t uxTCPHeaderOffset = ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( pxNetworkBuffer );
 800dd92:	6838      	ldr	r0, [r7, #0]
 800dd94:	f7fc f9ae 	bl	800a0f4 <uxIPHeaderSizePacket>
 800dd98:	4603      	mov	r3, r0
 800dd9a:	330e      	adds	r3, #14
 800dd9c:	61fb      	str	r3, [r7, #28]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                                                        &( pxNetworkBuffer->pucEthernetBuffer[ uxTCPHeaderOffset ] ) );
 800dd9e:	683b      	ldr	r3, [r7, #0]
 800dda0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
        const ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 800dda2:	69fb      	ldr	r3, [r7, #28]
 800dda4:	4413      	add	r3, r2
 800dda6:	61bb      	str	r3, [r7, #24]
        const TCPHeader_t * pxTCPHeader;
        const uint8_t * pucPtr;
        BaseType_t xHasSYNFlag;
        BaseType_t xReturn = pdPASS;
 800dda8:	2301      	movs	r3, #1
 800ddaa:	627b      	str	r3, [r7, #36]	@ 0x24
        /* Offset in the network packet where the first option byte is stored. */
        size_t uxOptionOffset = uxTCPHeaderOffset + ipSIZE_OF_TCP_HEADER;
 800ddac:	69fb      	ldr	r3, [r7, #28]
 800ddae:	3314      	adds	r3, #20
 800ddb0:	617b      	str	r3, [r7, #20]
        size_t uxOptionsLength;
        int32_t lResult;
        uint8_t ucLength;

        pxTCPHeader = &( pxProtocolHeaders->xTCPHeader );
 800ddb2:	69bb      	ldr	r3, [r7, #24]
 800ddb4:	613b      	str	r3, [r7, #16]


        /* A character pointer to iterate through the option data */
        pucPtr = pxTCPHeader->ucOptdata;
 800ddb6:	693b      	ldr	r3, [r7, #16]
 800ddb8:	3314      	adds	r3, #20
 800ddba:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if( pxTCPHeader->ucTCPOffset <= ( 5U << 4U ) )
 800ddbc:	693b      	ldr	r3, [r7, #16]
 800ddbe:	7b1b      	ldrb	r3, [r3, #12]
 800ddc0:	2b50      	cmp	r3, #80	@ 0x50
 800ddc2:	d93f      	bls.n	800de44 <prvCheckOptions+0xbc>
        {
            /* Avoid integer underflow in computation of ucLength. */
        }
        else
        {
            ucLength = ( uint8_t ) ( ( ( pxTCPHeader->ucTCPOffset >> 4U ) - 5U ) << 2U );
 800ddc4:	693b      	ldr	r3, [r7, #16]
 800ddc6:	7b1b      	ldrb	r3, [r3, #12]
 800ddc8:	091b      	lsrs	r3, r3, #4
 800ddca:	b2db      	uxtb	r3, r3
 800ddcc:	3b05      	subs	r3, #5
 800ddce:	b2db      	uxtb	r3, r3
 800ddd0:	009b      	lsls	r3, r3, #2
 800ddd2:	73fb      	strb	r3, [r7, #15]
            uxOptionsLength = ( size_t ) ucLength;
 800ddd4:	7bfb      	ldrb	r3, [r7, #15]
 800ddd6:	623b      	str	r3, [r7, #32]

            if( pxNetworkBuffer->xDataLength > uxOptionOffset )
 800ddd8:	683b      	ldr	r3, [r7, #0]
 800ddda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dddc:	697a      	ldr	r2, [r7, #20]
 800ddde:	429a      	cmp	r2, r3
 800dde0:	d230      	bcs.n	800de44 <prvCheckOptions+0xbc>
            {
                /* Validate options size calculation. */
                if( uxOptionsLength <= ( pxNetworkBuffer->xDataLength - uxOptionOffset ) )
 800dde2:	683b      	ldr	r3, [r7, #0]
 800dde4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800dde6:	697b      	ldr	r3, [r7, #20]
 800dde8:	1ad3      	subs	r3, r2, r3
 800ddea:	6a3a      	ldr	r2, [r7, #32]
 800ddec:	429a      	cmp	r2, r3
 800ddee:	d829      	bhi.n	800de44 <prvCheckOptions+0xbc>
                {
                    if( ( pxTCPHeader->ucTCPFlags & tcpTCP_FLAG_SYN ) != ( uint8_t ) 0U )
 800ddf0:	693b      	ldr	r3, [r7, #16]
 800ddf2:	7b5b      	ldrb	r3, [r3, #13]
 800ddf4:	f003 0302 	and.w	r3, r3, #2
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	d002      	beq.n	800de02 <prvCheckOptions+0x7a>
                    {
                        xHasSYNFlag = pdTRUE;
 800ddfc:	2301      	movs	r3, #1
 800ddfe:	62bb      	str	r3, [r7, #40]	@ 0x28
 800de00:	e001      	b.n	800de06 <prvCheckOptions+0x7e>
                    }
                    else
                    {
                        xHasSYNFlag = pdFALSE;
 800de02:	2300      	movs	r3, #0
 800de04:	62bb      	str	r3, [r7, #40]	@ 0x28

                    /* The length check is only necessary in case the option data are
                     *  corrupted, we don't like to run into invalid memory and crash. */
                    for( ; ; )
                    {
                        if( uxOptionsLength == 0U )
 800de06:	6a3b      	ldr	r3, [r7, #32]
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d018      	beq.n	800de3e <prvCheckOptions+0xb6>
                        {
                            /* coverity[break_stmt] : Break statement terminating the loop */
                            break;
                        }

                        lResult = prvSingleStepTCPHeaderOptions( pucPtr, uxOptionsLength, pxSocket, xHasSYNFlag );
 800de0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de0e:	687a      	ldr	r2, [r7, #4]
 800de10:	6a39      	ldr	r1, [r7, #32]
 800de12:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800de14:	f000 f81b 	bl	800de4e <prvSingleStepTCPHeaderOptions>
 800de18:	60b8      	str	r0, [r7, #8]

                        if( lResult < 0 )
 800de1a:	68bb      	ldr	r3, [r7, #8]
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	da02      	bge.n	800de26 <prvCheckOptions+0x9e>
                        {
                            xReturn = pdFAIL;
 800de20:	2300      	movs	r3, #0
 800de22:	627b      	str	r3, [r7, #36]	@ 0x24
                            break;
 800de24:	e00e      	b.n	800de44 <prvCheckOptions+0xbc>
                        }

                        if( lResult == 0 )
 800de26:	68bb      	ldr	r3, [r7, #8]
 800de28:	2b00      	cmp	r3, #0
 800de2a:	d00a      	beq.n	800de42 <prvCheckOptions+0xba>
                        {
                            break;
                        }

                        uxOptionsLength -= ( size_t ) lResult;
 800de2c:	68bb      	ldr	r3, [r7, #8]
 800de2e:	6a3a      	ldr	r2, [r7, #32]
 800de30:	1ad3      	subs	r3, r2, r3
 800de32:	623b      	str	r3, [r7, #32]
                        pucPtr = &( pucPtr[ lResult ] );
 800de34:	68bb      	ldr	r3, [r7, #8]
 800de36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800de38:	4413      	add	r3, r2
 800de3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        if( uxOptionsLength == 0U )
 800de3c:	e7e3      	b.n	800de06 <prvCheckOptions+0x7e>
                            break;
 800de3e:	bf00      	nop
 800de40:	e000      	b.n	800de44 <prvCheckOptions+0xbc>
                            break;
 800de42:	bf00      	nop
                    }
                }
            }
        }

        return xReturn;
 800de44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 800de46:	4618      	mov	r0, r3
 800de48:	3730      	adds	r7, #48	@ 0x30
 800de4a:	46bd      	mov	sp, r7
 800de4c:	bd80      	pop	{r7, pc}

0800de4e <prvSingleStepTCPHeaderOptions>:
 */
    static int32_t prvSingleStepTCPHeaderOptions( const uint8_t * const pucPtr,
                                                  size_t uxTotalLength,
                                                  FreeRTOS_Socket_t * const pxSocket,
                                                  BaseType_t xHasSYNFlag )
    {
 800de4e:	b580      	push	{r7, lr}
 800de50:	b08a      	sub	sp, #40	@ 0x28
 800de52:	af00      	add	r7, sp, #0
 800de54:	60f8      	str	r0, [r7, #12]
 800de56:	60b9      	str	r1, [r7, #8]
 800de58:	607a      	str	r2, [r7, #4]
 800de5a:	603b      	str	r3, [r7, #0]
        UBaseType_t uxNewMSS;
        size_t uxRemainingOptionsBytes = uxTotalLength;
 800de5c:	68bb      	ldr	r3, [r7, #8]
 800de5e:	617b      	str	r3, [r7, #20]
        uint8_t ucLen;
        int32_t lIndex = 0;
 800de60:	2300      	movs	r3, #0
 800de62:	61fb      	str	r3, [r7, #28]
        TCPWindow_t * pxTCPWindow = &( pxSocket->u.xTCP.xTCPWindow );
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800de6a:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 800de6c:	2300      	movs	r3, #0
 800de6e:	61bb      	str	r3, [r7, #24]

        if( pucPtr[ 0U ] == tcpTCP_OPT_END )
 800de70:	68fb      	ldr	r3, [r7, #12]
 800de72:	781b      	ldrb	r3, [r3, #0]
 800de74:	2b00      	cmp	r3, #0
 800de76:	d102      	bne.n	800de7e <prvSingleStepTCPHeaderOptions+0x30>
        {
            /* End of options. */
            lIndex = 0;
 800de78:	2300      	movs	r3, #0
 800de7a:	61fb      	str	r3, [r7, #28]
 800de7c:	e0cc      	b.n	800e018 <prvSingleStepTCPHeaderOptions+0x1ca>
        }
        else if( pucPtr[ 0U ] == tcpTCP_OPT_NOOP )
 800de7e:	68fb      	ldr	r3, [r7, #12]
 800de80:	781b      	ldrb	r3, [r3, #0]
 800de82:	2b01      	cmp	r3, #1
 800de84:	d102      	bne.n	800de8c <prvSingleStepTCPHeaderOptions+0x3e>
        {
            /* NOP option, inserted to make the length a multiple of 4. */
            lIndex = 1;
 800de86:	2301      	movs	r3, #1
 800de88:	61fb      	str	r3, [r7, #28]
 800de8a:	e0c5      	b.n	800e018 <prvSingleStepTCPHeaderOptions+0x1ca>
        }
        else if( uxRemainingOptionsBytes < 2U )
 800de8c:	697b      	ldr	r3, [r7, #20]
 800de8e:	2b01      	cmp	r3, #1
 800de90:	d803      	bhi.n	800de9a <prvSingleStepTCPHeaderOptions+0x4c>
        {
            /* Any other well-formed option must be at least two bytes: the option
             * type byte followed by a length byte. */
            lIndex = -1;
 800de92:	f04f 33ff 	mov.w	r3, #4294967295
 800de96:	61fb      	str	r3, [r7, #28]
 800de98:	e0be      	b.n	800e018 <prvSingleStepTCPHeaderOptions+0x1ca>
        }

        #if ( ipconfigUSE_TCP_WIN != 0 )
            else if( pucPtr[ 0 ] == tcpTCP_OPT_WSOPT )
 800de9a:	68fb      	ldr	r3, [r7, #12]
 800de9c:	781b      	ldrb	r3, [r3, #0]
 800de9e:	2b03      	cmp	r3, #3
 800dea0:	d128      	bne.n	800def4 <prvSingleStepTCPHeaderOptions+0xa6>
            {
                /* The TCP Window Scale Option. */
                /* Confirm that the option fits in the remaining buffer space. */
                if( ( uxRemainingOptionsBytes < tcpTCP_OPT_WSOPT_LEN ) || ( pucPtr[ 1 ] != tcpTCP_OPT_WSOPT_LEN ) )
 800dea2:	697b      	ldr	r3, [r7, #20]
 800dea4:	2b02      	cmp	r3, #2
 800dea6:	d904      	bls.n	800deb2 <prvSingleStepTCPHeaderOptions+0x64>
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	3301      	adds	r3, #1
 800deac:	781b      	ldrb	r3, [r3, #0]
 800deae:	2b03      	cmp	r3, #3
 800deb0:	d003      	beq.n	800deba <prvSingleStepTCPHeaderOptions+0x6c>
                {
                    lIndex = -1;
 800deb2:	f04f 33ff 	mov.w	r3, #4294967295
 800deb6:	61fb      	str	r3, [r7, #28]
 800deb8:	e0ae      	b.n	800e018 <prvSingleStepTCPHeaderOptions+0x1ca>
                }
                else
                {
                    /* Option is only valid in SYN phase. */
                    if( xHasSYNFlag != 0 )
 800deba:	683b      	ldr	r3, [r7, #0]
 800debc:	2b00      	cmp	r3, #0
 800debe:	d016      	beq.n	800deee <prvSingleStepTCPHeaderOptions+0xa0>
                    {
                        /* From RFC7323 - section 2.3, we should limit the WSopt not larger than 14. */
                        if( pucPtr[ 2 ] > tcpTCP_OPT_WSOPT_MAXIMUM_VALUE )
 800dec0:	68fb      	ldr	r3, [r7, #12]
 800dec2:	3302      	adds	r3, #2
 800dec4:	781b      	ldrb	r3, [r3, #0]
 800dec6:	2b0e      	cmp	r3, #14
 800dec8:	d904      	bls.n	800ded4 <prvSingleStepTCPHeaderOptions+0x86>
                        {
                            FreeRTOS_debug_printf( ( "The WSopt(%u) from SYN packet is larger than maximum value.", pucPtr[ 2 ] ) );
                            pxSocket->u.xTCP.ucPeerWinScaleFactor = tcpTCP_OPT_WSOPT_MAXIMUM_VALUE;
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	220e      	movs	r2, #14
 800dece:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
 800ded2:	e005      	b.n	800dee0 <prvSingleStepTCPHeaderOptions+0x92>
                        }
                        else
                        {
                            pxSocket->u.xTCP.ucPeerWinScaleFactor = pucPtr[ 2 ];
 800ded4:	68fb      	ldr	r3, [r7, #12]
 800ded6:	3302      	adds	r3, #2
 800ded8:	781a      	ldrb	r2, [r3, #0]
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
                        }

                        pxSocket->u.xTCP.bits.bWinScaling = pdTRUE_UNSIGNED;
 800dee0:	687a      	ldr	r2, [r7, #4]
 800dee2:	f892 306e 	ldrb.w	r3, [r2, #110]	@ 0x6e
 800dee6:	f043 0310 	orr.w	r3, r3, #16
 800deea:	f882 306e 	strb.w	r3, [r2, #110]	@ 0x6e
                    }

                    lIndex = ( int32_t ) tcpTCP_OPT_WSOPT_LEN;
 800deee:	2303      	movs	r3, #3
 800def0:	61fb      	str	r3, [r7, #28]
 800def2:	e091      	b.n	800e018 <prvSingleStepTCPHeaderOptions+0x1ca>
                }
            }
        #endif /* ipconfigUSE_TCP_WIN */
        else if( pucPtr[ 0 ] == tcpTCP_OPT_MSS )
 800def4:	68fb      	ldr	r3, [r7, #12]
 800def6:	781b      	ldrb	r3, [r3, #0]
 800def8:	2b02      	cmp	r3, #2
 800defa:	d155      	bne.n	800dfa8 <prvSingleStepTCPHeaderOptions+0x15a>
        {
            /* Confirm that the option fits in the remaining buffer space. */
            if( ( uxRemainingOptionsBytes < tcpTCP_OPT_MSS_LEN ) || ( pucPtr[ 1 ] != tcpTCP_OPT_MSS_LEN ) )
 800defc:	697b      	ldr	r3, [r7, #20]
 800defe:	2b03      	cmp	r3, #3
 800df00:	d904      	bls.n	800df0c <prvSingleStepTCPHeaderOptions+0xbe>
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	3301      	adds	r3, #1
 800df06:	781b      	ldrb	r3, [r3, #0]
 800df08:	2b04      	cmp	r3, #4
 800df0a:	d003      	beq.n	800df14 <prvSingleStepTCPHeaderOptions+0xc6>
            {
                lIndex = -1;
 800df0c:	f04f 33ff 	mov.w	r3, #4294967295
 800df10:	61fb      	str	r3, [r7, #28]
 800df12:	e081      	b.n	800e018 <prvSingleStepTCPHeaderOptions+0x1ca>
            else
            {
                /* An MSS option with the correct option length.  FreeRTOS_htons()
                 * is not needed here because usChar2u16() already returns a host
                 * endian number. */
                uxNewMSS = usChar2u16( &( pucPtr[ 2 ] ) );
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	3302      	adds	r3, #2
 800df18:	4618      	mov	r0, r3
 800df1a:	f7fc fe84 	bl	800ac26 <usChar2u16>
 800df1e:	4603      	mov	r3, r0
 800df20:	627b      	str	r3, [r7, #36]	@ 0x24

                if( pxSocket->u.xTCP.usMSS != uxNewMSS )
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 800df28:	461a      	mov	r2, r3
 800df2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df2c:	4293      	cmp	r3, r2
 800df2e:	d007      	beq.n	800df40 <prvSingleStepTCPHeaderOptions+0xf2>
                {
                    /* Perform a basic check on the the new MSS. */
                    if( uxNewMSS == 0U )
 800df30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df32:	2b00      	cmp	r3, #0
 800df34:	d104      	bne.n	800df40 <prvSingleStepTCPHeaderOptions+0xf2>
                    {
                        lIndex = -1;
 800df36:	f04f 33ff 	mov.w	r3, #4294967295
 800df3a:	61fb      	str	r3, [r7, #28]

                        /* Return Condition found. */
                        xReturn = pdTRUE;
 800df3c:	2301      	movs	r3, #1
 800df3e:	61bb      	str	r3, [r7, #24]
                        FreeRTOS_debug_printf( ( "MSS change %u -> %u\n", pxSocket->u.xTCP.usMSS, ( unsigned ) uxNewMSS ) );
                    }
                }

                /* If a 'return' condition has not been found. */
                if( xReturn == pdFALSE )
 800df40:	69bb      	ldr	r3, [r7, #24]
 800df42:	2b00      	cmp	r3, #0
 800df44:	d168      	bne.n	800e018 <prvSingleStepTCPHeaderOptions+0x1ca>
                {
                    /* Restrict the minimum value of segment length to the ( Minimum IP MTU (576) - IP header(20) - TCP Header(20) ).
                     * See "RFC 791 section 3.1 Total Length" for more details. */
                    if( uxNewMSS < tcpMINIMUM_SEGMENT_LENGTH )
 800df46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df48:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 800df4c:	d202      	bcs.n	800df54 <prvSingleStepTCPHeaderOptions+0x106>
                    {
                        uxNewMSS = tcpMINIMUM_SEGMENT_LENGTH;
 800df4e:	f44f 7306 	mov.w	r3, #536	@ 0x218
 800df52:	627b      	str	r3, [r7, #36]	@ 0x24
                    }

                    if( pxSocket->u.xTCP.usMSS > uxNewMSS )
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 800df5a:	461a      	mov	r2, r3
 800df5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df5e:	4293      	cmp	r3, r2
 800df60:	d21f      	bcs.n	800dfa2 <prvSingleStepTCPHeaderOptions+0x154>
                    {
                        /* our MSS was bigger than the MSS of the other party: adapt it. */
                        pxSocket->u.xTCP.bits.bMssChange = pdTRUE_UNSIGNED;
 800df62:	687a      	ldr	r2, [r7, #4]
 800df64:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800df68:	f043 0301 	orr.w	r3, r3, #1
 800df6c:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
                            /* The peer advertises a smaller MSS than this socket was
                             * using.  Use that as well. */
                            FreeRTOS_debug_printf( ( "Change mss %d => %u\n", pxSocket->u.xTCP.usMSS, ( unsigned ) uxNewMSS ) );
                        }

                        pxTCPWindow->xSize.ulRxWindowLength = ( ( uint32_t ) uxNewMSS ) * ( pxTCPWindow->xSize.ulRxWindowLength / ( ( uint32_t ) uxNewMSS ) );
 800df70:	693b      	ldr	r3, [r7, #16]
 800df72:	685a      	ldr	r2, [r3, #4]
 800df74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df76:	fbb2 f3f3 	udiv	r3, r2, r3
 800df7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800df7c:	fb03 f202 	mul.w	r2, r3, r2
 800df80:	693b      	ldr	r3, [r7, #16]
 800df82:	605a      	str	r2, [r3, #4]
                        pxTCPWindow->usMSSInit = ( uint16_t ) uxNewMSS;
 800df84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df86:	b29a      	uxth	r2, r3
 800df88:	693b      	ldr	r3, [r7, #16]
 800df8a:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
                        pxTCPWindow->usMSS = ( uint16_t ) uxNewMSS;
 800df8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df90:	b29a      	uxth	r2, r3
 800df92:	693b      	ldr	r3, [r7, #16]
 800df94:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
                        pxSocket->u.xTCP.usMSS = ( uint16_t ) uxNewMSS;
 800df98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df9a:	b29a      	uxth	r2, r3
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
                    }

                    lIndex = ( int32_t ) tcpTCP_OPT_MSS_LEN;
 800dfa2:	2304      	movs	r3, #4
 800dfa4:	61fb      	str	r3, [r7, #28]
 800dfa6:	e037      	b.n	800e018 <prvSingleStepTCPHeaderOptions+0x1ca>
        }
        else
        {
            /* All other options have a length field, so that we easily
             * can skip past them. */
            ucLen = pucPtr[ 1 ];
 800dfa8:	68fb      	ldr	r3, [r7, #12]
 800dfaa:	3301      	adds	r3, #1
 800dfac:	781b      	ldrb	r3, [r3, #0]
 800dfae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            lIndex = 0;
 800dfb2:	2300      	movs	r3, #0
 800dfb4:	61fb      	str	r3, [r7, #28]

            if( ( ucLen < ( uint8_t ) 2U ) || ( uxRemainingOptionsBytes < ( size_t ) ucLen ) )
 800dfb6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800dfba:	2b01      	cmp	r3, #1
 800dfbc:	d904      	bls.n	800dfc8 <prvSingleStepTCPHeaderOptions+0x17a>
 800dfbe:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800dfc2:	697a      	ldr	r2, [r7, #20]
 800dfc4:	429a      	cmp	r2, r3
 800dfc6:	d203      	bcs.n	800dfd0 <prvSingleStepTCPHeaderOptions+0x182>
            {
                /* If the length field is too small or too big, the options are
                 * malformed, don't process them further.
                 */
                lIndex = -1;
 800dfc8:	f04f 33ff 	mov.w	r3, #4294967295
 800dfcc:	61fb      	str	r3, [r7, #28]
 800dfce:	e023      	b.n	800e018 <prvSingleStepTCPHeaderOptions+0x1ca>
                {
                    /* Selective ACK: the peer has received a packet but it is missing
                     * earlier packets. At least this packet does not need retransmission
                     * anymore. ulTCPWindowTxSack( ) takes care of this administration.
                     */
                    if( pucPtr[ 0U ] == tcpTCP_OPT_SACK_A )
 800dfd0:	68fb      	ldr	r3, [r7, #12]
 800dfd2:	781b      	ldrb	r3, [r3, #0]
 800dfd4:	2b05      	cmp	r3, #5
 800dfd6:	d11a      	bne.n	800e00e <prvSingleStepTCPHeaderOptions+0x1c0>
                    {
                        ucLen = ( uint8_t ) ( ucLen - 2U );
 800dfd8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800dfdc:	3b02      	subs	r3, #2
 800dfde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                        lIndex += 2;
 800dfe2:	69fb      	ldr	r3, [r7, #28]
 800dfe4:	3302      	adds	r3, #2
 800dfe6:	61fb      	str	r3, [r7, #28]

                        while( ucLen >= ( uint8_t ) 8U )
 800dfe8:	e00d      	b.n	800e006 <prvSingleStepTCPHeaderOptions+0x1b8>
                        {
                            prvReadSackOption( pucPtr, ( size_t ) lIndex, pxSocket );
 800dfea:	69fb      	ldr	r3, [r7, #28]
 800dfec:	687a      	ldr	r2, [r7, #4]
 800dfee:	4619      	mov	r1, r3
 800dff0:	68f8      	ldr	r0, [r7, #12]
 800dff2:	f000 f816 	bl	800e022 <prvReadSackOption>
                            lIndex += 8;
 800dff6:	69fb      	ldr	r3, [r7, #28]
 800dff8:	3308      	adds	r3, #8
 800dffa:	61fb      	str	r3, [r7, #28]
                            ucLen = ( uint8_t ) ( ucLen - 8U );
 800dffc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800e000:	3b08      	subs	r3, #8
 800e002:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                        while( ucLen >= ( uint8_t ) 8U )
 800e006:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800e00a:	2b07      	cmp	r3, #7
 800e00c:	d8ed      	bhi.n	800dfea <prvSingleStepTCPHeaderOptions+0x19c>
                        /* ucLen should be 0 by now. */
                    }
                }
                #endif /* ipconfigUSE_TCP_WIN == 1 */

                lIndex += ( int32_t ) ucLen;
 800e00e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800e012:	69fa      	ldr	r2, [r7, #28]
 800e014:	4413      	add	r3, r2
 800e016:	61fb      	str	r3, [r7, #28]
        #if ( ipconfigUSE_TCP_WIN == 0 )
            /* Avoid compiler warnings when TCP window is not used. */
            ( void ) xHasSYNFlag;
        #endif

        return lIndex;
 800e018:	69fb      	ldr	r3, [r7, #28]
    }
 800e01a:	4618      	mov	r0, r3
 800e01c:	3728      	adds	r7, #40	@ 0x28
 800e01e:	46bd      	mov	sp, r7
 800e020:	bd80      	pop	{r7, pc}

0800e022 <prvReadSackOption>:
 * @param[in] pxSocket Socket handling the TCP connection.
 */
        static void prvReadSackOption( const uint8_t * const pucPtr,
                                       size_t uxIndex,
                                       FreeRTOS_Socket_t * const pxSocket )
        {
 800e022:	b580      	push	{r7, lr}
 800e024:	b08a      	sub	sp, #40	@ 0x28
 800e026:	af02      	add	r7, sp, #8
 800e028:	60f8      	str	r0, [r7, #12]
 800e02a:	60b9      	str	r1, [r7, #8]
 800e02c:	607a      	str	r2, [r7, #4]
            uint32_t ulFirst = ulChar2u32( &( pucPtr[ uxIndex ] ) );
 800e02e:	68fa      	ldr	r2, [r7, #12]
 800e030:	68bb      	ldr	r3, [r7, #8]
 800e032:	4413      	add	r3, r2
 800e034:	4618      	mov	r0, r3
 800e036:	f7fc fddb 	bl	800abf0 <ulChar2u32>
 800e03a:	61f8      	str	r0, [r7, #28]
            uint32_t ulLast = ulChar2u32( &( pucPtr[ uxIndex + 4U ] ) );
 800e03c:	68bb      	ldr	r3, [r7, #8]
 800e03e:	3304      	adds	r3, #4
 800e040:	68fa      	ldr	r2, [r7, #12]
 800e042:	4413      	add	r3, r2
 800e044:	4618      	mov	r0, r3
 800e046:	f7fc fdd3 	bl	800abf0 <ulChar2u32>
 800e04a:	61b8      	str	r0, [r7, #24]
            uint32_t ulCount = ulTCPWindowTxSack( &( pxSocket->u.xTCP.xTCPWindow ), ulFirst, ulLast );
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800e052:	69ba      	ldr	r2, [r7, #24]
 800e054:	69f9      	ldr	r1, [r7, #28]
 800e056:	4618      	mov	r0, r3
 800e058:	f002 ffb2 	bl	8010fc0 <ulTCPWindowTxSack>
 800e05c:	6178      	str	r0, [r7, #20]

            /* ulTCPWindowTxSack( ) returns the number of bytes which have been acked
             * starting from the head position.  Advance the tail pointer in txStream.
             */
            if( ( pxSocket->u.xTCP.txStream != NULL ) && ( ulCount > 0U ) )
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e064:	2b00      	cmp	r3, #0
 800e066:	d024      	beq.n	800e0b2 <prvReadSackOption+0x90>
 800e068:	697b      	ldr	r3, [r7, #20]
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	d021      	beq.n	800e0b2 <prvReadSackOption+0x90>
            {
                /* Just advancing the tail index, 'ulCount' bytes have been confirmed. */
                ( void ) uxStreamBufferGet( pxSocket->u.xTCP.txStream, 0, NULL, ( size_t ) ulCount, pdFALSE );
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	f8d3 00a4 	ldr.w	r0, [r3, #164]	@ 0xa4
 800e074:	2300      	movs	r3, #0
 800e076:	9300      	str	r3, [sp, #0]
 800e078:	697b      	ldr	r3, [r7, #20]
 800e07a:	2200      	movs	r2, #0
 800e07c:	2100      	movs	r1, #0
 800e07e:	f7ff f90c 	bl	800d29a <uxStreamBufferGet>
                pxSocket->xEventBits |= ( EventBits_t ) eSOCKET_SEND;
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	681b      	ldr	r3, [r3, #0]
 800e086:	f043 0202 	orr.w	r2, r3, #2
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	601a      	str	r2, [r3, #0]

                #if ipconfigSUPPORT_SELECT_FUNCTION == 1
                {
                    if( ( pxSocket->xSelectBits & ( EventBits_t ) eSELECT_WRITE ) != 0U )
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e092:	f003 0302 	and.w	r3, r3, #2
 800e096:	2b00      	cmp	r3, #0
 800e098:	d005      	beq.n	800e0a6 <prvReadSackOption+0x84>
                    {
                        /* The field 'xEventBits' is used to store regular socket events
                         * (at most 8), as well as 'select events', which will be left-shifted.
                         */
                        pxSocket->xEventBits |= ( ( EventBits_t ) eSELECT_WRITE ) << SOCKET_EVENT_BIT_COUNT;
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	681b      	ldr	r3, [r3, #0]
 800e09e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	601a      	str	r2, [r3, #0]
                 * call it now. */
                #if ( ipconfigUSE_CALLBACKS == 1 )
                {
                    if( ipconfigIS_VALID_PROG_ADDRESS( pxSocket->u.xTCP.pxHandleSent ) )
                    {
                        pxSocket->u.xTCP.pxHandleSent( pxSocket, ulCount );
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800e0ac:	6979      	ldr	r1, [r7, #20]
 800e0ae:	6878      	ldr	r0, [r7, #4]
 800e0b0:	4798      	blx	r3
                    }
                }
                #endif /* ipconfigUSE_CALLBACKS == 1  */
            }
        }
 800e0b2:	bf00      	nop
 800e0b4:	3720      	adds	r7, #32
 800e0b6:	46bd      	mov	sp, r7
 800e0b8:	bd80      	pop	{r7, pc}

0800e0ba <prvCheckRxData>:
 *
 * @return Length of the received buffer.
 */
    BaseType_t prvCheckRxData( const NetworkBufferDescriptor_t * pxNetworkBuffer,
                               uint8_t ** ppucRecvData )
    {
 800e0ba:	b590      	push	{r4, r7, lr}
 800e0bc:	b08d      	sub	sp, #52	@ 0x34
 800e0be:	af00      	add	r7, sp, #0
 800e0c0:	6078      	str	r0, [r7, #4]
 800e0c2:	6039      	str	r1, [r7, #0]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                                                        &( pxNetworkBuffer->pucEthernetBuffer[ ( size_t ) ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( pxNetworkBuffer ) ] ) );
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800e0c8:	6878      	ldr	r0, [r7, #4]
 800e0ca:	f7fc f813 	bl	800a0f4 <uxIPHeaderSizePacket>
 800e0ce:	4603      	mov	r3, r0
 800e0d0:	330e      	adds	r3, #14
        const ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 800e0d2:	4423      	add	r3, r4
 800e0d4:	627b      	str	r3, [r7, #36]	@ 0x24
        const TCPHeader_t * pxTCPHeader = &( pxProtocolHeaders->xTCPHeader );
 800e0d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0d8:	623b      	str	r3, [r7, #32]
        int32_t lLength, lTCPHeaderLength, lReceiveLength, lUrgentLength;

        /* Map the buffer onto an IPHeader_t struct for easy access to fields. */

        const size_t xIPHeaderLength = uxIPHeaderSizePacket( pxNetworkBuffer );
 800e0da:	6878      	ldr	r0, [r7, #4]
 800e0dc:	f7fc f80a 	bl	800a0f4 <uxIPHeaderSizePacket>
 800e0e0:	61f8      	str	r0, [r7, #28]
        uint16_t usLength;
        uint8_t ucIntermediateResult = 0;
 800e0e2:	2300      	movs	r3, #0
 800e0e4:	76fb      	strb	r3, [r7, #27]
         * node.
         *
         * The size of the TCP header is given in a multiple of 4-byte words (single
         * byte, needs no ntoh() translation).  A shift-right 2: is the same as
         * (offset >> 4) * 4. */
        ucIntermediateResult = ( pxTCPHeader->ucTCPOffset & tcpVALID_BITS_IN_TCP_OFFSET_BYTE ) >> 2;
 800e0e6:	6a3b      	ldr	r3, [r7, #32]
 800e0e8:	7b1b      	ldrb	r3, [r3, #12]
 800e0ea:	089b      	lsrs	r3, r3, #2
 800e0ec:	b2db      	uxtb	r3, r3
 800e0ee:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800e0f2:	76fb      	strb	r3, [r7, #27]
        lTCPHeaderLength = ( int32_t ) ucIntermediateResult;
 800e0f4:	7efb      	ldrb	r3, [r7, #27]
 800e0f6:	617b      	str	r3, [r7, #20]

        /* Let pucRecvData point to the first byte received. */
        *ppucRecvData = &( pxNetworkBuffer->pucEthernetBuffer[ ( size_t ) ipSIZE_OF_ETH_HEADER + xIPHeaderLength + ( size_t ) lTCPHeaderLength ] );
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e0fc:	6979      	ldr	r1, [r7, #20]
 800e0fe:	69fb      	ldr	r3, [r7, #28]
 800e100:	440b      	add	r3, r1
 800e102:	330e      	adds	r3, #14
 800e104:	441a      	add	r2, r3
 800e106:	683b      	ldr	r3, [r7, #0]
 800e108:	601a      	str	r2, [r3, #0]

        /* Calculate lReceiveLength - the length of the TCP data received.  This is
         * equal to the total packet length minus:
         * ( LinkLayer length (14) + IP header length (20) + size of TCP header(20 +) ).*/
        lReceiveLength = ( int32_t ) pxNetworkBuffer->xDataLength;
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e10e:	62bb      	str	r3, [r7, #40]	@ 0x28
        lReceiveLength -= ( int32_t ) ipSIZE_OF_ETH_HEADER;
 800e110:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e112:	3b0e      	subs	r3, #14
 800e114:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        switch( ( ( EthernetHeader_t * ) pxNetworkBuffer->pucEthernetBuffer )->usFrameType )
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e11a:	899b      	ldrh	r3, [r3, #12]
 800e11c:	b29b      	uxth	r3, r3
 800e11e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e122:	d10c      	bne.n	800e13e <prvCheckRxData+0x84>
                case ipIPv4_FRAME_TYPE:
                   {
                       /* MISRA Ref 11.3.1 [Misaligned access] */
                       /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                       /* coverity[misra_c_2012_rule_11_3_violation] */
                       const IPHeader_t * pxIPHeader = ( ( IPHeader_t * ) &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER ] ) );
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e128:	330e      	adds	r3, #14
 800e12a:	613b      	str	r3, [r7, #16]

                       usLength = FreeRTOS_htons( pxIPHeader->usLength );
 800e12c:	693b      	ldr	r3, [r7, #16]
 800e12e:	789a      	ldrb	r2, [r3, #2]
 800e130:	78db      	ldrb	r3, [r3, #3]
 800e132:	021b      	lsls	r3, r3, #8
 800e134:	4313      	orrs	r3, r2
 800e136:	81fb      	strh	r3, [r7, #14]
                       lLength = ( int32_t ) usLength;
 800e138:	89fb      	ldrh	r3, [r7, #14]
 800e13a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                   }
                   break;
 800e13c:	e002      	b.n	800e144 <prvCheckRxData+0x8a>
                   break;
            #endif /* ( ipconfigUSE_IPv6 != 0 ) */

            default:
                /* Shouldn't reach here */
                lLength = 0;
 800e13e:	2300      	movs	r3, #0
 800e140:	62fb      	str	r3, [r7, #44]	@ 0x2c
                break;
 800e142:	bf00      	nop
        }

        if( lReceiveLength > lLength )
 800e144:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e146:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e148:	429a      	cmp	r2, r3
 800e14a:	dd01      	ble.n	800e150 <prvCheckRxData+0x96>
        {
            /* More bytes were received than the reported length, often because of
             * padding bytes at the end. */
            lReceiveLength = lLength;
 800e14c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e14e:	62bb      	str	r3, [r7, #40]	@ 0x28
        }

        /* Subtract the size of the TCP and IP headers and the actual data size is
         * known. */
        if( lReceiveLength > ( lTCPHeaderLength + ( int32_t ) xIPHeaderLength ) )
 800e150:	69fa      	ldr	r2, [r7, #28]
 800e152:	697b      	ldr	r3, [r7, #20]
 800e154:	4413      	add	r3, r2
 800e156:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e158:	429a      	cmp	r2, r3
 800e15a:	dd06      	ble.n	800e16a <prvCheckRxData+0xb0>
        {
            lReceiveLength -= ( lTCPHeaderLength + ( int32_t ) xIPHeaderLength );
 800e15c:	69fa      	ldr	r2, [r7, #28]
 800e15e:	697b      	ldr	r3, [r7, #20]
 800e160:	4413      	add	r3, r2
 800e162:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e164:	1ad3      	subs	r3, r2, r3
 800e166:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e168:	e001      	b.n	800e16e <prvCheckRxData+0xb4>
        }
        else
        {
            lReceiveLength = 0;
 800e16a:	2300      	movs	r3, #0
 800e16c:	62bb      	str	r3, [r7, #40]	@ 0x28
         * This field communicates the current value of the urgent pointer as a
         * positive offset from the sequence number in this segment.  The urgent
         * pointer points to the sequence number of the octet following the urgent
         * data.  This field is only be interpreted in segments with the URG control
         * bit set. */
        if( ( pxTCPHeader->ucTCPFlags & tcpTCP_FLAG_URG ) != 0U )
 800e16e:	6a3b      	ldr	r3, [r7, #32]
 800e170:	7b5b      	ldrb	r3, [r3, #13]
 800e172:	f003 0320 	and.w	r3, r3, #32
 800e176:	2b00      	cmp	r3, #0
 800e178:	d011      	beq.n	800e19e <prvCheckRxData+0xe4>
        {
            /* Although we ignore the urgent data, we have to skip it. */
            lUrgentLength = ( int32_t ) FreeRTOS_htons( pxTCPHeader->usUrgent );
 800e17a:	6a3b      	ldr	r3, [r7, #32]
 800e17c:	8a5b      	ldrh	r3, [r3, #18]
 800e17e:	b29b      	uxth	r3, r3
 800e180:	60bb      	str	r3, [r7, #8]

            /* MISRA Ref 18.4.1 [Usage of +, -, += and -= operators on expression of pointer type]. */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-184. */
            /* coverity[misra_c_2012_rule_18_4_violation] */
            *ppucRecvData += lUrgentLength;
 800e182:	683b      	ldr	r3, [r7, #0]
 800e184:	681a      	ldr	r2, [r3, #0]
 800e186:	68bb      	ldr	r3, [r7, #8]
 800e188:	441a      	add	r2, r3
 800e18a:	683b      	ldr	r3, [r7, #0]
 800e18c:	601a      	str	r2, [r3, #0]
            lReceiveLength -= FreeRTOS_min_int32( lReceiveLength, lUrgentLength );
 800e18e:	68b9      	ldr	r1, [r7, #8]
 800e190:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e192:	f7fc fc4f 	bl	800aa34 <FreeRTOS_min_int32>
 800e196:	4602      	mov	r2, r0
 800e198:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e19a:	1a9b      	subs	r3, r3, r2
 800e19c:	62bb      	str	r3, [r7, #40]	@ 0x28
        }

        return ( BaseType_t ) lReceiveLength;
 800e19e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
 800e1a0:	4618      	mov	r0, r3
 800e1a2:	3734      	adds	r7, #52	@ 0x34
 800e1a4:	46bd      	mov	sp, r7
 800e1a6:	bd90      	pop	{r4, r7, pc}

0800e1a8 <prvStoreRxData>:
 */
    BaseType_t prvStoreRxData( FreeRTOS_Socket_t * pxSocket,
                               const uint8_t * pucRecvData,
                               NetworkBufferDescriptor_t * pxNetworkBuffer,
                               uint32_t ulReceiveLength )
    {
 800e1a8:	b580      	push	{r7, lr}
 800e1aa:	b092      	sub	sp, #72	@ 0x48
 800e1ac:	af02      	add	r7, sp, #8
 800e1ae:	60f8      	str	r0, [r7, #12]
 800e1b0:	60b9      	str	r1, [r7, #8]
 800e1b2:	607a      	str	r2, [r7, #4]
 800e1b4:	603b      	str	r3, [r7, #0]
        /* Map the ethernet buffer onto the ProtocolHeader_t struct for easy access to the fields. */
        size_t uxIPOffset = uxIPHeaderSizePacket( pxNetworkBuffer );
 800e1b6:	6878      	ldr	r0, [r7, #4]
 800e1b8:	f7fb ff9c 	bl	800a0f4 <uxIPHeaderSizePacket>
 800e1bc:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ProtocolHeaders_t * pxProtocolHeaders = ( ( const ProtocolHeaders_t * )
                                                        &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPOffset ] ) );
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e1c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1c4:	330e      	adds	r3, #14
        const ProtocolHeaders_t * pxProtocolHeaders = ( ( const ProtocolHeaders_t * )
 800e1c6:	4413      	add	r3, r2
 800e1c8:	62bb      	str	r3, [r7, #40]	@ 0x28
        const TCPHeader_t * pxTCPHeader = &pxProtocolHeaders->xTCPHeader;
 800e1ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1cc:	627b      	str	r3, [r7, #36]	@ 0x24
        TCPWindow_t * pxTCPWindow = &pxSocket->u.xTCP.xTCPWindow;
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800e1d4:	623b      	str	r3, [r7, #32]
        uint32_t ulSequenceNumber, ulSpace;
        int32_t lOffset, lStored;
        BaseType_t xResult = 0;
 800e1d6:	2300      	movs	r3, #0
 800e1d8:	63bb      	str	r3, [r7, #56]	@ 0x38
        uint32_t ulRxLength = ulReceiveLength;
 800e1da:	683b      	ldr	r3, [r7, #0]
 800e1dc:	637b      	str	r3, [r7, #52]	@ 0x34
        const uint8_t * pucRxBuffer = &( pucRecvData[ 0 ] );
 800e1de:	68bb      	ldr	r3, [r7, #8]
 800e1e0:	633b      	str	r3, [r7, #48]	@ 0x30

        ulSequenceNumber = FreeRTOS_ntohl( pxTCPHeader->ulSequenceNumber );
 800e1e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1e4:	685b      	ldr	r3, [r3, #4]
 800e1e6:	61fb      	str	r3, [r7, #28]

        if( ( ulRxLength > 0U ) && ( pxSocket->u.xTCP.eTCPState >= eSYN_RECEIVED ) )
 800e1e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d052      	beq.n	800e294 <prvStoreRxData+0xec>
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800e1f4:	2b03      	cmp	r3, #3
 800e1f6:	d94d      	bls.n	800e294 <prvStoreRxData+0xec>
        {
            uint32_t ulSkipCount = 0;
 800e1f8:	2300      	movs	r3, #0
 800e1fa:	613b      	str	r3, [r7, #16]
             *
             * If it can't be "accept"ed it may have to be stored and send a selective
             * ack (SACK) option to confirm it.  In that case, lTCPAddRxdata() will be
             * called later to store an out-of-order packet (in case lOffset is
             * negative). */
            if( pxSocket->u.xTCP.rxStream != NULL )
 800e1fc:	68fb      	ldr	r3, [r7, #12]
 800e1fe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800e202:	2b00      	cmp	r3, #0
 800e204:	d007      	beq.n	800e216 <prvStoreRxData+0x6e>
            {
                ulSpace = ( uint32_t ) uxStreamBufferGetSpace( pxSocket->u.xTCP.rxStream );
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800e20c:	4618      	mov	r0, r3
 800e20e:	f7fe ff04 	bl	800d01a <uxStreamBufferGetSpace>
 800e212:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800e214:	e003      	b.n	800e21e <prvStoreRxData+0x76>
            }
            else
            {
                ulSpace = ( uint32_t ) pxSocket->u.xTCP.uxRxStreamSize;
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e21c:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }

            lOffset = lTCPWindowRxCheck( pxTCPWindow, ulSequenceNumber, ulRxLength, ulSpace, &( ulSkipCount ) );
 800e21e:	f107 0310 	add.w	r3, r7, #16
 800e222:	9300      	str	r3, [sp, #0]
 800e224:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e226:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e228:	69f9      	ldr	r1, [r7, #28]
 800e22a:	6a38      	ldr	r0, [r7, #32]
 800e22c:	f002 faa8 	bl	8010780 <lTCPWindowRxCheck>
 800e230:	61b8      	str	r0, [r7, #24]

            if( lOffset >= 0 )
 800e232:	69bb      	ldr	r3, [r7, #24]
 800e234:	2b00      	cmp	r3, #0
 800e236:	db1b      	blt.n	800e270 <prvStoreRxData+0xc8>
            {
                /* New data has arrived and may be made available to the user.  See
                 * if the head marker in rxStream may be advanced, only if lOffset == 0.
                 * In case the low-water mark is reached, bLowWater will be set
                 * "low-water" here stands for "little space". */
                if( ulSkipCount != 0U )
 800e238:	693b      	ldr	r3, [r7, #16]
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	d007      	beq.n	800e24e <prvStoreRxData+0xa6>
                {
                    /* A packet was received that starts before 'ulCurrentSequenceNumber',
                     * and that ends after it.  The first 'ulSkipCount' bytes shall be
                     * skipped. */
                    ulRxLength -= ulSkipCount;
 800e23e:	693b      	ldr	r3, [r7, #16]
 800e240:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e242:	1ad3      	subs	r3, r2, r3
 800e244:	637b      	str	r3, [r7, #52]	@ 0x34
                    pucRxBuffer = &( pucRecvData[ ulSkipCount ] );
 800e246:	693b      	ldr	r3, [r7, #16]
 800e248:	68ba      	ldr	r2, [r7, #8]
 800e24a:	4413      	add	r3, r2
 800e24c:	633b      	str	r3, [r7, #48]	@ 0x30
                }

                lStored = lTCPAddRxdata( pxSocket, ( uint32_t ) lOffset, pucRxBuffer, ulRxLength );
 800e24e:	69b9      	ldr	r1, [r7, #24]
 800e250:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e252:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e254:	68f8      	ldr	r0, [r7, #12]
 800e256:	f7fe fbc6 	bl	800c9e6 <lTCPAddRxdata>
 800e25a:	6178      	str	r0, [r7, #20]

                if( lStored != ( int32_t ) ulRxLength )
 800e25c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e25e:	697a      	ldr	r2, [r7, #20]
 800e260:	429a      	cmp	r2, r3
 800e262:	d005      	beq.n	800e270 <prvStoreRxData+0xc8>
                    FreeRTOS_debug_printf( ( "lTCPAddRxdata: stored %d / %u bytes? ?\n", ( int ) lStored, ( unsigned ) ulRxLength ) );

                    /* Received data could not be stored.  The socket's flag
                     * bMallocError has been set.  The socket now has the status
                     * eCLOSE_WAIT and a RST packet will be sent back. */
                    ( void ) prvTCPSendReset( pxNetworkBuffer );
 800e264:	6878      	ldr	r0, [r7, #4]
 800e266:	f001 fbc9 	bl	800f9fc <prvTCPSendReset>
                    xResult = -1;
 800e26a:	f04f 33ff 	mov.w	r3, #4294967295
 800e26e:	63bb      	str	r3, [r7, #56]	@ 0x38
            #if ( ipconfigUSE_TCP_WIN == 1 )
            {
                /* Now lTCPAddRxdata() will move the rxHead pointer forward
                 * so data becomes available to the user immediately
                 * In case the low-water mark is reached, bLowWater will be set. */
                if( ( xResult == 0 ) && ( pxTCPWindow->ulUserDataLength > 0U ) )
 800e270:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e272:	2b00      	cmp	r3, #0
 800e274:	d113      	bne.n	800e29e <prvStoreRxData+0xf6>
 800e276:	6a3b      	ldr	r3, [r7, #32]
 800e278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d00f      	beq.n	800e29e <prvStoreRxData+0xf6>
                {
                    ( void ) lTCPAddRxdata( pxSocket, 0U, NULL, pxTCPWindow->ulUserDataLength );
 800e27e:	6a3b      	ldr	r3, [r7, #32]
 800e280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e282:	2200      	movs	r2, #0
 800e284:	2100      	movs	r1, #0
 800e286:	68f8      	ldr	r0, [r7, #12]
 800e288:	f7fe fbad 	bl	800c9e6 <lTCPAddRxdata>
                    pxTCPWindow->ulUserDataLength = 0;
 800e28c:	6a3b      	ldr	r3, [r7, #32]
 800e28e:	2200      	movs	r2, #0
 800e290:	631a      	str	r2, [r3, #48]	@ 0x30
        {
 800e292:	e004      	b.n	800e29e <prvStoreRxData+0xf6>
            }
            #endif /* ipconfigUSE_TCP_WIN */
        }
        else
        {
            pxTCPWindow->ucOptionLength = 0U;
 800e294:	6a3b      	ldr	r3, [r7, #32]
 800e296:	2200      	movs	r2, #0
 800e298:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 800e29c:	e000      	b.n	800e2a0 <prvStoreRxData+0xf8>
        {
 800e29e:	bf00      	nop
        }

        return xResult;
 800e2a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    }
 800e2a2:	4618      	mov	r0, r3
 800e2a4:	3740      	adds	r7, #64	@ 0x40
 800e2a6:	46bd      	mov	sp, r7
 800e2a8:	bd80      	pop	{r7, pc}

0800e2aa <prvTCPSocketIsActive>:
 *
 * @return pdTRUE if the socket must be checked. Non-active sockets
 *         are waiting for user action, either connect() or close().
 */
    BaseType_t prvTCPSocketIsActive( eIPTCPState_t eStatus )
    {
 800e2aa:	b480      	push	{r7}
 800e2ac:	b085      	sub	sp, #20
 800e2ae:	af00      	add	r7, sp, #0
 800e2b0:	4603      	mov	r3, r0
 800e2b2:	71fb      	strb	r3, [r7, #7]
        BaseType_t xResult;

        switch( eStatus )
 800e2b4:	79fb      	ldrb	r3, [r7, #7]
 800e2b6:	2b0b      	cmp	r3, #11
 800e2b8:	bf8c      	ite	hi
 800e2ba:	2201      	movhi	r2, #1
 800e2bc:	2200      	movls	r2, #0
 800e2be:	b2d2      	uxtb	r2, r2
 800e2c0:	2a00      	cmp	r2, #0
 800e2c2:	d10f      	bne.n	800e2e4 <prvTCPSocketIsActive+0x3a>
 800e2c4:	f640 3281 	movw	r2, #2945	@ 0xb81
 800e2c8:	fa22 f303 	lsr.w	r3, r2, r3
 800e2cc:	f003 0301 	and.w	r3, r3, #1
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	bf14      	ite	ne
 800e2d4:	2301      	movne	r3, #1
 800e2d6:	2300      	moveq	r3, #0
 800e2d8:	b2db      	uxtb	r3, r3
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	d002      	beq.n	800e2e4 <prvTCPSocketIsActive+0x3a>
            case eCLOSED:
            case eCLOSE_WAIT:
            case eFIN_WAIT_2:
            case eCLOSING:
            case eTIME_WAIT:
                xResult = pdFALSE;
 800e2de:	2300      	movs	r3, #0
 800e2e0:	60fb      	str	r3, [r7, #12]
                break;
 800e2e2:	e002      	b.n	800e2ea <prvTCPSocketIsActive+0x40>
            case eSYN_RECEIVED:
            case eESTABLISHED:
            case eFIN_WAIT_1:
            case eLAST_ACK:
            default:
                xResult = pdTRUE;
 800e2e4:	2301      	movs	r3, #1
 800e2e6:	60fb      	str	r3, [r7, #12]
                break;
 800e2e8:	bf00      	nop
        }

        return xResult;
 800e2ea:	68fb      	ldr	r3, [r7, #12]
    }
 800e2ec:	4618      	mov	r0, r3
 800e2ee:	3714      	adds	r7, #20
 800e2f0:	46bd      	mov	sp, r7
 800e2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2f6:	4770      	bx	lr

0800e2f8 <prvTCPStatusAgeCheck>:
 * @return pdFALSE if no checks are needed, pdTRUE if checks were done, or negative
 *         in case the socket has reached a critical time-out. The socket will go to
 *         the eCLOSE_WAIT state.
 */
        BaseType_t prvTCPStatusAgeCheck( FreeRTOS_Socket_t * pxSocket )
        {
 800e2f8:	b580      	push	{r7, lr}
 800e2fa:	b086      	sub	sp, #24
 800e2fc:	af00      	add	r7, sp, #0
 800e2fe:	6078      	str	r0, [r7, #4]
            BaseType_t xResult;

            eIPTCPState_t eState = pxSocket->u.xTCP.eTCPState;
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800e306:	74fb      	strb	r3, [r7, #19]

            switch( eState )
 800e308:	7cfb      	ldrb	r3, [r7, #19]
 800e30a:	2b08      	cmp	r3, #8
 800e30c:	d00b      	beq.n	800e326 <prvTCPStatusAgeCheck+0x2e>
 800e30e:	2b08      	cmp	r3, #8
 800e310:	dc0c      	bgt.n	800e32c <prvTCPStatusAgeCheck+0x34>
 800e312:	2b01      	cmp	r3, #1
 800e314:	dc02      	bgt.n	800e31c <prvTCPStatusAgeCheck+0x24>
 800e316:	2b00      	cmp	r3, #0
 800e318:	da05      	bge.n	800e326 <prvTCPStatusAgeCheck+0x2e>
 800e31a:	e007      	b.n	800e32c <prvTCPStatusAgeCheck+0x34>
 800e31c:	2b05      	cmp	r3, #5
 800e31e:	d105      	bne.n	800e32c <prvTCPStatusAgeCheck+0x34>
            {
                case eESTABLISHED:

                    /* If the 'ipconfigTCP_KEEP_ALIVE' option is enabled, sockets in
                     *  state ESTABLISHED can be protected using keep-alive messages. */
                    xResult = pdFALSE;
 800e320:	2300      	movs	r3, #0
 800e322:	617b      	str	r3, [r7, #20]
                    break;
 800e324:	e005      	b.n	800e332 <prvTCPStatusAgeCheck+0x3a>

                case eCLOSED:
                case eTCP_LISTEN:
                case eCLOSE_WAIT:
                    /* These 3 states may last for ever, up to the owner. */
                    xResult = pdFALSE;
 800e326:	2300      	movs	r3, #0
 800e328:	617b      	str	r3, [r7, #20]
                    break;
 800e32a:	e002      	b.n	800e332 <prvTCPStatusAgeCheck+0x3a>
                case eTIME_WAIT:
                default:

                    /* All other (non-connected) states will get anti-hanging
                     * protection. */
                    xResult = pdTRUE;
 800e32c:	2301      	movs	r3, #1
 800e32e:	617b      	str	r3, [r7, #20]
                    break;
 800e330:	bf00      	nop
            }

            if( xResult != pdFALSE )
 800e332:	697b      	ldr	r3, [r7, #20]
 800e334:	2b00      	cmp	r3, #0
 800e336:	d01b      	beq.n	800e370 <prvTCPStatusAgeCheck+0x78>
            {
                /* How much time has past since the last active moment which is
                 * defined as A) a state change or B) a packet has arrived. */
                TickType_t xAge = xTaskGetTickCount() - pxSocket->u.xTCP.xLastActTime;
 800e338:	f006 ff86 	bl	8015248 <xTaskGetTickCount>
 800e33c:	4602      	mov	r2, r0
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e344:	1ad3      	subs	r3, r2, r3
 800e346:	60fb      	str	r3, [r7, #12]

                /* ipconfigTCP_HANG_PROTECTION_TIME is in units of seconds. */
                if( xAge > ( ( TickType_t ) ipconfigTCP_HANG_PROTECTION_TIME * ( TickType_t ) configTICK_RATE_HZ ) )
 800e348:	68fb      	ldr	r3, [r7, #12]
 800e34a:	f64e 2260 	movw	r2, #60000	@ 0xea60
 800e34e:	4293      	cmp	r3, r2
 800e350:	d90e      	bls.n	800e370 <prvTCPStatusAgeCheck+0x78>
                                                 FreeRTOS_GetTCPStateName( ( UBaseType_t ) pxSocket->u.xTCP.eTCPState ) ) );
                    }
                    #endif /* ipconfigHAS_DEBUG_PRINTF */

                    /* Move to eCLOSE_WAIT, user may close the socket. */
                    vTCPStateChange( pxSocket, eCLOSE_WAIT );
 800e352:	2108      	movs	r1, #8
 800e354:	6878      	ldr	r0, [r7, #4]
 800e356:	f7ff f919 	bl	800d58c <vTCPStateChange>

                    /* When 'bPassQueued' true, this socket is an orphan until it
                     * gets connected. */
                    if( pxSocket->u.xTCP.bits.bPassQueued != pdFALSE_UNSIGNED )
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800e360:	f003 0304 	and.w	r3, r3, #4
 800e364:	b2db      	uxtb	r3, r3
 800e366:	2b00      	cmp	r3, #0
 800e368:	d002      	beq.n	800e370 <prvTCPStatusAgeCheck+0x78>
                    {
                        /* vTCPStateChange() has called vSocketCloseNextTime()
                         * in case the socket is not yet owned by the application.
                         * Return a negative value to inform the caller that
                         * the socket will be closed in the next cycle. */
                        xResult = -1;
 800e36a:	f04f 33ff 	mov.w	r3, #4294967295
 800e36e:	617b      	str	r3, [r7, #20]
                    }
                }
            }

            return xResult;
 800e370:	697b      	ldr	r3, [r7, #20]
        }
 800e372:	4618      	mov	r0, r3
 800e374:	3718      	adds	r7, #24
 800e376:	46bd      	mov	sp, r7
 800e378:	bd80      	pop	{r7, pc}

0800e37a <prvTCPHandleFin>:
 *
 * @return Length of the packet to be sent.
 */
    static BaseType_t prvTCPHandleFin( FreeRTOS_Socket_t * pxSocket,
                                       const NetworkBufferDescriptor_t * pxNetworkBuffer )
    {
 800e37a:	b590      	push	{r4, r7, lr}
 800e37c:	b089      	sub	sp, #36	@ 0x24
 800e37e:	af00      	add	r7, sp, #0
 800e380:	6078      	str	r0, [r7, #4]
 800e382:	6039      	str	r1, [r7, #0]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                                                  &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( pxNetworkBuffer ) ] ) );
 800e384:	683b      	ldr	r3, [r7, #0]
 800e386:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800e388:	6838      	ldr	r0, [r7, #0]
 800e38a:	f7fb feb3 	bl	800a0f4 <uxIPHeaderSizePacket>
 800e38e:	4603      	mov	r3, r0
 800e390:	330e      	adds	r3, #14
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 800e392:	4423      	add	r3, r4
 800e394:	61bb      	str	r3, [r7, #24]
        TCPHeader_t * pxTCPHeader = &( pxProtocolHeaders->xTCPHeader );
 800e396:	69bb      	ldr	r3, [r7, #24]
 800e398:	617b      	str	r3, [r7, #20]
        uint8_t ucIntermediateResult = 0, ucTCPFlags = pxTCPHeader->ucTCPFlags;
 800e39a:	2300      	movs	r3, #0
 800e39c:	74fb      	strb	r3, [r7, #19]
 800e39e:	697b      	ldr	r3, [r7, #20]
 800e3a0:	7b5b      	ldrb	r3, [r3, #13]
 800e3a2:	74bb      	strb	r3, [r7, #18]
        TCPWindow_t * pxTCPWindow = &pxSocket->u.xTCP.xTCPWindow;
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800e3aa:	60fb      	str	r3, [r7, #12]
        BaseType_t xSendLength = 0;
 800e3ac:	2300      	movs	r3, #0
 800e3ae:	61fb      	str	r3, [r7, #28]
        uint32_t ulAckNr = FreeRTOS_ntohl( pxTCPHeader->ulAckNr );
 800e3b0:	697b      	ldr	r3, [r7, #20]
 800e3b2:	689b      	ldr	r3, [r3, #8]
 800e3b4:	60bb      	str	r3, [r7, #8]

        if( ( ucTCPFlags & tcpTCP_FLAG_FIN ) != 0U )
 800e3b6:	7cbb      	ldrb	r3, [r7, #18]
 800e3b8:	f003 0301 	and.w	r3, r3, #1
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	d004      	beq.n	800e3ca <prvTCPHandleFin+0x50>
        {
            pxTCPWindow->rx.ulCurrentSequenceNumber = pxTCPWindow->rx.ulFINSequenceNumber + 1U;
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	695b      	ldr	r3, [r3, #20]
 800e3c4:	1c5a      	adds	r2, r3, #1
 800e3c6:	68fb      	ldr	r3, [r7, #12]
 800e3c8:	611a      	str	r2, [r3, #16]
        }

        if( pxSocket->u.xTCP.bits.bFinSent == pdFALSE_UNSIGNED )
 800e3ca:	687b      	ldr	r3, [r7, #4]
 800e3cc:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800e3d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e3d4:	b2db      	uxtb	r3, r3
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	d10b      	bne.n	800e3f2 <prvTCPHandleFin+0x78>
        {
            /* We haven't yet replied with a FIN, do so now. */
            pxTCPWindow->tx.ulFINSequenceNumber = pxTCPWindow->tx.ulCurrentSequenceNumber;
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	6a1a      	ldr	r2, [r3, #32]
 800e3de:	68fb      	ldr	r3, [r7, #12]
 800e3e0:	625a      	str	r2, [r3, #36]	@ 0x24
            pxSocket->u.xTCP.bits.bFinSent = pdTRUE_UNSIGNED;
 800e3e2:	687a      	ldr	r2, [r7, #4]
 800e3e4:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800e3e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e3ec:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
 800e3f0:	e00c      	b.n	800e40c <prvTCPHandleFin+0x92>
        }
        else
        {
            /* We did send a FIN already, see if it's ACK'd. */
            if( ulAckNr == ( pxTCPWindow->tx.ulFINSequenceNumber + 1U ) )
 800e3f2:	68fb      	ldr	r3, [r7, #12]
 800e3f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3f6:	3301      	adds	r3, #1
 800e3f8:	68ba      	ldr	r2, [r7, #8]
 800e3fa:	429a      	cmp	r2, r3
 800e3fc:	d106      	bne.n	800e40c <prvTCPHandleFin+0x92>
            {
                pxSocket->u.xTCP.bits.bFinAcked = pdTRUE_UNSIGNED;
 800e3fe:	687a      	ldr	r2, [r7, #4]
 800e400:	f892 306e 	ldrb.w	r3, [r2, #110]	@ 0x6e
 800e404:	f043 0301 	orr.w	r3, r3, #1
 800e408:	f882 306e 	strb.w	r3, [r2, #110]	@ 0x6e
            }
        }

        if( pxSocket->u.xTCP.bits.bFinAcked == pdFALSE_UNSIGNED )
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	f893 306e 	ldrb.w	r3, [r3, #110]	@ 0x6e
 800e412:	f003 0301 	and.w	r3, r3, #1
 800e416:	b2db      	uxtb	r3, r3
 800e418:	2b00      	cmp	r3, #0
 800e41a:	d10b      	bne.n	800e434 <prvTCPHandleFin+0xba>
        {
            pxTCPWindow->tx.ulCurrentSequenceNumber = pxTCPWindow->tx.ulFINSequenceNumber;
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e420:	68fb      	ldr	r3, [r7, #12]
 800e422:	621a      	str	r2, [r3, #32]
            pxTCPHeader->ucTCPFlags = ( uint8_t ) tcpTCP_FLAG_ACK | ( uint8_t ) tcpTCP_FLAG_FIN;
 800e424:	697b      	ldr	r3, [r7, #20]
 800e426:	2211      	movs	r2, #17
 800e428:	735a      	strb	r2, [r3, #13]

            /* And wait for the final ACK. */
            vTCPStateChange( pxSocket, eLAST_ACK );
 800e42a:	210a      	movs	r1, #10
 800e42c:	6878      	ldr	r0, [r7, #4]
 800e42e:	f7ff f8ad 	bl	800d58c <vTCPStateChange>
 800e432:	e023      	b.n	800e47c <prvTCPHandleFin+0x102>
        }
        else
        {
            /* Our FIN has been ACK'd, the outgoing sequence number is now fixed. */
            pxTCPWindow->tx.ulCurrentSequenceNumber = pxTCPWindow->tx.ulFINSequenceNumber + 1U;
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e438:	1c5a      	adds	r2, r3, #1
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	621a      	str	r2, [r3, #32]

            if( pxSocket->u.xTCP.bits.bFinRecv == pdFALSE_UNSIGNED )
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800e444:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800e448:	b2db      	uxtb	r3, r3
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	d103      	bne.n	800e456 <prvTCPHandleFin+0xdc>
            {
                /* We have sent out a FIN but the peer hasn't replied with a FIN
                 * yet. Do nothing for the moment. */
                pxTCPHeader->ucTCPFlags = 0U;
 800e44e:	697b      	ldr	r3, [r7, #20]
 800e450:	2200      	movs	r2, #0
 800e452:	735a      	strb	r2, [r3, #13]
 800e454:	e012      	b.n	800e47c <prvTCPHandleFin+0x102>
            }
            else
            {
                if( pxSocket->u.xTCP.bits.bFinLast == pdFALSE_UNSIGNED )
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	f893 306e 	ldrb.w	r3, [r3, #110]	@ 0x6e
 800e45c:	f003 0302 	and.w	r3, r3, #2
 800e460:	b2db      	uxtb	r3, r3
 800e462:	2b00      	cmp	r3, #0
 800e464:	d103      	bne.n	800e46e <prvTCPHandleFin+0xf4>
                {
                    /* This is the third of the three-way hand shake: the last
                     * ACK. */
                    pxTCPHeader->ucTCPFlags = tcpTCP_FLAG_ACK;
 800e466:	697b      	ldr	r3, [r7, #20]
 800e468:	2210      	movs	r2, #16
 800e46a:	735a      	strb	r2, [r3, #13]
 800e46c:	e002      	b.n	800e474 <prvTCPHandleFin+0xfa>
                }
                else
                {
                    /* The other party started the closure, so we just wait for the
                     * last ACK. */
                    pxTCPHeader->ucTCPFlags = 0U;
 800e46e:	697b      	ldr	r3, [r7, #20]
 800e470:	2200      	movs	r2, #0
 800e472:	735a      	strb	r2, [r3, #13]
                }

                /* And wait for the user to close this socket. */
                vTCPStateChange( pxSocket, eCLOSE_WAIT );
 800e474:	2108      	movs	r1, #8
 800e476:	6878      	ldr	r0, [r7, #4]
 800e478:	f7ff f888 	bl	800d58c <vTCPStateChange>
            }
        }

        pxTCPWindow->ulOurSequenceNumber = pxTCPWindow->tx.ulCurrentSequenceNumber;
 800e47c:	68fb      	ldr	r3, [r7, #12]
 800e47e:	6a1a      	ldr	r2, [r3, #32]
 800e480:	68fb      	ldr	r3, [r7, #12]
 800e482:	62da      	str	r2, [r3, #44]	@ 0x2c

        if( pxTCPHeader->ucTCPFlags != 0U )
 800e484:	697b      	ldr	r3, [r7, #20]
 800e486:	7b5b      	ldrb	r3, [r3, #13]
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d00d      	beq.n	800e4a8 <prvTCPHandleFin+0x12e>
        {
            ucIntermediateResult = ( uint8_t ) ( uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER + pxTCPWindow->ucOptionLength );
 800e48c:	6878      	ldr	r0, [r7, #4]
 800e48e:	f7fb fe4b 	bl	800a128 <uxIPHeaderSizeSocket>
 800e492:	4603      	mov	r3, r0
 800e494:	b2da      	uxtb	r2, r3
 800e496:	68fb      	ldr	r3, [r7, #12]
 800e498:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e49c:	4413      	add	r3, r2
 800e49e:	b2db      	uxtb	r3, r3
 800e4a0:	3314      	adds	r3, #20
 800e4a2:	74fb      	strb	r3, [r7, #19]
            xSendLength = ( BaseType_t ) ucIntermediateResult;
 800e4a4:	7cfb      	ldrb	r3, [r7, #19]
 800e4a6:	61fb      	str	r3, [r7, #28]
        }

        pxTCPHeader->ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + pxTCPWindow->ucOptionLength ) << 2 );
 800e4a8:	68fb      	ldr	r3, [r7, #12]
 800e4aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e4ae:	3314      	adds	r3, #20
 800e4b0:	b2db      	uxtb	r3, r3
 800e4b2:	009b      	lsls	r3, r3, #2
 800e4b4:	b2da      	uxtb	r2, r3
 800e4b6:	697b      	ldr	r3, [r7, #20]
 800e4b8:	731a      	strb	r2, [r3, #12]
                                     ( unsigned ) ( pxTCPWindow->ulNextTxSequenceNumber - pxTCPWindow->tx.ulFirstSequenceNumber ),
                                     ( unsigned ) ( pxTCPWindow->ulOurSequenceNumber - pxTCPWindow->tx.ulFirstSequenceNumber ),
                                     ( unsigned ) ( pxTCPWindow->rx.ulCurrentSequenceNumber - pxTCPWindow->rx.ulFirstSequenceNumber ) ) );
        }

        return xSendLength;
 800e4ba:	69fb      	ldr	r3, [r7, #28]
    }
 800e4bc:	4618      	mov	r0, r3
 800e4be:	3724      	adds	r7, #36	@ 0x24
 800e4c0:	46bd      	mov	sp, r7
 800e4c2:	bd90      	pop	{r4, r7, pc}

0800e4c4 <prvHandleSynReceived>:
 */
    static BaseType_t prvHandleSynReceived( FreeRTOS_Socket_t * pxSocket,
                                            const NetworkBufferDescriptor_t * pxNetworkBuffer,
                                            uint32_t ulReceiveLength,
                                            UBaseType_t uxOptionsLength )
    {
 800e4c4:	b590      	push	{r4, r7, lr}
 800e4c6:	b099      	sub	sp, #100	@ 0x64
 800e4c8:	af00      	add	r7, sp, #0
 800e4ca:	60f8      	str	r0, [r7, #12]
 800e4cc:	60b9      	str	r1, [r7, #8]
 800e4ce:	607a      	str	r2, [r7, #4]
 800e4d0:	603b      	str	r3, [r7, #0]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                                                  &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket ) ] ) );
 800e4d2:	68bb      	ldr	r3, [r7, #8]
 800e4d4:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800e4d6:	68f8      	ldr	r0, [r7, #12]
 800e4d8:	f7fb fe26 	bl	800a128 <uxIPHeaderSizeSocket>
 800e4dc:	4603      	mov	r3, r0
 800e4de:	330e      	adds	r3, #14
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 800e4e0:	4423      	add	r3, r4
 800e4e2:	657b      	str	r3, [r7, #84]	@ 0x54
        TCPHeader_t * pxTCPHeader = &pxProtocolHeaders->xTCPHeader;
 800e4e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e4e6:	653b      	str	r3, [r7, #80]	@ 0x50
        TCPWindow_t * pxTCPWindow = &pxSocket->u.xTCP.xTCPWindow;
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800e4ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
        uint8_t ucTCPFlags = pxTCPHeader->ucTCPFlags;
 800e4f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e4f2:	7b5b      	ldrb	r3, [r3, #13]
 800e4f4:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
        uint32_t ulSequenceNumber = FreeRTOS_ntohl( pxTCPHeader->ulSequenceNumber );
 800e4f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e4fa:	685b      	ldr	r3, [r3, #4]
 800e4fc:	647b      	str	r3, [r7, #68]	@ 0x44
        BaseType_t xSendLength = 0;
 800e4fe:	2300      	movs	r3, #0
 800e500:	65fb      	str	r3, [r7, #92]	@ 0x5c
        UBaseType_t uxIntermediateResult = 0U;
 800e502:	2300      	movs	r3, #0
 800e504:	643b      	str	r3, [r7, #64]	@ 0x40

        /* Either expect a ACK or a SYN+ACK. */
        uint8_t ucExpect = tcpTCP_FLAG_ACK;
 800e506:	2310      	movs	r3, #16
 800e508:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
        const uint8_t ucFlagsMask = tcpTCP_FLAG_ACK | tcpTCP_FLAG_RST | tcpTCP_FLAG_SYN | tcpTCP_FLAG_FIN;
 800e50c:	2317      	movs	r3, #23
 800e50e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

        if( pxSocket->u.xTCP.eTCPState == eCONNECT_SYN )
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800e518:	2b02      	cmp	r3, #2
 800e51a:	d105      	bne.n	800e528 <prvHandleSynReceived+0x64>
        {
            ucExpect |= tcpTCP_FLAG_SYN;
 800e51c:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800e520:	f043 0302 	orr.w	r3, r3, #2
 800e524:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
        }

        if( ( ucTCPFlags & ucFlagsMask ) != ucExpect )
 800e528:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
 800e52c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800e530:	4013      	ands	r3, r2
 800e532:	b2db      	uxtb	r3, r3
 800e534:	f897 205b 	ldrb.w	r2, [r7, #91]	@ 0x5b
 800e538:	429a      	cmp	r2, r3
 800e53a:	d024      	beq.n	800e586 <prvHandleSynReceived+0xc2>
                                     ( pxSocket->u.xTCP.eTCPState == ( uint8_t ) eSYN_RECEIVED ) ? "eSYN_RECEIVED" : "eCONNECT_SYN",
                                     ucExpect, ucTCPFlags ) );

            /* In case pxSocket is not yet owned by the application, a closure
             * of the socket will be scheduled for the next cycle. */
            vTCPStateChange( pxSocket, eCLOSE_WAIT );
 800e53c:	2108      	movs	r1, #8
 800e53e:	68f8      	ldr	r0, [r7, #12]
 800e540:	f7ff f824 	bl	800d58c <vTCPStateChange>

            /* Send RST with the expected sequence and ACK numbers,
             * otherwise the packet will be ignored. */
            pxTCPWindow->ulOurSequenceNumber = FreeRTOS_htonl( pxTCPHeader->ulAckNr );
 800e544:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e546:	689a      	ldr	r2, [r3, #8]
 800e548:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e54a:	62da      	str	r2, [r3, #44]	@ 0x2c
            pxTCPWindow->rx.ulCurrentSequenceNumber = ulSequenceNumber;
 800e54c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e54e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e550:	611a      	str	r2, [r3, #16]

            pxTCPHeader->ucTCPFlags |= tcpTCP_FLAG_RST;
 800e552:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e554:	7b5b      	ldrb	r3, [r3, #13]
 800e556:	f043 0304 	orr.w	r3, r3, #4
 800e55a:	b2da      	uxtb	r2, r3
 800e55c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e55e:	735a      	strb	r2, [r3, #13]

            uxIntermediateResult = uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER + uxOptionsLength;
 800e560:	68f8      	ldr	r0, [r7, #12]
 800e562:	f7fb fde1 	bl	800a128 <uxIPHeaderSizeSocket>
 800e566:	4602      	mov	r2, r0
 800e568:	683b      	ldr	r3, [r7, #0]
 800e56a:	4413      	add	r3, r2
 800e56c:	3314      	adds	r3, #20
 800e56e:	643b      	str	r3, [r7, #64]	@ 0x40
            xSendLength = ( BaseType_t ) uxIntermediateResult;
 800e570:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e572:	65fb      	str	r3, [r7, #92]	@ 0x5c

            pxTCPHeader->ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 800e574:	683b      	ldr	r3, [r7, #0]
 800e576:	b2db      	uxtb	r3, r3
 800e578:	3314      	adds	r3, #20
 800e57a:	b2db      	uxtb	r3, r3
 800e57c:	009b      	lsls	r3, r3, #2
 800e57e:	b2da      	uxtb	r2, r3
 800e580:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e582:	731a      	strb	r2, [r3, #12]
 800e584:	e08c      	b.n	800e6a0 <prvHandleSynReceived+0x1dc>
        }
        else
        {
            pxTCPWindow->usPeerPortNumber = pxSocket->u.xTCP.usRemotePort;
 800e586:	68fb      	ldr	r3, [r7, #12]
 800e588:	f8b3 2068 	ldrh.w	r2, [r3, #104]	@ 0x68
 800e58c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e58e:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
            pxTCPWindow->usOurPortNumber = pxSocket->usLocalPort;
 800e592:	68fb      	ldr	r3, [r7, #12]
 800e594:	8f1a      	ldrh	r2, [r3, #56]	@ 0x38
 800e596:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e598:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8

            if( pxSocket->u.xTCP.eTCPState == eCONNECT_SYN )
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800e5a2:	2b02      	cmp	r3, #2
 800e5a4:	d12e      	bne.n	800e604 <prvHandleSynReceived+0x140>

                /* MISRA Ref 11.3.1 [Misaligned access] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                /* coverity[misra_c_2012_rule_11_3_violation] */
                ProtocolHeaders_t * pxLastHeaders = ( ( ProtocolHeaders_t * )
                                                      &( pxSocket->u.xTCP.xPacket.u.ucLastPacket[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket ) ] ) );
 800e5a6:	68f8      	ldr	r0, [r7, #12]
 800e5a8:	f7fb fdbe 	bl	800a128 <uxIPHeaderSizeSocket>
 800e5ac:	4603      	mov	r3, r0
 800e5ae:	330e      	adds	r3, #14
                ProtocolHeaders_t * pxLastHeaders = ( ( ProtocolHeaders_t * )
 800e5b0:	33a8      	adds	r3, #168	@ 0xa8
 800e5b2:	68fa      	ldr	r2, [r7, #12]
 800e5b4:	4413      	add	r3, r2
 800e5b6:	3306      	adds	r3, #6
 800e5b8:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Clear the SYN flag in lastPacket. */
                pxLastHeaders->xTCPHeader.ucTCPFlags = tcpTCP_FLAG_ACK;
 800e5ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5bc:	2210      	movs	r2, #16
 800e5be:	735a      	strb	r2, [r3, #13]
                pxProtocolHeaders->xTCPHeader.ucTCPFlags = tcpTCP_FLAG_ACK;
 800e5c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e5c2:	2210      	movs	r2, #16
 800e5c4:	735a      	strb	r2, [r3, #13]

                /* This socket was the one connecting actively so now perform the
                 * synchronisation. */
                vTCPWindowInit( &pxSocket->u.xTCP.xTCPWindow,
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	f503 7092 	add.w	r0, r3, #292	@ 0x124
 800e5cc:	68fb      	ldr	r3, [r7, #12]
 800e5ce:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
                                ulSequenceNumber, pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber, ( uint32_t ) pxSocket->u.xTCP.usMSS );
 800e5d2:	68fb      	ldr	r3, [r7, #12]
 800e5d4:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
                vTCPWindowInit( &pxSocket->u.xTCP.xTCPWindow,
 800e5d8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e5da:	f001 ff91 	bl	8010500 <vTCPWindowInit>
                pxTCPWindow->rx.ulHighestSequenceNumber = ulSequenceNumber + 1U;
 800e5de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e5e0:	1c5a      	adds	r2, r3, #1
 800e5e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e5e4:	619a      	str	r2, [r3, #24]
                pxTCPWindow->rx.ulCurrentSequenceNumber = ulSequenceNumber + 1U;
 800e5e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e5e8:	1c5a      	adds	r2, r3, #1
 800e5ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e5ec:	611a      	str	r2, [r3, #16]
                pxTCPWindow->tx.ulCurrentSequenceNumber++; /* because we send a TCP_SYN [ | TCP_ACK ]; */
 800e5ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e5f0:	6a1b      	ldr	r3, [r3, #32]
 800e5f2:	1c5a      	adds	r2, r3, #1
 800e5f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e5f6:	621a      	str	r2, [r3, #32]
                pxTCPWindow->ulNextTxSequenceNumber++;
 800e5f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e5fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e5fc:	1c5a      	adds	r2, r3, #1
 800e5fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e600:	635a      	str	r2, [r3, #52]	@ 0x34
 800e602:	e005      	b.n	800e610 <prvHandleSynReceived+0x14c>
            }
            else if( ulReceiveLength == 0U )
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	2b00      	cmp	r3, #0
 800e608:	d102      	bne.n	800e610 <prvHandleSynReceived+0x14c>
            {
                pxTCPWindow->rx.ulCurrentSequenceNumber = ulSequenceNumber;
 800e60a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e60c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e60e:	611a      	str	r2, [r3, #16]
                /* Nothing. */
            }

            /* The SYN+ACK has been confirmed, increase the next sequence number by
             * 1. */
            pxTCPWindow->ulOurSequenceNumber = pxTCPWindow->tx.ulFirstSequenceNumber + 1U;
 800e610:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e612:	69db      	ldr	r3, [r3, #28]
 800e614:	1c5a      	adds	r2, r3, #1
 800e616:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e618:	62da      	str	r2, [r3, #44]	@ 0x2c

            #if ( ipconfigUSE_TCP_WIN == 1 )
            {
                char pcBuffer[ 40 ]; /* Space to print an IP-address. */
                ( void ) FreeRTOS_inet_ntop( ( pxSocket->bits.bIsIPv6 != 0U ) ? FREERTOS_AF_INET6 : FREERTOS_AF_INET,
 800e61a:	68fb      	ldr	r3, [r7, #12]
 800e61c:	7a1b      	ldrb	r3, [r3, #8]
 800e61e:	f003 0301 	and.w	r3, r3, #1
 800e622:	b2db      	uxtb	r3, r3
 800e624:	2b00      	cmp	r3, #0
 800e626:	d001      	beq.n	800e62c <prvHandleSynReceived+0x168>
 800e628:	200a      	movs	r0, #10
 800e62a:	e000      	b.n	800e62e <prvHandleSynReceived+0x16a>
 800e62c:	2002      	movs	r0, #2
                                             ( void * ) pxSocket->u.xTCP.xRemoteIP.xIP_IPv6.ucBytes,
 800e62e:	68fb      	ldr	r3, [r7, #12]
 800e630:	f103 0158 	add.w	r1, r3, #88	@ 0x58
                ( void ) FreeRTOS_inet_ntop( ( pxSocket->bits.bIsIPv6 != 0U ) ? FREERTOS_AF_INET6 : FREERTOS_AF_INET,
 800e634:	f107 0210 	add.w	r2, r7, #16
 800e638:	2328      	movs	r3, #40	@ 0x28
 800e63a:	f7fd ff01 	bl	800c440 <FreeRTOS_inet_ntop>
                                         pxSocket->u.xTCP.usRemotePort,
                                         ( unsigned ) pxSocket->u.xTCP.bits.bWinScaling ) );
            }
            #endif /* ipconfigUSE_TCP_WIN */

            if( ( pxSocket->u.xTCP.eTCPState == eCONNECT_SYN ) || ( ulReceiveLength != 0U ) )
 800e63e:	68fb      	ldr	r3, [r7, #12]
 800e640:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800e644:	2b02      	cmp	r3, #2
 800e646:	d002      	beq.n	800e64e <prvHandleSynReceived+0x18a>
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d014      	beq.n	800e678 <prvHandleSynReceived+0x1b4>
            {
                pxTCPHeader->ucTCPFlags = tcpTCP_FLAG_ACK;
 800e64e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e650:	2210      	movs	r2, #16
 800e652:	735a      	strb	r2, [r3, #13]

                uxIntermediateResult = uxIPHeaderSizeSocket( pxSocket ) + ( size_t ) ipSIZE_OF_TCP_HEADER + uxOptionsLength;
 800e654:	68f8      	ldr	r0, [r7, #12]
 800e656:	f7fb fd67 	bl	800a128 <uxIPHeaderSizeSocket>
 800e65a:	4602      	mov	r2, r0
 800e65c:	683b      	ldr	r3, [r7, #0]
 800e65e:	4413      	add	r3, r2
 800e660:	3314      	adds	r3, #20
 800e662:	643b      	str	r3, [r7, #64]	@ 0x40
                xSendLength = ( BaseType_t ) uxIntermediateResult;
 800e664:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e666:	65fb      	str	r3, [r7, #92]	@ 0x5c
                pxTCPHeader->ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 800e668:	683b      	ldr	r3, [r7, #0]
 800e66a:	b2db      	uxtb	r3, r3
 800e66c:	3314      	adds	r3, #20
 800e66e:	b2db      	uxtb	r3, r3
 800e670:	009b      	lsls	r3, r3, #2
 800e672:	b2da      	uxtb	r2, r3
 800e674:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e676:	731a      	strb	r2, [r3, #12]
            }

            #if ( ipconfigUSE_TCP_WIN != 0 )
            {
                if( pxSocket->u.xTCP.bits.bWinScaling == pdFALSE_UNSIGNED )
 800e678:	68fb      	ldr	r3, [r7, #12]
 800e67a:	f893 306e 	ldrb.w	r3, [r3, #110]	@ 0x6e
 800e67e:	f003 0310 	and.w	r3, r3, #16
 800e682:	b2db      	uxtb	r3, r3
 800e684:	2b00      	cmp	r3, #0
 800e686:	d107      	bne.n	800e698 <prvHandleSynReceived+0x1d4>
                {
                    /* The other party did not send a scaling factor.
                     * A shifting factor in this side must be canceled. */
                    pxSocket->u.xTCP.ucMyWinScaleFactor = 0;
 800e688:	68fb      	ldr	r3, [r7, #12]
 800e68a:	2200      	movs	r2, #0
 800e68c:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
                    pxSocket->u.xTCP.ucPeerWinScaleFactor = 0;
 800e690:	68fb      	ldr	r3, [r7, #12]
 800e692:	2200      	movs	r2, #0
 800e694:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
            }
            #endif /* ipconfigUSE_TCP_WIN */

            /* This was the third step of connecting: SYN, SYN+ACK, ACK so now the
             * connection is established. */
            vTCPStateChange( pxSocket, eESTABLISHED );
 800e698:	2105      	movs	r1, #5
 800e69a:	68f8      	ldr	r0, [r7, #12]
 800e69c:	f7fe ff76 	bl	800d58c <vTCPStateChange>
        }

        return xSendLength;
 800e6a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
    }
 800e6a2:	4618      	mov	r0, r3
 800e6a4:	3764      	adds	r7, #100	@ 0x64
 800e6a6:	46bd      	mov	sp, r7
 800e6a8:	bd90      	pop	{r4, r7, pc}

0800e6aa <prvHandleEstablished>:
 */
    static BaseType_t prvHandleEstablished( FreeRTOS_Socket_t * pxSocket,
                                            NetworkBufferDescriptor_t ** ppxNetworkBuffer,
                                            uint32_t ulReceiveLength,
                                            UBaseType_t uxOptionsLength )
    {
 800e6aa:	b590      	push	{r4, r7, lr}
 800e6ac:	b097      	sub	sp, #92	@ 0x5c
 800e6ae:	af02      	add	r7, sp, #8
 800e6b0:	60f8      	str	r0, [r7, #12]
 800e6b2:	60b9      	str	r1, [r7, #8]
 800e6b4:	607a      	str	r2, [r7, #4]
 800e6b6:	603b      	str	r3, [r7, #0]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                                                  &( ( *ppxNetworkBuffer )->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket ) ] ) );
 800e6b8:	68bb      	ldr	r3, [r7, #8]
 800e6ba:	681b      	ldr	r3, [r3, #0]
 800e6bc:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800e6be:	68f8      	ldr	r0, [r7, #12]
 800e6c0:	f7fb fd32 	bl	800a128 <uxIPHeaderSizeSocket>
 800e6c4:	4603      	mov	r3, r0
 800e6c6:	330e      	adds	r3, #14
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 800e6c8:	4423      	add	r3, r4
 800e6ca:	647b      	str	r3, [r7, #68]	@ 0x44
        TCPHeader_t * pxTCPHeader = &pxProtocolHeaders->xTCPHeader;
 800e6cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e6ce:	643b      	str	r3, [r7, #64]	@ 0x40
        TCPWindow_t * pxTCPWindow = &pxSocket->u.xTCP.xTCPWindow;
 800e6d0:	68fb      	ldr	r3, [r7, #12]
 800e6d2:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800e6d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        uint8_t ucTCPFlags = pxTCPHeader->ucTCPFlags;
 800e6d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e6da:	7b5b      	ldrb	r3, [r3, #13]
 800e6dc:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        uint32_t ulSequenceNumber = FreeRTOS_ntohl( pxTCPHeader->ulSequenceNumber ), ulCount, ulIntermediateResult = 0;
 800e6e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e6e2:	685b      	ldr	r3, [r3, #4]
 800e6e4:	637b      	str	r3, [r7, #52]	@ 0x34
 800e6e6:	2300      	movs	r3, #0
 800e6e8:	633b      	str	r3, [r7, #48]	@ 0x30
        BaseType_t xSendLength = 0, xMayClose = pdFALSE, bRxComplete, bTxDone;
 800e6ea:	2300      	movs	r3, #0
 800e6ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e6ee:	2300      	movs	r3, #0
 800e6f0:	64bb      	str	r3, [r7, #72]	@ 0x48
        int32_t lDistance, lSendResult;
        uint16_t usWindow;
        UBaseType_t uxIntermediateResult = 0;
 800e6f2:	2300      	movs	r3, #0
 800e6f4:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Remember the window size the peer is advertising. */
        usWindow = FreeRTOS_ntohs( pxTCPHeader->usWindow );
 800e6f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e6f8:	7b9a      	ldrb	r2, [r3, #14]
 800e6fa:	7bdb      	ldrb	r3, [r3, #15]
 800e6fc:	021b      	lsls	r3, r3, #8
 800e6fe:	4313      	orrs	r3, r2
 800e700:	857b      	strh	r3, [r7, #42]	@ 0x2a
        pxSocket->u.xTCP.ulWindowSize = ( uint32_t ) usWindow;
 800e702:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
        #if ( ipconfigUSE_TCP_WIN != 0 )
        {
            pxSocket->u.xTCP.ulWindowSize =
                ( pxSocket->u.xTCP.ulWindowSize << pxSocket->u.xTCP.ucPeerWinScaleFactor );
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 800e710:	68fa      	ldr	r2, [r7, #12]
 800e712:	f892 210a 	ldrb.w	r2, [r2, #266]	@ 0x10a
 800e716:	fa03 f202 	lsl.w	r2, r3, r2
            pxSocket->u.xTCP.ulWindowSize =
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
        }
        #endif /* ipconfigUSE_TCP_WIN */

        if( ( ucTCPFlags & ( uint8_t ) tcpTCP_FLAG_ACK ) == 0U )
 800e720:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800e724:	f003 0310 	and.w	r3, r3, #16
 800e728:	2b00      	cmp	r3, #0
 800e72a:	f000 80c6 	beq.w	800e8ba <prvHandleEstablished+0x210>
             * be dropped
             */
        }
        else
        {
            ulCount = ulTCPWindowTxAck( pxTCPWindow, FreeRTOS_ntohl( pxTCPHeader->ulAckNr ) );
 800e72e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e730:	689b      	ldr	r3, [r3, #8]
 800e732:	4619      	mov	r1, r3
 800e734:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800e736:	f002 fc26 	bl	8010f86 <ulTCPWindowTxAck>
 800e73a:	6278      	str	r0, [r7, #36]	@ 0x24

            /* ulTCPWindowTxAck() returns the number of bytes which have been acked,
             * starting at 'tx.ulCurrentSequenceNumber'.  Advance the tail pointer in
             * txStream. */
            if( ( pxSocket->u.xTCP.txStream != NULL ) && ( ulCount > 0U ) )
 800e73c:	68fb      	ldr	r3, [r7, #12]
 800e73e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e742:	2b00      	cmp	r3, #0
 800e744:	d027      	beq.n	800e796 <prvHandleEstablished+0xec>
 800e746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d024      	beq.n	800e796 <prvHandleEstablished+0xec>
            {
                /* Just advancing the tail index, 'ulCount' bytes have been
                 * confirmed, and because there is new space in the txStream, the
                 * user/owner should be woken up. */
                /* _HT_ : only in case the socket's waiting? */
                if( uxStreamBufferGet( pxSocket->u.xTCP.txStream, 0U, NULL, ( size_t ) ulCount, pdFALSE ) != 0U )
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	f8d3 00a4 	ldr.w	r0, [r3, #164]	@ 0xa4
 800e752:	2300      	movs	r3, #0
 800e754:	9300      	str	r3, [sp, #0]
 800e756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e758:	2200      	movs	r2, #0
 800e75a:	2100      	movs	r1, #0
 800e75c:	f7fe fd9d 	bl	800d29a <uxStreamBufferGet>
 800e760:	4603      	mov	r3, r0
 800e762:	2b00      	cmp	r3, #0
 800e764:	d017      	beq.n	800e796 <prvHandleEstablished+0xec>
                {
                    pxSocket->xEventBits |= ( EventBits_t ) eSOCKET_SEND;
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	f043 0202 	orr.w	r2, r3, #2
 800e76e:	68fb      	ldr	r3, [r7, #12]
 800e770:	601a      	str	r2, [r3, #0]

                    #if ipconfigSUPPORT_SELECT_FUNCTION == 1
                    {
                        if( ( pxSocket->xSelectBits & ( ( EventBits_t ) eSELECT_WRITE ) ) != 0U )
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e776:	f003 0302 	and.w	r3, r3, #2
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d005      	beq.n	800e78a <prvHandleEstablished+0xe0>
                        {
                            pxSocket->xEventBits |= ( ( EventBits_t ) eSELECT_WRITE ) << SOCKET_EVENT_BIT_COUNT;
 800e77e:	68fb      	ldr	r3, [r7, #12]
 800e780:	681b      	ldr	r3, [r3, #0]
 800e782:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800e786:	68fb      	ldr	r3, [r7, #12]
 800e788:	601a      	str	r2, [r3, #0]
                     * call it now. */
                    #if ( ipconfigUSE_CALLBACKS == 1 )
                    {
                        if( ipconfigIS_VALID_PROG_ADDRESS( pxSocket->u.xTCP.pxHandleSent ) )
                        {
                            pxSocket->u.xTCP.pxHandleSent( ( Socket_t ) pxSocket, ulCount );
 800e78a:	68fb      	ldr	r3, [r7, #12]
 800e78c:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800e790:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e792:	68f8      	ldr	r0, [r7, #12]
 800e794:	4798      	blx	r3
                }
            }

            /* If this socket has a stream for transmission, add the data to the
             * outgoing segment(s). */
            if( pxSocket->u.xTCP.txStream != NULL )
 800e796:	68fb      	ldr	r3, [r7, #12]
 800e798:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d002      	beq.n	800e7a6 <prvHandleEstablished+0xfc>
            {
                prvTCPAddTxData( pxSocket );
 800e7a0:	68f8      	ldr	r0, [r7, #12]
 800e7a2:	f000 ffbd 	bl	800f720 <prvTCPAddTxData>
            }

            pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber = pxTCPWindow->tx.ulCurrentSequenceNumber;
 800e7a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e7a8:	6a1a      	ldr	r2, [r3, #32]
 800e7aa:	68fb      	ldr	r3, [r7, #12]
 800e7ac:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150

            if( ( pxSocket->u.xTCP.bits.bFinAccepted != pdFALSE_UNSIGNED ) || ( ( ucTCPFlags & ( uint8_t ) tcpTCP_FLAG_FIN ) != 0U ) )
 800e7b0:	68fb      	ldr	r3, [r7, #12]
 800e7b2:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800e7b6:	f003 0320 	and.w	r3, r3, #32
 800e7ba:	b2db      	uxtb	r3, r3
 800e7bc:	2b00      	cmp	r3, #0
 800e7be:	d105      	bne.n	800e7cc <prvHandleEstablished+0x122>
 800e7c0:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800e7c4:	f003 0301 	and.w	r3, r3, #1
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d041      	beq.n	800e850 <prvHandleEstablished+0x1a6>
            {
                /* Peer is requesting to stop, see if we're really finished. */
                xMayClose = pdTRUE;
 800e7cc:	2301      	movs	r3, #1
 800e7ce:	64bb      	str	r3, [r7, #72]	@ 0x48
                ulIntermediateResult = ulSequenceNumber + ulReceiveLength - pxTCPWindow->rx.ulCurrentSequenceNumber;
 800e7d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	441a      	add	r2, r3
 800e7d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e7d8:	691b      	ldr	r3, [r3, #16]
 800e7da:	1ad3      	subs	r3, r2, r3
 800e7dc:	633b      	str	r3, [r7, #48]	@ 0x30
                lDistance = ( int32_t ) ulIntermediateResult;
 800e7de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e7e0:	623b      	str	r3, [r7, #32]

                /* Checks are only necessary if we haven't sent a FIN yet. */
                if( pxSocket->u.xTCP.bits.bFinSent == pdFALSE_UNSIGNED )
 800e7e2:	68fb      	ldr	r3, [r7, #12]
 800e7e4:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800e7e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e7ec:	b2db      	uxtb	r3, r3
 800e7ee:	2b00      	cmp	r3, #0
 800e7f0:	d11d      	bne.n	800e82e <prvHandleEstablished+0x184>
                {
                    /* xTCPWindowTxDone returns true when all Tx queues are empty. */
                    bRxComplete = xTCPWindowRxEmpty( pxTCPWindow );
 800e7f2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800e7f4:	f001 fd9a 	bl	801032c <xTCPWindowRxEmpty>
 800e7f8:	61f8      	str	r0, [r7, #28]
                    bTxDone = xTCPWindowTxDone( pxTCPWindow );
 800e7fa:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800e7fc:	f002 f8ef 	bl	80109de <xTCPWindowTxDone>
 800e800:	61b8      	str	r0, [r7, #24]

                    if( ( bRxComplete == 0 ) || ( bTxDone == 0 ) )
 800e802:	69fb      	ldr	r3, [r7, #28]
 800e804:	2b00      	cmp	r3, #0
 800e806:	d002      	beq.n	800e80e <prvHandleEstablished+0x164>
 800e808:	69bb      	ldr	r3, [r7, #24]
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	d10a      	bne.n	800e824 <prvHandleEstablished+0x17a>
                        FreeRTOS_debug_printf( ( "Refusing FIN[%u,%u]: RxCompl %d tx done %d\n",
                                                 pxSocket->usLocalPort,
                                                 pxSocket->u.xTCP.usRemotePort,
                                                 ( int ) bRxComplete,
                                                 ( int ) bTxDone ) );
                        xMayClose = pdFALSE;
 800e80e:	2300      	movs	r3, #0
 800e810:	64bb      	str	r3, [r7, #72]	@ 0x48

                        /* This action is necessary to ensure proper handling of any subsequent packets that
                         * may arrive after the refused FIN packet. Note that we only update it when the sequence
                         * of FIN packet is correct. Otherwise, we wait for re-transmission. */
                        if( lDistance <= 1 )
 800e812:	6a3b      	ldr	r3, [r7, #32]
 800e814:	2b01      	cmp	r3, #1
 800e816:	dc0a      	bgt.n	800e82e <prvHandleEstablished+0x184>
                        {
                            pxTCPWindow->rx.ulCurrentSequenceNumber = pxTCPWindow->rx.ulFINSequenceNumber + 1U;
 800e818:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e81a:	695b      	ldr	r3, [r3, #20]
 800e81c:	1c5a      	adds	r2, r3, #1
 800e81e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e820:	611a      	str	r2, [r3, #16]
                        if( lDistance <= 1 )
 800e822:	e004      	b.n	800e82e <prvHandleEstablished+0x184>
                        }
                    }
                    else if( lDistance > 1 )
 800e824:	6a3b      	ldr	r3, [r7, #32]
 800e826:	2b01      	cmp	r3, #1
 800e828:	dd01      	ble.n	800e82e <prvHandleEstablished+0x184>
                        FreeRTOS_debug_printf( ( "Refusing FIN: Rx not complete %d (cur %u high %u)\n",
                                                 ( int ) lDistance,
                                                 ( unsigned ) ( pxTCPWindow->rx.ulCurrentSequenceNumber - pxTCPWindow->rx.ulFirstSequenceNumber ),
                                                 ( unsigned ) ( pxTCPWindow->rx.ulHighestSequenceNumber - pxTCPWindow->rx.ulFirstSequenceNumber ) ) );

                        xMayClose = pdFALSE;
 800e82a:	2300      	movs	r3, #0
 800e82c:	64bb      	str	r3, [r7, #72]	@ 0x48
                                             ( unsigned ) ( ulSequenceNumber - pxSocket->u.xTCP.xTCPWindow.rx.ulFirstSequenceNumber ),
                                             ( unsigned ) ulReceiveLength,
                                             ( unsigned ) ( pxTCPWindow->tx.ulCurrentSequenceNumber - pxSocket->u.xTCP.xTCPWindow.tx.ulFirstSequenceNumber ) ) );
                }

                if( xMayClose != pdFALSE )
 800e82e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e830:	2b00      	cmp	r3, #0
 800e832:	d00d      	beq.n	800e850 <prvHandleEstablished+0x1a6>
                {
                    pxSocket->u.xTCP.bits.bFinAccepted = pdTRUE_UNSIGNED;
 800e834:	68fa      	ldr	r2, [r7, #12]
 800e836:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800e83a:	f043 0320 	orr.w	r3, r3, #32
 800e83e:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
                    xSendLength = prvTCPHandleFin( pxSocket, *ppxNetworkBuffer );
 800e842:	68bb      	ldr	r3, [r7, #8]
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	4619      	mov	r1, r3
 800e848:	68f8      	ldr	r0, [r7, #12]
 800e84a:	f7ff fd96 	bl	800e37a <prvTCPHandleFin>
 800e84e:	64f8      	str	r0, [r7, #76]	@ 0x4c
                }
            }

            if( xMayClose == pdFALSE )
 800e850:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e852:	2b00      	cmp	r3, #0
 800e854:	d131      	bne.n	800e8ba <prvHandleEstablished+0x210>
            {
                pxTCPHeader->ucTCPFlags = tcpTCP_FLAG_ACK;
 800e856:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e858:	2210      	movs	r2, #16
 800e85a:	735a      	strb	r2, [r3, #13]

                if( ulReceiveLength != 0U )
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	2b00      	cmp	r3, #0
 800e860:	d01d      	beq.n	800e89e <prvHandleEstablished+0x1f4>
                {
                    uxIntermediateResult = uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER + uxOptionsLength;
 800e862:	68f8      	ldr	r0, [r7, #12]
 800e864:	f7fb fc60 	bl	800a128 <uxIPHeaderSizeSocket>
 800e868:	4602      	mov	r2, r0
 800e86a:	683b      	ldr	r3, [r7, #0]
 800e86c:	4413      	add	r3, r2
 800e86e:	3314      	adds	r3, #20
 800e870:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    xSendLength = ( BaseType_t ) uxIntermediateResult;
 800e872:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e874:	64fb      	str	r3, [r7, #76]	@ 0x4c
                    /* TCP-offset equals '( ( length / 4 ) << 4 )', resulting in a shift-left 2 */
                    pxTCPHeader->ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 800e876:	683b      	ldr	r3, [r7, #0]
 800e878:	b2db      	uxtb	r3, r3
 800e87a:	3314      	adds	r3, #20
 800e87c:	b2db      	uxtb	r3, r3
 800e87e:	009b      	lsls	r3, r3, #2
 800e880:	b2da      	uxtb	r2, r3
 800e882:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e884:	731a      	strb	r2, [r3, #12]

                    if( pxSocket->u.xTCP.bits.bFinSent != pdFALSE_UNSIGNED )
 800e886:	68fb      	ldr	r3, [r7, #12]
 800e888:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800e88c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e890:	b2db      	uxtb	r3, r3
 800e892:	2b00      	cmp	r3, #0
 800e894:	d003      	beq.n	800e89e <prvHandleEstablished+0x1f4>
                    {
                        pxTCPWindow->tx.ulCurrentSequenceNumber = pxTCPWindow->tx.ulFINSequenceNumber;
 800e896:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e898:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e89a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e89c:	621a      	str	r2, [r3, #32]

                /* _HT_ patch: since the MTU has be fixed at 1500 in stead of 1526, TCP
                 * can not send-out both TCP options and also a full packet. Sending
                 * options (SACK) is always more urgent than sending data, which can be
                 * sent later. */
                if( uxOptionsLength == 0U )
 800e89e:	683b      	ldr	r3, [r7, #0]
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d10a      	bne.n	800e8ba <prvHandleEstablished+0x210>
                {
                    /* prvTCPPrepareSend might allocate a bigger network buffer, if
                     * necessary. */
                    lSendResult = prvTCPPrepareSend( pxSocket, ppxNetworkBuffer, uxOptionsLength );
 800e8a4:	683a      	ldr	r2, [r7, #0]
 800e8a6:	68b9      	ldr	r1, [r7, #8]
 800e8a8:	68f8      	ldr	r0, [r7, #12]
 800e8aa:	f000 fdb2 	bl	800f412 <prvTCPPrepareSend>
 800e8ae:	6178      	str	r0, [r7, #20]

                    if( lSendResult > 0 )
 800e8b0:	697b      	ldr	r3, [r7, #20]
 800e8b2:	2b00      	cmp	r3, #0
 800e8b4:	dd01      	ble.n	800e8ba <prvHandleEstablished+0x210>
                    {
                        xSendLength = ( BaseType_t ) lSendResult;
 800e8b6:	697b      	ldr	r3, [r7, #20]
 800e8b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
                    }
                }
            }
        }

        return xSendLength;
 800e8ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    }
 800e8bc:	4618      	mov	r0, r3
 800e8be:	3754      	adds	r7, #84	@ 0x54
 800e8c0:	46bd      	mov	sp, r7
 800e8c2:	bd90      	pop	{r4, r7, pc}

0800e8c4 <prvTCPHandleState>:
 * As these functions are declared static, and they're called from one location
 * only, most compilers will inline them, thus avoiding a call and return.
 */
    BaseType_t prvTCPHandleState( FreeRTOS_Socket_t * pxSocket,
                                  NetworkBufferDescriptor_t ** ppxNetworkBuffer )
    {
 800e8c4:	b590      	push	{r4, r7, lr}
 800e8c6:	b08f      	sub	sp, #60	@ 0x3c
 800e8c8:	af00      	add	r7, sp, #0
 800e8ca:	6078      	str	r0, [r7, #4]
 800e8cc:	6039      	str	r1, [r7, #0]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                                                  &( ( *ppxNetworkBuffer )->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( *ppxNetworkBuffer ) ] ) );
 800e8ce:	683b      	ldr	r3, [r7, #0]
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800e8d4:	683b      	ldr	r3, [r7, #0]
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	4618      	mov	r0, r3
 800e8da:	f7fb fc0b 	bl	800a0f4 <uxIPHeaderSizePacket>
 800e8de:	4603      	mov	r3, r0
 800e8e0:	330e      	adds	r3, #14
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 800e8e2:	4423      	add	r3, r4
 800e8e4:	633b      	str	r3, [r7, #48]	@ 0x30
        TCPHeader_t * pxTCPHeader = &( pxProtocolHeaders->xTCPHeader );
 800e8e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e8e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        BaseType_t xSendLength = 0;
 800e8ea:	2300      	movs	r3, #0
 800e8ec:	637b      	str	r3, [r7, #52]	@ 0x34
        uint32_t ulReceiveLength; /* Number of bytes contained in the TCP message. */
        uint8_t * pucRecvData;
        uint32_t ulSequenceNumber = FreeRTOS_ntohl( pxTCPHeader->ulSequenceNumber );
 800e8ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8f0:	685b      	ldr	r3, [r3, #4]
 800e8f2:	62bb      	str	r3, [r7, #40]	@ 0x28
        /* uxOptionsLength: the size of the options to be sent (always a multiple of
         * 4 bytes)
         * 1. in the SYN phase, we shall communicate the MSS
         * 2. in case of a SACK, Selective ACK, ack a segment which comes in
         * out-of-order. */
        UBaseType_t uxOptionsLength = 0U;
 800e8f4:	2300      	movs	r3, #0
 800e8f6:	627b      	str	r3, [r7, #36]	@ 0x24
        uint8_t ucTCPFlags = pxTCPHeader->ucTCPFlags;
 800e8f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8fa:	7b5b      	ldrb	r3, [r3, #13]
 800e8fc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        TCPWindow_t * pxTCPWindow = &( pxSocket->u.xTCP.xTCPWindow );
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800e906:	61fb      	str	r3, [r7, #28]
        UBaseType_t uxIntermediateResult = 0;
 800e908:	2300      	movs	r3, #0
 800e90a:	61bb      	str	r3, [r7, #24]
        uint32_t ulSum;

        /* First get the length and the position of the received data, if any.
         * pucRecvData will point to the first byte of the TCP payload. */
        ulReceiveLength = ( uint32_t ) prvCheckRxData( *ppxNetworkBuffer, &pucRecvData );
 800e90c:	683b      	ldr	r3, [r7, #0]
 800e90e:	681b      	ldr	r3, [r3, #0]
 800e910:	f107 0208 	add.w	r2, r7, #8
 800e914:	4611      	mov	r1, r2
 800e916:	4618      	mov	r0, r3
 800e918:	f7ff fbcf 	bl	800e0ba <prvCheckRxData>
 800e91c:	4603      	mov	r3, r0
 800e91e:	617b      	str	r3, [r7, #20]

        if( pxSocket->u.xTCP.eTCPState >= eESTABLISHED )
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800e926:	2b04      	cmp	r3, #4
 800e928:	d90c      	bls.n	800e944 <prvTCPHandleState+0x80>
        {
            if( pxTCPWindow->rx.ulCurrentSequenceNumber == ( ulSequenceNumber + 1U ) )
 800e92a:	69fb      	ldr	r3, [r7, #28]
 800e92c:	691a      	ldr	r2, [r3, #16]
 800e92e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e930:	3301      	adds	r3, #1
 800e932:	429a      	cmp	r2, r3
 800e934:	d106      	bne.n	800e944 <prvTCPHandleState+0x80>
            {
                /* This is most probably a keep-alive message from peer.  Setting
                 * 'bWinChange' doesn't cause a window-size-change, the flag is used
                 * here to force sending an immediate ACK. */
                pxSocket->u.xTCP.bits.bWinChange = pdTRUE_UNSIGNED;
 800e936:	687a      	ldr	r2, [r7, #4]
 800e938:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800e93c:	f043 0301 	orr.w	r3, r3, #1
 800e940:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
            }
        }

        /* Keep track of the highest sequence number that might be expected within
         * this connection. */
        ulSum = ulSequenceNumber + ulReceiveLength - pxTCPWindow->rx.ulHighestSequenceNumber;
 800e944:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e946:	697b      	ldr	r3, [r7, #20]
 800e948:	441a      	add	r2, r3
 800e94a:	69fb      	ldr	r3, [r7, #28]
 800e94c:	699b      	ldr	r3, [r3, #24]
 800e94e:	1ad3      	subs	r3, r2, r3
 800e950:	613b      	str	r3, [r7, #16]

        if( ( ( int32_t ) ulSum ) > 0 )
 800e952:	693b      	ldr	r3, [r7, #16]
 800e954:	2b00      	cmp	r3, #0
 800e956:	dd04      	ble.n	800e962 <prvTCPHandleState+0x9e>
        {
            pxTCPWindow->rx.ulHighestSequenceNumber = ulSequenceNumber + ulReceiveLength;
 800e958:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e95a:	697b      	ldr	r3, [r7, #20]
 800e95c:	441a      	add	r2, r3
 800e95e:	69fb      	ldr	r3, [r7, #28]
 800e960:	619a      	str	r2, [r3, #24]
        }

        /* Storing data may result in a fatal error if malloc() fails. */
        if( prvStoreRxData( pxSocket, pucRecvData, *ppxNetworkBuffer, ulReceiveLength ) < 0 )
 800e962:	68b9      	ldr	r1, [r7, #8]
 800e964:	683b      	ldr	r3, [r7, #0]
 800e966:	681a      	ldr	r2, [r3, #0]
 800e968:	697b      	ldr	r3, [r7, #20]
 800e96a:	6878      	ldr	r0, [r7, #4]
 800e96c:	f7ff fc1c 	bl	800e1a8 <prvStoreRxData>
 800e970:	4603      	mov	r3, r0
 800e972:	2b00      	cmp	r3, #0
 800e974:	da03      	bge.n	800e97e <prvTCPHandleState+0xba>
        {
            xSendLength = -1;
 800e976:	f04f 33ff 	mov.w	r3, #4294967295
 800e97a:	637b      	str	r3, [r7, #52]	@ 0x34
 800e97c:	e0ab      	b.n	800ead6 <prvTCPHandleState+0x212>
        }
        else
        {
            eIPTCPState_t eState;

            uxOptionsLength = prvSetOptions( pxSocket, *ppxNetworkBuffer );
 800e97e:	683b      	ldr	r3, [r7, #0]
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	4619      	mov	r1, r3
 800e984:	6878      	ldr	r0, [r7, #4]
 800e986:	f000 fef9 	bl	800f77c <prvSetOptions>
 800e98a:	6278      	str	r0, [r7, #36]	@ 0x24

            if( ( pxSocket->u.xTCP.eTCPState == eSYN_RECEIVED ) && ( ( ucTCPFlags & ( uint8_t ) tcpTCP_FLAG_CTRL ) == ( uint8_t ) tcpTCP_FLAG_SYN ) )
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800e992:	2b04      	cmp	r3, #4
 800e994:	d109      	bne.n	800e9aa <prvTCPHandleState+0xe6>
 800e996:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800e99a:	f003 031f 	and.w	r3, r3, #31
 800e99e:	2b02      	cmp	r3, #2
 800e9a0:	d103      	bne.n	800e9aa <prvTCPHandleState+0xe6>

                /* In eSYN_RECEIVED a simple ACK is expected, but apparently the
                 * 'SYN+ACK' didn't arrive.  Step back to the previous state in which
                 * a first incoming SYN is handled.  The SYN was counted already so
                 * decrease it first. */
                vTCPStateChange( pxSocket, eSYN_FIRST );
 800e9a2:	2103      	movs	r1, #3
 800e9a4:	6878      	ldr	r0, [r7, #4]
 800e9a6:	f7fe fdf1 	bl	800d58c <vTCPStateChange>
            }

            if( ( ( ucTCPFlags & tcpTCP_FLAG_FIN ) != 0U ) && ( pxSocket->u.xTCP.bits.bFinRecv == pdFALSE_UNSIGNED ) )
 800e9aa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800e9ae:	f003 0301 	and.w	r3, r3, #1
 800e9b2:	2b00      	cmp	r3, #0
 800e9b4:	d022      	beq.n	800e9fc <prvTCPHandleState+0x138>
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800e9bc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800e9c0:	b2db      	uxtb	r3, r3
 800e9c2:	2b00      	cmp	r3, #0
 800e9c4:	d11a      	bne.n	800e9fc <prvTCPHandleState+0x138>
            {
                /* It's the first time a FIN has been received, remember its
                 * sequence number. */
                pxTCPWindow->rx.ulFINSequenceNumber = ulSequenceNumber + ulReceiveLength;
 800e9c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e9c8:	697b      	ldr	r3, [r7, #20]
 800e9ca:	441a      	add	r2, r3
 800e9cc:	69fb      	ldr	r3, [r7, #28]
 800e9ce:	615a      	str	r2, [r3, #20]
                pxSocket->u.xTCP.bits.bFinRecv = pdTRUE_UNSIGNED;
 800e9d0:	687a      	ldr	r2, [r7, #4]
 800e9d2:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800e9d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e9da:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d

                /* Was peer the first one to send a FIN? */
                if( pxSocket->u.xTCP.bits.bFinSent == pdFALSE_UNSIGNED )
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800e9e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e9e8:	b2db      	uxtb	r3, r3
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	d106      	bne.n	800e9fc <prvTCPHandleState+0x138>
                {
                    /* If so, don't send the-last-ACK. */
                    pxSocket->u.xTCP.bits.bFinLast = pdTRUE_UNSIGNED;
 800e9ee:	687a      	ldr	r2, [r7, #4]
 800e9f0:	f892 306e 	ldrb.w	r3, [r2, #110]	@ 0x6e
 800e9f4:	f043 0302 	orr.w	r3, r3, #2
 800e9f8:	f882 306e 	strb.w	r3, [r2, #110]	@ 0x6e
                }
            }

            eState = ( eIPTCPState_t ) pxSocket->u.xTCP.eTCPState;
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800ea02:	73fb      	strb	r3, [r7, #15]

            switch( eState )
 800ea04:	7bfb      	ldrb	r3, [r7, #15]
 800ea06:	2b0b      	cmp	r3, #11
 800ea08:	d864      	bhi.n	800ead4 <prvTCPHandleState+0x210>
 800ea0a:	a201      	add	r2, pc, #4	@ (adr r2, 800ea10 <prvTCPHandleState+0x14c>)
 800ea0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea10:	0800ead5 	.word	0x0800ead5
 800ea14:	0800ead5 	.word	0x0800ead5
 800ea18:	0800eaa3 	.word	0x0800eaa3
 800ea1c:	0800ea41 	.word	0x0800ea41
 800ea20:	0800eaa3 	.word	0x0800eaa3
 800ea24:	0800eab5 	.word	0x0800eab5
 800ea28:	0800eac5 	.word	0x0800eac5
 800ea2c:	0800eac5 	.word	0x0800eac5
 800ea30:	0800ead5 	.word	0x0800ead5
 800ea34:	0800ead5 	.word	0x0800ead5
 800ea38:	0800eac5 	.word	0x0800eac5
 800ea3c:	0800ead5 	.word	0x0800ead5
                                  * socket. */

                    /* A new socket has been created, reply with a SYN+ACK.
                     * Acknowledge with seq+1 because the SYN is seen as pseudo data
                     * with len = 1. */
                    uxOptionsLength = prvSetSynAckOptions( pxSocket, pxTCPHeader );
 800ea40:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ea42:	6878      	ldr	r0, [r7, #4]
 800ea44:	f000 fbe4 	bl	800f210 <prvSetSynAckOptions>
 800ea48:	6278      	str	r0, [r7, #36]	@ 0x24
                    pxTCPHeader->ucTCPFlags = ( uint8_t ) tcpTCP_FLAG_SYN | ( uint8_t ) tcpTCP_FLAG_ACK;
 800ea4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea4c:	2212      	movs	r2, #18
 800ea4e:	735a      	strb	r2, [r3, #13]

                    uxIntermediateResult = uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER + uxOptionsLength;
 800ea50:	6878      	ldr	r0, [r7, #4]
 800ea52:	f7fb fb69 	bl	800a128 <uxIPHeaderSizeSocket>
 800ea56:	4602      	mov	r2, r0
 800ea58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea5a:	4413      	add	r3, r2
 800ea5c:	3314      	adds	r3, #20
 800ea5e:	61bb      	str	r3, [r7, #24]
                    xSendLength = ( BaseType_t ) uxIntermediateResult;
 800ea60:	69bb      	ldr	r3, [r7, #24]
 800ea62:	637b      	str	r3, [r7, #52]	@ 0x34

                    /* Set the TCP offset field:  ipSIZE_OF_TCP_HEADER equals 20 and
                     * uxOptionsLength is a multiple of 4.  The complete expression is:
                     * ucTCPOffset = ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) / 4 ) << 4 */
                    pxTCPHeader->ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 800ea64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea66:	b2db      	uxtb	r3, r3
 800ea68:	3314      	adds	r3, #20
 800ea6a:	b2db      	uxtb	r3, r3
 800ea6c:	009b      	lsls	r3, r3, #2
 800ea6e:	b2da      	uxtb	r2, r3
 800ea70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea72:	731a      	strb	r2, [r3, #12]
                    vTCPStateChange( pxSocket, eSYN_RECEIVED );
 800ea74:	2104      	movs	r1, #4
 800ea76:	6878      	ldr	r0, [r7, #4]
 800ea78:	f7fe fd88 	bl	800d58c <vTCPStateChange>

                    pxTCPWindow->rx.ulHighestSequenceNumber = ulSequenceNumber + 1U;
 800ea7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea7e:	1c5a      	adds	r2, r3, #1
 800ea80:	69fb      	ldr	r3, [r7, #28]
 800ea82:	619a      	str	r2, [r3, #24]
                    pxTCPWindow->rx.ulCurrentSequenceNumber = ulSequenceNumber + 1U;
 800ea84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea86:	1c5a      	adds	r2, r3, #1
 800ea88:	69fb      	ldr	r3, [r7, #28]
 800ea8a:	611a      	str	r2, [r3, #16]
                    pxTCPWindow->ulNextTxSequenceNumber = pxTCPWindow->tx.ulFirstSequenceNumber + 1U;
 800ea8c:	69fb      	ldr	r3, [r7, #28]
 800ea8e:	69db      	ldr	r3, [r3, #28]
 800ea90:	1c5a      	adds	r2, r3, #1
 800ea92:	69fb      	ldr	r3, [r7, #28]
 800ea94:	635a      	str	r2, [r3, #52]	@ 0x34
                    pxTCPWindow->tx.ulCurrentSequenceNumber = pxTCPWindow->tx.ulFirstSequenceNumber + 1U; /* because we send a TCP_SYN. */
 800ea96:	69fb      	ldr	r3, [r7, #28]
 800ea98:	69db      	ldr	r3, [r3, #28]
 800ea9a:	1c5a      	adds	r2, r3, #1
 800ea9c:	69fb      	ldr	r3, [r7, #28]
 800ea9e:	621a      	str	r2, [r3, #32]
                    break;
 800eaa0:	e019      	b.n	800ead6 <prvTCPHandleState+0x212>
                case eCONNECT_SYN:  /* (client) also called SYN_SENT: we've just send a
                                     * SYN, expect a SYN+ACK and send a ACK now. */
                /* Fall through */
                case eSYN_RECEIVED: /* (server) we've had a SYN, replied with SYN+SCK
                                     * expect a ACK and do nothing. */
                    xSendLength = prvHandleSynReceived( pxSocket, *( ppxNetworkBuffer ), ulReceiveLength, uxOptionsLength );
 800eaa2:	683b      	ldr	r3, [r7, #0]
 800eaa4:	6819      	ldr	r1, [r3, #0]
 800eaa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eaa8:	697a      	ldr	r2, [r7, #20]
 800eaaa:	6878      	ldr	r0, [r7, #4]
 800eaac:	f7ff fd0a 	bl	800e4c4 <prvHandleSynReceived>
 800eab0:	6378      	str	r0, [r7, #52]	@ 0x34
                    break;
 800eab2:	e010      	b.n	800ead6 <prvTCPHandleState+0x212>
                case eESTABLISHED: /* (server + client) an open connection, data
                                    * received can be delivered to the user. The normal
                                    * state for the data transfer phase of the connection
                                    * The closing states are also handled here with the
                                    * use of some flags. */
                    xSendLength = prvHandleEstablished( pxSocket, ppxNetworkBuffer, ulReceiveLength, uxOptionsLength );
 800eab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eab6:	697a      	ldr	r2, [r7, #20]
 800eab8:	6839      	ldr	r1, [r7, #0]
 800eaba:	6878      	ldr	r0, [r7, #4]
 800eabc:	f7ff fdf5 	bl	800e6aa <prvHandleEstablished>
 800eac0:	6378      	str	r0, [r7, #52]	@ 0x34
                    break;
 800eac2:	e008      	b.n	800ead6 <prvTCPHandleState+0x212>
                /* Fall through */
                case eFIN_WAIT_1: /* (server + client) waiting for a connection termination request from the remote TCP,
                                   * or an acknowledgement of the connection termination request previously sent. */
                /* Fall through */
                case eFIN_WAIT_2: /* (server + client) waiting for a connection termination request from the remote TCP. */
                    xSendLength = prvTCPHandleFin( pxSocket, *ppxNetworkBuffer );
 800eac4:	683b      	ldr	r3, [r7, #0]
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	4619      	mov	r1, r3
 800eaca:	6878      	ldr	r0, [r7, #4]
 800eacc:	f7ff fc55 	bl	800e37a <prvTCPHandleFin>
 800ead0:	6378      	str	r0, [r7, #52]	@ 0x34
                    break;
 800ead2:	e000      	b.n	800ead6 <prvTCPHandleState+0x212>
                                  * 'bFinSent', 'bFinRecv', and 'bFinAcked'. */
                    break;

                default:
                    /* No more known states. */
                    break;
 800ead4:	bf00      	nop
            }
        }

        if( xSendLength > 0 )
 800ead6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ead8:	2b00      	cmp	r3, #0
 800eada:	dd06      	ble.n	800eaea <prvTCPHandleState+0x226>
        {
            xSendLength = prvSendData( pxSocket, ppxNetworkBuffer, ulReceiveLength, xSendLength );
 800eadc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eade:	697a      	ldr	r2, [r7, #20]
 800eae0:	6839      	ldr	r1, [r7, #0]
 800eae2:	6878      	ldr	r0, [r7, #4]
 800eae4:	f000 feb0 	bl	800f848 <prvSendData>
 800eae8:	6378      	str	r0, [r7, #52]	@ 0x34
        }

        return xSendLength;
 800eaea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    }
 800eaec:	4618      	mov	r0, r3
 800eaee:	373c      	adds	r7, #60	@ 0x3c
 800eaf0:	46bd      	mov	sp, r7
 800eaf2:	bd90      	pop	{r4, r7, pc}

0800eaf4 <prvHandleListen>:
 * @return If a new socket/duplicate socket is created, then the pointer to
 *         that socket is returned or else, a NULL pointer is returned.
 */
    FreeRTOS_Socket_t * prvHandleListen( FreeRTOS_Socket_t * pxSocket,
                                         NetworkBufferDescriptor_t * pxNetworkBuffer )
    {
 800eaf4:	b580      	push	{r7, lr}
 800eaf6:	b084      	sub	sp, #16
 800eaf8:	af00      	add	r7, sp, #0
 800eafa:	6078      	str	r0, [r7, #4]
 800eafc:	6039      	str	r1, [r7, #0]
        FreeRTOS_Socket_t * pxNewSocket = NULL;
 800eafe:	2300      	movs	r3, #0
 800eb00:	60fb      	str	r3, [r7, #12]

        switch( uxIPHeaderSizePacket( pxNetworkBuffer ) )
 800eb02:	6838      	ldr	r0, [r7, #0]
 800eb04:	f7fb faf6 	bl	800a0f4 <uxIPHeaderSizePacket>
 800eb08:	4603      	mov	r3, r0
 800eb0a:	2b14      	cmp	r3, #20
 800eb0c:	d105      	bne.n	800eb1a <prvHandleListen+0x26>
        {
            #if ( ipconfigUSE_IPv4 != 0 )
                case ipSIZE_OF_IPv4_HEADER:
                    pxNewSocket = prvHandleListen_IPV4( pxSocket, pxNetworkBuffer );
 800eb0e:	6839      	ldr	r1, [r7, #0]
 800eb10:	6878      	ldr	r0, [r7, #4]
 800eb12:	f000 f89c 	bl	800ec4e <prvHandleListen_IPV4>
 800eb16:	60f8      	str	r0, [r7, #12]
                    break;
 800eb18:	e000      	b.n	800eb1c <prvHandleListen+0x28>
            #endif /* ( ipconfigUSE_IPv6 != 0 ) */

            default:
                /* Shouldn't reach here */
                /* MISRA 16.4 Compliance */
                break;
 800eb1a:	bf00      	nop
        }

        return pxNewSocket;
 800eb1c:	68fb      	ldr	r3, [r7, #12]
    }
 800eb1e:	4618      	mov	r0, r3
 800eb20:	3710      	adds	r7, #16
 800eb22:	46bd      	mov	sp, r7
 800eb24:	bd80      	pop	{r7, pc}

0800eb26 <prvTCPSocketCopy>:
 *
 * @return If all steps all successful, then pdTRUE is returned. Else, pdFALSE.
 */
    BaseType_t prvTCPSocketCopy( FreeRTOS_Socket_t * pxNewSocket,
                                 FreeRTOS_Socket_t * pxSocket )
    {
 800eb26:	b580      	push	{r7, lr}
 800eb28:	b08a      	sub	sp, #40	@ 0x28
 800eb2a:	af00      	add	r7, sp, #0
 800eb2c:	6078      	str	r0, [r7, #4]
 800eb2e:	6039      	str	r1, [r7, #0]
        struct freertos_sockaddr xAddress;
        BaseType_t xResult;

        pxNewSocket->xReceiveBlockTime = pxSocket->xReceiveBlockTime;
 800eb30:	683b      	ldr	r3, [r7, #0]
 800eb32:	6a1a      	ldr	r2, [r3, #32]
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	621a      	str	r2, [r3, #32]
        pxNewSocket->xSendBlockTime = pxSocket->xSendBlockTime;
 800eb38:	683b      	ldr	r3, [r7, #0]
 800eb3a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	625a      	str	r2, [r3, #36]	@ 0x24
        pxNewSocket->ucSocketOptions = pxSocket->ucSocketOptions;
 800eb40:	683b      	ldr	r3, [r7, #0]
 800eb42:	f893 203a 	ldrb.w	r2, [r3, #58]	@ 0x3a
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
        pxNewSocket->u.xTCP.uxRxStreamSize = pxSocket->u.xTCP.uxRxStreamSize;
 800eb4c:	683b      	ldr	r3, [r7, #0]
 800eb4e:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        pxNewSocket->u.xTCP.uxTxStreamSize = pxSocket->u.xTCP.uxTxStreamSize;
 800eb58:	683b      	ldr	r3, [r7, #0]
 800eb5a:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        pxNewSocket->u.xTCP.uxLittleSpace = pxSocket->u.xTCP.uxLittleSpace;
 800eb64:	683b      	ldr	r3, [r7, #0]
 800eb66:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        pxNewSocket->u.xTCP.uxEnoughSpace = pxSocket->u.xTCP.uxEnoughSpace;
 800eb70:	683b      	ldr	r3, [r7, #0]
 800eb72:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        pxNewSocket->u.xTCP.uxRxWinSize = pxSocket->u.xTCP.uxRxWinSize;
 800eb7c:	683b      	ldr	r3, [r7, #0]
 800eb7e:	f8d3 211c 	ldr.w	r2, [r3, #284]	@ 0x11c
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
        pxNewSocket->u.xTCP.uxTxWinSize = pxSocket->u.xTCP.uxTxWinSize;
 800eb88:	683b      	ldr	r3, [r7, #0]
 800eb8a:	f8d3 2120 	ldr.w	r2, [r3, #288]	@ 0x120
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120

        #if ( ipconfigSOCKET_HAS_USER_SEMAPHORE == 1 )
        {
            pxNewSocket->pxUserSemaphore = pxSocket->pxUserSemaphore;
 800eb94:	683b      	ldr	r3, [r7, #0]
 800eb96:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	63da      	str	r2, [r3, #60]	@ 0x3c
        #endif /* ipconfigSOCKET_HAS_USER_SEMAPHORE */

        #if ( ipconfigUSE_CALLBACKS == 1 )
        {
            /* In case call-backs are used, copy them from parent to child. */
            pxNewSocket->u.xTCP.pxHandleConnected = pxSocket->u.xTCP.pxHandleConnected;
 800eb9c:	683b      	ldr	r3, [r7, #0]
 800eb9e:	f8d3 2114 	ldr.w	r2, [r3, #276]	@ 0x114
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
            pxNewSocket->u.xTCP.pxHandleReceive = pxSocket->u.xTCP.pxHandleReceive;
 800eba8:	683b      	ldr	r3, [r7, #0]
 800ebaa:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
            pxNewSocket->u.xTCP.pxHandleSent = pxSocket->u.xTCP.pxHandleSent;
 800ebb4:	683b      	ldr	r3, [r7, #0]
 800ebb6:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110

        #if ( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
        {
            /* Child socket of listening sockets will inherit the Socket Set
             * Otherwise the owner has no chance of including it into the set. */
            if( pxSocket->pxSocketSet != NULL )
 800ebc0:	683b      	ldr	r3, [r7, #0]
 800ebc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	d009      	beq.n	800ebdc <prvTCPSocketCopy+0xb6>
            {
                pxNewSocket->pxSocketSet = pxSocket->pxSocketSet;
 800ebc8:	683b      	ldr	r3, [r7, #0]
 800ebca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	645a      	str	r2, [r3, #68]	@ 0x44
                pxNewSocket->xSelectBits = pxSocket->xSelectBits | ( ( EventBits_t ) eSELECT_READ ) | ( ( EventBits_t ) eSELECT_EXCEPT );
 800ebd0:	683b      	ldr	r3, [r7, #0]
 800ebd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ebd4:	f043 0205 	orr.w	r2, r3, #5
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	649a      	str	r2, [r3, #72]	@ 0x48
            }
        }
        #endif /* ipconfigSUPPORT_SELECT_FUNCTION */

        /* And bind it to the same local port as its parent. */
        ( void ) FreeRTOS_GetLocalAddress( pxSocket, &xAddress );
 800ebdc:	f107 030c 	add.w	r3, r7, #12
 800ebe0:	4619      	mov	r1, r3
 800ebe2:	6838      	ldr	r0, [r7, #0]
 800ebe4:	f7fd fc45 	bl	800c472 <FreeRTOS_GetLocalAddress>
             * orphan temporarily.  Once this socket is really connected, the owner of
             * the server socket will be notified. */

            /* When bPassQueued is true, the socket is an orphan until it gets
             * connected. */
            pxNewSocket->u.xTCP.bits.bPassQueued = pdTRUE_UNSIGNED;
 800ebe8:	687a      	ldr	r2, [r7, #4]
 800ebea:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800ebee:	f043 0304 	orr.w	r3, r3, #4
 800ebf2:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
            pxNewSocket->u.xTCP.pxPeerSocket = pxSocket;
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	683a      	ldr	r2, [r7, #0]
 800ebfa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                pxSocket->u.xTCP.pxPeerSocket = pxNewSocket;
            }
        }
        #endif /* if ( ipconfigTCP_HANG_PROTECTION == 1 ) */

        pxSocket->u.xTCP.usChildCount++;
 800ebfe:	683b      	ldr	r3, [r7, #0]
 800ec00:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 800ec04:	3301      	adds	r3, #1
 800ec06:	b29a      	uxth	r2, r3
 800ec08:	683b      	ldr	r3, [r7, #0]
 800ec0a:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78

        if( pxSocket->u.xTCP.pxPeerSocket == NULL )
 800ec0e:	683b      	ldr	r3, [r7, #0]
 800ec10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	d103      	bne.n	800ec20 <prvTCPSocketCopy+0xfa>
        {
            pxSocket->u.xTCP.pxPeerSocket = pxNewSocket;
 800ec18:	683b      	ldr	r3, [r7, #0]
 800ec1a:	687a      	ldr	r2, [r7, #4]
 800ec1c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                                 ( void * ) pxNewSocket,
                                 ( void * ) pxSocket,
                                 pxSocket ? ( void * ) pxSocket->u.xTCP.pxPeerSocket : NULL ) );

        /* Now bind the child socket to the same port as the listening socket. */
        if( vSocketBind( pxNewSocket, &xAddress, sizeof( xAddress ), pdTRUE ) != 0 )
 800ec20:	f107 010c 	add.w	r1, r7, #12
 800ec24:	2301      	movs	r3, #1
 800ec26:	2218      	movs	r2, #24
 800ec28:	6878      	ldr	r0, [r7, #4]
 800ec2a:	f7fc fedd 	bl	800b9e8 <vSocketBind>
 800ec2e:	4603      	mov	r3, r0
 800ec30:	2b00      	cmp	r3, #0
 800ec32:	d005      	beq.n	800ec40 <prvTCPSocketCopy+0x11a>
        {
            FreeRTOS_debug_printf( ( "TCP: Listen: new socket bind error\n" ) );
            ( void ) vSocketClose( pxNewSocket );
 800ec34:	6878      	ldr	r0, [r7, #4]
 800ec36:	f7fc ff51 	bl	800badc <vSocketClose>
            xResult = pdFALSE;
 800ec3a:	2300      	movs	r3, #0
 800ec3c:	627b      	str	r3, [r7, #36]	@ 0x24
 800ec3e:	e001      	b.n	800ec44 <prvTCPSocketCopy+0x11e>
        }
        else
        {
            xResult = pdTRUE;
 800ec40:	2301      	movs	r3, #1
 800ec42:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        return xResult;
 800ec44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 800ec46:	4618      	mov	r0, r3
 800ec48:	3728      	adds	r7, #40	@ 0x28
 800ec4a:	46bd      	mov	sp, r7
 800ec4c:	bd80      	pop	{r7, pc}

0800ec4e <prvHandleListen_IPV4>:
 * @return If a new socket/duplicate socket is created, then the pointer to
 *         that socket is returned or else, a NULL pointer is returned.
 */
FreeRTOS_Socket_t * prvHandleListen_IPV4( FreeRTOS_Socket_t * pxSocket,
                                          NetworkBufferDescriptor_t * pxNetworkBuffer )
{
 800ec4e:	b590      	push	{r4, r7, lr}
 800ec50:	b08d      	sub	sp, #52	@ 0x34
 800ec52:	af00      	add	r7, sp, #0
 800ec54:	6078      	str	r0, [r7, #4]
 800ec56:	6039      	str	r1, [r7, #0]
    /* Map the ethernet buffer onto a TCPPacket_t struct for easy access to the fields. */

    const TCPPacket_t * pxTCPPacket = NULL;
 800ec58:	2300      	movs	r3, #0
 800ec5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    FreeRTOS_Socket_t * pxReturn = NULL;
 800ec5c:	2300      	movs	r3, #0
 800ec5e:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t ulInitialSequenceNumber = 0U;
 800ec60:	2300      	movs	r3, #0
 800ec62:	627b      	str	r3, [r7, #36]	@ 0x24
    const NetworkEndPoint_t * pxEndpoint = NULL;
 800ec64:	2300      	movs	r3, #0
 800ec66:	623b      	str	r3, [r7, #32]
    BaseType_t xIsNewSocket = pdFALSE;
 800ec68:	2300      	movs	r3, #0
 800ec6a:	61fb      	str	r3, [r7, #28]

    if( ( pxSocket != NULL ) && ( pxNetworkBuffer != NULL ) )
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	d008      	beq.n	800ec84 <prvHandleListen_IPV4+0x36>
 800ec72:	683b      	ldr	r3, [r7, #0]
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d005      	beq.n	800ec84 <prvHandleListen_IPV4+0x36>
    {
        /* Initialize pointers if inputs are valid. */
        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxTCPPacket = ( ( const TCPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 800ec78:	683b      	ldr	r3, [r7, #0]
 800ec7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        pxEndpoint = pxNetworkBuffer->pxEndPoint;
 800ec7e:	683b      	ldr	r3, [r7, #0]
 800ec80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec82:	623b      	str	r3, [r7, #32]
    }

    /* Silently discard a SYN packet which was not specifically sent for this node. */
    if( ( pxEndpoint != NULL ) && ( pxTCPPacket->xIPHeader.ulDestinationIPAddress == pxEndpoint->ipv4_settings.ulIPAddress ) )
 800ec84:	6a3b      	ldr	r3, [r7, #32]
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d015      	beq.n	800ecb6 <prvHandleListen_IPV4+0x68>
 800ec8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec8c:	f8d3 201e 	ldr.w	r2, [r3, #30]
 800ec90:	6a3b      	ldr	r3, [r7, #32]
 800ec92:	681b      	ldr	r3, [r3, #0]
 800ec94:	429a      	cmp	r2, r3
 800ec96:	d10e      	bne.n	800ecb6 <prvHandleListen_IPV4+0x68>
    {
        /* Assume that a new Initial Sequence Number will be required. Request
         * it now in order to fail out if necessary. */
        ulInitialSequenceNumber = ulApplicationGetNextSequenceNumber( pxTCPPacket->xIPHeader.ulDestinationIPAddress,
 800ec98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec9a:	f8d3 001e 	ldr.w	r0, [r3, #30]
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	8f19      	ldrh	r1, [r3, #56]	@ 0x38
                                                                      pxSocket->usLocalPort,
                                                                      pxTCPPacket->xIPHeader.ulSourceIPAddress,
 800eca2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eca4:	f8d3 201a 	ldr.w	r2, [r3, #26]
                                                                      pxTCPPacket->xTCPHeader.usSourcePort );
 800eca8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ecaa:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800ecac:	b29b      	uxth	r3, r3
        ulInitialSequenceNumber = ulApplicationGetNextSequenceNumber( pxTCPPacket->xIPHeader.ulDestinationIPAddress,
 800ecae:	f7fb fa85 	bl	800a1bc <ulApplicationGetNextSequenceNumber>
 800ecb2:	6278      	str	r0, [r7, #36]	@ 0x24
 800ecb4:	e001      	b.n	800ecba <prvHandleListen_IPV4+0x6c>
    }
    else
    {
        /* Set the sequence number to 0 to avoid further processing. */
        ulInitialSequenceNumber = 0U;
 800ecb6:	2300      	movs	r3, #0
 800ecb8:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* A pure SYN (without ACK) has come in, create a new socket to answer
     * it. */
    if( ulInitialSequenceNumber != 0U )
 800ecba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	d03f      	beq.n	800ed40 <prvHandleListen_IPV4+0xf2>
    {
        if( pxSocket->u.xTCP.bits.bReuseSocket != pdFALSE_UNSIGNED )
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800ecc6:	f003 0308 	and.w	r3, r3, #8
 800ecca:	b2db      	uxtb	r3, r3
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d00d      	beq.n	800ecec <prvHandleListen_IPV4+0x9e>
        {
            /* The flag bReuseSocket indicates that the same instance of the
             * listening socket should be used for the connection. */
            pxReturn = pxSocket;
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	62bb      	str	r3, [r7, #40]	@ 0x28
            pxSocket->u.xTCP.bits.bPassQueued = pdTRUE_UNSIGNED;
 800ecd4:	687a      	ldr	r2, [r7, #4]
 800ecd6:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800ecda:	f043 0304 	orr.w	r3, r3, #4
 800ecde:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
            pxSocket->u.xTCP.pxPeerSocket = pxSocket;
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	687a      	ldr	r2, [r7, #4]
 800ece6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800ecea:	e029      	b.n	800ed40 <prvHandleListen_IPV4+0xf2>
        }
        else
        {
            /* The socket does not have the bReuseSocket flag set meaning create a
             * new socket when a connection comes in. */
            pxReturn = NULL;
 800ecec:	2300      	movs	r3, #0
 800ecee:	62bb      	str	r3, [r7, #40]	@ 0x28

            if( pxSocket->u.xTCP.usChildCount >= pxSocket->u.xTCP.usBacklog )
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	f8b3 2078 	ldrh.w	r2, [r3, #120]	@ 0x78
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
 800ecfc:	429a      	cmp	r2, r3
 800ecfe:	d303      	bcc.n	800ed08 <prvHandleListen_IPV4+0xba>
                FreeRTOS_printf( ( "Check: Socket %u already has %u / %u child%s\n",
                                   pxSocket->usLocalPort,
                                   pxSocket->u.xTCP.usChildCount,
                                   pxSocket->u.xTCP.usBacklog,
                                   ( pxSocket->u.xTCP.usChildCount == 1U ) ? "" : "ren" ) );
                ( void ) prvTCPSendReset( pxNetworkBuffer );
 800ed00:	6838      	ldr	r0, [r7, #0]
 800ed02:	f000 fe7b 	bl	800f9fc <prvTCPSendReset>
 800ed06:	e01b      	b.n	800ed40 <prvHandleListen_IPV4+0xf2>
            }
            else
            {
                FreeRTOS_Socket_t * pxNewSocket = ( FreeRTOS_Socket_t * )
                                                  FreeRTOS_socket( FREERTOS_AF_INET, FREERTOS_SOCK_STREAM, FREERTOS_IPPROTO_TCP );
 800ed08:	2206      	movs	r2, #6
 800ed0a:	2101      	movs	r1, #1
 800ed0c:	2002      	movs	r0, #2
 800ed0e:	f7fc fd03 	bl	800b718 <FreeRTOS_socket>
 800ed12:	6178      	str	r0, [r7, #20]

                /* MISRA Ref 11.4.1 [Socket error and integer to pointer conversion] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-114 */
                /* coverity[misra_c_2012_rule_11_4_violation] */
                if( ( pxNewSocket == NULL ) || ( pxNewSocket == FREERTOS_INVALID_SOCKET ) )
 800ed14:	697b      	ldr	r3, [r7, #20]
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d003      	beq.n	800ed22 <prvHandleListen_IPV4+0xd4>
 800ed1a:	697b      	ldr	r3, [r7, #20]
 800ed1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed20:	d103      	bne.n	800ed2a <prvHandleListen_IPV4+0xdc>
                {
                    FreeRTOS_debug_printf( ( "TCP: Listen: new socket failed\n" ) );
                    ( void ) prvTCPSendReset( pxNetworkBuffer );
 800ed22:	6838      	ldr	r0, [r7, #0]
 800ed24:	f000 fe6a 	bl	800f9fc <prvTCPSendReset>
 800ed28:	e00a      	b.n	800ed40 <prvHandleListen_IPV4+0xf2>
                }
                else if( prvTCPSocketCopy( pxNewSocket, pxSocket ) != pdFALSE )
 800ed2a:	6879      	ldr	r1, [r7, #4]
 800ed2c:	6978      	ldr	r0, [r7, #20]
 800ed2e:	f7ff fefa 	bl	800eb26 <prvTCPSocketCopy>
 800ed32:	4603      	mov	r3, r0
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	d003      	beq.n	800ed40 <prvHandleListen_IPV4+0xf2>
                {
                    /* The socket will be connected immediately, no time for the
                     * owner to setsockopt's, therefore copy properties of the server
                     * socket to the new socket.  Only the binding might fail (due to
                     * lack of resources). */
                    pxReturn = pxNewSocket;
 800ed38:	697b      	ldr	r3, [r7, #20]
 800ed3a:	62bb      	str	r3, [r7, #40]	@ 0x28
                    xIsNewSocket = pdTRUE;
 800ed3c:	2301      	movs	r3, #1
 800ed3e:	61fb      	str	r3, [r7, #28]
                }
            }
        }
    }

    if( ( ulInitialSequenceNumber != 0U ) && ( pxReturn != NULL ) )
 800ed40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	d052      	beq.n	800edec <prvHandleListen_IPV4+0x19e>
 800ed46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	d04f      	beq.n	800edec <prvHandleListen_IPV4+0x19e>

            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            const ProtocolHeaders_t * pxProtocolHeaders = ( ( const ProtocolHeaders_t * )
                                                            &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( pxNetworkBuffer ) ] ) );
 800ed4c:	683b      	ldr	r3, [r7, #0]
 800ed4e:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800ed50:	6838      	ldr	r0, [r7, #0]
 800ed52:	f7fb f9cf 	bl	800a0f4 <uxIPHeaderSizePacket>
 800ed56:	4603      	mov	r3, r0
 800ed58:	330e      	adds	r3, #14
            const ProtocolHeaders_t * pxProtocolHeaders = ( ( const ProtocolHeaders_t * )
 800ed5a:	4423      	add	r3, r4
 800ed5c:	613b      	str	r3, [r7, #16]

            /* The endpoint in network buffer must be valid in this condition. */
            pxReturn->pxEndPoint = pxNetworkBuffer->pxEndPoint;
 800ed5e:	683b      	ldr	r3, [r7, #0]
 800ed60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ed62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed64:	651a      	str	r2, [r3, #80]	@ 0x50
            pxReturn->bits.bIsIPv6 = pdFALSE_UNSIGNED;
 800ed66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ed68:	7a13      	ldrb	r3, [r2, #8]
 800ed6a:	f023 0301 	bic.w	r3, r3, #1
 800ed6e:	7213      	strb	r3, [r2, #8]
            pxReturn->u.xTCP.usRemotePort = FreeRTOS_htons( pxTCPPacket->xTCPHeader.usSourcePort );
 800ed70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed72:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800ed74:	b29a      	uxth	r2, r3
 800ed76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed78:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
            pxReturn->u.xTCP.xRemoteIP.ulIP_IPv4 = FreeRTOS_htonl( pxTCPPacket->xIPHeader.ulSourceIPAddress );
 800ed7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed7e:	f8d3 201a 	ldr.w	r2, [r3, #26]
 800ed82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed84:	659a      	str	r2, [r3, #88]	@ 0x58
            pxReturn->u.xTCP.xTCPWindow.ulOurSequenceNumber = ulInitialSequenceNumber;
 800ed86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ed8a:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150

            /* Here is the SYN action. */
            pxReturn->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber = FreeRTOS_ntohl( pxProtocolHeaders->xTCPHeader.ulSequenceNumber );
 800ed8e:	693b      	ldr	r3, [r7, #16]
 800ed90:	685a      	ldr	r2, [r3, #4]
 800ed92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed94:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
            prvSocketSetMSS( pxReturn );
 800ed98:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ed9a:	f001 f8b8 	bl	800ff0e <prvSocketSetMSS>

            xReturnCreateWindow = prvTCPCreateWindow( pxReturn );
 800ed9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800eda0:	f000 f9cf 	bl	800f142 <prvTCPCreateWindow>
 800eda4:	60f8      	str	r0, [r7, #12]

            /* Did allocating TCP sectors fail? */
            if( xReturnCreateWindow != pdPASS )
 800eda6:	68fb      	ldr	r3, [r7, #12]
 800eda8:	2b01      	cmp	r3, #1
 800edaa:	d008      	beq.n	800edbe <prvHandleListen_IPV4+0x170>
            {
                /* Close the socket if it was newly created. */
                if( xIsNewSocket == pdTRUE )
 800edac:	69fb      	ldr	r3, [r7, #28]
 800edae:	2b01      	cmp	r3, #1
 800edb0:	d102      	bne.n	800edb8 <prvHandleListen_IPV4+0x16a>
                {
                    ( void ) vSocketClose( pxReturn );
 800edb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800edb4:	f7fc fe92 	bl	800badc <vSocketClose>
                }

                pxReturn = NULL;
 800edb8:	2300      	movs	r3, #0
 800edba:	62bb      	str	r3, [r7, #40]	@ 0x28
                break;
 800edbc:	e016      	b.n	800edec <prvHandleListen_IPV4+0x19e>
            }

            vTCPStateChange( pxReturn, eSYN_FIRST );
 800edbe:	2103      	movs	r1, #3
 800edc0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800edc2:	f7fe fbe3 	bl	800d58c <vTCPStateChange>

            /* Make a copy of the header up to the TCP header.  It is needed later
             * on, whenever data must be sent to the peer. */
            if( pxNetworkBuffer->xDataLength > sizeof( pxReturn->u.xTCP.xPacket.u.ucLastPacket ) )
 800edc6:	683b      	ldr	r3, [r7, #0]
 800edc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800edca:	2b5a      	cmp	r3, #90	@ 0x5a
 800edcc:	d902      	bls.n	800edd4 <prvHandleListen_IPV4+0x186>
            {
                xCopyLength = sizeof( pxReturn->u.xTCP.xPacket.u.ucLastPacket );
 800edce:	235a      	movs	r3, #90	@ 0x5a
 800edd0:	61bb      	str	r3, [r7, #24]
 800edd2:	e002      	b.n	800edda <prvHandleListen_IPV4+0x18c>
            }
            else
            {
                xCopyLength = pxNetworkBuffer->xDataLength;
 800edd4:	683b      	ldr	r3, [r7, #0]
 800edd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800edd8:	61bb      	str	r3, [r7, #24]
            }

            ( void ) memcpy( ( void * ) pxReturn->u.xTCP.xPacket.u.ucLastPacket,
 800edda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eddc:	f103 00ae 	add.w	r0, r3, #174	@ 0xae
                             ( const void * ) pxNetworkBuffer->pucEthernetBuffer,
 800ede0:	683b      	ldr	r3, [r7, #0]
 800ede2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
            ( void ) memcpy( ( void * ) pxReturn->u.xTCP.xPacket.u.ucLastPacket,
 800ede4:	69ba      	ldr	r2, [r7, #24]
 800ede6:	4619      	mov	r1, r3
 800ede8:	f008 fc8d 	bl	8017706 <memcpy>
                             xCopyLength );
        } while( ipFALSE_BOOL );
    }

    return pxReturn;
 800edec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 800edee:	4618      	mov	r0, r3
 800edf0:	3734      	adds	r7, #52	@ 0x34
 800edf2:	46bd      	mov	sp, r7
 800edf4:	bd90      	pop	{r4, r7, pc}

0800edf6 <prvTCPMakeSurePrepared>:
 *         call prvTCPPrepareConnect() to continue the preparation.
 * @param[in] pxSocket The socket that wants to connect.
 * @return Returns pdTRUE if the connection is prepared, i.e. the MAC-
 *         address of the peer is already known. */
    static BaseType_t prvTCPMakeSurePrepared( FreeRTOS_Socket_t * pxSocket )
    {
 800edf6:	b580      	push	{r7, lr}
 800edf8:	b084      	sub	sp, #16
 800edfa:	af00      	add	r7, sp, #0
 800edfc:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn = pdTRUE;
 800edfe:	2301      	movs	r3, #1
 800ee00:	60fb      	str	r3, [r7, #12]

        if( pxSocket->u.xTCP.bits.bConnPrepared == pdFALSE_UNSIGNED )
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800ee08:	f003 0308 	and.w	r3, r3, #8
 800ee0c:	b2db      	uxtb	r3, r3
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	d107      	bne.n	800ee22 <prvTCPMakeSurePrepared+0x2c>
        {
            if( prvTCPPrepareConnect( pxSocket ) != pdTRUE )
 800ee12:	6878      	ldr	r0, [r7, #4]
 800ee14:	f000 f9c3 	bl	800f19e <prvTCPPrepareConnect>
 800ee18:	4603      	mov	r3, r0
 800ee1a:	2b01      	cmp	r3, #1
 800ee1c:	d001      	beq.n	800ee22 <prvTCPMakeSurePrepared+0x2c>
            {
                /* The preparation of a connection ( resolution ) is not yet ready. */
                xReturn = pdFALSE;
 800ee1e:	2300      	movs	r3, #0
 800ee20:	60fb      	str	r3, [r7, #12]
            }
        }

        return xReturn;
 800ee22:	68fb      	ldr	r3, [r7, #12]
    }
 800ee24:	4618      	mov	r0, r3
 800ee26:	3710      	adds	r7, #16
 800ee28:	46bd      	mov	sp, r7
 800ee2a:	bd80      	pop	{r7, pc}

0800ee2c <prvTCPSendPacket>:
 * @return Number of bytes to be sent.
 *
 * @note It is only called by xTCPSocketCheck().
 */
    int32_t prvTCPSendPacket( FreeRTOS_Socket_t * pxSocket )
    {
 800ee2c:	b580      	push	{r7, lr}
 800ee2e:	b088      	sub	sp, #32
 800ee30:	af00      	add	r7, sp, #0
 800ee32:	6078      	str	r0, [r7, #4]
        int32_t lResult = 0;
 800ee34:	2300      	movs	r3, #0
 800ee36:	61fb      	str	r3, [r7, #28]
        UBaseType_t uxOptionsLength, uxIntermediateResult = 0;
 800ee38:	2300      	movs	r3, #0
 800ee3a:	61bb      	str	r3, [r7, #24]
        NetworkBufferDescriptor_t * pxNetworkBuffer;

        if( pxSocket->u.xTCP.eTCPState != eCONNECT_SYN )
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800ee42:	2b02      	cmp	r3, #2
 800ee44:	d010      	beq.n	800ee68 <prvTCPSendPacket+0x3c>
        {
            /* The connection is in a state other than SYN. */
            pxNetworkBuffer = NULL;
 800ee46:	2300      	movs	r3, #0
 800ee48:	60fb      	str	r3, [r7, #12]

            /* prvTCPSendRepeated() will only create a network buffer if necessary,
             * i.e. when data must be sent to the peer. */
            lResult = prvTCPSendRepeated( pxSocket, &pxNetworkBuffer );
 800ee4a:	f107 030c 	add.w	r3, r7, #12
 800ee4e:	4619      	mov	r1, r3
 800ee50:	6878      	ldr	r0, [r7, #4]
 800ee52:	f000 f84e 	bl	800eef2 <prvTCPSendRepeated>
 800ee56:	61f8      	str	r0, [r7, #28]

            if( pxNetworkBuffer != NULL )
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	2b00      	cmp	r3, #0
 800ee5c:	d044      	beq.n	800eee8 <prvTCPSendPacket+0xbc>
            {
                vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800ee5e:	68fb      	ldr	r3, [r7, #12]
 800ee60:	4618      	mov	r0, r3
 800ee62:	f002 fc4f 	bl	8011704 <vReleaseNetworkBufferAndDescriptor>
 800ee66:	e03f      	b.n	800eee8 <prvTCPSendPacket+0xbc>
            }
        }
        else
        {
            if( pxSocket->u.xTCP.ucRepCount >= 3U )
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800ee6e:	2b02      	cmp	r3, #2
 800ee70:	d904      	bls.n	800ee7c <prvTCPSendPacket+0x50>
                 * to most 3 times.  When there is no response, the socket get the
                 * status 'eCLOSE_WAIT'. */
                FreeRTOS_debug_printf( ( "Connect: giving up %xip:%u\n",
                                         ( unsigned ) pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4, /* IP address of remote machine. */
                                         pxSocket->u.xTCP.usRemotePort ) );                 /* Port on remote machine. */
                vTCPStateChange( pxSocket, eCLOSE_WAIT );
 800ee72:	2108      	movs	r1, #8
 800ee74:	6878      	ldr	r0, [r7, #4]
 800ee76:	f7fe fb89 	bl	800d58c <vTCPStateChange>
 800ee7a:	e035      	b.n	800eee8 <prvTCPSendPacket+0xbc>
            }
            else if( prvTCPMakeSurePrepared( pxSocket ) == pdTRUE )
 800ee7c:	6878      	ldr	r0, [r7, #4]
 800ee7e:	f7ff ffba 	bl	800edf6 <prvTCPMakeSurePrepared>
 800ee82:	4603      	mov	r3, r0
 800ee84:	2b01      	cmp	r3, #1
 800ee86:	d12f      	bne.n	800eee8 <prvTCPSendPacket+0xbc>
                 * the Ethernet address of the peer or the gateway is found. */

                /* MISRA Ref 11.3.1 [Misaligned access] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                /* coverity[misra_c_2012_rule_11_3_violation] */
                pxProtocolHeaders = ( ( ProtocolHeaders_t * ) &( pxSocket->u.xTCP.xPacket.u.ucLastPacket[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket ) ] ) );
 800ee88:	6878      	ldr	r0, [r7, #4]
 800ee8a:	f7fb f94d 	bl	800a128 <uxIPHeaderSizeSocket>
 800ee8e:	4603      	mov	r3, r0
 800ee90:	330e      	adds	r3, #14
 800ee92:	33a8      	adds	r3, #168	@ 0xa8
 800ee94:	687a      	ldr	r2, [r7, #4]
 800ee96:	4413      	add	r3, r2
 800ee98:	3306      	adds	r3, #6
 800ee9a:	617b      	str	r3, [r7, #20]

                /* About to send a SYN packet.  Call prvSetSynAckOptions() to set
                 * the proper options: The size of MSS and whether SACK's are
                 * allowed. */
                uxOptionsLength = prvSetSynAckOptions( pxSocket, &( pxProtocolHeaders->xTCPHeader ) );
 800ee9c:	697b      	ldr	r3, [r7, #20]
 800ee9e:	4619      	mov	r1, r3
 800eea0:	6878      	ldr	r0, [r7, #4]
 800eea2:	f000 f9b5 	bl	800f210 <prvSetSynAckOptions>
 800eea6:	6138      	str	r0, [r7, #16]

                /* Return the number of bytes to be sent. */
                uxIntermediateResult = uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER + uxOptionsLength;
 800eea8:	6878      	ldr	r0, [r7, #4]
 800eeaa:	f7fb f93d 	bl	800a128 <uxIPHeaderSizeSocket>
 800eeae:	4602      	mov	r2, r0
 800eeb0:	693b      	ldr	r3, [r7, #16]
 800eeb2:	4413      	add	r3, r2
 800eeb4:	3314      	adds	r3, #20
 800eeb6:	61bb      	str	r3, [r7, #24]
                lResult = ( int32_t ) uxIntermediateResult;
 800eeb8:	69bb      	ldr	r3, [r7, #24]
 800eeba:	61fb      	str	r3, [r7, #28]

                /* Set the TCP offset field:  ipSIZE_OF_TCP_HEADER equals 20 and
                 * uxOptionsLength is always a multiple of 4.  The complete expression
                 * would be:
                 * ucTCPOffset = ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) / 4 ) << 4 */
                pxProtocolHeaders->xTCPHeader.ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 800eebc:	693b      	ldr	r3, [r7, #16]
 800eebe:	b2db      	uxtb	r3, r3
 800eec0:	3314      	adds	r3, #20
 800eec2:	b2db      	uxtb	r3, r3
 800eec4:	009b      	lsls	r3, r3, #2
 800eec6:	b2da      	uxtb	r2, r3
 800eec8:	697b      	ldr	r3, [r7, #20]
 800eeca:	731a      	strb	r2, [r3, #12]

                /* Repeat Count is used for a connecting socket, to limit the number
                 * of tries. */
                pxSocket->u.xTCP.ucRepCount++;
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800eed2:	3301      	adds	r3, #1
 800eed4:	b2da      	uxtb	r2, r3
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

                /* Send the SYN message to make a connection.  The messages is
                 * stored in the socket field 'xPacket'.  It will be wrapped in a
                 * pseudo network buffer descriptor before it will be sent. */
                prvTCPReturnPacket( pxSocket, NULL, ( uint32_t ) lResult, pdFALSE );
 800eedc:	69fa      	ldr	r2, [r7, #28]
 800eede:	2300      	movs	r3, #0
 800eee0:	2100      	movs	r1, #0
 800eee2:	6878      	ldr	r0, [r7, #4]
 800eee4:	f000 f835 	bl	800ef52 <prvTCPReturnPacket>
                /* Nothing to do. */
            }
        }

        /* Return the total number of bytes sent. */
        return lResult;
 800eee8:	69fb      	ldr	r3, [r7, #28]
    }
 800eeea:	4618      	mov	r0, r3
 800eeec:	3720      	adds	r7, #32
 800eeee:	46bd      	mov	sp, r7
 800eef0:	bd80      	pop	{r7, pc}

0800eef2 <prvTCPSendRepeated>:
 *
 * @return Total number of bytes sent.
 */
    int32_t prvTCPSendRepeated( FreeRTOS_Socket_t * pxSocket,
                                NetworkBufferDescriptor_t ** ppxNetworkBuffer )
    {
 800eef2:	b580      	push	{r7, lr}
 800eef4:	b086      	sub	sp, #24
 800eef6:	af00      	add	r7, sp, #0
 800eef8:	6078      	str	r0, [r7, #4]
 800eefa:	6039      	str	r1, [r7, #0]
        UBaseType_t uxIndex;
        int32_t lResult = 0;
 800eefc:	2300      	movs	r3, #0
 800eefe:	613b      	str	r3, [r7, #16]
        UBaseType_t uxOptionsLength = 0U;
 800ef00:	2300      	movs	r3, #0
 800ef02:	60fb      	str	r3, [r7, #12]
        int32_t xSendLength;

        for( uxIndex = 0U; uxIndex < ( UBaseType_t ) SEND_REPEATED_COUNT; uxIndex++ )
 800ef04:	2300      	movs	r3, #0
 800ef06:	617b      	str	r3, [r7, #20]
 800ef08:	e019      	b.n	800ef3e <prvTCPSendRepeated+0x4c>
        {
            /* prvTCPPrepareSend() might allocate a network buffer if there is data
             * to be sent. */
            xSendLength = prvTCPPrepareSend( pxSocket, ppxNetworkBuffer, uxOptionsLength );
 800ef0a:	68fa      	ldr	r2, [r7, #12]
 800ef0c:	6839      	ldr	r1, [r7, #0]
 800ef0e:	6878      	ldr	r0, [r7, #4]
 800ef10:	f000 fa7f 	bl	800f412 <prvTCPPrepareSend>
 800ef14:	60b8      	str	r0, [r7, #8]

            if( xSendLength <= 0 )
 800ef16:	68bb      	ldr	r3, [r7, #8]
 800ef18:	2b00      	cmp	r3, #0
 800ef1a:	dd14      	ble.n	800ef46 <prvTCPSendRepeated+0x54>
            {
                break;
            }

            /* And return the packet to the peer. */
            prvTCPReturnPacket( pxSocket, *ppxNetworkBuffer, ( uint32_t ) xSendLength, ipconfigZERO_COPY_TX_DRIVER );
 800ef1c:	683b      	ldr	r3, [r7, #0]
 800ef1e:	6819      	ldr	r1, [r3, #0]
 800ef20:	68ba      	ldr	r2, [r7, #8]
 800ef22:	2301      	movs	r3, #1
 800ef24:	6878      	ldr	r0, [r7, #4]
 800ef26:	f000 f814 	bl	800ef52 <prvTCPReturnPacket>

            #if ( ipconfigZERO_COPY_TX_DRIVER != 0 )
            {
                *ppxNetworkBuffer = NULL;
 800ef2a:	683b      	ldr	r3, [r7, #0]
 800ef2c:	2200      	movs	r2, #0
 800ef2e:	601a      	str	r2, [r3, #0]
            }
            #endif /* ipconfigZERO_COPY_TX_DRIVER */

            lResult += xSendLength;
 800ef30:	693a      	ldr	r2, [r7, #16]
 800ef32:	68bb      	ldr	r3, [r7, #8]
 800ef34:	4413      	add	r3, r2
 800ef36:	613b      	str	r3, [r7, #16]
        for( uxIndex = 0U; uxIndex < ( UBaseType_t ) SEND_REPEATED_COUNT; uxIndex++ )
 800ef38:	697b      	ldr	r3, [r7, #20]
 800ef3a:	3301      	adds	r3, #1
 800ef3c:	617b      	str	r3, [r7, #20]
 800ef3e:	697b      	ldr	r3, [r7, #20]
 800ef40:	2b07      	cmp	r3, #7
 800ef42:	d9e2      	bls.n	800ef0a <prvTCPSendRepeated+0x18>
 800ef44:	e000      	b.n	800ef48 <prvTCPSendRepeated+0x56>
                break;
 800ef46:	bf00      	nop
        }

        /* Return the total number of bytes sent. */
        return lResult;
 800ef48:	693b      	ldr	r3, [r7, #16]
    }
 800ef4a:	4618      	mov	r0, r3
 800ef4c:	3718      	adds	r7, #24
 800ef4e:	46bd      	mov	sp, r7
 800ef50:	bd80      	pop	{r7, pc}

0800ef52 <prvTCPReturnPacket>:
 */
    void prvTCPReturnPacket( FreeRTOS_Socket_t * pxSocket,
                             NetworkBufferDescriptor_t * pxDescriptor,
                             uint32_t ulLen,
                             BaseType_t xReleaseAfterSend )
    {
 800ef52:	b580      	push	{r7, lr}
 800ef54:	b088      	sub	sp, #32
 800ef56:	af00      	add	r7, sp, #0
 800ef58:	60f8      	str	r0, [r7, #12]
 800ef5a:	60b9      	str	r1, [r7, #8]
 800ef5c:	607a      	str	r2, [r7, #4]
 800ef5e:	603b      	str	r3, [r7, #0]
        const NetworkBufferDescriptor_t * pxNetworkBuffer = pxDescriptor;
 800ef60:	68bb      	ldr	r3, [r7, #8]
 800ef62:	61fb      	str	r3, [r7, #28]
        BaseType_t xIsIPv6 = pdFALSE;
 800ef64:	2300      	movs	r3, #0
 800ef66:	61bb      	str	r3, [r7, #24]

        if( pxNetworkBuffer != NULL )
 800ef68:	69fb      	ldr	r3, [r7, #28]
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	d110      	bne.n	800ef90 <prvTCPReturnPacket+0x3e>
                {
                    xIsIPv6 = pdTRUE;
                }
            #endif /* ( ipconfigUSE_IPv6 != 0 ) */
        }
        else if( pxSocket != NULL )
 800ef6e:	68fb      	ldr	r3, [r7, #12]
 800ef70:	2b00      	cmp	r3, #0
 800ef72:	d10d      	bne.n	800ef90 <prvTCPReturnPacket+0x3e>
	__asm volatile
 800ef74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef78:	b672      	cpsid	i
 800ef7a:	f383 8811 	msr	BASEPRI, r3
 800ef7e:	f3bf 8f6f 	isb	sy
 800ef82:	f3bf 8f4f 	dsb	sy
 800ef86:	b662      	cpsie	i
 800ef88:	617b      	str	r3, [r7, #20]
}
 800ef8a:	bf00      	nop
            #endif /* ( ipconfigUSE_IPv6 != 0 ) */
        }
        else
        {
            /* prvTCPReturnPacket_IPVx() needs either a network buffer, or a socket. */
            configASSERT( pdFALSE );
 800ef8c:	bf00      	nop
 800ef8e:	e7fd      	b.n	800ef8c <prvTCPReturnPacket+0x3a>
                prvTCPReturnPacket_IPV6( pxSocket, pxDescriptor, ulLen, xReleaseAfterSend );
            }
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */

        #if ( ipconfigUSE_IPv4 != 0 )
            if( xIsIPv6 == pdFALSE )
 800ef90:	69bb      	ldr	r3, [r7, #24]
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d105      	bne.n	800efa2 <prvTCPReturnPacket+0x50>
            {
                prvTCPReturnPacket_IPV4( pxSocket, pxDescriptor, ulLen, xReleaseAfterSend );
 800ef96:	683b      	ldr	r3, [r7, #0]
 800ef98:	687a      	ldr	r2, [r7, #4]
 800ef9a:	68b9      	ldr	r1, [r7, #8]
 800ef9c:	68f8      	ldr	r0, [r7, #12]
 800ef9e:	f000 fd3b 	bl	800fa18 <prvTCPReturnPacket_IPV4>
            }
        #endif /* ( ipconfigUSE_IPv4 != 0 ) */
    }
 800efa2:	bf00      	nop
 800efa4:	3720      	adds	r7, #32
 800efa6:	46bd      	mov	sp, r7
 800efa8:	bd80      	pop	{r7, pc}

0800efaa <prvTCPReturn_CheckTCPWindow>:
 * @param[in] uxIPHeaderSize The size of the IP-header, which depends on the IP-type.
 */
    void prvTCPReturn_CheckTCPWindow( FreeRTOS_Socket_t * pxSocket,
                                      const NetworkBufferDescriptor_t * pxNetworkBuffer,
                                      size_t uxIPHeaderSize )
    {
 800efaa:	b580      	push	{r7, lr}
 800efac:	b08a      	sub	sp, #40	@ 0x28
 800efae:	af00      	add	r7, sp, #0
 800efb0:	60f8      	str	r0, [r7, #12]
 800efb2:	60b9      	str	r1, [r7, #8]
 800efb4:	607a      	str	r2, [r7, #4]
        /* Calculate the space in the RX buffer in order to advertise the
         * size of this socket's reception window. */
        const TCPWindow_t * pxTCPWindow = &( pxSocket->u.xTCP.xTCPWindow );
 800efb6:	68fb      	ldr	r3, [r7, #12]
 800efb8:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800efbc:	61bb      	str	r3, [r7, #24]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                              &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSize ] ) );
 800efbe:	68bb      	ldr	r3, [r7, #8]
 800efc0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	330e      	adds	r3, #14
        pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 800efc6:	4413      	add	r3, r2
 800efc8:	617b      	str	r3, [r7, #20]

        if( pxSocket->u.xTCP.rxStream != NULL )
 800efca:	68fb      	ldr	r3, [r7, #12]
 800efcc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d007      	beq.n	800efe4 <prvTCPReturn_CheckTCPWindow+0x3a>
        {
            /* An RX stream was created already, see how much space is
             * available. */
            ulFrontSpace = ( uint32_t ) uxStreamBufferFrontSpace( pxSocket->u.xTCP.rxStream );
 800efd4:	68fb      	ldr	r3, [r7, #12]
 800efd6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800efda:	4618      	mov	r0, r3
 800efdc:	f7fe f82e 	bl	800d03c <uxStreamBufferFrontSpace>
 800efe0:	6278      	str	r0, [r7, #36]	@ 0x24
 800efe2:	e003      	b.n	800efec <prvTCPReturn_CheckTCPWindow+0x42>
        }
        else
        {
            /* No RX stream has been created, the full stream size is
             * available. */
            ulFrontSpace = ( uint32_t ) pxSocket->u.xTCP.uxRxStreamSize;
 800efe4:	68fb      	ldr	r3, [r7, #12]
 800efe6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800efea:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        /* Take the minimum of the RX buffer space and the RX window size. */
        ulSpace = FreeRTOS_min_uint32( pxTCPWindow->xSize.ulRxWindowLength, ulFrontSpace );
 800efec:	69bb      	ldr	r3, [r7, #24]
 800efee:	685b      	ldr	r3, [r3, #4]
 800eff0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800eff2:	4618      	mov	r0, r3
 800eff4:	f7fb fd2e 	bl	800aa54 <FreeRTOS_min_uint32>
 800eff8:	6238      	str	r0, [r7, #32]

        if( ( pxSocket->u.xTCP.bits.bLowWater != pdFALSE_UNSIGNED ) || ( pxSocket->u.xTCP.bits.bRxStopped != pdFALSE_UNSIGNED ) )
 800effa:	68fb      	ldr	r3, [r7, #12]
 800effc:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800f000:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800f004:	b2db      	uxtb	r3, r3
 800f006:	2b00      	cmp	r3, #0
 800f008:	d107      	bne.n	800f01a <prvTCPReturn_CheckTCPWindow+0x70>
 800f00a:	68fb      	ldr	r3, [r7, #12]
 800f00c:	f893 306e 	ldrb.w	r3, [r3, #110]	@ 0x6e
 800f010:	f003 0304 	and.w	r3, r3, #4
 800f014:	b2db      	uxtb	r3, r3
 800f016:	2b00      	cmp	r3, #0
 800f018:	d001      	beq.n	800f01e <prvTCPReturn_CheckTCPWindow+0x74>
        {
            /* The low-water mark was reached, meaning there was little
             * space left.  The socket will wait until the application has read
             * or flushed the incoming data, and 'zero-window' will be
             * advertised. */
            ulSpace = 0U;
 800f01a:	2300      	movs	r3, #0
 800f01c:	623b      	str	r3, [r7, #32]
        }

        /* If possible, advertise an RX window size of at least 1 MSS, otherwise
         * the peer might start 'zero window probing', i.e. sending small packets
         * (1, 2, 4, 8... bytes). */
        if( ( ulSpace < pxSocket->u.xTCP.usMSS ) && ( ulFrontSpace >= pxSocket->u.xTCP.usMSS ) )
 800f01e:	68fb      	ldr	r3, [r7, #12]
 800f020:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 800f024:	461a      	mov	r2, r3
 800f026:	6a3b      	ldr	r3, [r7, #32]
 800f028:	4293      	cmp	r3, r2
 800f02a:	d20a      	bcs.n	800f042 <prvTCPReturn_CheckTCPWindow+0x98>
 800f02c:	68fb      	ldr	r3, [r7, #12]
 800f02e:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 800f032:	461a      	mov	r2, r3
 800f034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f036:	4293      	cmp	r3, r2
 800f038:	d303      	bcc.n	800f042 <prvTCPReturn_CheckTCPWindow+0x98>
        {
            ulSpace = pxSocket->u.xTCP.usMSS;
 800f03a:	68fb      	ldr	r3, [r7, #12]
 800f03c:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 800f040:	623b      	str	r3, [r7, #32]
        }

        /* Avoid overflow of the 16-bit win field. */
        #if ( ipconfigUSE_TCP_WIN != 0 )
        {
            ulWinSize = ( ulSpace >> pxSocket->u.xTCP.ucMyWinScaleFactor );
 800f042:	68fb      	ldr	r3, [r7, #12]
 800f044:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 800f048:	461a      	mov	r2, r3
 800f04a:	6a3b      	ldr	r3, [r7, #32]
 800f04c:	40d3      	lsrs	r3, r2
 800f04e:	61fb      	str	r3, [r7, #28]
        {
            ulWinSize = ulSpace;
        }
        #endif

        if( ulWinSize > 0xfffcU )
 800f050:	69fb      	ldr	r3, [r7, #28]
 800f052:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
 800f056:	4293      	cmp	r3, r2
 800f058:	d902      	bls.n	800f060 <prvTCPReturn_CheckTCPWindow+0xb6>
        {
            ulWinSize = 0xfffcU;
 800f05a:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 800f05e:	61fb      	str	r3, [r7, #28]
        }

        pxProtocolHeaders->xTCPHeader.usWindow = FreeRTOS_htons( ( uint16_t ) ulWinSize );
 800f060:	69fb      	ldr	r3, [r7, #28]
 800f062:	b29a      	uxth	r2, r3
 800f064:	697b      	ldr	r3, [r7, #20]
 800f066:	81da      	strh	r2, [r3, #14]

        /* The new window size has been advertised, switch off the flag. */
        pxSocket->u.xTCP.bits.bWinChange = pdFALSE_UNSIGNED;
 800f068:	68fa      	ldr	r2, [r7, #12]
 800f06a:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800f06e:	f023 0301 	bic.w	r3, r3, #1
 800f072:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d

        /* Later on, when deciding to delay an ACK, a precise estimate is needed
         * of the free RX space.  At this moment, 'ulHighestRxAllowed' would be the
         * highest sequence number minus 1 that the socket will accept. */
        pxSocket->u.xTCP.ulHighestRxAllowed = pxTCPWindow->rx.ulCurrentSequenceNumber + ulSpace;
 800f076:	69bb      	ldr	r3, [r7, #24]
 800f078:	691a      	ldr	r2, [r3, #16]
 800f07a:	6a3b      	ldr	r3, [r7, #32]
 800f07c:	441a      	add	r2, r3
 800f07e:	68fb      	ldr	r3, [r7, #12]
 800f080:	671a      	str	r2, [r3, #112]	@ 0x70
    }
 800f082:	bf00      	nop
 800f084:	3728      	adds	r7, #40	@ 0x28
 800f086:	46bd      	mov	sp, r7
 800f088:	bd80      	pop	{r7, pc}

0800f08a <prvTCPReturn_SetSequenceNumber>:
 */
    void prvTCPReturn_SetSequenceNumber( FreeRTOS_Socket_t * pxSocket,
                                         const NetworkBufferDescriptor_t * pxNetworkBuffer,
                                         size_t uxIPHeaderSize,
                                         uint32_t ulLen )
    {
 800f08a:	b580      	push	{r7, lr}
 800f08c:	b088      	sub	sp, #32
 800f08e:	af00      	add	r7, sp, #0
 800f090:	60f8      	str	r0, [r7, #12]
 800f092:	60b9      	str	r1, [r7, #8]
 800f094:	607a      	str	r2, [r7, #4]
 800f096:	603b      	str	r3, [r7, #0]
        ProtocolHeaders_t * pxProtocolHeaders;
        const TCPWindow_t * pxTCPWindow = &( pxSocket->u.xTCP.xTCPWindow );
 800f098:	68fb      	ldr	r3, [r7, #12]
 800f09a:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800f09e:	61fb      	str	r3, [r7, #28]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                              &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSize ] ) );
 800f0a0:	68bb      	ldr	r3, [r7, #8]
 800f0a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	330e      	adds	r3, #14
        pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 800f0a8:	4413      	add	r3, r2
 800f0aa:	61bb      	str	r3, [r7, #24]
        #if ( ipconfigTCP_KEEP_ALIVE == 1 )
            if( pxSocket->u.xTCP.bits.bSendKeepAlive != pdFALSE_UNSIGNED )
 800f0ac:	68fb      	ldr	r3, [r7, #12]
 800f0ae:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800f0b2:	f003 0302 	and.w	r3, r3, #2
 800f0b6:	b2db      	uxtb	r3, r3
 800f0b8:	2b00      	cmp	r3, #0
 800f0ba:	d018      	beq.n	800f0ee <prvTCPReturn_SetSequenceNumber+0x64>
            {
                /* Sending a keep-alive packet, send the current sequence number
                 * minus 1, which will be recognised as a keep-alive packet and
                 * responded to by acknowledging the last byte. */
                pxSocket->u.xTCP.bits.bSendKeepAlive = pdFALSE_UNSIGNED;
 800f0bc:	68fa      	ldr	r2, [r7, #12]
 800f0be:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800f0c2:	f023 0302 	bic.w	r3, r3, #2
 800f0c6:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
                pxSocket->u.xTCP.bits.bWaitKeepAlive = pdTRUE_UNSIGNED;
 800f0ca:	68fa      	ldr	r2, [r7, #12]
 800f0cc:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800f0d0:	f043 0304 	orr.w	r3, r3, #4
 800f0d4:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d

                pxProtocolHeaders->xTCPHeader.ulSequenceNumber = pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber - 1U;
 800f0d8:	68fb      	ldr	r3, [r7, #12]
 800f0da:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 800f0de:	1e5a      	subs	r2, r3, #1
 800f0e0:	69bb      	ldr	r3, [r7, #24]
 800f0e2:	605a      	str	r2, [r3, #4]
                pxProtocolHeaders->xTCPHeader.ulSequenceNumber = FreeRTOS_htonl( pxProtocolHeaders->xTCPHeader.ulSequenceNumber );
 800f0e4:	69bb      	ldr	r3, [r7, #24]
 800f0e6:	685a      	ldr	r2, [r3, #4]
 800f0e8:	69bb      	ldr	r3, [r7, #24]
 800f0ea:	605a      	str	r2, [r3, #4]
 800f0ec:	e021      	b.n	800f132 <prvTCPReturn_SetSequenceNumber+0xa8>
            }
            else
        #endif /* if ( ipconfigTCP_KEEP_ALIVE == 1 ) */
        {
            pxProtocolHeaders->xTCPHeader.ulSequenceNumber = FreeRTOS_htonl( pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber );
 800f0ee:	68fb      	ldr	r3, [r7, #12]
 800f0f0:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 800f0f4:	69bb      	ldr	r3, [r7, #24]
 800f0f6:	605a      	str	r2, [r3, #4]

            if( ( pxProtocolHeaders->xTCPHeader.ucTCPFlags & ( uint8_t ) tcpTCP_FLAG_FIN ) != 0U )
 800f0f8:	69bb      	ldr	r3, [r7, #24]
 800f0fa:	7b5b      	ldrb	r3, [r3, #13]
 800f0fc:	f003 0301 	and.w	r3, r3, #1
 800f100:	2b00      	cmp	r3, #0
 800f102:	d016      	beq.n	800f132 <prvTCPReturn_SetSequenceNumber+0xa8>
            {
                /* Suppress FIN in case this packet carries earlier data to be
                 * retransmitted. */
                uint32_t ulDataLen = ( uint32_t ) ( ulLen - ( ipSIZE_OF_TCP_HEADER + uxIPHeaderSizeSocket( pxSocket ) ) );
 800f104:	68f8      	ldr	r0, [r7, #12]
 800f106:	f7fb f80f 	bl	800a128 <uxIPHeaderSizeSocket>
 800f10a:	4602      	mov	r2, r0
 800f10c:	683b      	ldr	r3, [r7, #0]
 800f10e:	1a9b      	subs	r3, r3, r2
 800f110:	3b14      	subs	r3, #20
 800f112:	617b      	str	r3, [r7, #20]

                if( ( pxTCPWindow->ulOurSequenceNumber + ulDataLen ) != pxTCPWindow->tx.ulFINSequenceNumber )
 800f114:	69fb      	ldr	r3, [r7, #28]
 800f116:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f118:	697b      	ldr	r3, [r7, #20]
 800f11a:	441a      	add	r2, r3
 800f11c:	69fb      	ldr	r3, [r7, #28]
 800f11e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f120:	429a      	cmp	r2, r3
 800f122:	d006      	beq.n	800f132 <prvTCPReturn_SetSequenceNumber+0xa8>
                {
                    pxProtocolHeaders->xTCPHeader.ucTCPFlags &= ( ( uint8_t ) ~tcpTCP_FLAG_FIN );
 800f124:	69bb      	ldr	r3, [r7, #24]
 800f126:	7b5b      	ldrb	r3, [r3, #13]
 800f128:	f023 0301 	bic.w	r3, r3, #1
 800f12c:	b2da      	uxtb	r2, r3
 800f12e:	69bb      	ldr	r3, [r7, #24]
 800f130:	735a      	strb	r2, [r3, #13]
                }
            }
        }

        /* Tell which sequence number is expected next time */
        pxProtocolHeaders->xTCPHeader.ulAckNr = FreeRTOS_htonl( pxTCPWindow->rx.ulCurrentSequenceNumber );
 800f132:	69fb      	ldr	r3, [r7, #28]
 800f134:	691a      	ldr	r2, [r3, #16]
 800f136:	69bb      	ldr	r3, [r7, #24]
 800f138:	609a      	str	r2, [r3, #8]
    }
 800f13a:	bf00      	nop
 800f13c:	3720      	adds	r7, #32
 800f13e:	46bd      	mov	sp, r7
 800f140:	bd80      	pop	{r7, pc}

0800f142 <prvTCPCreateWindow>:
 *       random starting value, are being synchronized. The sliding window manager
 *       (in FreeRTOS_TCP_WIN.c) needs to know them, along with the Maximum Segment
 *       Size (MSS).
 */
    BaseType_t prvTCPCreateWindow( FreeRTOS_Socket_t * pxSocket )
    {
 800f142:	b5b0      	push	{r4, r5, r7, lr}
 800f144:	b088      	sub	sp, #32
 800f146:	af02      	add	r7, sp, #8
 800f148:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn;
        uint32_t ulRxWindowSize = ( uint32_t ) pxSocket->u.xTCP.uxRxWinSize;
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 800f150:	617b      	str	r3, [r7, #20]
        uint32_t ulTxWindowSize = ( uint32_t ) pxSocket->u.xTCP.uxTxWinSize;
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 800f158:	613b      	str	r3, [r7, #16]
                                     ( unsigned ) pxSocket->u.xTCP.uxLittleSpace,
                                     ( unsigned ) pxSocket->u.xTCP.uxEnoughSpace,
                                     ( unsigned ) pxSocket->u.xTCP.uxRxStreamSize ) );
        }

        xReturn = xTCPWindowCreate(
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	f503 7092 	add.w	r0, r3, #292	@ 0x124
 800f160:	697b      	ldr	r3, [r7, #20]
 800f162:	f240 52b4 	movw	r2, #1460	@ 0x5b4
 800f166:	fb02 f103 	mul.w	r1, r2, r3
 800f16a:	693b      	ldr	r3, [r7, #16]
 800f16c:	f240 52b4 	movw	r2, #1460	@ 0x5b4
 800f170:	fb02 f403 	mul.w	r4, r2, r3
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	f8d3 5134 	ldr.w	r5, [r3, #308]	@ 0x134
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
            &pxSocket->u.xTCP.xTCPWindow,
            ulRxWindowSize * ipconfigTCP_MSS,
            ulTxWindowSize * ipconfigTCP_MSS,
            pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber,
            pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber,
            ( uint32_t ) pxSocket->u.xTCP.usMSS );
 800f180:	687a      	ldr	r2, [r7, #4]
 800f182:	f8b2 2076 	ldrh.w	r2, [r2, #118]	@ 0x76
        xReturn = xTCPWindowCreate(
 800f186:	9201      	str	r2, [sp, #4]
 800f188:	9300      	str	r3, [sp, #0]
 800f18a:	462b      	mov	r3, r5
 800f18c:	4622      	mov	r2, r4
 800f18e:	f001 f97b 	bl	8010488 <xTCPWindowCreate>
 800f192:	60f8      	str	r0, [r7, #12]

        return xReturn;
 800f194:	68fb      	ldr	r3, [r7, #12]
    }
 800f196:	4618      	mov	r0, r3
 800f198:	3718      	adds	r7, #24
 800f19a:	46bd      	mov	sp, r7
 800f19c:	bdb0      	pop	{r4, r5, r7, pc}

0800f19e <prvTCPPrepareConnect>:
 *       the Ethernet address of the target will be found through address resolution.
 *       In case the target IP address is not within the netmask, the hardware address
 *       of the gateway will be used.
 */
    static BaseType_t prvTCPPrepareConnect( FreeRTOS_Socket_t * pxSocket )
    {
 800f19e:	b580      	push	{r7, lr}
 800f1a0:	b084      	sub	sp, #16
 800f1a2:	af00      	add	r7, sp, #0
 800f1a4:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn = pdTRUE;
 800f1a6:	2301      	movs	r3, #1
 800f1a8:	60fb      	str	r3, [r7, #12]

        switch( pxSocket->bits.bIsIPv6 ) /* LCOV_EXCL_BR_LINE */
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	7a1b      	ldrb	r3, [r3, #8]
 800f1ae:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800f1b2:	b2db      	uxtb	r3, r3
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d104      	bne.n	800f1c2 <prvTCPPrepareConnect+0x24>
        {
            #if ( ipconfigUSE_IPv4 != 0 )
                case pdFALSE_UNSIGNED:
                    xReturn = prvTCPPrepareConnect_IPV4( pxSocket );
 800f1b8:	6878      	ldr	r0, [r7, #4]
 800f1ba:	f000 fdfb 	bl	800fdb4 <prvTCPPrepareConnect_IPV4>
 800f1be:	60f8      	str	r0, [r7, #12]
                    break;
 800f1c0:	e000      	b.n	800f1c4 <prvTCPPrepareConnect+0x26>
                    break;
            #endif /* ( ipconfigUSE_IPv6 != 0 ) */

            default:   /* LCOV_EXCL_LINE */
                /* MISRA 16.4 Compliance */
                break; /* LCOV_EXCL_LINE */
 800f1c2:	bf00      	nop
        }

        return xReturn;
 800f1c4:	68fb      	ldr	r3, [r7, #12]
    }
 800f1c6:	4618      	mov	r0, r3
 800f1c8:	3710      	adds	r7, #16
 800f1ca:	46bd      	mov	sp, r7
 800f1cc:	bd80      	pop	{r7, pc}

0800f1ce <prvWinScaleFactor>:
 * @param[in] pxSocket The socket owning the TCP connection.
 *
 * @return The scaling factor.
 */
        static uint8_t prvWinScaleFactor( const FreeRTOS_Socket_t * pxSocket )
        {
 800f1ce:	b480      	push	{r7}
 800f1d0:	b085      	sub	sp, #20
 800f1d2:	af00      	add	r7, sp, #0
 800f1d4:	6078      	str	r0, [r7, #4]
            size_t uxWinSize;
            uint8_t ucFactor;


            /* 'xTCP.uxRxWinSize' is the size of the reception window in units of MSS. */
            uxWinSize = pxSocket->u.xTCP.uxRxWinSize * ( size_t ) pxSocket->u.xTCP.usMSS;
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 800f1dc:	687a      	ldr	r2, [r7, #4]
 800f1de:	f8b2 2076 	ldrh.w	r2, [r2, #118]	@ 0x76
 800f1e2:	fb02 f303 	mul.w	r3, r2, r3
 800f1e6:	60fb      	str	r3, [r7, #12]
            ucFactor = 0U;
 800f1e8:	2300      	movs	r3, #0
 800f1ea:	72fb      	strb	r3, [r7, #11]

            while( uxWinSize > 0xffffU )
 800f1ec:	e005      	b.n	800f1fa <prvWinScaleFactor+0x2c>
            {
                /* Divide by two and increase the binary factor by 1. */
                uxWinSize >>= 1;
 800f1ee:	68fb      	ldr	r3, [r7, #12]
 800f1f0:	085b      	lsrs	r3, r3, #1
 800f1f2:	60fb      	str	r3, [r7, #12]
                ucFactor++;
 800f1f4:	7afb      	ldrb	r3, [r7, #11]
 800f1f6:	3301      	adds	r3, #1
 800f1f8:	72fb      	strb	r3, [r7, #11]
            while( uxWinSize > 0xffffU )
 800f1fa:	68fb      	ldr	r3, [r7, #12]
 800f1fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f200:	d2f5      	bcs.n	800f1ee <prvWinScaleFactor+0x20>
            FreeRTOS_debug_printf( ( "prvWinScaleFactor: uxRxWinSize %u MSS %u Factor %u\n",
                                     ( unsigned ) pxSocket->u.xTCP.uxRxWinSize,
                                     pxSocket->u.xTCP.usMSS,
                                     ucFactor ) );

            return ucFactor;
 800f202:	7afb      	ldrb	r3, [r7, #11]
        }
 800f204:	4618      	mov	r0, r3
 800f206:	3714      	adds	r7, #20
 800f208:	46bd      	mov	sp, r7
 800f20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f20e:	4770      	bx	lr

0800f210 <prvSetSynAckOptions>:
 *
 * @note MSS is the net size of the payload, an is always smaller than MTU.
 */
    UBaseType_t prvSetSynAckOptions( FreeRTOS_Socket_t * pxSocket,
                                     TCPHeader_t * pxTCPHeader )
    {
 800f210:	b580      	push	{r7, lr}
 800f212:	b084      	sub	sp, #16
 800f214:	af00      	add	r7, sp, #0
 800f216:	6078      	str	r0, [r7, #4]
 800f218:	6039      	str	r1, [r7, #0]
        uint16_t usMSS = pxSocket->u.xTCP.usMSS;
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 800f220:	81fb      	strh	r3, [r7, #14]
        UBaseType_t uxOptionsLength;

        /* We send out the TCP Maximum Segment Size option with our SYN[+ACK]. */

        pxTCPHeader->ucOptdata[ 0 ] = ( uint8_t ) tcpTCP_OPT_MSS;
 800f222:	683b      	ldr	r3, [r7, #0]
 800f224:	2202      	movs	r2, #2
 800f226:	751a      	strb	r2, [r3, #20]
        pxTCPHeader->ucOptdata[ 1 ] = ( uint8_t ) tcpTCP_OPT_MSS_LEN;
 800f228:	683b      	ldr	r3, [r7, #0]
 800f22a:	2204      	movs	r2, #4
 800f22c:	755a      	strb	r2, [r3, #21]
        pxTCPHeader->ucOptdata[ 2 ] = ( uint8_t ) ( usMSS >> 8 );
 800f22e:	89fb      	ldrh	r3, [r7, #14]
 800f230:	0a1b      	lsrs	r3, r3, #8
 800f232:	b29b      	uxth	r3, r3
 800f234:	b2da      	uxtb	r2, r3
 800f236:	683b      	ldr	r3, [r7, #0]
 800f238:	759a      	strb	r2, [r3, #22]
        pxTCPHeader->ucOptdata[ 3 ] = ( uint8_t ) ( usMSS & 0xffU );
 800f23a:	89fb      	ldrh	r3, [r7, #14]
 800f23c:	b2da      	uxtb	r2, r3
 800f23e:	683b      	ldr	r3, [r7, #0]
 800f240:	75da      	strb	r2, [r3, #23]

        #if ( ipconfigUSE_TCP_WIN != 0 )
        {
            pxSocket->u.xTCP.ucMyWinScaleFactor = prvWinScaleFactor( pxSocket );
 800f242:	6878      	ldr	r0, [r7, #4]
 800f244:	f7ff ffc3 	bl	800f1ce <prvWinScaleFactor>
 800f248:	4603      	mov	r3, r0
 800f24a:	461a      	mov	r2, r3
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109

            pxTCPHeader->ucOptdata[ 4 ] = tcpTCP_OPT_NOOP;
 800f252:	683b      	ldr	r3, [r7, #0]
 800f254:	2201      	movs	r2, #1
 800f256:	761a      	strb	r2, [r3, #24]
            pxTCPHeader->ucOptdata[ 5 ] = ( uint8_t ) ( tcpTCP_OPT_WSOPT );
 800f258:	683b      	ldr	r3, [r7, #0]
 800f25a:	2203      	movs	r2, #3
 800f25c:	765a      	strb	r2, [r3, #25]
            pxTCPHeader->ucOptdata[ 6 ] = ( uint8_t ) ( tcpTCP_OPT_WSOPT_LEN );
 800f25e:	683b      	ldr	r3, [r7, #0]
 800f260:	2203      	movs	r2, #3
 800f262:	769a      	strb	r2, [r3, #26]
            pxTCPHeader->ucOptdata[ 7 ] = ( uint8_t ) pxSocket->u.xTCP.ucMyWinScaleFactor;
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	f893 2109 	ldrb.w	r2, [r3, #265]	@ 0x109
 800f26a:	683b      	ldr	r3, [r7, #0]
 800f26c:	76da      	strb	r2, [r3, #27]
            uxOptionsLength = 8U;
 800f26e:	2308      	movs	r3, #8
 800f270:	60bb      	str	r3, [r7, #8]
        }
        #endif /* if ( ipconfigUSE_TCP_WIN != 0 ) */

        #if ( ipconfigUSE_TCP_WIN != 0 )
        {
            pxTCPHeader->ucOptdata[ uxOptionsLength ] = tcpTCP_OPT_NOOP;
 800f272:	683a      	ldr	r2, [r7, #0]
 800f274:	68bb      	ldr	r3, [r7, #8]
 800f276:	4413      	add	r3, r2
 800f278:	3314      	adds	r3, #20
 800f27a:	2201      	movs	r2, #1
 800f27c:	701a      	strb	r2, [r3, #0]
            pxTCPHeader->ucOptdata[ uxOptionsLength + 1U ] = tcpTCP_OPT_NOOP;
 800f27e:	68bb      	ldr	r3, [r7, #8]
 800f280:	3301      	adds	r3, #1
 800f282:	683a      	ldr	r2, [r7, #0]
 800f284:	4413      	add	r3, r2
 800f286:	2201      	movs	r2, #1
 800f288:	751a      	strb	r2, [r3, #20]
            pxTCPHeader->ucOptdata[ uxOptionsLength + 2U ] = tcpTCP_OPT_SACK_P; /* 4: Sack-Permitted Option. */
 800f28a:	68bb      	ldr	r3, [r7, #8]
 800f28c:	3302      	adds	r3, #2
 800f28e:	683a      	ldr	r2, [r7, #0]
 800f290:	4413      	add	r3, r2
 800f292:	2204      	movs	r2, #4
 800f294:	751a      	strb	r2, [r3, #20]
            pxTCPHeader->ucOptdata[ uxOptionsLength + 3U ] = 2U;                /* 2: length of this option. */
 800f296:	68bb      	ldr	r3, [r7, #8]
 800f298:	3303      	adds	r3, #3
 800f29a:	683a      	ldr	r2, [r7, #0]
 800f29c:	4413      	add	r3, r2
 800f29e:	2202      	movs	r2, #2
 800f2a0:	751a      	strb	r2, [r3, #20]
            uxOptionsLength += 4U;
 800f2a2:	68bb      	ldr	r3, [r7, #8]
 800f2a4:	3304      	adds	r3, #4
 800f2a6:	60bb      	str	r3, [r7, #8]
        }
        #endif /* ipconfigUSE_TCP_WIN == 0 */
        return uxOptionsLength; /* bytes, not words. */
 800f2a8:	68bb      	ldr	r3, [r7, #8]
    }
 800f2aa:	4618      	mov	r0, r3
 800f2ac:	3710      	adds	r7, #16
 800f2ae:	46bd      	mov	sp, r7
 800f2b0:	bd80      	pop	{r7, pc}
	...

0800f2b4 <prvTCPBufferResize>:
 */
    NetworkBufferDescriptor_t * prvTCPBufferResize( const FreeRTOS_Socket_t * pxSocket,
                                                    NetworkBufferDescriptor_t * pxNetworkBuffer,
                                                    int32_t lDataLen,
                                                    UBaseType_t uxOptionsLength )
    {
 800f2b4:	b580      	push	{r7, lr}
 800f2b6:	b088      	sub	sp, #32
 800f2b8:	af00      	add	r7, sp, #0
 800f2ba:	60f8      	str	r0, [r7, #12]
 800f2bc:	60b9      	str	r1, [r7, #8]
 800f2be:	607a      	str	r2, [r7, #4]
 800f2c0:	603b      	str	r3, [r7, #0]
        NetworkBufferDescriptor_t * pxReturn;
        size_t uxNeeded;
        BaseType_t xResize;

        if( xBufferAllocFixedSize != pdFALSE )
 800f2c2:	4b3c      	ldr	r3, [pc, #240]	@ (800f3b4 <prvTCPBufferResize+0x100>)
 800f2c4:	681b      	ldr	r3, [r3, #0]
 800f2c6:	2b00      	cmp	r3, #0
 800f2c8:	d00b      	beq.n	800f2e2 <prvTCPBufferResize+0x2e>
        {
            /* Network buffers are created with a fixed size and can hold the largest
             * MTU. */
            uxNeeded = ( size_t ) ipTOTAL_ETHERNET_FRAME_SIZE;
 800f2ca:	f240 53f2 	movw	r3, #1522	@ 0x5f2
 800f2ce:	61bb      	str	r3, [r7, #24]

            /* and therefore, the buffer won't be too small.
             * Only ask for a new network buffer in case none was supplied. */
            if( pxNetworkBuffer == NULL )
 800f2d0:	68bb      	ldr	r3, [r7, #8]
 800f2d2:	2b00      	cmp	r3, #0
 800f2d4:	d102      	bne.n	800f2dc <prvTCPBufferResize+0x28>
            {
                xResize = pdTRUE;
 800f2d6:	2301      	movs	r3, #1
 800f2d8:	617b      	str	r3, [r7, #20]
 800f2da:	e020      	b.n	800f31e <prvTCPBufferResize+0x6a>
            }
            else
            {
                xResize = pdFALSE;
 800f2dc:	2300      	movs	r3, #0
 800f2de:	617b      	str	r3, [r7, #20]
 800f2e0:	e01d      	b.n	800f31e <prvTCPBufferResize+0x6a>
        }
        else
        {
            /* Network buffers are created with a variable size. See if it must
             * grow. */
            uxNeeded = ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER + uxOptionsLength;
 800f2e2:	68f8      	ldr	r0, [r7, #12]
 800f2e4:	f7fa ff20 	bl	800a128 <uxIPHeaderSizeSocket>
 800f2e8:	4602      	mov	r2, r0
 800f2ea:	683b      	ldr	r3, [r7, #0]
 800f2ec:	4413      	add	r3, r2
 800f2ee:	3322      	adds	r3, #34	@ 0x22
 800f2f0:	61bb      	str	r3, [r7, #24]
            uxNeeded += ( size_t ) lDataLen;
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	69ba      	ldr	r2, [r7, #24]
 800f2f6:	4413      	add	r3, r2
 800f2f8:	61bb      	str	r3, [r7, #24]

            if( uxNeeded < sizeof( pxSocket->u.xTCP.xPacket.u.ucLastPacket ) )
 800f2fa:	69bb      	ldr	r3, [r7, #24]
 800f2fc:	2b59      	cmp	r3, #89	@ 0x59
 800f2fe:	d801      	bhi.n	800f304 <prvTCPBufferResize+0x50>
            {
                uxNeeded = sizeof( pxSocket->u.xTCP.xPacket.u.ucLastPacket );
 800f300:	235a      	movs	r3, #90	@ 0x5a
 800f302:	61bb      	str	r3, [r7, #24]
            }

            /* In case we were called from a TCP timer event, a buffer must be
             *  created.  Otherwise, test 'xDataLength' of the provided buffer. */
            if( ( pxNetworkBuffer == NULL ) || ( pxNetworkBuffer->xDataLength < uxNeeded ) )
 800f304:	68bb      	ldr	r3, [r7, #8]
 800f306:	2b00      	cmp	r3, #0
 800f308:	d004      	beq.n	800f314 <prvTCPBufferResize+0x60>
 800f30a:	68bb      	ldr	r3, [r7, #8]
 800f30c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f30e:	69ba      	ldr	r2, [r7, #24]
 800f310:	429a      	cmp	r2, r3
 800f312:	d902      	bls.n	800f31a <prvTCPBufferResize+0x66>
            {
                xResize = pdTRUE;
 800f314:	2301      	movs	r3, #1
 800f316:	617b      	str	r3, [r7, #20]
 800f318:	e001      	b.n	800f31e <prvTCPBufferResize+0x6a>
            }
            else
            {
                xResize = pdFALSE;
 800f31a:	2300      	movs	r3, #0
 800f31c:	617b      	str	r3, [r7, #20]
            }
        }

        if( xResize != pdFALSE )
 800f31e:	697b      	ldr	r3, [r7, #20]
 800f320:	2b00      	cmp	r3, #0
 800f322:	d023      	beq.n	800f36c <prvTCPBufferResize+0xb8>
        {
            /* The caller didn't provide a network buffer or the provided buffer is
             * too small.  As we must send-out a data packet, a buffer will be created
             * here. */
            pxReturn = pxGetNetworkBufferWithDescriptor( uxNeeded, 0U );
 800f324:	2100      	movs	r1, #0
 800f326:	69b8      	ldr	r0, [r7, #24]
 800f328:	f002 f940 	bl	80115ac <pxGetNetworkBufferWithDescriptor>
 800f32c:	61f8      	str	r0, [r7, #28]

            if( pxReturn != NULL )
 800f32e:	69fb      	ldr	r3, [r7, #28]
 800f330:	2b00      	cmp	r3, #0
 800f332:	d03a      	beq.n	800f3aa <prvTCPBufferResize+0xf6>
            {
                /* Set the actual packet size, in case the returned buffer is larger. */
                pxReturn->xDataLength = uxNeeded;
 800f334:	69fb      	ldr	r3, [r7, #28]
 800f336:	69ba      	ldr	r2, [r7, #24]
 800f338:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Copy the existing data to the new created buffer. */
                if( pxNetworkBuffer != NULL )
 800f33a:	68bb      	ldr	r3, [r7, #8]
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d00c      	beq.n	800f35a <prvTCPBufferResize+0xa6>
                {
                    /* Either from the previous buffer... */
                    ( void ) memcpy( pxReturn->pucEthernetBuffer, pxNetworkBuffer->pucEthernetBuffer, pxNetworkBuffer->xDataLength );
 800f340:	69fb      	ldr	r3, [r7, #28]
 800f342:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800f344:	68bb      	ldr	r3, [r7, #8]
 800f346:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800f348:	68bb      	ldr	r3, [r7, #8]
 800f34a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f34c:	461a      	mov	r2, r3
 800f34e:	f008 f9da 	bl	8017706 <memcpy>

                    /* ...and release it. */
                    vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800f352:	68b8      	ldr	r0, [r7, #8]
 800f354:	f002 f9d6 	bl	8011704 <vReleaseNetworkBufferAndDescriptor>
 800f358:	e027      	b.n	800f3aa <prvTCPBufferResize+0xf6>
                }
                else
                {
                    /* Or from the socket field 'xTCP.xPacket'. */
                    ( void ) memcpy( pxReturn->pucEthernetBuffer, pxSocket->u.xTCP.xPacket.u.ucLastPacket, sizeof( pxSocket->u.xTCP.xPacket.u.ucLastPacket ) );
 800f35a:	69fb      	ldr	r3, [r7, #28]
 800f35c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800f35e:	68fb      	ldr	r3, [r7, #12]
 800f360:	33ae      	adds	r3, #174	@ 0xae
 800f362:	225a      	movs	r2, #90	@ 0x5a
 800f364:	4619      	mov	r1, r3
 800f366:	f008 f9ce 	bl	8017706 <memcpy>
 800f36a:	e01e      	b.n	800f3aa <prvTCPBufferResize+0xf6>
            }
        }
        else
        {
            /* xResize is false, the network buffer provided was big enough. */
            configASSERT( pxNetworkBuffer != NULL ); /* LCOV_EXCL_BR_LINE this branch will not be covered, since it would never be NULL. to tell lint: when xResize is false, pxNetworkBuffer is not NULL. */
 800f36c:	68bb      	ldr	r3, [r7, #8]
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d10d      	bne.n	800f38e <prvTCPBufferResize+0xda>
	__asm volatile
 800f372:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f376:	b672      	cpsid	i
 800f378:	f383 8811 	msr	BASEPRI, r3
 800f37c:	f3bf 8f6f 	isb	sy
 800f380:	f3bf 8f4f 	dsb	sy
 800f384:	b662      	cpsie	i
 800f386:	613b      	str	r3, [r7, #16]
}
 800f388:	bf00      	nop
 800f38a:	bf00      	nop
 800f38c:	e7fd      	b.n	800f38a <prvTCPBufferResize+0xd6>
            pxReturn = pxNetworkBuffer;
 800f38e:	68bb      	ldr	r3, [r7, #8]
 800f390:	61fb      	str	r3, [r7, #28]

            pxNetworkBuffer->xDataLength = ( size_t ) ( ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER + uxOptionsLength ) + ( size_t ) lDataLen;
 800f392:	68f8      	ldr	r0, [r7, #12]
 800f394:	f7fa fec8 	bl	800a128 <uxIPHeaderSizeSocket>
 800f398:	4602      	mov	r2, r0
 800f39a:	683b      	ldr	r3, [r7, #0]
 800f39c:	441a      	add	r2, r3
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	4413      	add	r3, r2
 800f3a2:	f103 0222 	add.w	r2, r3, #34	@ 0x22
 800f3a6:	68bb      	ldr	r3, [r7, #8]
 800f3a8:	629a      	str	r2, [r3, #40]	@ 0x28
        }

        return pxReturn;
 800f3aa:	69fb      	ldr	r3, [r7, #28]
    }
 800f3ac:	4618      	mov	r0, r3
 800f3ae:	3720      	adds	r7, #32
 800f3b0:	46bd      	mov	sp, r7
 800f3b2:	bd80      	pop	{r7, pc}
 800f3b4:	08018938 	.word	0x08018938

0800f3b8 <prvTCPReturn_SetEndPoint>:
 * @param[in] uxIPHeaderSize The size of the IP-header, which depends on the IP-type.
 */
    void prvTCPReturn_SetEndPoint( const FreeRTOS_Socket_t * pxSocket,
                                   NetworkBufferDescriptor_t * pxNetworkBuffer,
                                   size_t uxIPHeaderSize )
    {
 800f3b8:	b580      	push	{r7, lr}
 800f3ba:	b086      	sub	sp, #24
 800f3bc:	af00      	add	r7, sp, #0
 800f3be:	60f8      	str	r0, [r7, #12]
 800f3c0:	60b9      	str	r1, [r7, #8]
 800f3c2:	607a      	str	r2, [r7, #4]
        #if ( ipconfigUSE_IPv4 != 0 )
            const IPHeader_t * pxIPHeader = NULL;
 800f3c4:	2300      	movs	r3, #0
 800f3c6:	617b      	str	r3, [r7, #20]
        #endif
        #if ( ipconfigUSE_IPv6 != 0 )
            const IPHeader_IPv6_t * pxIPHeader_IPv6 = NULL;
        #endif

        if( ( pxSocket != NULL ) && ( pxSocket->pxEndPoint != NULL ) )
 800f3c8:	68fb      	ldr	r3, [r7, #12]
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	d008      	beq.n	800f3e0 <prvTCPReturn_SetEndPoint+0x28>
 800f3ce:	68fb      	ldr	r3, [r7, #12]
 800f3d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d004      	beq.n	800f3e0 <prvTCPReturn_SetEndPoint+0x28>
        {
            pxNetworkBuffer->pxEndPoint = pxSocket->pxEndPoint;
 800f3d6:	68fb      	ldr	r3, [r7, #12]
 800f3d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f3da:	68bb      	ldr	r3, [r7, #8]
 800f3dc:	631a      	str	r2, [r3, #48]	@ 0x30
 800f3de:	e014      	b.n	800f40a <prvTCPReturn_SetEndPoint+0x52>
        }
        else
        {
            FreeRTOS_printf( ( "prvTCPReturnPacket: No pxEndPoint yet?\n" ) );

            switch( uxIPHeaderSize )
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	2b14      	cmp	r3, #20
 800f3e4:	d10c      	bne.n	800f400 <prvTCPReturn_SetEndPoint+0x48>
                        /*_RB_ Was FreeRTOS_FindEndPointOnIP_IPv4() but changed to FreeRTOS_FindEndPointOnNetMask()
                         * as it is using the destination address.  I'm confused here as sometimes the addresses are swapped. */
                        /* MISRA Ref 11.3.1 [Misaligned access] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                        /* coverity[misra_c_2012_rule_11_3_violation] */
                        pxIPHeader = ( ( IPHeader_t * ) &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER ] ) );
 800f3e6:	68bb      	ldr	r3, [r7, #8]
 800f3e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f3ea:	330e      	adds	r3, #14
 800f3ec:	617b      	str	r3, [r7, #20]
                        pxNetworkBuffer->pxEndPoint = FreeRTOS_FindEndPointOnNetMask( pxIPHeader->ulDestinationIPAddress );
 800f3ee:	697b      	ldr	r3, [r7, #20]
 800f3f0:	691b      	ldr	r3, [r3, #16]
 800f3f2:	4618      	mov	r0, r3
 800f3f4:	f7fb ffb2 	bl	800b35c <FreeRTOS_FindEndPointOnNetMask>
 800f3f8:	4602      	mov	r2, r0
 800f3fa:	68bb      	ldr	r3, [r7, #8]
 800f3fc:	631a      	str	r2, [r3, #48]	@ 0x30
                        {
                            FreeRTOS_printf( ( "prvTCPReturnPacket: no such end-point %xip => %xip\n",
                                               ( unsigned int ) FreeRTOS_ntohl( pxIPHeader->ulSourceIPAddress ),
                                               ( unsigned int ) FreeRTOS_ntohl( pxIPHeader->ulDestinationIPAddress ) ) );
                        }
                        break;
 800f3fe:	e003      	b.n	800f408 <prvTCPReturn_SetEndPoint+0x50>
                        break;
                #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                default:
                    /* Shouldn't reach here */
                    pxNetworkBuffer->pxEndPoint = NULL;
 800f400:	68bb      	ldr	r3, [r7, #8]
 800f402:	2200      	movs	r2, #0
 800f404:	631a      	str	r2, [r3, #48]	@ 0x30
                    break;
 800f406:	bf00      	nop
                FreeRTOS_printf( ( "prvTCPReturnPacket: packet's end-point %02x-%02x\n",
                                   pxNetworkBuffer->pxEndPoint->xMACAddress.ucBytes[ 4 ],
                                   pxNetworkBuffer->pxEndPoint->xMACAddress.ucBytes[ 5 ] ) );
            }
        }
    }
 800f408:	bf00      	nop
 800f40a:	bf00      	nop
 800f40c:	3718      	adds	r7, #24
 800f40e:	46bd      	mov	sp, r7
 800f410:	bd80      	pop	{r7, pc}

0800f412 <prvTCPPrepareSend>:
 *         is returned in case of any error.
 */
    int32_t prvTCPPrepareSend( FreeRTOS_Socket_t * pxSocket,
                               NetworkBufferDescriptor_t ** ppxNetworkBuffer,
                               UBaseType_t uxOptionsLength )
    {
 800f412:	b580      	push	{r7, lr}
 800f414:	b096      	sub	sp, #88	@ 0x58
 800f416:	af02      	add	r7, sp, #8
 800f418:	60f8      	str	r0, [r7, #12]
 800f41a:	60b9      	str	r1, [r7, #8]
 800f41c:	607a      	str	r2, [r7, #4]
        size_t uxOffset;
        uint32_t ulDataGot, ulDistance;
        TCPWindow_t * pxTCPWindow;
        NetworkBufferDescriptor_t * pxNewBuffer;
        int32_t lStreamPos;
        UBaseType_t uxIntermediateResult = 0;
 800f41e:	2300      	movs	r3, #0
 800f420:	63fb      	str	r3, [r7, #60]	@ 0x3c

        if( ( *ppxNetworkBuffer ) != NULL )
 800f422:	68bb      	ldr	r3, [r7, #8]
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	2b00      	cmp	r3, #0
 800f428:	d004      	beq.n	800f434 <prvTCPPrepareSend+0x22>
        {
            /* A network buffer descriptor was already supplied */
            pucEthernetBuffer = ( *ppxNetworkBuffer )->pucEthernetBuffer;
 800f42a:	68bb      	ldr	r3, [r7, #8]
 800f42c:	681b      	ldr	r3, [r3, #0]
 800f42e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f430:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f432:	e002      	b.n	800f43a <prvTCPPrepareSend+0x28>
        }
        else
        {
            /* For now let it point to the last packet header */
            pucEthernetBuffer = pxSocket->u.xTCP.xPacket.u.ucLastPacket;
 800f434:	68fb      	ldr	r3, [r7, #12]
 800f436:	33ae      	adds	r3, #174	@ 0xae
 800f438:	64bb      	str	r3, [r7, #72]	@ 0x48
        /* Map the ethernet buffer onto the ProtocolHeader_t struct for easy access to the fields. */

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxProtocolHeaders = ( ( ProtocolHeaders_t * ) &( pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket ) ] ) );
 800f43a:	68f8      	ldr	r0, [r7, #12]
 800f43c:	f7fa fe74 	bl	800a128 <uxIPHeaderSizeSocket>
 800f440:	4603      	mov	r3, r0
 800f442:	330e      	adds	r3, #14
 800f444:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f446:	4413      	add	r3, r2
 800f448:	647b      	str	r3, [r7, #68]	@ 0x44
        pxTCPWindow = &( pxSocket->u.xTCP.xTCPWindow );
 800f44a:	68fb      	ldr	r3, [r7, #12]
 800f44c:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800f450:	63bb      	str	r3, [r7, #56]	@ 0x38
        lDataLen = 0;
 800f452:	2300      	movs	r3, #0
 800f454:	64fb      	str	r3, [r7, #76]	@ 0x4c
        lStreamPos = 0;
 800f456:	2300      	movs	r3, #0
 800f458:	613b      	str	r3, [r7, #16]
        pxProtocolHeaders->xTCPHeader.ucTCPFlags |= tcpTCP_FLAG_ACK;
 800f45a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f45c:	7b5b      	ldrb	r3, [r3, #13]
 800f45e:	f043 0310 	orr.w	r3, r3, #16
 800f462:	b2da      	uxtb	r2, r3
 800f464:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f466:	735a      	strb	r2, [r3, #13]

        if( pxSocket->u.xTCP.txStream != NULL )
 800f468:	68fb      	ldr	r3, [r7, #12]
 800f46a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f46e:	2b00      	cmp	r3, #0
 800f470:	f000 808d 	beq.w	800f58e <prvTCPPrepareSend+0x17c>
        {
            /* ulTCPWindowTxGet will return the amount of data which may be sent
             * along with the position in the txStream.
             * Why check for MSS > 1 ?
             * Because some TCP-stacks (like uIP) use it for flow-control. */
            if( pxSocket->u.xTCP.usMSS > 1U )
 800f474:	68fb      	ldr	r3, [r7, #12]
 800f476:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 800f47a:	2b01      	cmp	r3, #1
 800f47c:	d90a      	bls.n	800f494 <prvTCPPrepareSend+0x82>
            {
                lDataLen = ( int32_t ) ulTCPWindowTxGet( pxTCPWindow, pxSocket->u.xTCP.ulWindowSize, &lStreamPos );
 800f47e:	68fb      	ldr	r3, [r7, #12]
 800f480:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 800f484:	f107 0210 	add.w	r2, r7, #16
 800f488:	4619      	mov	r1, r3
 800f48a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f48c:	f001 fbdb 	bl	8010c46 <ulTCPWindowTxGet>
 800f490:	4603      	mov	r3, r0
 800f492:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }

            if( lDataLen > 0 )
 800f494:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f496:	2b00      	cmp	r3, #0
 800f498:	dd79      	ble.n	800f58e <prvTCPPrepareSend+0x17c>
            {
                /* Check if the current network buffer is big enough, if not,
                 * resize it. */
                pxNewBuffer = prvTCPBufferResize( pxSocket, *ppxNetworkBuffer, lDataLen, uxOptionsLength );
 800f49a:	68bb      	ldr	r3, [r7, #8]
 800f49c:	6819      	ldr	r1, [r3, #0]
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800f4a2:	68f8      	ldr	r0, [r7, #12]
 800f4a4:	f7ff ff06 	bl	800f2b4 <prvTCPBufferResize>
 800f4a8:	6378      	str	r0, [r7, #52]	@ 0x34

                if( pxNewBuffer != NULL )
 800f4aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f4ac:	2b00      	cmp	r3, #0
 800f4ae:	d06b      	beq.n	800f588 <prvTCPPrepareSend+0x176>
                {
                    *ppxNetworkBuffer = pxNewBuffer;
 800f4b0:	68bb      	ldr	r3, [r7, #8]
 800f4b2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f4b4:	601a      	str	r2, [r3, #0]
                    pucEthernetBuffer = pxNewBuffer->pucEthernetBuffer;
 800f4b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f4b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f4ba:	64bb      	str	r3, [r7, #72]	@ 0x48
                     * access to the fields. */

                    /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                    /* coverity[misra_c_2012_rule_11_3_violation] */
                    pxProtocolHeaders = ( ( ProtocolHeaders_t * ) &( pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket ) ] ) );
 800f4bc:	68f8      	ldr	r0, [r7, #12]
 800f4be:	f7fa fe33 	bl	800a128 <uxIPHeaderSizeSocket>
 800f4c2:	4603      	mov	r3, r0
 800f4c4:	330e      	adds	r3, #14
 800f4c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f4c8:	4413      	add	r3, r2
 800f4ca:	647b      	str	r3, [r7, #68]	@ 0x44

                    pucSendData = &( pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER + uxOptionsLength ] );
 800f4cc:	68f8      	ldr	r0, [r7, #12]
 800f4ce:	f7fa fe2b 	bl	800a128 <uxIPHeaderSizeSocket>
 800f4d2:	4602      	mov	r2, r0
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	4413      	add	r3, r2
 800f4d8:	3322      	adds	r3, #34	@ 0x22
 800f4da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f4dc:	4413      	add	r3, r2
 800f4de:	633b      	str	r3, [r7, #48]	@ 0x30

                    /* Translate the position in txStream to an offset from the tail
                     * marker. */
                    uxOffset = uxStreamBufferDistance( pxSocket->u.xTCP.txStream, pxSocket->u.xTCP.txStream->uxTail, ( size_t ) lStreamPos );
 800f4e0:	68fb      	ldr	r3, [r7, #12]
 800f4e2:	f8d3 00a4 	ldr.w	r0, [r3, #164]	@ 0xa4
 800f4e6:	68fb      	ldr	r3, [r7, #12]
 800f4e8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f4ec:	681b      	ldr	r3, [r3, #0]
 800f4ee:	693a      	ldr	r2, [r7, #16]
 800f4f0:	4619      	mov	r1, r3
 800f4f2:	f7fd fd74 	bl	800cfde <uxStreamBufferDistance>
 800f4f6:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* Here data is copied from the txStream in 'peek' mode.  Only
                     * when the packets are acked, the tail marker will be updated. */
                    ulDataGot = ( uint32_t ) uxStreamBufferGet( pxSocket->u.xTCP.txStream, uxOffset, pucSendData, ( size_t ) lDataLen, pdTRUE );
 800f4f8:	68fb      	ldr	r3, [r7, #12]
 800f4fa:	f8d3 00a4 	ldr.w	r0, [r3, #164]	@ 0xa4
 800f4fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f500:	2201      	movs	r2, #1
 800f502:	9200      	str	r2, [sp, #0]
 800f504:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f506:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f508:	f7fd fec7 	bl	800d29a <uxStreamBufferGet>
 800f50c:	62b8      	str	r0, [r7, #40]	@ 0x28
                    }
                    #endif

                    /* If the owner of the socket requests a closure, add the FIN
                     * flag to the last packet. */
                    if( pxSocket->u.xTCP.bits.bCloseRequested != pdFALSE_UNSIGNED )
 800f50e:	68fb      	ldr	r3, [r7, #12]
 800f510:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800f514:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f518:	b2db      	uxtb	r3, r3
 800f51a:	2b00      	cmp	r3, #0
 800f51c:	d037      	beq.n	800f58e <prvTCPPrepareSend+0x17c>
                    {
                        ulDistance = ( uint32_t ) uxStreamBufferDistance( pxSocket->u.xTCP.txStream, ( size_t ) lStreamPos, pxSocket->u.xTCP.txStream->uxHead );
 800f51e:	68fb      	ldr	r3, [r7, #12]
 800f520:	f8d3 00a4 	ldr.w	r0, [r3, #164]	@ 0xa4
 800f524:	693b      	ldr	r3, [r7, #16]
 800f526:	4619      	mov	r1, r3
 800f528:	68fb      	ldr	r3, [r7, #12]
 800f52a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f52e:	689b      	ldr	r3, [r3, #8]
 800f530:	461a      	mov	r2, r3
 800f532:	f7fd fd54 	bl	800cfde <uxStreamBufferDistance>
 800f536:	6278      	str	r0, [r7, #36]	@ 0x24

                        if( ulDistance == ulDataGot )
 800f538:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f53a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f53c:	429a      	cmp	r2, r3
 800f53e:	d126      	bne.n	800f58e <prvTCPPrepareSend+0x17c>
                        {
                            #if ( ipconfigHAS_DEBUG_PRINTF == 1 )
                            {
                                /* the order of volatile accesses is undefined
                                 *  so such workaround */
                                size_t uxHead = pxSocket->u.xTCP.txStream->uxHead;
 800f540:	68fb      	ldr	r3, [r7, #12]
 800f542:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f546:	689b      	ldr	r3, [r3, #8]
 800f548:	623b      	str	r3, [r7, #32]
                                size_t uxMid = pxSocket->u.xTCP.txStream->uxMid;
 800f54a:	68fb      	ldr	r3, [r7, #12]
 800f54c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f550:	685b      	ldr	r3, [r3, #4]
 800f552:	61fb      	str	r3, [r7, #28]
                                size_t uxTail = pxSocket->u.xTCP.txStream->uxTail;
 800f554:	68fb      	ldr	r3, [r7, #12]
 800f556:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f55a:	681b      	ldr	r3, [r3, #0]
 800f55c:	61bb      	str	r3, [r7, #24]
                            #endif /* if ( ipconfigHAS_DEBUG_PRINTF == 1 ) */

                            /* Although the socket sends a FIN, it will stay in
                             * ESTABLISHED until all current data has been received or
                             * delivered. */
                            pxProtocolHeaders->xTCPHeader.ucTCPFlags |= tcpTCP_FLAG_FIN;
 800f55e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f560:	7b5b      	ldrb	r3, [r3, #13]
 800f562:	f043 0301 	orr.w	r3, r3, #1
 800f566:	b2da      	uxtb	r2, r3
 800f568:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f56a:	735a      	strb	r2, [r3, #13]
                            pxTCPWindow->tx.ulFINSequenceNumber = pxTCPWindow->ulOurSequenceNumber + ( uint32_t ) lDataLen;
 800f56c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f56e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f570:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f572:	441a      	add	r2, r3
 800f574:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f576:	625a      	str	r2, [r3, #36]	@ 0x24
                            pxSocket->u.xTCP.bits.bFinSent = pdTRUE_UNSIGNED;
 800f578:	68fa      	ldr	r2, [r7, #12]
 800f57a:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800f57e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f582:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
 800f586:	e002      	b.n	800f58e <prvTCPPrepareSend+0x17c>
                        }
                    }
                }
                else
                {
                    lDataLen = -1;
 800f588:	f04f 33ff 	mov.w	r3, #4294967295
 800f58c:	64fb      	str	r3, [r7, #76]	@ 0x4c
                }
            }
        }

        if( ( lDataLen >= 0 ) && ( pxSocket->u.xTCP.eTCPState == eESTABLISHED ) )
 800f58e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f590:	2b00      	cmp	r3, #0
 800f592:	db7e      	blt.n	800f692 <prvTCPPrepareSend+0x280>
 800f594:	68fb      	ldr	r3, [r7, #12]
 800f596:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f59a:	2b05      	cmp	r3, #5
 800f59c:	d179      	bne.n	800f692 <prvTCPPrepareSend+0x280>
        {
            /* See if the socket owner wants to shutdown this connection. */
            if( ( pxSocket->u.xTCP.bits.bUserShutdown != pdFALSE_UNSIGNED ) &&
 800f59e:	68fb      	ldr	r3, [r7, #12]
 800f5a0:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800f5a4:	f003 0320 	and.w	r3, r3, #32
 800f5a8:	b2db      	uxtb	r3, r3
 800f5aa:	2b00      	cmp	r3, #0
 800f5ac:	d029      	beq.n	800f602 <prvTCPPrepareSend+0x1f0>
                ( xTCPWindowTxDone( pxTCPWindow ) != pdFALSE ) )
 800f5ae:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f5b0:	f001 fa15 	bl	80109de <xTCPWindowTxDone>
 800f5b4:	4603      	mov	r3, r0
            if( ( pxSocket->u.xTCP.bits.bUserShutdown != pdFALSE_UNSIGNED ) &&
 800f5b6:	2b00      	cmp	r3, #0
 800f5b8:	d023      	beq.n	800f602 <prvTCPPrepareSend+0x1f0>
            {
                pxSocket->u.xTCP.bits.bUserShutdown = pdFALSE_UNSIGNED;
 800f5ba:	68fa      	ldr	r2, [r7, #12]
 800f5bc:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800f5c0:	f023 0320 	bic.w	r3, r3, #32
 800f5c4:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
                pxProtocolHeaders->xTCPHeader.ucTCPFlags |= tcpTCP_FLAG_FIN;
 800f5c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f5ca:	7b5b      	ldrb	r3, [r3, #13]
 800f5cc:	f043 0301 	orr.w	r3, r3, #1
 800f5d0:	b2da      	uxtb	r2, r3
 800f5d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f5d4:	735a      	strb	r2, [r3, #13]
                pxSocket->u.xTCP.bits.bFinSent = pdTRUE_UNSIGNED;
 800f5d6:	68fa      	ldr	r2, [r7, #12]
 800f5d8:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800f5dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f5e0:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
                pxSocket->u.xTCP.bits.bWinChange = pdTRUE_UNSIGNED;
 800f5e4:	68fa      	ldr	r2, [r7, #12]
 800f5e6:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800f5ea:	f043 0301 	orr.w	r3, r3, #1
 800f5ee:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
                pxTCPWindow->tx.ulFINSequenceNumber = pxTCPWindow->tx.ulCurrentSequenceNumber;
 800f5f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5f4:	6a1a      	ldr	r2, [r3, #32]
 800f5f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5f8:	625a      	str	r2, [r3, #36]	@ 0x24
                vTCPStateChange( pxSocket, eFIN_WAIT_1 );
 800f5fa:	2106      	movs	r1, #6
 800f5fc:	68f8      	ldr	r0, [r7, #12]
 800f5fe:	f7fd ffc5 	bl	800d58c <vTCPStateChange>
            }

            #if ( ipconfigTCP_KEEP_ALIVE != 0 )
            {
                if( pxSocket->u.xTCP.ucKeepRepCount > 3U ) /*_RB_ Magic number. */
 800f602:	68fb      	ldr	r3, [r7, #12]
 800f604:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f608:	2b03      	cmp	r3, #3
 800f60a:	d906      	bls.n	800f61a <prvTCPPrepareSend+0x208>
                {
                    FreeRTOS_debug_printf( ( "keep-alive: giving up %xip:%u\n",
                                             ( unsigned ) pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4, /* IP address of remote machine. */
                                             pxSocket->u.xTCP.usRemotePort ) );                 /* Port on remote machine. */
                    vTCPStateChange( pxSocket, eCLOSE_WAIT );
 800f60c:	2108      	movs	r1, #8
 800f60e:	68f8      	ldr	r0, [r7, #12]
 800f610:	f7fd ffbc 	bl	800d58c <vTCPStateChange>
                    lDataLen = -1;
 800f614:	f04f 33ff 	mov.w	r3, #4294967295
 800f618:	64fb      	str	r3, [r7, #76]	@ 0x4c
                }

                if( ( lDataLen == 0 ) && ( pxSocket->u.xTCP.bits.bWinChange == pdFALSE_UNSIGNED ) )
 800f61a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f61c:	2b00      	cmp	r3, #0
 800f61e:	d138      	bne.n	800f692 <prvTCPPrepareSend+0x280>
 800f620:	68fb      	ldr	r3, [r7, #12]
 800f622:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800f626:	f003 0301 	and.w	r3, r3, #1
 800f62a:	b2db      	uxtb	r3, r3
 800f62c:	2b00      	cmp	r3, #0
 800f62e:	d130      	bne.n	800f692 <prvTCPPrepareSend+0x280>
                {
                    /* If there is no data to be sent, and no window-update message,
                     * we might want to send a keep-alive message. */
                    TickType_t xAge = xTaskGetTickCount() - pxSocket->u.xTCP.xLastAliveTime;
 800f630:	f005 fe0a 	bl	8015248 <xTaskGetTickCount>
 800f634:	4602      	mov	r2, r0
 800f636:	68fb      	ldr	r3, [r7, #12]
 800f638:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f63c:	1ad3      	subs	r3, r2, r3
 800f63e:	617b      	str	r3, [r7, #20]
                    TickType_t xMax;
                    xMax = ( ( TickType_t ) ipconfigTCP_KEEP_ALIVE_INTERVAL * ( TickType_t ) configTICK_RATE_HZ );
 800f640:	f247 5330 	movw	r3, #30000	@ 0x7530
 800f644:	643b      	str	r3, [r7, #64]	@ 0x40

                    if( pxSocket->u.xTCP.ucKeepRepCount != 0U )
 800f646:	68fb      	ldr	r3, [r7, #12]
 800f648:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f64c:	2b00      	cmp	r3, #0
 800f64e:	d002      	beq.n	800f656 <prvTCPPrepareSend+0x244>
                    {
                        xMax = 3U * configTICK_RATE_HZ;
 800f650:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800f654:	643b      	str	r3, [r7, #64]	@ 0x40
                    }

                    if( xAge > xMax )
 800f656:	697a      	ldr	r2, [r7, #20]
 800f658:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f65a:	429a      	cmp	r2, r3
 800f65c:	d919      	bls.n	800f692 <prvTCPPrepareSend+0x280>
                    {
                        pxSocket->u.xTCP.xLastAliveTime = xTaskGetTickCount();
 800f65e:	f005 fdf3 	bl	8015248 <xTaskGetTickCount>
 800f662:	4602      	mov	r2, r0
 800f664:	68fb      	ldr	r3, [r7, #12]
 800f666:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
                                                     ( unsigned ) pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4,
                                                     pxSocket->u.xTCP.usRemotePort,
                                                     pxSocket->u.xTCP.ucKeepRepCount ) );
                        }

                        pxSocket->u.xTCP.bits.bSendKeepAlive = pdTRUE_UNSIGNED;
 800f66a:	68fa      	ldr	r2, [r7, #12]
 800f66c:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800f670:	f043 0302 	orr.w	r3, r3, #2
 800f674:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
                        pxSocket->u.xTCP.usTimeout = ( ( uint16_t ) pdMS_TO_TICKS( 2500U ) );
 800f678:	68fb      	ldr	r3, [r7, #12]
 800f67a:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 800f67e:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
                        pxSocket->u.xTCP.ucKeepRepCount++;
 800f682:	68fb      	ldr	r3, [r7, #12]
 800f684:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f688:	3301      	adds	r3, #1
 800f68a:	b2da      	uxtb	r2, r3
 800f68c:	68fb      	ldr	r3, [r7, #12]
 800f68e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
                }
            }
            #endif /* ipconfigTCP_KEEP_ALIVE */
        }

        if( lDataLen >= 0 )
 800f692:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f694:	2b00      	cmp	r3, #0
 800f696:	db3e      	blt.n	800f716 <prvTCPPrepareSend+0x304>
        {
            /* Anything to send, a change of the advertised window size, or maybe send a
             * keep-alive message? */
            if( ( lDataLen > 0 ) ||
 800f698:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	dc0f      	bgt.n	800f6be <prvTCPPrepareSend+0x2ac>
                ( pxSocket->u.xTCP.bits.bWinChange != pdFALSE_UNSIGNED ) ||
 800f69e:	68fb      	ldr	r3, [r7, #12]
 800f6a0:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800f6a4:	f003 0301 	and.w	r3, r3, #1
 800f6a8:	b2db      	uxtb	r3, r3
            if( ( lDataLen > 0 ) ||
 800f6aa:	2b00      	cmp	r3, #0
 800f6ac:	d107      	bne.n	800f6be <prvTCPPrepareSend+0x2ac>
                ( pxSocket->u.xTCP.bits.bSendKeepAlive != pdFALSE_UNSIGNED ) )
 800f6ae:	68fb      	ldr	r3, [r7, #12]
 800f6b0:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800f6b4:	f003 0302 	and.w	r3, r3, #2
 800f6b8:	b2db      	uxtb	r3, r3
                ( pxSocket->u.xTCP.bits.bWinChange != pdFALSE_UNSIGNED ) ||
 800f6ba:	2b00      	cmp	r3, #0
 800f6bc:	d02b      	beq.n	800f716 <prvTCPPrepareSend+0x304>
            {
                pxProtocolHeaders->xTCPHeader.ucTCPFlags &= ( ( uint8_t ) ~tcpTCP_FLAG_PSH );
 800f6be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f6c0:	7b5b      	ldrb	r3, [r3, #13]
 800f6c2:	f023 0308 	bic.w	r3, r3, #8
 800f6c6:	b2da      	uxtb	r2, r3
 800f6c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f6ca:	735a      	strb	r2, [r3, #13]
                pxProtocolHeaders->xTCPHeader.ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 ); /*_RB_ "2" needs comment. */
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	b2db      	uxtb	r3, r3
 800f6d0:	3314      	adds	r3, #20
 800f6d2:	b2db      	uxtb	r3, r3
 800f6d4:	009b      	lsls	r3, r3, #2
 800f6d6:	b2da      	uxtb	r2, r3
 800f6d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f6da:	731a      	strb	r2, [r3, #12]

                pxProtocolHeaders->xTCPHeader.ucTCPFlags |= ( uint8_t ) tcpTCP_FLAG_ACK;
 800f6dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f6de:	7b5b      	ldrb	r3, [r3, #13]
 800f6e0:	f043 0310 	orr.w	r3, r3, #16
 800f6e4:	b2da      	uxtb	r2, r3
 800f6e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f6e8:	735a      	strb	r2, [r3, #13]

                if( lDataLen != 0L )
 800f6ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f6ec:	2b00      	cmp	r3, #0
 800f6ee:	d006      	beq.n	800f6fe <prvTCPPrepareSend+0x2ec>
                {
                    pxProtocolHeaders->xTCPHeader.ucTCPFlags |= ( uint8_t ) tcpTCP_FLAG_PSH;
 800f6f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f6f2:	7b5b      	ldrb	r3, [r3, #13]
 800f6f4:	f043 0308 	orr.w	r3, r3, #8
 800f6f8:	b2da      	uxtb	r2, r3
 800f6fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f6fc:	735a      	strb	r2, [r3, #13]
                }

                uxIntermediateResult = uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER + uxOptionsLength;
 800f6fe:	68f8      	ldr	r0, [r7, #12]
 800f700:	f7fa fd12 	bl	800a128 <uxIPHeaderSizeSocket>
 800f704:	4602      	mov	r2, r0
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	4413      	add	r3, r2
 800f70a:	3314      	adds	r3, #20
 800f70c:	63fb      	str	r3, [r7, #60]	@ 0x3c
                lDataLen += ( int32_t ) uxIntermediateResult;
 800f70e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f710:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800f712:	4413      	add	r3, r2
 800f714:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }

        return lDataLen;
 800f716:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    }
 800f718:	4618      	mov	r0, r3
 800f71a:	3750      	adds	r7, #80	@ 0x50
 800f71c:	46bd      	mov	sp, r7
 800f71e:	bd80      	pop	{r7, pc}

0800f720 <prvTCPAddTxData>:
 *        this data to the windowing system to it can be transmitted.
 *
 * @param[in] pxSocket The socket owning the connection.
 */
    void prvTCPAddTxData( FreeRTOS_Socket_t * pxSocket )
    {
 800f720:	b580      	push	{r7, lr}
 800f722:	b084      	sub	sp, #16
 800f724:	af00      	add	r7, sp, #0
 800f726:	6078      	str	r0, [r7, #4]
         * the sliding window.
         *
         * uxStreamBufferMidSpace() returns the distance between rxHead and rxMid.  It
         * contains new Tx data which has not been passed to the sliding window yet.
         * The oldest data not-yet-confirmed can be found at rxTail. */
        lLength = ( int32_t ) uxStreamBufferMidSpace( pxSocket->u.xTCP.txStream );
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f72e:	4618      	mov	r0, r3
 800f730:	f7fd fca6 	bl	800d080 <uxStreamBufferMidSpace>
 800f734:	4603      	mov	r3, r0
 800f736:	60fb      	str	r3, [r7, #12]

        if( lLength > 0 )
 800f738:	68fb      	ldr	r3, [r7, #12]
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	dd1a      	ble.n	800f774 <prvTCPAddTxData+0x54>
             * window manager, so it can start transmitting them.
             *
             * Hand over the new data to the sliding window handler.  It will be
             * split-up in chunks of 1460 bytes each (or less, depending on
             * ipconfigTCP_MSS). */
            lCount = lTCPWindowTxAdd( &pxSocket->u.xTCP.xTCPWindow,
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	f503 7092 	add.w	r0, r3, #292	@ 0x124
 800f744:	68f9      	ldr	r1, [r7, #12]
                                      ( uint32_t ) lLength,
                                      ( int32_t ) pxSocket->u.xTCP.txStream->uxMid,
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f74c:	685b      	ldr	r3, [r3, #4]
            lCount = lTCPWindowTxAdd( &pxSocket->u.xTCP.xTCPWindow,
 800f74e:	461a      	mov	r2, r3
                                      ( int32_t ) pxSocket->u.xTCP.txStream->LENGTH );
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f756:	691b      	ldr	r3, [r3, #16]
            lCount = lTCPWindowTxAdd( &pxSocket->u.xTCP.xTCPWindow,
 800f758:	f001 f8b9 	bl	80108ce <lTCPWindowTxAdd>
 800f75c:	60b8      	str	r0, [r7, #8]

            /* Move the rxMid pointer forward up to rxHead. */
            if( lCount > 0 )
 800f75e:	68bb      	ldr	r3, [r7, #8]
 800f760:	2b00      	cmp	r3, #0
 800f762:	dd07      	ble.n	800f774 <prvTCPAddTxData+0x54>
            {
                vStreamBufferMoveMid( pxSocket->u.xTCP.txStream, ( size_t ) lCount );
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f76a:	68ba      	ldr	r2, [r7, #8]
 800f76c:	4611      	mov	r1, r2
 800f76e:	4618      	mov	r0, r3
 800f770:	f7fd fcad 	bl	800d0ce <vStreamBufferMoveMid>
            }
        }
    }
 800f774:	bf00      	nop
 800f776:	3710      	adds	r7, #16
 800f778:	46bd      	mov	sp, r7
 800f77a:	bd80      	pop	{r7, pc}

0800f77c <prvSetOptions>:
 *
 * @return Length of the TCP options after they are set.
 */
    UBaseType_t prvSetOptions( FreeRTOS_Socket_t * pxSocket,
                               const NetworkBufferDescriptor_t * pxNetworkBuffer )
    {
 800f77c:	b590      	push	{r4, r7, lr}
 800f77e:	b089      	sub	sp, #36	@ 0x24
 800f780:	af00      	add	r7, sp, #0
 800f782:	6078      	str	r0, [r7, #4]
 800f784:	6039      	str	r1, [r7, #0]

        /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                                                  &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( pxNetworkBuffer ) ] ) );
 800f786:	683b      	ldr	r3, [r7, #0]
 800f788:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800f78a:	6838      	ldr	r0, [r7, #0]
 800f78c:	f7fa fcb2 	bl	800a0f4 <uxIPHeaderSizePacket>
 800f790:	4603      	mov	r3, r0
 800f792:	330e      	adds	r3, #14
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 800f794:	4423      	add	r3, r4
 800f796:	61bb      	str	r3, [r7, #24]
        TCPHeader_t * pxTCPHeader = &pxProtocolHeaders->xTCPHeader;
 800f798:	69bb      	ldr	r3, [r7, #24]
 800f79a:	617b      	str	r3, [r7, #20]
        const TCPWindow_t * pxTCPWindow = &pxSocket->u.xTCP.xTCPWindow;
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800f7a2:	613b      	str	r3, [r7, #16]
        UBaseType_t uxOptionsLength = pxTCPWindow->ucOptionLength;
 800f7a4:	693b      	ldr	r3, [r7, #16]
 800f7a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f7aa:	61fb      	str	r3, [r7, #28]
        #if ( ipconfigUSE_TCP_WIN == 1 )
            /* memcpy() helper variables for MISRA Rule 21.15 compliance*/
            const void * pvCopySource;
            void * pvCopyDest;

            if( uxOptionsLength != 0U )
 800f7ac:	69fb      	ldr	r3, [r7, #28]
 800f7ae:	2b00      	cmp	r3, #0
 800f7b0:	d013      	beq.n	800f7da <prvSetOptions+0x5e>
                /*
                 * Use helper variables for memcpy() source & dest to remain
                 * compliant with MISRA Rule 21.15.  These should be
                 * optimized away.
                 */
                pvCopySource = pxTCPWindow->ulOptionsData;
 800f7b2:	693b      	ldr	r3, [r7, #16]
 800f7b4:	3380      	adds	r3, #128	@ 0x80
 800f7b6:	60fb      	str	r3, [r7, #12]
                pvCopyDest = pxTCPHeader->ucOptdata;
 800f7b8:	697b      	ldr	r3, [r7, #20]
 800f7ba:	3314      	adds	r3, #20
 800f7bc:	60bb      	str	r3, [r7, #8]
                ( void ) memcpy( pvCopyDest, pvCopySource, ( size_t ) uxOptionsLength );
 800f7be:	69fa      	ldr	r2, [r7, #28]
 800f7c0:	68f9      	ldr	r1, [r7, #12]
 800f7c2:	68b8      	ldr	r0, [r7, #8]
 800f7c4:	f007 ff9f 	bl	8017706 <memcpy>

                /* The header length divided by 4, goes into the higher nibble,
                 * effectively a shift-left 2. */
                pxTCPHeader->ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 800f7c8:	69fb      	ldr	r3, [r7, #28]
 800f7ca:	b2db      	uxtb	r3, r3
 800f7cc:	3314      	adds	r3, #20
 800f7ce:	b2db      	uxtb	r3, r3
 800f7d0:	009b      	lsls	r3, r3, #2
 800f7d2:	b2da      	uxtb	r2, r3
 800f7d4:	697b      	ldr	r3, [r7, #20]
 800f7d6:	731a      	strb	r2, [r3, #12]
 800f7d8:	e031      	b.n	800f83e <prvSetOptions+0xc2>
            }
            else
        #endif /* ipconfigUSE_TCP_WIN */

        if( ( pxSocket->u.xTCP.eTCPState >= eESTABLISHED ) && ( pxSocket->u.xTCP.bits.bMssChange != pdFALSE_UNSIGNED ) )
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f7e0:	2b04      	cmp	r3, #4
 800f7e2:	d92c      	bls.n	800f83e <prvSetOptions+0xc2>
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800f7ea:	f003 0301 	and.w	r3, r3, #1
 800f7ee:	b2db      	uxtb	r3, r3
 800f7f0:	2b00      	cmp	r3, #0
 800f7f2:	d024      	beq.n	800f83e <prvSetOptions+0xc2>
        {
            /* TCP options must be sent because the MSS has changed. */
            pxSocket->u.xTCP.bits.bMssChange = pdFALSE_UNSIGNED;
 800f7f4:	687a      	ldr	r2, [r7, #4]
 800f7f6:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800f7fa:	f023 0301 	bic.w	r3, r3, #1
 800f7fe:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
            if( xTCPWindowLoggingLevel >= 0 )
            {
                FreeRTOS_debug_printf( ( "MSS: sending %u\n", pxSocket->u.xTCP.usMSS ) );
            }

            pxTCPHeader->ucOptdata[ 0 ] = tcpTCP_OPT_MSS;
 800f802:	697b      	ldr	r3, [r7, #20]
 800f804:	2202      	movs	r2, #2
 800f806:	751a      	strb	r2, [r3, #20]
            pxTCPHeader->ucOptdata[ 1 ] = tcpTCP_OPT_MSS_LEN;
 800f808:	697b      	ldr	r3, [r7, #20]
 800f80a:	2204      	movs	r2, #4
 800f80c:	755a      	strb	r2, [r3, #21]
            pxTCPHeader->ucOptdata[ 2 ] = ( uint8_t ) ( ( pxSocket->u.xTCP.usMSS ) >> 8 );
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 800f814:	0a1b      	lsrs	r3, r3, #8
 800f816:	b29b      	uxth	r3, r3
 800f818:	b2da      	uxtb	r2, r3
 800f81a:	697b      	ldr	r3, [r7, #20]
 800f81c:	759a      	strb	r2, [r3, #22]
            pxTCPHeader->ucOptdata[ 3 ] = ( uint8_t ) ( ( pxSocket->u.xTCP.usMSS ) & 0xffU );
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 800f824:	b2da      	uxtb	r2, r3
 800f826:	697b      	ldr	r3, [r7, #20]
 800f828:	75da      	strb	r2, [r3, #23]
            uxOptionsLength = 4U;
 800f82a:	2304      	movs	r3, #4
 800f82c:	61fb      	str	r3, [r7, #28]
            pxTCPHeader->ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 800f82e:	69fb      	ldr	r3, [r7, #28]
 800f830:	b2db      	uxtb	r3, r3
 800f832:	3314      	adds	r3, #20
 800f834:	b2db      	uxtb	r3, r3
 800f836:	009b      	lsls	r3, r3, #2
 800f838:	b2da      	uxtb	r2, r3
 800f83a:	697b      	ldr	r3, [r7, #20]
 800f83c:	731a      	strb	r2, [r3, #12]
        else
        {
            /* Nothing. */
        }

        return uxOptionsLength;
 800f83e:	69fb      	ldr	r3, [r7, #28]
    }
 800f840:	4618      	mov	r0, r3
 800f842:	3724      	adds	r7, #36	@ 0x24
 800f844:	46bd      	mov	sp, r7
 800f846:	bd90      	pop	{r4, r7, pc}

0800f848 <prvSendData>:
 */
    BaseType_t prvSendData( FreeRTOS_Socket_t * pxSocket,
                            NetworkBufferDescriptor_t ** ppxNetworkBuffer,
                            uint32_t ulReceiveLength,
                            BaseType_t xByteCount )
    {
 800f848:	b590      	push	{r4, r7, lr}
 800f84a:	b08f      	sub	sp, #60	@ 0x3c
 800f84c:	af00      	add	r7, sp, #0
 800f84e:	60f8      	str	r0, [r7, #12]
 800f850:	60b9      	str	r1, [r7, #8]
 800f852:	607a      	str	r2, [r7, #4]
 800f854:	603b      	str	r3, [r7, #0]

        /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                                                        &( ( *ppxNetworkBuffer )->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( *ppxNetworkBuffer ) ] ) );
 800f856:	68bb      	ldr	r3, [r7, #8]
 800f858:	681b      	ldr	r3, [r3, #0]
 800f85a:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800f85c:	68bb      	ldr	r3, [r7, #8]
 800f85e:	681b      	ldr	r3, [r3, #0]
 800f860:	4618      	mov	r0, r3
 800f862:	f7fa fc47 	bl	800a0f4 <uxIPHeaderSizePacket>
 800f866:	4603      	mov	r3, r0
 800f868:	330e      	adds	r3, #14
        const ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 800f86a:	4423      	add	r3, r4
 800f86c:	633b      	str	r3, [r7, #48]	@ 0x30
        const TCPHeader_t * pxTCPHeader = &pxProtocolHeaders->xTCPHeader;
 800f86e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f870:	62fb      	str	r3, [r7, #44]	@ 0x2c
        const TCPWindow_t * pxTCPWindow = &pxSocket->u.xTCP.xTCPWindow;
 800f872:	68fb      	ldr	r3, [r7, #12]
 800f874:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800f878:	62bb      	str	r3, [r7, #40]	@ 0x28
        /* Find out what window size we may advertised. */
        int32_t lRxSpace;
        BaseType_t xSendLength = xByteCount;
 800f87a:	683b      	ldr	r3, [r7, #0]
 800f87c:	637b      	str	r3, [r7, #52]	@ 0x34
        uint32_t ulRxBufferSpace;

        #if ( ipconfigUSE_TCP_WIN == 1 )
            /* Two steps to please MISRA. */
            size_t uxSize = uxIPHeaderSizePacket( *ppxNetworkBuffer ) + ipSIZE_OF_TCP_HEADER;
 800f87e:	68bb      	ldr	r3, [r7, #8]
 800f880:	681b      	ldr	r3, [r3, #0]
 800f882:	4618      	mov	r0, r3
 800f884:	f7fa fc36 	bl	800a0f4 <uxIPHeaderSizePacket>
 800f888:	4603      	mov	r3, r0
 800f88a:	3314      	adds	r3, #20
 800f88c:	627b      	str	r3, [r7, #36]	@ 0x24
            BaseType_t xSizeWithoutData = ( BaseType_t ) uxSize;
 800f88e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f890:	623b      	str	r3, [r7, #32]
            int32_t lMinLength;
        #endif

        /* Set the time-out field, so that we'll be called by the IP-task in case no
         * next message will be received. */
        ulRxBufferSpace = pxSocket->u.xTCP.ulHighestRxAllowed - pxTCPWindow->rx.ulCurrentSequenceNumber;
 800f892:	68fb      	ldr	r3, [r7, #12]
 800f894:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800f896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f898:	691b      	ldr	r3, [r3, #16]
 800f89a:	1ad3      	subs	r3, r2, r3
 800f89c:	61fb      	str	r3, [r7, #28]
        lRxSpace = ( int32_t ) ulRxBufferSpace;
 800f89e:	69fb      	ldr	r3, [r7, #28]
 800f8a0:	61bb      	str	r3, [r7, #24]

        #if ipconfigUSE_TCP_WIN == 1
        {
            /* An ACK may be delayed if the peer has space for at least 2 x MSS. */
            lMinLength = ( ( int32_t ) 2 ) * ( ( int32_t ) pxSocket->u.xTCP.usMSS );
 800f8a2:	68fb      	ldr	r3, [r7, #12]
 800f8a4:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 800f8a8:	005b      	lsls	r3, r3, #1
 800f8aa:	617b      	str	r3, [r7, #20]

            /* In case we're receiving data continuously, we might postpone sending
             * an ACK to gain performance. */
            /* lint e9007 is OK because 'uxIPHeaderSizeSocket()' has no side-effects. */
            if( ( ulReceiveLength > 0U ) &&                               /* Data was sent to this socket. */
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	d04f      	beq.n	800f952 <prvSendData+0x10a>
 800f8b2:	69ba      	ldr	r2, [r7, #24]
 800f8b4:	697b      	ldr	r3, [r7, #20]
 800f8b6:	429a      	cmp	r2, r3
 800f8b8:	db4b      	blt.n	800f952 <prvSendData+0x10a>
                ( lRxSpace >= lMinLength ) &&                             /* There is Rx space for more data. */
                ( pxSocket->u.xTCP.bits.bFinSent == pdFALSE_UNSIGNED ) && /* Not in a closure phase. */
 800f8ba:	68fb      	ldr	r3, [r7, #12]
 800f8bc:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800f8c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f8c4:	b2db      	uxtb	r3, r3
                ( lRxSpace >= lMinLength ) &&                             /* There is Rx space for more data. */
 800f8c6:	2b00      	cmp	r3, #0
 800f8c8:	d143      	bne.n	800f952 <prvSendData+0x10a>
                ( pxSocket->u.xTCP.bits.bFinSent == pdFALSE_UNSIGNED ) && /* Not in a closure phase. */
 800f8ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f8cc:	6a3b      	ldr	r3, [r7, #32]
 800f8ce:	429a      	cmp	r2, r3
 800f8d0:	d13f      	bne.n	800f952 <prvSendData+0x10a>
                ( xSendLength == xSizeWithoutData ) &&                    /* No Tx data or options to be sent. */
                ( pxSocket->u.xTCP.eTCPState == eESTABLISHED ) &&         /* Connection established. */
 800f8d2:	68fb      	ldr	r3, [r7, #12]
 800f8d4:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
                ( xSendLength == xSizeWithoutData ) &&                    /* No Tx data or options to be sent. */
 800f8d8:	2b05      	cmp	r3, #5
 800f8da:	d13a      	bne.n	800f952 <prvSendData+0x10a>
                ( pxTCPHeader->ucTCPFlags == tcpTCP_FLAG_ACK ) )          /* There are no other flags than an ACK. */
 800f8dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f8de:	7b5b      	ldrb	r3, [r3, #13]
                ( pxSocket->u.xTCP.eTCPState == eESTABLISHED ) &&         /* Connection established. */
 800f8e0:	2b10      	cmp	r3, #16
 800f8e2:	d136      	bne.n	800f952 <prvSendData+0x10a>
            {
                uint32_t ulCurMSS = ( uint32_t ) pxSocket->u.xTCP.usMSS;
 800f8e4:	68fb      	ldr	r3, [r7, #12]
 800f8e6:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 800f8ea:	613b      	str	r3, [r7, #16]

                if( pxSocket->u.xTCP.pxAckMessage != *ppxNetworkBuffer )
 800f8ec:	68fb      	ldr	r3, [r7, #12]
 800f8ee:	f8d3 20a8 	ldr.w	r2, [r3, #168]	@ 0xa8
 800f8f2:	68bb      	ldr	r3, [r7, #8]
 800f8f4:	681b      	ldr	r3, [r3, #0]
 800f8f6:	429a      	cmp	r2, r3
 800f8f8:	d00f      	beq.n	800f91a <prvSendData+0xd2>
                {
                    /* There was still a delayed in queue, delete it. */
                    if( pxSocket->u.xTCP.pxAckMessage != NULL )
 800f8fa:	68fb      	ldr	r3, [r7, #12]
 800f8fc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f900:	2b00      	cmp	r3, #0
 800f902:	d005      	beq.n	800f910 <prvSendData+0xc8>
                    {
                        vReleaseNetworkBufferAndDescriptor( pxSocket->u.xTCP.pxAckMessage );
 800f904:	68fb      	ldr	r3, [r7, #12]
 800f906:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f90a:	4618      	mov	r0, r3
 800f90c:	f001 fefa 	bl	8011704 <vReleaseNetworkBufferAndDescriptor>
                    }

                    pxSocket->u.xTCP.pxAckMessage = *ppxNetworkBuffer;
 800f910:	68bb      	ldr	r3, [r7, #8]
 800f912:	681a      	ldr	r2, [r3, #0]
 800f914:	68fb      	ldr	r3, [r7, #12]
 800f916:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
                }

                if( ulReceiveLength < ulCurMSS ) /* Received a small message. */
 800f91a:	687a      	ldr	r2, [r7, #4]
 800f91c:	693b      	ldr	r3, [r7, #16]
 800f91e:	429a      	cmp	r2, r3
 800f920:	d204      	bcs.n	800f92c <prvSendData+0xe4>
                {
                    pxSocket->u.xTCP.usTimeout = ( uint16_t ) tcpDELAYED_ACK_SHORT_DELAY_MS;
 800f922:	68fb      	ldr	r3, [r7, #12]
 800f924:	2202      	movs	r2, #2
 800f926:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
 800f92a:	e00c      	b.n	800f946 <prvSendData+0xfe>
                else
                {
                    /* Normally a delayed ACK should wait 200 ms for a next incoming
                     * packet.  Only wait 20 ms here to gain performance.  A slow ACK
                     * for full-size message. */
                    pxSocket->u.xTCP.usTimeout = ( uint16_t ) pdMS_TO_TICKS( tcpDELAYED_ACK_LONGER_DELAY_MS );
 800f92c:	68fb      	ldr	r3, [r7, #12]
 800f92e:	2214      	movs	r2, #20
 800f930:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74

                    if( pxSocket->u.xTCP.usTimeout < 1U ) /* LCOV_EXCL_BR_LINE, the second branch will never be hit */
 800f934:	68fb      	ldr	r3, [r7, #12]
 800f936:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 800f93a:	2b00      	cmp	r3, #0
 800f93c:	d103      	bne.n	800f946 <prvSendData+0xfe>
                    {
                        pxSocket->u.xTCP.usTimeout = 1U;  /* LCOV_EXCL_LINE, this line will not be reached */
 800f93e:	68fb      	ldr	r3, [r7, #12]
 800f940:	2201      	movs	r2, #1
 800f942:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
                                             ( unsigned ) xSendLength,
                                             pxSocket->u.xTCP.usTimeout,
                                             ( int ) lRxSpace ) );
                }

                *ppxNetworkBuffer = NULL;
 800f946:	68bb      	ldr	r3, [r7, #8]
 800f948:	2200      	movs	r2, #0
 800f94a:	601a      	str	r2, [r3, #0]
                xSendLength = 0;
 800f94c:	2300      	movs	r3, #0
 800f94e:	637b      	str	r3, [r7, #52]	@ 0x34
            {
 800f950:	e015      	b.n	800f97e <prvSendData+0x136>
            }
            else if( pxSocket->u.xTCP.pxAckMessage != NULL )
 800f952:	68fb      	ldr	r3, [r7, #12]
 800f954:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d010      	beq.n	800f97e <prvSendData+0x136>
            {
                /* As an ACK is not being delayed, remove any earlier delayed ACK
                 * message. */
                if( pxSocket->u.xTCP.pxAckMessage != *ppxNetworkBuffer )
 800f95c:	68fb      	ldr	r3, [r7, #12]
 800f95e:	f8d3 20a8 	ldr.w	r2, [r3, #168]	@ 0xa8
 800f962:	68bb      	ldr	r3, [r7, #8]
 800f964:	681b      	ldr	r3, [r3, #0]
 800f966:	429a      	cmp	r2, r3
 800f968:	d005      	beq.n	800f976 <prvSendData+0x12e>
                {
                    vReleaseNetworkBufferAndDescriptor( pxSocket->u.xTCP.pxAckMessage );
 800f96a:	68fb      	ldr	r3, [r7, #12]
 800f96c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f970:	4618      	mov	r0, r3
 800f972:	f001 fec7 	bl	8011704 <vReleaseNetworkBufferAndDescriptor>
                }

                pxSocket->u.xTCP.pxAckMessage = NULL;
 800f976:	68fb      	ldr	r3, [r7, #12]
 800f978:	2200      	movs	r2, #0
 800f97a:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
            ( void ) pxTCPHeader;
            ( void ) lRxSpace;
        }
        #endif /* ipconfigUSE_TCP_WIN */

        if( xSendLength != 0 )
 800f97e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f980:	2b00      	cmp	r3, #0
 800f982:	d009      	beq.n	800f998 <prvSendData+0x150>
                                         ( unsigned ) xSendLength ) );
            }

            /* Set the parameter 'xReleaseAfterSend' to the value of
             * ipconfigZERO_COPY_TX_DRIVER. */
            prvTCPReturnPacket( pxSocket, *ppxNetworkBuffer, ( uint32_t ) xSendLength, ipconfigZERO_COPY_TX_DRIVER );
 800f984:	68bb      	ldr	r3, [r7, #8]
 800f986:	6819      	ldr	r1, [r3, #0]
 800f988:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f98a:	2301      	movs	r3, #1
 800f98c:	68f8      	ldr	r0, [r7, #12]
 800f98e:	f7ff fae0 	bl	800ef52 <prvTCPReturnPacket>
            #if ( ipconfigZERO_COPY_TX_DRIVER != 0 )
            {
                /* The driver has taken ownership of the Network Buffer. */
                *ppxNetworkBuffer = NULL;
 800f992:	68bb      	ldr	r3, [r7, #8]
 800f994:	2200      	movs	r2, #0
 800f996:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        return xSendLength;
 800f998:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    }
 800f99a:	4618      	mov	r0, r3
 800f99c:	373c      	adds	r7, #60	@ 0x3c
 800f99e:	46bd      	mov	sp, r7
 800f9a0:	bd90      	pop	{r4, r7, pc}

0800f9a2 <prvTCPSendSpecialPacketHelper>:
 *
 * @return pdFAIL always indicating that the packet was not consumed.
 */
    BaseType_t prvTCPSendSpecialPacketHelper( NetworkBufferDescriptor_t * pxNetworkBuffer,
                                              uint8_t ucTCPFlags )
    {
 800f9a2:	b480      	push	{r7}
 800f9a4:	b085      	sub	sp, #20
 800f9a6:	af00      	add	r7, sp, #0
 800f9a8:	6078      	str	r0, [r7, #4]
 800f9aa:	460b      	mov	r3, r1
 800f9ac:	70fb      	strb	r3, [r7, #3]
        BaseType_t xReturn = pdTRUE;
 800f9ae:	2301      	movs	r3, #1
 800f9b0:	60fb      	str	r3, [r7, #12]
            }
        }
        #endif /* !ipconfigIGNORE_UNKNOWN_PACKETS */

        /* The packet was not consumed. */
        return xReturn;
 800f9b2:	68fb      	ldr	r3, [r7, #12]
    }
 800f9b4:	4618      	mov	r0, r3
 800f9b6:	3714      	adds	r7, #20
 800f9b8:	46bd      	mov	sp, r7
 800f9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9be:	4770      	bx	lr

0800f9c0 <prvTCPSendChallengeAck>:
 * @return Returns the value back from #prvTCPSendSpecialPacketHelper.
 */
    BaseType_t prvTCPSendChallengeAck( NetworkBufferDescriptor_t * pxNetworkBuffer,
                                       uint32_t ulCurrentSequenceNumber,
                                       uint32_t ulOurSequenceNumber )
    {
 800f9c0:	b590      	push	{r4, r7, lr}
 800f9c2:	b087      	sub	sp, #28
 800f9c4:	af00      	add	r7, sp, #0
 800f9c6:	60f8      	str	r0, [r7, #12]
 800f9c8:	60b9      	str	r1, [r7, #8]
 800f9ca:	607a      	str	r2, [r7, #4]
        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                                                  &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( pxNetworkBuffer ) ] ) );
 800f9cc:	68fb      	ldr	r3, [r7, #12]
 800f9ce:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800f9d0:	68f8      	ldr	r0, [r7, #12]
 800f9d2:	f7fa fb8f 	bl	800a0f4 <uxIPHeaderSizePacket>
 800f9d6:	4603      	mov	r3, r0
 800f9d8:	330e      	adds	r3, #14
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 800f9da:	4423      	add	r3, r4
 800f9dc:	617b      	str	r3, [r7, #20]
         *  <ACK=RCV.NXT>
         *
         * The prvTCPSendSpecialPacketHelper function uses the sequence number of the packet as the
         * ACK number and the ACK number as the sequence number, therefore the values are set swapped
         * here to match the RFC. */
        pxProtocolHeaders->xTCPHeader.ulSequenceNumber = FreeRTOS_htonl( ulCurrentSequenceNumber );
 800f9de:	697b      	ldr	r3, [r7, #20]
 800f9e0:	68ba      	ldr	r2, [r7, #8]
 800f9e2:	605a      	str	r2, [r3, #4]
        pxProtocolHeaders->xTCPHeader.ulAckNr = FreeRTOS_htonl( ulOurSequenceNumber );
 800f9e4:	697b      	ldr	r3, [r7, #20]
 800f9e6:	687a      	ldr	r2, [r7, #4]
 800f9e8:	609a      	str	r2, [r3, #8]

        return prvTCPSendSpecialPacketHelper( pxNetworkBuffer, tcpTCP_FLAG_ACK );
 800f9ea:	2110      	movs	r1, #16
 800f9ec:	68f8      	ldr	r0, [r7, #12]
 800f9ee:	f7ff ffd8 	bl	800f9a2 <prvTCPSendSpecialPacketHelper>
 800f9f2:	4603      	mov	r3, r0
    }
 800f9f4:	4618      	mov	r0, r3
 800f9f6:	371c      	adds	r7, #28
 800f9f8:	46bd      	mov	sp, r7
 800f9fa:	bd90      	pop	{r4, r7, pc}

0800f9fc <prvTCPSendReset>:
 * @param[in] pxNetworkBuffer The network buffer descriptor with the packet.
 *
 * @return Returns the value back from #prvTCPSendSpecialPacketHelper.
 */
    BaseType_t prvTCPSendReset( NetworkBufferDescriptor_t * pxNetworkBuffer )
    {
 800f9fc:	b580      	push	{r7, lr}
 800f9fe:	b082      	sub	sp, #8
 800fa00:	af00      	add	r7, sp, #0
 800fa02:	6078      	str	r0, [r7, #4]
        return prvTCPSendSpecialPacketHelper( pxNetworkBuffer,
 800fa04:	2114      	movs	r1, #20
 800fa06:	6878      	ldr	r0, [r7, #4]
 800fa08:	f7ff ffcb 	bl	800f9a2 <prvTCPSendSpecialPacketHelper>
 800fa0c:	4603      	mov	r3, r0
                                              ( uint8_t ) tcpTCP_FLAG_ACK | ( uint8_t ) tcpTCP_FLAG_RST );
    }
 800fa0e:	4618      	mov	r0, r3
 800fa10:	3708      	adds	r7, #8
 800fa12:	46bd      	mov	sp, r7
 800fa14:	bd80      	pop	{r7, pc}
	...

0800fa18 <prvTCPReturnPacket_IPV4>:
 */
void prvTCPReturnPacket_IPV4( FreeRTOS_Socket_t * pxSocket,
                              NetworkBufferDescriptor_t * pxDescriptor,
                              uint32_t ulLen,
                              BaseType_t xReleaseAfterSend )
{
 800fa18:	b580      	push	{r7, lr}
 800fa1a:	b0a8      	sub	sp, #160	@ 0xa0
 800fa1c:	af00      	add	r7, sp, #0
 800fa1e:	60f8      	str	r0, [r7, #12]
 800fa20:	60b9      	str	r1, [r7, #8]
 800fa22:	607a      	str	r2, [r7, #4]
 800fa24:	603b      	str	r3, [r7, #0]
    TCPPacket_t * pxTCPPacket = NULL;
 800fa26:	2300      	movs	r3, #0
 800fa28:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    ProtocolHeaders_t * pxProtocolHeaders = NULL;
 800fa2c:	2300      	movs	r3, #0
 800fa2e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    IPHeader_t * pxIPHeader = NULL;
 800fa32:	2300      	movs	r3, #0
 800fa34:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    BaseType_t xDoRelease = xReleaseAfterSend;
 800fa38:	683b      	ldr	r3, [r7, #0]
 800fa3a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    EthernetHeader_t * pxEthernetHeader = NULL;
 800fa3e:	2300      	movs	r3, #0
 800fa40:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    NetworkBufferDescriptor_t * pxNetworkBuffer = pxDescriptor;
 800fa44:	68bb      	ldr	r3, [r7, #8]
 800fa46:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    NetworkBufferDescriptor_t xTempBuffer;
    /* memcpy() helper variables for MISRA Rule 21.15 compliance*/
    MACAddress_t xMACAddress;
    const void * pvCopySource = NULL;
 800fa4a:	2300      	movs	r3, #0
 800fa4c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    void * pvCopyDest = NULL;
 800fa50:	2300      	movs	r3, #0
 800fa52:	67fb      	str	r3, [r7, #124]	@ 0x7c
    const size_t uxIPHeaderSize = ipSIZE_OF_IPv4_HEADER;
 800fa54:	2314      	movs	r3, #20
 800fa56:	67bb      	str	r3, [r7, #120]	@ 0x78
    uint32_t ulDestinationIPAddress;
    eResolutionLookupResult_t eResult;
    NetworkEndPoint_t * pxEndPoint = NULL;
 800fa58:	2300      	movs	r3, #0
 800fa5a:	617b      	str	r3, [r7, #20]

    do
    {
        /* For sending, a pseudo network buffer will be used, as explained above. */

        if( pxNetworkBuffer == NULL )
 800fa5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	d117      	bne.n	800fa94 <prvTCPReturnPacket_IPV4+0x7c>
        {
            pxNetworkBuffer = &xTempBuffer;
 800fa64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800fa68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

            ( void ) memset( &xTempBuffer, 0, sizeof( xTempBuffer ) );
 800fa6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800fa70:	2238      	movs	r2, #56	@ 0x38
 800fa72:	2100      	movs	r1, #0
 800fa74:	4618      	mov	r0, r3
 800fa76:	f007 fd6c 	bl	8017552 <memset>
            #if ( ipconfigUSE_LINKED_RX_MESSAGES != 0 )
            {
                pxNetworkBuffer->pxNextBuffer = NULL;
            }
            #endif
            pxNetworkBuffer->pucEthernetBuffer = pxSocket->u.xTCP.xPacket.u.ucLastPacket;
 800fa7a:	68fb      	ldr	r3, [r7, #12]
 800fa7c:	f103 02ae 	add.w	r2, r3, #174	@ 0xae
 800fa80:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fa84:	625a      	str	r2, [r3, #36]	@ 0x24
            pxNetworkBuffer->xDataLength = sizeof( pxSocket->u.xTCP.xPacket.u.ucLastPacket );
 800fa86:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fa8a:	225a      	movs	r2, #90	@ 0x5a
 800fa8c:	629a      	str	r2, [r3, #40]	@ 0x28
            xDoRelease = pdFALSE;
 800fa8e:	2300      	movs	r3, #0
 800fa90:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        #if ( ipconfigZERO_COPY_TX_DRIVER != 0 )
        {
            if( xDoRelease == pdFALSE )
 800fa94:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	d110      	bne.n	800fabe <prvTCPReturnPacket_IPV4+0xa6>
            {
                /* A zero-copy network driver wants to pass the packet buffer
                 * to DMA, so a new buffer must be created. */
                pxNetworkBuffer = pxDuplicateNetworkBufferWithDescriptor( pxNetworkBuffer, ( size_t ) pxNetworkBuffer->xDataLength );
 800fa9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800faa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800faa2:	4619      	mov	r1, r3
 800faa4:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 800faa8:	f7fa fdbe 	bl	800a628 <pxDuplicateNetworkBufferWithDescriptor>
 800faac:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

                if( pxNetworkBuffer != NULL )
 800fab0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fab4:	2b00      	cmp	r3, #0
 800fab6:	d002      	beq.n	800fabe <prvTCPReturnPacket_IPV4+0xa6>
                {
                    xDoRelease = pdTRUE;
 800fab8:	2301      	movs	r3, #1
 800faba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
            }
        }
        #endif /* ipconfigZERO_COPY_TX_DRIVER */

        #ifndef __COVERITY__
            if( pxNetworkBuffer != NULL ) /* LCOV_EXCL_BR_LINE the 2nd branch will never be reached */
 800fabe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fac2:	2b00      	cmp	r3, #0
 800fac4:	f000 8168 	beq.w	800fd98 <prvTCPReturnPacket_IPV4+0x380>
            NetworkInterface_t * pxInterface;

            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxIPHeader = ( ( IPHeader_t * ) &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER ] ) );
 800fac8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800facc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800face:	330e      	adds	r3, #14
 800fad0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
            /* Map the Ethernet buffer onto a TCPPacket_t struct for easy access to the fields. */

            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxTCPPacket = ( TCPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer;
 800fad4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fada:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
            pxEthernetHeader = ( EthernetHeader_t * ) &( pxTCPPacket->xEthernetHeader );
 800fade:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fae2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxProtocolHeaders = ( ProtocolHeaders_t * ) &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSize ] );
 800fae6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800faea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800faec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800faee:	330e      	adds	r3, #14
 800faf0:	4413      	add	r3, r2
 800faf2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

            if( pxNetworkBuffer->pxEndPoint == NULL )
 800faf6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fafa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fafc:	2b00      	cmp	r3, #0
 800fafe:	d10b      	bne.n	800fb18 <prvTCPReturnPacket_IPV4+0x100>
            {
                prvTCPReturn_SetEndPoint( pxSocket, pxNetworkBuffer, uxIPHeaderSize );
 800fb00:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800fb02:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 800fb06:	68f8      	ldr	r0, [r7, #12]
 800fb08:	f7ff fc56 	bl	800f3b8 <prvTCPReturn_SetEndPoint>

                if( pxNetworkBuffer->pxEndPoint == NULL )
 800fb0c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fb10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fb12:	2b00      	cmp	r3, #0
 800fb14:	f000 813d 	beq.w	800fd92 <prvTCPReturnPacket_IPV4+0x37a>
                    break;
                }
            }

            /* Fill the packet, using hton translations. */
            if( pxSocket != NULL )
 800fb18:	68fb      	ldr	r3, [r7, #12]
 800fb1a:	2b00      	cmp	r3, #0
 800fb1c:	d019      	beq.n	800fb52 <prvTCPReturnPacket_IPV4+0x13a>
            {
                prvTCPReturn_CheckTCPWindow( pxSocket, pxNetworkBuffer, uxIPHeaderSize );
 800fb1e:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800fb20:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 800fb24:	68f8      	ldr	r0, [r7, #12]
 800fb26:	f7ff fa40 	bl	800efaa <prvTCPReturn_CheckTCPWindow>
                prvTCPReturn_SetSequenceNumber( pxSocket, pxNetworkBuffer, uxIPHeaderSize, ulLen );
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800fb2e:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 800fb32:	68f8      	ldr	r0, [r7, #12]
 800fb34:	f7ff faa9 	bl	800f08a <prvTCPReturn_SetSequenceNumber>
                pxIPHeader->ulDestinationIPAddress = FreeRTOS_htonl( pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4 );
 800fb38:	68fb      	ldr	r3, [r7, #12]
 800fb3a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800fb3c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fb40:	611a      	str	r2, [r3, #16]
                pxIPHeader->ulSourceIPAddress = pxNetworkBuffer->pxEndPoint->ipv4_settings.ulIPAddress;
 800fb42:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fb46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fb48:	681a      	ldr	r2, [r3, #0]
 800fb4a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fb4e:	60da      	str	r2, [r3, #12]
 800fb50:	e01b      	b.n	800fb8a <prvTCPReturnPacket_IPV4+0x172>
            }
            else
            {
                /* Sending data without a socket, probably replying with a RST flag
                 * Just swap the two sequence numbers. */
                vFlip_32( pxProtocolHeaders->xTCPHeader.ulSequenceNumber, pxProtocolHeaders->xTCPHeader.ulAckNr );
 800fb52:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800fb56:	685b      	ldr	r3, [r3, #4]
 800fb58:	677b      	str	r3, [r7, #116]	@ 0x74
 800fb5a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800fb5e:	689a      	ldr	r2, [r3, #8]
 800fb60:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800fb64:	605a      	str	r2, [r3, #4]
 800fb66:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800fb6a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800fb6c:	609a      	str	r2, [r3, #8]
                vFlip_32( pxIPHeader->ulDestinationIPAddress, pxIPHeader->ulSourceIPAddress );
 800fb6e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fb72:	691b      	ldr	r3, [r3, #16]
 800fb74:	673b      	str	r3, [r7, #112]	@ 0x70
 800fb76:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fb7a:	68da      	ldr	r2, [r3, #12]
 800fb7c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fb80:	611a      	str	r2, [r3, #16]
 800fb82:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fb86:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800fb88:	60da      	str	r2, [r3, #12]
            }

            pxIPHeader->ucTimeToLive = ( uint8_t ) ipconfigTCP_TIME_TO_LIVE;
 800fb8a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fb8e:	2240      	movs	r2, #64	@ 0x40
 800fb90:	721a      	strb	r2, [r3, #8]
            pxIPHeader->usLength = FreeRTOS_htons( ulLen );
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	b29a      	uxth	r2, r3
 800fb96:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fb9a:	805a      	strh	r2, [r3, #2]

            /* Just an increasing number. */
            pxIPHeader->usIdentification = FreeRTOS_htons( usPacketIdentifier );
 800fb9c:	4b84      	ldr	r3, [pc, #528]	@ (800fdb0 <prvTCPReturnPacket_IPV4+0x398>)
 800fb9e:	881a      	ldrh	r2, [r3, #0]
 800fba0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fba4:	809a      	strh	r2, [r3, #4]
            usPacketIdentifier++;
 800fba6:	4b82      	ldr	r3, [pc, #520]	@ (800fdb0 <prvTCPReturnPacket_IPV4+0x398>)
 800fba8:	881b      	ldrh	r3, [r3, #0]
 800fbaa:	3301      	adds	r3, #1
 800fbac:	b29a      	uxth	r2, r3
 800fbae:	4b80      	ldr	r3, [pc, #512]	@ (800fdb0 <prvTCPReturnPacket_IPV4+0x398>)
 800fbb0:	801a      	strh	r2, [r3, #0]
             * The header was never memset to zero, so set both the fragment offset and fragmentation flags in one go.
             */
            #if ( ipconfigFORCE_IP_DONT_FRAGMENT != 0 )
                pxIPHeader->usFragmentOffset = ipFRAGMENT_FLAGS_DONT_FRAGMENT;
            #else
                pxIPHeader->usFragmentOffset = 0U;
 800fbb2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fbb6:	2200      	movs	r2, #0
 800fbb8:	719a      	strb	r2, [r3, #6]
 800fbba:	2200      	movs	r2, #0
 800fbbc:	71da      	strb	r2, [r3, #7]
                /* calculate the TCP checksum for an outgoing packet. */
                ( void ) usGenerateProtocolChecksum( ( uint8_t * ) pxTCPPacket, pxNetworkBuffer->xDataLength, pdTRUE );
            }
            #endif /* if ( ipconfigDRIVER_INCLUDED_TX_IP_CHECKSUM == 0 ) */

            vFlip_16( pxProtocolHeaders->xTCPHeader.usSourcePort, pxProtocolHeaders->xTCPHeader.usDestinationPort );
 800fbbe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800fbc2:	781a      	ldrb	r2, [r3, #0]
 800fbc4:	785b      	ldrb	r3, [r3, #1]
 800fbc6:	021b      	lsls	r3, r3, #8
 800fbc8:	4313      	orrs	r3, r2
 800fbca:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800fbce:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800fbd2:	885b      	ldrh	r3, [r3, #2]
 800fbd4:	b29a      	uxth	r2, r3
 800fbd6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800fbda:	801a      	strh	r2, [r3, #0]
 800fbdc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800fbe0:	f8b7 206e 	ldrh.w	r2, [r7, #110]	@ 0x6e
 800fbe4:	805a      	strh	r2, [r3, #2]

            /* Important: tell NIC driver how many bytes must be sent. */
            pxNetworkBuffer->xDataLength = ( size_t ) ulLen;
 800fbe6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fbea:	687a      	ldr	r2, [r7, #4]
 800fbec:	629a      	str	r2, [r3, #40]	@ 0x28
            pxNetworkBuffer->xDataLength += ipSIZE_OF_ETH_HEADER;
 800fbee:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fbf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fbf4:	f103 020e 	add.w	r2, r3, #14
 800fbf8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fbfc:	629a      	str	r2, [r3, #40]	@ 0x28
            {
                pxNetworkBuffer->pxNextBuffer = NULL;
            }
            #endif

            pvCopySource = &pxEthernetHeader->xSourceAddress;
 800fbfe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800fc02:	3306      	adds	r3, #6
 800fc04:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
            ulDestinationIPAddress = pxIPHeader->ulDestinationIPAddress;
 800fc08:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fc0c:	691b      	ldr	r3, [r3, #16]
 800fc0e:	61bb      	str	r3, [r7, #24]

            eResult = eARPGetCacheEntry( &ulDestinationIPAddress, &xMACAddress, &pxEndPoint );
 800fc10:	f107 0214 	add.w	r2, r7, #20
 800fc14:	f107 011c 	add.w	r1, r7, #28
 800fc18:	f107 0318 	add.w	r3, r7, #24
 800fc1c:	4618      	mov	r0, r3
 800fc1e:	f7f8 fa4d 	bl	80080bc <eARPGetCacheEntry>
 800fc22:	4603      	mov	r3, r0
 800fc24:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d

            if( eResult == eResolutionCacheHit )
 800fc28:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 800fc2c:	2b01      	cmp	r3, #1
 800fc2e:	d108      	bne.n	800fc42 <prvTCPReturnPacket_IPV4+0x22a>
            {
                pvCopySource = &xMACAddress;
 800fc30:	f107 031c 	add.w	r3, r7, #28
 800fc34:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                pxNetworkBuffer->pxEndPoint = pxEndPoint;
 800fc38:	697a      	ldr	r2, [r7, #20]
 800fc3a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fc3e:	631a      	str	r2, [r3, #48]	@ 0x30
 800fc40:	e004      	b.n	800fc4c <prvTCPReturnPacket_IPV4+0x234>
            }
            else
            {
                pvCopySource = &pxEthernetHeader->xSourceAddress;
 800fc42:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800fc46:	3306      	adds	r3, #6
 800fc48:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
            }

            if( pxNetworkBuffer->pxEndPoint == NULL )
 800fc4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fc50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	f000 809f 	beq.w	800fd96 <prvTCPReturnPacket_IPV4+0x37e>
            {
                break;
            }

            /* Fill in the destination MAC addresses. */
            pvCopyDest = &pxEthernetHeader->xDestinationAddress;
 800fc58:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800fc5c:	67fb      	str	r3, [r7, #124]	@ 0x7c
            ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( pxEthernetHeader->xDestinationAddress ) );
 800fc5e:	2206      	movs	r2, #6
 800fc60:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 800fc64:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800fc66:	f007 fd4e 	bl	8017706 <memcpy>
            /*
             * Use helper variables for memcpy() to remain
             * compliant with MISRA Rule 21.15.  These should be
             * optimized away.
             */
            pvCopySource = pxNetworkBuffer->pxEndPoint->xMACAddress.ucBytes;
 800fc6a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fc6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fc70:	3338      	adds	r3, #56	@ 0x38
 800fc72:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
            pvCopyDest = &pxEthernetHeader->xSourceAddress;
 800fc76:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800fc7a:	3306      	adds	r3, #6
 800fc7c:	67fb      	str	r3, [r7, #124]	@ 0x7c
            ( void ) memcpy( pvCopyDest, pvCopySource, ( size_t ) ipMAC_ADDRESS_LENGTH_BYTES );
 800fc7e:	2206      	movs	r2, #6
 800fc80:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 800fc84:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800fc86:	f007 fd3e 	bl	8017706 <memcpy>

            #if ( ipconfigETHERNET_MINIMUM_PACKET_BYTES > 0 )
            {
                if( pxNetworkBuffer->xDataLength < ( size_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES )
 800fc8a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fc8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fc90:	2b3b      	cmp	r3, #59	@ 0x3b
 800fc92:	d81a      	bhi.n	800fcca <prvTCPReturnPacket_IPV4+0x2b2>
                {
                    BaseType_t xIndex;

                    for( xIndex = ( BaseType_t ) pxNetworkBuffer->xDataLength; xIndex < ( BaseType_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES; xIndex++ )
 800fc94:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fc98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fc9a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800fc9e:	e00c      	b.n	800fcba <prvTCPReturnPacket_IPV4+0x2a2>
                    {
                        pxNetworkBuffer->pucEthernetBuffer[ xIndex ] = 0U;
 800fca0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fca4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fca6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800fcaa:	4413      	add	r3, r2
 800fcac:	2200      	movs	r2, #0
 800fcae:	701a      	strb	r2, [r3, #0]
                    for( xIndex = ( BaseType_t ) pxNetworkBuffer->xDataLength; xIndex < ( BaseType_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES; xIndex++ )
 800fcb0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800fcb4:	3301      	adds	r3, #1
 800fcb6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800fcba:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800fcbe:	2b3b      	cmp	r3, #59	@ 0x3b
 800fcc0:	ddee      	ble.n	800fca0 <prvTCPReturnPacket_IPV4+0x288>
                    }

                    pxNetworkBuffer->xDataLength = ( size_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES;
 800fcc2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fcc6:	223c      	movs	r2, #60	@ 0x3c
 800fcc8:	629a      	str	r2, [r3, #40]	@ 0x28
            #endif /* if( ipconfigETHERNET_MINIMUM_PACKET_BYTES > 0 ) */

            /* Send! */
            iptraceNETWORK_INTERFACE_OUTPUT( pxNetworkBuffer->xDataLength, pxNetworkBuffer->pucEthernetBuffer );

            configASSERT( pxNetworkBuffer->pxEndPoint->pxNetworkInterface != NULL );
 800fcca:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fcce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fcd0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fcd2:	2b00      	cmp	r3, #0
 800fcd4:	d10d      	bne.n	800fcf2 <prvTCPReturnPacket_IPV4+0x2da>
	__asm volatile
 800fcd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fcda:	b672      	cpsid	i
 800fcdc:	f383 8811 	msr	BASEPRI, r3
 800fce0:	f3bf 8f6f 	isb	sy
 800fce4:	f3bf 8f4f 	dsb	sy
 800fce8:	b662      	cpsie	i
 800fcea:	663b      	str	r3, [r7, #96]	@ 0x60
}
 800fcec:	bf00      	nop
 800fcee:	bf00      	nop
 800fcf0:	e7fd      	b.n	800fcee <prvTCPReturnPacket_IPV4+0x2d6>
            configASSERT( pxNetworkBuffer->pxEndPoint->pxNetworkInterface->pfOutput != NULL );
 800fcf2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fcf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fcf8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fcfa:	68db      	ldr	r3, [r3, #12]
 800fcfc:	2b00      	cmp	r3, #0
 800fcfe:	d10d      	bne.n	800fd1c <prvTCPReturnPacket_IPV4+0x304>
	__asm volatile
 800fd00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd04:	b672      	cpsid	i
 800fd06:	f383 8811 	msr	BASEPRI, r3
 800fd0a:	f3bf 8f6f 	isb	sy
 800fd0e:	f3bf 8f4f 	dsb	sy
 800fd12:	b662      	cpsie	i
 800fd14:	65fb      	str	r3, [r7, #92]	@ 0x5c
}
 800fd16:	bf00      	nop
 800fd18:	bf00      	nop
 800fd1a:	e7fd      	b.n	800fd18 <prvTCPReturnPacket_IPV4+0x300>

            pxInterface = pxNetworkBuffer->pxEndPoint->pxNetworkInterface;
 800fd1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fd20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fd22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fd24:	66bb      	str	r3, [r7, #104]	@ 0x68
            ( void ) pxInterface->pfOutput( pxInterface, pxNetworkBuffer, xDoRelease );
 800fd26:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800fd28:	68db      	ldr	r3, [r3, #12]
 800fd2a:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800fd2e:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 800fd32:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800fd34:	4798      	blx	r3

            if( xDoRelease == pdFALSE )
 800fd36:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fd3a:	2b00      	cmp	r3, #0
 800fd3c:	d125      	bne.n	800fd8a <prvTCPReturnPacket_IPV4+0x372>
            {
                /* Swap-back some fields, as pxBuffer probably points to a socket field
                 * containing the packet header. */
                vFlip_16( pxTCPPacket->xTCPHeader.usSourcePort, pxTCPPacket->xTCPHeader.usDestinationPort );
 800fd3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fd42:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 800fd46:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800fd4a:	021b      	lsls	r3, r3, #8
 800fd4c:	4313      	orrs	r3, r2
 800fd4e:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800fd52:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fd56:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800fd58:	b29a      	uxth	r2, r3
 800fd5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fd5e:	845a      	strh	r2, [r3, #34]	@ 0x22
 800fd60:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fd64:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 800fd68:	849a      	strh	r2, [r3, #36]	@ 0x24

                pxIPHeader->ulSourceIPAddress = pxIPHeader->ulDestinationIPAddress;
 800fd6a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fd6e:	691a      	ldr	r2, [r3, #16]
 800fd70:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fd74:	60da      	str	r2, [r3, #12]

                ( void ) memcpy( pxEthernetHeader->xSourceAddress.ucBytes, pxEthernetHeader->xDestinationAddress.ucBytes, ( size_t ) ipMAC_ADDRESS_LENGTH_BYTES );
 800fd76:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800fd7a:	3306      	adds	r3, #6
 800fd7c:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800fd80:	2206      	movs	r2, #6
 800fd82:	4618      	mov	r0, r3
 800fd84:	f007 fcbf 	bl	8017706 <memcpy>
 800fd88:	e006      	b.n	800fd98 <prvTCPReturnPacket_IPV4+0x380>
            }
            else
            {
                xDoRelease = pdFALSE;
 800fd8a:	2300      	movs	r3, #0
 800fd8c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800fd90:	e002      	b.n	800fd98 <prvTCPReturnPacket_IPV4+0x380>
                    break;
 800fd92:	bf00      	nop
 800fd94:	e000      	b.n	800fd98 <prvTCPReturnPacket_IPV4+0x380>
                break;
 800fd96:	bf00      	nop
                /* The buffer has been passed to DMA and will be released after use */
            }
        } /* if( pxNetworkBuffer != NULL ) */
    } while( ipFALSE_BOOL );

    if( xDoRelease == pdTRUE )
 800fd98:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fd9c:	2b01      	cmp	r3, #1
 800fd9e:	d103      	bne.n	800fda8 <prvTCPReturnPacket_IPV4+0x390>
    {
        vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800fda0:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 800fda4:	f001 fcae 	bl	8011704 <vReleaseNetworkBufferAndDescriptor>
    }
}
 800fda8:	bf00      	nop
 800fdaa:	37a0      	adds	r7, #160	@ 0xa0
 800fdac:	46bd      	mov	sp, r7
 800fdae:	bd80      	pop	{r7, pc}
 800fdb0:	20001308 	.word	0x20001308

0800fdb4 <prvTCPPrepareConnect_IPV4>:
 *       the Ethernet address of the target will be found using ARP. In case the
 *       target IP address is not within the netmask, the hardware address of the
 *       gateway will be used.
 */
BaseType_t prvTCPPrepareConnect_IPV4( FreeRTOS_Socket_t * pxSocket )
{
 800fdb4:	b580      	push	{r7, lr}
 800fdb6:	b08c      	sub	sp, #48	@ 0x30
 800fdb8:	af00      	add	r7, sp, #0
 800fdba:	6078      	str	r0, [r7, #4]
    TCPPacket_t * pxTCPPacket;
    IPHeader_t * pxIPHeader;
    eResolutionLookupResult_t eReturned;
    uint32_t ulRemoteIP;
    MACAddress_t xEthAddress;
    BaseType_t xReturn = pdTRUE;
 800fdbc:	2301      	movs	r3, #1
 800fdbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t ulInitialSequenceNumber = 0;
 800fdc0:	2300      	movs	r3, #0
 800fdc2:	62bb      	str	r3, [r7, #40]	@ 0x28

    #if ( ipconfigHAS_PRINTF != 0 )
    {
        /* Only necessary for nicer logging. */
        ( void ) memset( xEthAddress.ucBytes, 0, sizeof( xEthAddress.ucBytes ) );
 800fdc4:	f107 030c 	add.w	r3, r7, #12
 800fdc8:	2206      	movs	r2, #6
 800fdca:	2100      	movs	r1, #0
 800fdcc:	4618      	mov	r0, r3
 800fdce:	f007 fbc0 	bl	8017552 <memset>
    }
    #endif /* ipconfigHAS_PRINTF != 0 */

    ulRemoteIP = FreeRTOS_htonl( pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4 );
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fdd6:	617b      	str	r3, [r7, #20]
    /* Determine the ARP cache status for the requested IP address. */
    eReturned = eARPGetCacheEntry( &( ulRemoteIP ), &( xEthAddress ), &( pxSocket->pxEndPoint ) );
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	f103 0250 	add.w	r2, r3, #80	@ 0x50
 800fdde:	f107 010c 	add.w	r1, r7, #12
 800fde2:	f107 0314 	add.w	r3, r7, #20
 800fde6:	4618      	mov	r0, r3
 800fde8:	f7f8 f968 	bl	80080bc <eARPGetCacheEntry>
 800fdec:	4603      	mov	r3, r0
 800fdee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    switch( eReturned )
 800fdf2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fdf6:	2b01      	cmp	r3, #1
 800fdf8:	d00e      	beq.n	800fe18 <prvTCPPrepareConnect_IPV4+0x64>

        case eResolutionCacheMiss: /* An ARP table lookup did not find a valid entry. */
        case eResolutionFailed:    /* There is no IP address, or an ARP is still in progress. */
        default:
            /* Count the number of times it could not find the ARP address. */
            pxSocket->u.xTCP.ucRepCount++;
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800fe00:	3301      	adds	r3, #1
 800fe02:	b2da      	uxtb	r2, r3
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                                     xEthAddress.ucBytes[ 3 ],
                                     xEthAddress.ucBytes[ 4 ],
                                     xEthAddress.ucBytes[ 5 ] ) );

            /* And issue a (new) ARP request */
            FreeRTOS_OutputARPRequest( ulRemoteIP );
 800fe0a:	697b      	ldr	r3, [r7, #20]
 800fe0c:	4618      	mov	r0, r3
 800fe0e:	f7f8 fb83 	bl	8008518 <FreeRTOS_OutputARPRequest>
            xReturn = pdFALSE;
 800fe12:	2300      	movs	r3, #0
 800fe14:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800fe16:	e000      	b.n	800fe1a <prvTCPPrepareConnect_IPV4+0x66>
            break;                 /* We can now prepare the SYN packet. */
 800fe18:	bf00      	nop
    }

    if( xReturn != pdFALSE )
 800fe1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	d010      	beq.n	800fe42 <prvTCPPrepareConnect_IPV4+0x8e>
    {
        /* Get a difficult-to-predict initial sequence number for this 4-tuple. */
        ulInitialSequenceNumber = ulApplicationGetNextSequenceNumber( pxSocket->xLocalAddress.ulIP_IPv4,
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	8f19      	ldrh	r1, [r3, #56]	@ 0x38
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800fe32:	f7fa f9c3 	bl	800a1bc <ulApplicationGetNextSequenceNumber>
 800fe36:	62b8      	str	r0, [r7, #40]	@ 0x28
                                                                      pxSocket->usLocalPort,
                                                                      pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4,
                                                                      pxSocket->u.xTCP.usRemotePort );

        /* Check for a random number generation error. */
        if( ulInitialSequenceNumber == 0U )
 800fe38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe3a:	2b00      	cmp	r3, #0
 800fe3c:	d101      	bne.n	800fe42 <prvTCPPrepareConnect_IPV4+0x8e>
        {
            xReturn = pdFALSE;
 800fe3e:	2300      	movs	r3, #0
 800fe40:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
    }

    if( xReturn != pdFALSE )
 800fe42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe44:	2b00      	cmp	r3, #0
 800fe46:	d05d      	beq.n	800ff04 <prvTCPPrepareConnect_IPV4+0x150>
         * the buffer onto the TCPPacket_t struct to easily access it's field. */

        /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxTCPPacket = ( ( TCPPacket_t * ) pxSocket->u.xTCP.xPacket.u.ucLastPacket );
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	33ae      	adds	r3, #174	@ 0xae
 800fe4c:	623b      	str	r3, [r7, #32]
        pxIPHeader = &pxTCPPacket->xIPHeader;
 800fe4e:	6a3b      	ldr	r3, [r7, #32]
 800fe50:	330e      	adds	r3, #14
 800fe52:	61fb      	str	r3, [r7, #28]

        /* reset the retry counter to zero. */
        pxSocket->u.xTCP.ucRepCount = 0U;
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	2200      	movs	r2, #0
 800fe58:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        /* And remember that the connect/SYN data are prepared. */
        pxSocket->u.xTCP.bits.bConnPrepared = pdTRUE_UNSIGNED;
 800fe5c:	687a      	ldr	r2, [r7, #4]
 800fe5e:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800fe62:	f043 0308 	orr.w	r3, r3, #8
 800fe66:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d

        /* Now that the Ethernet address is known, the initial packet can be
         * prepared. */
        ( void ) memset( pxSocket->u.xTCP.xPacket.u.ucLastPacket, 0, sizeof( pxSocket->u.xTCP.xPacket.u.ucLastPacket ) );
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	33ae      	adds	r3, #174	@ 0xae
 800fe6e:	225a      	movs	r2, #90	@ 0x5a
 800fe70:	2100      	movs	r1, #0
 800fe72:	4618      	mov	r0, r3
 800fe74:	f007 fb6d 	bl	8017552 <memset>

        /* Write the Ethernet address in Source, because it will be swapped by
         * prvTCPReturnPacket(). */
        ( void ) memcpy( ( void * ) ( &pxTCPPacket->xEthernetHeader.xSourceAddress ), ( const void * ) ( &xEthAddress ), sizeof( xEthAddress ) );
 800fe78:	6a3b      	ldr	r3, [r7, #32]
 800fe7a:	3306      	adds	r3, #6
 800fe7c:	461a      	mov	r2, r3
 800fe7e:	f107 030c 	add.w	r3, r7, #12
 800fe82:	6818      	ldr	r0, [r3, #0]
 800fe84:	6010      	str	r0, [r2, #0]
 800fe86:	889b      	ldrh	r3, [r3, #4]
 800fe88:	8093      	strh	r3, [r2, #4]

        /* 'ipIPv4_FRAME_TYPE' is already in network-byte-order. */
        pxTCPPacket->xEthernetHeader.usFrameType = ipIPv4_FRAME_TYPE;
 800fe8a:	6a3b      	ldr	r3, [r7, #32]
 800fe8c:	2200      	movs	r2, #0
 800fe8e:	731a      	strb	r2, [r3, #12]
 800fe90:	2200      	movs	r2, #0
 800fe92:	f042 0208 	orr.w	r2, r2, #8
 800fe96:	735a      	strb	r2, [r3, #13]

        pxIPHeader->ucVersionHeaderLength = 0x45U;
 800fe98:	69fb      	ldr	r3, [r7, #28]
 800fe9a:	2245      	movs	r2, #69	@ 0x45
 800fe9c:	701a      	strb	r2, [r3, #0]
        usLength = ( uint16_t ) ( sizeof( TCPPacket_t ) - sizeof( pxTCPPacket->xEthernetHeader ) );
 800fe9e:	2338      	movs	r3, #56	@ 0x38
 800fea0:	837b      	strh	r3, [r7, #26]
        pxIPHeader->usLength = FreeRTOS_htons( usLength );
 800fea2:	69fb      	ldr	r3, [r7, #28]
 800fea4:	8b7a      	ldrh	r2, [r7, #26]
 800fea6:	805a      	strh	r2, [r3, #2]
        pxIPHeader->ucTimeToLive = ( uint8_t ) ipconfigTCP_TIME_TO_LIVE;
 800fea8:	69fb      	ldr	r3, [r7, #28]
 800feaa:	2240      	movs	r2, #64	@ 0x40
 800feac:	721a      	strb	r2, [r3, #8]

        pxIPHeader->ucProtocol = ( uint8_t ) ipPROTOCOL_TCP;
 800feae:	69fb      	ldr	r3, [r7, #28]
 800feb0:	2206      	movs	r2, #6
 800feb2:	725a      	strb	r2, [r3, #9]

        /* Addresses and ports will be stored swapped because prvTCPReturnPacket
         * will swap them back while replying. */
        pxIPHeader->ulSourceIPAddress = FreeRTOS_htonl( pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4 );
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800feb8:	69fb      	ldr	r3, [r7, #28]
 800feba:	60da      	str	r2, [r3, #12]

        pxTCPPacket->xTCPHeader.usSourcePort = FreeRTOS_htons( pxSocket->u.xTCP.usRemotePort );
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	f8b3 2068 	ldrh.w	r2, [r3, #104]	@ 0x68
 800fec2:	6a3b      	ldr	r3, [r7, #32]
 800fec4:	845a      	strh	r2, [r3, #34]	@ 0x22
        pxTCPPacket->xTCPHeader.usDestinationPort = FreeRTOS_htons( pxSocket->usLocalPort );
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	8f1a      	ldrh	r2, [r3, #56]	@ 0x38
 800feca:	6a3b      	ldr	r3, [r7, #32]
 800fecc:	849a      	strh	r2, [r3, #36]	@ 0x24

        /* We are actively connecting, so the peer's Initial Sequence Number (ISN)
         * isn't known yet. */
        pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber = 0U;
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	2200      	movs	r2, #0
 800fed2:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134

        /* Start with ISN (Initial Sequence Number). */
        pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber = ulInitialSequenceNumber;
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800feda:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150

        /* The TCP header size is 20 bytes, divided by 4 equals 5, which is put in
         * the high nibble of the TCP offset field. */
        pxTCPPacket->xTCPHeader.ucTCPOffset = 0x50U;
 800fede:	6a3b      	ldr	r3, [r7, #32]
 800fee0:	2250      	movs	r2, #80	@ 0x50
 800fee2:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e

        /* Only set the SYN flag. */
        pxTCPPacket->xTCPHeader.ucTCPFlags = tcpTCP_FLAG_SYN;
 800fee6:	6a3b      	ldr	r3, [r7, #32]
 800fee8:	2202      	movs	r2, #2
 800feea:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

        /* Set the value of usMSS for this socket. */
        prvSocketSetMSS( pxSocket );
 800feee:	6878      	ldr	r0, [r7, #4]
 800fef0:	f000 f80d 	bl	800ff0e <prvSocketSetMSS>

        /* The initial sequence numbers at our side are known.  Later
         * vTCPWindowInit() will be called to fill in the peer's sequence numbers, but
         * first wait for a SYN+ACK reply. */
        if( prvTCPCreateWindow( pxSocket ) != pdTRUE )
 800fef4:	6878      	ldr	r0, [r7, #4]
 800fef6:	f7ff f924 	bl	800f142 <prvTCPCreateWindow>
 800fefa:	4603      	mov	r3, r0
 800fefc:	2b01      	cmp	r3, #1
 800fefe:	d001      	beq.n	800ff04 <prvTCPPrepareConnect_IPV4+0x150>
        {
            xReturn = pdFALSE;
 800ff00:	2300      	movs	r3, #0
 800ff02:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
    }

    return xReturn;
 800ff04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800ff06:	4618      	mov	r0, r3
 800ff08:	3730      	adds	r7, #48	@ 0x30
 800ff0a:	46bd      	mov	sp, r7
 800ff0c:	bd80      	pop	{r7, pc}

0800ff0e <prvSocketSetMSS>:
 * @brief Set the MSS (Maximum segment size) associated with the given socket.
 *
 * @param[in] pxSocket The socket whose MSS is to be set.
 */
    void prvSocketSetMSS( FreeRTOS_Socket_t * pxSocket )
    {
 800ff0e:	b580      	push	{r7, lr}
 800ff10:	b082      	sub	sp, #8
 800ff12:	af00      	add	r7, sp, #0
 800ff14:	6078      	str	r0, [r7, #4]
        switch( pxSocket->bits.bIsIPv6 ) /* LCOV_EXCL_BR_LINE */
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	7a1b      	ldrb	r3, [r3, #8]
 800ff1a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800ff1e:	b2db      	uxtb	r3, r3
 800ff20:	2b00      	cmp	r3, #0
 800ff22:	d103      	bne.n	800ff2c <prvSocketSetMSS+0x1e>
        {
            #if ( ipconfigUSE_IPv4 != 0 )
                case pdFALSE_UNSIGNED:
                    prvSocketSetMSS_IPV4( pxSocket );
 800ff24:	6878      	ldr	r0, [r7, #4]
 800ff26:	f000 f806 	bl	800ff36 <prvSocketSetMSS_IPV4>
                    break;
 800ff2a:	e000      	b.n	800ff2e <prvSocketSetMSS+0x20>
            #endif /* ( ipconfigUSE_IPv6 != 0 ) */

            default: /* LCOV_EXCL_LINE */
                /* Shouldn't reach here */
                /* MISRA 16.4 Compliance */
                break; /* LCOV_EXCL_LINE */
 800ff2c:	bf00      	nop
        }
    }
 800ff2e:	bf00      	nop
 800ff30:	3708      	adds	r7, #8
 800ff32:	46bd      	mov	sp, r7
 800ff34:	bd80      	pop	{r7, pc}

0800ff36 <prvSocketSetMSS_IPV4>:
 * @brief Set the MSS (Maximum segment size) associated with the given socket.
 *
 * @param[in] pxSocket The socket whose MSS is to be set.
 */
void prvSocketSetMSS_IPV4( FreeRTOS_Socket_t * pxSocket )
{
 800ff36:	b580      	push	{r7, lr}
 800ff38:	b084      	sub	sp, #16
 800ff3a:	af00      	add	r7, sp, #0
 800ff3c:	6078      	str	r0, [r7, #4]
    uint32_t ulMSS = ipconfigTCP_MSS;
 800ff3e:	f240 53b4 	movw	r3, #1460	@ 0x5b4
 800ff42:	60fb      	str	r3, [r7, #12]
    const NetworkEndPoint_t * pxEndPoint = pxSocket->pxEndPoint;
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ff48:	60bb      	str	r3, [r7, #8]

    if( pxEndPoint != NULL )
 800ff4a:	68bb      	ldr	r3, [r7, #8]
 800ff4c:	2b00      	cmp	r3, #0
 800ff4e:	d012      	beq.n	800ff76 <prvSocketSetMSS_IPV4+0x40>
    {
        /* Do not allow MSS smaller than tcpMINIMUM_SEGMENT_LENGTH. */
        #if ( ipconfigTCP_MSS >= tcpMINIMUM_SEGMENT_LENGTH )
        {
            ulMSS = ipconfigTCP_MSS;
 800ff50:	f240 53b4 	movw	r3, #1460	@ 0x5b4
 800ff54:	60fb      	str	r3, [r7, #12]
            ulMSS = tcpMINIMUM_SEGMENT_LENGTH;
        }
        #endif

        /* Check if the remote IP-address belongs to the same netmask. */
        if( ( ( FreeRTOS_ntohl( pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4 ) ^ pxEndPoint->ipv4_settings.ulIPAddress ) & pxEndPoint->ipv4_settings.ulNetMask ) != 0U )
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800ff5a:	68bb      	ldr	r3, [r7, #8]
 800ff5c:	681b      	ldr	r3, [r3, #0]
 800ff5e:	405a      	eors	r2, r3
 800ff60:	68bb      	ldr	r3, [r7, #8]
 800ff62:	685b      	ldr	r3, [r3, #4]
 800ff64:	4013      	ands	r3, r2
 800ff66:	2b00      	cmp	r3, #0
 800ff68:	d005      	beq.n	800ff76 <prvSocketSetMSS_IPV4+0x40>
        {
            /* Data for this peer will pass through a router, and maybe through
             * the internet.  Limit the MSS to 1400 bytes or less. */
            ulMSS = FreeRTOS_min_uint32( ( uint32_t ) tcpREDUCED_MSS_THROUGH_INTERNET, ulMSS );
 800ff6a:	68f9      	ldr	r1, [r7, #12]
 800ff6c:	f44f 60af 	mov.w	r0, #1400	@ 0x578
 800ff70:	f7fa fd70 	bl	800aa54 <FreeRTOS_min_uint32>
 800ff74:	60f8      	str	r0, [r7, #12]
        }
    }

    FreeRTOS_debug_printf( ( "prvSocketSetMSS: %u bytes for %xip port %u\n", ( unsigned ) ulMSS, ( unsigned ) pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4, pxSocket->u.xTCP.usRemotePort ) );

    pxSocket->u.xTCP.usMSS = ( uint16_t ) ulMSS;
 800ff76:	68fb      	ldr	r3, [r7, #12]
 800ff78:	b29a      	uxth	r2, r3
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
}
 800ff80:	bf00      	nop
 800ff82:	3710      	adds	r7, #16
 800ff84:	46bd      	mov	sp, r7
 800ff86:	bd80      	pop	{r7, pc}

0800ff88 <xSequenceLessThanOrEqual>:
 *
 * @return pdTRUE when "( b - a ) < 0x80000000". Else, pdFALSE.
 */
        static portINLINE BaseType_t xSequenceLessThanOrEqual( uint32_t a,
                                                               uint32_t b )
        {
 800ff88:	b480      	push	{r7}
 800ff8a:	b085      	sub	sp, #20
 800ff8c:	af00      	add	r7, sp, #0
 800ff8e:	6078      	str	r0, [r7, #4]
 800ff90:	6039      	str	r1, [r7, #0]
            BaseType_t xResult = pdFALSE;
 800ff92:	2300      	movs	r3, #0
 800ff94:	60fb      	str	r3, [r7, #12]

            /* Test if a <= b
             * Return true if the unsigned subtraction of (b-a) doesn't generate an
             * arithmetic overflow. */
            if( ( ( b - a ) & 0x80000000U ) == 0U )
 800ff96:	683a      	ldr	r2, [r7, #0]
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	1ad3      	subs	r3, r2, r3
 800ff9c:	2b00      	cmp	r3, #0
 800ff9e:	db01      	blt.n	800ffa4 <xSequenceLessThanOrEqual+0x1c>
            {
                xResult = pdTRUE;
 800ffa0:	2301      	movs	r3, #1
 800ffa2:	60fb      	str	r3, [r7, #12]
            }

            return xResult;
 800ffa4:	68fb      	ldr	r3, [r7, #12]
        }
 800ffa6:	4618      	mov	r0, r3
 800ffa8:	3714      	adds	r7, #20
 800ffaa:	46bd      	mov	sp, r7
 800ffac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffb0:	4770      	bx	lr

0800ffb2 <xSequenceLessThan>:
 *
 * @return pdTRUE when "( b - ( a + 1 ) ) < 0x80000000", else pdFALSE.
 */
    BaseType_t xSequenceLessThan( uint32_t a,
                                  uint32_t b )
    {
 800ffb2:	b480      	push	{r7}
 800ffb4:	b085      	sub	sp, #20
 800ffb6:	af00      	add	r7, sp, #0
 800ffb8:	6078      	str	r0, [r7, #4]
 800ffba:	6039      	str	r1, [r7, #0]
        BaseType_t xResult = pdFALSE;
 800ffbc:	2300      	movs	r3, #0
 800ffbe:	60fb      	str	r3, [r7, #12]

        /* Test if a < b */
        if( ( ( b - ( a + 1U ) ) & 0x80000000U ) == 0U )
 800ffc0:	683a      	ldr	r2, [r7, #0]
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	1ad3      	subs	r3, r2, r3
 800ffc6:	3b01      	subs	r3, #1
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	db01      	blt.n	800ffd0 <xSequenceLessThan+0x1e>
        {
            xResult = pdTRUE;
 800ffcc:	2301      	movs	r3, #1
 800ffce:	60fb      	str	r3, [r7, #12]
        }

        return xResult;
 800ffd0:	68fb      	ldr	r3, [r7, #12]
    }
 800ffd2:	4618      	mov	r0, r3
 800ffd4:	3714      	adds	r7, #20
 800ffd6:	46bd      	mov	sp, r7
 800ffd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffdc:	4770      	bx	lr

0800ffde <xSequenceGreaterThan>:
 *
 * @return pdTRUE when "( a - b ) < 0x80000000", else pdFALSE.
 */
    BaseType_t xSequenceGreaterThan( uint32_t a,
                                     uint32_t b )
    {
 800ffde:	b480      	push	{r7}
 800ffe0:	b085      	sub	sp, #20
 800ffe2:	af00      	add	r7, sp, #0
 800ffe4:	6078      	str	r0, [r7, #4]
 800ffe6:	6039      	str	r1, [r7, #0]
        BaseType_t xResult = pdFALSE;
 800ffe8:	2300      	movs	r3, #0
 800ffea:	60fb      	str	r3, [r7, #12]

        /* Test if a > b */
        if( ( ( a - ( b + 1U ) ) & 0x80000000U ) == 0U )
 800ffec:	687a      	ldr	r2, [r7, #4]
 800ffee:	683b      	ldr	r3, [r7, #0]
 800fff0:	1ad3      	subs	r3, r2, r3
 800fff2:	3b01      	subs	r3, #1
 800fff4:	2b00      	cmp	r3, #0
 800fff6:	db01      	blt.n	800fffc <xSequenceGreaterThan+0x1e>
        {
            xResult = pdTRUE;
 800fff8:	2301      	movs	r3, #1
 800fffa:	60fb      	str	r3, [r7, #12]
        }

        return xResult;
 800fffc:	68fb      	ldr	r3, [r7, #12]
    }
 800fffe:	4618      	mov	r0, r3
 8010000:	3714      	adds	r7, #20
 8010002:	46bd      	mov	sp, r7
 8010004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010008:	4770      	bx	lr

0801000a <xSequenceGreaterThanOrEqual>:
 *
 * @return pdTRUE if a>=b, else pdFALSE.
 */
    static portINLINE BaseType_t xSequenceGreaterThanOrEqual( uint32_t a,
                                                              uint32_t b )
    {
 801000a:	b480      	push	{r7}
 801000c:	b085      	sub	sp, #20
 801000e:	af00      	add	r7, sp, #0
 8010010:	6078      	str	r0, [r7, #4]
 8010012:	6039      	str	r1, [r7, #0]
        BaseType_t xResult = pdFALSE;
 8010014:	2300      	movs	r3, #0
 8010016:	60fb      	str	r3, [r7, #12]

        /* Test if a >= b */
        if( ( ( a - b ) & 0x80000000U ) == 0U )
 8010018:	687a      	ldr	r2, [r7, #4]
 801001a:	683b      	ldr	r3, [r7, #0]
 801001c:	1ad3      	subs	r3, r2, r3
 801001e:	2b00      	cmp	r3, #0
 8010020:	db01      	blt.n	8010026 <xSequenceGreaterThanOrEqual+0x1c>
        {
            xResult = pdTRUE;
 8010022:	2301      	movs	r3, #1
 8010024:	60fb      	str	r3, [r7, #12]
        }

        return xResult;
 8010026:	68fb      	ldr	r3, [r7, #12]
    }
 8010028:	4618      	mov	r0, r3
 801002a:	3714      	adds	r7, #20
 801002c:	46bd      	mov	sp, r7
 801002e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010032:	4770      	bx	lr

08010034 <vListInsertFifo>:
 * @param[in] pxList The list in which the item is to inserted.
 * @param[in] pxNewListItem The item to be inserted.
 */
        static portINLINE void vListInsertFifo( List_t * const pxList,
                                                ListItem_t * const pxNewListItem )
        {
 8010034:	b580      	push	{r7, lr}
 8010036:	b082      	sub	sp, #8
 8010038:	af00      	add	r7, sp, #0
 801003a:	6078      	str	r0, [r7, #4]
 801003c:	6039      	str	r1, [r7, #0]
            vListInsertGeneric( pxList, pxNewListItem, &pxList->xListEnd );
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	3308      	adds	r3, #8
 8010042:	461a      	mov	r2, r3
 8010044:	6839      	ldr	r1, [r7, #0]
 8010046:	6878      	ldr	r0, [r7, #4]
 8010048:	f000 f85c 	bl	8010104 <vListInsertGeneric>
        }
 801004c:	bf00      	nop
 801004e:	3708      	adds	r7, #8
 8010050:	46bd      	mov	sp, r7
 8010052:	bd80      	pop	{r7, pc}

08010054 <vTCPTimerSet>:
 * @brief Set the timer's "born" time.
 *
 * @param[in] pxTimer The TCP timer.
 */
    static portINLINE void vTCPTimerSet( TCPTimer_t * pxTimer )
    {
 8010054:	b580      	push	{r7, lr}
 8010056:	b082      	sub	sp, #8
 8010058:	af00      	add	r7, sp, #0
 801005a:	6078      	str	r0, [r7, #4]
        pxTimer->uxBorn = xTaskGetTickCount();
 801005c:	f005 f8f4 	bl	8015248 <xTaskGetTickCount>
 8010060:	4602      	mov	r2, r0
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	601a      	str	r2, [r3, #0]
    }
 8010066:	bf00      	nop
 8010068:	3708      	adds	r7, #8
 801006a:	46bd      	mov	sp, r7
 801006c:	bd80      	pop	{r7, pc}

0801006e <ulTimerGetAge>:
 * @param[in] pxTimer The timer whose age is to be fetched.
 *
 * @return The time in milliseconds since the timer was born.
 */
    static portINLINE uint32_t ulTimerGetAge( const TCPTimer_t * pxTimer )
    {
 801006e:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010072:	b084      	sub	sp, #16
 8010074:	af00      	add	r7, sp, #0
 8010076:	6078      	str	r0, [r7, #4]
        TickType_t uxNow = xTaskGetTickCount();
 8010078:	f005 f8e6 	bl	8015248 <xTaskGetTickCount>
 801007c:	60f8      	str	r0, [r7, #12]
        TickType_t uxDiff = uxNow - pxTimer->uxBorn;
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	681b      	ldr	r3, [r3, #0]
 8010082:	68fa      	ldr	r2, [r7, #12]
 8010084:	1ad3      	subs	r3, r2, r3
 8010086:	60bb      	str	r3, [r7, #8]

        return ( uint32_t ) pdTICKS_TO_MS( uxDiff );
 8010088:	68bb      	ldr	r3, [r7, #8]
 801008a:	2200      	movs	r2, #0
 801008c:	4698      	mov	r8, r3
 801008e:	4691      	mov	r9, r2
 8010090:	4642      	mov	r2, r8
 8010092:	464b      	mov	r3, r9
 8010094:	f04f 0000 	mov.w	r0, #0
 8010098:	f04f 0100 	mov.w	r1, #0
 801009c:	0159      	lsls	r1, r3, #5
 801009e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80100a2:	0150      	lsls	r0, r2, #5
 80100a4:	4602      	mov	r2, r0
 80100a6:	460b      	mov	r3, r1
 80100a8:	ebb2 0408 	subs.w	r4, r2, r8
 80100ac:	eb63 0509 	sbc.w	r5, r3, r9
 80100b0:	f04f 0200 	mov.w	r2, #0
 80100b4:	f04f 0300 	mov.w	r3, #0
 80100b8:	00ab      	lsls	r3, r5, #2
 80100ba:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 80100be:	00a2      	lsls	r2, r4, #2
 80100c0:	4614      	mov	r4, r2
 80100c2:	461d      	mov	r5, r3
 80100c4:	eb14 0a08 	adds.w	sl, r4, r8
 80100c8:	eb45 0b09 	adc.w	fp, r5, r9
 80100cc:	f04f 0200 	mov.w	r2, #0
 80100d0:	f04f 0300 	mov.w	r3, #0
 80100d4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80100d8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80100dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80100e0:	4692      	mov	sl, r2
 80100e2:	469b      	mov	fp, r3
 80100e4:	4650      	mov	r0, sl
 80100e6:	4659      	mov	r1, fp
 80100e8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80100ec:	f04f 0300 	mov.w	r3, #0
 80100f0:	f7f0 f90e 	bl	8000310 <__aeabi_uldivmod>
 80100f4:	4602      	mov	r2, r0
 80100f6:	460b      	mov	r3, r1
 80100f8:	4613      	mov	r3, r2
    }
 80100fa:	4618      	mov	r0, r3
 80100fc:	3710      	adds	r7, #16
 80100fe:	46bd      	mov	sp, r7
 8010100:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08010104 <vListInsertGeneric>:
 */
    #if ( ipconfigUSE_TCP_WIN == 1 )
        static void vListInsertGeneric( List_t * const pxList,
                                        ListItem_t * const pxNewListItem,
                                        MiniListItem_t * pxWhere )
        {
 8010104:	b480      	push	{r7}
 8010106:	b085      	sub	sp, #20
 8010108:	af00      	add	r7, sp, #0
 801010a:	60f8      	str	r0, [r7, #12]
 801010c:	60b9      	str	r1, [r7, #8]
 801010e:	607a      	str	r2, [r7, #4]
             * returned by listGET_HEAD_ENTRY() */

            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewListItem->pxNext = ( ( ListItem_t * ) pxWhere );
 8010110:	68bb      	ldr	r3, [r7, #8]
 8010112:	687a      	ldr	r2, [r7, #4]
 8010114:	605a      	str	r2, [r3, #4]

            pxNewListItem->pxPrevious = pxWhere->pxPrevious;
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	689a      	ldr	r2, [r3, #8]
 801011a:	68bb      	ldr	r3, [r7, #8]
 801011c:	609a      	str	r2, [r3, #8]
            pxWhere->pxPrevious->pxNext = pxNewListItem;
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	689b      	ldr	r3, [r3, #8]
 8010122:	68ba      	ldr	r2, [r7, #8]
 8010124:	605a      	str	r2, [r3, #4]
            pxWhere->pxPrevious = pxNewListItem;
 8010126:	687b      	ldr	r3, [r7, #4]
 8010128:	68ba      	ldr	r2, [r7, #8]
 801012a:	609a      	str	r2, [r3, #8]

            /* Remember which list the item is in. */
            listLIST_ITEM_CONTAINER( pxNewListItem ) = ( struct xLIST * configLIST_VOLATILE ) pxList;
 801012c:	68bb      	ldr	r3, [r7, #8]
 801012e:	68fa      	ldr	r2, [r7, #12]
 8010130:	611a      	str	r2, [r3, #16]

            ( pxList->uxNumberOfItems )++;
 8010132:	68fb      	ldr	r3, [r7, #12]
 8010134:	681b      	ldr	r3, [r3, #0]
 8010136:	1c5a      	adds	r2, r3, #1
 8010138:	68fb      	ldr	r3, [r7, #12]
 801013a:	601a      	str	r2, [r3, #0]
        }
 801013c:	bf00      	nop
 801013e:	3714      	adds	r7, #20
 8010140:	46bd      	mov	sp, r7
 8010142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010146:	4770      	bx	lr

08010148 <prvCreateSectors>:
 * @brief Creates a pool of 'ipconfigTCP_WIN_SEG_COUNT' sector buffers. Should be called once only.
 *
 * @return When the allocation was successful: pdPASS, otherwise pdFAIL.
 */
        static BaseType_t prvCreateSectors( void )
        {
 8010148:	b580      	push	{r7, lr}
 801014a:	b082      	sub	sp, #8
 801014c:	af00      	add	r7, sp, #0
            BaseType_t xIndex;
            BaseType_t xReturn;

            /* Allocate space for 'xTCPSegments' and store them in 'xSegmentList'. */

            vListInitialise( &xSegmentList );
 801014e:	4824      	ldr	r0, [pc, #144]	@ (80101e0 <prvCreateSectors+0x98>)
 8010150:	f003 fd51 	bl	8013bf6 <vListInitialise>
            xTCPSegments = ( ( TCPSegment_t * ) pvPortMallocLarge( ( size_t ) ipconfigTCP_WIN_SEG_COUNT * sizeof( xTCPSegments[ 0 ] ) ) );
 8010154:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8010158:	f006 fe6e 	bl	8016e38 <pvPortMalloc>
 801015c:	4603      	mov	r3, r0
 801015e:	4a21      	ldr	r2, [pc, #132]	@ (80101e4 <prvCreateSectors+0x9c>)
 8010160:	6013      	str	r3, [r2, #0]

            if( xTCPSegments == NULL )
 8010162:	4b20      	ldr	r3, [pc, #128]	@ (80101e4 <prvCreateSectors+0x9c>)
 8010164:	681b      	ldr	r3, [r3, #0]
 8010166:	2b00      	cmp	r3, #0
 8010168:	d102      	bne.n	8010170 <prvCreateSectors+0x28>
            {
                FreeRTOS_debug_printf( ( "prvCreateSectors: malloc %u failed\n",
                                         ( unsigned ) ( ipconfigTCP_WIN_SEG_COUNT * sizeof( xTCPSegments[ 0 ] ) ) ) );

                xReturn = pdFAIL;
 801016a:	2300      	movs	r3, #0
 801016c:	603b      	str	r3, [r7, #0]
 801016e:	e032      	b.n	80101d6 <prvCreateSectors+0x8e>
            }
            else
            {
                /* Clear the allocated space. */
                ( void ) memset( xTCPSegments, 0, ( size_t ) ipconfigTCP_WIN_SEG_COUNT * sizeof( xTCPSegments[ 0 ] ) );
 8010170:	4b1c      	ldr	r3, [pc, #112]	@ (80101e4 <prvCreateSectors+0x9c>)
 8010172:	681b      	ldr	r3, [r3, #0]
 8010174:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8010178:	2100      	movs	r1, #0
 801017a:	4618      	mov	r0, r3
 801017c:	f007 f9e9 	bl	8017552 <memset>

                for( xIndex = 0; xIndex < ipconfigTCP_WIN_SEG_COUNT; xIndex++ )
 8010180:	2300      	movs	r3, #0
 8010182:	607b      	str	r3, [r7, #4]
 8010184:	e022      	b.n	80101cc <prvCreateSectors+0x84>
                        vListInitialiseItem( &( xTCPSegments[ xIndex ].xSegmentItem ) );
                        vListInitialiseItem( &( xTCPSegments[ xIndex ].xQueueItem ) );
                    }
                    #endif

                    listSET_LIST_ITEM_OWNER( &( xTCPSegments[ xIndex ].xSegmentItem ), ( void * ) &( xTCPSegments[ xIndex ] ) );
 8010186:	4b17      	ldr	r3, [pc, #92]	@ (80101e4 <prvCreateSectors+0x9c>)
 8010188:	6819      	ldr	r1, [r3, #0]
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	019a      	lsls	r2, r3, #6
 801018e:	4b15      	ldr	r3, [pc, #84]	@ (80101e4 <prvCreateSectors+0x9c>)
 8010190:	6818      	ldr	r0, [r3, #0]
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	019b      	lsls	r3, r3, #6
 8010196:	4403      	add	r3, r0
 8010198:	440a      	add	r2, r1
 801019a:	639a      	str	r2, [r3, #56]	@ 0x38
                    listSET_LIST_ITEM_OWNER( &( xTCPSegments[ xIndex ].xQueueItem ), ( void * ) &( xTCPSegments[ xIndex ] ) );
 801019c:	4b11      	ldr	r3, [pc, #68]	@ (80101e4 <prvCreateSectors+0x9c>)
 801019e:	6819      	ldr	r1, [r3, #0]
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	019a      	lsls	r2, r3, #6
 80101a4:	4b0f      	ldr	r3, [pc, #60]	@ (80101e4 <prvCreateSectors+0x9c>)
 80101a6:	6818      	ldr	r0, [r3, #0]
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	019b      	lsls	r3, r3, #6
 80101ac:	4403      	add	r3, r0
 80101ae:	440a      	add	r2, r1
 80101b0:	625a      	str	r2, [r3, #36]	@ 0x24

                    /* And add it to the pool of available segments */
                    vListInsertFifo( &xSegmentList, &( xTCPSegments[ xIndex ].xSegmentItem ) );
 80101b2:	4b0c      	ldr	r3, [pc, #48]	@ (80101e4 <prvCreateSectors+0x9c>)
 80101b4:	681a      	ldr	r2, [r3, #0]
 80101b6:	687b      	ldr	r3, [r7, #4]
 80101b8:	019b      	lsls	r3, r3, #6
 80101ba:	4413      	add	r3, r2
 80101bc:	332c      	adds	r3, #44	@ 0x2c
 80101be:	4619      	mov	r1, r3
 80101c0:	4807      	ldr	r0, [pc, #28]	@ (80101e0 <prvCreateSectors+0x98>)
 80101c2:	f7ff ff37 	bl	8010034 <vListInsertFifo>
                for( xIndex = 0; xIndex < ipconfigTCP_WIN_SEG_COUNT; xIndex++ )
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	3301      	adds	r3, #1
 80101ca:	607b      	str	r3, [r7, #4]
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	2b3f      	cmp	r3, #63	@ 0x3f
 80101d0:	ddd9      	ble.n	8010186 <prvCreateSectors+0x3e>
                }

                xReturn = pdPASS;
 80101d2:	2301      	movs	r3, #1
 80101d4:	603b      	str	r3, [r7, #0]
            }

            return xReturn;
 80101d6:	683b      	ldr	r3, [r7, #0]
        }
 80101d8:	4618      	mov	r0, r3
 80101da:	3708      	adds	r7, #8
 80101dc:	46bd      	mov	sp, r7
 80101de:	bd80      	pop	{r7, pc}
 80101e0:	200026c0 	.word	0x200026c0
 80101e4:	200026bc 	.word	0x200026bc

080101e8 <xTCPWindowRxFind>:
 *
 * @return The address of the segment descriptor found, or NULL when not found.
 */
        static TCPSegment_t * xTCPWindowRxFind( const TCPWindow_t * pxWindow,
                                                uint32_t ulSequenceNumber )
        {
 80101e8:	b480      	push	{r7}
 80101ea:	b087      	sub	sp, #28
 80101ec:	af00      	add	r7, sp, #0
 80101ee:	6078      	str	r0, [r7, #4]
 80101f0:	6039      	str	r1, [r7, #0]
            const ListItem_t * pxIterator;
            const ListItem_t * pxEnd;
            TCPSegment_t * pxSegment, * pxReturn = NULL;
 80101f2:	2300      	movs	r3, #0
 80101f4:	613b      	str	r3, [r7, #16]
             * segments. */

            /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxEnd = ( ( const ListItem_t * ) &( pxWindow->xRxSegments.xListEnd ) );
 80101f6:	687b      	ldr	r3, [r7, #4]
 80101f8:	33ac      	adds	r3, #172	@ 0xac
 80101fa:	60fb      	str	r3, [r7, #12]

            for( pxIterator = listGET_NEXT( pxEnd );
 80101fc:	68fb      	ldr	r3, [r7, #12]
 80101fe:	685b      	ldr	r3, [r3, #4]
 8010200:	617b      	str	r3, [r7, #20]
 8010202:	e00d      	b.n	8010220 <xTCPWindowRxFind+0x38>
                 pxIterator != pxEnd;
                 pxIterator = listGET_NEXT( pxIterator ) )
            {
                pxSegment = ( ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 8010204:	697b      	ldr	r3, [r7, #20]
 8010206:	68db      	ldr	r3, [r3, #12]
 8010208:	60bb      	str	r3, [r7, #8]

                if( pxSegment->ulSequenceNumber == ulSequenceNumber )
 801020a:	68bb      	ldr	r3, [r7, #8]
 801020c:	681b      	ldr	r3, [r3, #0]
 801020e:	683a      	ldr	r2, [r7, #0]
 8010210:	429a      	cmp	r2, r3
 8010212:	d102      	bne.n	801021a <xTCPWindowRxFind+0x32>
                {
                    pxReturn = pxSegment;
 8010214:	68bb      	ldr	r3, [r7, #8]
 8010216:	613b      	str	r3, [r7, #16]
                    break;
 8010218:	e006      	b.n	8010228 <xTCPWindowRxFind+0x40>
                 pxIterator = listGET_NEXT( pxIterator ) )
 801021a:	697b      	ldr	r3, [r7, #20]
 801021c:	685b      	ldr	r3, [r3, #4]
 801021e:	617b      	str	r3, [r7, #20]
                 pxIterator != pxEnd;
 8010220:	697a      	ldr	r2, [r7, #20]
 8010222:	68fb      	ldr	r3, [r7, #12]
 8010224:	429a      	cmp	r2, r3
 8010226:	d1ed      	bne.n	8010204 <xTCPWindowRxFind+0x1c>
                }
            }

            return pxReturn;
 8010228:	693b      	ldr	r3, [r7, #16]
        }
 801022a:	4618      	mov	r0, r3
 801022c:	371c      	adds	r7, #28
 801022e:	46bd      	mov	sp, r7
 8010230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010234:	4770      	bx	lr
	...

08010238 <xTCPWindowNew>:
 */
        static TCPSegment_t * xTCPWindowNew( TCPWindow_t * pxWindow,
                                             uint32_t ulSequenceNumber,
                                             int32_t lCount,
                                             BaseType_t xIsForRx )
        {
 8010238:	b580      	push	{r7, lr}
 801023a:	b08a      	sub	sp, #40	@ 0x28
 801023c:	af00      	add	r7, sp, #0
 801023e:	60f8      	str	r0, [r7, #12]
 8010240:	60b9      	str	r1, [r7, #8]
 8010242:	607a      	str	r2, [r7, #4]
 8010244:	603b      	str	r3, [r7, #0]
            TCPSegment_t * pxSegment;
            ListItem_t * pxItem;

            /* Allocate a new segment.  The socket will borrow all segments from a
             * common pool: 'xSegmentList', which is a list of 'TCPSegment_t' */
            if( listLIST_IS_EMPTY( &xSegmentList ) != pdFALSE )
 8010246:	4b37      	ldr	r3, [pc, #220]	@ (8010324 <xTCPWindowNew+0xec>)
 8010248:	681b      	ldr	r3, [r3, #0]
 801024a:	2b00      	cmp	r3, #0
 801024c:	d102      	bne.n	8010254 <xTCPWindowNew+0x1c>
            {
                /* If the TCP-stack runs out of segments, you might consider
                 * increasing 'ipconfigTCP_WIN_SEG_COUNT'. */
                FreeRTOS_debug_printf( ( "xTCPWindow%cxNew: Error: all segments occupied\n", ( xIsForRx != 0 ) ? 'R' : 'T' ) );
                pxSegment = NULL;
 801024e:	2300      	movs	r3, #0
 8010250:	627b      	str	r3, [r7, #36]	@ 0x24
 8010252:	e061      	b.n	8010318 <xTCPWindowNew+0xe0>
            }
            else
            {
                /* Pop the item at the head of the list.  Semaphore protection is
                * not required as only the IP task will call these functions.  */
                pxItem = ( ListItem_t * ) listGET_HEAD_ENTRY( &xSegmentList );
 8010254:	4b33      	ldr	r3, [pc, #204]	@ (8010324 <xTCPWindowNew+0xec>)
 8010256:	68db      	ldr	r3, [r3, #12]
 8010258:	623b      	str	r3, [r7, #32]
                pxSegment = ( ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxItem ) );
 801025a:	6a3b      	ldr	r3, [r7, #32]
 801025c:	68db      	ldr	r3, [r3, #12]
 801025e:	627b      	str	r3, [r7, #36]	@ 0x24

                configASSERT( pxItem != NULL );
 8010260:	6a3b      	ldr	r3, [r7, #32]
 8010262:	2b00      	cmp	r3, #0
 8010264:	d10d      	bne.n	8010282 <xTCPWindowNew+0x4a>
	__asm volatile
 8010266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801026a:	b672      	cpsid	i
 801026c:	f383 8811 	msr	BASEPRI, r3
 8010270:	f3bf 8f6f 	isb	sy
 8010274:	f3bf 8f4f 	dsb	sy
 8010278:	b662      	cpsie	i
 801027a:	61bb      	str	r3, [r7, #24]
}
 801027c:	bf00      	nop
 801027e:	bf00      	nop
 8010280:	e7fd      	b.n	801027e <xTCPWindowNew+0x46>
                configASSERT( pxSegment != NULL );
 8010282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010284:	2b00      	cmp	r3, #0
 8010286:	d10d      	bne.n	80102a4 <xTCPWindowNew+0x6c>
	__asm volatile
 8010288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801028c:	b672      	cpsid	i
 801028e:	f383 8811 	msr	BASEPRI, r3
 8010292:	f3bf 8f6f 	isb	sy
 8010296:	f3bf 8f4f 	dsb	sy
 801029a:	b662      	cpsie	i
 801029c:	617b      	str	r3, [r7, #20]
}
 801029e:	bf00      	nop
 80102a0:	bf00      	nop
 80102a2:	e7fd      	b.n	80102a0 <xTCPWindowNew+0x68>

                /* Remove the item from xSegmentList. */
                ( void ) uxListRemove( pxItem );
 80102a4:	6a38      	ldr	r0, [r7, #32]
 80102a6:	f003 fd30 	bl	8013d0a <uxListRemove>

                /* Add it to either the connections' Rx or Tx queue. */
                if( xIsForRx != 0 )
 80102aa:	683b      	ldr	r3, [r7, #0]
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d006      	beq.n	80102be <xTCPWindowNew+0x86>
                {
                    vListInsertFifo( &pxWindow->xRxSegments, pxItem );
 80102b0:	68fb      	ldr	r3, [r7, #12]
 80102b2:	33a4      	adds	r3, #164	@ 0xa4
 80102b4:	6a39      	ldr	r1, [r7, #32]
 80102b6:	4618      	mov	r0, r3
 80102b8:	f7ff febc 	bl	8010034 <vListInsertFifo>
 80102bc:	e005      	b.n	80102ca <xTCPWindowNew+0x92>
                }
                else
                {
                    vListInsertFifo( &pxWindow->xTxSegments, pxItem );
 80102be:	68fb      	ldr	r3, [r7, #12]
 80102c0:	3390      	adds	r3, #144	@ 0x90
 80102c2:	6a39      	ldr	r1, [r7, #32]
 80102c4:	4618      	mov	r0, r3
 80102c6:	f7ff feb5 	bl	8010034 <vListInsertFifo>
                }

                /* And set the segment's timer to zero */
                vTCPTimerSet( &pxSegment->xTransmitTimer );
 80102ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102cc:	3310      	adds	r3, #16
 80102ce:	4618      	mov	r0, r3
 80102d0:	f7ff fec0 	bl	8010054 <vTCPTimerSet>

                pxSegment->u.ulFlags = 0;
 80102d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102d6:	2200      	movs	r2, #0
 80102d8:	615a      	str	r2, [r3, #20]
                pxSegment->u.bits.bIsForRx = ( xIsForRx != 0 ) ? 1U : 0U;
 80102da:	683b      	ldr	r3, [r7, #0]
 80102dc:	2b00      	cmp	r3, #0
 80102de:	d001      	beq.n	80102e4 <xTCPWindowNew+0xac>
 80102e0:	2101      	movs	r1, #1
 80102e2:	e000      	b.n	80102e6 <xTCPWindowNew+0xae>
 80102e4:	2100      	movs	r1, #0
 80102e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80102e8:	7d93      	ldrb	r3, [r2, #22]
 80102ea:	f361 0382 	bfi	r3, r1, #2, #1
 80102ee:	7593      	strb	r3, [r2, #22]
                pxSegment->lMaxLength = lCount;
 80102f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102f2:	687a      	ldr	r2, [r7, #4]
 80102f4:	605a      	str	r2, [r3, #4]
                pxSegment->lDataLength = lCount;
 80102f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102f8:	687a      	ldr	r2, [r7, #4]
 80102fa:	609a      	str	r2, [r3, #8]
                pxSegment->ulSequenceNumber = ulSequenceNumber;
 80102fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102fe:	68ba      	ldr	r2, [r7, #8]
 8010300:	601a      	str	r2, [r3, #0]
                #if ( ipconfigHAS_DEBUG_PRINTF != 0 )
                {
                    static UBaseType_t xLowestLength = ipconfigTCP_WIN_SEG_COUNT;
                    UBaseType_t xLength = listCURRENT_LIST_LENGTH( &xSegmentList );
 8010302:	4b08      	ldr	r3, [pc, #32]	@ (8010324 <xTCPWindowNew+0xec>)
 8010304:	681b      	ldr	r3, [r3, #0]
 8010306:	61fb      	str	r3, [r7, #28]

                    if( xLowestLength > xLength )
 8010308:	4b07      	ldr	r3, [pc, #28]	@ (8010328 <xTCPWindowNew+0xf0>)
 801030a:	681b      	ldr	r3, [r3, #0]
 801030c:	69fa      	ldr	r2, [r7, #28]
 801030e:	429a      	cmp	r2, r3
 8010310:	d202      	bcs.n	8010318 <xTCPWindowNew+0xe0>
                    {
                        xLowestLength = xLength;
 8010312:	4a05      	ldr	r2, [pc, #20]	@ (8010328 <xTCPWindowNew+0xf0>)
 8010314:	69fb      	ldr	r3, [r7, #28]
 8010316:	6013      	str	r3, [r2, #0]
                    }
                }
                #endif /* ipconfigHAS_DEBUG_PRINTF */
            }

            return pxSegment;
 8010318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        }
 801031a:	4618      	mov	r0, r3
 801031c:	3728      	adds	r7, #40	@ 0x28
 801031e:	46bd      	mov	sp, r7
 8010320:	bd80      	pop	{r7, pc}
 8010322:	bf00      	nop
 8010324:	200026c0 	.word	0x200026c0
 8010328:	20000018 	.word	0x20000018

0801032c <xTCPWindowRxEmpty>:
 * @param[in] pxWindow The descriptor of the TCP sliding windows.
 *
 * @return pdTRUE if the connection can be closed. Else, pdFALSE.
 */
        BaseType_t xTCPWindowRxEmpty( const TCPWindow_t * pxWindow )
        {
 801032c:	b580      	push	{r7, lr}
 801032e:	b084      	sub	sp, #16
 8010330:	af00      	add	r7, sp, #0
 8010332:	6078      	str	r0, [r7, #4]
            /* When the peer has a close request (FIN flag), the driver will check
             * if there are missing packets in the Rx-queue.  It will accept the
             * closure of the connection if both conditions are true:
             * - the Rx-queue is empty
             * - the highest Rx sequence number has been ACK'ed */
            if( listLIST_IS_EMPTY( ( &pxWindow->xRxSegments ) ) == pdFALSE )
 8010334:	687b      	ldr	r3, [r7, #4]
 8010336:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 801033a:	2b00      	cmp	r3, #0
 801033c:	d002      	beq.n	8010344 <xTCPWindowRxEmpty+0x18>
            {
                /* Rx data has been stored while earlier packets were missing. */
                xReturn = pdFALSE;
 801033e:	2300      	movs	r3, #0
 8010340:	60fb      	str	r3, [r7, #12]
 8010342:	e010      	b.n	8010366 <xTCPWindowRxEmpty+0x3a>
            }
            else if( xSequenceGreaterThanOrEqual( pxWindow->rx.ulCurrentSequenceNumber + 1U, pxWindow->rx.ulHighestSequenceNumber ) != pdFALSE )
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	691b      	ldr	r3, [r3, #16]
 8010348:	1c5a      	adds	r2, r3, #1
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	699b      	ldr	r3, [r3, #24]
 801034e:	4619      	mov	r1, r3
 8010350:	4610      	mov	r0, r2
 8010352:	f7ff fe5a 	bl	801000a <xSequenceGreaterThanOrEqual>
 8010356:	4603      	mov	r3, r0
 8010358:	2b00      	cmp	r3, #0
 801035a:	d002      	beq.n	8010362 <xTCPWindowRxEmpty+0x36>
            {
                /* No Rx packets are being stored and the highest sequence number
                 * that has been received has been ACKed. */
                xReturn = pdTRUE;
 801035c:	2301      	movs	r3, #1
 801035e:	60fb      	str	r3, [r7, #12]
 8010360:	e001      	b.n	8010366 <xTCPWindowRxEmpty+0x3a>
            else
            {
                FreeRTOS_debug_printf( ( "xTCPWindowRxEmpty: cur %u highest %u (empty)\n",
                                         ( unsigned ) ( pxWindow->rx.ulCurrentSequenceNumber - pxWindow->rx.ulFirstSequenceNumber ),
                                         ( unsigned ) ( pxWindow->rx.ulHighestSequenceNumber - pxWindow->rx.ulFirstSequenceNumber ) ) );
                xReturn = pdFALSE;
 8010362:	2300      	movs	r3, #0
 8010364:	60fb      	str	r3, [r7, #12]
            }

            return xReturn;
 8010366:	68fb      	ldr	r3, [r7, #12]
        }
 8010368:	4618      	mov	r0, r3
 801036a:	3710      	adds	r7, #16
 801036c:	46bd      	mov	sp, r7
 801036e:	bd80      	pop	{r7, pc}

08010370 <xTCPWindowGetHead>:
 * @param[in] pxList The list of segment descriptors.
 *
 * @return The address of the segment descriptor, or NULL when not found.
 */
        static TCPSegment_t * xTCPWindowGetHead( const List_t * pxList )
        {
 8010370:	b580      	push	{r7, lr}
 8010372:	b084      	sub	sp, #16
 8010374:	af00      	add	r7, sp, #0
 8010376:	6078      	str	r0, [r7, #4]
            TCPSegment_t * pxSegment;
            ListItem_t * pxItem;

            /* Detaches and returns the head of a queue. */
            if( listLIST_IS_EMPTY( pxList ) != pdFALSE )
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	681b      	ldr	r3, [r3, #0]
 801037c:	2b00      	cmp	r3, #0
 801037e:	d102      	bne.n	8010386 <xTCPWindowGetHead+0x16>
            {
                pxSegment = NULL;
 8010380:	2300      	movs	r3, #0
 8010382:	60fb      	str	r3, [r7, #12]
 8010384:	e008      	b.n	8010398 <xTCPWindowGetHead+0x28>
            }
            else
            {
                pxItem = ( ListItem_t * ) listGET_HEAD_ENTRY( pxList );
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	68db      	ldr	r3, [r3, #12]
 801038a:	60bb      	str	r3, [r7, #8]
                pxSegment = ( ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxItem ) );
 801038c:	68bb      	ldr	r3, [r7, #8]
 801038e:	68db      	ldr	r3, [r3, #12]
 8010390:	60fb      	str	r3, [r7, #12]

                ( void ) uxListRemove( pxItem );
 8010392:	68b8      	ldr	r0, [r7, #8]
 8010394:	f003 fcb9 	bl	8013d0a <uxListRemove>
            }

            return pxSegment;
 8010398:	68fb      	ldr	r3, [r7, #12]
        }
 801039a:	4618      	mov	r0, r3
 801039c:	3710      	adds	r7, #16
 801039e:	46bd      	mov	sp, r7
 80103a0:	bd80      	pop	{r7, pc}

080103a2 <xTCPWindowPeekHead>:
 * @param[in] pxList The list of segment descriptors.
 *
 * @return The address of the segment descriptor, or NULL when the list is empty.
 */
        static TCPSegment_t * xTCPWindowPeekHead( const List_t * pxList )
        {
 80103a2:	b480      	push	{r7}
 80103a4:	b085      	sub	sp, #20
 80103a6:	af00      	add	r7, sp, #0
 80103a8:	6078      	str	r0, [r7, #4]
            const ListItem_t * pxItem;
            TCPSegment_t * pxReturn;

            /* Returns the head of a queue but it won't be detached. */
            if( listLIST_IS_EMPTY( pxList ) != pdFALSE )
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	681b      	ldr	r3, [r3, #0]
 80103ae:	2b00      	cmp	r3, #0
 80103b0:	d102      	bne.n	80103b8 <xTCPWindowPeekHead+0x16>
            {
                pxReturn = NULL;
 80103b2:	2300      	movs	r3, #0
 80103b4:	60fb      	str	r3, [r7, #12]
 80103b6:	e005      	b.n	80103c4 <xTCPWindowPeekHead+0x22>
            }
            else
            {
                pxItem = ( ListItem_t * ) listGET_HEAD_ENTRY( pxList );
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	68db      	ldr	r3, [r3, #12]
 80103bc:	60bb      	str	r3, [r7, #8]
                pxReturn = ( ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxItem ) );
 80103be:	68bb      	ldr	r3, [r7, #8]
 80103c0:	68db      	ldr	r3, [r3, #12]
 80103c2:	60fb      	str	r3, [r7, #12]
            }

            return pxReturn;
 80103c4:	68fb      	ldr	r3, [r7, #12]
        }
 80103c6:	4618      	mov	r0, r3
 80103c8:	3714      	adds	r7, #20
 80103ca:	46bd      	mov	sp, r7
 80103cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103d0:	4770      	bx	lr
	...

080103d4 <vTCPWindowFree>:
 * @brief Release a segment object, return it to the list of available segment holders.
 *
 * @param[in] pxSegment The segment descriptor that must be freed.
 */
        static void vTCPWindowFree( TCPSegment_t * pxSegment )
        {
 80103d4:	b580      	push	{r7, lr}
 80103d6:	b082      	sub	sp, #8
 80103d8:	af00      	add	r7, sp, #0
 80103da:	6078      	str	r0, [r7, #4]
            /*  Free entry pxSegment because it's not used any more.  The ownership
             * will be passed back to the segment pool.
             *
             * Unlink it from one of the queues, if any. */
            if( listLIST_ITEM_CONTAINER( &( pxSegment->xQueueItem ) ) != NULL )
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80103e0:	2b00      	cmp	r3, #0
 80103e2:	d004      	beq.n	80103ee <vTCPWindowFree+0x1a>
            {
                ( void ) uxListRemove( &( pxSegment->xQueueItem ) );
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	3318      	adds	r3, #24
 80103e8:	4618      	mov	r0, r3
 80103ea:	f003 fc8e 	bl	8013d0a <uxListRemove>
            }

            pxSegment->ulSequenceNumber = 0U;
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	2200      	movs	r2, #0
 80103f2:	601a      	str	r2, [r3, #0]
            pxSegment->lDataLength = 0;
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	2200      	movs	r2, #0
 80103f8:	609a      	str	r2, [r3, #8]
            pxSegment->u.ulFlags = 0U;
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	2200      	movs	r2, #0
 80103fe:	615a      	str	r2, [r3, #20]

            /* Take it out of xRxSegments/xTxSegments */
            if( listLIST_ITEM_CONTAINER( &( pxSegment->xSegmentItem ) ) != NULL )
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010404:	2b00      	cmp	r3, #0
 8010406:	d004      	beq.n	8010412 <vTCPWindowFree+0x3e>
            {
                ( void ) uxListRemove( &( pxSegment->xSegmentItem ) );
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	332c      	adds	r3, #44	@ 0x2c
 801040c:	4618      	mov	r0, r3
 801040e:	f003 fc7c 	bl	8013d0a <uxListRemove>
            }

            /* Return it to xSegmentList */
            vListInsertFifo( &xSegmentList, &( pxSegment->xSegmentItem ) );
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	332c      	adds	r3, #44	@ 0x2c
 8010416:	4619      	mov	r1, r3
 8010418:	4803      	ldr	r0, [pc, #12]	@ (8010428 <vTCPWindowFree+0x54>)
 801041a:	f7ff fe0b 	bl	8010034 <vListInsertFifo>
        }
 801041e:	bf00      	nop
 8010420:	3708      	adds	r7, #8
 8010422:	46bd      	mov	sp, r7
 8010424:	bd80      	pop	{r7, pc}
 8010426:	bf00      	nop
 8010428:	200026c0 	.word	0x200026c0

0801042c <vTCPWindowDestroy>:
 * @brief Return all segment descriptor to the poll of descriptors, before deleting a socket.
 *
 * @param[in] pxWindow The descriptor of the TCP sliding windows.
 */
        void vTCPWindowDestroy( TCPWindow_t const * pxWindow )
        {
 801042c:	b580      	push	{r7, lr}
 801042e:	b086      	sub	sp, #24
 8010430:	af00      	add	r7, sp, #0
 8010432:	6078      	str	r0, [r7, #4]

            /*  Destroy a window.  A TCP window doesn't serve any more.  Return all
             * owned segments to the pool.  In order to save code, it will make 2 rounds,
             * one to remove the segments from xRxSegments, and a second round to clear
             * xTxSegments*/
            for( xRound = 0; xRound < 2; xRound++ )
 8010434:	2300      	movs	r3, #0
 8010436:	613b      	str	r3, [r7, #16]
 8010438:	e01d      	b.n	8010476 <vTCPWindowDestroy+0x4a>
            {
                if( xRound != 0 )
 801043a:	693b      	ldr	r3, [r7, #16]
 801043c:	2b00      	cmp	r3, #0
 801043e:	d003      	beq.n	8010448 <vTCPWindowDestroy+0x1c>
                {
                    pxSegments = &( pxWindow->xRxSegments );
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	33a4      	adds	r3, #164	@ 0xa4
 8010444:	617b      	str	r3, [r7, #20]
 8010446:	e002      	b.n	801044e <vTCPWindowDestroy+0x22>
                }
                else
                {
                    pxSegments = &( pxWindow->xTxSegments );
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	3390      	adds	r3, #144	@ 0x90
 801044c:	617b      	str	r3, [r7, #20]
                }

                if( listLIST_IS_INITIALISED( pxSegments ) )
 801044e:	697b      	ldr	r3, [r7, #20]
 8010450:	689b      	ldr	r3, [r3, #8]
 8010452:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010456:	d10b      	bne.n	8010470 <vTCPWindowDestroy+0x44>
                {
                    while( listCURRENT_LIST_LENGTH( pxSegments ) > 0U )
 8010458:	e006      	b.n	8010468 <vTCPWindowDestroy+0x3c>
                    {
                        pxSegment = ( ( TCPSegment_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxSegments ) );
 801045a:	697b      	ldr	r3, [r7, #20]
 801045c:	68db      	ldr	r3, [r3, #12]
 801045e:	68db      	ldr	r3, [r3, #12]
 8010460:	60fb      	str	r3, [r7, #12]
                        vTCPWindowFree( pxSegment );
 8010462:	68f8      	ldr	r0, [r7, #12]
 8010464:	f7ff ffb6 	bl	80103d4 <vTCPWindowFree>
                    while( listCURRENT_LIST_LENGTH( pxSegments ) > 0U )
 8010468:	697b      	ldr	r3, [r7, #20]
 801046a:	681b      	ldr	r3, [r3, #0]
 801046c:	2b00      	cmp	r3, #0
 801046e:	d1f4      	bne.n	801045a <vTCPWindowDestroy+0x2e>
            for( xRound = 0; xRound < 2; xRound++ )
 8010470:	693b      	ldr	r3, [r7, #16]
 8010472:	3301      	adds	r3, #1
 8010474:	613b      	str	r3, [r7, #16]
 8010476:	693b      	ldr	r3, [r7, #16]
 8010478:	2b01      	cmp	r3, #1
 801047a:	ddde      	ble.n	801043a <vTCPWindowDestroy+0xe>
                    }
                }
            }
        }
 801047c:	bf00      	nop
 801047e:	bf00      	nop
 8010480:	3718      	adds	r7, #24
 8010482:	46bd      	mov	sp, r7
 8010484:	bd80      	pop	{r7, pc}
	...

08010488 <xTCPWindowCreate>:
                                 uint32_t ulRxWindowLength,
                                 uint32_t ulTxWindowLength,
                                 uint32_t ulAckNumber,
                                 uint32_t ulSequenceNumber,
                                 uint32_t ulMSS )
    {
 8010488:	b580      	push	{r7, lr}
 801048a:	b086      	sub	sp, #24
 801048c:	af00      	add	r7, sp, #0
 801048e:	60f8      	str	r0, [r7, #12]
 8010490:	60b9      	str	r1, [r7, #8]
 8010492:	607a      	str	r2, [r7, #4]
 8010494:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdPASS;
 8010496:	2301      	movs	r3, #1
 8010498:	617b      	str	r3, [r7, #20]

        /* Create and initialize a window. */

        #if ( ipconfigUSE_TCP_WIN == 1 )
        {
            if( xTCPSegments == NULL )
 801049a:	4b18      	ldr	r3, [pc, #96]	@ (80104fc <xTCPWindowCreate+0x74>)
 801049c:	681b      	ldr	r3, [r3, #0]
 801049e:	2b00      	cmp	r3, #0
 80104a0:	d102      	bne.n	80104a8 <xTCPWindowCreate+0x20>
            {
                xReturn = prvCreateSectors();
 80104a2:	f7ff fe51 	bl	8010148 <prvCreateSectors>
 80104a6:	6178      	str	r0, [r7, #20]
            }

            vListInitialise( &( pxWindow->xTxSegments ) );
 80104a8:	68fb      	ldr	r3, [r7, #12]
 80104aa:	3390      	adds	r3, #144	@ 0x90
 80104ac:	4618      	mov	r0, r3
 80104ae:	f003 fba2 	bl	8013bf6 <vListInitialise>
            vListInitialise( &( pxWindow->xRxSegments ) );
 80104b2:	68fb      	ldr	r3, [r7, #12]
 80104b4:	33a4      	adds	r3, #164	@ 0xa4
 80104b6:	4618      	mov	r0, r3
 80104b8:	f003 fb9d 	bl	8013bf6 <vListInitialise>

            vListInitialise( &( pxWindow->xPriorityQueue ) ); /* Priority queue: segments which must be sent immediately */
 80104bc:	68fb      	ldr	r3, [r7, #12]
 80104be:	3340      	adds	r3, #64	@ 0x40
 80104c0:	4618      	mov	r0, r3
 80104c2:	f003 fb98 	bl	8013bf6 <vListInitialise>
            vListInitialise( &( pxWindow->xTxQueue ) );       /* Transmit queue: segments queued for transmission */
 80104c6:	68fb      	ldr	r3, [r7, #12]
 80104c8:	3354      	adds	r3, #84	@ 0x54
 80104ca:	4618      	mov	r0, r3
 80104cc:	f003 fb93 	bl	8013bf6 <vListInitialise>
            vListInitialise( &( pxWindow->xWaitQueue ) );     /* Waiting queue:  outstanding segments */
 80104d0:	68fb      	ldr	r3, [r7, #12]
 80104d2:	3368      	adds	r3, #104	@ 0x68
 80104d4:	4618      	mov	r0, r3
 80104d6:	f003 fb8e 	bl	8013bf6 <vListInitialise>
        {
            FreeRTOS_debug_printf( ( "xTCPWindowCreate: for WinLen = Rx/Tx: %u/%u\n",
                                     ( unsigned ) ulRxWindowLength, ( unsigned ) ulTxWindowLength ) );
        }

        pxWindow->xSize.ulRxWindowLength = ulRxWindowLength;
 80104da:	68fb      	ldr	r3, [r7, #12]
 80104dc:	68ba      	ldr	r2, [r7, #8]
 80104de:	605a      	str	r2, [r3, #4]
        pxWindow->xSize.ulTxWindowLength = ulTxWindowLength;
 80104e0:	68fb      	ldr	r3, [r7, #12]
 80104e2:	687a      	ldr	r2, [r7, #4]
 80104e4:	609a      	str	r2, [r3, #8]

        vTCPWindowInit( pxWindow, ulAckNumber, ulSequenceNumber, ulMSS );
 80104e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80104e8:	6a3a      	ldr	r2, [r7, #32]
 80104ea:	6839      	ldr	r1, [r7, #0]
 80104ec:	68f8      	ldr	r0, [r7, #12]
 80104ee:	f000 f807 	bl	8010500 <vTCPWindowInit>

        return xReturn;
 80104f2:	697b      	ldr	r3, [r7, #20]
    }
 80104f4:	4618      	mov	r0, r3
 80104f6:	3718      	adds	r7, #24
 80104f8:	46bd      	mov	sp, r7
 80104fa:	bd80      	pop	{r7, pc}
 80104fc:	200026bc 	.word	0x200026bc

08010500 <vTCPWindowInit>:
 */
    void vTCPWindowInit( TCPWindow_t * pxWindow,
                         uint32_t ulAckNumber,
                         uint32_t ulSequenceNumber,
                         uint32_t ulMSS )
    {
 8010500:	b480      	push	{r7}
 8010502:	b087      	sub	sp, #28
 8010504:	af00      	add	r7, sp, #0
 8010506:	60f8      	str	r0, [r7, #12]
 8010508:	60b9      	str	r1, [r7, #8]
 801050a:	607a      	str	r2, [r7, #4]
 801050c:	603b      	str	r3, [r7, #0]
        const int32_t l500ms = 500;
 801050e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8010512:	617b      	str	r3, [r7, #20]

        pxWindow->u.ulFlags = 0U;
 8010514:	68fb      	ldr	r3, [r7, #12]
 8010516:	2200      	movs	r2, #0
 8010518:	601a      	str	r2, [r3, #0]
        pxWindow->u.bits.bHasInit = pdTRUE_UNSIGNED;
 801051a:	68fa      	ldr	r2, [r7, #12]
 801051c:	7813      	ldrb	r3, [r2, #0]
 801051e:	f043 0301 	orr.w	r3, r3, #1
 8010522:	7013      	strb	r3, [r2, #0]

        if( ulMSS != 0U )
 8010524:	683b      	ldr	r3, [r7, #0]
 8010526:	2b00      	cmp	r3, #0
 8010528:	d024      	beq.n	8010574 <vTCPWindowInit+0x74>
        {
            if( pxWindow->usMSSInit != 0U )
 801052a:	68fb      	ldr	r3, [r7, #12]
 801052c:	f8b3 30be 	ldrh.w	r3, [r3, #190]	@ 0xbe
 8010530:	2b00      	cmp	r3, #0
 8010532:	d004      	beq.n	801053e <vTCPWindowInit+0x3e>
            {
                pxWindow->usMSSInit = ( uint16_t ) ulMSS;
 8010534:	683b      	ldr	r3, [r7, #0]
 8010536:	b29a      	uxth	r2, r3
 8010538:	68fb      	ldr	r3, [r7, #12]
 801053a:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
            }

            if( ( ulMSS < ( uint32_t ) pxWindow->usMSS ) || ( pxWindow->usMSS == 0U ) )
 801053e:	68fb      	ldr	r3, [r7, #12]
 8010540:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
 8010544:	461a      	mov	r2, r3
 8010546:	683b      	ldr	r3, [r7, #0]
 8010548:	4293      	cmp	r3, r2
 801054a:	d304      	bcc.n	8010556 <vTCPWindowInit+0x56>
 801054c:	68fb      	ldr	r3, [r7, #12]
 801054e:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
 8010552:	2b00      	cmp	r3, #0
 8010554:	d10e      	bne.n	8010574 <vTCPWindowInit+0x74>
            {
                pxWindow->xSize.ulRxWindowLength = ( pxWindow->xSize.ulRxWindowLength / ulMSS ) * ulMSS;
 8010556:	68fb      	ldr	r3, [r7, #12]
 8010558:	685a      	ldr	r2, [r3, #4]
 801055a:	683b      	ldr	r3, [r7, #0]
 801055c:	fbb2 f3f3 	udiv	r3, r2, r3
 8010560:	683a      	ldr	r2, [r7, #0]
 8010562:	fb03 f202 	mul.w	r2, r3, r2
 8010566:	68fb      	ldr	r3, [r7, #12]
 8010568:	605a      	str	r2, [r3, #4]
                pxWindow->usMSS = ( uint16_t ) ulMSS;
 801056a:	683b      	ldr	r3, [r7, #0]
 801056c:	b29a      	uxth	r2, r3
 801056e:	68fb      	ldr	r3, [r7, #12]
 8010570:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
            pxWindow->xTxSegment.lMaxLength = ( int32_t ) pxWindow->usMSS;
        }
        #endif /* ipconfigUSE_TCP_WIN == 1 */

        /*Start with a timeout of 2 * 500 ms (1 sec). */
        pxWindow->lSRTT = l500ms;
 8010574:	68fb      	ldr	r3, [r7, #12]
 8010576:	697a      	ldr	r2, [r7, #20]
 8010578:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Just for logging, to print relative sequence numbers. */
        pxWindow->rx.ulFirstSequenceNumber = ulAckNumber;
 801057a:	68fb      	ldr	r3, [r7, #12]
 801057c:	68ba      	ldr	r2, [r7, #8]
 801057e:	60da      	str	r2, [r3, #12]

        /* The segment asked for in the next transmission. */
        pxWindow->rx.ulCurrentSequenceNumber = ulAckNumber;
 8010580:	68fb      	ldr	r3, [r7, #12]
 8010582:	68ba      	ldr	r2, [r7, #8]
 8010584:	611a      	str	r2, [r3, #16]

        /* The right-hand side of the receive window. */
        pxWindow->rx.ulHighestSequenceNumber = ulAckNumber;
 8010586:	68fb      	ldr	r3, [r7, #12]
 8010588:	68ba      	ldr	r2, [r7, #8]
 801058a:	619a      	str	r2, [r3, #24]

        pxWindow->tx.ulFirstSequenceNumber = ulSequenceNumber;
 801058c:	68fb      	ldr	r3, [r7, #12]
 801058e:	687a      	ldr	r2, [r7, #4]
 8010590:	61da      	str	r2, [r3, #28]

        /* The segment asked for in next transmission. */
        pxWindow->tx.ulCurrentSequenceNumber = ulSequenceNumber;
 8010592:	68fb      	ldr	r3, [r7, #12]
 8010594:	687a      	ldr	r2, [r7, #4]
 8010596:	621a      	str	r2, [r3, #32]

        /* The sequence number given to the next outgoing byte to be added is
         * maintained by lTCPWindowTxAdd(). */
        pxWindow->ulNextTxSequenceNumber = ulSequenceNumber;
 8010598:	68fb      	ldr	r3, [r7, #12]
 801059a:	687a      	ldr	r2, [r7, #4]
 801059c:	635a      	str	r2, [r3, #52]	@ 0x34

        /* The right-hand side of the transmit window. */
        pxWindow->tx.ulHighestSequenceNumber = ulSequenceNumber;
 801059e:	68fb      	ldr	r3, [r7, #12]
 80105a0:	687a      	ldr	r2, [r7, #4]
 80105a2:	629a      	str	r2, [r3, #40]	@ 0x28
        pxWindow->ulOurSequenceNumber = ulSequenceNumber;
 80105a4:	68fb      	ldr	r3, [r7, #12]
 80105a6:	687a      	ldr	r2, [r7, #4]
 80105a8:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
 80105aa:	bf00      	nop
 80105ac:	371c      	adds	r7, #28
 80105ae:	46bd      	mov	sp, r7
 80105b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105b4:	4770      	bx	lr

080105b6 <xTCPWindowRxConfirm>:
 * @return The first segment descriptor involved, or NULL when no matching descriptor was found.
 */
        static TCPSegment_t * xTCPWindowRxConfirm( const TCPWindow_t * pxWindow,
                                                   uint32_t ulSequenceNumber,
                                                   uint32_t ulLength )
        {
 80105b6:	b580      	push	{r7, lr}
 80105b8:	b08a      	sub	sp, #40	@ 0x28
 80105ba:	af00      	add	r7, sp, #0
 80105bc:	60f8      	str	r0, [r7, #12]
 80105be:	60b9      	str	r1, [r7, #8]
 80105c0:	607a      	str	r2, [r7, #4]
            TCPSegment_t * pxBest = NULL;
 80105c2:	2300      	movs	r3, #0
 80105c4:	627b      	str	r3, [r7, #36]	@ 0x24
            const ListItem_t * pxIterator;
            uint32_t ulNextSequenceNumber = ulSequenceNumber + ulLength;
 80105c6:	68ba      	ldr	r2, [r7, #8]
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	4413      	add	r3, r2
 80105cc:	61fb      	str	r3, [r7, #28]

            /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            const ListItem_t * pxEnd = ( ( const ListItem_t * ) &( pxWindow->xRxSegments.xListEnd ) );
 80105ce:	68fb      	ldr	r3, [r7, #12]
 80105d0:	33ac      	adds	r3, #172	@ 0xac
 80105d2:	61bb      	str	r3, [r7, #24]
             * and (ulSequenceNumber+ulLength).  Normally none will be found, because
             * the next RX segment should have a sequence number equal to
             * '(ulSequenceNumber+ulLength)'. */

            /* Iterate through all RX segments that are stored: */
            for( pxIterator = listGET_NEXT( pxEnd );
 80105d4:	69bb      	ldr	r3, [r7, #24]
 80105d6:	685b      	ldr	r3, [r3, #4]
 80105d8:	623b      	str	r3, [r7, #32]
 80105da:	e027      	b.n	801062c <xTCPWindowRxConfirm+0x76>
                 pxIterator != pxEnd;
                 pxIterator = listGET_NEXT( pxIterator ) )
            {
                pxSegment = ( ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 80105dc:	6a3b      	ldr	r3, [r7, #32]
 80105de:	68db      	ldr	r3, [r3, #12]
 80105e0:	617b      	str	r3, [r7, #20]

                /* And see if there is a segment for which:
                 * 'ulSequenceNumber' <= 'pxSegment->ulSequenceNumber' < 'ulNextSequenceNumber'
                 * If there are more matching segments, the one with the lowest sequence number
                 * shall be taken */
                if( ( xSequenceGreaterThanOrEqual( pxSegment->ulSequenceNumber, ulSequenceNumber ) != 0 ) &&
 80105e2:	697b      	ldr	r3, [r7, #20]
 80105e4:	681b      	ldr	r3, [r3, #0]
 80105e6:	68b9      	ldr	r1, [r7, #8]
 80105e8:	4618      	mov	r0, r3
 80105ea:	f7ff fd0e 	bl	801000a <xSequenceGreaterThanOrEqual>
 80105ee:	4603      	mov	r3, r0
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	d018      	beq.n	8010626 <xTCPWindowRxConfirm+0x70>
                    ( xSequenceLessThan( pxSegment->ulSequenceNumber, ulNextSequenceNumber ) != 0 ) )
 80105f4:	697b      	ldr	r3, [r7, #20]
 80105f6:	681b      	ldr	r3, [r3, #0]
 80105f8:	69f9      	ldr	r1, [r7, #28]
 80105fa:	4618      	mov	r0, r3
 80105fc:	f7ff fcd9 	bl	800ffb2 <xSequenceLessThan>
 8010600:	4603      	mov	r3, r0
                if( ( xSequenceGreaterThanOrEqual( pxSegment->ulSequenceNumber, ulSequenceNumber ) != 0 ) &&
 8010602:	2b00      	cmp	r3, #0
 8010604:	d00f      	beq.n	8010626 <xTCPWindowRxConfirm+0x70>
                {
                    if( ( pxBest == NULL ) || ( xSequenceLessThan( pxSegment->ulSequenceNumber, pxBest->ulSequenceNumber ) != 0 ) )
 8010606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010608:	2b00      	cmp	r3, #0
 801060a:	d00a      	beq.n	8010622 <xTCPWindowRxConfirm+0x6c>
 801060c:	697b      	ldr	r3, [r7, #20]
 801060e:	681a      	ldr	r2, [r3, #0]
 8010610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010612:	681b      	ldr	r3, [r3, #0]
 8010614:	4619      	mov	r1, r3
 8010616:	4610      	mov	r0, r2
 8010618:	f7ff fccb 	bl	800ffb2 <xSequenceLessThan>
 801061c:	4603      	mov	r3, r0
 801061e:	2b00      	cmp	r3, #0
 8010620:	d001      	beq.n	8010626 <xTCPWindowRxConfirm+0x70>
                    {
                        pxBest = pxSegment;
 8010622:	697b      	ldr	r3, [r7, #20]
 8010624:	627b      	str	r3, [r7, #36]	@ 0x24
                 pxIterator = listGET_NEXT( pxIterator ) )
 8010626:	6a3b      	ldr	r3, [r7, #32]
 8010628:	685b      	ldr	r3, [r3, #4]
 801062a:	623b      	str	r3, [r7, #32]
                 pxIterator != pxEnd;
 801062c:	6a3a      	ldr	r2, [r7, #32]
 801062e:	69bb      	ldr	r3, [r7, #24]
 8010630:	429a      	cmp	r2, r3
 8010632:	d1d3      	bne.n	80105dc <xTCPWindowRxConfirm+0x26>
                    }
                }
            }

            if( ( pxBest != NULL ) &&
 8010634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010636:	2b00      	cmp	r3, #0
 8010638:	d003      	beq.n	8010642 <xTCPWindowRxConfirm+0x8c>
                ( ( pxBest->ulSequenceNumber != ulSequenceNumber ) || ( pxBest->lDataLength != ( int32_t ) ulLength ) ) )
 801063a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801063c:	681b      	ldr	r3, [r3, #0]
            if( ( pxBest != NULL ) &&
 801063e:	68ba      	ldr	r2, [r7, #8]
 8010640:	429a      	cmp	r2, r3
                                         ( unsigned ) ( pxBest->ulSequenceNumber - pxWindow->rx.ulFirstSequenceNumber ),
                                         ( int ) pxBest->lDataLength,
                                         ( unsigned ) ( pxBest->ulSequenceNumber + ( ( uint32_t ) pxBest->lDataLength ) - pxWindow->rx.ulFirstSequenceNumber ) ) );
            }

            return pxBest;
 8010642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        }
 8010644:	4618      	mov	r0, r3
 8010646:	3728      	adds	r7, #40	@ 0x28
 8010648:	46bd      	mov	sp, r7
 801064a:	bd80      	pop	{r7, pc}

0801064c <prvTCPWindowRx_ExpectedRX>:
 * @param[in] pxWindow The TCP sliding window data of the socket.
 * @param[in] ulLength The number of bytes that can be added.
 */
        static void prvTCPWindowRx_ExpectedRX( TCPWindow_t * pxWindow,
                                               uint32_t ulLength )
        {
 801064c:	b580      	push	{r7, lr}
 801064e:	b086      	sub	sp, #24
 8010650:	af00      	add	r7, sp, #0
 8010652:	6078      	str	r0, [r7, #4]
 8010654:	6039      	str	r1, [r7, #0]
            uint32_t ulSequenceNumber = pxWindow->rx.ulCurrentSequenceNumber;
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	691b      	ldr	r3, [r3, #16]
 801065a:	613b      	str	r3, [r7, #16]
            uint32_t ulCurrentSequenceNumber = ulSequenceNumber + ulLength;
 801065c:	693a      	ldr	r2, [r7, #16]
 801065e:	683b      	ldr	r3, [r7, #0]
 8010660:	4413      	add	r3, r2
 8010662:	617b      	str	r3, [r7, #20]

            if( listCURRENT_LIST_LENGTH( &( pxWindow->xRxSegments ) ) != 0U )
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 801066a:	2b00      	cmp	r3, #0
 801066c:	d02c      	beq.n	80106c8 <prvTCPWindowRx_ExpectedRX+0x7c>
            {
                uint32_t ulSavedSequenceNumber = ulCurrentSequenceNumber;
 801066e:	697b      	ldr	r3, [r7, #20]
 8010670:	60fb      	str	r3, [r7, #12]
                 * If the server is forced to retransmit packets several time in a row it might send a batch of concatenated packet for speed.
                 * So we cannot rely on the packets between ulSequenceNumber and ulSequenceNumber + ulLength to be sequential and it is better to just
                 * clean them out. */
                do
                {
                    pxFound = xTCPWindowRxConfirm( pxWindow, ulSequenceNumber, ulLength );
 8010672:	683a      	ldr	r2, [r7, #0]
 8010674:	6939      	ldr	r1, [r7, #16]
 8010676:	6878      	ldr	r0, [r7, #4]
 8010678:	f7ff ff9d 	bl	80105b6 <xTCPWindowRxConfirm>
 801067c:	60b8      	str	r0, [r7, #8]

                    if( pxFound != NULL )
 801067e:	68bb      	ldr	r3, [r7, #8]
 8010680:	2b00      	cmp	r3, #0
 8010682:	d002      	beq.n	801068a <prvTCPWindowRx_ExpectedRX+0x3e>
                    {
                        /* Remove it because it will be passed to user directly. */
                        vTCPWindowFree( pxFound );
 8010684:	68b8      	ldr	r0, [r7, #8]
 8010686:	f7ff fea5 	bl	80103d4 <vTCPWindowFree>
                    }
                } while( pxFound != NULL );
 801068a:	68bb      	ldr	r3, [r7, #8]
 801068c:	2b00      	cmp	r3, #0
 801068e:	d1f0      	bne.n	8010672 <prvTCPWindowRx_ExpectedRX+0x26>

                /*  Check for following segments that are already in the
                 * queue and increment ulCurrentSequenceNumber. */
                for( ; ; )
                {
                    pxFound = xTCPWindowRxFind( pxWindow, ulCurrentSequenceNumber );
 8010690:	6979      	ldr	r1, [r7, #20]
 8010692:	6878      	ldr	r0, [r7, #4]
 8010694:	f7ff fda8 	bl	80101e8 <xTCPWindowRxFind>
 8010698:	60b8      	str	r0, [r7, #8]

                    if( pxFound == NULL )
 801069a:	68bb      	ldr	r3, [r7, #8]
 801069c:	2b00      	cmp	r3, #0
 801069e:	d009      	beq.n	80106b4 <prvTCPWindowRx_ExpectedRX+0x68>
                    {
                        break;
                    }

                    ulCurrentSequenceNumber += ( uint32_t ) pxFound->lDataLength;
 80106a0:	68bb      	ldr	r3, [r7, #8]
 80106a2:	689b      	ldr	r3, [r3, #8]
 80106a4:	461a      	mov	r2, r3
 80106a6:	697b      	ldr	r3, [r7, #20]
 80106a8:	4413      	add	r3, r2
 80106aa:	617b      	str	r3, [r7, #20]

                    /* As all packet below this one have been passed to the
                     * user it can be discarded. */
                    vTCPWindowFree( pxFound );
 80106ac:	68b8      	ldr	r0, [r7, #8]
 80106ae:	f7ff fe91 	bl	80103d4 <vTCPWindowFree>
                    pxFound = xTCPWindowRxFind( pxWindow, ulCurrentSequenceNumber );
 80106b2:	e7ed      	b.n	8010690 <prvTCPWindowRx_ExpectedRX+0x44>
                        break;
 80106b4:	bf00      	nop
                }

                if( ulSavedSequenceNumber != ulCurrentSequenceNumber )
 80106b6:	68fa      	ldr	r2, [r7, #12]
 80106b8:	697b      	ldr	r3, [r7, #20]
 80106ba:	429a      	cmp	r2, r3
 80106bc:	d004      	beq.n	80106c8 <prvTCPWindowRx_ExpectedRX+0x7c>
                {
                    /*  After the current data-package, there is more data
                     * to be popped. */
                    pxWindow->ulUserDataLength = ulCurrentSequenceNumber - ulSavedSequenceNumber;
 80106be:	697a      	ldr	r2, [r7, #20]
 80106c0:	68fb      	ldr	r3, [r7, #12]
 80106c2:	1ad2      	subs	r2, r2, r3
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	631a      	str	r2, [r3, #48]	@ 0x30
                                                 ( int ) listCURRENT_LIST_LENGTH( &pxWindow->xRxSegments ) ) );
                    }
                }
            }

            pxWindow->rx.ulCurrentSequenceNumber = ulCurrentSequenceNumber;
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	697a      	ldr	r2, [r7, #20]
 80106cc:	611a      	str	r2, [r3, #16]
        }
 80106ce:	bf00      	nop
 80106d0:	3718      	adds	r7, #24
 80106d2:	46bd      	mov	sp, r7
 80106d4:	bd80      	pop	{r7, pc}
	...

080106d8 <prvTCPWindowRx_UnexpectedRX>:
 *         offset ( from the head ) at which the data can be placed.
 */
        static int32_t prvTCPWindowRx_UnexpectedRX( TCPWindow_t * pxWindow,
                                                    uint32_t ulSequenceNumber,
                                                    uint32_t ulLength )
        {
 80106d8:	b580      	push	{r7, lr}
 80106da:	b08a      	sub	sp, #40	@ 0x28
 80106dc:	af00      	add	r7, sp, #0
 80106de:	60f8      	str	r0, [r7, #12]
 80106e0:	60b9      	str	r1, [r7, #8]
 80106e2:	607a      	str	r2, [r7, #4]
            int32_t lReturn = -1;
 80106e4:	f04f 33ff 	mov.w	r3, #4294967295
 80106e8:	627b      	str	r3, [r7, #36]	@ 0x24
            uint32_t ulLast = ulSequenceNumber + ulLength;
 80106ea:	68ba      	ldr	r2, [r7, #8]
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	4413      	add	r3, r2
 80106f0:	623b      	str	r3, [r7, #32]
            uint32_t ulCurrentSequenceNumber = pxWindow->rx.ulCurrentSequenceNumber;
 80106f2:	68fb      	ldr	r3, [r7, #12]
 80106f4:	691b      	ldr	r3, [r3, #16]
 80106f6:	61fb      	str	r3, [r7, #28]
             * This is useful because subsequent packets will be SACK'd with
             * single one message
             */
            for( ; ; )
            {
                pxFound = xTCPWindowRxFind( pxWindow, ulLast );
 80106f8:	6a39      	ldr	r1, [r7, #32]
 80106fa:	68f8      	ldr	r0, [r7, #12]
 80106fc:	f7ff fd74 	bl	80101e8 <xTCPWindowRxFind>
 8010700:	61b8      	str	r0, [r7, #24]

                if( pxFound == NULL )
 8010702:	69bb      	ldr	r3, [r7, #24]
 8010704:	2b00      	cmp	r3, #0
 8010706:	d006      	beq.n	8010716 <prvTCPWindowRx_UnexpectedRX+0x3e>
                {
                    break;
                }

                ulLast += ( uint32_t ) pxFound->lDataLength;
 8010708:	69bb      	ldr	r3, [r7, #24]
 801070a:	689b      	ldr	r3, [r3, #8]
 801070c:	461a      	mov	r2, r3
 801070e:	6a3b      	ldr	r3, [r7, #32]
 8010710:	4413      	add	r3, r2
 8010712:	623b      	str	r3, [r7, #32]
                pxFound = xTCPWindowRxFind( pxWindow, ulLast );
 8010714:	e7f0      	b.n	80106f8 <prvTCPWindowRx_UnexpectedRX+0x20>
                    break;
 8010716:	bf00      	nop
                                         ( unsigned ) ( ulLast - pxWindow->rx.ulFirstSequenceNumber ) ) );
            }

            /* Now prepare the SACK message.
             * Code OPTION_CODE_SINGLE_SACK already in network byte order. */
            pxWindow->ulOptionsData[ 0 ] = OPTION_CODE_SINGLE_SACK;
 8010718:	68fb      	ldr	r3, [r7, #12]
 801071a:	4a18      	ldr	r2, [pc, #96]	@ (801077c <prvTCPWindowRx_UnexpectedRX+0xa4>)
 801071c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* First sequence number that we received. */
            pxWindow->ulOptionsData[ 1 ] = FreeRTOS_htonl( ulSequenceNumber );
 8010720:	68fb      	ldr	r3, [r7, #12]
 8010722:	68ba      	ldr	r2, [r7, #8]
 8010724:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Last + 1 */
            pxWindow->ulOptionsData[ 2 ] = FreeRTOS_htonl( ulLast );
 8010728:	68fb      	ldr	r3, [r7, #12]
 801072a:	6a3a      	ldr	r2, [r7, #32]
 801072c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

            /* Which make 12 (3*4) option bytes. */
            pxWindow->ucOptionLength = ( uint8_t ) ( 3U * sizeof( pxWindow->ulOptionsData[ 0 ] ) );
 8010730:	68fb      	ldr	r3, [r7, #12]
 8010732:	220c      	movs	r2, #12
 8010734:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

            pxFound = xTCPWindowRxFind( pxWindow, ulSequenceNumber );
 8010738:	68b9      	ldr	r1, [r7, #8]
 801073a:	68f8      	ldr	r0, [r7, #12]
 801073c:	f7ff fd54 	bl	80101e8 <xTCPWindowRxFind>
 8010740:	61b8      	str	r0, [r7, #24]

            if( pxFound != NULL )
 8010742:	69bb      	ldr	r3, [r7, #24]
 8010744:	2b00      	cmp	r3, #0
 8010746:	d114      	bne.n	8010772 <prvTCPWindowRx_UnexpectedRX+0x9a>
                 * again. */
                /* A negative value will be returned to indicate than error. */
            }
            else
            {
                pxFound = xTCPWindowRxNew( pxWindow, ulSequenceNumber, ( int32_t ) ulLength );
 8010748:	687a      	ldr	r2, [r7, #4]
 801074a:	2301      	movs	r3, #1
 801074c:	68b9      	ldr	r1, [r7, #8]
 801074e:	68f8      	ldr	r0, [r7, #12]
 8010750:	f7ff fd72 	bl	8010238 <xTCPWindowNew>
 8010754:	61b8      	str	r0, [r7, #24]

                if( pxFound == NULL )
 8010756:	69bb      	ldr	r3, [r7, #24]
 8010758:	2b00      	cmp	r3, #0
 801075a:	d104      	bne.n	8010766 <prvTCPWindowRx_UnexpectedRX+0x8e>
                {
                    /* Can not send a SACK, because the segment cannot be
                     * stored. */
                    pxWindow->ucOptionLength = 0U;
 801075c:	68fb      	ldr	r3, [r7, #12]
 801075e:	2200      	movs	r2, #0
 8010760:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8010764:	e005      	b.n	8010772 <prvTCPWindowRx_UnexpectedRX+0x9a>
                                                 ( unsigned ) listCURRENT_LIST_LENGTH( &pxWindow->xRxSegments ) ) );
                    }

                    /* Return a positive value.  The packet may be accepted
                    * and stored but an earlier packet is still missing. */
                    ulIntermediateResult = ulSequenceNumber - ulCurrentSequenceNumber;
 8010766:	68ba      	ldr	r2, [r7, #8]
 8010768:	69fb      	ldr	r3, [r7, #28]
 801076a:	1ad3      	subs	r3, r2, r3
 801076c:	617b      	str	r3, [r7, #20]
                    lReturn = ( int32_t ) ulIntermediateResult;
 801076e:	697b      	ldr	r3, [r7, #20]
 8010770:	627b      	str	r3, [r7, #36]	@ 0x24
                }
            }

            return lReturn;
 8010772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        }
 8010774:	4618      	mov	r0, r3
 8010776:	3728      	adds	r7, #40	@ 0x28
 8010778:	46bd      	mov	sp, r7
 801077a:	bd80      	pop	{r7, pc}
 801077c:	0101050a 	.word	0x0101050a

08010780 <lTCPWindowRxCheck>:
        int32_t lTCPWindowRxCheck( TCPWindow_t * pxWindow,
                                   uint32_t ulSequenceNumber,
                                   uint32_t ulLength,
                                   uint32_t ulSpace,
                                   uint32_t * pulSkipCount )
        {
 8010780:	b580      	push	{r7, lr}
 8010782:	b08c      	sub	sp, #48	@ 0x30
 8010784:	af00      	add	r7, sp, #0
 8010786:	60f8      	str	r0, [r7, #12]
 8010788:	60b9      	str	r1, [r7, #8]
 801078a:	607a      	str	r2, [r7, #4]
 801078c:	603b      	str	r3, [r7, #0]
            uint32_t ulCurrentSequenceNumber;
            uint32_t ulIntermediateResult;
            int32_t lReturn = -1;
 801078e:	f04f 33ff 	mov.w	r3, #4294967295
 8010792:	62fb      	str	r3, [r7, #44]	@ 0x2c
            int32_t lStartDistance;
            int32_t lLastDistance;
            uint32_t ulLast;
            uint32_t ulRxSequenceNumber = ulSequenceNumber;
 8010794:	68bb      	ldr	r3, [r7, #8]
 8010796:	62bb      	str	r3, [r7, #40]	@ 0x28
            uint32_t ulRxLength = ulLength;
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Only in an exceptional case, where a packet starts before
             * ulCurrentSequenceNumber, and ends after it, the skip-count
             * will be set. See below. */

            *( pulSkipCount ) = 0U;
 801079c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801079e:	2200      	movs	r2, #0
 80107a0:	601a      	str	r2, [r3, #0]

            ulCurrentSequenceNumber = pxWindow->rx.ulCurrentSequenceNumber;
 80107a2:	68fb      	ldr	r3, [r7, #12]
 80107a4:	691b      	ldr	r3, [r3, #16]
 80107a6:	623b      	str	r3, [r7, #32]

            ulLast = ulRxSequenceNumber + ulRxLength;
 80107a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80107aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80107ac:	4413      	add	r3, r2
 80107ae:	61fb      	str	r3, [r7, #28]
            ulIntermediateResult = ulLast - ulCurrentSequenceNumber;
 80107b0:	69fa      	ldr	r2, [r7, #28]
 80107b2:	6a3b      	ldr	r3, [r7, #32]
 80107b4:	1ad3      	subs	r3, r2, r3
 80107b6:	61bb      	str	r3, [r7, #24]
            /* The cast from unsigned long to signed long is on purpose. */
            lLastDistance = ( int32_t ) ulIntermediateResult;
 80107b8:	69bb      	ldr	r3, [r7, #24]
 80107ba:	617b      	str	r3, [r7, #20]

            ulIntermediateResult = ulRxSequenceNumber - ulCurrentSequenceNumber;
 80107bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80107be:	6a3b      	ldr	r3, [r7, #32]
 80107c0:	1ad3      	subs	r3, r2, r3
 80107c2:	61bb      	str	r3, [r7, #24]
            lStartDistance = ( int32_t ) ulIntermediateResult;
 80107c4:	69bb      	ldr	r3, [r7, #24]
 80107c6:	613b      	str	r3, [r7, #16]

            if( ( lStartDistance < 0 ) && ( lLastDistance > 0 ) )
 80107c8:	693b      	ldr	r3, [r7, #16]
 80107ca:	2b00      	cmp	r3, #0
 80107cc:	da0f      	bge.n	80107ee <lTCPWindowRxCheck+0x6e>
 80107ce:	697b      	ldr	r3, [r7, #20]
 80107d0:	2b00      	cmp	r3, #0
 80107d2:	dd0c      	ble.n	80107ee <lTCPWindowRxCheck+0x6e>
                FreeRTOS_debug_printf( ( "lTCPWindowRxCheck: Received +%u bytes for %u, only using %d\n",
                                         ( unsigned ) ulRxLength,
                                         ( unsigned ) ( ulRxSequenceNumber - pxWindow->rx.ulFirstSequenceNumber ),
                                         ( int ) lLastDistance ) );
                /* Increase the sequence number, decrease the length. */
                ulRxSequenceNumber += ( uint32_t ) ( -lStartDistance );
 80107d4:	693b      	ldr	r3, [r7, #16]
 80107d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80107d8:	1ad3      	subs	r3, r2, r3
 80107da:	62bb      	str	r3, [r7, #40]	@ 0x28
                ulRxLength += ( uint32_t ) lStartDistance;
 80107dc:	693b      	ldr	r3, [r7, #16]
 80107de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80107e0:	4413      	add	r3, r2
 80107e2:	627b      	str	r3, [r7, #36]	@ 0x24

                /* Tell the caller that the first 'pulSkipCount' bytes don't
                 * need to be stored. */
                *( pulSkipCount ) = ( uint32_t ) ( -lStartDistance );
 80107e4:	693b      	ldr	r3, [r7, #16]
 80107e6:	425b      	negs	r3, r3
 80107e8:	461a      	mov	r2, r3
 80107ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107ec:	601a      	str	r2, [r3, #0]
            }

            /* For Selective Ack (SACK), used when out-of-sequence data come in. */
            pxWindow->ucOptionLength = 0U;
 80107ee:	68fb      	ldr	r3, [r7, #12]
 80107f0:	2200      	movs	r2, #0
 80107f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

            /* Non-zero if TCP-windows contains data which must be popped. */
            pxWindow->ulUserDataLength = 0U;
 80107f6:	68fb      	ldr	r3, [r7, #12]
 80107f8:	2200      	movs	r2, #0
 80107fa:	631a      	str	r2, [r3, #48]	@ 0x30

            if( ulCurrentSequenceNumber == ulRxSequenceNumber )
 80107fc:	6a3a      	ldr	r2, [r7, #32]
 80107fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010800:	429a      	cmp	r2, r3
 8010802:	d10a      	bne.n	801081a <lTCPWindowRxCheck+0x9a>
            {
                /* This is the packet with the lowest sequence number we're waiting
                 * for.  It can be passed directly to the rx stream. */
                if( ulRxLength > ulSpace )
 8010804:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010806:	683b      	ldr	r3, [r7, #0]
 8010808:	429a      	cmp	r2, r3
 801080a:	d818      	bhi.n	801083e <lTCPWindowRxCheck+0xbe>
                }
                else
                {
                    /* Packet was expected, may be passed directly to the socket
                     * buffer or application.  Store the packet at offset 0. */
                    prvTCPWindowRx_ExpectedRX( pxWindow, ulRxLength );
 801080c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801080e:	68f8      	ldr	r0, [r7, #12]
 8010810:	f7ff ff1c 	bl	801064c <prvTCPWindowRx_ExpectedRX>
                    lReturn = 0;
 8010814:	2300      	movs	r3, #0
 8010816:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010818:	e011      	b.n	801083e <lTCPWindowRxCheck+0xbe>
                }
            }
            else if( ulCurrentSequenceNumber == ( ulRxSequenceNumber + 1U ) )
 801081a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801081c:	3301      	adds	r3, #1
 801081e:	6a3a      	ldr	r2, [r7, #32]
 8010820:	429a      	cmp	r2, r3
 8010822:	d00c      	beq.n	801083e <lTCPWindowRxCheck+0xbe>
                 * window so it can be stored. */

                /*  An "out-of-sequence" segment was received, must have missed one.
                 * Prepare a SACK (Selective ACK). */

                if( lLastDistance <= 0 )
 8010824:	697b      	ldr	r3, [r7, #20]
 8010826:	2b00      	cmp	r3, #0
 8010828:	dd09      	ble.n	801083e <lTCPWindowRxCheck+0xbe>
                {
                    /* An earlier packet has been received, must be a retransmission of a
                     * packet that has been accepted already.  No need to send out a
                     * Selective ACK (SACK). */
                }
                else if( lLastDistance > ( int32_t ) ulSpace )
 801082a:	683b      	ldr	r3, [r7, #0]
 801082c:	697a      	ldr	r2, [r7, #20]
 801082e:	429a      	cmp	r2, r3
 8010830:	dc05      	bgt.n	801083e <lTCPWindowRxCheck+0xbe>
                                             ( unsigned ) ulRxLength,
                                             ( unsigned ) ulSpace ) );
                }
                else
                {
                    lReturn = prvTCPWindowRx_UnexpectedRX( pxWindow, ulRxSequenceNumber, ulRxLength );
 8010832:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010834:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010836:	68f8      	ldr	r0, [r7, #12]
 8010838:	f7ff ff4e 	bl	80106d8 <prvTCPWindowRx_UnexpectedRX>
 801083c:	62f8      	str	r0, [r7, #44]	@ 0x2c
                }
            }

            return lReturn;
 801083e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
        }
 8010840:	4618      	mov	r0, r3
 8010842:	3730      	adds	r7, #48	@ 0x30
 8010844:	46bd      	mov	sp, r7
 8010846:	bd80      	pop	{r7, pc}

08010848 <lTCPIncrementTxPosition>:
 * @return The new incremented position, or "( lPosition + lCount ) % lMax".
 */
        static int32_t lTCPIncrementTxPosition( int32_t lPosition,
                                                int32_t lMax,
                                                int32_t lCount )
        {
 8010848:	b480      	push	{r7}
 801084a:	b087      	sub	sp, #28
 801084c:	af00      	add	r7, sp, #0
 801084e:	60f8      	str	r0, [r7, #12]
 8010850:	60b9      	str	r1, [r7, #8]
 8010852:	607a      	str	r2, [r7, #4]
            int32_t lReturn;


            /* +TCP stores data in circular buffers.  Calculate the next position to
             * store. */
            lReturn = lPosition + lCount;
 8010854:	68fa      	ldr	r2, [r7, #12]
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	4413      	add	r3, r2
 801085a:	617b      	str	r3, [r7, #20]

            if( lReturn >= lMax )
 801085c:	697a      	ldr	r2, [r7, #20]
 801085e:	68bb      	ldr	r3, [r7, #8]
 8010860:	429a      	cmp	r2, r3
 8010862:	db03      	blt.n	801086c <lTCPIncrementTxPosition+0x24>
            {
                lReturn -= lMax;
 8010864:	697a      	ldr	r2, [r7, #20]
 8010866:	68bb      	ldr	r3, [r7, #8]
 8010868:	1ad3      	subs	r3, r2, r3
 801086a:	617b      	str	r3, [r7, #20]
            }

            return lReturn;
 801086c:	697b      	ldr	r3, [r7, #20]
        }
 801086e:	4618      	mov	r0, r3
 8010870:	371c      	adds	r7, #28
 8010872:	46bd      	mov	sp, r7
 8010874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010878:	4770      	bx	lr

0801087a <prvTCPWindowTxAdd_FrontSegment>:
 * @return lToWrite: the number of bytes added to the segment.
 */
        static int32_t prvTCPWindowTxAdd_FrontSegment( TCPWindow_t * pxWindow,
                                                       TCPSegment_t * pxSegment,
                                                       int32_t lBytesLeft )
        {
 801087a:	b580      	push	{r7, lr}
 801087c:	b086      	sub	sp, #24
 801087e:	af00      	add	r7, sp, #0
 8010880:	60f8      	str	r0, [r7, #12]
 8010882:	60b9      	str	r1, [r7, #8]
 8010884:	607a      	str	r2, [r7, #4]
            int32_t lToWrite = FreeRTOS_min_int32( lBytesLeft, pxSegment->lMaxLength - pxSegment->lDataLength );
 8010886:	68bb      	ldr	r3, [r7, #8]
 8010888:	685a      	ldr	r2, [r3, #4]
 801088a:	68bb      	ldr	r3, [r7, #8]
 801088c:	689b      	ldr	r3, [r3, #8]
 801088e:	1ad3      	subs	r3, r2, r3
 8010890:	4619      	mov	r1, r3
 8010892:	6878      	ldr	r0, [r7, #4]
 8010894:	f7fa f8ce 	bl	800aa34 <FreeRTOS_min_int32>
 8010898:	6178      	str	r0, [r7, #20]

            pxSegment->lDataLength += lToWrite;
 801089a:	68bb      	ldr	r3, [r7, #8]
 801089c:	689a      	ldr	r2, [r3, #8]
 801089e:	697b      	ldr	r3, [r7, #20]
 80108a0:	441a      	add	r2, r3
 80108a2:	68bb      	ldr	r3, [r7, #8]
 80108a4:	609a      	str	r2, [r3, #8]

            if( pxSegment->lDataLength >= pxSegment->lMaxLength )
 80108a6:	68bb      	ldr	r3, [r7, #8]
 80108a8:	689a      	ldr	r2, [r3, #8]
 80108aa:	68bb      	ldr	r3, [r7, #8]
 80108ac:	685b      	ldr	r3, [r3, #4]
 80108ae:	429a      	cmp	r2, r3
 80108b0:	db02      	blt.n	80108b8 <prvTCPWindowTxAdd_FrontSegment+0x3e>
            {
                /* This segment is full, don't add more bytes. */
                pxWindow->pxHeadSegment = NULL;
 80108b2:	68fb      	ldr	r3, [r7, #12]
 80108b4:	2200      	movs	r2, #0
 80108b6:	67da      	str	r2, [r3, #124]	@ 0x7c
            }

            /* ulNextTxSequenceNumber is the sequence number of the next byte to
             * be stored for transmission. */
            pxWindow->ulNextTxSequenceNumber += ( uint32_t ) lToWrite;
 80108b8:	68fb      	ldr	r3, [r7, #12]
 80108ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80108bc:	697b      	ldr	r3, [r7, #20]
 80108be:	441a      	add	r2, r3
 80108c0:	68fb      	ldr	r3, [r7, #12]
 80108c2:	635a      	str	r2, [r3, #52]	@ 0x34
                                         ( int ) pxSegment->lDataLength,
                                         ( unsigned ) ( pxWindow->ulNextTxSequenceNumber - pxWindow->tx.ulFirstSequenceNumber ),
                                         ( int ) pxSegment->lStreamPos ) );
            }

            return lToWrite;
 80108c4:	697b      	ldr	r3, [r7, #20]
        }
 80108c6:	4618      	mov	r0, r3
 80108c8:	3718      	adds	r7, #24
 80108ca:	46bd      	mov	sp, r7
 80108cc:	bd80      	pop	{r7, pc}

080108ce <lTCPWindowTxAdd>:
 */
        int32_t lTCPWindowTxAdd( TCPWindow_t * pxWindow,
                                 uint32_t ulLength,
                                 int32_t lPosition,
                                 int32_t lMax )
        {
 80108ce:	b580      	push	{r7, lr}
 80108d0:	b08a      	sub	sp, #40	@ 0x28
 80108d2:	af00      	add	r7, sp, #0
 80108d4:	60f8      	str	r0, [r7, #12]
 80108d6:	60b9      	str	r1, [r7, #8]
 80108d8:	607a      	str	r2, [r7, #4]
 80108da:	603b      	str	r3, [r7, #0]
            int32_t lBytesLeft = ( int32_t ) ulLength;
 80108dc:	68bb      	ldr	r3, [r7, #8]
 80108de:	627b      	str	r3, [r7, #36]	@ 0x24
            int32_t lToWrite;
            int32_t lDone = 0;
 80108e0:	2300      	movs	r3, #0
 80108e2:	623b      	str	r3, [r7, #32]
            int32_t lBufferIndex = lPosition;
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	61fb      	str	r3, [r7, #28]
            TCPSegment_t * pxSegment = pxWindow->pxHeadSegment;
 80108e8:	68fb      	ldr	r3, [r7, #12]
 80108ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80108ec:	61bb      	str	r3, [r7, #24]

            /* Puts a message in the Tx-window (after buffer size has been
             * verified). */
            if( ( pxSegment != NULL ) &&
 80108ee:	69bb      	ldr	r3, [r7, #24]
 80108f0:	2b00      	cmp	r3, #0
 80108f2:	d06a      	beq.n	80109ca <lTCPWindowTxAdd+0xfc>
                ( pxSegment->lDataLength < pxSegment->lMaxLength ) &&
 80108f4:	69bb      	ldr	r3, [r7, #24]
 80108f6:	689a      	ldr	r2, [r3, #8]
 80108f8:	69bb      	ldr	r3, [r7, #24]
 80108fa:	685b      	ldr	r3, [r3, #4]
            if( ( pxSegment != NULL ) &&
 80108fc:	429a      	cmp	r2, r3
 80108fe:	da64      	bge.n	80109ca <lTCPWindowTxAdd+0xfc>
                ( pxSegment->u.bits.bOutstanding == pdFALSE_UNSIGNED ) &&
 8010900:	69bb      	ldr	r3, [r7, #24]
 8010902:	7d9b      	ldrb	r3, [r3, #22]
 8010904:	f003 0301 	and.w	r3, r3, #1
 8010908:	b2db      	uxtb	r3, r3
                ( pxSegment->lDataLength < pxSegment->lMaxLength ) &&
 801090a:	2b00      	cmp	r3, #0
 801090c:	d15d      	bne.n	80109ca <lTCPWindowTxAdd+0xfc>
                ( pxSegment->lDataLength != 0 ) )
 801090e:	69bb      	ldr	r3, [r7, #24]
 8010910:	689b      	ldr	r3, [r3, #8]
                ( pxSegment->u.bits.bOutstanding == pdFALSE_UNSIGNED ) &&
 8010912:	2b00      	cmp	r3, #0
 8010914:	d059      	beq.n	80109ca <lTCPWindowTxAdd+0xfc>
            {
                lToWrite = prvTCPWindowTxAdd_FrontSegment( pxWindow, pxSegment, lBytesLeft );
 8010916:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010918:	69b9      	ldr	r1, [r7, #24]
 801091a:	68f8      	ldr	r0, [r7, #12]
 801091c:	f7ff ffad 	bl	801087a <prvTCPWindowTxAdd_FrontSegment>
 8010920:	6178      	str	r0, [r7, #20]
                lBytesLeft -= lToWrite;
 8010922:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010924:	697b      	ldr	r3, [r7, #20]
 8010926:	1ad3      	subs	r3, r2, r3
 8010928:	627b      	str	r3, [r7, #36]	@ 0x24
                /* Increased the return value. */
                lDone += lToWrite;
 801092a:	6a3a      	ldr	r2, [r7, #32]
 801092c:	697b      	ldr	r3, [r7, #20]
 801092e:	4413      	add	r3, r2
 8010930:	623b      	str	r3, [r7, #32]

                /* Calculate the next position in the circular data buffer, knowing
                 * its maximum length 'lMax'. */
                lBufferIndex = lTCPIncrementTxPosition( lBufferIndex, lMax, lToWrite );
 8010932:	697a      	ldr	r2, [r7, #20]
 8010934:	6839      	ldr	r1, [r7, #0]
 8010936:	69f8      	ldr	r0, [r7, #28]
 8010938:	f7ff ff86 	bl	8010848 <lTCPIncrementTxPosition>
 801093c:	61f8      	str	r0, [r7, #28]
            }

            while( lBytesLeft > 0 )
 801093e:	e044      	b.n	80109ca <lTCPWindowTxAdd+0xfc>
            {
                /* The current transmission segment is full, create new segments as
                 * needed. */
                pxSegment = xTCPWindowTxNew( pxWindow, pxWindow->ulNextTxSequenceNumber, ( int32_t ) pxWindow->usMSS );
 8010940:	68fb      	ldr	r3, [r7, #12]
 8010942:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8010944:	68fb      	ldr	r3, [r7, #12]
 8010946:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
 801094a:	461a      	mov	r2, r3
 801094c:	2300      	movs	r3, #0
 801094e:	68f8      	ldr	r0, [r7, #12]
 8010950:	f7ff fc72 	bl	8010238 <xTCPWindowNew>
 8010954:	61b8      	str	r0, [r7, #24]

                if( pxSegment != NULL )
 8010956:	69bb      	ldr	r3, [r7, #24]
 8010958:	2b00      	cmp	r3, #0
 801095a:	d03a      	beq.n	80109d2 <lTCPWindowTxAdd+0x104>
                {
                    /* Store as many as needed, but no more than the maximum
                     * (MSS). */
                    lToWrite = FreeRTOS_min_int32( lBytesLeft, pxSegment->lMaxLength );
 801095c:	69bb      	ldr	r3, [r7, #24]
 801095e:	685b      	ldr	r3, [r3, #4]
 8010960:	4619      	mov	r1, r3
 8010962:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010964:	f7fa f866 	bl	800aa34 <FreeRTOS_min_int32>
 8010968:	6178      	str	r0, [r7, #20]

                    pxSegment->lDataLength = lToWrite;
 801096a:	69bb      	ldr	r3, [r7, #24]
 801096c:	697a      	ldr	r2, [r7, #20]
 801096e:	609a      	str	r2, [r3, #8]
                    pxSegment->lStreamPos = lBufferIndex;
 8010970:	69bb      	ldr	r3, [r7, #24]
 8010972:	69fa      	ldr	r2, [r7, #28]
 8010974:	60da      	str	r2, [r3, #12]
                    lBytesLeft -= lToWrite;
 8010976:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010978:	697b      	ldr	r3, [r7, #20]
 801097a:	1ad3      	subs	r3, r2, r3
 801097c:	627b      	str	r3, [r7, #36]	@ 0x24
                    lBufferIndex = lTCPIncrementTxPosition( lBufferIndex, lMax, lToWrite );
 801097e:	697a      	ldr	r2, [r7, #20]
 8010980:	6839      	ldr	r1, [r7, #0]
 8010982:	69f8      	ldr	r0, [r7, #28]
 8010984:	f7ff ff60 	bl	8010848 <lTCPIncrementTxPosition>
 8010988:	61f8      	str	r0, [r7, #28]
                    pxWindow->ulNextTxSequenceNumber += ( uint32_t ) lToWrite;
 801098a:	68fb      	ldr	r3, [r7, #12]
 801098c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801098e:	697b      	ldr	r3, [r7, #20]
 8010990:	441a      	add	r2, r3
 8010992:	68fb      	ldr	r3, [r7, #12]
 8010994:	635a      	str	r2, [r3, #52]	@ 0x34
                    lDone += lToWrite;
 8010996:	6a3a      	ldr	r2, [r7, #32]
 8010998:	697b      	ldr	r3, [r7, #20]
 801099a:	4413      	add	r3, r2
 801099c:	623b      	str	r3, [r7, #32]

                    /* Link this segment in the Tx-Queue. */
                    vListInsertFifo( &( pxWindow->xTxQueue ), &( pxSegment->xQueueItem ) );
 801099e:	68fb      	ldr	r3, [r7, #12]
 80109a0:	f103 0254 	add.w	r2, r3, #84	@ 0x54
 80109a4:	69bb      	ldr	r3, [r7, #24]
 80109a6:	3318      	adds	r3, #24
 80109a8:	4619      	mov	r1, r3
 80109aa:	4610      	mov	r0, r2
 80109ac:	f7ff fb42 	bl	8010034 <vListInsertFifo>

                    /* Let 'pxHeadSegment' point to this segment if there is still
                     * space. */
                    if( pxSegment->lDataLength < pxSegment->lMaxLength )
 80109b0:	69bb      	ldr	r3, [r7, #24]
 80109b2:	689a      	ldr	r2, [r3, #8]
 80109b4:	69bb      	ldr	r3, [r7, #24]
 80109b6:	685b      	ldr	r3, [r3, #4]
 80109b8:	429a      	cmp	r2, r3
 80109ba:	da03      	bge.n	80109c4 <lTCPWindowTxAdd+0xf6>
                    {
                        pxWindow->pxHeadSegment = pxSegment;
 80109bc:	68fb      	ldr	r3, [r7, #12]
 80109be:	69ba      	ldr	r2, [r7, #24]
 80109c0:	67da      	str	r2, [r3, #124]	@ 0x7c
 80109c2:	e002      	b.n	80109ca <lTCPWindowTxAdd+0xfc>
                    }
                    else
                    {
                        pxWindow->pxHeadSegment = NULL;
 80109c4:	68fb      	ldr	r3, [r7, #12]
 80109c6:	2200      	movs	r2, #0
 80109c8:	67da      	str	r2, [r3, #124]	@ 0x7c
            while( lBytesLeft > 0 )
 80109ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	dcb7      	bgt.n	8010940 <lTCPWindowTxAdd+0x72>
 80109d0:	e000      	b.n	80109d4 <lTCPWindowTxAdd+0x106>
                    if( lDone != 0 )
                    {
                        FreeRTOS_debug_printf( ( "lTCPWindowTxAdd: Sorry all buffers full (cancel %d bytes)\n", ( int ) lBytesLeft ) );
                    }

                    break;
 80109d2:	bf00      	nop
                }
            }

            return lDone;
 80109d4:	6a3b      	ldr	r3, [r7, #32]
        }
 80109d6:	4618      	mov	r0, r3
 80109d8:	3728      	adds	r7, #40	@ 0x28
 80109da:	46bd      	mov	sp, r7
 80109dc:	bd80      	pop	{r7, pc}

080109de <xTCPWindowTxDone>:
 * @param[in] pxWindow The descriptor of the TCP sliding windows.
 *
 * @return pdTRUE if there are no more outstanding Tx segments, else pdFALSE.
 */
        BaseType_t xTCPWindowTxDone( const TCPWindow_t * pxWindow )
        {
 80109de:	b480      	push	{r7}
 80109e0:	b083      	sub	sp, #12
 80109e2:	af00      	add	r7, sp, #0
 80109e4:	6078      	str	r0, [r7, #4]
            return listLIST_IS_EMPTY( ( &pxWindow->xTxSegments ) );
 80109e6:	687b      	ldr	r3, [r7, #4]
 80109e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80109ec:	2b00      	cmp	r3, #0
 80109ee:	d101      	bne.n	80109f4 <xTCPWindowTxDone+0x16>
 80109f0:	2301      	movs	r3, #1
 80109f2:	e000      	b.n	80109f6 <xTCPWindowTxDone+0x18>
 80109f4:	2300      	movs	r3, #0
        }
 80109f6:	4618      	mov	r0, r3
 80109f8:	370c      	adds	r7, #12
 80109fa:	46bd      	mov	sp, r7
 80109fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a00:	4770      	bx	lr

08010a02 <prvTCPWindowTxHasSpace>:
 *
 * @return True if the peer has space in it window to receive more data.
 */
        static BaseType_t prvTCPWindowTxHasSpace( TCPWindow_t const * pxWindow,
                                                  uint32_t ulWindowSize )
        {
 8010a02:	b580      	push	{r7, lr}
 8010a04:	b086      	sub	sp, #24
 8010a06:	af00      	add	r7, sp, #0
 8010a08:	6078      	str	r0, [r7, #4]
 8010a0a:	6039      	str	r1, [r7, #0]
            uint32_t ulNettSize;

            /* This function will look if there is new transmission data.  It will
             * return true if there is data to be sent. */

            pxSegment = xTCPWindowPeekHead( &( pxWindow->xTxQueue ) );
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	3354      	adds	r3, #84	@ 0x54
 8010a10:	4618      	mov	r0, r3
 8010a12:	f7ff fcc6 	bl	80103a2 <xTCPWindowPeekHead>
 8010a16:	60f8      	str	r0, [r7, #12]

            if( pxSegment == NULL )
 8010a18:	68fb      	ldr	r3, [r7, #12]
 8010a1a:	2b00      	cmp	r3, #0
 8010a1c:	d102      	bne.n	8010a24 <prvTCPWindowTxHasSpace+0x22>
            {
                xHasSpace = pdFALSE;
 8010a1e:	2300      	movs	r3, #0
 8010a20:	613b      	str	r3, [r7, #16]
 8010a22:	e02f      	b.n	8010a84 <prvTCPWindowTxHasSpace+0x82>
            }
            else
            {
                /* How much data is outstanding, i.e. how much data has been sent
                 * but not yet acknowledged ? */
                if( pxWindow->tx.ulHighestSequenceNumber >= pxWindow->tx.ulCurrentSequenceNumber )
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	6a1b      	ldr	r3, [r3, #32]
 8010a2c:	429a      	cmp	r2, r3
 8010a2e:	d306      	bcc.n	8010a3e <prvTCPWindowTxHasSpace+0x3c>
                {
                    ulTxOutstanding = pxWindow->tx.ulHighestSequenceNumber - pxWindow->tx.ulCurrentSequenceNumber;
 8010a30:	687b      	ldr	r3, [r7, #4]
 8010a32:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	6a1b      	ldr	r3, [r3, #32]
 8010a38:	1ad3      	subs	r3, r2, r3
 8010a3a:	617b      	str	r3, [r7, #20]
 8010a3c:	e001      	b.n	8010a42 <prvTCPWindowTxHasSpace+0x40>
                }
                else
                {
                    ulTxOutstanding = 0U;
 8010a3e:	2300      	movs	r3, #0
 8010a40:	617b      	str	r3, [r7, #20]
                }

                /* Subtract this from the peer's space. */
                ulNettSize = ulWindowSize - FreeRTOS_min_uint32( ulWindowSize, ulTxOutstanding );
 8010a42:	6979      	ldr	r1, [r7, #20]
 8010a44:	6838      	ldr	r0, [r7, #0]
 8010a46:	f7fa f805 	bl	800aa54 <FreeRTOS_min_uint32>
 8010a4a:	4602      	mov	r2, r0
 8010a4c:	683b      	ldr	r3, [r7, #0]
 8010a4e:	1a9b      	subs	r3, r3, r2
 8010a50:	60bb      	str	r3, [r7, #8]

                /* See if the next segment may be sent. */
                if( ulNettSize >= ( uint32_t ) pxSegment->lDataLength )
 8010a52:	68fb      	ldr	r3, [r7, #12]
 8010a54:	689b      	ldr	r3, [r3, #8]
 8010a56:	461a      	mov	r2, r3
 8010a58:	68bb      	ldr	r3, [r7, #8]
 8010a5a:	4293      	cmp	r3, r2
 8010a5c:	d302      	bcc.n	8010a64 <prvTCPWindowTxHasSpace+0x62>
                {
                    xHasSpace = pdTRUE;
 8010a5e:	2301      	movs	r3, #1
 8010a60:	613b      	str	r3, [r7, #16]
 8010a62:	e001      	b.n	8010a68 <prvTCPWindowTxHasSpace+0x66>
                }
                else
                {
                    xHasSpace = pdFALSE;
 8010a64:	2300      	movs	r3, #0
 8010a66:	613b      	str	r3, [r7, #16]

                /* If 'xHasSpace', it looks like the peer has at least space for 1
                 * more new segment of size MSS.  xSize.ulTxWindowLength is the self-imposed
                 * limitation of the transmission window (in case of many resends it
                 * may be decreased). */
                if( ( ulTxOutstanding != 0U ) &&
 8010a68:	697b      	ldr	r3, [r7, #20]
 8010a6a:	2b00      	cmp	r3, #0
 8010a6c:	d00a      	beq.n	8010a84 <prvTCPWindowTxHasSpace+0x82>
                    ( pxWindow->xSize.ulTxWindowLength <
 8010a6e:	687b      	ldr	r3, [r7, #4]
 8010a70:	689a      	ldr	r2, [r3, #8]
                      ( ulTxOutstanding + ( ( uint32_t ) pxSegment->lDataLength ) ) ) )
 8010a72:	68fb      	ldr	r3, [r7, #12]
 8010a74:	689b      	ldr	r3, [r3, #8]
 8010a76:	4619      	mov	r1, r3
 8010a78:	697b      	ldr	r3, [r7, #20]
 8010a7a:	440b      	add	r3, r1
                if( ( ulTxOutstanding != 0U ) &&
 8010a7c:	429a      	cmp	r2, r3
 8010a7e:	d201      	bcs.n	8010a84 <prvTCPWindowTxHasSpace+0x82>
                {
                    xHasSpace = pdFALSE;
 8010a80:	2300      	movs	r3, #0
 8010a82:	613b      	str	r3, [r7, #16]
                }
            }

            return xHasSpace;
 8010a84:	693b      	ldr	r3, [r7, #16]
        }
 8010a86:	4618      	mov	r0, r3
 8010a88:	3718      	adds	r7, #24
 8010a8a:	46bd      	mov	sp, r7
 8010a8c:	bd80      	pop	{r7, pc}

08010a8e <xTCPWindowTxHasData>:
 * @return pdTRUE if there is Tx data that can be sent, else pdFALSE.
 */
        BaseType_t xTCPWindowTxHasData( TCPWindow_t const * pxWindow,
                                        uint32_t ulWindowSize,
                                        TickType_t * pulDelay )
        {
 8010a8e:	b580      	push	{r7, lr}
 8010a90:	b08a      	sub	sp, #40	@ 0x28
 8010a92:	af00      	add	r7, sp, #0
 8010a94:	60f8      	str	r0, [r7, #12]
 8010a96:	60b9      	str	r1, [r7, #8]
 8010a98:	607a      	str	r2, [r7, #4]
            TCPSegment_t const * pxSegment;
            BaseType_t xReturn;
            TickType_t ulAge, ulMaxAge;

            *pulDelay = 0U;
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	2200      	movs	r2, #0
 8010a9e:	601a      	str	r2, [r3, #0]

            if( listLIST_IS_EMPTY( &pxWindow->xPriorityQueue ) == pdFALSE )
 8010aa0:	68fb      	ldr	r3, [r7, #12]
 8010aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010aa4:	2b00      	cmp	r3, #0
 8010aa6:	d002      	beq.n	8010aae <xTCPWindowTxHasData+0x20>
            {
                /* No need to look at retransmissions or new transmission as long as
                 * there are priority segments.  *pulDelay equals zero, meaning it must
                 * be sent out immediately. */
                xReturn = pdTRUE;
 8010aa8:	2301      	movs	r3, #1
 8010aaa:	627b      	str	r3, [r7, #36]	@ 0x24
 8010aac:	e050      	b.n	8010b50 <xTCPWindowTxHasData+0xc2>
            }
            else
            {
                pxSegment = xTCPWindowPeekHead( &( pxWindow->xWaitQueue ) );
 8010aae:	68fb      	ldr	r3, [r7, #12]
 8010ab0:	3368      	adds	r3, #104	@ 0x68
 8010ab2:	4618      	mov	r0, r3
 8010ab4:	f7ff fc75 	bl	80103a2 <xTCPWindowPeekHead>
 8010ab8:	6238      	str	r0, [r7, #32]

                if( pxSegment != NULL )
 8010aba:	6a3b      	ldr	r3, [r7, #32]
 8010abc:	2b00      	cmp	r3, #0
 8010abe:	d01f      	beq.n	8010b00 <xTCPWindowTxHasData+0x72>
                {
                    uint32_t ulSRTT = ( uint32_t ) pxWindow->lSRTT;
 8010ac0:	68fb      	ldr	r3, [r7, #12]
 8010ac2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010ac4:	61fb      	str	r3, [r7, #28]

                    /* There is an outstanding segment, see if it is time to resend
                     * it. */
                    ulAge = ulTimerGetAge( &pxSegment->xTransmitTimer );
 8010ac6:	6a3b      	ldr	r3, [r7, #32]
 8010ac8:	3310      	adds	r3, #16
 8010aca:	4618      	mov	r0, r3
 8010acc:	f7ff facf 	bl	801006e <ulTimerGetAge>
 8010ad0:	61b8      	str	r0, [r7, #24]

                    /* After a packet has been sent for the first time, it will wait
                     * '1 * ulSRTT' ms for an ACK. A second time it will wait '2 * ulSRTT' ms,
                     * each time doubling the time-out */
                    ulMaxAge = ( ( uint32_t ) 1U << pxSegment->u.bits.ucTransmitCount );
 8010ad2:	6a3b      	ldr	r3, [r7, #32]
 8010ad4:	7d1b      	ldrb	r3, [r3, #20]
 8010ad6:	461a      	mov	r2, r3
 8010ad8:	2301      	movs	r3, #1
 8010ada:	4093      	lsls	r3, r2
 8010adc:	617b      	str	r3, [r7, #20]
                    ulMaxAge *= ulSRTT;
 8010ade:	697b      	ldr	r3, [r7, #20]
 8010ae0:	69fa      	ldr	r2, [r7, #28]
 8010ae2:	fb02 f303 	mul.w	r3, r2, r3
 8010ae6:	617b      	str	r3, [r7, #20]

                    if( ulMaxAge > ulAge )
 8010ae8:	697a      	ldr	r2, [r7, #20]
 8010aea:	69bb      	ldr	r3, [r7, #24]
 8010aec:	429a      	cmp	r2, r3
 8010aee:	d904      	bls.n	8010afa <xTCPWindowTxHasData+0x6c>
                    {
                        /* A segment must be sent after this amount of msecs */
                        *pulDelay = ulMaxAge - ulAge;
 8010af0:	697a      	ldr	r2, [r7, #20]
 8010af2:	69bb      	ldr	r3, [r7, #24]
 8010af4:	1ad2      	subs	r2, r2, r3
 8010af6:	687b      	ldr	r3, [r7, #4]
 8010af8:	601a      	str	r2, [r3, #0]
                    }

                    xReturn = pdTRUE;
 8010afa:	2301      	movs	r3, #1
 8010afc:	627b      	str	r3, [r7, #36]	@ 0x24
 8010afe:	e027      	b.n	8010b50 <xTCPWindowTxHasData+0xc2>
                }
                else
                {
                    /* No priority segment, no outstanding data, see if there is new
                     * transmission data. */
                    pxSegment = xTCPWindowPeekHead( &pxWindow->xTxQueue );
 8010b00:	68fb      	ldr	r3, [r7, #12]
 8010b02:	3354      	adds	r3, #84	@ 0x54
 8010b04:	4618      	mov	r0, r3
 8010b06:	f7ff fc4c 	bl	80103a2 <xTCPWindowPeekHead>
 8010b0a:	6238      	str	r0, [r7, #32]

                    /* See if it fits in the peer's reception window. */
                    if( pxSegment == NULL )
 8010b0c:	6a3b      	ldr	r3, [r7, #32]
 8010b0e:	2b00      	cmp	r3, #0
 8010b10:	d102      	bne.n	8010b18 <xTCPWindowTxHasData+0x8a>
                    {
                        xReturn = pdFALSE;
 8010b12:	2300      	movs	r3, #0
 8010b14:	627b      	str	r3, [r7, #36]	@ 0x24
 8010b16:	e01b      	b.n	8010b50 <xTCPWindowTxHasData+0xc2>
                    }
                    else if( prvTCPWindowTxHasSpace( pxWindow, ulWindowSize ) == pdFALSE )
 8010b18:	68b9      	ldr	r1, [r7, #8]
 8010b1a:	68f8      	ldr	r0, [r7, #12]
 8010b1c:	f7ff ff71 	bl	8010a02 <prvTCPWindowTxHasSpace>
 8010b20:	4603      	mov	r3, r0
 8010b22:	2b00      	cmp	r3, #0
 8010b24:	d102      	bne.n	8010b2c <xTCPWindowTxHasData+0x9e>
                    {
                        /* Too many outstanding messages. */
                        xReturn = pdFALSE;
 8010b26:	2300      	movs	r3, #0
 8010b28:	627b      	str	r3, [r7, #36]	@ 0x24
 8010b2a:	e011      	b.n	8010b50 <xTCPWindowTxHasData+0xc2>
                    }
                    else if( ( pxWindow->u.bits.bSendFullSize != pdFALSE_UNSIGNED ) &&
 8010b2c:	68fb      	ldr	r3, [r7, #12]
 8010b2e:	781b      	ldrb	r3, [r3, #0]
 8010b30:	f003 0302 	and.w	r3, r3, #2
 8010b34:	b2db      	uxtb	r3, r3
 8010b36:	2b00      	cmp	r3, #0
 8010b38:	d008      	beq.n	8010b4c <xTCPWindowTxHasData+0xbe>
                             ( pxSegment->lDataLength < pxSegment->lMaxLength ) )
 8010b3a:	6a3b      	ldr	r3, [r7, #32]
 8010b3c:	689a      	ldr	r2, [r3, #8]
 8010b3e:	6a3b      	ldr	r3, [r7, #32]
 8010b40:	685b      	ldr	r3, [r3, #4]
                    else if( ( pxWindow->u.bits.bSendFullSize != pdFALSE_UNSIGNED ) &&
 8010b42:	429a      	cmp	r2, r3
 8010b44:	da02      	bge.n	8010b4c <xTCPWindowTxHasData+0xbe>
                    {
                        /* 'bSendFullSize' is a special optimisation.  If true, the
                         * driver will only sent completely filled packets (of MSS
                         * bytes). */
                        xReturn = pdFALSE;
 8010b46:	2300      	movs	r3, #0
 8010b48:	627b      	str	r3, [r7, #36]	@ 0x24
 8010b4a:	e001      	b.n	8010b50 <xTCPWindowTxHasData+0xc2>
                    }
                    else
                    {
                        xReturn = pdTRUE;
 8010b4c:	2301      	movs	r3, #1
 8010b4e:	627b      	str	r3, [r7, #36]	@ 0x24
                    }
                }
            }

            return xReturn;
 8010b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        }
 8010b52:	4618      	mov	r0, r3
 8010b54:	3728      	adds	r7, #40	@ 0x28
 8010b56:	46bd      	mov	sp, r7
 8010b58:	bd80      	pop	{r7, pc}

08010b5a <pxTCPWindowTx_GetWaitQueue>:
 *        the normal TX queue of unsent data.  Message in the waiting queue will
 *        be sent when their timer has expired.
 * @param[in] pxWindow The descriptor of the TCP sliding windows.
 */
        static TCPSegment_t * pxTCPWindowTx_GetWaitQueue( const TCPWindow_t * pxWindow )
        {
 8010b5a:	b580      	push	{r7, lr}
 8010b5c:	b084      	sub	sp, #16
 8010b5e:	af00      	add	r7, sp, #0
 8010b60:	6078      	str	r0, [r7, #4]
            TCPSegment_t * pxSegment = xTCPWindowPeekHead( &( pxWindow->xWaitQueue ) );
 8010b62:	687b      	ldr	r3, [r7, #4]
 8010b64:	3368      	adds	r3, #104	@ 0x68
 8010b66:	4618      	mov	r0, r3
 8010b68:	f7ff fc1b 	bl	80103a2 <xTCPWindowPeekHead>
 8010b6c:	60f8      	str	r0, [r7, #12]

            if( pxSegment != NULL )
 8010b6e:	68fb      	ldr	r3, [r7, #12]
 8010b70:	2b00      	cmp	r3, #0
 8010b72:	d021      	beq.n	8010bb8 <pxTCPWindowTx_GetWaitQueue+0x5e>
            {
                /* Do check the timing. */
                uint32_t ulMaxTime;

                ulMaxTime = ( ( uint32_t ) 1U ) << pxSegment->u.bits.ucTransmitCount;
 8010b74:	68fb      	ldr	r3, [r7, #12]
 8010b76:	7d1b      	ldrb	r3, [r3, #20]
 8010b78:	461a      	mov	r2, r3
 8010b7a:	2301      	movs	r3, #1
 8010b7c:	4093      	lsls	r3, r2
 8010b7e:	60bb      	str	r3, [r7, #8]
                ulMaxTime *= ( uint32_t ) pxWindow->lSRTT;
 8010b80:	687b      	ldr	r3, [r7, #4]
 8010b82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010b84:	461a      	mov	r2, r3
 8010b86:	68bb      	ldr	r3, [r7, #8]
 8010b88:	fb02 f303 	mul.w	r3, r2, r3
 8010b8c:	60bb      	str	r3, [r7, #8]

                if( ulTimerGetAge( &pxSegment->xTransmitTimer ) > ulMaxTime )
 8010b8e:	68fb      	ldr	r3, [r7, #12]
 8010b90:	3310      	adds	r3, #16
 8010b92:	4618      	mov	r0, r3
 8010b94:	f7ff fa6b 	bl	801006e <ulTimerGetAge>
 8010b98:	4602      	mov	r2, r0
 8010b9a:	68bb      	ldr	r3, [r7, #8]
 8010b9c:	4293      	cmp	r3, r2
 8010b9e:	d209      	bcs.n	8010bb4 <pxTCPWindowTx_GetWaitQueue+0x5a>
                {
                    /* A normal (non-fast) retransmission.  Move it from the
                     * head of the waiting queue. */
                    pxSegment = xTCPWindowGetHead( &( pxWindow->xWaitQueue ) );
 8010ba0:	687b      	ldr	r3, [r7, #4]
 8010ba2:	3368      	adds	r3, #104	@ 0x68
 8010ba4:	4618      	mov	r0, r3
 8010ba6:	f7ff fbe3 	bl	8010370 <xTCPWindowGetHead>
 8010baa:	60f8      	str	r0, [r7, #12]
                    pxSegment->u.bits.ucDupAckCount = ( uint8_t ) pdFALSE_UNSIGNED;
 8010bac:	68fb      	ldr	r3, [r7, #12]
 8010bae:	2200      	movs	r2, #0
 8010bb0:	755a      	strb	r2, [r3, #21]
 8010bb2:	e001      	b.n	8010bb8 <pxTCPWindowTx_GetWaitQueue+0x5e>
                                                 ( unsigned ) pxSegment->ulSequenceNumber ) );
                    }
                }
                else
                {
                    pxSegment = NULL;
 8010bb4:	2300      	movs	r3, #0
 8010bb6:	60fb      	str	r3, [r7, #12]
                }
            }

            return pxSegment;
 8010bb8:	68fb      	ldr	r3, [r7, #12]
        }
 8010bba:	4618      	mov	r0, r3
 8010bbc:	3710      	adds	r7, #16
 8010bbe:	46bd      	mov	sp, r7
 8010bc0:	bd80      	pop	{r7, pc}

08010bc2 <pxTCPWindowTx_GetTXQueue>:
 *                          reception window.
 * @return Either a segment that has to be sent, or NULL.
 */
        static TCPSegment_t * pxTCPWindowTx_GetTXQueue( TCPWindow_t * pxWindow,
                                                        uint32_t ulWindowSize )
        {
 8010bc2:	b580      	push	{r7, lr}
 8010bc4:	b084      	sub	sp, #16
 8010bc6:	af00      	add	r7, sp, #0
 8010bc8:	6078      	str	r0, [r7, #4]
 8010bca:	6039      	str	r1, [r7, #0]
            TCPSegment_t * pxSegment = xTCPWindowPeekHead( &( pxWindow->xTxQueue ) );
 8010bcc:	687b      	ldr	r3, [r7, #4]
 8010bce:	3354      	adds	r3, #84	@ 0x54
 8010bd0:	4618      	mov	r0, r3
 8010bd2:	f7ff fbe6 	bl	80103a2 <xTCPWindowPeekHead>
 8010bd6:	60f8      	str	r0, [r7, #12]

            if( pxSegment == NULL )
 8010bd8:	68fb      	ldr	r3, [r7, #12]
 8010bda:	2b00      	cmp	r3, #0
 8010bdc:	d02e      	beq.n	8010c3c <pxTCPWindowTx_GetTXQueue+0x7a>
            {
                /* No segments queued. */
            }
            else if( ( pxWindow->u.bits.bSendFullSize != pdFALSE_UNSIGNED ) &&
 8010bde:	687b      	ldr	r3, [r7, #4]
 8010be0:	781b      	ldrb	r3, [r3, #0]
 8010be2:	f003 0302 	and.w	r3, r3, #2
 8010be6:	b2db      	uxtb	r3, r3
 8010be8:	2b00      	cmp	r3, #0
 8010bea:	d008      	beq.n	8010bfe <pxTCPWindowTx_GetTXQueue+0x3c>
                     ( pxSegment->lDataLength < pxSegment->lMaxLength ) )
 8010bec:	68fb      	ldr	r3, [r7, #12]
 8010bee:	689a      	ldr	r2, [r3, #8]
 8010bf0:	68fb      	ldr	r3, [r7, #12]
 8010bf2:	685b      	ldr	r3, [r3, #4]
            else if( ( pxWindow->u.bits.bSendFullSize != pdFALSE_UNSIGNED ) &&
 8010bf4:	429a      	cmp	r2, r3
 8010bf6:	da02      	bge.n	8010bfe <pxTCPWindowTx_GetTXQueue+0x3c>
            {
                /* A segment has been queued but the driver waits until it
                 * has a full size of MSS. */
                pxSegment = NULL;
 8010bf8:	2300      	movs	r3, #0
 8010bfa:	60fb      	str	r3, [r7, #12]
 8010bfc:	e01e      	b.n	8010c3c <pxTCPWindowTx_GetTXQueue+0x7a>
            }
            else if( prvTCPWindowTxHasSpace( pxWindow, ulWindowSize ) == pdFALSE )
 8010bfe:	6839      	ldr	r1, [r7, #0]
 8010c00:	6878      	ldr	r0, [r7, #4]
 8010c02:	f7ff fefe 	bl	8010a02 <prvTCPWindowTxHasSpace>
 8010c06:	4603      	mov	r3, r0
 8010c08:	2b00      	cmp	r3, #0
 8010c0a:	d102      	bne.n	8010c12 <pxTCPWindowTx_GetTXQueue+0x50>
            {
                /* Peer has no more space at this moment. */
                pxSegment = NULL;
 8010c0c:	2300      	movs	r3, #0
 8010c0e:	60fb      	str	r3, [r7, #12]
 8010c10:	e014      	b.n	8010c3c <pxTCPWindowTx_GetTXQueue+0x7a>
            }
            else
            {
                /* pxSegment was just obtained with a peek function,
                 * now remove it from of the Tx queue. */
                pxSegment = xTCPWindowGetHead( &( pxWindow->xTxQueue ) );
 8010c12:	687b      	ldr	r3, [r7, #4]
 8010c14:	3354      	adds	r3, #84	@ 0x54
 8010c16:	4618      	mov	r0, r3
 8010c18:	f7ff fbaa 	bl	8010370 <xTCPWindowGetHead>
 8010c1c:	60f8      	str	r0, [r7, #12]

                /* Don't let pxHeadSegment point to this segment any more,
                 * so no more data will be added. */
                if( pxWindow->pxHeadSegment == pxSegment )
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010c22:	68fa      	ldr	r2, [r7, #12]
 8010c24:	429a      	cmp	r2, r3
 8010c26:	d102      	bne.n	8010c2e <pxTCPWindowTx_GetTXQueue+0x6c>
                {
                    pxWindow->pxHeadSegment = NULL;
 8010c28:	687b      	ldr	r3, [r7, #4]
 8010c2a:	2200      	movs	r2, #0
 8010c2c:	67da      	str	r2, [r3, #124]	@ 0x7c
                }

                /* pxWindow->tx.highest registers the highest sequence
                 * number in our transmission window. */
                pxWindow->tx.ulHighestSequenceNumber = pxSegment->ulSequenceNumber + ( ( uint32_t ) pxSegment->lDataLength );
 8010c2e:	68fb      	ldr	r3, [r7, #12]
 8010c30:	681b      	ldr	r3, [r3, #0]
 8010c32:	68fa      	ldr	r2, [r7, #12]
 8010c34:	6892      	ldr	r2, [r2, #8]
 8010c36:	441a      	add	r2, r3
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	629a      	str	r2, [r3, #40]	@ 0x28
                                             ( unsigned ) ( pxSegment->ulSequenceNumber - pxWindow->tx.ulFirstSequenceNumber ),
                                             ( unsigned ) ulWindowSize ) );
                }
            }

            return pxSegment;
 8010c3c:	68fb      	ldr	r3, [r7, #12]
        }
 8010c3e:	4618      	mov	r0, r3
 8010c40:	3710      	adds	r7, #16
 8010c42:	46bd      	mov	sp, r7
 8010c44:	bd80      	pop	{r7, pc}

08010c46 <ulTCPWindowTxGet>:
 * @return The amount of data in bytes that can be transmitted right now.
 */
        uint32_t ulTCPWindowTxGet( TCPWindow_t * pxWindow,
                                   uint32_t ulWindowSize,
                                   int32_t * plPosition )
        {
 8010c46:	b580      	push	{r7, lr}
 8010c48:	b088      	sub	sp, #32
 8010c4a:	af00      	add	r7, sp, #0
 8010c4c:	60f8      	str	r0, [r7, #12]
 8010c4e:	60b9      	str	r1, [r7, #8]
 8010c50:	607a      	str	r2, [r7, #4]
            TCPSegment_t * pxSegment;
            uint32_t ulReturn = 0U;
 8010c52:	2300      	movs	r3, #0
 8010c54:	61bb      	str	r3, [r7, #24]

            /* Fetches data to be sent-out now.
             *
             * Priority messages: segments with a resend need no check current sliding
             * window size. */
            pxSegment = xTCPWindowGetHead( &( pxWindow->xPriorityQueue ) );
 8010c56:	68fb      	ldr	r3, [r7, #12]
 8010c58:	3340      	adds	r3, #64	@ 0x40
 8010c5a:	4618      	mov	r0, r3
 8010c5c:	f7ff fb88 	bl	8010370 <xTCPWindowGetHead>
 8010c60:	61f8      	str	r0, [r7, #28]
            pxWindow->ulOurSequenceNumber = pxWindow->tx.ulHighestSequenceNumber;
 8010c62:	68fb      	ldr	r3, [r7, #12]
 8010c64:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8010c66:	68fb      	ldr	r3, [r7, #12]
 8010c68:	62da      	str	r2, [r3, #44]	@ 0x2c

            if( pxSegment != NULL )
 8010c6a:	69fb      	ldr	r3, [r7, #28]
 8010c6c:	2b00      	cmp	r3, #0
 8010c6e:	d10b      	bne.n	8010c88 <ulTCPWindowTxGet+0x42>
            else
            {
                /* Waiting messages: outstanding messages with a running timer
                 * neither check peer's reception window size because these packets
                 * have been sent earlier. */
                pxSegment = pxTCPWindowTx_GetWaitQueue( pxWindow );
 8010c70:	68f8      	ldr	r0, [r7, #12]
 8010c72:	f7ff ff72 	bl	8010b5a <pxTCPWindowTx_GetWaitQueue>
 8010c76:	61f8      	str	r0, [r7, #28]

                if( pxSegment == NULL )
 8010c78:	69fb      	ldr	r3, [r7, #28]
 8010c7a:	2b00      	cmp	r3, #0
 8010c7c:	d104      	bne.n	8010c88 <ulTCPWindowTxGet+0x42>
                {
                    /* New messages: sent-out for the first time.  Check current
                     * sliding window size of peer. */
                    pxSegment = pxTCPWindowTx_GetTXQueue( pxWindow, ulWindowSize );
 8010c7e:	68b9      	ldr	r1, [r7, #8]
 8010c80:	68f8      	ldr	r0, [r7, #12]
 8010c82:	f7ff ff9e 	bl	8010bc2 <pxTCPWindowTx_GetTXQueue>
 8010c86:	61f8      	str	r0, [r7, #28]
                }
            }

            /* See if it has already been determined to return 0. */
            if( pxSegment != NULL )
 8010c88:	69fb      	ldr	r3, [r7, #28]
 8010c8a:	2b00      	cmp	r3, #0
 8010c8c:	d049      	beq.n	8010d22 <ulTCPWindowTxGet+0xdc>
            {
                configASSERT( listLIST_ITEM_CONTAINER( &( pxSegment->xQueueItem ) ) == NULL );
 8010c8e:	69fb      	ldr	r3, [r7, #28]
 8010c90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010c92:	2b00      	cmp	r3, #0
 8010c94:	d00d      	beq.n	8010cb2 <ulTCPWindowTxGet+0x6c>
	__asm volatile
 8010c96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c9a:	b672      	cpsid	i
 8010c9c:	f383 8811 	msr	BASEPRI, r3
 8010ca0:	f3bf 8f6f 	isb	sy
 8010ca4:	f3bf 8f4f 	dsb	sy
 8010ca8:	b662      	cpsie	i
 8010caa:	613b      	str	r3, [r7, #16]
}
 8010cac:	bf00      	nop
 8010cae:	bf00      	nop
 8010cb0:	e7fd      	b.n	8010cae <ulTCPWindowTxGet+0x68>

                /* Now that the segment will be transmitted, add it to the tail of
                 * the waiting queue. */
                vListInsertFifo( &pxWindow->xWaitQueue, &pxSegment->xQueueItem );
 8010cb2:	68fb      	ldr	r3, [r7, #12]
 8010cb4:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010cb8:	69fb      	ldr	r3, [r7, #28]
 8010cba:	3318      	adds	r3, #24
 8010cbc:	4619      	mov	r1, r3
 8010cbe:	4610      	mov	r0, r2
 8010cc0:	f7ff f9b8 	bl	8010034 <vListInsertFifo>

                /* And mark it as outstanding. */
                pxSegment->u.bits.bOutstanding = pdTRUE_UNSIGNED;
 8010cc4:	69fa      	ldr	r2, [r7, #28]
 8010cc6:	7d93      	ldrb	r3, [r2, #22]
 8010cc8:	f043 0301 	orr.w	r3, r3, #1
 8010ccc:	7593      	strb	r3, [r2, #22]

                /* Administer the transmit count, needed for fast
                 * retransmissions. */
                ( pxSegment->u.bits.ucTransmitCount )++;
 8010cce:	69fb      	ldr	r3, [r7, #28]
 8010cd0:	7d1b      	ldrb	r3, [r3, #20]
 8010cd2:	3301      	adds	r3, #1
 8010cd4:	b2da      	uxtb	r2, r3
 8010cd6:	69fb      	ldr	r3, [r7, #28]
 8010cd8:	751a      	strb	r2, [r3, #20]

                /* If there have been several retransmissions (4), decrease the
                 * size of the transmission window to at most 2 times MSS. */
                if( ( pxSegment->u.bits.ucTransmitCount == MAX_TRANSMIT_COUNT_USING_LARGE_WINDOW ) &&
 8010cda:	69fb      	ldr	r3, [r7, #28]
 8010cdc:	7d1b      	ldrb	r3, [r3, #20]
 8010cde:	2b04      	cmp	r3, #4
 8010ce0:	d10f      	bne.n	8010d02 <ulTCPWindowTxGet+0xbc>
                    ( pxWindow->xSize.ulTxWindowLength > ( 2U * ( ( uint32_t ) pxWindow->usMSS ) ) ) )
 8010ce2:	68fb      	ldr	r3, [r7, #12]
 8010ce4:	689a      	ldr	r2, [r3, #8]
 8010ce6:	68fb      	ldr	r3, [r7, #12]
 8010ce8:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
 8010cec:	005b      	lsls	r3, r3, #1
                if( ( pxSegment->u.bits.ucTransmitCount == MAX_TRANSMIT_COUNT_USING_LARGE_WINDOW ) &&
 8010cee:	429a      	cmp	r2, r3
 8010cf0:	d907      	bls.n	8010d02 <ulTCPWindowTxGet+0xbc>
                {
                    uint16_t usMSS2 = ( uint16_t ) ( pxWindow->usMSS * 2U );
 8010cf2:	68fb      	ldr	r3, [r7, #12]
 8010cf4:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
 8010cf8:	005b      	lsls	r3, r3, #1
 8010cfa:	82fb      	strh	r3, [r7, #22]
                    FreeRTOS_debug_printf( ( "ulTCPWindowTxGet[%u - %u]: Change Tx window: %u -> %u\n",
                                             pxWindow->usPeerPortNumber,
                                             pxWindow->usOurPortNumber,
                                             ( unsigned ) pxWindow->xSize.ulTxWindowLength,
                                             usMSS2 ) );
                    pxWindow->xSize.ulTxWindowLength = usMSS2;
 8010cfc:	8afa      	ldrh	r2, [r7, #22]
 8010cfe:	68fb      	ldr	r3, [r7, #12]
 8010d00:	609a      	str	r2, [r3, #8]
                }

                /* Clear the transmit timer. */
                vTCPTimerSet( &( pxSegment->xTransmitTimer ) );
 8010d02:	69fb      	ldr	r3, [r7, #28]
 8010d04:	3310      	adds	r3, #16
 8010d06:	4618      	mov	r0, r3
 8010d08:	f7ff f9a4 	bl	8010054 <vTCPTimerSet>

                pxWindow->ulOurSequenceNumber = pxSegment->ulSequenceNumber;
 8010d0c:	69fb      	ldr	r3, [r7, #28]
 8010d0e:	681a      	ldr	r2, [r3, #0]
 8010d10:	68fb      	ldr	r3, [r7, #12]
 8010d12:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Inform the caller where to find the data within the queue. */
                *plPosition = pxSegment->lStreamPos;
 8010d14:	69fb      	ldr	r3, [r7, #28]
 8010d16:	68da      	ldr	r2, [r3, #12]
 8010d18:	687b      	ldr	r3, [r7, #4]
 8010d1a:	601a      	str	r2, [r3, #0]

                /* And return the length of the data segment */
                ulReturn = ( uint32_t ) pxSegment->lDataLength;
 8010d1c:	69fb      	ldr	r3, [r7, #28]
 8010d1e:	689b      	ldr	r3, [r3, #8]
 8010d20:	61bb      	str	r3, [r7, #24]
            }

            return ulReturn;
 8010d22:	69bb      	ldr	r3, [r7, #24]
        }
 8010d24:	4618      	mov	r0, r3
 8010d26:	3720      	adds	r7, #32
 8010d28:	46bd      	mov	sp, r7
 8010d2a:	bd80      	pop	{r7, pc}

08010d2c <prvTCPWindowTxCheckAck_CalcSRTT>:
 * @param[in] pxWindow The descriptor of the TCP sliding windows.
 * @param[in] pxSegment The segment that was just acknowledged.
 */
        static void prvTCPWindowTxCheckAck_CalcSRTT( TCPWindow_t * pxWindow,
                                                     const TCPSegment_t * pxSegment )
        {
 8010d2c:	b580      	push	{r7, lr}
 8010d2e:	b086      	sub	sp, #24
 8010d30:	af00      	add	r7, sp, #0
 8010d32:	6078      	str	r0, [r7, #4]
 8010d34:	6039      	str	r1, [r7, #0]
            int32_t mS = ( int32_t ) ulTimerGetAge( &( pxSegment->xTransmitTimer ) );
 8010d36:	683b      	ldr	r3, [r7, #0]
 8010d38:	3310      	adds	r3, #16
 8010d3a:	4618      	mov	r0, r3
 8010d3c:	f7ff f997 	bl	801006e <ulTimerGetAge>
 8010d40:	4603      	mov	r3, r0
 8010d42:	617b      	str	r3, [r7, #20]
            int32_t lSum = 0;
 8010d44:	2300      	movs	r3, #0
 8010d46:	60bb      	str	r3, [r7, #8]
            int32_t lWeight = 0;
 8010d48:	2300      	movs	r3, #0
 8010d4a:	613b      	str	r3, [r7, #16]
            int32_t lDivisor = 0;
 8010d4c:	2300      	movs	r3, #0
 8010d4e:	60fb      	str	r3, [r7, #12]

            mS = ( mS < 0 ) ? ipINT32_MAX_VALUE : mS;
 8010d50:	697b      	ldr	r3, [r7, #20]
 8010d52:	2b00      	cmp	r3, #0
 8010d54:	db01      	blt.n	8010d5a <prvTCPWindowTxCheckAck_CalcSRTT+0x2e>
 8010d56:	697b      	ldr	r3, [r7, #20]
 8010d58:	e001      	b.n	8010d5e <prvTCPWindowTxCheckAck_CalcSRTT+0x32>
 8010d5a:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8010d5e:	617b      	str	r3, [r7, #20]

            if( pxWindow->lSRTT >= mS )
 8010d60:	687b      	ldr	r3, [r7, #4]
 8010d62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010d64:	697a      	ldr	r2, [r7, #20]
 8010d66:	429a      	cmp	r2, r3
 8010d68:	dc09      	bgt.n	8010d7e <prvTCPWindowTxCheckAck_CalcSRTT+0x52>
            {
                /* RTT becomes smaller: adapt slowly. */
                lWeight = winSRTT_DECREMENT_CURRENT;
 8010d6a:	2307      	movs	r3, #7
 8010d6c:	613b      	str	r3, [r7, #16]
                lDivisor = winSRTT_DECREMENT_NEW + winSRTT_DECREMENT_CURRENT;
 8010d6e:	2308      	movs	r3, #8
 8010d70:	60fb      	str	r3, [r7, #12]
                mS = FreeRTOS_multiply_int32( mS,
 8010d72:	2101      	movs	r1, #1
 8010d74:	6978      	ldr	r0, [r7, #20]
 8010d76:	f7f9 feb8 	bl	800aaea <FreeRTOS_multiply_int32>
 8010d7a:	6178      	str	r0, [r7, #20]
 8010d7c:	e008      	b.n	8010d90 <prvTCPWindowTxCheckAck_CalcSRTT+0x64>
                                              winSRTT_DECREMENT_NEW );
            }
            else
            {
                /* RTT becomes larger: adapt quicker */
                lWeight = winSRTT_INCREMENT_CURRENT;
 8010d7e:	2306      	movs	r3, #6
 8010d80:	613b      	str	r3, [r7, #16]
                lDivisor = winSRTT_INCREMENT_NEW + winSRTT_INCREMENT_CURRENT;
 8010d82:	2308      	movs	r3, #8
 8010d84:	60fb      	str	r3, [r7, #12]
                mS = FreeRTOS_multiply_int32( mS,
 8010d86:	2102      	movs	r1, #2
 8010d88:	6978      	ldr	r0, [r7, #20]
 8010d8a:	f7f9 feae 	bl	800aaea <FreeRTOS_multiply_int32>
 8010d8e:	6178      	str	r0, [r7, #20]
                                              winSRTT_INCREMENT_NEW );
            }

            lSum = FreeRTOS_multiply_int32( pxWindow->lSRTT, lWeight );
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010d94:	6939      	ldr	r1, [r7, #16]
 8010d96:	4618      	mov	r0, r3
 8010d98:	f7f9 fea7 	bl	800aaea <FreeRTOS_multiply_int32>
 8010d9c:	60b8      	str	r0, [r7, #8]
            lSum = FreeRTOS_add_int32( lSum, mS );
 8010d9e:	6979      	ldr	r1, [r7, #20]
 8010da0:	68b8      	ldr	r0, [r7, #8]
 8010da2:	f7f9 fe77 	bl	800aa94 <FreeRTOS_add_int32>
 8010da6:	60b8      	str	r0, [r7, #8]
            pxWindow->lSRTT = lSum / lDivisor;
 8010da8:	68ba      	ldr	r2, [r7, #8]
 8010daa:	68fb      	ldr	r3, [r7, #12]
 8010dac:	fb92 f2f3 	sdiv	r2, r2, r3
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Cap to the minimum of 50ms. */
            if( pxWindow->lSRTT < winSRTT_CAP_mS )
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010db8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8010dbc:	da03      	bge.n	8010dc6 <prvTCPWindowTxCheckAck_CalcSRTT+0x9a>
            {
                pxWindow->lSRTT = winSRTT_CAP_mS;
 8010dbe:	687b      	ldr	r3, [r7, #4]
 8010dc0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8010dc4:	639a      	str	r2, [r3, #56]	@ 0x38
            }
        }
 8010dc6:	bf00      	nop
 8010dc8:	3718      	adds	r7, #24
 8010dca:	46bd      	mov	sp, r7
 8010dcc:	bd80      	pop	{r7, pc}

08010dce <prvTCPWindowTxCheckAck>:
 * @return number of bytes that the tail of txStream may be advanced.
 */
        static uint32_t prvTCPWindowTxCheckAck( TCPWindow_t * pxWindow,
                                                uint32_t ulFirst,
                                                uint32_t ulLast )
        {
 8010dce:	b580      	push	{r7, lr}
 8010dd0:	b08c      	sub	sp, #48	@ 0x30
 8010dd2:	af00      	add	r7, sp, #0
 8010dd4:	60f8      	str	r0, [r7, #12]
 8010dd6:	60b9      	str	r1, [r7, #8]
 8010dd8:	607a      	str	r2, [r7, #4]
            uint32_t ulBytesConfirmed = 0U;
 8010dda:	2300      	movs	r3, #0
 8010ddc:	62fb      	str	r3, [r7, #44]	@ 0x2c
            uint32_t ulSequenceNumber = ulFirst;
 8010dde:	68bb      	ldr	r3, [r7, #8]
 8010de0:	62bb      	str	r3, [r7, #40]	@ 0x28
            const ListItem_t * pxIterator;

            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            const ListItem_t * pxEnd = ( ( const ListItem_t * ) &( pxWindow->xTxSegments.xListEnd ) );
 8010de2:	68fb      	ldr	r3, [r7, #12]
 8010de4:	3398      	adds	r3, #152	@ 0x98
 8010de6:	61fb      	str	r3, [r7, #28]
             * RTO is Retransmit timeout
             *
             * A Smoothed RTT will increase quickly, but it is conservative when
             * becoming smaller. */

            pxIterator = listGET_NEXT( pxEnd );
 8010de8:	69fb      	ldr	r3, [r7, #28]
 8010dea:	685b      	ldr	r3, [r3, #4]
 8010dec:	627b      	str	r3, [r7, #36]	@ 0x24

            while( ( pxIterator != pxEnd ) && ( xSequenceLessThan( ulSequenceNumber, ulLast ) != 0 ) )
 8010dee:	e06d      	b.n	8010ecc <prvTCPWindowTxCheckAck+0xfe>
            {
                xDoUnlink = pdFALSE;
 8010df0:	2300      	movs	r3, #0
 8010df2:	623b      	str	r3, [r7, #32]
                pxSegment = ( ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 8010df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010df6:	68db      	ldr	r3, [r3, #12]
 8010df8:	61bb      	str	r3, [r7, #24]

                /* Move to the next item because the current item might get
                 * removed. */
                pxIterator = ( const ListItem_t * ) listGET_NEXT( pxIterator );
 8010dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010dfc:	685b      	ldr	r3, [r3, #4]
 8010dfe:	627b      	str	r3, [r7, #36]	@ 0x24

                /* Continue if this segment does not fall within the ACK'd range. */
                if( xSequenceGreaterThan( ulSequenceNumber, pxSegment->ulSequenceNumber ) != pdFALSE )
 8010e00:	69bb      	ldr	r3, [r7, #24]
 8010e02:	681b      	ldr	r3, [r3, #0]
 8010e04:	4619      	mov	r1, r3
 8010e06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010e08:	f7ff f8e9 	bl	800ffde <xSequenceGreaterThan>
 8010e0c:	4603      	mov	r3, r0
 8010e0e:	2b00      	cmp	r3, #0
 8010e10:	d15b      	bne.n	8010eca <prvTCPWindowTxCheckAck+0xfc>
                {
                    continue;
                }

                /* Is it ready? */
                if( ulSequenceNumber != pxSegment->ulSequenceNumber )
 8010e12:	69bb      	ldr	r3, [r7, #24]
 8010e14:	681b      	ldr	r3, [r3, #0]
 8010e16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010e18:	429a      	cmp	r2, r3
 8010e1a:	d163      	bne.n	8010ee4 <prvTCPWindowTxCheckAck+0x116>
                {
                    /* coverity[break_stmt] : Break statement terminating the loop */
                    break;
                }

                ulDataLength = ( uint32_t ) pxSegment->lDataLength;
 8010e1c:	69bb      	ldr	r3, [r7, #24]
 8010e1e:	689b      	ldr	r3, [r3, #8]
 8010e20:	617b      	str	r3, [r7, #20]

                if( pxSegment->u.bits.bAcked == pdFALSE_UNSIGNED )
 8010e22:	69bb      	ldr	r3, [r7, #24]
 8010e24:	7d9b      	ldrb	r3, [r3, #22]
 8010e26:	f003 0302 	and.w	r3, r3, #2
 8010e2a:	b2db      	uxtb	r3, r3
 8010e2c:	2b00      	cmp	r3, #0
 8010e2e:	d127      	bne.n	8010e80 <prvTCPWindowTxCheckAck+0xb2>
                {
                    if( xSequenceGreaterThan( pxSegment->ulSequenceNumber + ( uint32_t ) ulDataLength, ulLast ) != pdFALSE )
 8010e30:	69bb      	ldr	r3, [r7, #24]
 8010e32:	681a      	ldr	r2, [r3, #0]
 8010e34:	697b      	ldr	r3, [r7, #20]
 8010e36:	4413      	add	r3, r2
 8010e38:	6879      	ldr	r1, [r7, #4]
 8010e3a:	4618      	mov	r0, r3
 8010e3c:	f7ff f8cf 	bl	800ffde <xSequenceGreaterThan>
 8010e40:	4603      	mov	r3, r0
 8010e42:	2b00      	cmp	r3, #0
 8010e44:	d006      	beq.n	8010e54 <prvTCPWindowTxCheckAck+0x86>
                         *
                         * AAAAAAA BBBBBBB << acked
                         * aaaaaaa aaaa    << sent */
                        #if ( ipconfigHAS_DEBUG_PRINTF != 0 )
                        {
                            uint32_t ulFirstSeq = pxSegment->ulSequenceNumber - pxWindow->tx.ulFirstSequenceNumber;
 8010e46:	69bb      	ldr	r3, [r7, #24]
 8010e48:	681a      	ldr	r2, [r3, #0]
 8010e4a:	68fb      	ldr	r3, [r7, #12]
 8010e4c:	69db      	ldr	r3, [r3, #28]
 8010e4e:	1ad3      	subs	r3, r2, r3
 8010e50:	613b      	str	r3, [r7, #16]
                                                     ( unsigned ) ulFirstSeq,
                                                     ( unsigned ) ( ulFirstSeq + ulDataLength ) ) );
                        }
                        #endif /* ( ipconfigHAS_DEBUG_PRINTF != 0 ) */

                        break;
 8010e52:	e048      	b.n	8010ee6 <prvTCPWindowTxCheckAck+0x118>
                    }

                    /* This segment is fully ACK'd, set the flag. */
                    pxSegment->u.bits.bAcked = pdTRUE;
 8010e54:	69ba      	ldr	r2, [r7, #24]
 8010e56:	7d93      	ldrb	r3, [r2, #22]
 8010e58:	f043 0302 	orr.w	r3, r3, #2
 8010e5c:	7593      	strb	r3, [r2, #22]

                    /* Calculate the RTT only if the segment was sent-out for the
                     * first time and if this is the last ACK'd segment in a range. */
                    if( ( pxSegment->u.bits.ucTransmitCount == 1U ) &&
 8010e5e:	69bb      	ldr	r3, [r7, #24]
 8010e60:	7d1b      	ldrb	r3, [r3, #20]
 8010e62:	2b01      	cmp	r3, #1
 8010e64:	d10a      	bne.n	8010e7c <prvTCPWindowTxCheckAck+0xae>
                        ( ( pxSegment->ulSequenceNumber + ulDataLength ) == ulLast ) )
 8010e66:	69bb      	ldr	r3, [r7, #24]
 8010e68:	681a      	ldr	r2, [r3, #0]
 8010e6a:	697b      	ldr	r3, [r7, #20]
 8010e6c:	4413      	add	r3, r2
                    if( ( pxSegment->u.bits.ucTransmitCount == 1U ) &&
 8010e6e:	687a      	ldr	r2, [r7, #4]
 8010e70:	429a      	cmp	r2, r3
 8010e72:	d103      	bne.n	8010e7c <prvTCPWindowTxCheckAck+0xae>
                    {
                        prvTCPWindowTxCheckAck_CalcSRTT( pxWindow, pxSegment );
 8010e74:	69b9      	ldr	r1, [r7, #24]
 8010e76:	68f8      	ldr	r0, [r7, #12]
 8010e78:	f7ff ff58 	bl	8010d2c <prvTCPWindowTxCheckAck_CalcSRTT>
                    }

                    /* Unlink it from the 3 queues, but do not destroy it (yet). */
                    xDoUnlink = pdTRUE;
 8010e7c:	2301      	movs	r3, #1
 8010e7e:	623b      	str	r3, [r7, #32]
                }

                /* pxSegment->u.bits.bAcked is now true.  Is it located at the left
                 * side of the transmission queue?  If so, it may be freed. */
                if( ulSequenceNumber == pxWindow->tx.ulCurrentSequenceNumber )
 8010e80:	68fb      	ldr	r3, [r7, #12]
 8010e82:	6a1b      	ldr	r3, [r3, #32]
 8010e84:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010e86:	429a      	cmp	r2, r3
 8010e88:	d10e      	bne.n	8010ea8 <prvTCPWindowTxCheckAck+0xda>
                                                 ( unsigned ) ( ulLast - pxWindow->tx.ulFirstSequenceNumber ),
                                                 ( unsigned ) ( pxSegment->ulSequenceNumber - pxWindow->tx.ulFirstSequenceNumber ) ) );
                    }

                    /* Increase the left-hand value of the transmission window. */
                    pxWindow->tx.ulCurrentSequenceNumber += ulDataLength;
 8010e8a:	68fb      	ldr	r3, [r7, #12]
 8010e8c:	6a1a      	ldr	r2, [r3, #32]
 8010e8e:	697b      	ldr	r3, [r7, #20]
 8010e90:	441a      	add	r2, r3
 8010e92:	68fb      	ldr	r3, [r7, #12]
 8010e94:	621a      	str	r2, [r3, #32]

                    /* This function will return the number of bytes that the tail
                     * of txStream may be advanced. */
                    ulBytesConfirmed += ulDataLength;
 8010e96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010e98:	697b      	ldr	r3, [r7, #20]
 8010e9a:	4413      	add	r3, r2
 8010e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c

                    /* All segments below tx.ulCurrentSequenceNumber may be freed. */
                    vTCPWindowFree( pxSegment );
 8010e9e:	69b8      	ldr	r0, [r7, #24]
 8010ea0:	f7ff fa98 	bl	80103d4 <vTCPWindowFree>

                    /* No need to unlink it any more. */
                    xDoUnlink = pdFALSE;
 8010ea4:	2300      	movs	r3, #0
 8010ea6:	623b      	str	r3, [r7, #32]
                }

                if( ( xDoUnlink != pdFALSE ) && ( listLIST_ITEM_CONTAINER( &( pxSegment->xQueueItem ) ) != NULL ) )
 8010ea8:	6a3b      	ldr	r3, [r7, #32]
 8010eaa:	2b00      	cmp	r3, #0
 8010eac:	d008      	beq.n	8010ec0 <prvTCPWindowTxCheckAck+0xf2>
 8010eae:	69bb      	ldr	r3, [r7, #24]
 8010eb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	d004      	beq.n	8010ec0 <prvTCPWindowTxCheckAck+0xf2>
                {
                    /* Remove item from its queues. */
                    ( void ) uxListRemove( &pxSegment->xQueueItem );
 8010eb6:	69bb      	ldr	r3, [r7, #24]
 8010eb8:	3318      	adds	r3, #24
 8010eba:	4618      	mov	r0, r3
 8010ebc:	f002 ff25 	bl	8013d0a <uxListRemove>
                }

                ulSequenceNumber += ulDataLength;
 8010ec0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010ec2:	697b      	ldr	r3, [r7, #20]
 8010ec4:	4413      	add	r3, r2
 8010ec6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010ec8:	e000      	b.n	8010ecc <prvTCPWindowTxCheckAck+0xfe>
                    continue;
 8010eca:	bf00      	nop
            while( ( pxIterator != pxEnd ) && ( xSequenceLessThan( ulSequenceNumber, ulLast ) != 0 ) )
 8010ecc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010ece:	69fb      	ldr	r3, [r7, #28]
 8010ed0:	429a      	cmp	r2, r3
 8010ed2:	d008      	beq.n	8010ee6 <prvTCPWindowTxCheckAck+0x118>
 8010ed4:	6879      	ldr	r1, [r7, #4]
 8010ed6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010ed8:	f7ff f86b 	bl	800ffb2 <xSequenceLessThan>
 8010edc:	4603      	mov	r3, r0
 8010ede:	2b00      	cmp	r3, #0
 8010ee0:	d186      	bne.n	8010df0 <prvTCPWindowTxCheckAck+0x22>
 8010ee2:	e000      	b.n	8010ee6 <prvTCPWindowTxCheckAck+0x118>
                    break;
 8010ee4:	bf00      	nop
            }

            return ulBytesConfirmed;
 8010ee6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
        }
 8010ee8:	4618      	mov	r0, r3
 8010eea:	3730      	adds	r7, #48	@ 0x30
 8010eec:	46bd      	mov	sp, r7
 8010eee:	bd80      	pop	{r7, pc}

08010ef0 <prvTCPWindowFastRetransmit>:
 *
 * @return The number of segments that need a fast retransmission.
 */
        static uint32_t prvTCPWindowFastRetransmit( TCPWindow_t * pxWindow,
                                                    uint32_t ulFirst )
        {
 8010ef0:	b580      	push	{r7, lr}
 8010ef2:	b086      	sub	sp, #24
 8010ef4:	af00      	add	r7, sp, #0
 8010ef6:	6078      	str	r0, [r7, #4]
 8010ef8:	6039      	str	r1, [r7, #0]
            const ListItem_t * pxIterator;
            const ListItem_t * pxEnd;
            TCPSegment_t * pxSegment;
            uint32_t ulCount = 0U;
 8010efa:	2300      	movs	r3, #0
 8010efc:	613b      	str	r3, [r7, #16]
             * xWaitQueue to find a possible condition for a FAST retransmission. */

            /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxEnd = ( ( const ListItem_t * ) &( pxWindow->xWaitQueue.xListEnd ) );
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	3370      	adds	r3, #112	@ 0x70
 8010f02:	60fb      	str	r3, [r7, #12]

            pxIterator = listGET_NEXT( pxEnd );
 8010f04:	68fb      	ldr	r3, [r7, #12]
 8010f06:	685b      	ldr	r3, [r3, #4]
 8010f08:	617b      	str	r3, [r7, #20]

            while( pxIterator != pxEnd )
 8010f0a:	e033      	b.n	8010f74 <prvTCPWindowFastRetransmit+0x84>
            {
                /* Get the owner, which is a TCP segment. */
                pxSegment = ( ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 8010f0c:	697b      	ldr	r3, [r7, #20]
 8010f0e:	68db      	ldr	r3, [r3, #12]
 8010f10:	60bb      	str	r3, [r7, #8]

                /* Hop to the next item before the current gets unlinked. */
                pxIterator = listGET_NEXT( pxIterator );
 8010f12:	697b      	ldr	r3, [r7, #20]
 8010f14:	685b      	ldr	r3, [r3, #4]
 8010f16:	617b      	str	r3, [r7, #20]

                /* Fast retransmission:
                 * When 3 packets with a higher sequence number have been acknowledged
                 * by the peer, it is very unlikely a current packet will ever arrive.
                 * It will be retransmitted far before the RTO. */
                if( pxSegment->u.bits.bAcked == pdFALSE_UNSIGNED )
 8010f18:	68bb      	ldr	r3, [r7, #8]
 8010f1a:	7d9b      	ldrb	r3, [r3, #22]
 8010f1c:	f003 0302 	and.w	r3, r3, #2
 8010f20:	b2db      	uxtb	r3, r3
 8010f22:	2b00      	cmp	r3, #0
 8010f24:	d126      	bne.n	8010f74 <prvTCPWindowFastRetransmit+0x84>
                {
                    if( xSequenceLessThan( pxSegment->ulSequenceNumber, ulFirst ) != pdFALSE )
 8010f26:	68bb      	ldr	r3, [r7, #8]
 8010f28:	681b      	ldr	r3, [r3, #0]
 8010f2a:	6839      	ldr	r1, [r7, #0]
 8010f2c:	4618      	mov	r0, r3
 8010f2e:	f7ff f840 	bl	800ffb2 <xSequenceLessThan>
 8010f32:	4603      	mov	r3, r0
 8010f34:	2b00      	cmp	r3, #0
 8010f36:	d01d      	beq.n	8010f74 <prvTCPWindowFastRetransmit+0x84>
                    {
                        pxSegment->u.bits.ucDupAckCount++;
 8010f38:	68bb      	ldr	r3, [r7, #8]
 8010f3a:	7d5b      	ldrb	r3, [r3, #21]
 8010f3c:	3301      	adds	r3, #1
 8010f3e:	b2da      	uxtb	r2, r3
 8010f40:	68bb      	ldr	r3, [r7, #8]
 8010f42:	755a      	strb	r2, [r3, #21]

                        if( pxSegment->u.bits.ucDupAckCount == DUPLICATE_ACKS_BEFORE_FAST_RETRANSMIT )
 8010f44:	68bb      	ldr	r3, [r7, #8]
 8010f46:	7d5b      	ldrb	r3, [r3, #21]
 8010f48:	2b03      	cmp	r3, #3
 8010f4a:	d113      	bne.n	8010f74 <prvTCPWindowFastRetransmit+0x84>
                        {
                            pxSegment->u.bits.ucTransmitCount = ( uint8_t ) pdFALSE;
 8010f4c:	68bb      	ldr	r3, [r7, #8]
 8010f4e:	2200      	movs	r2, #0
 8010f50:	751a      	strb	r2, [r3, #20]
                                                         ( unsigned ) ( pxSegment->ulSequenceNumber - pxWindow->tx.ulFirstSequenceNumber ),
                                                         ( unsigned ) ( ulFirst - pxWindow->tx.ulFirstSequenceNumber ) ) );
                            }

                            /* Remove it from xWaitQueue. */
                            ( void ) uxListRemove( &pxSegment->xQueueItem );
 8010f52:	68bb      	ldr	r3, [r7, #8]
 8010f54:	3318      	adds	r3, #24
 8010f56:	4618      	mov	r0, r3
 8010f58:	f002 fed7 	bl	8013d0a <uxListRemove>

                            /* Add this segment to the priority queue so it gets
                             * retransmitted immediately. */
                            vListInsertFifo( &( pxWindow->xPriorityQueue ), &( pxSegment->xQueueItem ) );
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8010f62:	68bb      	ldr	r3, [r7, #8]
 8010f64:	3318      	adds	r3, #24
 8010f66:	4619      	mov	r1, r3
 8010f68:	4610      	mov	r0, r2
 8010f6a:	f7ff f863 	bl	8010034 <vListInsertFifo>
                            ulCount++;
 8010f6e:	693b      	ldr	r3, [r7, #16]
 8010f70:	3301      	adds	r3, #1
 8010f72:	613b      	str	r3, [r7, #16]
            while( pxIterator != pxEnd )
 8010f74:	697a      	ldr	r2, [r7, #20]
 8010f76:	68fb      	ldr	r3, [r7, #12]
 8010f78:	429a      	cmp	r2, r3
 8010f7a:	d1c7      	bne.n	8010f0c <prvTCPWindowFastRetransmit+0x1c>
                        }
                    }
                }
            }

            return ulCount;
 8010f7c:	693b      	ldr	r3, [r7, #16]
        }
 8010f7e:	4618      	mov	r0, r3
 8010f80:	3718      	adds	r7, #24
 8010f82:	46bd      	mov	sp, r7
 8010f84:	bd80      	pop	{r7, pc}

08010f86 <ulTCPWindowTxAck>:
 *
 * @return The location where the packet should be added.
 */
        uint32_t ulTCPWindowTxAck( TCPWindow_t * pxWindow,
                                   uint32_t ulSequenceNumber )
        {
 8010f86:	b580      	push	{r7, lr}
 8010f88:	b084      	sub	sp, #16
 8010f8a:	af00      	add	r7, sp, #0
 8010f8c:	6078      	str	r0, [r7, #4]
 8010f8e:	6039      	str	r1, [r7, #0]
            uint32_t ulFirstSequence;
            uint32_t ulReturn;

            /* Receive a normal ACK. */

            ulFirstSequence = pxWindow->tx.ulCurrentSequenceNumber;
 8010f90:	687b      	ldr	r3, [r7, #4]
 8010f92:	6a1b      	ldr	r3, [r3, #32]
 8010f94:	60bb      	str	r3, [r7, #8]

            if( xSequenceLessThanOrEqual( ulSequenceNumber, ulFirstSequence ) != pdFALSE )
 8010f96:	68b9      	ldr	r1, [r7, #8]
 8010f98:	6838      	ldr	r0, [r7, #0]
 8010f9a:	f7fe fff5 	bl	800ff88 <xSequenceLessThanOrEqual>
 8010f9e:	4603      	mov	r3, r0
 8010fa0:	2b00      	cmp	r3, #0
 8010fa2:	d002      	beq.n	8010faa <ulTCPWindowTxAck+0x24>
            {
                ulReturn = 0U;
 8010fa4:	2300      	movs	r3, #0
 8010fa6:	60fb      	str	r3, [r7, #12]
 8010fa8:	e005      	b.n	8010fb6 <ulTCPWindowTxAck+0x30>
            }
            else
            {
                ulReturn = prvTCPWindowTxCheckAck( pxWindow, ulFirstSequence, ulSequenceNumber );
 8010faa:	683a      	ldr	r2, [r7, #0]
 8010fac:	68b9      	ldr	r1, [r7, #8]
 8010fae:	6878      	ldr	r0, [r7, #4]
 8010fb0:	f7ff ff0d 	bl	8010dce <prvTCPWindowTxCheckAck>
 8010fb4:	60f8      	str	r0, [r7, #12]
            }

            return ulReturn;
 8010fb6:	68fb      	ldr	r3, [r7, #12]
        }
 8010fb8:	4618      	mov	r0, r3
 8010fba:	3710      	adds	r7, #16
 8010fbc:	46bd      	mov	sp, r7
 8010fbe:	bd80      	pop	{r7, pc}

08010fc0 <ulTCPWindowTxSack>:
 *         the head position.
 */
        uint32_t ulTCPWindowTxSack( TCPWindow_t * pxWindow,
                                    uint32_t ulFirst,
                                    uint32_t ulLast )
        {
 8010fc0:	b580      	push	{r7, lr}
 8010fc2:	b086      	sub	sp, #24
 8010fc4:	af00      	add	r7, sp, #0
 8010fc6:	60f8      	str	r0, [r7, #12]
 8010fc8:	60b9      	str	r1, [r7, #8]
 8010fca:	607a      	str	r2, [r7, #4]
            uint32_t ulAckCount;
            uint32_t ulCurrentSequenceNumber = pxWindow->tx.ulCurrentSequenceNumber;
 8010fcc:	68fb      	ldr	r3, [r7, #12]
 8010fce:	6a1b      	ldr	r3, [r3, #32]
 8010fd0:	617b      	str	r3, [r7, #20]

            /* Receive a SACK option. */
            ulAckCount = prvTCPWindowTxCheckAck( pxWindow, ulFirst, ulLast );
 8010fd2:	687a      	ldr	r2, [r7, #4]
 8010fd4:	68b9      	ldr	r1, [r7, #8]
 8010fd6:	68f8      	ldr	r0, [r7, #12]
 8010fd8:	f7ff fef9 	bl	8010dce <prvTCPWindowTxCheckAck>
 8010fdc:	6138      	str	r0, [r7, #16]
            ( void ) prvTCPWindowFastRetransmit( pxWindow, ulFirst );
 8010fde:	68b9      	ldr	r1, [r7, #8]
 8010fe0:	68f8      	ldr	r0, [r7, #12]
 8010fe2:	f7ff ff85 	bl	8010ef0 <prvTCPWindowFastRetransmit>

            if( ( xTCPWindowLoggingLevel >= 1 ) && ( xSequenceGreaterThan( ulFirst, ulCurrentSequenceNumber ) != pdFALSE ) )
 8010fe6:	4b06      	ldr	r3, [pc, #24]	@ (8011000 <ulTCPWindowTxSack+0x40>)
 8010fe8:	681b      	ldr	r3, [r3, #0]
 8010fea:	2b00      	cmp	r3, #0
 8010fec:	dd03      	ble.n	8010ff6 <ulTCPWindowTxSack+0x36>
 8010fee:	6979      	ldr	r1, [r7, #20]
 8010ff0:	68b8      	ldr	r0, [r7, #8]
 8010ff2:	f7fe fff4 	bl	800ffde <xSequenceGreaterThan>
                                         ( unsigned ) ( ulFirst - pxWindow->tx.ulFirstSequenceNumber ),
                                         ( unsigned ) ( ulLast - pxWindow->tx.ulFirstSequenceNumber ),
                                         ( unsigned ) ( pxWindow->tx.ulCurrentSequenceNumber - pxWindow->tx.ulFirstSequenceNumber ) ) );
            }

            return ulAckCount;
 8010ff6:	693b      	ldr	r3, [r7, #16]
        }
 8010ff8:	4618      	mov	r0, r3
 8010ffa:	3718      	adds	r7, #24
 8010ffc:	46bd      	mov	sp, r7
 8010ffe:	bd80      	pop	{r7, pc}
 8011000:	200026d4 	.word	0x200026d4

08011004 <vProcessGeneratedUDPPacket>:
 *        packet such as cache check and address resolution.
 *
 * @param[in] pxNetworkBuffer The network buffer carrying the packet.
 */
void vProcessGeneratedUDPPacket( NetworkBufferDescriptor_t * const pxNetworkBuffer )
{
 8011004:	b580      	push	{r7, lr}
 8011006:	b084      	sub	sp, #16
 8011008:	af00      	add	r7, sp, #0
 801100a:	6078      	str	r0, [r7, #4]
    const UDPPacket_t * pxUDPPacket;

    if( pxNetworkBuffer != NULL )
 801100c:	687b      	ldr	r3, [r7, #4]
 801100e:	2b00      	cmp	r3, #0
 8011010:	d00d      	beq.n	801102e <vProcessGeneratedUDPPacket+0x2a>
        /* Map the UDP packet onto the start of the frame. */

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxUDPPacket = ( ( UDPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011016:	60fb      	str	r3, [r7, #12]

        switch( pxUDPPacket->xEthernetHeader.usFrameType )
 8011018:	68fb      	ldr	r3, [r7, #12]
 801101a:	899b      	ldrh	r3, [r3, #12]
 801101c:	b29b      	uxth	r3, r3
 801101e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8011022:	d103      	bne.n	801102c <vProcessGeneratedUDPPacket+0x28>
        {
            #if ( ipconfigUSE_IPv4 != 0 )
                case ipIPv4_FRAME_TYPE:
                    vProcessGeneratedUDPPacket_IPv4( pxNetworkBuffer );
 8011024:	6878      	ldr	r0, [r7, #4]
 8011026:	f000 f849 	bl	80110bc <vProcessGeneratedUDPPacket_IPv4>
                    break;
 801102a:	e000      	b.n	801102e <vProcessGeneratedUDPPacket+0x2a>
                    vProcessGeneratedUDPPacket_IPv6( pxNetworkBuffer );
                    break;
            #endif
            default:
                /* do nothing, coverity happy */
                break;
 801102c:	bf00      	nop
        }
    }
}
 801102e:	bf00      	nop
 8011030:	3710      	adds	r7, #16
 8011032:	46bd      	mov	sp, r7
 8011034:	bd80      	pop	{r7, pc}

08011036 <xProcessReceivedUDPPacket>:
 * @return pdPASS in case the UDP packet could be processed. Else pdFAIL is returned.
 */
BaseType_t xProcessReceivedUDPPacket( NetworkBufferDescriptor_t * pxNetworkBuffer,
                                      uint16_t usPort,
                                      BaseType_t * pxIsWaitingForResolution )
{
 8011036:	b580      	push	{r7, lr}
 8011038:	b088      	sub	sp, #32
 801103a:	af00      	add	r7, sp, #0
 801103c:	60f8      	str	r0, [r7, #12]
 801103e:	460b      	mov	r3, r1
 8011040:	607a      	str	r2, [r7, #4]
 8011042:	817b      	strh	r3, [r7, #10]
    /* Returning pdPASS means that the packet was consumed, released. */
    BaseType_t xReturn = pdFAIL;
 8011044:	2300      	movs	r3, #0
 8011046:	61fb      	str	r3, [r7, #28]
    const UDPPacket_t * pxUDPPacket;

    configASSERT( pxNetworkBuffer != NULL );
 8011048:	68fb      	ldr	r3, [r7, #12]
 801104a:	2b00      	cmp	r3, #0
 801104c:	d10d      	bne.n	801106a <xProcessReceivedUDPPacket+0x34>
	__asm volatile
 801104e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011052:	b672      	cpsid	i
 8011054:	f383 8811 	msr	BASEPRI, r3
 8011058:	f3bf 8f6f 	isb	sy
 801105c:	f3bf 8f4f 	dsb	sy
 8011060:	b662      	cpsie	i
 8011062:	617b      	str	r3, [r7, #20]
}
 8011064:	bf00      	nop
 8011066:	bf00      	nop
 8011068:	e7fd      	b.n	8011066 <xProcessReceivedUDPPacket+0x30>
    configASSERT( pxNetworkBuffer->pucEthernetBuffer != NULL );
 801106a:	68fb      	ldr	r3, [r7, #12]
 801106c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801106e:	2b00      	cmp	r3, #0
 8011070:	d10d      	bne.n	801108e <xProcessReceivedUDPPacket+0x58>
	__asm volatile
 8011072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011076:	b672      	cpsid	i
 8011078:	f383 8811 	msr	BASEPRI, r3
 801107c:	f3bf 8f6f 	isb	sy
 8011080:	f3bf 8f4f 	dsb	sy
 8011084:	b662      	cpsie	i
 8011086:	613b      	str	r3, [r7, #16]
}
 8011088:	bf00      	nop
 801108a:	bf00      	nop
 801108c:	e7fd      	b.n	801108a <xProcessReceivedUDPPacket+0x54>
    /* Map the ethernet buffer to the UDPPacket_t struct for easy access to the fields. */

    /* MISRA Ref 11.3.1 [Misaligned access] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
    /* coverity[misra_c_2012_rule_11_3_violation] */
    pxUDPPacket = ( ( const UDPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 801108e:	68fb      	ldr	r3, [r7, #12]
 8011090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011092:	61bb      	str	r3, [r7, #24]

    switch( pxUDPPacket->xEthernetHeader.usFrameType )
 8011094:	69bb      	ldr	r3, [r7, #24]
 8011096:	899b      	ldrh	r3, [r3, #12]
 8011098:	b29b      	uxth	r3, r3
 801109a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801109e:	d107      	bne.n	80110b0 <xProcessReceivedUDPPacket+0x7a>
    {
        #if ( ipconfigUSE_IPv4 != 0 )
            case ipIPv4_FRAME_TYPE:
                xReturn = xProcessReceivedUDPPacket_IPv4( pxNetworkBuffer,
 80110a0:	897b      	ldrh	r3, [r7, #10]
 80110a2:	687a      	ldr	r2, [r7, #4]
 80110a4:	4619      	mov	r1, r3
 80110a6:	68f8      	ldr	r0, [r7, #12]
 80110a8:	f000 f902 	bl	80112b0 <xProcessReceivedUDPPacket_IPv4>
 80110ac:	61f8      	str	r0, [r7, #28]
                                                          usPort, pxIsWaitingForResolution );
                break;
 80110ae:	e000      	b.n	80110b2 <xProcessReceivedUDPPacket+0x7c>
                                                          usPort, pxIsWaitingForResolution );
                break;
        #endif
        default:
            /* do nothing, coverity happy */
            break;
 80110b0:	bf00      	nop
    }

    return xReturn;
 80110b2:	69fb      	ldr	r3, [r7, #28]
}
 80110b4:	4618      	mov	r0, r3
 80110b6:	3720      	adds	r7, #32
 80110b8:	46bd      	mov	sp, r7
 80110ba:	bd80      	pop	{r7, pc}

080110bc <vProcessGeneratedUDPPacket_IPv4>:
 *        packet such as ARP cache check and address resolution.
 *
 * @param[in] pxNetworkBuffer The network buffer carrying the packet.
 */
void vProcessGeneratedUDPPacket_IPv4( NetworkBufferDescriptor_t * const pxNetworkBuffer )
{
 80110bc:	b580      	push	{r7, lr}
 80110be:	b08e      	sub	sp, #56	@ 0x38
 80110c0:	af00      	add	r7, sp, #0
 80110c2:	6078      	str	r0, [r7, #4]
    UDPPacket_t * pxUDPPacket;
    IPHeader_t * pxIPHeader;
    eResolutionLookupResult_t eReturned;
    uint32_t ulIPAddress = pxNetworkBuffer->xIPAddress.ulIP_IPv4;
 80110c4:	687b      	ldr	r3, [r7, #4]
 80110c6:	695b      	ldr	r3, [r3, #20]
 80110c8:	60fb      	str	r3, [r7, #12]
    NetworkEndPoint_t * pxEndPoint = pxNetworkBuffer->pxEndPoint;
 80110ca:	687b      	ldr	r3, [r7, #4]
 80110cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80110ce:	60bb      	str	r3, [r7, #8]
    /* Map the UDP packet onto the start of the frame. */

    /* MISRA Ref 11.3.1 [Misaligned access] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
    /* coverity[misra_c_2012_rule_11_3_violation] */
    pxUDPPacket = ( ( UDPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 80110d0:	687b      	ldr	r3, [r7, #4]
 80110d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80110d4:	62bb      	str	r3, [r7, #40]	@ 0x28

    #if ipconfigSUPPORT_OUTGOING_PINGS == 1
        if( pxNetworkBuffer->usPort == ( uint16_t ) ipPACKET_CONTAINS_ICMP_DATA )
 80110d6:	687b      	ldr	r3, [r7, #4]
 80110d8:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80110da:	2b00      	cmp	r3, #0
 80110dc:	d104      	bne.n	80110e8 <vProcessGeneratedUDPPacket_IPv4+0x2c>
        {
            uxPayloadSize = pxNetworkBuffer->xDataLength - sizeof( ICMPPacket_t );
 80110de:	687b      	ldr	r3, [r7, #4]
 80110e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80110e2:	3b2a      	subs	r3, #42	@ 0x2a
 80110e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80110e6:	e003      	b.n	80110f0 <vProcessGeneratedUDPPacket_IPv4+0x34>
        }
        else
    #endif
    {
        uxPayloadSize = pxNetworkBuffer->xDataLength - sizeof( UDPPacket_t );
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80110ec:	3b2a      	subs	r3, #42	@ 0x2a
 80110ee:	633b      	str	r3, [r7, #48]	@ 0x30
    }

    /* Determine the ARP cache status for the requested IP address. */
    eReturned = eARPGetCacheEntry( &( ulIPAddress ), &( pxUDPPacket->xEthernetHeader.xDestinationAddress ), &( pxEndPoint ) );
 80110f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80110f2:	f107 0208 	add.w	r2, r7, #8
 80110f6:	f107 030c 	add.w	r3, r7, #12
 80110fa:	4618      	mov	r0, r3
 80110fc:	f7f6 ffde 	bl	80080bc <eARPGetCacheEntry>
 8011100:	4603      	mov	r3, r0
 8011102:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( pxNetworkBuffer->pxEndPoint == NULL )
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801110a:	2b00      	cmp	r3, #0
 801110c:	d102      	bne.n	8011114 <vProcessGeneratedUDPPacket_IPv4+0x58>
    {
        pxNetworkBuffer->pxEndPoint = pxEndPoint;
 801110e:	68ba      	ldr	r2, [r7, #8]
 8011110:	687b      	ldr	r3, [r7, #4]
 8011112:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    if( eReturned != eResolutionFailed )
 8011114:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011118:	2b02      	cmp	r3, #2
 801111a:	d07f      	beq.n	801121c <vProcessGeneratedUDPPacket_IPv4+0x160>
    {
        if( eReturned == eResolutionCacheHit )
 801111c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011120:	2b01      	cmp	r3, #1
 8011122:	d158      	bne.n	80111d6 <vProcessGeneratedUDPPacket_IPv4+0x11a>
                uint8_t ucSocketOptions;
            #endif
            iptraceSENDING_UDP_PACKET( pxNetworkBuffer->xIPAddress.ulIP_IPv4 );

            /* Create short cuts to the data within the packet. */
            pxIPHeader = &( pxUDPPacket->xIPHeader );
 8011124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011126:	330e      	adds	r3, #14
 8011128:	627b      	str	r3, [r7, #36]	@ 0x24

            #if ( ipconfigSUPPORT_OUTGOING_PINGS == 1 )

                /* Is it possible that the packet is not actually a UDP packet
                 * after all, but an ICMP packet. */
                if( pxNetworkBuffer->usPort != ( uint16_t ) ipPACKET_CONTAINS_ICMP_DATA )
 801112a:	687b      	ldr	r3, [r7, #4]
 801112c:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 801112e:	2b00      	cmp	r3, #0
 8011130:	d01a      	beq.n	8011168 <vProcessGeneratedUDPPacket_IPv4+0xac>
            #endif /* ipconfigSUPPORT_OUTGOING_PINGS */
            {
                UDPHeader_t * pxUDPHeader;

                pxUDPHeader = &( pxUDPPacket->xUDPHeader );
 8011132:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011134:	3322      	adds	r3, #34	@ 0x22
 8011136:	623b      	str	r3, [r7, #32]

                pxUDPHeader->usDestinationPort = pxNetworkBuffer->usPort;
 8011138:	687b      	ldr	r3, [r7, #4]
 801113a:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 801113c:	6a3b      	ldr	r3, [r7, #32]
 801113e:	805a      	strh	r2, [r3, #2]
                pxUDPHeader->usSourcePort = pxNetworkBuffer->usBoundPort;
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	8eda      	ldrh	r2, [r3, #54]	@ 0x36
 8011144:	6a3b      	ldr	r3, [r7, #32]
 8011146:	801a      	strh	r2, [r3, #0]
                pxUDPHeader->usLength = ( uint16_t ) ( uxPayloadSize + sizeof( UDPHeader_t ) );
 8011148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801114a:	b29b      	uxth	r3, r3
 801114c:	3308      	adds	r3, #8
 801114e:	b29a      	uxth	r2, r3
 8011150:	6a3b      	ldr	r3, [r7, #32]
 8011152:	809a      	strh	r2, [r3, #4]
                pxUDPHeader->usLength = FreeRTOS_htons( pxUDPHeader->usLength );
 8011154:	6a3b      	ldr	r3, [r7, #32]
 8011156:	889b      	ldrh	r3, [r3, #4]
 8011158:	b29a      	uxth	r2, r3
 801115a:	6a3b      	ldr	r3, [r7, #32]
 801115c:	809a      	strh	r2, [r3, #4]
                pxUDPHeader->usChecksum = 0U;
 801115e:	6a3b      	ldr	r3, [r7, #32]
 8011160:	2200      	movs	r2, #0
 8011162:	719a      	strb	r2, [r3, #6]
 8011164:	2200      	movs	r2, #0
 8011166:	71da      	strb	r2, [r3, #7]
            /*
             * Use helper variables for memcpy() to remain
             * compliant with MISRA Rule 21.15.  These should be
             * optimized away.
             */
            pvCopySource = ucDefaultPartUDPPacketHeader;
 8011168:	4b50      	ldr	r3, [pc, #320]	@ (80112ac <vProcessGeneratedUDPPacket_IPv4+0x1f0>)
 801116a:	61fb      	str	r3, [r7, #28]
            /* The Ethernet source address is at offset 6. */
            pvCopyDest = &pxNetworkBuffer->pucEthernetBuffer[ sizeof( MACAddress_t ) ];
 801116c:	687b      	ldr	r3, [r7, #4]
 801116e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011170:	3306      	adds	r3, #6
 8011172:	61bb      	str	r3, [r7, #24]
            ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( ucDefaultPartUDPPacketHeader ) );
 8011174:	2218      	movs	r2, #24
 8011176:	69f9      	ldr	r1, [r7, #28]
 8011178:	69b8      	ldr	r0, [r7, #24]
 801117a:	f006 fac4 	bl	8017706 <memcpy>

            #if ipconfigSUPPORT_OUTGOING_PINGS == 1
                if( pxNetworkBuffer->usPort == ( uint16_t ) ipPACKET_CONTAINS_ICMP_DATA )
 801117e:	687b      	ldr	r3, [r7, #4]
 8011180:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8011182:	2b00      	cmp	r3, #0
 8011184:	d109      	bne.n	801119a <vProcessGeneratedUDPPacket_IPv4+0xde>
                {
                    pxIPHeader->ucProtocol = ipPROTOCOL_ICMP;
 8011186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011188:	2201      	movs	r2, #1
 801118a:	725a      	strb	r2, [r3, #9]
                    pxIPHeader->usLength = ( uint16_t ) ( uxPayloadSize + sizeof( IPHeader_t ) + sizeof( ICMPHeader_t ) );
 801118c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801118e:	b29b      	uxth	r3, r3
 8011190:	331c      	adds	r3, #28
 8011192:	b29a      	uxth	r2, r3
 8011194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011196:	805a      	strh	r2, [r3, #2]
 8011198:	e005      	b.n	80111a6 <vProcessGeneratedUDPPacket_IPv4+0xea>
                }
                else
            #endif /* ipconfigSUPPORT_OUTGOING_PINGS */
            {
                pxIPHeader->usLength = ( uint16_t ) ( uxPayloadSize + sizeof( IPHeader_t ) + sizeof( UDPHeader_t ) );
 801119a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801119c:	b29b      	uxth	r3, r3
 801119e:	331c      	adds	r3, #28
 80111a0:	b29a      	uxth	r2, r3
 80111a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111a4:	805a      	strh	r2, [r3, #2]
            }

            pxIPHeader->usLength = FreeRTOS_htons( pxIPHeader->usLength );
 80111a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111a8:	885b      	ldrh	r3, [r3, #2]
 80111aa:	b29a      	uxth	r2, r3
 80111ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111ae:	805a      	strh	r2, [r3, #2]
            pxIPHeader->ulDestinationIPAddress = pxNetworkBuffer->xIPAddress.ulIP_IPv4;
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	695a      	ldr	r2, [r3, #20]
 80111b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111b6:	611a      	str	r2, [r3, #16]

            if( pxNetworkBuffer->pxEndPoint != NULL )
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80111bc:	2b00      	cmp	r3, #0
 80111be:	d004      	beq.n	80111ca <vProcessGeneratedUDPPacket_IPv4+0x10e>
            {
                pxIPHeader->ulSourceIPAddress = pxNetworkBuffer->pxEndPoint->ipv4_settings.ulIPAddress;
 80111c0:	687b      	ldr	r3, [r7, #4]
 80111c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80111c4:	681a      	ldr	r2, [r3, #0]
 80111c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111c8:	60da      	str	r2, [r3, #12]
             * The header was never memset to zero, so set both the fragment offset and fragmentation flags in one go.
             */
            #if ( ipconfigFORCE_IP_DONT_FRAGMENT != 0 )
                pxIPHeader->usFragmentOffset = ipFRAGMENT_FLAGS_DONT_FRAGMENT;
            #else
                pxIPHeader->usFragmentOffset = 0U;
 80111ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111cc:	2200      	movs	r2, #0
 80111ce:	719a      	strb	r2, [r3, #6]
 80111d0:	2200      	movs	r2, #0
 80111d2:	71da      	strb	r2, [r3, #7]
 80111d4:	e022      	b.n	801121c <vProcessGeneratedUDPPacket_IPv4+0x160>
                    pxUDPPacket->xUDPHeader.usChecksum = 0U;
                }
            }
            #endif /* if ( ipconfigDRIVER_INCLUDED_TX_IP_CHECKSUM == 0 ) */
        }
        else if( eReturned == eResolutionCacheMiss )
 80111d6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80111da:	2b00      	cmp	r3, #0
 80111dc:	d11b      	bne.n	8011216 <vProcessGeneratedUDPPacket_IPv4+0x15a>
        {
            /* Add an entry to the ARP table with a null hardware address.
             * This allows the ARP timer to know that an ARP reply is
             * outstanding, and perform retransmissions if necessary. */
            vARPRefreshCacheEntry( NULL, ulIPAddress, NULL );
 80111de:	68fb      	ldr	r3, [r7, #12]
 80111e0:	2200      	movs	r2, #0
 80111e2:	4619      	mov	r1, r3
 80111e4:	2000      	movs	r0, #0
 80111e6:	f7f6 fe57 	bl	8007e98 <vARPRefreshCacheEntry>
            /* Generate an ARP for the required IP address. */
            iptracePACKET_DROPPED_TO_GENERATE_ARP( pxNetworkBuffer->xIPAddress.ulIP_IPv4 );

            /* 'ulIPAddress' might have become the address of the Gateway.
             * Find the route again. */
            pxNetworkBuffer->pxEndPoint = FreeRTOS_FindEndPointOnNetMask( ulIPAddress );
 80111ea:	68fb      	ldr	r3, [r7, #12]
 80111ec:	4618      	mov	r0, r3
 80111ee:	f7fa f8b5 	bl	800b35c <FreeRTOS_FindEndPointOnNetMask>
 80111f2:	4602      	mov	r2, r0
 80111f4:	687b      	ldr	r3, [r7, #4]
 80111f6:	631a      	str	r2, [r3, #48]	@ 0x30

            if( pxNetworkBuffer->pxEndPoint == NULL )
 80111f8:	687b      	ldr	r3, [r7, #4]
 80111fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80111fc:	2b00      	cmp	r3, #0
 80111fe:	d103      	bne.n	8011208 <vProcessGeneratedUDPPacket_IPv4+0x14c>
            {
                eReturned = eResolutionFailed;
 8011200:	2302      	movs	r3, #2
 8011202:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8011206:	e009      	b.n	801121c <vProcessGeneratedUDPPacket_IPv4+0x160>
            }
            else
            {
                pxNetworkBuffer->xIPAddress.ulIP_IPv4 = ulIPAddress;
 8011208:	68fa      	ldr	r2, [r7, #12]
 801120a:	687b      	ldr	r3, [r7, #4]
 801120c:	615a      	str	r2, [r3, #20]
                vARPGenerateRequestPacket( pxNetworkBuffer );
 801120e:	6878      	ldr	r0, [r7, #4]
 8011210:	f7f7 f996 	bl	8008540 <vARPGenerateRequestPacket>
 8011214:	e002      	b.n	801121c <vProcessGeneratedUDPPacket_IPv4+0x160>
        }
        else
        {
            /* The lookup indicated that an ARP request has already been
             * sent out for the queried IP address. */
            eReturned = eResolutionFailed;
 8011216:	2302      	movs	r3, #2
 8011218:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
    }

    if( eReturned != eResolutionFailed )
 801121c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011220:	2b02      	cmp	r3, #2
 8011222:	d03c      	beq.n	801129e <vProcessGeneratedUDPPacket_IPv4+0x1e2>
    {
        /* The network driver is responsible for freeing the network buffer
         * after the packet has been sent. */

        if( pxNetworkBuffer->pxEndPoint != NULL )
 8011224:	687b      	ldr	r3, [r7, #4]
 8011226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011228:	2b00      	cmp	r3, #0
 801122a:	d034      	beq.n	8011296 <vProcessGeneratedUDPPacket_IPv4+0x1da>
        {
            NetworkInterface_t * pxInterface = pxNetworkBuffer->pxEndPoint->pxNetworkInterface;
 801122c:	687b      	ldr	r3, [r7, #4]
 801122e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011230:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011232:	617b      	str	r3, [r7, #20]
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            EthernetHeader_t * pxEthernetHeader = ( ( EthernetHeader_t * ) pxNetworkBuffer->pucEthernetBuffer );
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011238:	613b      	str	r3, [r7, #16]
            ( void ) memcpy( pxEthernetHeader->xSourceAddress.ucBytes, pxNetworkBuffer->pxEndPoint->xMACAddress.ucBytes, ( size_t ) ipMAC_ADDRESS_LENGTH_BYTES );
 801123a:	693b      	ldr	r3, [r7, #16]
 801123c:	1d98      	adds	r0, r3, #6
 801123e:	687b      	ldr	r3, [r7, #4]
 8011240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011242:	3338      	adds	r3, #56	@ 0x38
 8011244:	2206      	movs	r2, #6
 8011246:	4619      	mov	r1, r3
 8011248:	f006 fa5d 	bl	8017706 <memcpy>

            #if ( ipconfigETHERNET_MINIMUM_PACKET_BYTES > 0 )
            {
                if( pxNetworkBuffer->xDataLength < ( size_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES )
 801124c:	687b      	ldr	r3, [r7, #4]
 801124e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011250:	2b3b      	cmp	r3, #59	@ 0x3b
 8011252:	d812      	bhi.n	801127a <vProcessGeneratedUDPPacket_IPv4+0x1be>
                {
                    BaseType_t xIndex;

                    for( xIndex = ( BaseType_t ) pxNetworkBuffer->xDataLength; xIndex < ( BaseType_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES; xIndex++ )
 8011254:	687b      	ldr	r3, [r7, #4]
 8011256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011258:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801125a:	e008      	b.n	801126e <vProcessGeneratedUDPPacket_IPv4+0x1b2>
                    {
                        pxNetworkBuffer->pucEthernetBuffer[ xIndex ] = 0U;
 801125c:	687b      	ldr	r3, [r7, #4]
 801125e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011260:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011262:	4413      	add	r3, r2
 8011264:	2200      	movs	r2, #0
 8011266:	701a      	strb	r2, [r3, #0]
                    for( xIndex = ( BaseType_t ) pxNetworkBuffer->xDataLength; xIndex < ( BaseType_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES; xIndex++ )
 8011268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801126a:	3301      	adds	r3, #1
 801126c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801126e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011270:	2b3b      	cmp	r3, #59	@ 0x3b
 8011272:	ddf3      	ble.n	801125c <vProcessGeneratedUDPPacket_IPv4+0x1a0>
                    }

                    pxNetworkBuffer->xDataLength = ( size_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES;
 8011274:	687b      	ldr	r3, [r7, #4]
 8011276:	223c      	movs	r2, #60	@ 0x3c
 8011278:	629a      	str	r2, [r3, #40]	@ 0x28
                }
            }
            #endif /* if( ipconfigETHERNET_MINIMUM_PACKET_BYTES > 0 ) */
            iptraceNETWORK_INTERFACE_OUTPUT( pxNetworkBuffer->xDataLength, pxNetworkBuffer->pucEthernetBuffer );

            if( ( pxInterface != NULL ) && ( pxInterface->pfOutput != NULL ) )
 801127a:	697b      	ldr	r3, [r7, #20]
 801127c:	2b00      	cmp	r3, #0
 801127e:	d011      	beq.n	80112a4 <vProcessGeneratedUDPPacket_IPv4+0x1e8>
 8011280:	697b      	ldr	r3, [r7, #20]
 8011282:	68db      	ldr	r3, [r3, #12]
 8011284:	2b00      	cmp	r3, #0
 8011286:	d00d      	beq.n	80112a4 <vProcessGeneratedUDPPacket_IPv4+0x1e8>
            {
                ( void ) pxInterface->pfOutput( pxInterface, pxNetworkBuffer, pdTRUE );
 8011288:	697b      	ldr	r3, [r7, #20]
 801128a:	68db      	ldr	r3, [r3, #12]
 801128c:	2201      	movs	r2, #1
 801128e:	6879      	ldr	r1, [r7, #4]
 8011290:	6978      	ldr	r0, [r7, #20]
 8011292:	4798      	blx	r3
    {
        /* The packet can't be sent (DHCP not completed?).  Just drop the
         * packet. */
        vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
    }
}
 8011294:	e006      	b.n	80112a4 <vProcessGeneratedUDPPacket_IPv4+0x1e8>
            vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 8011296:	6878      	ldr	r0, [r7, #4]
 8011298:	f000 fa34 	bl	8011704 <vReleaseNetworkBufferAndDescriptor>
}
 801129c:	e002      	b.n	80112a4 <vProcessGeneratedUDPPacket_IPv4+0x1e8>
        vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 801129e:	6878      	ldr	r0, [r7, #4]
 80112a0:	f000 fa30 	bl	8011704 <vReleaseNetworkBufferAndDescriptor>
}
 80112a4:	bf00      	nop
 80112a6:	3738      	adds	r7, #56	@ 0x38
 80112a8:	46bd      	mov	sp, r7
 80112aa:	bd80      	pop	{r7, pc}
 80112ac:	08018920 	.word	0x08018920

080112b0 <xProcessReceivedUDPPacket_IPv4>:
 * @return pdPASS in case the UDP packet could be processed. Else pdFAIL is returned.
 */
BaseType_t xProcessReceivedUDPPacket_IPv4( NetworkBufferDescriptor_t * pxNetworkBuffer,
                                           uint16_t usPort,
                                           BaseType_t * pxIsWaitingForARPResolution )
{
 80112b0:	b590      	push	{r4, r7, lr}
 80112b2:	b09b      	sub	sp, #108	@ 0x6c
 80112b4:	af02      	add	r7, sp, #8
 80112b6:	60f8      	str	r0, [r7, #12]
 80112b8:	460b      	mov	r3, r1
 80112ba:	607a      	str	r2, [r7, #4]
 80112bc:	817b      	strh	r3, [r7, #10]
    BaseType_t xReturn = pdPASS;
 80112be:	2301      	movs	r3, #1
 80112c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    FreeRTOS_Socket_t * pxSocket;
    const UDPPacket_t * pxUDPPacket;
    const NetworkEndPoint_t * pxEndpoint;

    configASSERT( pxNetworkBuffer != NULL );
 80112c2:	68fb      	ldr	r3, [r7, #12]
 80112c4:	2b00      	cmp	r3, #0
 80112c6:	d10d      	bne.n	80112e4 <xProcessReceivedUDPPacket_IPv4+0x34>
	__asm volatile
 80112c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112cc:	b672      	cpsid	i
 80112ce:	f383 8811 	msr	BASEPRI, r3
 80112d2:	f3bf 8f6f 	isb	sy
 80112d6:	f3bf 8f4f 	dsb	sy
 80112da:	b662      	cpsie	i
 80112dc:	647b      	str	r3, [r7, #68]	@ 0x44
}
 80112de:	bf00      	nop
 80112e0:	bf00      	nop
 80112e2:	e7fd      	b.n	80112e0 <xProcessReceivedUDPPacket_IPv4+0x30>
    configASSERT( pxNetworkBuffer->pucEthernetBuffer != NULL );
 80112e4:	68fb      	ldr	r3, [r7, #12]
 80112e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112e8:	2b00      	cmp	r3, #0
 80112ea:	d10d      	bne.n	8011308 <xProcessReceivedUDPPacket_IPv4+0x58>
	__asm volatile
 80112ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112f0:	b672      	cpsid	i
 80112f2:	f383 8811 	msr	BASEPRI, r3
 80112f6:	f3bf 8f6f 	isb	sy
 80112fa:	f3bf 8f4f 	dsb	sy
 80112fe:	b662      	cpsie	i
 8011300:	643b      	str	r3, [r7, #64]	@ 0x40
}
 8011302:	bf00      	nop
 8011304:	bf00      	nop
 8011306:	e7fd      	b.n	8011304 <xProcessReceivedUDPPacket_IPv4+0x54>
    /* Map the ethernet buffer to the UDPPacket_t struct for easy access to the fields. */

    /* MISRA Ref 11.3.1 [Misaligned access] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
    /* coverity[misra_c_2012_rule_11_3_violation] */
    pxUDPPacket = ( ( UDPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 8011308:	68fb      	ldr	r3, [r7, #12]
 801130a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801130c:	65bb      	str	r3, [r7, #88]	@ 0x58
    pxEndpoint = pxNetworkBuffer->pxEndPoint;
 801130e:	68fb      	ldr	r3, [r7, #12]
 8011310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011312:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Caller must check for minimum packet size. */
    pxSocket = pxUDPSocketLookup( usPort );
 8011314:	897b      	ldrh	r3, [r7, #10]
 8011316:	4618      	mov	r0, r3
 8011318:	f7fa ffea 	bl	800c2f0 <pxUDPSocketLookup>
 801131c:	6538      	str	r0, [r7, #80]	@ 0x50

    *pxIsWaitingForARPResolution = pdFALSE;
 801131e:	687b      	ldr	r3, [r7, #4]
 8011320:	2200      	movs	r2, #0
 8011322:	601a      	str	r2, [r3, #0]

    do
    {
        if( pxSocket != NULL )
 8011324:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011326:	2b00      	cmp	r3, #0
 8011328:	f000 808c 	beq.w	8011444 <xProcessReceivedUDPPacket_IPv4+0x194>
        {
            if( ( pxEndpoint != NULL ) && ( pxEndpoint->ipv4_settings.ulIPAddress != 0U ) )
 801132c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801132e:	2b00      	cmp	r3, #0
 8011330:	d018      	beq.n	8011364 <xProcessReceivedUDPPacket_IPv4+0xb4>
 8011332:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011334:	681b      	ldr	r3, [r3, #0]
 8011336:	2b00      	cmp	r3, #0
 8011338:	d014      	beq.n	8011364 <xProcessReceivedUDPPacket_IPv4+0xb4>
            {
                if( xCheckRequiresARPResolution( pxNetworkBuffer ) == pdTRUE )
 801133a:	68f8      	ldr	r0, [r7, #12]
 801133c:	f7f6 fd26 	bl	8007d8c <xCheckRequiresARPResolution>
 8011340:	4603      	mov	r3, r0
 8011342:	2b01      	cmp	r3, #1
 8011344:	d105      	bne.n	8011352 <xProcessReceivedUDPPacket_IPv4+0xa2>
                {
                    /* Mark this packet as waiting for ARP resolution. */
                    *pxIsWaitingForARPResolution = pdTRUE;
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	2201      	movs	r2, #1
 801134a:	601a      	str	r2, [r3, #0]

                    /* Return a fail to show that the frame will not be processed right now. */
                    xReturn = pdFAIL;
 801134c:	2300      	movs	r3, #0
 801134e:	65fb      	str	r3, [r7, #92]	@ 0x5c
                    break;
 8011350:	e08f      	b.n	8011472 <xProcessReceivedUDPPacket_IPv4+0x1c2>
                }
                else
                {
                    /* Update the age of this cache entry since a packet was received. */
                    vARPRefreshCacheEntryAge( &( pxUDPPacket->xEthernetHeader.xSourceAddress ), pxUDPPacket->xIPHeader.ulSourceIPAddress );
 8011352:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011354:	1d9a      	adds	r2, r3, #6
 8011356:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011358:	f8d3 301a 	ldr.w	r3, [r3, #26]
 801135c:	4619      	mov	r1, r3
 801135e:	4610      	mov	r0, r2
 8011360:	f7f6 fd64 	bl	8007e2c <vARPRefreshCacheEntryAge>
            {
                /* Did the owner of this socket register a reception handler ? */
                if( ipconfigIS_VALID_PROG_ADDRESS( pxSocket->u.xUDP.pxHandleReceive ) )
                {
                    struct freertos_sockaddr xSourceAddress, destinationAddress;
                    void * pcData = &( pxNetworkBuffer->pucEthernetBuffer[ ipUDP_PAYLOAD_OFFSET_IPv4 ] );
 8011364:	68fb      	ldr	r3, [r7, #12]
 8011366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011368:	332a      	adds	r3, #42	@ 0x2a
 801136a:	64fb      	str	r3, [r7, #76]	@ 0x4c
                    FOnUDPReceive_t xHandler = ( FOnUDPReceive_t ) pxSocket->u.xUDP.pxHandleReceive;
 801136c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801136e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011370:	64bb      	str	r3, [r7, #72]	@ 0x48

                    xSourceAddress.sin_port = pxNetworkBuffer->usPort;
 8011372:	68fb      	ldr	r3, [r7, #12]
 8011374:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8011376:	857b      	strh	r3, [r7, #42]	@ 0x2a
                    xSourceAddress.sin_address.ulIP_IPv4 = pxNetworkBuffer->xIPAddress.ulIP_IPv4;
 8011378:	68fb      	ldr	r3, [r7, #12]
 801137a:	695b      	ldr	r3, [r3, #20]
 801137c:	633b      	str	r3, [r7, #48]	@ 0x30
                    xSourceAddress.sin_family = ( uint8_t ) FREERTOS_AF_INET4;
 801137e:	2302      	movs	r3, #2
 8011380:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
                    xSourceAddress.sin_len = ( uint8_t ) sizeof( xSourceAddress );
 8011384:	2318      	movs	r3, #24
 8011386:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
                    destinationAddress.sin_port = usPort;
 801138a:	897b      	ldrh	r3, [r7, #10]
 801138c:	827b      	strh	r3, [r7, #18]
                    destinationAddress.sin_address.ulIP_IPv4 = pxUDPPacket->xIPHeader.ulDestinationIPAddress;
 801138e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011390:	f8d3 301e 	ldr.w	r3, [r3, #30]
 8011394:	61bb      	str	r3, [r7, #24]
                    destinationAddress.sin_family = ( uint8_t ) FREERTOS_AF_INET4;
 8011396:	2302      	movs	r3, #2
 8011398:	747b      	strb	r3, [r7, #17]
                    destinationAddress.sin_len = ( uint8_t ) sizeof( destinationAddress );
 801139a:	2318      	movs	r3, #24
 801139c:	743b      	strb	r3, [r7, #16]

                    /* The value of 'xDataLength' was proven to be at least the size of a UDP packet in prvProcessIPPacket(). */
                    if( xHandler( ( Socket_t ) pxSocket,
                                  ( void * ) pcData,
                                  ( size_t ) ( pxNetworkBuffer->xDataLength - ipUDP_PAYLOAD_OFFSET_IPv4 ),
 801139e:	68fb      	ldr	r3, [r7, #12]
 80113a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80113a2:	f1a3 022a 	sub.w	r2, r3, #42	@ 0x2a
                    if( xHandler( ( Socket_t ) pxSocket,
 80113a6:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80113aa:	f107 0310 	add.w	r3, r7, #16
 80113ae:	9300      	str	r3, [sp, #0]
 80113b0:	6cbc      	ldr	r4, [r7, #72]	@ 0x48
 80113b2:	460b      	mov	r3, r1
 80113b4:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80113b6:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80113b8:	47a0      	blx	r4
 80113ba:	4603      	mov	r3, r0
 80113bc:	2b00      	cmp	r3, #0
 80113be:	d001      	beq.n	80113c4 <xProcessReceivedUDPPacket_IPv4+0x114>
                                  &( xSourceAddress ),
                                  &( destinationAddress ) ) != 0 )
                    {
                        xReturn = pdFAIL; /* xHandler has consumed the data, do not add it to .xWaitingPacketsList'. */
 80113c0:	2300      	movs	r3, #0
 80113c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
            }
            #endif /* ipconfigUSE_CALLBACKS */

            #if ( ipconfigUDP_MAX_RX_PACKETS > 0U )
            {
                if( xReturn == pdPASS )
 80113c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80113c6:	2b01      	cmp	r3, #1
 80113c8:	d107      	bne.n	80113da <xProcessReceivedUDPPacket_IPv4+0x12a>
                {
                    if( listCURRENT_LIST_LENGTH( &( pxSocket->u.xUDP.xWaitingPacketsList ) ) >= pxSocket->u.xUDP.uxMaxPackets )
 80113ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80113cc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80113ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80113d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80113d2:	429a      	cmp	r2, r3
 80113d4:	d301      	bcc.n	80113da <xProcessReceivedUDPPacket_IPv4+0x12a>
                    {
                        FreeRTOS_debug_printf( ( "xProcessReceivedUDPPacket: buffer full %ld >= %ld port %u\n",
                                                 listCURRENT_LIST_LENGTH( &( pxSocket->u.xUDP.xWaitingPacketsList ) ),
                                                 pxSocket->u.xUDP.uxMaxPackets, pxSocket->usLocalPort ) );
                        xReturn = pdFAIL; /* we did not consume or release the buffer */
 80113d6:	2300      	movs	r3, #0
 80113d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
                }
            }
            #endif /* if ( ipconfigUDP_MAX_RX_PACKETS > 0U ) */

            #if ( ipconfigUSE_CALLBACKS == 1 ) || ( ipconfigUDP_MAX_RX_PACKETS > 0U )
                if( xReturn == pdPASS ) /*lint !e774: Boolean within 'if' always evaluates to True, depending on configuration. [MISRA 2012 Rule 14.3, required. */
 80113da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80113dc:	2b01      	cmp	r3, #1
 80113de:	d148      	bne.n	8011472 <xProcessReceivedUDPPacket_IPv4+0x1c2>
            #else
                /* xReturn is still pdPASS. */
            #endif
            {
                vTaskSuspendAll();
 80113e0:	f003 fe84 	bl	80150ec <vTaskSuspendAll>
                {
                    /* Add the network packet to the list of packets to be
                     * processed by the socket. */
                    vListInsertEnd( &( pxSocket->u.xUDP.xWaitingPacketsList ), &( pxNetworkBuffer->xBufferListItem ) );
 80113e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80113e6:	3358      	adds	r3, #88	@ 0x58
 80113e8:	68fa      	ldr	r2, [r7, #12]
 80113ea:	4611      	mov	r1, r2
 80113ec:	4618      	mov	r0, r3
 80113ee:	f002 fc2f 	bl	8013c50 <vListInsertEnd>
                }
                ( void ) xTaskResumeAll();
 80113f2:	f003 fe89 	bl	8015108 <xTaskResumeAll>

                /* Set the socket's receive event */
                if( pxSocket->xEventGroup != NULL )
 80113f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80113f8:	685b      	ldr	r3, [r3, #4]
 80113fa:	2b00      	cmp	r3, #0
 80113fc:	d005      	beq.n	801140a <xProcessReceivedUDPPacket_IPv4+0x15a>
                {
                    ( void ) xEventGroupSetBits( pxSocket->xEventGroup, ( EventBits_t ) eSOCKET_RECEIVE );
 80113fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011400:	685b      	ldr	r3, [r3, #4]
 8011402:	2101      	movs	r1, #1
 8011404:	4618      	mov	r0, r3
 8011406:	f002 fb0c 	bl	8013a22 <xEventGroupSetBits>
                }

                #if ( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
                {
                    if( ( pxSocket->pxSocketSet != NULL ) && ( ( pxSocket->xSelectBits & ( ( EventBits_t ) eSELECT_READ ) ) != 0U ) )
 801140a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801140c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801140e:	2b00      	cmp	r3, #0
 8011410:	d00c      	beq.n	801142c <xProcessReceivedUDPPacket_IPv4+0x17c>
 8011412:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011414:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011416:	f003 0301 	and.w	r3, r3, #1
 801141a:	2b00      	cmp	r3, #0
 801141c:	d006      	beq.n	801142c <xProcessReceivedUDPPacket_IPv4+0x17c>
                    {
                        ( void ) xEventGroupSetBits( pxSocket->pxSocketSet->xSelectGroup, ( EventBits_t ) eSELECT_READ );
 801141e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011422:	681b      	ldr	r3, [r3, #0]
 8011424:	2101      	movs	r1, #1
 8011426:	4618      	mov	r0, r3
 8011428:	f002 fafb 	bl	8013a22 <xEventGroupSetBits>
                }
                #endif

                #if ( ipconfigSOCKET_HAS_USER_SEMAPHORE == 1 )
                {
                    if( pxSocket->pxUserSemaphore != NULL )
 801142c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801142e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011430:	2b00      	cmp	r3, #0
 8011432:	d01e      	beq.n	8011472 <xProcessReceivedUDPPacket_IPv4+0x1c2>
                    {
                        ( void ) xSemaphoreGive( pxSocket->pxUserSemaphore );
 8011434:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011436:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8011438:	2300      	movs	r3, #0
 801143a:	2200      	movs	r2, #0
 801143c:	2100      	movs	r1, #0
 801143e:	f002 fe17 	bl	8014070 <xQueueGenericSend>
 8011442:	e016      	b.n	8011472 <xProcessReceivedUDPPacket_IPv4+0x1c2>

                /* A DNS reply, check for the source port.  Although the DNS client
                 * does open a UDP socket to send a messages, this socket will be
                 * closed after a short timeout.  Messages that come late (after the
                 * socket is closed) will be treated here. */
                if( FreeRTOS_ntohs( pxUDPPacket->xUDPHeader.usSourcePort ) == ( uint16_t ) ipDNS_PORT )
 8011444:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011446:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8011448:	b29b      	uxth	r3, r3
 801144a:	2b35      	cmp	r3, #53	@ 0x35
 801144c:	d10f      	bne.n	801146e <xProcessReceivedUDPPacket_IPv4+0x1be>
                {
                    vARPRefreshCacheEntry( &( pxUDPPacket->xEthernetHeader.xSourceAddress ), pxUDPPacket->xIPHeader.ulSourceIPAddress,
 801144e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011450:	1d98      	adds	r0, r3, #6
 8011452:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011454:	f8d3 101a 	ldr.w	r1, [r3, #26]
 8011458:	68fb      	ldr	r3, [r7, #12]
 801145a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801145c:	461a      	mov	r2, r3
 801145e:	f7f6 fd1b 	bl	8007e98 <vARPRefreshCacheEntry>
                                           pxNetworkBuffer->pxEndPoint );
                    xReturn = ( BaseType_t ) ulDNSHandlePacket( pxNetworkBuffer );
 8011462:	68f8      	ldr	r0, [r7, #12]
 8011464:	f7f7 f977 	bl	8008756 <ulDNSHandlePacket>
 8011468:	4603      	mov	r3, r0
 801146a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801146c:	e001      	b.n	8011472 <xProcessReceivedUDPPacket_IPv4+0x1c2>
                    xReturn = ( BaseType_t ) ulNBNSHandlePacket( pxNetworkBuffer );
                }
                else
            #endif /* ipconfigUSE_NBNS */
            {
                xReturn = pdFAIL;
 801146e:	2300      	movs	r3, #0
 8011470:	65fb      	str	r3, [r7, #92]	@ 0x5c
            }
        }
    } while( ipFALSE_BOOL );

    return xReturn;
 8011472:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 8011474:	4618      	mov	r0, r3
 8011476:	3764      	adds	r7, #100	@ 0x64
 8011478:	46bd      	mov	sp, r7
 801147a:	bd90      	pop	{r4, r7, pc}

0801147c <xNetworkBuffersInitialise>:
static SemaphoreHandle_t xNetworkBufferSemaphore = NULL;

/*-----------------------------------------------------------*/

BaseType_t xNetworkBuffersInitialise( void )
{
 801147c:	b580      	push	{r7, lr}
 801147e:	b084      	sub	sp, #16
 8011480:	af00      	add	r7, sp, #0
    BaseType_t xReturn;
    uint32_t x;

    /* Only initialise the buffers and their associated kernel objects if they
     * have not been initialised before. */
    if( xNetworkBufferSemaphore == NULL )
 8011482:	4b3a      	ldr	r3, [pc, #232]	@ (801156c <xNetworkBuffersInitialise+0xf0>)
 8011484:	681b      	ldr	r3, [r3, #0]
 8011486:	2b00      	cmp	r3, #0
 8011488:	d161      	bne.n	801154e <xNetworkBuffersInitialise+0xd2>
    {
        #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
        {
            static StaticSemaphore_t xNetworkBufferSemaphoreBuffer;
            xNetworkBufferSemaphore = xSemaphoreCreateCountingStatic(
 801148a:	4a39      	ldr	r2, [pc, #228]	@ (8011570 <xNetworkBuffersInitialise+0xf4>)
 801148c:	213c      	movs	r1, #60	@ 0x3c
 801148e:	203c      	movs	r0, #60	@ 0x3c
 8011490:	f002 fdb1 	bl	8013ff6 <xQueueCreateCountingSemaphoreStatic>
 8011494:	4603      	mov	r3, r0
 8011496:	4a35      	ldr	r2, [pc, #212]	@ (801156c <xNetworkBuffersInitialise+0xf0>)
 8011498:	6013      	str	r3, [r2, #0]
        {
            xNetworkBufferSemaphore = xSemaphoreCreateCounting( ipconfigNUM_NETWORK_BUFFER_DESCRIPTORS, ipconfigNUM_NETWORK_BUFFER_DESCRIPTORS );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        configASSERT( xNetworkBufferSemaphore != NULL );
 801149a:	4b34      	ldr	r3, [pc, #208]	@ (801156c <xNetworkBuffersInitialise+0xf0>)
 801149c:	681b      	ldr	r3, [r3, #0]
 801149e:	2b00      	cmp	r3, #0
 80114a0:	d10d      	bne.n	80114be <xNetworkBuffersInitialise+0x42>
	__asm volatile
 80114a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114a6:	b672      	cpsid	i
 80114a8:	f383 8811 	msr	BASEPRI, r3
 80114ac:	f3bf 8f6f 	isb	sy
 80114b0:	f3bf 8f4f 	dsb	sy
 80114b4:	b662      	cpsie	i
 80114b6:	607b      	str	r3, [r7, #4]
}
 80114b8:	bf00      	nop
 80114ba:	bf00      	nop
 80114bc:	e7fd      	b.n	80114ba <xNetworkBuffersInitialise+0x3e>

        if( xNetworkBufferSemaphore != NULL )
 80114be:	4b2b      	ldr	r3, [pc, #172]	@ (801156c <xNetworkBuffersInitialise+0xf0>)
 80114c0:	681b      	ldr	r3, [r3, #0]
 80114c2:	2b00      	cmp	r3, #0
 80114c4:	d043      	beq.n	801154e <xNetworkBuffersInitialise+0xd2>
        {
            #if ( configQUEUE_REGISTRY_SIZE > 0 )
            {
                vQueueAddToRegistry( xNetworkBufferSemaphore, "NetBufSem" );
 80114c6:	4b29      	ldr	r3, [pc, #164]	@ (801156c <xNetworkBuffersInitialise+0xf0>)
 80114c8:	681b      	ldr	r3, [r3, #0]
 80114ca:	492a      	ldr	r1, [pc, #168]	@ (8011574 <xNetworkBuffersInitialise+0xf8>)
 80114cc:	4618      	mov	r0, r3
 80114ce:	f003 fb13 	bl	8014af8 <vQueueAddToRegistry>
                vTraceSetQueueName( xNetworkEventQueue, "IPStackEvent" );
                vTraceSetQueueName( xNetworkBufferSemaphore, "NetworkBufferCount" );
            }
            #endif /*  ipconfigINCLUDE_EXAMPLE_FREERTOS_PLUS_TRACE_CALLS == 1 */

            vListInitialise( &xFreeBuffersList );
 80114d2:	4829      	ldr	r0, [pc, #164]	@ (8011578 <xNetworkBuffersInitialise+0xfc>)
 80114d4:	f002 fb8f 	bl	8013bf6 <vListInitialise>

            /* Initialise all the network buffers.  No storage is allocated to
             * the buffers yet. */
            for( x = 0U; x < ipconfigNUM_NETWORK_BUFFER_DESCRIPTORS; x++ )
 80114d8:	2300      	movs	r3, #0
 80114da:	60bb      	str	r3, [r7, #8]
 80114dc:	e031      	b.n	8011542 <xNetworkBuffersInitialise+0xc6>
            {
                /* Initialise and set the owner of the buffer list items. */
                xNetworkBufferDescriptors[ x ].pucEthernetBuffer = NULL;
 80114de:	4927      	ldr	r1, [pc, #156]	@ (801157c <xNetworkBuffersInitialise+0x100>)
 80114e0:	68ba      	ldr	r2, [r7, #8]
 80114e2:	4613      	mov	r3, r2
 80114e4:	00db      	lsls	r3, r3, #3
 80114e6:	1a9b      	subs	r3, r3, r2
 80114e8:	00db      	lsls	r3, r3, #3
 80114ea:	440b      	add	r3, r1
 80114ec:	3324      	adds	r3, #36	@ 0x24
 80114ee:	2200      	movs	r2, #0
 80114f0:	601a      	str	r2, [r3, #0]
                vListInitialiseItem( &( xNetworkBufferDescriptors[ x ].xBufferListItem ) );
 80114f2:	68ba      	ldr	r2, [r7, #8]
 80114f4:	4613      	mov	r3, r2
 80114f6:	00db      	lsls	r3, r3, #3
 80114f8:	1a9b      	subs	r3, r3, r2
 80114fa:	00db      	lsls	r3, r3, #3
 80114fc:	4a1f      	ldr	r2, [pc, #124]	@ (801157c <xNetworkBuffersInitialise+0x100>)
 80114fe:	4413      	add	r3, r2
 8011500:	4618      	mov	r0, r3
 8011502:	f002 fb98 	bl	8013c36 <vListInitialiseItem>
                listSET_LIST_ITEM_OWNER( &( xNetworkBufferDescriptors[ x ].xBufferListItem ), &xNetworkBufferDescriptors[ x ] );
 8011506:	68ba      	ldr	r2, [r7, #8]
 8011508:	4613      	mov	r3, r2
 801150a:	00db      	lsls	r3, r3, #3
 801150c:	1a9b      	subs	r3, r3, r2
 801150e:	00db      	lsls	r3, r3, #3
 8011510:	4a1a      	ldr	r2, [pc, #104]	@ (801157c <xNetworkBuffersInitialise+0x100>)
 8011512:	1899      	adds	r1, r3, r2
 8011514:	4819      	ldr	r0, [pc, #100]	@ (801157c <xNetworkBuffersInitialise+0x100>)
 8011516:	68ba      	ldr	r2, [r7, #8]
 8011518:	4613      	mov	r3, r2
 801151a:	00db      	lsls	r3, r3, #3
 801151c:	1a9b      	subs	r3, r3, r2
 801151e:	00db      	lsls	r3, r3, #3
 8011520:	4403      	add	r3, r0
 8011522:	330c      	adds	r3, #12
 8011524:	6019      	str	r1, [r3, #0]

                /* Currently, all buffers are available for use. */
                vListInsert( &xFreeBuffersList, &( xNetworkBufferDescriptors[ x ].xBufferListItem ) );
 8011526:	68ba      	ldr	r2, [r7, #8]
 8011528:	4613      	mov	r3, r2
 801152a:	00db      	lsls	r3, r3, #3
 801152c:	1a9b      	subs	r3, r3, r2
 801152e:	00db      	lsls	r3, r3, #3
 8011530:	4a12      	ldr	r2, [pc, #72]	@ (801157c <xNetworkBuffersInitialise+0x100>)
 8011532:	4413      	add	r3, r2
 8011534:	4619      	mov	r1, r3
 8011536:	4810      	ldr	r0, [pc, #64]	@ (8011578 <xNetworkBuffersInitialise+0xfc>)
 8011538:	f002 fbae 	bl	8013c98 <vListInsert>
            for( x = 0U; x < ipconfigNUM_NETWORK_BUFFER_DESCRIPTORS; x++ )
 801153c:	68bb      	ldr	r3, [r7, #8]
 801153e:	3301      	adds	r3, #1
 8011540:	60bb      	str	r3, [r7, #8]
 8011542:	68bb      	ldr	r3, [r7, #8]
 8011544:	2b3b      	cmp	r3, #59	@ 0x3b
 8011546:	d9ca      	bls.n	80114de <xNetworkBuffersInitialise+0x62>
            }

            uxMinimumFreeNetworkBuffers = ipconfigNUM_NETWORK_BUFFER_DESCRIPTORS;
 8011548:	4b0d      	ldr	r3, [pc, #52]	@ (8011580 <xNetworkBuffersInitialise+0x104>)
 801154a:	223c      	movs	r2, #60	@ 0x3c
 801154c:	601a      	str	r2, [r3, #0]
        }
    }

    if( xNetworkBufferSemaphore == NULL )
 801154e:	4b07      	ldr	r3, [pc, #28]	@ (801156c <xNetworkBuffersInitialise+0xf0>)
 8011550:	681b      	ldr	r3, [r3, #0]
 8011552:	2b00      	cmp	r3, #0
 8011554:	d102      	bne.n	801155c <xNetworkBuffersInitialise+0xe0>
    {
        xReturn = pdFAIL;
 8011556:	2300      	movs	r3, #0
 8011558:	60fb      	str	r3, [r7, #12]
 801155a:	e001      	b.n	8011560 <xNetworkBuffersInitialise+0xe4>
    }
    else
    {
        xReturn = pdPASS;
 801155c:	2301      	movs	r3, #1
 801155e:	60fb      	str	r3, [r7, #12]
    }

    return xReturn;
 8011560:	68fb      	ldr	r3, [r7, #12]
}
 8011562:	4618      	mov	r0, r3
 8011564:	3710      	adds	r7, #16
 8011566:	46bd      	mov	sp, r7
 8011568:	bd80      	pop	{r7, pc}
 801156a:	bf00      	nop
 801156c:	200026f0 	.word	0x200026f0
 8011570:	200026f4 	.word	0x200026f4
 8011574:	080187e4 	.word	0x080187e4
 8011578:	200026d8 	.word	0x200026d8
 801157c:	20002744 	.word	0x20002744
 8011580:	200026ec 	.word	0x200026ec

08011584 <vReleaseNetworkBuffer>:
    return pucEthernetBuffer;
}
/*-----------------------------------------------------------*/

void vReleaseNetworkBuffer( uint8_t * pucEthernetBuffer )
{
 8011584:	b580      	push	{r7, lr}
 8011586:	b084      	sub	sp, #16
 8011588:	af00      	add	r7, sp, #0
 801158a:	6078      	str	r0, [r7, #4]
    uint8_t * pucEthernetBufferCopy = pucEthernetBuffer;
 801158c:	687b      	ldr	r3, [r7, #4]
 801158e:	60fb      	str	r3, [r7, #12]

    /* There is space before the Ethernet buffer in which a pointer to the
     * network buffer that references this Ethernet buffer is stored.  Remove the
     * space before freeing the buffer. */
    if( pucEthernetBufferCopy != NULL )
 8011590:	68fb      	ldr	r3, [r7, #12]
 8011592:	2b00      	cmp	r3, #0
 8011594:	d005      	beq.n	80115a2 <vReleaseNetworkBuffer+0x1e>
    {
        /* MISRA Ref 18.4.1 [Usage of +, -, += and -= operators on expression of pointer type]. */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-184. */
        /* coverity[misra_c_2012_rule_18_4_violation] */
        pucEthernetBufferCopy -= ipBUFFER_PADDING;
 8011596:	68fb      	ldr	r3, [r7, #12]
 8011598:	3b22      	subs	r3, #34	@ 0x22
 801159a:	60fb      	str	r3, [r7, #12]
        vPortFree( ( void * ) pucEthernetBufferCopy );
 801159c:	68f8      	ldr	r0, [r7, #12]
 801159e:	f005 fd19 	bl	8016fd4 <vPortFree>
    }
}
 80115a2:	bf00      	nop
 80115a4:	3710      	adds	r7, #16
 80115a6:	46bd      	mov	sp, r7
 80115a8:	bd80      	pop	{r7, pc}
	...

080115ac <pxGetNetworkBufferWithDescriptor>:
/*-----------------------------------------------------------*/

NetworkBufferDescriptor_t * pxGetNetworkBufferWithDescriptor( size_t xRequestedSizeBytes,
                                                              TickType_t xBlockTimeTicks )
{
 80115ac:	b580      	push	{r7, lr}
 80115ae:	b08a      	sub	sp, #40	@ 0x28
 80115b0:	af00      	add	r7, sp, #0
 80115b2:	6078      	str	r0, [r7, #4]
 80115b4:	6039      	str	r1, [r7, #0]
    NetworkBufferDescriptor_t * pxReturn = NULL;
 80115b6:	2300      	movs	r3, #0
 80115b8:	627b      	str	r3, [r7, #36]	@ 0x24
    size_t uxCount;
    size_t uxMaxAllowedBytes = ( SIZE_MAX >> 1 );
 80115ba:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80115be:	617b      	str	r3, [r7, #20]
    size_t xRequestedSizeBytesCopy = xRequestedSizeBytes;
 80115c0:	687b      	ldr	r3, [r7, #4]
 80115c2:	623b      	str	r3, [r7, #32]
    size_t xBytesRequiredForAlignment, xAllocatedBytes;
    BaseType_t xIntegerOverflowed = pdFALSE;
 80115c4:	2300      	movs	r3, #0
 80115c6:	61bb      	str	r3, [r7, #24]

    if( ( xRequestedSizeBytesCopy < ( size_t ) baMINIMAL_BUFFER_SIZE ) )
 80115c8:	6a3b      	ldr	r3, [r7, #32]
 80115ca:	2b45      	cmp	r3, #69	@ 0x45
 80115cc:	d801      	bhi.n	80115d2 <pxGetNetworkBufferWithDescriptor+0x26>
    {
        /* ARP packets can replace application packets, so the storage must be
         * at least large enough to hold an ARP. */
        xRequestedSizeBytesCopy = baMINIMAL_BUFFER_SIZE;
 80115ce:	2346      	movs	r3, #70	@ 0x46
 80115d0:	623b      	str	r3, [r7, #32]
    }

    /* Add 2 bytes to xRequestedSizeBytesCopy and round up xRequestedSizeBytesCopy
     * to the nearest multiple of N bytes, where N equals 'sizeof( size_t )'. */
    if( baADD_WILL_OVERFLOW( xRequestedSizeBytesCopy, 2U ) == pdFAIL )
 80115d2:	6a3b      	ldr	r3, [r7, #32]
 80115d4:	f113 0f03 	cmn.w	r3, #3
 80115d8:	d803      	bhi.n	80115e2 <pxGetNetworkBufferWithDescriptor+0x36>
    {
        xRequestedSizeBytesCopy += 2U;
 80115da:	6a3b      	ldr	r3, [r7, #32]
 80115dc:	3302      	adds	r3, #2
 80115de:	623b      	str	r3, [r7, #32]
 80115e0:	e001      	b.n	80115e6 <pxGetNetworkBufferWithDescriptor+0x3a>
    }
    else
    {
        xIntegerOverflowed = pdTRUE;
 80115e2:	2301      	movs	r3, #1
 80115e4:	61bb      	str	r3, [r7, #24]
    }

    if( ( xRequestedSizeBytesCopy & baALIGNMENT_MASK ) != 0U )
 80115e6:	6a3b      	ldr	r3, [r7, #32]
 80115e8:	f003 0303 	and.w	r3, r3, #3
 80115ec:	2b00      	cmp	r3, #0
 80115ee:	d011      	beq.n	8011614 <pxGetNetworkBufferWithDescriptor+0x68>
    {
        xBytesRequiredForAlignment = baALIGNMENT_BYTES - ( xRequestedSizeBytesCopy & baALIGNMENT_MASK );
 80115f0:	6a3b      	ldr	r3, [r7, #32]
 80115f2:	f003 0303 	and.w	r3, r3, #3
 80115f6:	f1c3 0304 	rsb	r3, r3, #4
 80115fa:	613b      	str	r3, [r7, #16]

        if( baADD_WILL_OVERFLOW( xRequestedSizeBytesCopy, xBytesRequiredForAlignment ) == pdFAIL )
 80115fc:	693b      	ldr	r3, [r7, #16]
 80115fe:	43db      	mvns	r3, r3
 8011600:	6a3a      	ldr	r2, [r7, #32]
 8011602:	429a      	cmp	r2, r3
 8011604:	d804      	bhi.n	8011610 <pxGetNetworkBufferWithDescriptor+0x64>
        {
            xRequestedSizeBytesCopy += xBytesRequiredForAlignment;
 8011606:	6a3a      	ldr	r2, [r7, #32]
 8011608:	693b      	ldr	r3, [r7, #16]
 801160a:	4413      	add	r3, r2
 801160c:	623b      	str	r3, [r7, #32]
 801160e:	e001      	b.n	8011614 <pxGetNetworkBufferWithDescriptor+0x68>
        }
        else
        {
            xIntegerOverflowed = pdTRUE;
 8011610:	2301      	movs	r3, #1
 8011612:	61bb      	str	r3, [r7, #24]
        }
    }

    if( baADD_WILL_OVERFLOW( xRequestedSizeBytesCopy, ipBUFFER_PADDING ) == pdFAIL )
 8011614:	6a3b      	ldr	r3, [r7, #32]
 8011616:	f113 0f23 	cmn.w	r3, #35	@ 0x23
 801161a:	d803      	bhi.n	8011624 <pxGetNetworkBufferWithDescriptor+0x78>
    {
        xAllocatedBytes = xRequestedSizeBytesCopy + ipBUFFER_PADDING;
 801161c:	6a3b      	ldr	r3, [r7, #32]
 801161e:	3322      	adds	r3, #34	@ 0x22
 8011620:	61fb      	str	r3, [r7, #28]
 8011622:	e001      	b.n	8011628 <pxGetNetworkBufferWithDescriptor+0x7c>
    }
    else
    {
        xIntegerOverflowed = pdTRUE;
 8011624:	2301      	movs	r3, #1
 8011626:	61bb      	str	r3, [r7, #24]
    }

    if( ( xIntegerOverflowed == pdFALSE ) && ( xAllocatedBytes <= uxMaxAllowedBytes ) && ( xNetworkBufferSemaphore != NULL ) )
 8011628:	69bb      	ldr	r3, [r7, #24]
 801162a:	2b00      	cmp	r3, #0
 801162c:	d15f      	bne.n	80116ee <pxGetNetworkBufferWithDescriptor+0x142>
 801162e:	69fa      	ldr	r2, [r7, #28]
 8011630:	697b      	ldr	r3, [r7, #20]
 8011632:	429a      	cmp	r2, r3
 8011634:	d85b      	bhi.n	80116ee <pxGetNetworkBufferWithDescriptor+0x142>
 8011636:	4b30      	ldr	r3, [pc, #192]	@ (80116f8 <pxGetNetworkBufferWithDescriptor+0x14c>)
 8011638:	681b      	ldr	r3, [r3, #0]
 801163a:	2b00      	cmp	r3, #0
 801163c:	d057      	beq.n	80116ee <pxGetNetworkBufferWithDescriptor+0x142>
    {
        /* If there is a semaphore available, there is a network buffer available. */
        if( xSemaphoreTake( xNetworkBufferSemaphore, xBlockTimeTicks ) == pdPASS )
 801163e:	4b2e      	ldr	r3, [pc, #184]	@ (80116f8 <pxGetNetworkBufferWithDescriptor+0x14c>)
 8011640:	681b      	ldr	r3, [r3, #0]
 8011642:	6839      	ldr	r1, [r7, #0]
 8011644:	4618      	mov	r0, r3
 8011646:	f002 ffa9 	bl	801459c <xQueueSemaphoreTake>
 801164a:	4603      	mov	r3, r0
 801164c:	2b01      	cmp	r3, #1
 801164e:	d14e      	bne.n	80116ee <pxGetNetworkBufferWithDescriptor+0x142>
        {
            /* Protect the structure as it is accessed from tasks and interrupts. */
            taskENTER_CRITICAL();
 8011650:	f005 fac4 	bl	8016bdc <vPortEnterCritical>
            {
                pxReturn = ( NetworkBufferDescriptor_t * ) listGET_OWNER_OF_HEAD_ENTRY( &xFreeBuffersList );
 8011654:	4b29      	ldr	r3, [pc, #164]	@ (80116fc <pxGetNetworkBufferWithDescriptor+0x150>)
 8011656:	68db      	ldr	r3, [r3, #12]
 8011658:	68db      	ldr	r3, [r3, #12]
 801165a:	627b      	str	r3, [r7, #36]	@ 0x24
                ( void ) uxListRemove( &( pxReturn->xBufferListItem ) );
 801165c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801165e:	4618      	mov	r0, r3
 8011660:	f002 fb53 	bl	8013d0a <uxListRemove>
            }
            taskEXIT_CRITICAL();
 8011664:	f005 faf0 	bl	8016c48 <vPortExitCritical>

            /* Reading UBaseType_t, no critical section needed. */
            uxCount = listCURRENT_LIST_LENGTH( &xFreeBuffersList );
 8011668:	4b24      	ldr	r3, [pc, #144]	@ (80116fc <pxGetNetworkBufferWithDescriptor+0x150>)
 801166a:	681b      	ldr	r3, [r3, #0]
 801166c:	60fb      	str	r3, [r7, #12]

            if( uxMinimumFreeNetworkBuffers > uxCount )
 801166e:	4b24      	ldr	r3, [pc, #144]	@ (8011700 <pxGetNetworkBufferWithDescriptor+0x154>)
 8011670:	681b      	ldr	r3, [r3, #0]
 8011672:	68fa      	ldr	r2, [r7, #12]
 8011674:	429a      	cmp	r2, r3
 8011676:	d202      	bcs.n	801167e <pxGetNetworkBufferWithDescriptor+0xd2>
            {
                uxMinimumFreeNetworkBuffers = uxCount;
 8011678:	4a21      	ldr	r2, [pc, #132]	@ (8011700 <pxGetNetworkBufferWithDescriptor+0x154>)
 801167a:	68fb      	ldr	r3, [r7, #12]
 801167c:	6013      	str	r3, [r2, #0]
            }

            /* Allocate storage of exactly the requested size to the buffer. */
            configASSERT( pxReturn->pucEthernetBuffer == NULL );
 801167e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011682:	2b00      	cmp	r3, #0
 8011684:	d00d      	beq.n	80116a2 <pxGetNetworkBufferWithDescriptor+0xf6>
	__asm volatile
 8011686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801168a:	b672      	cpsid	i
 801168c:	f383 8811 	msr	BASEPRI, r3
 8011690:	f3bf 8f6f 	isb	sy
 8011694:	f3bf 8f4f 	dsb	sy
 8011698:	b662      	cpsie	i
 801169a:	60bb      	str	r3, [r7, #8]
}
 801169c:	bf00      	nop
 801169e:	bf00      	nop
 80116a0:	e7fd      	b.n	801169e <pxGetNetworkBufferWithDescriptor+0xf2>

            if( xRequestedSizeBytesCopy > 0U )
 80116a2:	6a3b      	ldr	r3, [r7, #32]
 80116a4:	2b00      	cmp	r3, #0
 80116a6:	d022      	beq.n	80116ee <pxGetNetworkBufferWithDescriptor+0x142>
            {
                /* Extra space is obtained so a pointer to the network buffer can
                 * be stored at the beginning of the buffer. */
                pxReturn->pucEthernetBuffer = ( uint8_t * ) pvPortMalloc( xAllocatedBytes );
 80116a8:	69f8      	ldr	r0, [r7, #28]
 80116aa:	f005 fbc5 	bl	8016e38 <pvPortMalloc>
 80116ae:	4602      	mov	r2, r0
 80116b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116b2:	625a      	str	r2, [r3, #36]	@ 0x24

                if( pxReturn->pucEthernetBuffer == NULL )
 80116b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80116b8:	2b00      	cmp	r3, #0
 80116ba:	d105      	bne.n	80116c8 <pxGetNetworkBufferWithDescriptor+0x11c>
                {
                    /* The attempt to allocate storage for the buffer payload failed,
                     * so the network buffer structure cannot be used and must be
                     * released. */
                    vReleaseNetworkBufferAndDescriptor( pxReturn );
 80116bc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80116be:	f000 f821 	bl	8011704 <vReleaseNetworkBufferAndDescriptor>
                    pxReturn = NULL;
 80116c2:	2300      	movs	r3, #0
 80116c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80116c6:	e012      	b.n	80116ee <pxGetNetworkBufferWithDescriptor+0x142>
                     * stored pointer so the pointer value is not overwritten by the
                     * application when the buffer is used. */
                    /* MISRA Ref 11.3.1 [Misaligned access] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                    /* coverity[misra_c_2012_rule_11_3_violation] */
                    *( ( NetworkBufferDescriptor_t ** ) ( pxReturn->pucEthernetBuffer ) ) = pxReturn;
 80116c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80116cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80116ce:	601a      	str	r2, [r3, #0]

                    /* MISRA Ref 18.4.1 [Usage of +, -, += and -= operators on expression of pointer type]. */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-184. */
                    /* coverity[misra_c_2012_rule_18_4_violation] */
                    pxReturn->pucEthernetBuffer += ipBUFFER_PADDING;
 80116d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80116d4:	f103 0222 	add.w	r2, r3, #34	@ 0x22
 80116d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116da:	625a      	str	r2, [r3, #36]	@ 0x24

                    /* Store the actual size of the allocated buffer, which may be
                     * greater than the original requested size. */
                    pxReturn->xDataLength = xRequestedSizeBytesCopy;
 80116dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116de:	6a3a      	ldr	r2, [r7, #32]
 80116e0:	629a      	str	r2, [r3, #40]	@ 0x28
                    pxReturn->pxInterface = NULL;
 80116e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116e4:	2200      	movs	r2, #0
 80116e6:	62da      	str	r2, [r3, #44]	@ 0x2c
                    pxReturn->pxEndPoint = NULL;
 80116e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116ea:	2200      	movs	r2, #0
 80116ec:	631a      	str	r2, [r3, #48]	@ 0x30
    {
        /* No action. */
        iptraceNETWORK_BUFFER_OBTAINED( pxReturn );
    }

    return pxReturn;
 80116ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80116f0:	4618      	mov	r0, r3
 80116f2:	3728      	adds	r7, #40	@ 0x28
 80116f4:	46bd      	mov	sp, r7
 80116f6:	bd80      	pop	{r7, pc}
 80116f8:	200026f0 	.word	0x200026f0
 80116fc:	200026d8 	.word	0x200026d8
 8011700:	200026ec 	.word	0x200026ec

08011704 <vReleaseNetworkBufferAndDescriptor>:
/*-----------------------------------------------------------*/

void vReleaseNetworkBufferAndDescriptor( NetworkBufferDescriptor_t * const pxNetworkBuffer )
{
 8011704:	b580      	push	{r7, lr}
 8011706:	b084      	sub	sp, #16
 8011708:	af00      	add	r7, sp, #0
 801170a:	6078      	str	r0, [r7, #4]
    /* Ensure the buffer is returned to the list of free buffers before the
    * counting semaphore is 'given' to say a buffer is available.  Release the
    * storage allocated to the buffer payload.  THIS FILE SHOULD NOT BE USED
    * IF THE PROJECT INCLUDES A MEMORY ALLOCATOR THAT WILL FRAGMENT THE HEAP
    * MEMORY.  For example, heap_2 must not be used, heap_4 can be used. */
    vReleaseNetworkBuffer( pxNetworkBuffer->pucEthernetBuffer );
 801170c:	687b      	ldr	r3, [r7, #4]
 801170e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011710:	4618      	mov	r0, r3
 8011712:	f7ff ff37 	bl	8011584 <vReleaseNetworkBuffer>
    pxNetworkBuffer->pucEthernetBuffer = NULL;
 8011716:	687b      	ldr	r3, [r7, #4]
 8011718:	2200      	movs	r2, #0
 801171a:	625a      	str	r2, [r3, #36]	@ 0x24
    pxNetworkBuffer->xDataLength = 0U;
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	2200      	movs	r2, #0
 8011720:	629a      	str	r2, [r3, #40]	@ 0x28

    taskENTER_CRITICAL();
 8011722:	f005 fa5b 	bl	8016bdc <vPortEnterCritical>
    {
        xListItemAlreadyInFreeList = listIS_CONTAINED_WITHIN( &xFreeBuffersList, &( pxNetworkBuffer->xBufferListItem ) );
 8011726:	687b      	ldr	r3, [r7, #4]
 8011728:	691b      	ldr	r3, [r3, #16]
 801172a:	4a0f      	ldr	r2, [pc, #60]	@ (8011768 <vReleaseNetworkBufferAndDescriptor+0x64>)
 801172c:	4293      	cmp	r3, r2
 801172e:	d101      	bne.n	8011734 <vReleaseNetworkBufferAndDescriptor+0x30>
 8011730:	2301      	movs	r3, #1
 8011732:	e000      	b.n	8011736 <vReleaseNetworkBufferAndDescriptor+0x32>
 8011734:	2300      	movs	r3, #0
 8011736:	60fb      	str	r3, [r7, #12]

        if( xListItemAlreadyInFreeList == pdFALSE )
 8011738:	68fb      	ldr	r3, [r7, #12]
 801173a:	2b00      	cmp	r3, #0
 801173c:	d104      	bne.n	8011748 <vReleaseNetworkBufferAndDescriptor+0x44>
        {
            vListInsertEnd( &xFreeBuffersList, &( pxNetworkBuffer->xBufferListItem ) );
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	4619      	mov	r1, r3
 8011742:	4809      	ldr	r0, [pc, #36]	@ (8011768 <vReleaseNetworkBufferAndDescriptor+0x64>)
 8011744:	f002 fa84 	bl	8013c50 <vListInsertEnd>
        }
    }
    taskEXIT_CRITICAL();
 8011748:	f005 fa7e 	bl	8016c48 <vPortExitCritical>

    /*
     * Update the network state machine, unless the program fails to release its 'xNetworkBufferSemaphore'.
     * The program should only try to release its semaphore if 'xListItemAlreadyInFreeList' is false.
     */
    if( xListItemAlreadyInFreeList == pdFALSE )
 801174c:	68fb      	ldr	r3, [r7, #12]
 801174e:	2b00      	cmp	r3, #0
 8011750:	d106      	bne.n	8011760 <vReleaseNetworkBufferAndDescriptor+0x5c>
    {
        if( xSemaphoreGive( xNetworkBufferSemaphore ) == pdTRUE )
 8011752:	4b06      	ldr	r3, [pc, #24]	@ (801176c <vReleaseNetworkBufferAndDescriptor+0x68>)
 8011754:	6818      	ldr	r0, [r3, #0]
 8011756:	2300      	movs	r3, #0
 8011758:	2200      	movs	r2, #0
 801175a:	2100      	movs	r1, #0
 801175c:	f002 fc88 	bl	8014070 <xQueueGenericSend>
    else
    {
        /* No action. */
        iptraceNETWORK_BUFFER_RELEASED( pxNetworkBuffer );
    }
}
 8011760:	bf00      	nop
 8011762:	3710      	adds	r7, #16
 8011764:	46bd      	mov	sp, r7
 8011766:	bd80      	pop	{r7, pc}
 8011768:	200026d8 	.word	0x200026d8
 801176c:	200026f0 	.word	0x200026f0

08011770 <uxGetNumberOfFreeNetworkBuffers>:

/*
 * Returns the number of free network buffers
 */
UBaseType_t uxGetNumberOfFreeNetworkBuffers( void )
{
 8011770:	b480      	push	{r7}
 8011772:	af00      	add	r7, sp, #0
    return listCURRENT_LIST_LENGTH( &xFreeBuffersList );
 8011774:	4b03      	ldr	r3, [pc, #12]	@ (8011784 <uxGetNumberOfFreeNetworkBuffers+0x14>)
 8011776:	681b      	ldr	r3, [r3, #0]
}
 8011778:	4618      	mov	r0, r3
 801177a:	46bd      	mov	sp, r7
 801177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011780:	4770      	bx	lr
 8011782:	bf00      	nop
 8011784:	200026d8 	.word	0x200026d8

08011788 <uxGetMinimumFreeNetworkBuffers>:
/*-----------------------------------------------------------*/

UBaseType_t uxGetMinimumFreeNetworkBuffers( void )
{
 8011788:	b480      	push	{r7}
 801178a:	af00      	add	r7, sp, #0
    return uxMinimumFreeNetworkBuffers;
 801178c:	4b03      	ldr	r3, [pc, #12]	@ (801179c <uxGetMinimumFreeNetworkBuffers+0x14>)
 801178e:	681b      	ldr	r3, [r3, #0]
}
 8011790:	4618      	mov	r0, r3
 8011792:	46bd      	mov	sp, r7
 8011794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011798:	4770      	bx	lr
 801179a:	bf00      	nop
 801179c:	200026ec 	.word	0x200026ec

080117a0 <xHas_1F_PHYSPCS>:
/* Send a reset command to a set of PHY-ports. */
static uint32_t xPhyReset( EthernetPhy_t * pxPhyObject,
                           uint32_t ulPhyMask );

static BaseType_t xHas_1F_PHYSPCS( uint32_t ulPhyID )
{
 80117a0:	b480      	push	{r7}
 80117a2:	b085      	sub	sp, #20
 80117a4:	af00      	add	r7, sp, #0
 80117a6:	6078      	str	r0, [r7, #4]
    BaseType_t xResult = pdFALSE;
 80117a8:	2300      	movs	r3, #0
 80117aa:	60fb      	str	r3, [r7, #12]

    switch( ulPhyID )
 80117ac:	687b      	ldr	r3, [r7, #4]
 80117ae:	4a11      	ldr	r2, [pc, #68]	@ (80117f4 <xHas_1F_PHYSPCS+0x54>)
 80117b0:	4293      	cmp	r3, r2
 80117b2:	d016      	beq.n	80117e2 <xHas_1F_PHYSPCS+0x42>
 80117b4:	687b      	ldr	r3, [r7, #4]
 80117b6:	4a0f      	ldr	r2, [pc, #60]	@ (80117f4 <xHas_1F_PHYSPCS+0x54>)
 80117b8:	4293      	cmp	r3, r2
 80117ba:	d80f      	bhi.n	80117dc <xHas_1F_PHYSPCS+0x3c>
 80117bc:	687b      	ldr	r3, [r7, #4]
 80117be:	4a0e      	ldr	r2, [pc, #56]	@ (80117f8 <xHas_1F_PHYSPCS+0x58>)
 80117c0:	4293      	cmp	r3, r2
 80117c2:	d00e      	beq.n	80117e2 <xHas_1F_PHYSPCS+0x42>
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	4a0c      	ldr	r2, [pc, #48]	@ (80117f8 <xHas_1F_PHYSPCS+0x58>)
 80117c8:	4293      	cmp	r3, r2
 80117ca:	d807      	bhi.n	80117dc <xHas_1F_PHYSPCS+0x3c>
 80117cc:	687b      	ldr	r3, [r7, #4]
 80117ce:	4a0b      	ldr	r2, [pc, #44]	@ (80117fc <xHas_1F_PHYSPCS+0x5c>)
 80117d0:	4293      	cmp	r3, r2
 80117d2:	d006      	beq.n	80117e2 <xHas_1F_PHYSPCS+0x42>
 80117d4:	687b      	ldr	r3, [r7, #4]
 80117d6:	4a0a      	ldr	r2, [pc, #40]	@ (8011800 <xHas_1F_PHYSPCS+0x60>)
 80117d8:	4293      	cmp	r3, r2
 80117da:	d002      	beq.n	80117e2 <xHas_1F_PHYSPCS+0x42>
        case PHY_ID_KSZ8081MNXIA:

        case PHY_ID_KSZ8863:
        default:
            /* Most PHY's have a 1F_PHYSPCS */
            xResult = pdTRUE;
 80117dc:	2301      	movs	r3, #1
 80117de:	60fb      	str	r3, [r7, #12]
            break;
 80117e0:	e000      	b.n	80117e4 <xHas_1F_PHYSPCS+0x44>
        case PHY_ID_DP83848I:
        case PHY_ID_DP83TC811S:
        case PHY_ID_TM4C129X:
        case PHY_ID_MV88E6071:
            /* Has no 0x1F register "PHY Special Control Status". */
            break;
 80117e2:	bf00      	nop
    }

    return xResult;
 80117e4:	68fb      	ldr	r3, [r7, #12]
}
 80117e6:	4618      	mov	r0, r3
 80117e8:	3714      	adds	r7, #20
 80117ea:	46bd      	mov	sp, r7
 80117ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117f0:	4770      	bx	lr
 80117f2:	bf00      	nop
 80117f4:	ff000710 	.word	0xff000710
 80117f8:	2000a250 	.word	0x2000a250
 80117fc:	20005c90 	.word	0x20005c90
 8011800:	2000a221 	.word	0x2000a221

08011804 <xHas_19_PHYCR>:
/*-----------------------------------------------------------*/

static BaseType_t xHas_19_PHYCR( uint32_t ulPhyID )
{
 8011804:	b480      	push	{r7}
 8011806:	b085      	sub	sp, #20
 8011808:	af00      	add	r7, sp, #0
 801180a:	6078      	str	r0, [r7, #4]
    BaseType_t xResult = pdFALSE;
 801180c:	2300      	movs	r3, #0
 801180e:	60fb      	str	r3, [r7, #12]

    switch( ulPhyID )
 8011810:	687b      	ldr	r3, [r7, #4]
 8011812:	4a0d      	ldr	r2, [pc, #52]	@ (8011848 <xHas_19_PHYCR+0x44>)
 8011814:	4293      	cmp	r3, r2
 8011816:	d00b      	beq.n	8011830 <xHas_19_PHYCR+0x2c>
 8011818:	687b      	ldr	r3, [r7, #4]
 801181a:	4a0b      	ldr	r2, [pc, #44]	@ (8011848 <xHas_19_PHYCR+0x44>)
 801181c:	4293      	cmp	r3, r2
 801181e:	d80a      	bhi.n	8011836 <xHas_19_PHYCR+0x32>
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	4a0a      	ldr	r2, [pc, #40]	@ (801184c <xHas_19_PHYCR+0x48>)
 8011824:	4293      	cmp	r3, r2
 8011826:	d003      	beq.n	8011830 <xHas_19_PHYCR+0x2c>
 8011828:	687b      	ldr	r3, [r7, #4]
 801182a:	4a09      	ldr	r2, [pc, #36]	@ (8011850 <xHas_19_PHYCR+0x4c>)
 801182c:	4293      	cmp	r3, r2
 801182e:	d102      	bne.n	8011836 <xHas_19_PHYCR+0x32>
    {
        case PHY_ID_LAN8742A:
        case PHY_ID_DP83848I:
        case PHY_ID_TM4C129X:
            xResult = pdTRUE;
 8011830:	2301      	movs	r3, #1
 8011832:	60fb      	str	r3, [r7, #12]
            break;
 8011834:	e000      	b.n	8011838 <xHas_19_PHYCR+0x34>

        case PHY_ID_MV88E6071: /* Marvell 88E6071 */
        default:
            /* Most PHY's do not have a 19_PHYCR */
            break;
 8011836:	bf00      	nop
    }

    return xResult;
 8011838:	68fb      	ldr	r3, [r7, #12]
}
 801183a:	4618      	mov	r0, r3
 801183c:	3714      	adds	r7, #20
 801183e:	46bd      	mov	sp, r7
 8011840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011844:	4770      	bx	lr
 8011846:	bf00      	nop
 8011848:	2000a221 	.word	0x2000a221
 801184c:	0007c130 	.word	0x0007c130
 8011850:	20005c90 	.word	0x20005c90

08011854 <vPhyInitialise>:

/* Initialise the struct and assign a PHY-read and -write function. */
void vPhyInitialise( EthernetPhy_t * pxPhyObject,
                     xApplicationPhyReadHook_t fnPhyRead,
                     xApplicationPhyWriteHook_t fnPhyWrite )
{
 8011854:	b580      	push	{r7, lr}
 8011856:	b084      	sub	sp, #16
 8011858:	af00      	add	r7, sp, #0
 801185a:	60f8      	str	r0, [r7, #12]
 801185c:	60b9      	str	r1, [r7, #8]
 801185e:	607a      	str	r2, [r7, #4]
    memset( ( void * ) pxPhyObject, 0, sizeof( *pxPhyObject ) );
 8011860:	2240      	movs	r2, #64	@ 0x40
 8011862:	2100      	movs	r1, #0
 8011864:	68f8      	ldr	r0, [r7, #12]
 8011866:	f005 fe74 	bl	8017552 <memset>

    pxPhyObject->fnPhyRead = fnPhyRead;
 801186a:	68fb      	ldr	r3, [r7, #12]
 801186c:	68ba      	ldr	r2, [r7, #8]
 801186e:	601a      	str	r2, [r3, #0]
    pxPhyObject->fnPhyWrite = fnPhyWrite;
 8011870:	68fb      	ldr	r3, [r7, #12]
 8011872:	687a      	ldr	r2, [r7, #4]
 8011874:	605a      	str	r2, [r3, #4]
}
 8011876:	bf00      	nop
 8011878:	3710      	adds	r7, #16
 801187a:	46bd      	mov	sp, r7
 801187c:	bd80      	pop	{r7, pc}

0801187e <xPhyDiscover>:
/*-----------------------------------------------------------*/

/* Discover all PHY's connected by polling 32 indexes ( zero-based ) */
BaseType_t xPhyDiscover( EthernetPhy_t * pxPhyObject )
{
 801187e:	b580      	push	{r7, lr}
 8011880:	b086      	sub	sp, #24
 8011882:	af00      	add	r7, sp, #0
 8011884:	6078      	str	r0, [r7, #4]
    BaseType_t xPhyAddress;

    pxPhyObject->xPortCount = 0;
 8011886:	687b      	ldr	r3, [r7, #4]
 8011888:	2200      	movs	r2, #0
 801188a:	629a      	str	r2, [r3, #40]	@ 0x28

    for( xPhyAddress = phyMIN_PHY_ADDRESS; xPhyAddress <= phyMAX_PHY_ADDRESS; xPhyAddress++ )
 801188c:	2300      	movs	r3, #0
 801188e:	617b      	str	r3, [r7, #20]
 8011890:	e03a      	b.n	8011908 <xPhyDiscover+0x8a>
    {
        uint32_t ulLowerID = 0U;
 8011892:	2300      	movs	r3, #0
 8011894:	60fb      	str	r3, [r7, #12]

        pxPhyObject->fnPhyRead( xPhyAddress, phyREG_03_PHYSID2, &ulLowerID );
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	681b      	ldr	r3, [r3, #0]
 801189a:	f107 020c 	add.w	r2, r7, #12
 801189e:	2103      	movs	r1, #3
 80118a0:	6978      	ldr	r0, [r7, #20]
 80118a2:	4798      	blx	r3

        /* A valid PHY id can not be all zeros or all ones. */
        if( ( ulLowerID != ( uint16_t ) ~0U ) && ( ulLowerID != ( uint16_t ) 0U ) )
 80118a4:	68fb      	ldr	r3, [r7, #12]
 80118a6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80118aa:	4293      	cmp	r3, r2
 80118ac:	d029      	beq.n	8011902 <xPhyDiscover+0x84>
 80118ae:	68fb      	ldr	r3, [r7, #12]
 80118b0:	2b00      	cmp	r3, #0
 80118b2:	d026      	beq.n	8011902 <xPhyDiscover+0x84>
        {
            uint32_t ulUpperID;
            uint32_t ulPhyID;

            pxPhyObject->fnPhyRead( xPhyAddress, phyREG_02_PHYSID1, &ulUpperID );
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	681b      	ldr	r3, [r3, #0]
 80118b8:	f107 0208 	add.w	r2, r7, #8
 80118bc:	2102      	movs	r1, #2
 80118be:	6978      	ldr	r0, [r7, #20]
 80118c0:	4798      	blx	r3
            ulPhyID = ( ( ( uint32_t ) ulUpperID ) << 16 ) | ( ulLowerID & 0xFFF0U );
 80118c2:	68bb      	ldr	r3, [r7, #8]
 80118c4:	041a      	lsls	r2, r3, #16
 80118c6:	68f9      	ldr	r1, [r7, #12]
 80118c8:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 80118cc:	400b      	ands	r3, r1
 80118ce:	4313      	orrs	r3, r2
 80118d0:	613b      	str	r3, [r7, #16]

            pxPhyObject->ucPhyIndexes[ pxPhyObject->xPortCount ] = ( uint8_t ) xPhyAddress;
 80118d2:	687b      	ldr	r3, [r7, #4]
 80118d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80118d6:	697a      	ldr	r2, [r7, #20]
 80118d8:	b2d1      	uxtb	r1, r2
 80118da:	687a      	ldr	r2, [r7, #4]
 80118dc:	4413      	add	r3, r2
 80118de:	460a      	mov	r2, r1
 80118e0:	761a      	strb	r2, [r3, #24]
            pxPhyObject->ulPhyIDs[ pxPhyObject->xPortCount ] = ulPhyID;
 80118e2:	687b      	ldr	r3, [r7, #4]
 80118e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80118e6:	687b      	ldr	r3, [r7, #4]
 80118e8:	3202      	adds	r2, #2
 80118ea:	6939      	ldr	r1, [r7, #16]
 80118ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

            pxPhyObject->xPortCount++;
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80118f4:	1c5a      	adds	r2, r3, #1
 80118f6:	687b      	ldr	r3, [r7, #4]
 80118f8:	629a      	str	r2, [r3, #40]	@ 0x28

            /* See if there is more storage space. */
            if( pxPhyObject->xPortCount == ipconfigPHY_MAX_PORTS )
 80118fa:	687b      	ldr	r3, [r7, #4]
 80118fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80118fe:	2b04      	cmp	r3, #4
 8011900:	d005      	beq.n	801190e <xPhyDiscover+0x90>
    for( xPhyAddress = phyMIN_PHY_ADDRESS; xPhyAddress <= phyMAX_PHY_ADDRESS; xPhyAddress++ )
 8011902:	697b      	ldr	r3, [r7, #20]
 8011904:	3301      	adds	r3, #1
 8011906:	617b      	str	r3, [r7, #20]
 8011908:	697b      	ldr	r3, [r7, #20]
 801190a:	2b1f      	cmp	r3, #31
 801190c:	ddc1      	ble.n	8011892 <xPhyDiscover+0x14>
    if( pxPhyObject->xPortCount > 0 )
    {
        FreeRTOS_printf( ( "PHY ID %X\n", ( unsigned int ) pxPhyObject->ulPhyIDs[ 0 ] ) );
    }

    return pxPhyObject->xPortCount;
 801190e:	687b      	ldr	r3, [r7, #4]
 8011910:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
}
 8011912:	4618      	mov	r0, r3
 8011914:	3718      	adds	r7, #24
 8011916:	46bd      	mov	sp, r7
 8011918:	bd80      	pop	{r7, pc}

0801191a <xPhyReset>:
/*-----------------------------------------------------------*/

/* Send a reset command to a set of PHY-ports. */
static uint32_t xPhyReset( EthernetPhy_t * pxPhyObject,
                           uint32_t ulPhyMask )
{
 801191a:	b580      	push	{r7, lr}
 801191c:	b08c      	sub	sp, #48	@ 0x30
 801191e:	af00      	add	r7, sp, #0
 8011920:	6078      	str	r0, [r7, #4]
 8011922:	6039      	str	r1, [r7, #0]
    TickType_t xRemainingTime;
    TimeOut_t xTimer;
    BaseType_t xPhyIndex;

    /* A bit-mask of PHY ports that are ready. */
    ulDoneMask = 0U;
 8011924:	2300      	movs	r3, #0
 8011926:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set the RESET bits high. */
    for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++ )
 8011928:	2300      	movs	r3, #0
 801192a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801192c:	e017      	b.n	801195e <xPhyReset+0x44>
    {
        BaseType_t xPhyAddress = pxPhyObject->ucPhyIndexes[ xPhyIndex ];
 801192e:	687a      	ldr	r2, [r7, #4]
 8011930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011932:	4413      	add	r3, r2
 8011934:	3318      	adds	r3, #24
 8011936:	781b      	ldrb	r3, [r3, #0]
 8011938:	61fb      	str	r3, [r7, #28]

        /* Read Control register. */
        pxPhyObject->fnPhyRead( xPhyAddress, phyREG_00_BMCR, &ulConfig );
 801193a:	687b      	ldr	r3, [r7, #4]
 801193c:	681b      	ldr	r3, [r3, #0]
 801193e:	f107 0218 	add.w	r2, r7, #24
 8011942:	2100      	movs	r1, #0
 8011944:	69f8      	ldr	r0, [r7, #28]
 8011946:	4798      	blx	r3
        pxPhyObject->fnPhyWrite( xPhyAddress, phyREG_00_BMCR, ulConfig | phyBMCR_RESET );
 8011948:	687b      	ldr	r3, [r7, #4]
 801194a:	685b      	ldr	r3, [r3, #4]
 801194c:	69ba      	ldr	r2, [r7, #24]
 801194e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8011952:	2100      	movs	r1, #0
 8011954:	69f8      	ldr	r0, [r7, #28]
 8011956:	4798      	blx	r3
    for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++ )
 8011958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801195a:	3301      	adds	r3, #1
 801195c:	62bb      	str	r3, [r7, #40]	@ 0x28
 801195e:	687b      	ldr	r3, [r7, #4]
 8011960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011962:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011964:	429a      	cmp	r2, r3
 8011966:	dbe2      	blt.n	801192e <xPhyReset+0x14>
    }

    xRemainingTime = ( TickType_t ) pdMS_TO_TICKS( phyPHY_MAX_RESET_TIME_MS );
 8011968:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801196c:	617b      	str	r3, [r7, #20]
    vTaskSetTimeOutState( &xTimer );
 801196e:	f107 030c 	add.w	r3, r7, #12
 8011972:	4618      	mov	r0, r3
 8011974:	f003 ff02 	bl	801577c <vTaskSetTimeOutState>

    /* The reset should last less than a second. */
    for( ; ; )
    {
        for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++ )
 8011978:	2300      	movs	r3, #0
 801197a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801197c:	e01b      	b.n	80119b6 <xPhyReset+0x9c>
        {
            BaseType_t xPhyAddress = pxPhyObject->ucPhyIndexes[ xPhyIndex ];
 801197e:	687a      	ldr	r2, [r7, #4]
 8011980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011982:	4413      	add	r3, r2
 8011984:	3318      	adds	r3, #24
 8011986:	781b      	ldrb	r3, [r3, #0]
 8011988:	623b      	str	r3, [r7, #32]

            pxPhyObject->fnPhyRead( xPhyAddress, phyREG_00_BMCR, &ulConfig );
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	681b      	ldr	r3, [r3, #0]
 801198e:	f107 0218 	add.w	r2, r7, #24
 8011992:	2100      	movs	r1, #0
 8011994:	6a38      	ldr	r0, [r7, #32]
 8011996:	4798      	blx	r3

            if( ( ulConfig & phyBMCR_RESET ) == 0 )
 8011998:	69bb      	ldr	r3, [r7, #24]
 801199a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801199e:	2b00      	cmp	r3, #0
 80119a0:	d106      	bne.n	80119b0 <xPhyReset+0x96>
            {
                FreeRTOS_printf( ( "xPhyReset: phyBMCR_RESET %d ready\n", ( int ) xPhyIndex ) );
                ulDoneMask |= ( 1U << xPhyIndex );
 80119a2:	2201      	movs	r2, #1
 80119a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80119a6:	fa02 f303 	lsl.w	r3, r2, r3
 80119aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80119ac:	4313      	orrs	r3, r2
 80119ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
        for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++ )
 80119b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80119b2:	3301      	adds	r3, #1
 80119b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80119b6:	687b      	ldr	r3, [r7, #4]
 80119b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80119ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80119bc:	429a      	cmp	r2, r3
 80119be:	dbde      	blt.n	801197e <xPhyReset+0x64>
            }
        }

        if( ulDoneMask == ulPhyMask )
 80119c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80119c2:	683b      	ldr	r3, [r7, #0]
 80119c4:	429a      	cmp	r2, r3
 80119c6:	d00e      	beq.n	80119e6 <xPhyReset+0xcc>
        {
            break;
        }

        if( xTaskCheckForTimeOut( &xTimer, &xRemainingTime ) != pdFALSE )
 80119c8:	f107 0214 	add.w	r2, r7, #20
 80119cc:	f107 030c 	add.w	r3, r7, #12
 80119d0:	4611      	mov	r1, r2
 80119d2:	4618      	mov	r0, r3
 80119d4:	f003 ff12 	bl	80157fc <xTaskCheckForTimeOut>
 80119d8:	4603      	mov	r3, r0
 80119da:	2b00      	cmp	r3, #0
 80119dc:	d105      	bne.n	80119ea <xPhyReset+0xd0>
            FreeRTOS_printf( ( "xPhyReset: phyBMCR_RESET timed out ( done 0x%02X )\n", ( unsigned int ) ulDoneMask ) );
            break;
        }

        /* Block for a while */
        vTaskDelay( pdMS_TO_TICKS( phySHORT_DELAY_MS ) );
 80119de:	2032      	movs	r0, #50	@ 0x32
 80119e0:	f003 fad8 	bl	8014f94 <vTaskDelay>
        for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++ )
 80119e4:	e7c8      	b.n	8011978 <xPhyReset+0x5e>
            break;
 80119e6:	bf00      	nop
 80119e8:	e000      	b.n	80119ec <xPhyReset+0xd2>
            break;
 80119ea:	bf00      	nop
    }

    /* Clear the reset bits. */
    for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++ )
 80119ec:	2300      	movs	r3, #0
 80119ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80119f0:	e01e      	b.n	8011a30 <xPhyReset+0x116>
    {
        if( ( ulDoneMask & ( 1U << xPhyIndex ) ) == 0U )
 80119f2:	2201      	movs	r2, #1
 80119f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80119f6:	409a      	lsls	r2, r3
 80119f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119fa:	4013      	ands	r3, r2
 80119fc:	2b00      	cmp	r3, #0
 80119fe:	d114      	bne.n	8011a2a <xPhyReset+0x110>
        {
            BaseType_t xPhyAddress = pxPhyObject->ucPhyIndexes[ xPhyIndex ];
 8011a00:	687a      	ldr	r2, [r7, #4]
 8011a02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a04:	4413      	add	r3, r2
 8011a06:	3318      	adds	r3, #24
 8011a08:	781b      	ldrb	r3, [r3, #0]
 8011a0a:	627b      	str	r3, [r7, #36]	@ 0x24

            /* The reset operation timed out, clear the bit manually. */
            pxPhyObject->fnPhyRead( xPhyAddress, phyREG_00_BMCR, &ulConfig );
 8011a0c:	687b      	ldr	r3, [r7, #4]
 8011a0e:	681b      	ldr	r3, [r3, #0]
 8011a10:	f107 0218 	add.w	r2, r7, #24
 8011a14:	2100      	movs	r1, #0
 8011a16:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011a18:	4798      	blx	r3
            pxPhyObject->fnPhyWrite( xPhyAddress, phyREG_00_BMCR, ulConfig & ~phyBMCR_RESET );
 8011a1a:	687b      	ldr	r3, [r7, #4]
 8011a1c:	685b      	ldr	r3, [r3, #4]
 8011a1e:	69ba      	ldr	r2, [r7, #24]
 8011a20:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8011a24:	2100      	movs	r1, #0
 8011a26:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011a28:	4798      	blx	r3
    for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++ )
 8011a2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a2c:	3301      	adds	r3, #1
 8011a2e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011a30:	687b      	ldr	r3, [r7, #4]
 8011a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011a34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011a36:	429a      	cmp	r2, r3
 8011a38:	dbdb      	blt.n	80119f2 <xPhyReset+0xd8>
        }
    }

    vTaskDelay( pdMS_TO_TICKS( phySHORT_DELAY_MS ) );
 8011a3a:	2032      	movs	r0, #50	@ 0x32
 8011a3c:	f003 faaa 	bl	8014f94 <vTaskDelay>

    return ulDoneMask;
 8011a40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8011a42:	4618      	mov	r0, r3
 8011a44:	3730      	adds	r7, #48	@ 0x30
 8011a46:	46bd      	mov	sp, r7
 8011a48:	bd80      	pop	{r7, pc}

08011a4a <xPhyConfigure>:
/*-----------------------------------------------------------*/

BaseType_t xPhyConfigure( EthernetPhy_t * pxPhyObject,
                          const PhyProperties_t * pxPhyProperties )
{
 8011a4a:	b580      	push	{r7, lr}
 8011a4c:	b088      	sub	sp, #32
 8011a4e:	af00      	add	r7, sp, #0
 8011a50:	6078      	str	r0, [r7, #4]
 8011a52:	6039      	str	r1, [r7, #0]
    uint32_t ulConfig, ulAdvertise;
    BaseType_t xPhyIndex;

    if( pxPhyObject->xPortCount < 1 )
 8011a54:	687b      	ldr	r3, [r7, #4]
 8011a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011a58:	2b00      	cmp	r3, #0
 8011a5a:	dc02      	bgt.n	8011a62 <xPhyConfigure+0x18>
    {
        FreeRTOS_printf( ( "xPhyConfigure: No PHY's detected.\n" ) );
        return -1;
 8011a5c:	f04f 33ff 	mov.w	r3, #4294967295
 8011a60:	e0e7      	b.n	8011c32 <xPhyConfigure+0x1e8>
    /* The expected ID for the 'LAN8742A'  is 0x0007c130. */
    /* The expected ID for the 'LAN8720'   is 0x0007c0f0. */
    /* The expected ID for the 'DP83848I'  is 0x20005C90. */

    /* Set advertise register. */
    if( ( pxPhyProperties->ucSpeed == ( uint8_t ) PHY_SPEED_AUTO ) && ( pxPhyProperties->ucDuplex == ( uint8_t ) PHY_DUPLEX_AUTO ) )
 8011a62:	683b      	ldr	r3, [r7, #0]
 8011a64:	781b      	ldrb	r3, [r3, #0]
 8011a66:	2b03      	cmp	r3, #3
 8011a68:	d107      	bne.n	8011a7a <xPhyConfigure+0x30>
 8011a6a:	683b      	ldr	r3, [r7, #0]
 8011a6c:	789b      	ldrb	r3, [r3, #2]
 8011a6e:	2b03      	cmp	r3, #3
 8011a70:	d103      	bne.n	8011a7a <xPhyConfigure+0x30>
    {
        ulAdvertise = phyADVERTISE_ALL;
 8011a72:	f240 13e1 	movw	r3, #481	@ 0x1e1
 8011a76:	61fb      	str	r3, [r7, #28]
 8011a78:	e044      	b.n	8011b04 <xPhyConfigure+0xba>
        /* Reset auto-negotiation capability. */
    }
    else
    {
        /* Always select protocol 802.3u. */
        ulAdvertise = phyADVERTISE_CSMA;
 8011a7a:	2301      	movs	r3, #1
 8011a7c:	61fb      	str	r3, [r7, #28]

        if( pxPhyProperties->ucSpeed == ( uint8_t ) PHY_SPEED_AUTO )
 8011a7e:	683b      	ldr	r3, [r7, #0]
 8011a80:	781b      	ldrb	r3, [r3, #0]
 8011a82:	2b03      	cmp	r3, #3
 8011a84:	d10d      	bne.n	8011aa2 <xPhyConfigure+0x58>
        {
            if( pxPhyProperties->ucDuplex == ( uint8_t ) PHY_DUPLEX_FULL )
 8011a86:	683b      	ldr	r3, [r7, #0]
 8011a88:	789b      	ldrb	r3, [r3, #2]
 8011a8a:	2b02      	cmp	r3, #2
 8011a8c:	d104      	bne.n	8011a98 <xPhyConfigure+0x4e>
            {
                ulAdvertise |= phyADVERTISE_10FULL | phyADVERTISE_100FULL;
 8011a8e:	69fb      	ldr	r3, [r7, #28]
 8011a90:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8011a94:	61fb      	str	r3, [r7, #28]
 8011a96:	e035      	b.n	8011b04 <xPhyConfigure+0xba>
            }
            else
            {
                ulAdvertise |= phyADVERTISE_10HALF | phyADVERTISE_100HALF;
 8011a98:	69fb      	ldr	r3, [r7, #28]
 8011a9a:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8011a9e:	61fb      	str	r3, [r7, #28]
 8011aa0:	e030      	b.n	8011b04 <xPhyConfigure+0xba>
            }
        }
        else if( pxPhyProperties->ucDuplex == ( uint8_t ) PHY_DUPLEX_AUTO )
 8011aa2:	683b      	ldr	r3, [r7, #0]
 8011aa4:	789b      	ldrb	r3, [r3, #2]
 8011aa6:	2b03      	cmp	r3, #3
 8011aa8:	d10d      	bne.n	8011ac6 <xPhyConfigure+0x7c>
        {
            if( pxPhyProperties->ucSpeed == ( uint8_t ) PHY_SPEED_10 )
 8011aaa:	683b      	ldr	r3, [r7, #0]
 8011aac:	781b      	ldrb	r3, [r3, #0]
 8011aae:	2b01      	cmp	r3, #1
 8011ab0:	d104      	bne.n	8011abc <xPhyConfigure+0x72>
            {
                ulAdvertise |= phyADVERTISE_10FULL | phyADVERTISE_10HALF;
 8011ab2:	69fb      	ldr	r3, [r7, #28]
 8011ab4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8011ab8:	61fb      	str	r3, [r7, #28]
 8011aba:	e023      	b.n	8011b04 <xPhyConfigure+0xba>
            }
            else
            {
                ulAdvertise |= phyADVERTISE_100FULL | phyADVERTISE_100HALF;
 8011abc:	69fb      	ldr	r3, [r7, #28]
 8011abe:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8011ac2:	61fb      	str	r3, [r7, #28]
 8011ac4:	e01e      	b.n	8011b04 <xPhyConfigure+0xba>
            }
        }
        else if( pxPhyProperties->ucSpeed == ( uint8_t ) PHY_SPEED_100 )
 8011ac6:	683b      	ldr	r3, [r7, #0]
 8011ac8:	781b      	ldrb	r3, [r3, #0]
 8011aca:	2b02      	cmp	r3, #2
 8011acc:	d10d      	bne.n	8011aea <xPhyConfigure+0xa0>
        {
            if( pxPhyProperties->ucDuplex == ( uint8_t ) PHY_DUPLEX_FULL )
 8011ace:	683b      	ldr	r3, [r7, #0]
 8011ad0:	789b      	ldrb	r3, [r3, #2]
 8011ad2:	2b02      	cmp	r3, #2
 8011ad4:	d104      	bne.n	8011ae0 <xPhyConfigure+0x96>
            {
                ulAdvertise |= phyADVERTISE_100FULL;
 8011ad6:	69fb      	ldr	r3, [r7, #28]
 8011ad8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011adc:	61fb      	str	r3, [r7, #28]
 8011ade:	e011      	b.n	8011b04 <xPhyConfigure+0xba>
            }
            else
            {
                ulAdvertise |= phyADVERTISE_100HALF;
 8011ae0:	69fb      	ldr	r3, [r7, #28]
 8011ae2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011ae6:	61fb      	str	r3, [r7, #28]
 8011ae8:	e00c      	b.n	8011b04 <xPhyConfigure+0xba>
            }
        }
        else
        {
            if( pxPhyProperties->ucDuplex == ( uint8_t ) PHY_DUPLEX_FULL )
 8011aea:	683b      	ldr	r3, [r7, #0]
 8011aec:	789b      	ldrb	r3, [r3, #2]
 8011aee:	2b02      	cmp	r3, #2
 8011af0:	d104      	bne.n	8011afc <xPhyConfigure+0xb2>
            {
                ulAdvertise |= phyADVERTISE_10FULL;
 8011af2:	69fb      	ldr	r3, [r7, #28]
 8011af4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011af8:	61fb      	str	r3, [r7, #28]
 8011afa:	e003      	b.n	8011b04 <xPhyConfigure+0xba>
            }
            else
            {
                ulAdvertise |= phyADVERTISE_10HALF;
 8011afc:	69fb      	ldr	r3, [r7, #28]
 8011afe:	f043 0320 	orr.w	r3, r3, #32
 8011b02:	61fb      	str	r3, [r7, #28]
            }
        }
    }

    /* Send a reset command to a set of PHY-ports. */
    xPhyReset( pxPhyObject, xPhyGetMask( pxPhyObject ) );
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011b08:	2201      	movs	r2, #1
 8011b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8011b0e:	3b01      	subs	r3, #1
 8011b10:	4619      	mov	r1, r3
 8011b12:	6878      	ldr	r0, [r7, #4]
 8011b14:	f7ff ff01 	bl	801191a <xPhyReset>

    for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++ )
 8011b18:	2300      	movs	r3, #0
 8011b1a:	61bb      	str	r3, [r7, #24]
 8011b1c:	e07a      	b.n	8011c14 <xPhyConfigure+0x1ca>
    {
        BaseType_t xPhyAddress = pxPhyObject->ucPhyIndexes[ xPhyIndex ];
 8011b1e:	687a      	ldr	r2, [r7, #4]
 8011b20:	69bb      	ldr	r3, [r7, #24]
 8011b22:	4413      	add	r3, r2
 8011b24:	3318      	adds	r3, #24
 8011b26:	781b      	ldrb	r3, [r3, #0]
 8011b28:	617b      	str	r3, [r7, #20]
        uint32_t ulPhyID = pxPhyObject->ulPhyIDs[ xPhyIndex ];
 8011b2a:	687b      	ldr	r3, [r7, #4]
 8011b2c:	69ba      	ldr	r2, [r7, #24]
 8011b2e:	3202      	adds	r2, #2
 8011b30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011b34:	613b      	str	r3, [r7, #16]

        /* Write advertise register. */
        pxPhyObject->fnPhyWrite( xPhyAddress, phyREG_04_ADVERTISE, ulAdvertise );
 8011b36:	687b      	ldr	r3, [r7, #4]
 8011b38:	685b      	ldr	r3, [r3, #4]
 8011b3a:	69fa      	ldr	r2, [r7, #28]
 8011b3c:	2104      	movs	r1, #4
 8011b3e:	6978      	ldr	r0, [r7, #20]
 8011b40:	4798      	blx	r3
         *        1           1           1        10BASE-T, Half/Full-Duplex
         *                                         100BASE-TX, Half/Full-Duplex
         */

        /* Read Control register. */
        pxPhyObject->fnPhyRead( xPhyAddress, phyREG_00_BMCR, &ulConfig );
 8011b42:	687b      	ldr	r3, [r7, #4]
 8011b44:	681b      	ldr	r3, [r3, #0]
 8011b46:	f107 020c 	add.w	r2, r7, #12
 8011b4a:	2100      	movs	r1, #0
 8011b4c:	6978      	ldr	r0, [r7, #20]
 8011b4e:	4798      	blx	r3

        ulConfig &= ~( phyBMCR_SPEED_100 | phyBMCR_FULL_DUPLEX );
 8011b50:	68fb      	ldr	r3, [r7, #12]
 8011b52:	f423 5304 	bic.w	r3, r3, #8448	@ 0x2100
 8011b56:	60fb      	str	r3, [r7, #12]

        ulConfig |= phyBMCR_AN_ENABLE;
 8011b58:	68fb      	ldr	r3, [r7, #12]
 8011b5a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8011b5e:	60fb      	str	r3, [r7, #12]

        if( ( pxPhyProperties->ucSpeed == ( uint8_t ) PHY_SPEED_100 ) || ( pxPhyProperties->ucSpeed == ( uint8_t ) PHY_SPEED_AUTO ) )
 8011b60:	683b      	ldr	r3, [r7, #0]
 8011b62:	781b      	ldrb	r3, [r3, #0]
 8011b64:	2b02      	cmp	r3, #2
 8011b66:	d003      	beq.n	8011b70 <xPhyConfigure+0x126>
 8011b68:	683b      	ldr	r3, [r7, #0]
 8011b6a:	781b      	ldrb	r3, [r3, #0]
 8011b6c:	2b03      	cmp	r3, #3
 8011b6e:	d104      	bne.n	8011b7a <xPhyConfigure+0x130>
        {
            ulConfig |= phyBMCR_SPEED_100;
 8011b70:	68fb      	ldr	r3, [r7, #12]
 8011b72:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8011b76:	60fb      	str	r3, [r7, #12]
 8011b78:	e007      	b.n	8011b8a <xPhyConfigure+0x140>
        }
        else if( pxPhyProperties->ucSpeed == ( uint8_t ) PHY_SPEED_10 )
 8011b7a:	683b      	ldr	r3, [r7, #0]
 8011b7c:	781b      	ldrb	r3, [r3, #0]
 8011b7e:	2b01      	cmp	r3, #1
 8011b80:	d103      	bne.n	8011b8a <xPhyConfigure+0x140>
        {
            ulConfig &= ~phyBMCR_SPEED_100;
 8011b82:	68fb      	ldr	r3, [r7, #12]
 8011b84:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8011b88:	60fb      	str	r3, [r7, #12]
        }

        if( ( pxPhyProperties->ucDuplex == ( uint8_t ) PHY_DUPLEX_FULL ) || ( pxPhyProperties->ucDuplex == ( uint8_t ) PHY_DUPLEX_AUTO ) )
 8011b8a:	683b      	ldr	r3, [r7, #0]
 8011b8c:	789b      	ldrb	r3, [r3, #2]
 8011b8e:	2b02      	cmp	r3, #2
 8011b90:	d003      	beq.n	8011b9a <xPhyConfigure+0x150>
 8011b92:	683b      	ldr	r3, [r7, #0]
 8011b94:	789b      	ldrb	r3, [r3, #2]
 8011b96:	2b03      	cmp	r3, #3
 8011b98:	d104      	bne.n	8011ba4 <xPhyConfigure+0x15a>
        {
            ulConfig |= phyBMCR_FULL_DUPLEX;
 8011b9a:	68fb      	ldr	r3, [r7, #12]
 8011b9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011ba0:	60fb      	str	r3, [r7, #12]
 8011ba2:	e007      	b.n	8011bb4 <xPhyConfigure+0x16a>
        }
        else if( pxPhyProperties->ucDuplex == ( uint8_t ) PHY_DUPLEX_HALF )
 8011ba4:	683b      	ldr	r3, [r7, #0]
 8011ba6:	789b      	ldrb	r3, [r3, #2]
 8011ba8:	2b01      	cmp	r3, #1
 8011baa:	d103      	bne.n	8011bb4 <xPhyConfigure+0x16a>
        {
            ulConfig &= ~phyBMCR_FULL_DUPLEX;
 8011bac:	68fb      	ldr	r3, [r7, #12]
 8011bae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011bb2:	60fb      	str	r3, [r7, #12]
        }

        if( xHas_19_PHYCR( ulPhyID ) )
 8011bb4:	6938      	ldr	r0, [r7, #16]
 8011bb6:	f7ff fe25 	bl	8011804 <xHas_19_PHYCR>
 8011bba:	4603      	mov	r3, r0
 8011bbc:	2b00      	cmp	r3, #0
 8011bbe:	d026      	beq.n	8011c0e <xPhyConfigure+0x1c4>
        {
            uint32_t ulPhyControl;
            /* Read PHY Control register. */
            pxPhyObject->fnPhyRead( xPhyAddress, phyREG_19_PHYCR, &ulPhyControl );
 8011bc0:	687b      	ldr	r3, [r7, #4]
 8011bc2:	681b      	ldr	r3, [r3, #0]
 8011bc4:	f107 0208 	add.w	r2, r7, #8
 8011bc8:	2119      	movs	r1, #25
 8011bca:	6978      	ldr	r0, [r7, #20]
 8011bcc:	4798      	blx	r3

            /* Clear bits which might get set: */
            ulPhyControl &= ~( PHYCR_MDIX_EN | PHYCR_MDIX_FORCE );
 8011bce:	68bb      	ldr	r3, [r7, #8]
 8011bd0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8011bd4:	60bb      	str	r3, [r7, #8]

            if( pxPhyProperties->ucMDI_X == PHY_MDIX_AUTO )
 8011bd6:	683b      	ldr	r3, [r7, #0]
 8011bd8:	785b      	ldrb	r3, [r3, #1]
 8011bda:	2b03      	cmp	r3, #3
 8011bdc:	d104      	bne.n	8011be8 <xPhyConfigure+0x19e>
            {
                ulPhyControl |= PHYCR_MDIX_EN;
 8011bde:	68bb      	ldr	r3, [r7, #8]
 8011be0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011be4:	60bb      	str	r3, [r7, #8]
 8011be6:	e00c      	b.n	8011c02 <xPhyConfigure+0x1b8>
            }
            else if( pxPhyProperties->ucMDI_X == PHY_MDIX_CROSSED )
 8011be8:	683b      	ldr	r3, [r7, #0]
 8011bea:	785b      	ldrb	r3, [r3, #1]
 8011bec:	2b02      	cmp	r3, #2
 8011bee:	d104      	bne.n	8011bfa <xPhyConfigure+0x1b0>
            {
                /* Force direct link = Use crossed RJ45 cable. */
                ulPhyControl &= ~PHYCR_MDIX_FORCE;
 8011bf0:	68bb      	ldr	r3, [r7, #8]
 8011bf2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011bf6:	60bb      	str	r3, [r7, #8]
 8011bf8:	e003      	b.n	8011c02 <xPhyConfigure+0x1b8>
            }
            else
            {
                /* Force crossed link = Use direct RJ45 cable. */
                ulPhyControl |= PHYCR_MDIX_FORCE;
 8011bfa:	68bb      	ldr	r3, [r7, #8]
 8011bfc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8011c00:	60bb      	str	r3, [r7, #8]
            }

            /* update PHY Control Register. */
            pxPhyObject->fnPhyWrite( xPhyAddress, phyREG_19_PHYCR, ulPhyControl );
 8011c02:	687b      	ldr	r3, [r7, #4]
 8011c04:	685b      	ldr	r3, [r3, #4]
 8011c06:	68ba      	ldr	r2, [r7, #8]
 8011c08:	2119      	movs	r1, #25
 8011c0a:	6978      	ldr	r0, [r7, #20]
 8011c0c:	4798      	blx	r3
    for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++ )
 8011c0e:	69bb      	ldr	r3, [r7, #24]
 8011c10:	3301      	adds	r3, #1
 8011c12:	61bb      	str	r3, [r7, #24]
 8011c14:	687b      	ldr	r3, [r7, #4]
 8011c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011c18:	69ba      	ldr	r2, [r7, #24]
 8011c1a:	429a      	cmp	r2, r3
 8011c1c:	f6ff af7f 	blt.w	8011b1e <xPhyConfigure+0xd4>

        FreeRTOS_printf( ( "+TCP: advertise: %04X config %04X\n", ( unsigned int ) ulAdvertise, ( unsigned int ) ulConfig ) );
    }

    /* Keep these values for later use. */
    pxPhyObject->ulBCRValue = ulConfig & ~phyBMCR_ISOLATE;
 8011c20:	68fb      	ldr	r3, [r7, #12]
 8011c22:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8011c26:	687b      	ldr	r3, [r7, #4]
 8011c28:	62da      	str	r2, [r3, #44]	@ 0x2c
    pxPhyObject->ulACRValue = ulAdvertise;
 8011c2a:	687b      	ldr	r3, [r7, #4]
 8011c2c:	69fa      	ldr	r2, [r7, #28]
 8011c2e:	631a      	str	r2, [r3, #48]	@ 0x30

    return 0;
 8011c30:	2300      	movs	r3, #0
}
 8011c32:	4618      	mov	r0, r3
 8011c34:	3720      	adds	r7, #32
 8011c36:	46bd      	mov	sp, r7
 8011c38:	bd80      	pop	{r7, pc}
	...

08011c3c <xPhyStartAutoNegotiation>:
/* xPhyStartAutoNegotiation() is the alternative xPhyFixedValue():
 * It sets the BMCR_AN_RESTART bit and waits for the auto-negotiation completion
 * ( phyBMSR_AN_COMPLETE ). */
BaseType_t xPhyStartAutoNegotiation( EthernetPhy_t * pxPhyObject,
                                     uint32_t ulPhyMask )
{
 8011c3c:	b580      	push	{r7, lr}
 8011c3e:	b092      	sub	sp, #72	@ 0x48
 8011c40:	af00      	add	r7, sp, #0
 8011c42:	6078      	str	r0, [r7, #4]
 8011c44:	6039      	str	r1, [r7, #0]
    uint32_t xPhyIndex, ulDoneMask, ulBitMask;
    uint32_t ulRegValue;
    TickType_t xRemainingTime;
    TimeOut_t xTimer;

    if( ulPhyMask == ( uint32_t ) 0U )
 8011c46:	683b      	ldr	r3, [r7, #0]
 8011c48:	2b00      	cmp	r3, #0
 8011c4a:	d101      	bne.n	8011c50 <xPhyStartAutoNegotiation+0x14>
    {
        return 0;
 8011c4c:	2300      	movs	r3, #0
 8011c4e:	e169      	b.n	8011f24 <xPhyStartAutoNegotiation+0x2e8>
    }

    for( xPhyIndex = 0; xPhyIndex < ( uint32_t ) pxPhyObject->xPortCount; xPhyIndex++ )
 8011c50:	2300      	movs	r3, #0
 8011c52:	647b      	str	r3, [r7, #68]	@ 0x44
 8011c54:	e020      	b.n	8011c98 <xPhyStartAutoNegotiation+0x5c>
    {
        if( ( ulPhyMask & ( 1lu << xPhyIndex ) ) != 0lu )
 8011c56:	683a      	ldr	r2, [r7, #0]
 8011c58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011c5a:	fa22 f303 	lsr.w	r3, r2, r3
 8011c5e:	f003 0301 	and.w	r3, r3, #1
 8011c62:	2b00      	cmp	r3, #0
 8011c64:	d015      	beq.n	8011c92 <xPhyStartAutoNegotiation+0x56>
        {
            BaseType_t xPhyAddress = pxPhyObject->ucPhyIndexes[ xPhyIndex ];
 8011c66:	687a      	ldr	r2, [r7, #4]
 8011c68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011c6a:	4413      	add	r3, r2
 8011c6c:	3318      	adds	r3, #24
 8011c6e:	781b      	ldrb	r3, [r3, #0]
 8011c70:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Enable Auto-Negotiation. */
            pxPhyObject->fnPhyWrite( xPhyAddress, phyREG_04_ADVERTISE, pxPhyObject->ulACRValue );
 8011c72:	687b      	ldr	r3, [r7, #4]
 8011c74:	685b      	ldr	r3, [r3, #4]
 8011c76:	687a      	ldr	r2, [r7, #4]
 8011c78:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8011c7a:	2104      	movs	r1, #4
 8011c7c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011c7e:	4798      	blx	r3
            pxPhyObject->fnPhyWrite( xPhyAddress, phyREG_00_BMCR, pxPhyObject->ulBCRValue | phyBMCR_AN_RESTART );
 8011c80:	687b      	ldr	r3, [r7, #4]
 8011c82:	685b      	ldr	r3, [r3, #4]
 8011c84:	687a      	ldr	r2, [r7, #4]
 8011c86:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8011c88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8011c8c:	2100      	movs	r1, #0
 8011c8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011c90:	4798      	blx	r3
    for( xPhyIndex = 0; xPhyIndex < ( uint32_t ) pxPhyObject->xPortCount; xPhyIndex++ )
 8011c92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011c94:	3301      	adds	r3, #1
 8011c96:	647b      	str	r3, [r7, #68]	@ 0x44
 8011c98:	687b      	ldr	r3, [r7, #4]
 8011c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011c9c:	461a      	mov	r2, r3
 8011c9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011ca0:	4293      	cmp	r3, r2
 8011ca2:	d3d8      	bcc.n	8011c56 <xPhyStartAutoNegotiation+0x1a>
        }
    }

    xRemainingTime = ( TickType_t ) pdMS_TO_TICKS( phyPHY_MAX_NEGOTIATE_TIME_MS );
 8011ca4:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8011ca8:	623b      	str	r3, [r7, #32]
    vTaskSetTimeOutState( &xTimer );
 8011caa:	f107 0318 	add.w	r3, r7, #24
 8011cae:	4618      	mov	r0, r3
 8011cb0:	f003 fd64 	bl	801577c <vTaskSetTimeOutState>
    ulDoneMask = 0;
 8011cb4:	2300      	movs	r3, #0
 8011cb6:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Wait until the auto-negotiation will be completed */
    for( ; ; )
    {
        ulBitMask = ( uint32_t ) 1U;
 8011cb8:	2301      	movs	r3, #1
 8011cba:	63fb      	str	r3, [r7, #60]	@ 0x3c

        for( xPhyIndex = 0; xPhyIndex < ( uint32_t ) pxPhyObject->xPortCount; xPhyIndex++, ulBitMask <<= 1 )
 8011cbc:	2300      	movs	r3, #0
 8011cbe:	647b      	str	r3, [r7, #68]	@ 0x44
 8011cc0:	e025      	b.n	8011d0e <xPhyStartAutoNegotiation+0xd2>
        {
            if( ( ulPhyMask & ulBitMask ) != 0lu )
 8011cc2:	683a      	ldr	r2, [r7, #0]
 8011cc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011cc6:	4013      	ands	r3, r2
 8011cc8:	2b00      	cmp	r3, #0
 8011cca:	d01a      	beq.n	8011d02 <xPhyStartAutoNegotiation+0xc6>
            {
                if( ( ulDoneMask & ulBitMask ) == 0lu )
 8011ccc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011cce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011cd0:	4013      	ands	r3, r2
 8011cd2:	2b00      	cmp	r3, #0
 8011cd4:	d115      	bne.n	8011d02 <xPhyStartAutoNegotiation+0xc6>
                {
                    BaseType_t xPhyAddress = pxPhyObject->ucPhyIndexes[ xPhyIndex ];
 8011cd6:	687a      	ldr	r2, [r7, #4]
 8011cd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011cda:	4413      	add	r3, r2
 8011cdc:	3318      	adds	r3, #24
 8011cde:	781b      	ldrb	r3, [r3, #0]
 8011ce0:	62fb      	str	r3, [r7, #44]	@ 0x2c

                    pxPhyObject->fnPhyRead( xPhyAddress, phyREG_01_BMSR, &ulRegValue );
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	681b      	ldr	r3, [r3, #0]
 8011ce6:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8011cea:	2101      	movs	r1, #1
 8011cec:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011cee:	4798      	blx	r3

                    if( ( ulRegValue & phyBMSR_AN_COMPLETE ) != 0 )
 8011cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011cf2:	f003 0320 	and.w	r3, r3, #32
 8011cf6:	2b00      	cmp	r3, #0
 8011cf8:	d003      	beq.n	8011d02 <xPhyStartAutoNegotiation+0xc6>
                    {
                        ulDoneMask |= ulBitMask;
 8011cfa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011cfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011cfe:	4313      	orrs	r3, r2
 8011d00:	643b      	str	r3, [r7, #64]	@ 0x40
        for( xPhyIndex = 0; xPhyIndex < ( uint32_t ) pxPhyObject->xPortCount; xPhyIndex++, ulBitMask <<= 1 )
 8011d02:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011d04:	3301      	adds	r3, #1
 8011d06:	647b      	str	r3, [r7, #68]	@ 0x44
 8011d08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011d0a:	005b      	lsls	r3, r3, #1
 8011d0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011d0e:	687b      	ldr	r3, [r7, #4]
 8011d10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011d12:	461a      	mov	r2, r3
 8011d14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011d16:	4293      	cmp	r3, r2
 8011d18:	d3d3      	bcc.n	8011cc2 <xPhyStartAutoNegotiation+0x86>
                    }
                }
            }
        }

        if( ulPhyMask == ulDoneMask )
 8011d1a:	683a      	ldr	r2, [r7, #0]
 8011d1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011d1e:	429a      	cmp	r2, r3
 8011d20:	d00e      	beq.n	8011d40 <xPhyStartAutoNegotiation+0x104>
        {
            break;
        }

        if( xTaskCheckForTimeOut( &xTimer, &xRemainingTime ) != pdFALSE )
 8011d22:	f107 0220 	add.w	r2, r7, #32
 8011d26:	f107 0318 	add.w	r3, r7, #24
 8011d2a:	4611      	mov	r1, r2
 8011d2c:	4618      	mov	r0, r3
 8011d2e:	f003 fd65 	bl	80157fc <xTaskCheckForTimeOut>
 8011d32:	4603      	mov	r3, r0
 8011d34:	2b00      	cmp	r3, #0
 8011d36:	d105      	bne.n	8011d44 <xPhyStartAutoNegotiation+0x108>
        {
            FreeRTOS_printf( ( "xPhyStartAutoNegotiation: phyBMSR_AN_COMPLETE timed out ( done 0x%02X )\n", ( unsigned int ) ulDoneMask ) );
            break;
        }

        vTaskDelay( pdMS_TO_TICKS( phySHORT_DELAY_MS ) );
 8011d38:	2032      	movs	r0, #50	@ 0x32
 8011d3a:	f003 f92b 	bl	8014f94 <vTaskDelay>
        ulBitMask = ( uint32_t ) 1U;
 8011d3e:	e7bb      	b.n	8011cb8 <xPhyStartAutoNegotiation+0x7c>
            break;
 8011d40:	bf00      	nop
 8011d42:	e000      	b.n	8011d46 <xPhyStartAutoNegotiation+0x10a>
            break;
 8011d44:	bf00      	nop
    }

    if( ulDoneMask != ( uint32_t ) 0U )
 8011d46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011d48:	2b00      	cmp	r3, #0
 8011d4a:	f000 80ea 	beq.w	8011f22 <xPhyStartAutoNegotiation+0x2e6>
    {
        ulBitMask = ( uint32_t ) 1U;
 8011d4e:	2301      	movs	r3, #1
 8011d50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        pxPhyObject->ulLinkStatusMask &= ~( ulDoneMask );
 8011d52:	687b      	ldr	r3, [r7, #4]
 8011d54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011d56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011d58:	43db      	mvns	r3, r3
 8011d5a:	401a      	ands	r2, r3
 8011d5c:	687b      	ldr	r3, [r7, #4]
 8011d5e:	635a      	str	r2, [r3, #52]	@ 0x34

        for( xPhyIndex = 0; xPhyIndex < ( uint32_t ) pxPhyObject->xPortCount; xPhyIndex++, ulBitMask <<= 1 )
 8011d60:	2300      	movs	r3, #0
 8011d62:	647b      	str	r3, [r7, #68]	@ 0x44
 8011d64:	e0d6      	b.n	8011f14 <xPhyStartAutoNegotiation+0x2d8>
        {
            BaseType_t xPhyAddress = pxPhyObject->ucPhyIndexes[ xPhyIndex ];
 8011d66:	687a      	ldr	r2, [r7, #4]
 8011d68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011d6a:	4413      	add	r3, r2
 8011d6c:	3318      	adds	r3, #24
 8011d6e:	781b      	ldrb	r3, [r3, #0]
 8011d70:	63bb      	str	r3, [r7, #56]	@ 0x38
            uint32_t ulPhyID = pxPhyObject->ulPhyIDs[ xPhyIndex ];
 8011d72:	687b      	ldr	r3, [r7, #4]
 8011d74:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011d76:	3202      	adds	r2, #2
 8011d78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011d7c:	637b      	str	r3, [r7, #52]	@ 0x34

            if( ( ulDoneMask & ulBitMask ) == ( uint32_t ) 0U )
 8011d7e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011d80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011d82:	4013      	ands	r3, r2
 8011d84:	2b00      	cmp	r3, #0
 8011d86:	f000 80be 	beq.w	8011f06 <xPhyStartAutoNegotiation+0x2ca>
            {
                continue;
            }

            /* Clear the 'phyBMCR_AN_RESTART'  bit. */
            pxPhyObject->fnPhyWrite( xPhyAddress, phyREG_00_BMCR, pxPhyObject->ulBCRValue );
 8011d8a:	687b      	ldr	r3, [r7, #4]
 8011d8c:	685b      	ldr	r3, [r3, #4]
 8011d8e:	687a      	ldr	r2, [r7, #4]
 8011d90:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8011d92:	2100      	movs	r1, #0
 8011d94:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8011d96:	4798      	blx	r3

            pxPhyObject->fnPhyRead( xPhyAddress, phyREG_01_BMSR, &ulRegValue );
 8011d98:	687b      	ldr	r3, [r7, #4]
 8011d9a:	681b      	ldr	r3, [r3, #0]
 8011d9c:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8011da0:	2101      	movs	r1, #1
 8011da2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8011da4:	4798      	blx	r3

            if( ( ulRegValue & phyBMSR_LINK_STATUS ) != 0U )
 8011da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011da8:	f003 0304 	and.w	r3, r3, #4
 8011dac:	2b00      	cmp	r3, #0
 8011dae:	d005      	beq.n	8011dbc <xPhyStartAutoNegotiation+0x180>
            {
                pxPhyObject->ulLinkStatusMask |= ulBitMask;
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011db4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011db6:	431a      	orrs	r2, r3
 8011db8:	687b      	ldr	r3, [r7, #4]
 8011dba:	635a      	str	r2, [r3, #52]	@ 0x34
            }

            if( ulPhyID == PHY_ID_KSZ8081MNXIA )
 8011dbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011dbe:	4a5b      	ldr	r2, [pc, #364]	@ (8011f2c <xPhyStartAutoNegotiation+0x2f0>)
 8011dc0:	4293      	cmp	r3, r2
 8011dc2:	d12f      	bne.n	8011e24 <xPhyStartAutoNegotiation+0x1e8>
            {
                uint32_t ulControlStatus;

                pxPhyObject->fnPhyRead( xPhyAddress, 0x1E, &ulControlStatus );
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	681b      	ldr	r3, [r3, #0]
 8011dc8:	f107 0214 	add.w	r2, r7, #20
 8011dcc:	211e      	movs	r1, #30
 8011dce:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8011dd0:	4798      	blx	r3

                switch( ulControlStatus & 0x07 )
 8011dd2:	697b      	ldr	r3, [r7, #20]
 8011dd4:	f003 0307 	and.w	r3, r3, #7
 8011dd8:	3b01      	subs	r3, #1
 8011dda:	2b05      	cmp	r3, #5
 8011ddc:	d813      	bhi.n	8011e06 <xPhyStartAutoNegotiation+0x1ca>
 8011dde:	a201      	add	r2, pc, #4	@ (adr r2, 8011de4 <xPhyStartAutoNegotiation+0x1a8>)
 8011de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011de4:	08011dfd 	.word	0x08011dfd
 8011de8:	08011e07 	.word	0x08011e07
 8011dec:	08011e07 	.word	0x08011e07
 8011df0:	08011e07 	.word	0x08011e07
 8011df4:	08011dfd 	.word	0x08011dfd
 8011df8:	08011e07 	.word	0x08011e07
                    case 0x01:
                    case 0x05:
/*	[001] = 10BASE-T half-duplex */
/*	[101] = 10BASE-T full-duplex */
                        /* 10 Mbps. */
                        ulRegValue |= phyPHYSTS_SPEED_STATUS;
 8011dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011dfe:	f043 0302 	orr.w	r3, r3, #2
 8011e02:	627b      	str	r3, [r7, #36]	@ 0x24
                        break;
 8011e04:	bf00      	nop
/*	[010] = 100BASE-TX half-duplex */
/*	[110] = 100BASE-TX full-duplex */
                        break;
                }

                switch( ulControlStatus & 0x07 )
 8011e06:	697b      	ldr	r3, [r7, #20]
 8011e08:	f003 0307 	and.w	r3, r3, #7
 8011e0c:	2b02      	cmp	r3, #2
 8011e0e:	d801      	bhi.n	8011e14 <xPhyStartAutoNegotiation+0x1d8>
 8011e10:	2b00      	cmp	r3, #0

                    case 0x01:
                    case 0x02:
/*	[001] = 10BASE-T half-duplex */
/*	[010] = 100BASE-TX half-duplex */
                        break;
 8011e12:	e05b      	b.n	8011ecc <xPhyStartAutoNegotiation+0x290>
 8011e14:	3b05      	subs	r3, #5
                switch( ulControlStatus & 0x07 )
 8011e16:	2b01      	cmp	r3, #1
 8011e18:	d858      	bhi.n	8011ecc <xPhyStartAutoNegotiation+0x290>
                        ulRegValue |= phyPHYSTS_DUPLEX_STATUS;
 8011e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e1c:	f043 0304 	orr.w	r3, r3, #4
 8011e20:	627b      	str	r3, [r7, #36]	@ 0x24
                        break;
 8011e22:	e053      	b.n	8011ecc <xPhyStartAutoNegotiation+0x290>
                }
            }
            else if( ulPhyID == PHY_ID_KSZ8795 )
 8011e24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e26:	4a42      	ldr	r2, [pc, #264]	@ (8011f30 <xPhyStartAutoNegotiation+0x2f4>)
 8011e28:	4293      	cmp	r3, r2
 8011e2a:	d126      	bne.n	8011e7a <xPhyStartAutoNegotiation+0x23e>
                 *     010 = 10BASE-T half-duplex
                 *     101 = 10BASE-T full-duplex
                 *     011 = 100BASE-TX half-duplex
                 *     110 = 100BASE-TX full-duplex
                 */
                uint32_t ulControlStatus = 0u;
 8011e2c:	2300      	movs	r3, #0
 8011e2e:	613b      	str	r3, [r7, #16]
                uint32_t ulPortOperationMode = 0u;
 8011e30:	2300      	movs	r3, #0
 8011e32:	633b      	str	r3, [r7, #48]	@ 0x30
                pxPhyObject->fnPhyRead( xPhyAddress, phyREG_1F_PHYSPCS, &ulControlStatus );
 8011e34:	687b      	ldr	r3, [r7, #4]
 8011e36:	681b      	ldr	r3, [r3, #0]
 8011e38:	f107 0210 	add.w	r2, r7, #16
 8011e3c:	211f      	movs	r1, #31
 8011e3e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8011e40:	4798      	blx	r3
                ulPortOperationMode = ( ulControlStatus >> 8u ) & 0x07u;
 8011e42:	693b      	ldr	r3, [r7, #16]
 8011e44:	0a1b      	lsrs	r3, r3, #8
 8011e46:	f003 0307 	and.w	r3, r3, #7
 8011e4a:	633b      	str	r3, [r7, #48]	@ 0x30

                ulRegValue = 0;
 8011e4c:	2300      	movs	r3, #0
 8011e4e:	627b      	str	r3, [r7, #36]	@ 0x24

                /* Detect 10baseT operation */
                if( ( 0x02u == ulPortOperationMode ) || ( 0x05u == ulPortOperationMode ) )
 8011e50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e52:	2b02      	cmp	r3, #2
 8011e54:	d002      	beq.n	8011e5c <xPhyStartAutoNegotiation+0x220>
 8011e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e58:	2b05      	cmp	r3, #5
 8011e5a:	d103      	bne.n	8011e64 <xPhyStartAutoNegotiation+0x228>
                {
                    ulRegValue |= phyPHYSTS_SPEED_STATUS;
 8011e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e5e:	f043 0302 	orr.w	r3, r3, #2
 8011e62:	627b      	str	r3, [r7, #36]	@ 0x24
                }

                /* Detect full duplex operation */
                if( ( 0x05u == ulPortOperationMode ) || ( 0x06u == ulPortOperationMode ) )
 8011e64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e66:	2b05      	cmp	r3, #5
 8011e68:	d002      	beq.n	8011e70 <xPhyStartAutoNegotiation+0x234>
 8011e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e6c:	2b06      	cmp	r3, #6
 8011e6e:	d12d      	bne.n	8011ecc <xPhyStartAutoNegotiation+0x290>
                {
                    ulRegValue |= phyPHYSTS_DUPLEX_STATUS;
 8011e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e72:	f043 0304 	orr.w	r3, r3, #4
 8011e76:	627b      	str	r3, [r7, #36]	@ 0x24
 8011e78:	e028      	b.n	8011ecc <xPhyStartAutoNegotiation+0x290>
                }
            }
            else if( xHas_1F_PHYSPCS( ulPhyID ) )
 8011e7a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8011e7c:	f7ff fc90 	bl	80117a0 <xHas_1F_PHYSPCS>
 8011e80:	4603      	mov	r3, r0
 8011e82:	2b00      	cmp	r3, #0
 8011e84:	d01b      	beq.n	8011ebe <xPhyStartAutoNegotiation+0x282>
            {
                /* 31 RW PHY Special Control Status */
                uint32_t ulControlStatus;

                pxPhyObject->fnPhyRead( xPhyAddress, phyREG_1F_PHYSPCS, &ulControlStatus );
 8011e86:	687b      	ldr	r3, [r7, #4]
 8011e88:	681b      	ldr	r3, [r3, #0]
 8011e8a:	f107 020c 	add.w	r2, r7, #12
 8011e8e:	211f      	movs	r1, #31
 8011e90:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8011e92:	4798      	blx	r3
                ulRegValue = 0;
 8011e94:	2300      	movs	r3, #0
 8011e96:	627b      	str	r3, [r7, #36]	@ 0x24

                if( ( ulControlStatus & phyPHYSPCS_FULL_DUPLEX ) != 0 )
 8011e98:	68fb      	ldr	r3, [r7, #12]
 8011e9a:	f003 0310 	and.w	r3, r3, #16
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	d003      	beq.n	8011eaa <xPhyStartAutoNegotiation+0x26e>
                {
                    ulRegValue |= phyPHYSTS_DUPLEX_STATUS;
 8011ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ea4:	f043 0304 	orr.w	r3, r3, #4
 8011ea8:	627b      	str	r3, [r7, #36]	@ 0x24
                }

                if( ( ulControlStatus & phyPHYSPCS_SPEED_MASK ) == phyPHYSPCS_SPEED_10 )
 8011eaa:	68fb      	ldr	r3, [r7, #12]
 8011eac:	f003 030c 	and.w	r3, r3, #12
 8011eb0:	2b04      	cmp	r3, #4
 8011eb2:	d10b      	bne.n	8011ecc <xPhyStartAutoNegotiation+0x290>
                {
                    ulRegValue |= phyPHYSTS_SPEED_STATUS;
 8011eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011eb6:	f043 0302 	orr.w	r3, r3, #2
 8011eba:	627b      	str	r3, [r7, #36]	@ 0x24
 8011ebc:	e006      	b.n	8011ecc <xPhyStartAutoNegotiation+0x290>
                }
            }
            else
            {
                /* Read the result of the auto-negotiation. */
                pxPhyObject->fnPhyRead( xPhyAddress, PHYREG_10_PHYSTS, &ulRegValue );
 8011ebe:	687b      	ldr	r3, [r7, #4]
 8011ec0:	681b      	ldr	r3, [r3, #0]
 8011ec2:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8011ec6:	2110      	movs	r1, #16
 8011ec8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8011eca:	4798      	blx	r3
                               ( unsigned int ) ulRegValue,
                               ( ulRegValue & phyPHYSTS_DUPLEX_STATUS ) ? "full" : "half",
                               ( ulRegValue & phyPHYSTS_SPEED_STATUS ) ? 10 : 100,
                               ( ( pxPhyObject->ulLinkStatusMask & ulBitMask ) != 0U ) ? "high" : "low" ) );

            if( ( ulRegValue & phyPHYSTS_DUPLEX_STATUS ) != ( uint32_t ) 0U )
 8011ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ece:	f003 0304 	and.w	r3, r3, #4
 8011ed2:	2b00      	cmp	r3, #0
 8011ed4:	d004      	beq.n	8011ee0 <xPhyStartAutoNegotiation+0x2a4>
            {
                pxPhyObject->xPhyProperties.ucDuplex = PHY_DUPLEX_FULL;
 8011ed6:	687b      	ldr	r3, [r7, #4]
 8011ed8:	2202      	movs	r2, #2
 8011eda:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011ede:	e003      	b.n	8011ee8 <xPhyStartAutoNegotiation+0x2ac>
            }
            else
            {
                pxPhyObject->xPhyProperties.ucDuplex = PHY_DUPLEX_HALF;
 8011ee0:	687b      	ldr	r3, [r7, #4]
 8011ee2:	2201      	movs	r2, #1
 8011ee4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
            }

            if( ( ulRegValue & phyPHYSTS_SPEED_STATUS ) != 0 )
 8011ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011eea:	f003 0302 	and.w	r3, r3, #2
 8011eee:	2b00      	cmp	r3, #0
 8011ef0:	d004      	beq.n	8011efc <xPhyStartAutoNegotiation+0x2c0>
            {
                pxPhyObject->xPhyProperties.ucSpeed = PHY_SPEED_10;
 8011ef2:	687b      	ldr	r3, [r7, #4]
 8011ef4:	2201      	movs	r2, #1
 8011ef6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8011efa:	e005      	b.n	8011f08 <xPhyStartAutoNegotiation+0x2cc>
            }
            else
            {
                pxPhyObject->xPhyProperties.ucSpeed = PHY_SPEED_100;
 8011efc:	687b      	ldr	r3, [r7, #4]
 8011efe:	2202      	movs	r2, #2
 8011f00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8011f04:	e000      	b.n	8011f08 <xPhyStartAutoNegotiation+0x2cc>
                continue;
 8011f06:	bf00      	nop
        for( xPhyIndex = 0; xPhyIndex < ( uint32_t ) pxPhyObject->xPortCount; xPhyIndex++, ulBitMask <<= 1 )
 8011f08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011f0a:	3301      	adds	r3, #1
 8011f0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8011f0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011f10:	005b      	lsls	r3, r3, #1
 8011f12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011f18:	461a      	mov	r2, r3
 8011f1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011f1c:	4293      	cmp	r3, r2
 8011f1e:	f4ff af22 	bcc.w	8011d66 <xPhyStartAutoNegotiation+0x12a>
            }
        }
    } /* if( ulDoneMask != ( uint32_t) 0U ) */

    return 0;
 8011f22:	2300      	movs	r3, #0
}
 8011f24:	4618      	mov	r0, r3
 8011f26:	3748      	adds	r7, #72	@ 0x48
 8011f28:	46bd      	mov	sp, r7
 8011f2a:	bd80      	pop	{r7, pc}
 8011f2c:	00221560 	.word	0x00221560
 8011f30:	00221550 	.word	0x00221550

08011f34 <xPhyCheckLinkStatus>:
/*-----------------------------------------------------------*/

BaseType_t xPhyCheckLinkStatus( EthernetPhy_t * pxPhyObject,
                                BaseType_t xHadReception )
{
 8011f34:	b580      	push	{r7, lr}
 8011f36:	b088      	sub	sp, #32
 8011f38:	af00      	add	r7, sp, #0
 8011f3a:	6078      	str	r0, [r7, #4]
 8011f3c:	6039      	str	r1, [r7, #0]
    uint32_t ulStatus, ulBitMask = 1U;
 8011f3e:	2301      	movs	r3, #1
 8011f40:	61fb      	str	r3, [r7, #28]
    BaseType_t xPhyIndex;
    BaseType_t xNeedCheck = pdFALSE;
 8011f42:	2300      	movs	r3, #0
 8011f44:	617b      	str	r3, [r7, #20]

    if( xHadReception > 0 )
 8011f46:	683b      	ldr	r3, [r7, #0]
 8011f48:	2b00      	cmp	r3, #0
 8011f4a:	dd25      	ble.n	8011f98 <xPhyCheckLinkStatus+0x64>
    {
        /* A packet was received. No need to check for the PHY status now,
         * but set a timer to check it later on. */
        vTaskSetTimeOutState( &( pxPhyObject->xLinkStatusTimer ) );
 8011f4c:	687b      	ldr	r3, [r7, #4]
 8011f4e:	331c      	adds	r3, #28
 8011f50:	4618      	mov	r0, r3
 8011f52:	f003 fc13 	bl	801577c <vTaskSetTimeOutState>
        pxPhyObject->xLinkStatusRemaining = pdMS_TO_TICKS( ipconfigPHY_LS_HIGH_CHECK_TIME_MS );
 8011f56:	687b      	ldr	r3, [r7, #4]
 8011f58:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8011f5c:	625a      	str	r2, [r3, #36]	@ 0x24

        for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++, ulBitMask <<= 1 )
 8011f5e:	2300      	movs	r3, #0
 8011f60:	61bb      	str	r3, [r7, #24]
 8011f62:	e013      	b.n	8011f8c <xPhyCheckLinkStatus+0x58>
        {
            if( ( pxPhyObject->ulLinkStatusMask & ulBitMask ) == 0UL )
 8011f64:	687b      	ldr	r3, [r7, #4]
 8011f66:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011f68:	69fb      	ldr	r3, [r7, #28]
 8011f6a:	4013      	ands	r3, r2
 8011f6c:	2b00      	cmp	r3, #0
 8011f6e:	d107      	bne.n	8011f80 <xPhyCheckLinkStatus+0x4c>
            {
                pxPhyObject->ulLinkStatusMask |= ulBitMask;
 8011f70:	687b      	ldr	r3, [r7, #4]
 8011f72:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011f74:	69fb      	ldr	r3, [r7, #28]
 8011f76:	431a      	orrs	r2, r3
 8011f78:	687b      	ldr	r3, [r7, #4]
 8011f7a:	635a      	str	r2, [r3, #52]	@ 0x34
                FreeRTOS_printf( ( "xPhyCheckLinkStatus: PHY LS now %02X\n", ( unsigned int ) pxPhyObject->ulLinkStatusMask ) );
                xNeedCheck = pdTRUE;
 8011f7c:	2301      	movs	r3, #1
 8011f7e:	617b      	str	r3, [r7, #20]
        for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++, ulBitMask <<= 1 )
 8011f80:	69bb      	ldr	r3, [r7, #24]
 8011f82:	3301      	adds	r3, #1
 8011f84:	61bb      	str	r3, [r7, #24]
 8011f86:	69fb      	ldr	r3, [r7, #28]
 8011f88:	005b      	lsls	r3, r3, #1
 8011f8a:	61fb      	str	r3, [r7, #28]
 8011f8c:	687b      	ldr	r3, [r7, #4]
 8011f8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011f90:	69ba      	ldr	r2, [r7, #24]
 8011f92:	429a      	cmp	r2, r3
 8011f94:	dbe6      	blt.n	8011f64 <xPhyCheckLinkStatus+0x30>
 8011f96:	e068      	b.n	801206a <xPhyCheckLinkStatus+0x136>
            }
        }
    }
    else if( xTaskCheckForTimeOut( &( pxPhyObject->xLinkStatusTimer ), &( pxPhyObject->xLinkStatusRemaining ) ) != pdFALSE )
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	f103 021c 	add.w	r2, r3, #28
 8011f9e:	687b      	ldr	r3, [r7, #4]
 8011fa0:	3324      	adds	r3, #36	@ 0x24
 8011fa2:	4619      	mov	r1, r3
 8011fa4:	4610      	mov	r0, r2
 8011fa6:	f003 fc29 	bl	80157fc <xTaskCheckForTimeOut>
 8011faa:	4603      	mov	r3, r0
 8011fac:	2b00      	cmp	r3, #0
 8011fae:	d05c      	beq.n	801206a <xPhyCheckLinkStatus+0x136>
    {
        /* Frequent checking the PHY Link Status can affect for the performance of Ethernet controller.
         * As long as packets are received, no polling is needed.
         * Otherwise, polling will be done when the 'xLinkStatusTimer' expires. */
        for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++, ulBitMask <<= 1 )
 8011fb0:	2300      	movs	r3, #0
 8011fb2:	61bb      	str	r3, [r7, #24]
 8011fb4:	e03f      	b.n	8012036 <xPhyCheckLinkStatus+0x102>
        {
            BaseType_t xPhyAddress = pxPhyObject->ucPhyIndexes[ xPhyIndex ];
 8011fb6:	687a      	ldr	r2, [r7, #4]
 8011fb8:	69bb      	ldr	r3, [r7, #24]
 8011fba:	4413      	add	r3, r2
 8011fbc:	3318      	adds	r3, #24
 8011fbe:	781b      	ldrb	r3, [r3, #0]
 8011fc0:	613b      	str	r3, [r7, #16]

            if( pxPhyObject->fnPhyRead( xPhyAddress, phyREG_01_BMSR, &ulStatus ) == 0 )
 8011fc2:	687b      	ldr	r3, [r7, #4]
 8011fc4:	681b      	ldr	r3, [r3, #0]
 8011fc6:	f107 020c 	add.w	r2, r7, #12
 8011fca:	2101      	movs	r1, #1
 8011fcc:	6938      	ldr	r0, [r7, #16]
 8011fce:	4798      	blx	r3
 8011fd0:	4603      	mov	r3, r0
 8011fd2:	2b00      	cmp	r3, #0
 8011fd4:	d129      	bne.n	801202a <xPhyCheckLinkStatus+0xf6>
            {
                if( !!( pxPhyObject->ulLinkStatusMask & ulBitMask ) != !!( ulStatus & phyBMSR_LINK_STATUS ) )
 8011fd6:	687b      	ldr	r3, [r7, #4]
 8011fd8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011fda:	69fb      	ldr	r3, [r7, #28]
 8011fdc:	4013      	ands	r3, r2
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	bf14      	ite	ne
 8011fe2:	2301      	movne	r3, #1
 8011fe4:	2300      	moveq	r3, #0
 8011fe6:	b2da      	uxtb	r2, r3
 8011fe8:	68fb      	ldr	r3, [r7, #12]
 8011fea:	f003 0304 	and.w	r3, r3, #4
 8011fee:	2b00      	cmp	r3, #0
 8011ff0:	bf14      	ite	ne
 8011ff2:	2301      	movne	r3, #1
 8011ff4:	2300      	moveq	r3, #0
 8011ff6:	b2db      	uxtb	r3, r3
 8011ff8:	4053      	eors	r3, r2
 8011ffa:	b2db      	uxtb	r3, r3
 8011ffc:	2b00      	cmp	r3, #0
 8011ffe:	d014      	beq.n	801202a <xPhyCheckLinkStatus+0xf6>
                {
                    if( ( ulStatus & phyBMSR_LINK_STATUS ) != 0 )
 8012000:	68fb      	ldr	r3, [r7, #12]
 8012002:	f003 0304 	and.w	r3, r3, #4
 8012006:	2b00      	cmp	r3, #0
 8012008:	d006      	beq.n	8012018 <xPhyCheckLinkStatus+0xe4>
                    {
                        pxPhyObject->ulLinkStatusMask |= ulBitMask;
 801200a:	687b      	ldr	r3, [r7, #4]
 801200c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801200e:	69fb      	ldr	r3, [r7, #28]
 8012010:	431a      	orrs	r2, r3
 8012012:	687b      	ldr	r3, [r7, #4]
 8012014:	635a      	str	r2, [r3, #52]	@ 0x34
 8012016:	e006      	b.n	8012026 <xPhyCheckLinkStatus+0xf2>
                    }
                    else
                    {
                        pxPhyObject->ulLinkStatusMask &= ~( ulBitMask );
 8012018:	687b      	ldr	r3, [r7, #4]
 801201a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801201c:	69fb      	ldr	r3, [r7, #28]
 801201e:	43db      	mvns	r3, r3
 8012020:	401a      	ands	r2, r3
 8012022:	687b      	ldr	r3, [r7, #4]
 8012024:	635a      	str	r2, [r3, #52]	@ 0x34
                    }

                    FreeRTOS_printf( ( "xPhyCheckLinkStatus: PHY LS now %02X\n", ( unsigned int ) pxPhyObject->ulLinkStatusMask ) );
                    xNeedCheck = pdTRUE;
 8012026:	2301      	movs	r3, #1
 8012028:	617b      	str	r3, [r7, #20]
        for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++, ulBitMask <<= 1 )
 801202a:	69bb      	ldr	r3, [r7, #24]
 801202c:	3301      	adds	r3, #1
 801202e:	61bb      	str	r3, [r7, #24]
 8012030:	69fb      	ldr	r3, [r7, #28]
 8012032:	005b      	lsls	r3, r3, #1
 8012034:	61fb      	str	r3, [r7, #28]
 8012036:	687b      	ldr	r3, [r7, #4]
 8012038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801203a:	69ba      	ldr	r2, [r7, #24]
 801203c:	429a      	cmp	r2, r3
 801203e:	dbba      	blt.n	8011fb6 <xPhyCheckLinkStatus+0x82>
                }
            }
        }

        vTaskSetTimeOutState( &( pxPhyObject->xLinkStatusTimer ) );
 8012040:	687b      	ldr	r3, [r7, #4]
 8012042:	331c      	adds	r3, #28
 8012044:	4618      	mov	r0, r3
 8012046:	f003 fb99 	bl	801577c <vTaskSetTimeOutState>

        if( ( pxPhyObject->ulLinkStatusMask & ( ulBitMask >> 1 ) ) != 0 )
 801204a:	687b      	ldr	r3, [r7, #4]
 801204c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801204e:	69fb      	ldr	r3, [r7, #28]
 8012050:	085b      	lsrs	r3, r3, #1
 8012052:	4013      	ands	r3, r2
 8012054:	2b00      	cmp	r3, #0
 8012056:	d004      	beq.n	8012062 <xPhyCheckLinkStatus+0x12e>
        {
            /* The link status is high, so don't poll the PHY too often. */
            pxPhyObject->xLinkStatusRemaining = pdMS_TO_TICKS( ipconfigPHY_LS_HIGH_CHECK_TIME_MS );
 8012058:	687b      	ldr	r3, [r7, #4]
 801205a:	f643 2298 	movw	r2, #15000	@ 0x3a98
 801205e:	625a      	str	r2, [r3, #36]	@ 0x24
 8012060:	e003      	b.n	801206a <xPhyCheckLinkStatus+0x136>
        }
        else
        {
            /* The link status is low, polling may be done more frequently. */
            pxPhyObject->xLinkStatusRemaining = pdMS_TO_TICKS( ipconfigPHY_LS_LOW_CHECK_TIME_MS );
 8012062:	687b      	ldr	r3, [r7, #4]
 8012064:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8012068:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    }

    return xNeedCheck;
 801206a:	697b      	ldr	r3, [r7, #20]
}
 801206c:	4618      	mov	r0, r3
 801206e:	3720      	adds	r7, #32
 8012070:	46bd      	mov	sp, r7
 8012072:	bd80      	pop	{r7, pc}

08012074 <__NVIC_GetEnableIRQ>:
{
 8012074:	b480      	push	{r7}
 8012076:	b083      	sub	sp, #12
 8012078:	af00      	add	r7, sp, #0
 801207a:	4603      	mov	r3, r0
 801207c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 801207e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8012082:	2b00      	cmp	r3, #0
 8012084:	db0d      	blt.n	80120a2 <__NVIC_GetEnableIRQ+0x2e>
    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 8012086:	4a0a      	ldr	r2, [pc, #40]	@ (80120b0 <__NVIC_GetEnableIRQ+0x3c>)
 8012088:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801208c:	095b      	lsrs	r3, r3, #5
 801208e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8012092:	79fb      	ldrb	r3, [r7, #7]
 8012094:	f003 031f 	and.w	r3, r3, #31
 8012098:	fa22 f303 	lsr.w	r3, r2, r3
 801209c:	f003 0301 	and.w	r3, r3, #1
 80120a0:	e000      	b.n	80120a4 <__NVIC_GetEnableIRQ+0x30>
    return(0U);
 80120a2:	2300      	movs	r3, #0
}
 80120a4:	4618      	mov	r0, r3
 80120a6:	370c      	adds	r7, #12
 80120a8:	46bd      	mov	sp, r7
 80120aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120ae:	4770      	bx	lr
 80120b0:	e000e100 	.word	0xe000e100

080120b4 <__NVIC_SetPriority>:
{
 80120b4:	b480      	push	{r7}
 80120b6:	b083      	sub	sp, #12
 80120b8:	af00      	add	r7, sp, #0
 80120ba:	4603      	mov	r3, r0
 80120bc:	6039      	str	r1, [r7, #0]
 80120be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80120c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80120c4:	2b00      	cmp	r3, #0
 80120c6:	db0a      	blt.n	80120de <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80120c8:	683b      	ldr	r3, [r7, #0]
 80120ca:	b2da      	uxtb	r2, r3
 80120cc:	490c      	ldr	r1, [pc, #48]	@ (8012100 <__NVIC_SetPriority+0x4c>)
 80120ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80120d2:	0112      	lsls	r2, r2, #4
 80120d4:	b2d2      	uxtb	r2, r2
 80120d6:	440b      	add	r3, r1
 80120d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80120dc:	e00a      	b.n	80120f4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80120de:	683b      	ldr	r3, [r7, #0]
 80120e0:	b2da      	uxtb	r2, r3
 80120e2:	4908      	ldr	r1, [pc, #32]	@ (8012104 <__NVIC_SetPriority+0x50>)
 80120e4:	79fb      	ldrb	r3, [r7, #7]
 80120e6:	f003 030f 	and.w	r3, r3, #15
 80120ea:	3b04      	subs	r3, #4
 80120ec:	0112      	lsls	r2, r2, #4
 80120ee:	b2d2      	uxtb	r2, r2
 80120f0:	440b      	add	r3, r1
 80120f2:	761a      	strb	r2, [r3, #24]
}
 80120f4:	bf00      	nop
 80120f6:	370c      	adds	r7, #12
 80120f8:	46bd      	mov	sp, r7
 80120fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120fe:	4770      	bx	lr
 8012100:	e000e100 	.word	0xe000e100
 8012104:	e000ed00 	.word	0xe000ed00

08012108 <__NVIC_GetPriority>:
{
 8012108:	b480      	push	{r7}
 801210a:	b083      	sub	sp, #12
 801210c:	af00      	add	r7, sp, #0
 801210e:	4603      	mov	r3, r0
 8012110:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8012112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8012116:	2b00      	cmp	r3, #0
 8012118:	db09      	blt.n	801212e <__NVIC_GetPriority+0x26>
    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]                >> (8U - __NVIC_PRIO_BITS)));
 801211a:	4a0d      	ldr	r2, [pc, #52]	@ (8012150 <__NVIC_GetPriority+0x48>)
 801211c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8012120:	4413      	add	r3, r2
 8012122:	f893 3300 	ldrb.w	r3, [r3, #768]	@ 0x300
 8012126:	b2db      	uxtb	r3, r3
 8012128:	091b      	lsrs	r3, r3, #4
 801212a:	b2db      	uxtb	r3, r3
 801212c:	e009      	b.n	8012142 <__NVIC_GetPriority+0x3a>
    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 801212e:	4a09      	ldr	r2, [pc, #36]	@ (8012154 <__NVIC_GetPriority+0x4c>)
 8012130:	79fb      	ldrb	r3, [r7, #7]
 8012132:	f003 030f 	and.w	r3, r3, #15
 8012136:	3b04      	subs	r3, #4
 8012138:	4413      	add	r3, r2
 801213a:	7e1b      	ldrb	r3, [r3, #24]
 801213c:	b2db      	uxtb	r3, r3
 801213e:	091b      	lsrs	r3, r3, #4
 8012140:	b2db      	uxtb	r3, r3
}
 8012142:	4618      	mov	r0, r3
 8012144:	370c      	adds	r7, #12
 8012146:	46bd      	mov	sp, r7
 8012148:	f85d 7b04 	ldr.w	r7, [sp], #4
 801214c:	4770      	bx	lr
 801214e:	bf00      	nop
 8012150:	e000e100 	.word	0xe000e100
 8012154:	e000ed00 	.word	0xe000ed00

08012158 <prvPhyReadReg>:
/*---------------------------------------------------------------------------*/

static BaseType_t prvPhyReadReg( BaseType_t xAddress,
                                 BaseType_t xRegister,
                                 uint32_t * pulValue )
{
 8012158:	b580      	push	{r7, lr}
 801215a:	b086      	sub	sp, #24
 801215c:	af00      	add	r7, sp, #0
 801215e:	60f8      	str	r0, [r7, #12]
 8012160:	60b9      	str	r1, [r7, #8]
 8012162:	607a      	str	r2, [r7, #4]
    BaseType_t xResult = 0;
 8012164:	2300      	movs	r3, #0
 8012166:	617b      	str	r3, [r7, #20]

    if( HAL_ETH_ReadPHYRegister( &xEthHandle, ( uint32_t ) xAddress, ( uint32_t ) xRegister, pulValue ) != HAL_OK )
 8012168:	68f9      	ldr	r1, [r7, #12]
 801216a:	68ba      	ldr	r2, [r7, #8]
 801216c:	687b      	ldr	r3, [r7, #4]
 801216e:	4807      	ldr	r0, [pc, #28]	@ (801218c <prvPhyReadReg+0x34>)
 8012170:	f7f0 fef0 	bl	8002f54 <HAL_ETH_ReadPHYRegister>
 8012174:	4603      	mov	r3, r0
 8012176:	2b00      	cmp	r3, #0
 8012178:	d002      	beq.n	8012180 <prvPhyReadReg+0x28>
    {
        xResult = -1;
 801217a:	f04f 33ff 	mov.w	r3, #4294967295
 801217e:	617b      	str	r3, [r7, #20]
    }

    return xResult;
 8012180:	697b      	ldr	r3, [r7, #20]
}
 8012182:	4618      	mov	r0, r3
 8012184:	3718      	adds	r7, #24
 8012186:	46bd      	mov	sp, r7
 8012188:	bd80      	pop	{r7, pc}
 801218a:	bf00      	nop
 801218c:	20003464 	.word	0x20003464

08012190 <prvPhyWriteReg>:
/*---------------------------------------------------------------------------*/

static BaseType_t prvPhyWriteReg( BaseType_t xAddress,
                                  BaseType_t xRegister,
                                  uint32_t ulValue )
{
 8012190:	b580      	push	{r7, lr}
 8012192:	b086      	sub	sp, #24
 8012194:	af00      	add	r7, sp, #0
 8012196:	60f8      	str	r0, [r7, #12]
 8012198:	60b9      	str	r1, [r7, #8]
 801219a:	607a      	str	r2, [r7, #4]
    BaseType_t xResult = 0;
 801219c:	2300      	movs	r3, #0
 801219e:	617b      	str	r3, [r7, #20]

    if( HAL_ETH_WritePHYRegister( &xEthHandle, ( uint32_t ) xAddress, ( uint32_t ) xRegister, ulValue ) != HAL_OK )
 80121a0:	68f9      	ldr	r1, [r7, #12]
 80121a2:	68ba      	ldr	r2, [r7, #8]
 80121a4:	687b      	ldr	r3, [r7, #4]
 80121a6:	4807      	ldr	r0, [pc, #28]	@ (80121c4 <prvPhyWriteReg+0x34>)
 80121a8:	f7f0 ff1f 	bl	8002fea <HAL_ETH_WritePHYRegister>
 80121ac:	4603      	mov	r3, r0
 80121ae:	2b00      	cmp	r3, #0
 80121b0:	d002      	beq.n	80121b8 <prvPhyWriteReg+0x28>
    {
        xResult = -1;
 80121b2:	f04f 33ff 	mov.w	r3, #4294967295
 80121b6:	617b      	str	r3, [r7, #20]
    }

    return xResult;
 80121b8:	697b      	ldr	r3, [r7, #20]
}
 80121ba:	4618      	mov	r0, r3
 80121bc:	3718      	adds	r7, #24
 80121be:	46bd      	mov	sp, r7
 80121c0:	bd80      	pop	{r7, pc}
 80121c2:	bf00      	nop
 80121c4:	20003464 	.word	0x20003464

080121c8 <prvGetPhyLinkStatus>:
/*                      Network Interface Access Hooks                       */
/*===========================================================================*/
/*---------------------------------------------------------------------------*/

static BaseType_t prvGetPhyLinkStatus( NetworkInterface_t * pxInterface )
{
 80121c8:	b480      	push	{r7}
 80121ca:	b085      	sub	sp, #20
 80121cc:	af00      	add	r7, sp, #0
 80121ce:	6078      	str	r0, [r7, #4]
    ( void ) pxInterface;

    BaseType_t xReturn = pdFALSE;
 80121d0:	2300      	movs	r3, #0
 80121d2:	60fb      	str	r3, [r7, #12]

    /* const EMACData_t xEMACData = *( ( EMACData_t * ) pxInterface->pvArgument ); */

    if( xPhyObject.ulLinkStatusMask != 0U )
 80121d4:	4b06      	ldr	r3, [pc, #24]	@ (80121f0 <prvGetPhyLinkStatus+0x28>)
 80121d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80121d8:	2b00      	cmp	r3, #0
 80121da:	d001      	beq.n	80121e0 <prvGetPhyLinkStatus+0x18>
    {
        xReturn = pdTRUE;
 80121dc:	2301      	movs	r3, #1
 80121de:	60fb      	str	r3, [r7, #12]
    }

    return xReturn;
 80121e0:	68fb      	ldr	r3, [r7, #12]
}
 80121e2:	4618      	mov	r0, r3
 80121e4:	3714      	adds	r7, #20
 80121e6:	46bd      	mov	sp, r7
 80121e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121ec:	4770      	bx	lr
 80121ee:	bf00      	nop
 80121f0:	20003514 	.word	0x20003514

080121f4 <prvNetworkInterfaceInitialise>:

/*---------------------------------------------------------------------------*/

static BaseType_t prvNetworkInterfaceInitialise( NetworkInterface_t * pxInterface )
{
 80121f4:	b580      	push	{r7, lr}
 80121f6:	b086      	sub	sp, #24
 80121f8:	af00      	add	r7, sp, #0
 80121fa:	6078      	str	r0, [r7, #4]
    BaseType_t xInitResult = pdFAIL;
 80121fc:	2300      	movs	r3, #0
 80121fe:	617b      	str	r3, [r7, #20]
    ETH_HandleTypeDef * pxEthHandle = &xEthHandle;
 8012200:	4b39      	ldr	r3, [pc, #228]	@ (80122e8 <prvNetworkInterfaceInitialise+0xf4>)
 8012202:	613b      	str	r3, [r7, #16]
    EthernetPhy_t * pxPhyObject = &xPhyObject;
 8012204:	4b39      	ldr	r3, [pc, #228]	@ (80122ec <prvNetworkInterfaceInitialise+0xf8>)
 8012206:	60fb      	str	r3, [r7, #12]

    switch( xMacInitStatus )
 8012208:	4b39      	ldr	r3, [pc, #228]	@ (80122f0 <prvNetworkInterfaceInitialise+0xfc>)
 801220a:	781b      	ldrb	r3, [r3, #0]
 801220c:	2b05      	cmp	r3, #5
 801220e:	d80f      	bhi.n	8012230 <prvNetworkInterfaceInitialise+0x3c>
 8012210:	a201      	add	r2, pc, #4	@ (adr r2, 8012218 <prvNetworkInterfaceInitialise+0x24>)
 8012212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012216:	bf00      	nop
 8012218:	0801224d 	.word	0x0801224d
 801221c:	08012261 	.word	0x08012261
 8012220:	08012273 	.word	0x08012273
 8012224:	08012289 	.word	0x08012289
 8012228:	0801229b 	.word	0x0801229b
 801222c:	080122b7 	.word	0x080122b7
	__asm volatile
 8012230:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012234:	b672      	cpsid	i
 8012236:	f383 8811 	msr	BASEPRI, r3
 801223a:	f3bf 8f6f 	isb	sy
 801223e:	f3bf 8f4f 	dsb	sy
 8012242:	b662      	cpsie	i
 8012244:	60bb      	str	r3, [r7, #8]
}
 8012246:	bf00      	nop
    {
        default:
            configASSERT( pdFALSE );
 8012248:	bf00      	nop
 801224a:	e7fd      	b.n	8012248 <prvNetworkInterfaceInitialise+0x54>
            break;

        case eMacEthInit:

            if( prvEthConfigInit( pxEthHandle, pxInterface ) == pdFALSE )
 801224c:	6879      	ldr	r1, [r7, #4]
 801224e:	6938      	ldr	r0, [r7, #16]
 8012250:	f000 fb02 	bl	8012858 <prvEthConfigInit>
 8012254:	4603      	mov	r3, r0
 8012256:	2b00      	cmp	r3, #0
 8012258:	d036      	beq.n	80122c8 <prvNetworkInterfaceInitialise+0xd4>
            {
                FreeRTOS_debug_printf( ( "prvNetworkInterfaceInitialise: eMacEthInit failed\n" ) );
                break;
            }

            xMacInitStatus = eMacPhyInit;
 801225a:	4b25      	ldr	r3, [pc, #148]	@ (80122f0 <prvNetworkInterfaceInitialise+0xfc>)
 801225c:	2201      	movs	r2, #1
 801225e:	701a      	strb	r2, [r3, #0]
        /* fallthrough */

        case eMacPhyInit:

            if( prvPhyInit( pxPhyObject ) == pdFALSE )
 8012260:	68f8      	ldr	r0, [r7, #12]
 8012262:	f000 fc49 	bl	8012af8 <prvPhyInit>
 8012266:	4603      	mov	r3, r0
 8012268:	2b00      	cmp	r3, #0
 801226a:	d02f      	beq.n	80122cc <prvNetworkInterfaceInitialise+0xd8>
            {
                FreeRTOS_debug_printf( ( "prvNetworkInterfaceInitialise: eMacPhyInit failed\n" ) );
                break;
            }

            xMacInitStatus = eMacPhyStart;
 801226c:	4b20      	ldr	r3, [pc, #128]	@ (80122f0 <prvNetworkInterfaceInitialise+0xfc>)
 801226e:	2202      	movs	r2, #2
 8012270:	701a      	strb	r2, [r3, #0]
        /* fallthrough */

        case eMacPhyStart:

            if( prvPhyStart( pxEthHandle, pxInterface, pxPhyObject ) == pdFALSE )
 8012272:	68fa      	ldr	r2, [r7, #12]
 8012274:	6879      	ldr	r1, [r7, #4]
 8012276:	6938      	ldr	r0, [r7, #16]
 8012278:	f000 fc5a 	bl	8012b30 <prvPhyStart>
 801227c:	4603      	mov	r3, r0
 801227e:	2b00      	cmp	r3, #0
 8012280:	d026      	beq.n	80122d0 <prvNetworkInterfaceInitialise+0xdc>
            {
                FreeRTOS_debug_printf( ( "prvNetworkInterfaceInitialise: eMacPhyStart failed\n" ) );
                break;
            }

            xMacInitStatus = eMacTaskStart;
 8012282:	4b1b      	ldr	r3, [pc, #108]	@ (80122f0 <prvNetworkInterfaceInitialise+0xfc>)
 8012284:	2203      	movs	r2, #3
 8012286:	701a      	strb	r2, [r3, #0]
        /* fallthrough */

        case eMacTaskStart:

            if( prvEMACTaskStart( pxInterface ) == pdFALSE )
 8012288:	6878      	ldr	r0, [r7, #4]
 801228a:	f000 fa5b 	bl	8012744 <prvEMACTaskStart>
 801228e:	4603      	mov	r3, r0
 8012290:	2b00      	cmp	r3, #0
 8012292:	d01f      	beq.n	80122d4 <prvNetworkInterfaceInitialise+0xe0>
            {
                FreeRTOS_debug_printf( ( "prvNetworkInterfaceInitialise: eMacTaskStart failed\n" ) );
                break;
            }

            xMacInitStatus = eMacEthStart;
 8012294:	4b16      	ldr	r3, [pc, #88]	@ (80122f0 <prvNetworkInterfaceInitialise+0xfc>)
 8012296:	2204      	movs	r2, #4
 8012298:	701a      	strb	r2, [r3, #0]
        /* fallthrough */

        case eMacEthStart:

            if( pxEthHandle->gState != HAL_ETH_STATE_STARTED )
 801229a:	693b      	ldr	r3, [r7, #16]
 801229c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80122a0:	2b40      	cmp	r3, #64	@ 0x40
 80122a2:	d005      	beq.n	80122b0 <prvNetworkInterfaceInitialise+0xbc>
            {
                if( HAL_ETH_Start_IT( pxEthHandle ) != HAL_OK )
 80122a4:	6938      	ldr	r0, [r7, #16]
 80122a6:	f7f0 fa89 	bl	80027bc <HAL_ETH_Start_IT>
 80122aa:	4603      	mov	r3, r0
 80122ac:	2b00      	cmp	r3, #0
 80122ae:	d113      	bne.n	80122d8 <prvNetworkInterfaceInitialise+0xe4>
                    FreeRTOS_debug_printf( ( "prvNetworkInterfaceInitialise: eMacEthStart failed\n" ) );
                    break;
                }
            }

            xMacInitStatus = eMacInitComplete;
 80122b0:	4b0f      	ldr	r3, [pc, #60]	@ (80122f0 <prvNetworkInterfaceInitialise+0xfc>)
 80122b2:	2205      	movs	r2, #5
 80122b4:	701a      	strb	r2, [r3, #0]
        /* fallthrough */

        case eMacInitComplete:

            if( prvGetPhyLinkStatus( pxInterface ) != pdTRUE )
 80122b6:	6878      	ldr	r0, [r7, #4]
 80122b8:	f7ff ff86 	bl	80121c8 <prvGetPhyLinkStatus>
 80122bc:	4603      	mov	r3, r0
 80122be:	2b01      	cmp	r3, #1
 80122c0:	d10c      	bne.n	80122dc <prvNetworkInterfaceInitialise+0xe8>
            {
                FreeRTOS_debug_printf( ( "prvNetworkInterfaceInitialise: eMacInitComplete failed\n" ) );
                break;
            }

            xInitResult = pdPASS;
 80122c2:	2301      	movs	r3, #1
 80122c4:	617b      	str	r3, [r7, #20]
 80122c6:	e00a      	b.n	80122de <prvNetworkInterfaceInitialise+0xea>
                break;
 80122c8:	bf00      	nop
 80122ca:	e008      	b.n	80122de <prvNetworkInterfaceInitialise+0xea>
                break;
 80122cc:	bf00      	nop
 80122ce:	e006      	b.n	80122de <prvNetworkInterfaceInitialise+0xea>
                break;
 80122d0:	bf00      	nop
 80122d2:	e004      	b.n	80122de <prvNetworkInterfaceInitialise+0xea>
                break;
 80122d4:	bf00      	nop
 80122d6:	e002      	b.n	80122de <prvNetworkInterfaceInitialise+0xea>
                    break;
 80122d8:	bf00      	nop
 80122da:	e000      	b.n	80122de <prvNetworkInterfaceInitialise+0xea>
                break;
 80122dc:	bf00      	nop
    }

    return xInitResult;
 80122de:	697b      	ldr	r3, [r7, #20]
}
 80122e0:	4618      	mov	r0, r3
 80122e2:	3718      	adds	r7, #24
 80122e4:	46bd      	mov	sp, r7
 80122e6:	bd80      	pop	{r7, pc}
 80122e8:	20003464 	.word	0x20003464
 80122ec:	20003514 	.word	0x20003514
 80122f0:	20003564 	.word	0x20003564

080122f4 <prvNetworkInterfaceOutput>:
/*---------------------------------------------------------------------------*/

static BaseType_t prvNetworkInterfaceOutput( NetworkInterface_t * pxInterface,
                                             NetworkBufferDescriptor_t * const pxDescriptor,
                                             BaseType_t xReleaseAfterSend )
{
 80122f4:	b580      	push	{r7, lr}
 80122f6:	b09e      	sub	sp, #120	@ 0x78
 80122f8:	af00      	add	r7, sp, #0
 80122fa:	60f8      	str	r0, [r7, #12]
 80122fc:	60b9      	str	r1, [r7, #8]
 80122fe:	607a      	str	r2, [r7, #4]
    BaseType_t xResult = pdFAIL;
 8012300:	2300      	movs	r3, #0
 8012302:	677b      	str	r3, [r7, #116]	@ 0x74

    /* Zero-Copy Only */
    configASSERT( xReleaseAfterSend == pdTRUE );
 8012304:	687b      	ldr	r3, [r7, #4]
 8012306:	2b01      	cmp	r3, #1
 8012308:	d00d      	beq.n	8012326 <prvNetworkInterfaceOutput+0x32>
	__asm volatile
 801230a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801230e:	b672      	cpsid	i
 8012310:	f383 8811 	msr	BASEPRI, r3
 8012314:	f3bf 8f6f 	isb	sy
 8012318:	f3bf 8f4f 	dsb	sy
 801231c:	b662      	cpsie	i
 801231e:	663b      	str	r3, [r7, #96]	@ 0x60
}
 8012320:	bf00      	nop
 8012322:	bf00      	nop
 8012324:	e7fd      	b.n	8012322 <prvNetworkInterfaceOutput+0x2e>

    do
    {
        ETH_HandleTypeDef * pxEthHandle = &xEthHandle;
 8012326:	4b66      	ldr	r3, [pc, #408]	@ (80124c0 <prvNetworkInterfaceOutput+0x1cc>)
 8012328:	673b      	str	r3, [r7, #112]	@ 0x70

        if( ( pxDescriptor == NULL ) || ( pxDescriptor->pucEthernetBuffer == NULL ) || ( pxDescriptor->xDataLength > niEMAC_DATA_BUFFER_SIZE ) )
 801232a:	68bb      	ldr	r3, [r7, #8]
 801232c:	2b00      	cmp	r3, #0
 801232e:	f000 80b5 	beq.w	801249c <prvNetworkInterfaceOutput+0x1a8>
 8012332:	68bb      	ldr	r3, [r7, #8]
 8012334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012336:	2b00      	cmp	r3, #0
 8012338:	f000 80b0 	beq.w	801249c <prvNetworkInterfaceOutput+0x1a8>
 801233c:	68bb      	ldr	r3, [r7, #8]
 801233e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012340:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8012344:	f200 80aa 	bhi.w	801249c <prvNetworkInterfaceOutput+0x1a8>
            /* TODO: if xDataLength is greater than niEMAC_DATA_BUFFER_SIZE, you can link buffers */
            FreeRTOS_debug_printf( ( "xNetworkInterfaceOutput: Invalid Descriptor\n" ) );
            break;
        }

        if( prvGetPhyLinkStatus( pxInterface ) == pdFALSE )
 8012348:	68f8      	ldr	r0, [r7, #12]
 801234a:	f7ff ff3d 	bl	80121c8 <prvGetPhyLinkStatus>
 801234e:	4603      	mov	r3, r0
 8012350:	2b00      	cmp	r3, #0
 8012352:	f000 80a5 	beq.w	80124a0 <prvNetworkInterfaceOutput+0x1ac>
        {
            FreeRTOS_debug_printf( ( "xNetworkInterfaceOutput: Link Down\n" ) );
            break;
        }

        if( ( xMacInitStatus != eMacInitComplete ) || ( pxEthHandle->gState != HAL_ETH_STATE_STARTED ) )
 8012356:	4b5b      	ldr	r3, [pc, #364]	@ (80124c4 <prvNetworkInterfaceOutput+0x1d0>)
 8012358:	781b      	ldrb	r3, [r3, #0]
 801235a:	2b05      	cmp	r3, #5
 801235c:	f040 80a2 	bne.w	80124a4 <prvNetworkInterfaceOutput+0x1b0>
 8012360:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8012362:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012366:	2b40      	cmp	r3, #64	@ 0x40
 8012368:	f040 809c 	bne.w	80124a4 <prvNetworkInterfaceOutput+0x1b0>
        {
            FreeRTOS_debug_printf( ( "xNetworkInterfaceOutput: Interface Not Started\n" ) );
            break;
        }

        ETH_TxPacketConfigTypeDef xTxConfig =
 801236c:	f107 0314 	add.w	r3, r7, #20
 8012370:	2238      	movs	r2, #56	@ 0x38
 8012372:	2100      	movs	r1, #0
 8012374:	4618      	mov	r0, r3
 8012376:	f005 f8ec 	bl	8017552 <memset>
 801237a:	2320      	movs	r3, #32
 801237c:	617b      	str	r3, [r7, #20]
            .CRCPadCtrl = ETH_CRC_PAD_INSERT,
            .Attributes = ETH_TX_PACKETS_FEATURES_CRCPAD,
        };

        #if ipconfigIS_ENABLED( ipconfigDRIVER_INCLUDED_TX_IP_CHECKSUM )
            xTxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 801237e:	f44f 0340 	mov.w	r3, #12582912	@ 0xc00000
 8012382:	62bb      	str	r3, [r7, #40]	@ 0x28
            xTxConfig.Attributes |= ETH_TX_PACKETS_FEATURES_CSUM;
 8012384:	697b      	ldr	r3, [r7, #20]
 8012386:	f043 0301 	orr.w	r3, r3, #1
 801238a:	617b      	str	r3, [r7, #20]
        #else
            xTxConfig.ChecksumCtrl = ETH_CHECKSUM_DISABLE;
        #endif

        const EthernetHeader_t * const pxEthHeader = ( const EthernetHeader_t * const ) pxDescriptor->pucEthernetBuffer;
 801238c:	68bb      	ldr	r3, [r7, #8]
 801238e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012390:	66fb      	str	r3, [r7, #108]	@ 0x6c

        if( pxEthHeader->usFrameType == ipIPv4_FRAME_TYPE )
 8012392:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012394:	899b      	ldrh	r3, [r3, #12]
 8012396:	b29b      	uxth	r3, r3
 8012398:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801239c:	d110      	bne.n	80123c0 <prvNetworkInterfaceOutput+0xcc>
        {
            #if ipconfigIS_ENABLED( ipconfigUSE_IPv4 )
                const IPPacket_t * const pxIPPacket = ( const IPPacket_t * const ) pxDescriptor->pucEthernetBuffer;
 801239e:	68bb      	ldr	r3, [r7, #8]
 80123a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80123a2:	66bb      	str	r3, [r7, #104]	@ 0x68

                if( pxIPPacket->xIPHeader.ucProtocol == ipPROTOCOL_ICMP )
 80123a4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80123a6:	7ddb      	ldrb	r3, [r3, #23]
 80123a8:	2b01      	cmp	r3, #1
 80123aa:	d109      	bne.n	80123c0 <prvNetworkInterfaceOutput+0xcc>
                {
                    #if ipconfigIS_ENABLED( ipconfigREPLY_TO_INCOMING_PINGS ) || ipconfigIS_ENABLED( ipconfigSUPPORT_OUTGOING_PINGS )
                        ICMPPacket_t * const pxICMPPacket = ( ICMPPacket_t * const ) pxDescriptor->pucEthernetBuffer;
 80123ac:	68bb      	ldr	r3, [r7, #8]
 80123ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80123b0:	667b      	str	r3, [r7, #100]	@ 0x64
                        #if ipconfigIS_ENABLED( ipconfigDRIVER_INCLUDED_TX_IP_CHECKSUM )
                            pxICMPPacket->xICMPHeader.usChecksum = 0U;
 80123b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80123b4:	2200      	movs	r2, #0
 80123b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80123ba:	2200      	movs	r2, #0
 80123bc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
            #endif /* if ipconfigIS_ENABLED( ipconfigUSE_IPv4 ) */
        }

        ETH_BufferTypeDef xTxBuffer =
        {
            .buffer = pxDescriptor->pucEthernetBuffer,
 80123c0:	68bb      	ldr	r3, [r7, #8]
 80123c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        ETH_BufferTypeDef xTxBuffer =
 80123c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
            .len    = pxDescriptor->xDataLength,
 80123c6:	68bb      	ldr	r3, [r7, #8]
 80123c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        ETH_BufferTypeDef xTxBuffer =
 80123ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80123cc:	2300      	movs	r3, #0
 80123ce:	657b      	str	r3, [r7, #84]	@ 0x54
            .next   = NULL
        };

        xTxConfig.pData = pxDescriptor;
 80123d0:	68bb      	ldr	r3, [r7, #8]
 80123d2:	64bb      	str	r3, [r7, #72]	@ 0x48
        xTxConfig.TxBuffer = &xTxBuffer;
 80123d4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80123d8:	61fb      	str	r3, [r7, #28]
        xTxConfig.Length = xTxBuffer.len;
 80123da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80123dc:	61bb      	str	r3, [r7, #24]
        /* if( xQueueSendToBack( xTxQueue, pxDescriptor, 0 ) != pdPASS )
         * {
         *  xReleaseAfterSend = pdFALSE;
         * } */

        if( xSemaphoreTake( xTxDescSem, pdMS_TO_TICKS( niEMAC_DESCRIPTOR_WAIT_TIME_MS ) ) == pdFALSE )
 80123de:	4b3a      	ldr	r3, [pc, #232]	@ (80124c8 <prvNetworkInterfaceOutput+0x1d4>)
 80123e0:	681b      	ldr	r3, [r3, #0]
 80123e2:	2114      	movs	r1, #20
 80123e4:	4618      	mov	r0, r3
 80123e6:	f002 f8d9 	bl	801459c <xQueueSemaphoreTake>
 80123ea:	4603      	mov	r3, r0
 80123ec:	2b00      	cmp	r3, #0
 80123ee:	d05b      	beq.n	80124a8 <prvNetworkInterfaceOutput+0x1b4>
        {
            FreeRTOS_debug_printf( ( "xNetworkInterfaceOutput: No Descriptors Available\n" ) );
            break;
        }

        if( xSemaphoreTake( xTxMutex, pdMS_TO_TICKS( niEMAC_TX_MAX_BLOCK_TIME_MS ) ) == pdFALSE )
 80123f0:	4b36      	ldr	r3, [pc, #216]	@ (80124cc <prvNetworkInterfaceOutput+0x1d8>)
 80123f2:	681b      	ldr	r3, [r3, #0]
 80123f4:	2114      	movs	r1, #20
 80123f6:	4618      	mov	r0, r3
 80123f8:	f002 f8d0 	bl	801459c <xQueueSemaphoreTake>
 80123fc:	4603      	mov	r3, r0
 80123fe:	2b00      	cmp	r3, #0
 8012400:	d107      	bne.n	8012412 <prvNetworkInterfaceOutput+0x11e>
        {
            FreeRTOS_debug_printf( ( "xNetworkInterfaceOutput: Process Busy\n" ) );
            ( void ) xSemaphoreGive( xTxDescSem );
 8012402:	4b31      	ldr	r3, [pc, #196]	@ (80124c8 <prvNetworkInterfaceOutput+0x1d4>)
 8012404:	6818      	ldr	r0, [r3, #0]
 8012406:	2300      	movs	r3, #0
 8012408:	2200      	movs	r2, #0
 801240a:	2100      	movs	r1, #0
 801240c:	f001 fe30 	bl	8014070 <xQueueGenericSend>
            break;
 8012410:	e04b      	b.n	80124aa <prvNetworkInterfaceOutput+0x1b6>
                const size_t uxLength = xTxBuffer.len + uxDataOffset;
                SCB_CleanDCache_by_Addr( ( uint32_t * ) uxLineStart, uxLength );
            }
        #endif

        if( HAL_ETH_Transmit_IT( pxEthHandle, &xTxConfig ) == HAL_OK )
 8012412:	f107 0314 	add.w	r3, r7, #20
 8012416:	4619      	mov	r1, r3
 8012418:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 801241a:	f7f0 fabf 	bl	800299c <HAL_ETH_Transmit_IT>
 801241e:	4603      	mov	r3, r0
 8012420:	2b00      	cmp	r3, #0
 8012422:	d104      	bne.n	801242e <prvNetworkInterfaceOutput+0x13a>
        {
            /* Released later in deferred task by calling HAL_ETH_ReleaseTxPacket */
            xReleaseAfterSend = pdFALSE;
 8012424:	2300      	movs	r3, #0
 8012426:	607b      	str	r3, [r7, #4]
            xResult = pdPASS;
 8012428:	2301      	movs	r3, #1
 801242a:	677b      	str	r3, [r7, #116]	@ 0x74
 801242c:	e02e      	b.n	801248c <prvNetworkInterfaceOutput+0x198>
        }
        else
        {
            ( void ) xSemaphoreGive( xTxDescSem );
 801242e:	4b26      	ldr	r3, [pc, #152]	@ (80124c8 <prvNetworkInterfaceOutput+0x1d4>)
 8012430:	6818      	ldr	r0, [r3, #0]
 8012432:	2300      	movs	r3, #0
 8012434:	2200      	movs	r2, #0
 8012436:	2100      	movs	r1, #0
 8012438:	f001 fe1a 	bl	8014070 <xQueueGenericSend>
            configASSERT( pxEthHandle->gState == HAL_ETH_STATE_STARTED );
 801243c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801243e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012442:	2b40      	cmp	r3, #64	@ 0x40
 8012444:	d00d      	beq.n	8012462 <prvNetworkInterfaceOutput+0x16e>
	__asm volatile
 8012446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801244a:	b672      	cpsid	i
 801244c:	f383 8811 	msr	BASEPRI, r3
 8012450:	f3bf 8f6f 	isb	sy
 8012454:	f3bf 8f4f 	dsb	sy
 8012458:	b662      	cpsie	i
 801245a:	65fb      	str	r3, [r7, #92]	@ 0x5c
}
 801245c:	bf00      	nop
 801245e:	bf00      	nop
 8012460:	e7fd      	b.n	801245e <prvNetworkInterfaceOutput+0x16a>
            /* Should be impossible if semaphores are correctly implemented */
            configASSERT( ( pxEthHandle->ErrorCode & HAL_ETH_ERROR_BUSY ) == 0 );
 8012462:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8012464:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8012468:	f003 0302 	and.w	r3, r3, #2
 801246c:	2b00      	cmp	r3, #0
 801246e:	d00d      	beq.n	801248c <prvNetworkInterfaceOutput+0x198>
	__asm volatile
 8012470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012474:	b672      	cpsid	i
 8012476:	f383 8811 	msr	BASEPRI, r3
 801247a:	f3bf 8f6f 	isb	sy
 801247e:	f3bf 8f4f 	dsb	sy
 8012482:	b662      	cpsie	i
 8012484:	65bb      	str	r3, [r7, #88]	@ 0x58
}
 8012486:	bf00      	nop
 8012488:	bf00      	nop
 801248a:	e7fd      	b.n	8012488 <prvNetworkInterfaceOutput+0x194>
        }

        ( void ) xSemaphoreGive( xTxMutex );
 801248c:	4b0f      	ldr	r3, [pc, #60]	@ (80124cc <prvNetworkInterfaceOutput+0x1d8>)
 801248e:	6818      	ldr	r0, [r3, #0]
 8012490:	2300      	movs	r3, #0
 8012492:	2200      	movs	r2, #0
 8012494:	2100      	movs	r1, #0
 8012496:	f001 fdeb 	bl	8014070 <xQueueGenericSend>
 801249a:	e006      	b.n	80124aa <prvNetworkInterfaceOutput+0x1b6>
            break;
 801249c:	bf00      	nop
 801249e:	e004      	b.n	80124aa <prvNetworkInterfaceOutput+0x1b6>
            break;
 80124a0:	bf00      	nop
 80124a2:	e002      	b.n	80124aa <prvNetworkInterfaceOutput+0x1b6>
            break;
 80124a4:	bf00      	nop
 80124a6:	e000      	b.n	80124aa <prvNetworkInterfaceOutput+0x1b6>
            break;
 80124a8:	bf00      	nop
    } while( pdFALSE );

    if( xReleaseAfterSend == pdTRUE )
 80124aa:	687b      	ldr	r3, [r7, #4]
 80124ac:	2b01      	cmp	r3, #1
 80124ae:	d102      	bne.n	80124b6 <prvNetworkInterfaceOutput+0x1c2>
    {
        prvReleaseNetworkBufferDescriptor( pxDescriptor );
 80124b0:	68b8      	ldr	r0, [r7, #8]
 80124b2:	f000 fe22 	bl	80130fa <prvReleaseNetworkBufferDescriptor>
    }

    return xResult;
 80124b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
}
 80124b8:	4618      	mov	r0, r3
 80124ba:	3778      	adds	r7, #120	@ 0x78
 80124bc:	46bd      	mov	sp, r7
 80124be:	bd80      	pop	{r7, pc}
 80124c0:	20003464 	.word	0x20003464
 80124c4:	20003564 	.word	0x20003564
 80124c8:	2000355c 	.word	0x2000355c
 80124cc:	20003558 	.word	0x20003558

080124d0 <prvAddAllowedMACAddress>:

/*---------------------------------------------------------------------------*/

static void prvAddAllowedMACAddress( NetworkInterface_t * pxInterface,
                                     const uint8_t * pucMacAddress )
{
 80124d0:	b580      	push	{r7, lr}
 80124d2:	b086      	sub	sp, #24
 80124d4:	af00      	add	r7, sp, #0
 80124d6:	6078      	str	r0, [r7, #4]
 80124d8:	6039      	str	r1, [r7, #0]
    ETH_HandleTypeDef * pxEthHandle = &xEthHandle;
 80124da:	4b12      	ldr	r3, [pc, #72]	@ (8012524 <prvAddAllowedMACAddress+0x54>)
 80124dc:	617b      	str	r3, [r7, #20]

    /* TODO: group address filtering with Mask Byte Control */
    BaseType_t xResult = prvAddDestMACAddrMatch( pxEthHandle->Instance, pucMacAddress );
 80124de:	697b      	ldr	r3, [r7, #20]
 80124e0:	681b      	ldr	r3, [r3, #0]
 80124e2:	6839      	ldr	r1, [r7, #0]
 80124e4:	4618      	mov	r0, r3
 80124e6:	f000 fc23 	bl	8012d30 <prvAddDestMACAddrMatch>
 80124ea:	6138      	str	r0, [r7, #16]

    if( xResult == pdFALSE )
 80124ec:	693b      	ldr	r3, [r7, #16]
 80124ee:	2b00      	cmp	r3, #0
 80124f0:	d114      	bne.n	801251c <prvAddAllowedMACAddress+0x4c>
    {
        const uint8_t ucHashIndex = prvGetMacHashIndex( pucMacAddress );
 80124f2:	6838      	ldr	r0, [r7, #0]
 80124f4:	f000 fb8c 	bl	8012c10 <prvGetMacHashIndex>
 80124f8:	4603      	mov	r3, r0
 80124fa:	73fb      	strb	r3, [r7, #15]

        xResult = prvSetNewDestMACAddrMatch( pxEthHandle->Instance, ucHashIndex, pucMacAddress );
 80124fc:	697b      	ldr	r3, [r7, #20]
 80124fe:	681b      	ldr	r3, [r3, #0]
 8012500:	7bf9      	ldrb	r1, [r7, #15]
 8012502:	683a      	ldr	r2, [r7, #0]
 8012504:	4618      	mov	r0, r3
 8012506:	f000 fce1 	bl	8012ecc <prvSetNewDestMACAddrMatch>
 801250a:	6138      	str	r0, [r7, #16]

        if( xResult == pdFALSE )
 801250c:	693b      	ldr	r3, [r7, #16]
 801250e:	2b00      	cmp	r3, #0
 8012510:	d104      	bne.n	801251c <prvAddAllowedMACAddress+0x4c>
        {
            prvAddDestMACAddrHash( pxEthHandle, ucHashIndex );
 8012512:	7bfb      	ldrb	r3, [r7, #15]
 8012514:	4619      	mov	r1, r3
 8012516:	6978      	ldr	r0, [r7, #20]
 8012518:	f000 fd08 	bl	8012f2c <prvAddDestMACAddrHash>
        }
    }
}
 801251c:	bf00      	nop
 801251e:	3718      	adds	r7, #24
 8012520:	46bd      	mov	sp, r7
 8012522:	bd80      	pop	{r7, pc}
 8012524:	20003464 	.word	0x20003464

08012528 <prvRemoveAllowedMACAddress>:

/*---------------------------------------------------------------------------*/

static void prvRemoveAllowedMACAddress( NetworkInterface_t * pxInterface,
                                        const uint8_t * pucMacAddress )
{
 8012528:	b580      	push	{r7, lr}
 801252a:	b084      	sub	sp, #16
 801252c:	af00      	add	r7, sp, #0
 801252e:	6078      	str	r0, [r7, #4]
 8012530:	6039      	str	r1, [r7, #0]
    ETH_HandleTypeDef * pxEthHandle = &xEthHandle;
 8012532:	4b0a      	ldr	r3, [pc, #40]	@ (801255c <prvRemoveAllowedMACAddress+0x34>)
 8012534:	60fb      	str	r3, [r7, #12]

    const BaseType_t xResult = prvRemoveDestMACAddrMatch( pxEthHandle->Instance, pucMacAddress );
 8012536:	68fb      	ldr	r3, [r7, #12]
 8012538:	681b      	ldr	r3, [r3, #0]
 801253a:	6839      	ldr	r1, [r7, #0]
 801253c:	4618      	mov	r0, r3
 801253e:	f000 fc5f 	bl	8012e00 <prvRemoveDestMACAddrMatch>
 8012542:	60b8      	str	r0, [r7, #8]

    if( xResult == pdFALSE )
 8012544:	68bb      	ldr	r3, [r7, #8]
 8012546:	2b00      	cmp	r3, #0
 8012548:	d103      	bne.n	8012552 <prvRemoveAllowedMACAddress+0x2a>
    {
        prvRemoveDestMACAddrHash( pxEthHandle, pucMacAddress );
 801254a:	6839      	ldr	r1, [r7, #0]
 801254c:	68f8      	ldr	r0, [r7, #12]
 801254e:	f000 fd2b 	bl	8012fa8 <prvRemoveDestMACAddrHash>
    }
}
 8012552:	bf00      	nop
 8012554:	3710      	adds	r7, #16
 8012556:	46bd      	mov	sp, r7
 8012558:	bd80      	pop	{r7, pc}
 801255a:	bf00      	nop
 801255c:	20003464 	.word	0x20003464

08012560 <prvNetworkInterfaceInput>:
/*===========================================================================*/
/*---------------------------------------------------------------------------*/

static BaseType_t prvNetworkInterfaceInput( ETH_HandleTypeDef * pxEthHandle,
                                            NetworkInterface_t * pxInterface )
{
 8012560:	b590      	push	{r4, r7, lr}
 8012562:	b087      	sub	sp, #28
 8012564:	af00      	add	r7, sp, #0
 8012566:	6078      	str	r0, [r7, #4]
 8012568:	6039      	str	r1, [r7, #0]
    BaseType_t xResult = pdFALSE;
 801256a:	2300      	movs	r3, #0
 801256c:	617b      	str	r3, [r7, #20]
    UBaseType_t uxCount = 0;
 801256e:	2300      	movs	r3, #0
 8012570:	613b      	str	r3, [r7, #16]

    #if ipconfigIS_ENABLED( ipconfigUSE_LINKED_RX_MESSAGES )
        NetworkBufferDescriptor_t * pxStartDescriptor = NULL;
        NetworkBufferDescriptor_t * pxEndDescriptor = NULL;
    #endif
    NetworkBufferDescriptor_t * pxCurDescriptor = NULL;
 8012572:	2300      	movs	r3, #0
 8012574:	60bb      	str	r3, [r7, #8]

    if( ( xMacInitStatus == eMacInitComplete ) && ( pxEthHandle->gState == HAL_ETH_STATE_STARTED ) )
 8012576:	4b25      	ldr	r3, [pc, #148]	@ (801260c <prvNetworkInterfaceInput+0xac>)
 8012578:	781b      	ldrb	r3, [r3, #0]
 801257a:	2b05      	cmp	r3, #5
 801257c:	d13b      	bne.n	80125f6 <prvNetworkInterfaceInput+0x96>
 801257e:	687b      	ldr	r3, [r7, #4]
 8012580:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012584:	2b40      	cmp	r3, #64	@ 0x40
 8012586:	d136      	bne.n	80125f6 <prvNetworkInterfaceInput+0x96>
    {
        while( HAL_ETH_ReadData( pxEthHandle, ( void ** ) &pxCurDescriptor ) == HAL_OK )
 8012588:	e02c      	b.n	80125e4 <prvNetworkInterfaceInput+0x84>
        {
            ++uxCount;
 801258a:	693b      	ldr	r3, [r7, #16]
 801258c:	3301      	adds	r3, #1
 801258e:	613b      	str	r3, [r7, #16]

            if( pxCurDescriptor == NULL )
 8012590:	68bb      	ldr	r3, [r7, #8]
 8012592:	2b00      	cmp	r3, #0
 8012594:	d025      	beq.n	80125e2 <prvNetworkInterfaceInput+0x82>
            {
                /* Buffer was dropped, ignore packet */
                continue;
            }

            configASSERT( pxCurDescriptor->xDataLength <= niEMAC_DATA_BUFFER_SIZE );
 8012596:	68bb      	ldr	r3, [r7, #8]
 8012598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801259a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 801259e:	d90d      	bls.n	80125bc <prvNetworkInterfaceInput+0x5c>
	__asm volatile
 80125a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80125a4:	b672      	cpsid	i
 80125a6:	f383 8811 	msr	BASEPRI, r3
 80125aa:	f3bf 8f6f 	isb	sy
 80125ae:	f3bf 8f4f 	dsb	sy
 80125b2:	b662      	cpsie	i
 80125b4:	60fb      	str	r3, [r7, #12]
}
 80125b6:	bf00      	nop
 80125b8:	bf00      	nop
 80125ba:	e7fd      	b.n	80125b8 <prvNetworkInterfaceInput+0x58>

            pxCurDescriptor->pxInterface = pxInterface;
 80125bc:	68bb      	ldr	r3, [r7, #8]
 80125be:	683a      	ldr	r2, [r7, #0]
 80125c0:	62da      	str	r2, [r3, #44]	@ 0x2c
            pxCurDescriptor->pxEndPoint = FreeRTOS_MatchingEndpoint( pxCurDescriptor->pxInterface, pxCurDescriptor->pucEthernetBuffer );
 80125c2:	68bb      	ldr	r3, [r7, #8]
 80125c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80125c6:	68bb      	ldr	r3, [r7, #8]
 80125c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80125ca:	68bc      	ldr	r4, [r7, #8]
 80125cc:	4619      	mov	r1, r3
 80125ce:	4610      	mov	r0, r2
 80125d0:	f7f8 ff26 	bl	800b420 <FreeRTOS_MatchingEndpoint>
 80125d4:	4603      	mov	r3, r0
 80125d6:	6323      	str	r3, [r4, #48]	@ 0x30
                    pxEndDescriptor->pxNextBuffer = pxCurDescriptor;
                }

                pxEndDescriptor = pxCurDescriptor;
            #else /* if ipconfigIS_ENABLED( ipconfigUSE_LINKED_RX_MESSAGES ) */
                prvSendRxEvent( pxCurDescriptor );
 80125d8:	68bb      	ldr	r3, [r7, #8]
 80125da:	4618      	mov	r0, r3
 80125dc:	f000 fda3 	bl	8013126 <prvSendRxEvent>
 80125e0:	e000      	b.n	80125e4 <prvNetworkInterfaceInput+0x84>
                continue;
 80125e2:	bf00      	nop
        while( HAL_ETH_ReadData( pxEthHandle, ( void ** ) &pxCurDescriptor ) == HAL_OK )
 80125e4:	f107 0308 	add.w	r3, r7, #8
 80125e8:	4619      	mov	r1, r3
 80125ea:	6878      	ldr	r0, [r7, #4]
 80125ec:	f7f0 fa32 	bl	8002a54 <HAL_ETH_ReadData>
 80125f0:	4603      	mov	r3, r0
 80125f2:	2b00      	cmp	r3, #0
 80125f4:	d0c9      	beq.n	801258a <prvNetworkInterfaceInput+0x2a>
            #endif /* if ipconfigIS_ENABLED( ipconfigUSE_LINKED_RX_MESSAGES ) */
        }
    }

    if( uxCount > 0 )
 80125f6:	693b      	ldr	r3, [r7, #16]
 80125f8:	2b00      	cmp	r3, #0
 80125fa:	d001      	beq.n	8012600 <prvNetworkInterfaceInput+0xa0>
    {
        #if ipconfigIS_ENABLED( ipconfigUSE_LINKED_RX_MESSAGES )
            prvSendRxEvent( pxStartDescriptor );
        #endif
        xResult = pdTRUE;
 80125fc:	2301      	movs	r3, #1
 80125fe:	617b      	str	r3, [r7, #20]
    }

    return xResult;
 8012600:	697b      	ldr	r3, [r7, #20]
}
 8012602:	4618      	mov	r0, r3
 8012604:	371c      	adds	r7, #28
 8012606:	46bd      	mov	sp, r7
 8012608:	bd90      	pop	{r4, r7, pc}
 801260a:	bf00      	nop
 801260c:	20003564 	.word	0x20003564

08012610 <prvEMACHandlerTask>:

/*---------------------------------------------------------------------------*/

static portTASK_FUNCTION( prvEMACHandlerTask, pvParameters )
{
 8012610:	b580      	push	{r7, lr}
 8012612:	b088      	sub	sp, #32
 8012614:	af00      	add	r7, sp, #0
 8012616:	6078      	str	r0, [r7, #4]
    NetworkInterface_t * pxInterface = ( NetworkInterface_t * ) pvParameters;
 8012618:	687b      	ldr	r3, [r7, #4]
 801261a:	61bb      	str	r3, [r7, #24]
    ETH_HandleTypeDef * pxEthHandle = &xEthHandle;
 801261c:	4b47      	ldr	r3, [pc, #284]	@ (801273c <prvEMACHandlerTask+0x12c>)
 801261e:	617b      	str	r3, [r7, #20]
    EthernetPhy_t * pxPhyObject = &xPhyObject;
 8012620:	4b47      	ldr	r3, [pc, #284]	@ (8012740 <prvEMACHandlerTask+0x130>)
 8012622:	613b      	str	r3, [r7, #16]

    /* iptraceEMAC_TASK_STARTING(); */

    for( ; ; )
    {
        BaseType_t xResult = pdFALSE;
 8012624:	2300      	movs	r3, #0
 8012626:	61fb      	str	r3, [r7, #28]
        uint32_t ulISREvents = 0U;
 8012628:	2300      	movs	r3, #0
 801262a:	60bb      	str	r3, [r7, #8]

        if( xTaskNotifyWait( 0U, eMacEventAll, &ulISREvents, pdMS_TO_TICKS( niEMAC_TASK_MAX_BLOCK_TIME_MS ) ) == pdTRUE )
 801262c:	f107 0208 	add.w	r2, r7, #8
 8012630:	2364      	movs	r3, #100	@ 0x64
 8012632:	217f      	movs	r1, #127	@ 0x7f
 8012634:	2000      	movs	r0, #0
 8012636:	f003 fbf1 	bl	8015e1c <xTaskNotifyWait>
 801263a:	4603      	mov	r3, r0
 801263c:	2b01      	cmp	r3, #1
 801263e:	d14d      	bne.n	80126dc <prvEMACHandlerTask+0xcc>
        {
            if( ( ulISREvents & eMacEventRx ) != 0 )
 8012640:	68bb      	ldr	r3, [r7, #8]
 8012642:	f003 0301 	and.w	r3, r3, #1
 8012646:	2b00      	cmp	r3, #0
 8012648:	d004      	beq.n	8012654 <prvEMACHandlerTask+0x44>
            {
                xResult = prvNetworkInterfaceInput( pxEthHandle, pxInterface );
 801264a:	69b9      	ldr	r1, [r7, #24]
 801264c:	6978      	ldr	r0, [r7, #20]
 801264e:	f7ff ff87 	bl	8012560 <prvNetworkInterfaceInput>
 8012652:	61f8      	str	r0, [r7, #28]
            }

            if( ( ulISREvents & eMacEventTx ) != 0 )
 8012654:	68bb      	ldr	r3, [r7, #8]
 8012656:	f003 0302 	and.w	r3, r3, #2
 801265a:	2b00      	cmp	r3, #0
 801265c:	d002      	beq.n	8012664 <prvEMACHandlerTask+0x54>
            {
                prvReleaseTxPacket( pxEthHandle );
 801265e:	6978      	ldr	r0, [r7, #20]
 8012660:	f000 fcea 	bl	8013038 <prvReleaseTxPacket>
            }

            if( ( ulISREvents & eMacEventErrRx ) != 0 )
 8012664:	68bb      	ldr	r3, [r7, #8]
 8012666:	f003 0304 	and.w	r3, r3, #4
 801266a:	2b00      	cmp	r3, #0
 801266c:	d004      	beq.n	8012678 <prvEMACHandlerTask+0x68>
            {
                xResult = prvNetworkInterfaceInput( pxEthHandle, pxInterface );
 801266e:	69b9      	ldr	r1, [r7, #24]
 8012670:	6978      	ldr	r0, [r7, #20]
 8012672:	f7ff ff75 	bl	8012560 <prvNetworkInterfaceInput>
 8012676:	61f8      	str	r0, [r7, #28]
            }

            if( ( ulISREvents & eMacEventErrTx ) != 0 )
 8012678:	68bb      	ldr	r3, [r7, #8]
 801267a:	f003 0308 	and.w	r3, r3, #8
 801267e:	2b00      	cmp	r3, #0
 8012680:	d002      	beq.n	8012688 <prvEMACHandlerTask+0x78>
            {
                prvReleaseTxPacket( pxEthHandle );
 8012682:	6978      	ldr	r0, [r7, #20]
 8012684:	f000 fcd8 	bl	8013038 <prvReleaseTxPacket>
            }

            if( ( ulISREvents & eMacEventErrEth ) != 0 )
 8012688:	68bb      	ldr	r3, [r7, #8]
 801268a:	f003 0320 	and.w	r3, r3, #32
 801268e:	2b00      	cmp	r3, #0
 8012690:	d024      	beq.n	80126dc <prvEMACHandlerTask+0xcc>
            {
                configASSERT( ( pxEthHandle->ErrorCode & HAL_ETH_ERROR_PARAM ) == 0 );
 8012692:	697b      	ldr	r3, [r7, #20]
 8012694:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8012698:	f003 0301 	and.w	r3, r3, #1
 801269c:	2b00      	cmp	r3, #0
 801269e:	d00d      	beq.n	80126bc <prvEMACHandlerTask+0xac>
	__asm volatile
 80126a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80126a4:	b672      	cpsid	i
 80126a6:	f383 8811 	msr	BASEPRI, r3
 80126aa:	f3bf 8f6f 	isb	sy
 80126ae:	f3bf 8f4f 	dsb	sy
 80126b2:	b662      	cpsie	i
 80126b4:	60fb      	str	r3, [r7, #12]
}
 80126b6:	bf00      	nop
 80126b8:	bf00      	nop
 80126ba:	e7fd      	b.n	80126b8 <prvEMACHandlerTask+0xa8>

                if( pxEthHandle->gState == HAL_ETH_STATE_ERROR )
 80126bc:	697b      	ldr	r3, [r7, #20]
 80126be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80126c2:	2be0      	cmp	r3, #224	@ 0xe0
 80126c4:	d10a      	bne.n	80126dc <prvEMACHandlerTask+0xcc>
                {
                    /* Recover from critical error */
                    ( void ) HAL_ETH_Init( pxEthHandle );
 80126c6:	6978      	ldr	r0, [r7, #20]
 80126c8:	f7ef ffde 	bl	8002688 <HAL_ETH_Init>
                    ( void ) HAL_ETH_Start_IT( pxEthHandle );
 80126cc:	6978      	ldr	r0, [r7, #20]
 80126ce:	f7f0 f875 	bl	80027bc <HAL_ETH_Start_IT>
                    xResult = prvNetworkInterfaceInput( pxEthHandle, pxInterface );
 80126d2:	69b9      	ldr	r1, [r7, #24]
 80126d4:	6978      	ldr	r0, [r7, #20]
 80126d6:	f7ff ff43 	bl	8012560 <prvNetworkInterfaceInput>
 80126da:	61f8      	str	r0, [r7, #28]

            /* if( ( ulISREvents & eMacEventErrMac ) != 0 ) */
            /* if( ( ulISREvents & eMacEventErrDma ) != 0 ) */
        }

        if( xPhyCheckLinkStatus( pxPhyObject, xResult ) != pdFALSE )
 80126dc:	69f9      	ldr	r1, [r7, #28]
 80126de:	6938      	ldr	r0, [r7, #16]
 80126e0:	f7ff fc28 	bl	8011f34 <xPhyCheckLinkStatus>
 80126e4:	4603      	mov	r3, r0
 80126e6:	2b00      	cmp	r3, #0
 80126e8:	d09c      	beq.n	8012624 <prvEMACHandlerTask+0x14>
        {
            if( prvGetPhyLinkStatus( pxInterface ) != pdFALSE )
 80126ea:	69b8      	ldr	r0, [r7, #24]
 80126ec:	f7ff fd6c 	bl	80121c8 <prvGetPhyLinkStatus>
 80126f0:	4603      	mov	r3, r0
 80126f2:	2b00      	cmp	r3, #0
 80126f4:	d017      	beq.n	8012726 <prvEMACHandlerTask+0x116>
            {
                if( pxEthHandle->gState == HAL_ETH_STATE_ERROR )
 80126f6:	697b      	ldr	r3, [r7, #20]
 80126f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80126fc:	2be0      	cmp	r3, #224	@ 0xe0
 80126fe:	d102      	bne.n	8012706 <prvEMACHandlerTask+0xf6>
                {
                    /* Recover from critical error */
                    ( void ) HAL_ETH_Init( pxEthHandle );
 8012700:	6978      	ldr	r0, [r7, #20]
 8012702:	f7ef ffc1 	bl	8002688 <HAL_ETH_Init>
                }

                if( pxEthHandle->gState == HAL_ETH_STATE_READY )
 8012706:	697b      	ldr	r3, [r7, #20]
 8012708:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801270c:	2b10      	cmp	r3, #16
 801270e:	d189      	bne.n	8012624 <prvEMACHandlerTask+0x14>
                {
                    /* Link was down or critical error occurred */
                    if( prvMacUpdateConfig( pxEthHandle, pxPhyObject ) != pdFALSE )
 8012710:	6939      	ldr	r1, [r7, #16]
 8012712:	6978      	ldr	r0, [r7, #20]
 8012714:	f000 fcae 	bl	8013074 <prvMacUpdateConfig>
 8012718:	4603      	mov	r3, r0
 801271a:	2b00      	cmp	r3, #0
 801271c:	d082      	beq.n	8012624 <prvEMACHandlerTask+0x14>
                    {
                        ( void ) HAL_ETH_Start_IT( pxEthHandle );
 801271e:	6978      	ldr	r0, [r7, #20]
 8012720:	f7f0 f84c 	bl	80027bc <HAL_ETH_Start_IT>
 8012724:	e77e      	b.n	8012624 <prvEMACHandlerTask+0x14>
                    }
                }
            }
            else
            {
                ( void ) HAL_ETH_Stop_IT( pxEthHandle );
 8012726:	6978      	ldr	r0, [r7, #20]
 8012728:	f7f0 f8b8 	bl	800289c <HAL_ETH_Stop_IT>
                prvReleaseTxPacket( pxEthHandle );
 801272c:	6978      	ldr	r0, [r7, #20]
 801272e:	f000 fc83 	bl	8013038 <prvReleaseTxPacket>
                #if ( ipconfigIS_ENABLED( ipconfigSUPPORT_NETWORK_DOWN_EVENT ) )
                    FreeRTOS_NetworkDown( pxInterface );
 8012732:	69b8      	ldr	r0, [r7, #24]
 8012734:	f7f7 f8a8 	bl	8009888 <FreeRTOS_NetworkDown>
    {
 8012738:	e774      	b.n	8012624 <prvEMACHandlerTask+0x14>
 801273a:	bf00      	nop
 801273c:	20003464 	.word	0x20003464
 8012740:	20003514 	.word	0x20003514

08012744 <prvEMACTaskStart>:
}

/*---------------------------------------------------------------------------*/

static BaseType_t prvEMACTaskStart( NetworkInterface_t * pxInterface )
{
 8012744:	b580      	push	{r7, lr}
 8012746:	b08a      	sub	sp, #40	@ 0x28
 8012748:	af04      	add	r7, sp, #16
 801274a:	6078      	str	r0, [r7, #4]
    BaseType_t xResult = pdFALSE;
 801274c:	2300      	movs	r3, #0
 801274e:	617b      	str	r3, [r7, #20]

    if( xTxMutex == NULL )
 8012750:	4b36      	ldr	r3, [pc, #216]	@ (801282c <prvEMACTaskStart+0xe8>)
 8012752:	681b      	ldr	r3, [r3, #0]
 8012754:	2b00      	cmp	r3, #0
 8012756:	d11e      	bne.n	8012796 <prvEMACTaskStart+0x52>
    {
        #if ipconfigIS_ENABLED( configSUPPORT_STATIC_ALLOCATION )
            static StaticSemaphore_t xTxMutexBuf;
            xTxMutex = xSemaphoreCreateMutexStatic( &xTxMutexBuf );
 8012758:	4935      	ldr	r1, [pc, #212]	@ (8012830 <prvEMACTaskStart+0xec>)
 801275a:	2001      	movs	r0, #1
 801275c:	f001 fc30 	bl	8013fc0 <xQueueCreateMutexStatic>
 8012760:	4603      	mov	r3, r0
 8012762:	4a32      	ldr	r2, [pc, #200]	@ (801282c <prvEMACTaskStart+0xe8>)
 8012764:	6013      	str	r3, [r2, #0]
        #else
            xTxMutex = xSemaphoreCreateMutex();
        #endif
        configASSERT( xTxMutex != NULL );
 8012766:	4b31      	ldr	r3, [pc, #196]	@ (801282c <prvEMACTaskStart+0xe8>)
 8012768:	681b      	ldr	r3, [r3, #0]
 801276a:	2b00      	cmp	r3, #0
 801276c:	d10d      	bne.n	801278a <prvEMACTaskStart+0x46>
	__asm volatile
 801276e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012772:	b672      	cpsid	i
 8012774:	f383 8811 	msr	BASEPRI, r3
 8012778:	f3bf 8f6f 	isb	sy
 801277c:	f3bf 8f4f 	dsb	sy
 8012780:	b662      	cpsie	i
 8012782:	613b      	str	r3, [r7, #16]
}
 8012784:	bf00      	nop
 8012786:	bf00      	nop
 8012788:	e7fd      	b.n	8012786 <prvEMACTaskStart+0x42>
        #if ( configQUEUE_REGISTRY_SIZE > 0 )
            vQueueAddToRegistry( xTxMutex, niEMAC_TX_MUTEX_NAME );
 801278a:	4b28      	ldr	r3, [pc, #160]	@ (801282c <prvEMACTaskStart+0xe8>)
 801278c:	681b      	ldr	r3, [r3, #0]
 801278e:	4929      	ldr	r1, [pc, #164]	@ (8012834 <prvEMACTaskStart+0xf0>)
 8012790:	4618      	mov	r0, r3
 8012792:	f002 f9b1 	bl	8014af8 <vQueueAddToRegistry>
        #endif
    }

    if( xTxDescSem == NULL )
 8012796:	4b28      	ldr	r3, [pc, #160]	@ (8012838 <prvEMACTaskStart+0xf4>)
 8012798:	681b      	ldr	r3, [r3, #0]
 801279a:	2b00      	cmp	r3, #0
 801279c:	d11f      	bne.n	80127de <prvEMACTaskStart+0x9a>
    {
        #if ( ipconfigIS_ENABLED( configSUPPORT_STATIC_ALLOCATION ) )
            static StaticSemaphore_t xTxDescSemBuf;
            xTxDescSem = xSemaphoreCreateCountingStatic(
 801279e:	4a27      	ldr	r2, [pc, #156]	@ (801283c <prvEMACTaskStart+0xf8>)
 80127a0:	2104      	movs	r1, #4
 80127a2:	2004      	movs	r0, #4
 80127a4:	f001 fc27 	bl	8013ff6 <xQueueCreateCountingSemaphoreStatic>
 80127a8:	4603      	mov	r3, r0
 80127aa:	4a23      	ldr	r2, [pc, #140]	@ (8012838 <prvEMACTaskStart+0xf4>)
 80127ac:	6013      	str	r3, [r2, #0]
            xTxDescSem = xSemaphoreCreateCounting(
                ( UBaseType_t ) ETH_TX_DESC_CNT,
                ( UBaseType_t ) ETH_TX_DESC_CNT
                );
        #endif /* if ( ipconfigIS_ENABLED( configSUPPORT_STATIC_ALLOCATION ) ) */
        configASSERT( xTxDescSem != NULL );
 80127ae:	4b22      	ldr	r3, [pc, #136]	@ (8012838 <prvEMACTaskStart+0xf4>)
 80127b0:	681b      	ldr	r3, [r3, #0]
 80127b2:	2b00      	cmp	r3, #0
 80127b4:	d10d      	bne.n	80127d2 <prvEMACTaskStart+0x8e>
	__asm volatile
 80127b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80127ba:	b672      	cpsid	i
 80127bc:	f383 8811 	msr	BASEPRI, r3
 80127c0:	f3bf 8f6f 	isb	sy
 80127c4:	f3bf 8f4f 	dsb	sy
 80127c8:	b662      	cpsie	i
 80127ca:	60fb      	str	r3, [r7, #12]
}
 80127cc:	bf00      	nop
 80127ce:	bf00      	nop
 80127d0:	e7fd      	b.n	80127ce <prvEMACTaskStart+0x8a>
        #if ( configQUEUE_REGISTRY_SIZE > 0 )
            vQueueAddToRegistry( xTxDescSem, niEMAC_TX_DESC_SEM_NAME );
 80127d2:	4b19      	ldr	r3, [pc, #100]	@ (8012838 <prvEMACTaskStart+0xf4>)
 80127d4:	681b      	ldr	r3, [r3, #0]
 80127d6:	491a      	ldr	r1, [pc, #104]	@ (8012840 <prvEMACTaskStart+0xfc>)
 80127d8:	4618      	mov	r0, r3
 80127da:	f002 f98d 	bl	8014af8 <vQueueAddToRegistry>
        #endif
    }

    if( ( xEMACTaskHandle == NULL ) && ( xTxMutex != NULL ) && ( xTxDescSem != NULL ) )
 80127de:	4b19      	ldr	r3, [pc, #100]	@ (8012844 <prvEMACTaskStart+0x100>)
 80127e0:	681b      	ldr	r3, [r3, #0]
 80127e2:	2b00      	cmp	r3, #0
 80127e4:	d117      	bne.n	8012816 <prvEMACTaskStart+0xd2>
 80127e6:	4b11      	ldr	r3, [pc, #68]	@ (801282c <prvEMACTaskStart+0xe8>)
 80127e8:	681b      	ldr	r3, [r3, #0]
 80127ea:	2b00      	cmp	r3, #0
 80127ec:	d013      	beq.n	8012816 <prvEMACTaskStart+0xd2>
 80127ee:	4b12      	ldr	r3, [pc, #72]	@ (8012838 <prvEMACTaskStart+0xf4>)
 80127f0:	681b      	ldr	r3, [r3, #0]
 80127f2:	2b00      	cmp	r3, #0
 80127f4:	d00f      	beq.n	8012816 <prvEMACTaskStart+0xd2>
    {
        #if ipconfigIS_ENABLED( configSUPPORT_STATIC_ALLOCATION )
            static StackType_t uxEMACTaskStack[ niEMAC_TASK_STACK_SIZE ];
            static StaticTask_t xEMACTaskTCB;
            xEMACTaskHandle = xTaskCreateStatic(
 80127f6:	4b14      	ldr	r3, [pc, #80]	@ (8012848 <prvEMACTaskStart+0x104>)
 80127f8:	9302      	str	r3, [sp, #8]
 80127fa:	4b14      	ldr	r3, [pc, #80]	@ (801284c <prvEMACTaskStart+0x108>)
 80127fc:	9301      	str	r3, [sp, #4]
 80127fe:	2337      	movs	r3, #55	@ 0x37
 8012800:	9300      	str	r3, [sp, #0]
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8012808:	4911      	ldr	r1, [pc, #68]	@ (8012850 <prvEMACTaskStart+0x10c>)
 801280a:	4812      	ldr	r0, [pc, #72]	@ (8012854 <prvEMACTaskStart+0x110>)
 801280c:	f002 f9fc 	bl	8014c08 <xTaskCreateStatic>
 8012810:	4603      	mov	r3, r0
 8012812:	4a0c      	ldr	r2, [pc, #48]	@ (8012844 <prvEMACTaskStart+0x100>)
 8012814:	6013      	str	r3, [r2, #0]
                &xEMACTaskHandle
                );
        #endif /* if ipconfigIS_ENABLED( configSUPPORT_STATIC_ALLOCATION ) */
    }

    if( xEMACTaskHandle != NULL )
 8012816:	4b0b      	ldr	r3, [pc, #44]	@ (8012844 <prvEMACTaskStart+0x100>)
 8012818:	681b      	ldr	r3, [r3, #0]
 801281a:	2b00      	cmp	r3, #0
 801281c:	d001      	beq.n	8012822 <prvEMACTaskStart+0xde>
    {
        xResult = pdTRUE;
 801281e:	2301      	movs	r3, #1
 8012820:	617b      	str	r3, [r7, #20]
    }

    return xResult;
 8012822:	697b      	ldr	r3, [r7, #20]
}
 8012824:	4618      	mov	r0, r3
 8012826:	3718      	adds	r7, #24
 8012828:	46bd      	mov	sp, r7
 801282a:	bd80      	pop	{r7, pc}
 801282c:	20003558 	.word	0x20003558
 8012830:	200035b4 	.word	0x200035b4
 8012834:	080187f0 	.word	0x080187f0
 8012838:	2000355c 	.word	0x2000355c
 801283c:	20003604 	.word	0x20003604
 8012840:	08018800 	.word	0x08018800
 8012844:	20003554 	.word	0x20003554
 8012848:	20004654 	.word	0x20004654
 801284c:	20003654 	.word	0x20003654
 8012850:	08018810 	.word	0x08018810
 8012854:	08012611 	.word	0x08012611

08012858 <prvEthConfigInit>:
/*===========================================================================*/
/*---------------------------------------------------------------------------*/

static BaseType_t prvEthConfigInit( ETH_HandleTypeDef * pxEthHandle,
                                    NetworkInterface_t * pxInterface )
{
 8012858:	b580      	push	{r7, lr}
 801285a:	b0ae      	sub	sp, #184	@ 0xb8
 801285c:	af00      	add	r7, sp, #0
 801285e:	6078      	str	r0, [r7, #4]
 8012860:	6039      	str	r1, [r7, #0]
    BaseType_t xResult = pdFALSE;
 8012862:	2300      	movs	r3, #0
 8012864:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

    pxEthHandle->Instance = ETH;
 8012868:	687b      	ldr	r3, [r7, #4]
 801286a:	4a7d      	ldr	r2, [pc, #500]	@ (8012a60 <prvEthConfigInit+0x208>)
 801286c:	601a      	str	r2, [r3, #0]
    pxEthHandle->Init.MediaInterface = ipconfigIS_ENABLED( niEMAC_USE_RMII ) ? HAL_ETH_RMII_MODE : HAL_ETH_MII_MODE;
 801286e:	687b      	ldr	r3, [r7, #4]
 8012870:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8012874:	609a      	str	r2, [r3, #8]
    pxEthHandle->Init.RxBuffLen = niEMAC_DATA_BUFFER_SIZE;
 8012876:	687b      	ldr	r3, [r7, #4]
 8012878:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 801287c:	615a      	str	r2, [r3, #20]
    /* configASSERT( pxEthHandle->Init.RxBuffLen <= ETH_MAX_PACKET_SIZE ); */
    configASSERT( pxEthHandle->Init.RxBuffLen % 4U == 0 );
 801287e:	687b      	ldr	r3, [r7, #4]
 8012880:	695b      	ldr	r3, [r3, #20]
 8012882:	f003 0303 	and.w	r3, r3, #3
 8012886:	2b00      	cmp	r3, #0
 8012888:	d00e      	beq.n	80128a8 <prvEthConfigInit+0x50>
	__asm volatile
 801288a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801288e:	b672      	cpsid	i
 8012890:	f383 8811 	msr	BASEPRI, r3
 8012894:	f3bf 8f6f 	isb	sy
 8012898:	f3bf 8f4f 	dsb	sy
 801289c:	b662      	cpsie	i
 801289e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
}
 80128a2:	bf00      	nop
 80128a4:	bf00      	nop
 80128a6:	e7fd      	b.n	80128a4 <prvEthConfigInit+0x4c>
    #if ( defined( niEMAC_STM32FX ) && defined( ETH_RX_BUF_SIZE ) )
        configASSERT( pxEthHandle->Init.RxBuffLen == ETH_RX_BUF_SIZE );
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	695b      	ldr	r3, [r3, #20]
 80128ac:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80128b0:	d00e      	beq.n	80128d0 <prvEthConfigInit+0x78>
	__asm volatile
 80128b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80128b6:	b672      	cpsid	i
 80128b8:	f383 8811 	msr	BASEPRI, r3
 80128bc:	f3bf 8f6f 	isb	sy
 80128c0:	f3bf 8f4f 	dsb	sy
 80128c4:	b662      	cpsie	i
 80128c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
}
 80128ca:	bf00      	nop
 80128cc:	bf00      	nop
 80128ce:	e7fd      	b.n	80128cc <prvEthConfigInit+0x74>
    #endif

    static ETH_DMADescTypeDef xDMADescTx[ ETH_TX_DESC_CNT ] __ALIGNED( portBYTE_ALIGNMENT ) __attribute__( ( section( niEMAC_TX_DESC_SECTION ) ) );
    static ETH_DMADescTypeDef xDMADescRx[ ETH_RX_DESC_CNT ] __ALIGNED( portBYTE_ALIGNMENT ) __attribute__( ( section( niEMAC_RX_DESC_SECTION ) ) );
    pxEthHandle->Init.TxDesc = xDMADescTx;
 80128d0:	687b      	ldr	r3, [r7, #4]
 80128d2:	4a64      	ldr	r2, [pc, #400]	@ (8012a64 <prvEthConfigInit+0x20c>)
 80128d4:	60da      	str	r2, [r3, #12]
    pxEthHandle->Init.RxDesc = xDMADescRx;
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	4a63      	ldr	r2, [pc, #396]	@ (8012a68 <prvEthConfigInit+0x210>)
 80128da:	611a      	str	r2, [r3, #16]
    ( void ) memset( &xDMADescTx, 0, sizeof( xDMADescTx ) );
 80128dc:	22a0      	movs	r2, #160	@ 0xa0
 80128de:	2100      	movs	r1, #0
 80128e0:	4860      	ldr	r0, [pc, #384]	@ (8012a64 <prvEthConfigInit+0x20c>)
 80128e2:	f004 fe36 	bl	8017552 <memset>
    ( void ) memset( &xDMADescRx, 0, sizeof( xDMADescRx ) );
 80128e6:	22a0      	movs	r2, #160	@ 0xa0
 80128e8:	2100      	movs	r1, #0
 80128ea:	485f      	ldr	r0, [pc, #380]	@ (8012a68 <prvEthConfigInit+0x210>)
 80128ec:	f004 fe31 	bl	8017552 <memset>

    const NetworkEndPoint_t * const pxEndPoint = FreeRTOS_FirstEndPoint( pxInterface );
 80128f0:	6838      	ldr	r0, [r7, #0]
 80128f2:	f7f8 fd5d 	bl	800b3b0 <FreeRTOS_FirstEndPoint>
 80128f6:	f8c7 00b0 	str.w	r0, [r7, #176]	@ 0xb0

    if( pxEndPoint != NULL )
 80128fa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80128fe:	2b00      	cmp	r3, #0
 8012900:	d03c      	beq.n	801297c <prvEthConfigInit+0x124>
    {
        pxEthHandle->Init.MACAddr = ( uint8_t * ) pxEndPoint->xMACAddress.ucBytes;
 8012902:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8012906:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 801290a:	687b      	ldr	r3, [r7, #4]
 801290c:	605a      	str	r2, [r3, #4]

        if( HAL_ETH_Init( pxEthHandle ) == HAL_OK )
 801290e:	6878      	ldr	r0, [r7, #4]
 8012910:	f7ef feba 	bl	8002688 <HAL_ETH_Init>
 8012914:	4603      	mov	r3, r0
 8012916:	2b00      	cmp	r3, #0
 8012918:	d130      	bne.n	801297c <prvEthConfigInit+0x124>
        {
            #if defined( niEMAC_STM32FX )
                /* This function doesn't get called in Fxx driver */
                HAL_ETH_SetMDIOClockRange( pxEthHandle );
 801291a:	6878      	ldr	r0, [r7, #4]
 801291c:	f7f0 fdb8 	bl	8003490 <HAL_ETH_SetMDIOClockRange>
            #endif
            ETH_MACConfigTypeDef xMACConfig;
            ( void ) HAL_ETH_GetMACConfig( pxEthHandle, &xMACConfig );
 8012920:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8012924:	4619      	mov	r1, r3
 8012926:	6878      	ldr	r0, [r7, #4]
 8012928:	f7f0 fba8 	bl	800307c <HAL_ETH_GetMACConfig>
            xMACConfig.ChecksumOffload = ( FunctionalState ) ipconfigIS_ENABLED( ipconfigDRIVER_INCLUDED_RX_IP_CHECKSUM );
 801292c:	2301      	movs	r3, #1
 801292e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
            xMACConfig.CRCStripTypePacket = DISABLE;
 8012932:	2300      	movs	r3, #0
 8012934:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
            xMACConfig.AutomaticPadCRCStrip = ENABLE;
 8012938:	2301      	movs	r3, #1
 801293a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
            xMACConfig.RetryTransmission = ENABLE;
 801293e:	2301      	movs	r3, #1
 8012940:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
            ( void ) HAL_ETH_SetMACConfig( pxEthHandle, &xMACConfig );
 8012944:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8012948:	4619      	mov	r1, r3
 801294a:	6878      	ldr	r0, [r7, #4]
 801294c:	f7f0 fd6c 	bl	8003428 <HAL_ETH_SetMACConfig>

            ETH_DMAConfigTypeDef xDMAConfig;
            ( void ) HAL_ETH_GetDMAConfig( pxEthHandle, &xDMAConfig );
 8012950:	f107 0308 	add.w	r3, r7, #8
 8012954:	4619      	mov	r1, r3
 8012956:	6878      	ldr	r0, [r7, #4]
 8012958:	f7f0 fc88 	bl	800326c <HAL_ETH_GetDMAConfig>
            #if defined( niEMAC_STM32FX )
                xDMAConfig.EnhancedDescriptorFormat = ( FunctionalState ) ( ipconfigIS_ENABLED( ipconfigDRIVER_INCLUDED_RX_IP_CHECKSUM ) || ipconfigIS_ENABLED( ipconfigDRIVER_INCLUDED_TX_IP_CHECKSUM ) );
 801295c:	2301      	movs	r3, #1
 801295e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
                /* #if ipconfigIS_ENABLED( ipconfigUSE_TCP ) && ipconfigIS_ENABLED( niEMAC_TCP_SEGMENTATION )
                 *  xDMAConfig.TCPSegmentation = ENABLE;
                 *  xDMAConfig.MaximumSegmentSize = ipconfigTCP_MSS;
                 #endif */
            #endif
            ( void ) HAL_ETH_SetDMAConfig( pxEthHandle, &xDMAConfig );
 8012962:	f107 0308 	add.w	r3, r7, #8
 8012966:	4619      	mov	r1, r3
 8012968:	6878      	ldr	r0, [r7, #4]
 801296a:	f7f0 fd77 	bl	800345c <HAL_ETH_SetDMAConfig>
                /* HAL_ETHEx_DisableARPOffload( pxEthHandle );
                 * HAL_ETHEx_SetARPAddressMatch( pxEthHandle, ulSourceIPAddress );
                 * HAL_ETHEx_EnableARPOffload( pxEthHandle ); */
            #endif

            prvInitMacAddresses( pxEthHandle, pxInterface );
 801296e:	6839      	ldr	r1, [r7, #0]
 8012970:	6878      	ldr	r0, [r7, #4]
 8012972:	f000 f881 	bl	8012a78 <prvInitMacAddresses>

            xResult = pdTRUE;
 8012976:	2301      	movs	r3, #1
 8012978:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
        }
    }

    if( xResult == pdTRUE )
 801297c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8012980:	2b01      	cmp	r3, #1
 8012982:	d167      	bne.n	8012a54 <prvEthConfigInit+0x1fc>
    {
        #ifdef niEMAC_CACHEABLE
            if( niEMAC_CACHE_ENABLED )
 8012984:	4b39      	ldr	r3, [pc, #228]	@ (8012a6c <prvEthConfigInit+0x214>)
 8012986:	695b      	ldr	r3, [r3, #20]
 8012988:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801298c:	2b00      	cmp	r3, #0
 801298e:	d014      	beq.n	80129ba <prvEthConfigInit+0x162>
            {
                #ifdef niEMAC_MPU
                    configASSERT( niEMAC_MPU_ENABLED != 0 );
 8012990:	4b37      	ldr	r3, [pc, #220]	@ (8012a70 <prvEthConfigInit+0x218>)
 8012992:	685b      	ldr	r3, [r3, #4]
 8012994:	f003 0301 	and.w	r3, r3, #1
 8012998:	2b00      	cmp	r3, #0
 801299a:	d10e      	bne.n	80129ba <prvEthConfigInit+0x162>
	__asm volatile
 801299c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80129a0:	b672      	cpsid	i
 80129a2:	f383 8811 	msr	BASEPRI, r3
 80129a6:	f3bf 8f6f 	isb	sy
 80129aa:	f3bf 8f4f 	dsb	sy
 80129ae:	b662      	cpsie	i
 80129b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
}
 80129b4:	bf00      	nop
 80129b6:	bf00      	nop
 80129b8:	e7fd      	b.n	80129b6 <prvEthConfigInit+0x15e>
                /* _FLD2VAL( SCB_CCSIDR_LINESIZE, SCB->CCSIDR ) */
            }
        #endif

        #ifdef configPRIO_BITS
            const uint32_t ulPrioBits = configPRIO_BITS;
 80129ba:	2304      	movs	r3, #4
 80129bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        #else
            const uint32_t ulPrioBits = __NVIC_PRIO_BITS;
        #endif
        const uint32_t ulPriority = NVIC_GetPriority( ETH_IRQn ) << ( 8U - ulPrioBits );
 80129c0:	203d      	movs	r0, #61	@ 0x3d
 80129c2:	f7ff fba1 	bl	8012108 <__NVIC_GetPriority>
 80129c6:	4602      	mov	r2, r0
 80129c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80129cc:	f1c3 0308 	rsb	r3, r3, #8
 80129d0:	fa02 f303 	lsl.w	r3, r2, r3
 80129d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

        if( ulPriority < configMAX_SYSCALL_INTERRUPT_PRIORITY )
 80129d8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80129dc:	2b4f      	cmp	r3, #79	@ 0x4f
 80129de:	d80a      	bhi.n	80129f6 <prvEthConfigInit+0x19e>
        {
            FreeRTOS_debug_printf( ( "prvEthConfigInit: Incorrectly set ETH_IRQn priority\n" ) );
            NVIC_SetPriority( ETH_IRQn, configMAX_SYSCALL_INTERRUPT_PRIORITY >> ( 8U - ulPrioBits ) );
 80129e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80129e4:	f1c3 0308 	rsb	r3, r3, #8
 80129e8:	2250      	movs	r2, #80	@ 0x50
 80129ea:	fa42 f303 	asr.w	r3, r2, r3
 80129ee:	4619      	mov	r1, r3
 80129f0:	203d      	movs	r0, #61	@ 0x3d
 80129f2:	f7ff fb5f 	bl	80120b4 <__NVIC_SetPriority>
        }

        if( NVIC_GetEnableIRQ( ETH_IRQn ) == 0 )
 80129f6:	203d      	movs	r0, #61	@ 0x3d
 80129f8:	f7ff fb3c 	bl	8012074 <__NVIC_GetEnableIRQ>
 80129fc:	4603      	mov	r3, r0
 80129fe:	2b00      	cmp	r3, #0
 8012a00:	d102      	bne.n	8012a08 <prvEthConfigInit+0x1b0>
        {
            FreeRTOS_debug_printf( ( "prvEthConfigInit: ETH_IRQn was not enabled by application\n" ) );
            HAL_NVIC_EnableIRQ( ETH_IRQn );
 8012a02:	203d      	movs	r0, #61	@ 0x3d
 8012a04:	f7ef fdba 	bl	800257c <HAL_NVIC_EnableIRQ>
        }

        #ifdef niEMAC_STM32FX
            configASSERT( __HAL_RCC_ETH_IS_CLK_ENABLED() != 0 );
 8012a08:	4b1a      	ldr	r3, [pc, #104]	@ (8012a74 <prvEthConfigInit+0x21c>)
 8012a0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012a0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8012a10:	2b00      	cmp	r3, #0
 8012a12:	d00d      	beq.n	8012a30 <prvEthConfigInit+0x1d8>
 8012a14:	4b17      	ldr	r3, [pc, #92]	@ (8012a74 <prvEthConfigInit+0x21c>)
 8012a16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012a18:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8012a1c:	2b00      	cmp	r3, #0
 8012a1e:	d007      	beq.n	8012a30 <prvEthConfigInit+0x1d8>
 8012a20:	4b14      	ldr	r3, [pc, #80]	@ (8012a74 <prvEthConfigInit+0x21c>)
 8012a22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012a24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8012a28:	2b00      	cmp	r3, #0
 8012a2a:	d001      	beq.n	8012a30 <prvEthConfigInit+0x1d8>
 8012a2c:	2301      	movs	r3, #1
 8012a2e:	e000      	b.n	8012a32 <prvEthConfigInit+0x1da>
 8012a30:	2300      	movs	r3, #0
 8012a32:	2b00      	cmp	r3, #0
 8012a34:	d10e      	bne.n	8012a54 <prvEthConfigInit+0x1fc>
	__asm volatile
 8012a36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a3a:	b672      	cpsid	i
 8012a3c:	f383 8811 	msr	BASEPRI, r3
 8012a40:	f3bf 8f6f 	isb	sy
 8012a44:	f3bf 8f4f 	dsb	sy
 8012a48:	b662      	cpsie	i
 8012a4a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
}
 8012a4e:	bf00      	nop
 8012a50:	bf00      	nop
 8012a52:	e7fd      	b.n	8012a50 <prvEthConfigInit+0x1f8>
            configASSERT( __HAL_RCC_ETH1TX_IS_CLK_ENABLED() != 0 );
            configASSERT( __HAL_RCC_ETH1RX_IS_CLK_ENABLED() != 0 );
        #endif
    }

    return xResult;
 8012a54:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
}
 8012a58:	4618      	mov	r0, r3
 8012a5a:	37b8      	adds	r7, #184	@ 0xb8
 8012a5c:	46bd      	mov	sp, r7
 8012a5e:	bd80      	pop	{r7, pc}
 8012a60:	40028000 	.word	0x40028000
 8012a64:	200001c0 	.word	0x200001c0
 8012a68:	20000260 	.word	0x20000260
 8012a6c:	e000ed00 	.word	0xe000ed00
 8012a70:	e000ed90 	.word	0xe000ed90
 8012a74:	40023800 	.word	0x40023800

08012a78 <prvInitMacAddresses>:

/*---------------------------------------------------------------------------*/

static void prvInitMacAddresses( ETH_HandleTypeDef * pxEthHandle,
                                 NetworkInterface_t * pxInterface )
{
 8012a78:	b580      	push	{r7, lr}
 8012a7a:	b088      	sub	sp, #32
 8012a7c:	af00      	add	r7, sp, #0
 8012a7e:	6078      	str	r0, [r7, #4]
 8012a80:	6039      	str	r1, [r7, #0]
    ETH_MACFilterConfigTypeDef xFilterConfig;

    ( void ) HAL_ETH_GetMACFilterConfig( pxEthHandle, &xFilterConfig );
 8012a82:	f107 030c 	add.w	r3, r7, #12
 8012a86:	4619      	mov	r1, r3
 8012a88:	6878      	ldr	r0, [r7, #4]
 8012a8a:	f7f0 fd99 	bl	80035c0 <HAL_ETH_GetMACFilterConfig>
    xFilterConfig.ReceiveAllMode = DISABLE;
 8012a8e:	2300      	movs	r3, #0
 8012a90:	737b      	strb	r3, [r7, #13]
    xFilterConfig.HachOrPerfectFilter = ENABLE;
 8012a92:	2301      	movs	r3, #1
 8012a94:	73bb      	strb	r3, [r7, #14]
    xFilterConfig.SrcAddrFiltering = DISABLE;
 8012a96:	2300      	movs	r3, #0
 8012a98:	74bb      	strb	r3, [r7, #18]
    xFilterConfig.SrcAddrInverseFiltering = DISABLE;
 8012a9a:	2300      	movs	r3, #0
 8012a9c:	74fb      	strb	r3, [r7, #19]
    xFilterConfig.ControlPacketsFilter = ETH_CTRLPACKETS_BLOCK_ALL;
 8012a9e:	2340      	movs	r3, #64	@ 0x40
 8012aa0:	61bb      	str	r3, [r7, #24]
    xFilterConfig.BroadcastFilter = ENABLE;
 8012aa2:	2301      	movs	r3, #1
 8012aa4:	757b      	strb	r3, [r7, #21]
    xFilterConfig.PassAllMulticast = DISABLE;
 8012aa6:	2300      	movs	r3, #0
 8012aa8:	747b      	strb	r3, [r7, #17]
    xFilterConfig.DestAddrInverseFiltering = DISABLE;
 8012aaa:	2300      	movs	r3, #0
 8012aac:	753b      	strb	r3, [r7, #20]
    xFilterConfig.HashMulticast = ENABLE;
 8012aae:	2301      	movs	r3, #1
 8012ab0:	743b      	strb	r3, [r7, #16]
    xFilterConfig.HashUnicast = ENABLE;
 8012ab2:	2301      	movs	r3, #1
 8012ab4:	73fb      	strb	r3, [r7, #15]
    xFilterConfig.PromiscuousMode = DISABLE;
 8012ab6:	2300      	movs	r3, #0
 8012ab8:	733b      	strb	r3, [r7, #12]
    ( void ) HAL_ETH_SetMACFilterConfig( pxEthHandle, &xFilterConfig );
 8012aba:	f107 030c 	add.w	r3, r7, #12
 8012abe:	4619      	mov	r1, r3
 8012ac0:	6878      	ldr	r0, [r7, #4]
 8012ac2:	f7f0 fd27 	bl	8003514 <HAL_ETH_SetMACFilterConfig>

    NetworkEndPoint_t * pxEndPoint;

    for( pxEndPoint = FreeRTOS_FirstEndPoint( pxInterface ); pxEndPoint != NULL; pxEndPoint = FreeRTOS_NextEndPoint( pxInterface, pxEndPoint ) )
 8012ac6:	6838      	ldr	r0, [r7, #0]
 8012ac8:	f7f8 fc72 	bl	800b3b0 <FreeRTOS_FirstEndPoint>
 8012acc:	61f8      	str	r0, [r7, #28]
 8012ace:	e00a      	b.n	8012ae6 <prvInitMacAddresses+0x6e>
    {
        prvAddAllowedMACAddress( pxInterface, pxEndPoint->xMACAddress.ucBytes );
 8012ad0:	69fb      	ldr	r3, [r7, #28]
 8012ad2:	3338      	adds	r3, #56	@ 0x38
 8012ad4:	4619      	mov	r1, r3
 8012ad6:	6838      	ldr	r0, [r7, #0]
 8012ad8:	f7ff fcfa 	bl	80124d0 <prvAddAllowedMACAddress>
    for( pxEndPoint = FreeRTOS_FirstEndPoint( pxInterface ); pxEndPoint != NULL; pxEndPoint = FreeRTOS_NextEndPoint( pxInterface, pxEndPoint ) )
 8012adc:	69f9      	ldr	r1, [r7, #28]
 8012ade:	6838      	ldr	r0, [r7, #0]
 8012ae0:	f7f8 fcae 	bl	800b440 <FreeRTOS_NextEndPoint>
 8012ae4:	61f8      	str	r0, [r7, #28]
 8012ae6:	69fb      	ldr	r3, [r7, #28]
 8012ae8:	2b00      	cmp	r3, #0
 8012aea:	d1f1      	bne.n	8012ad0 <prvInitMacAddresses+0x58>
        #endif
        #if ipconfigIS_ENABLED( ipconfigUSE_LLMNR )
            prvAddAllowedMACAddress( pxInterface, xLLMNR_MacAddressIPv6.ucBytes );
        #endif
    #endif
}
 8012aec:	bf00      	nop
 8012aee:	bf00      	nop
 8012af0:	3720      	adds	r7, #32
 8012af2:	46bd      	mov	sp, r7
 8012af4:	bd80      	pop	{r7, pc}
	...

08012af8 <prvPhyInit>:
#endif /* ifdef niEMAC_STM32HX */

/*---------------------------------------------------------------------------*/

static BaseType_t prvPhyInit( EthernetPhy_t * pxPhyObject )
{
 8012af8:	b580      	push	{r7, lr}
 8012afa:	b084      	sub	sp, #16
 8012afc:	af00      	add	r7, sp, #0
 8012afe:	6078      	str	r0, [r7, #4]
    BaseType_t xResult = pdFAIL;
 8012b00:	2300      	movs	r3, #0
 8012b02:	60fb      	str	r3, [r7, #12]

    vPhyInitialise( pxPhyObject, ( xApplicationPhyReadHook_t ) prvPhyReadReg, ( xApplicationPhyWriteHook_t ) prvPhyWriteReg );
 8012b04:	4a08      	ldr	r2, [pc, #32]	@ (8012b28 <prvPhyInit+0x30>)
 8012b06:	4909      	ldr	r1, [pc, #36]	@ (8012b2c <prvPhyInit+0x34>)
 8012b08:	6878      	ldr	r0, [r7, #4]
 8012b0a:	f7fe fea3 	bl	8011854 <vPhyInitialise>

    if( xPhyDiscover( pxPhyObject ) != 0 )
 8012b0e:	6878      	ldr	r0, [r7, #4]
 8012b10:	f7fe feb5 	bl	801187e <xPhyDiscover>
 8012b14:	4603      	mov	r3, r0
 8012b16:	2b00      	cmp	r3, #0
 8012b18:	d001      	beq.n	8012b1e <prvPhyInit+0x26>
    {
        xResult = pdPASS;
 8012b1a:	2301      	movs	r3, #1
 8012b1c:	60fb      	str	r3, [r7, #12]
    }

    return xResult;
 8012b1e:	68fb      	ldr	r3, [r7, #12]
}
 8012b20:	4618      	mov	r0, r3
 8012b22:	3710      	adds	r7, #16
 8012b24:	46bd      	mov	sp, r7
 8012b26:	bd80      	pop	{r7, pc}
 8012b28:	08012191 	.word	0x08012191
 8012b2c:	08012159 	.word	0x08012159

08012b30 <prvPhyStart>:

static BaseType_t prvPhyStart( ETH_HandleTypeDef * pxEthHandle,
                               NetworkInterface_t * pxInterface,
                               EthernetPhy_t * pxPhyObject )
{
 8012b30:	b580      	push	{r7, lr}
 8012b32:	b086      	sub	sp, #24
 8012b34:	af00      	add	r7, sp, #0
 8012b36:	60f8      	str	r0, [r7, #12]
 8012b38:	60b9      	str	r1, [r7, #8]
 8012b3a:	607a      	str	r2, [r7, #4]
    BaseType_t xResult = pdFALSE;
 8012b3c:	2300      	movs	r3, #0
 8012b3e:	617b      	str	r3, [r7, #20]

    if( prvGetPhyLinkStatus( pxInterface ) == pdFALSE )
 8012b40:	68b8      	ldr	r0, [r7, #8]
 8012b42:	f7ff fb41 	bl	80121c8 <prvGetPhyLinkStatus>
 8012b46:	4603      	mov	r3, r0
 8012b48:	2b00      	cmp	r3, #0
 8012b4a:	d11a      	bne.n	8012b82 <prvPhyStart+0x52>
    {
        const PhyProperties_t xPhyProperties =
 8012b4c:	2300      	movs	r3, #0
 8012b4e:	613b      	str	r3, [r7, #16]
 8012b50:	2303      	movs	r3, #3
 8012b52:	743b      	strb	r3, [r7, #16]
 8012b54:	2303      	movs	r3, #3
 8012b56:	747b      	strb	r3, [r7, #17]
 8012b58:	2303      	movs	r3, #3
 8012b5a:	74bb      	strb	r3, [r7, #18]
        #if ipconfigIS_DISABLED( niEMAC_AUTO_NEGOTIATION )
            pxPhyObject->xPhyPreferences.ucSpeed = xPhyProperties.ucSpeed;
            pxPhyObject->xPhyPreferences.ucDuplex = xPhyProperties.ucDuplex;
        #endif

        if( xPhyConfigure( pxPhyObject, &xPhyProperties ) == 0 )
 8012b5c:	f107 0310 	add.w	r3, r7, #16
 8012b60:	4619      	mov	r1, r3
 8012b62:	6878      	ldr	r0, [r7, #4]
 8012b64:	f7fe ff71 	bl	8011a4a <xPhyConfigure>
 8012b68:	4603      	mov	r3, r0
 8012b6a:	2b00      	cmp	r3, #0
 8012b6c:	d10b      	bne.n	8012b86 <prvPhyStart+0x56>
        {
            if( prvMacUpdateConfig( pxEthHandle, pxPhyObject ) != pdFALSE )
 8012b6e:	6879      	ldr	r1, [r7, #4]
 8012b70:	68f8      	ldr	r0, [r7, #12]
 8012b72:	f000 fa7f 	bl	8013074 <prvMacUpdateConfig>
 8012b76:	4603      	mov	r3, r0
 8012b78:	2b00      	cmp	r3, #0
 8012b7a:	d004      	beq.n	8012b86 <prvPhyStart+0x56>
            {
                xResult = pdTRUE;
 8012b7c:	2301      	movs	r3, #1
 8012b7e:	617b      	str	r3, [r7, #20]
 8012b80:	e001      	b.n	8012b86 <prvPhyStart+0x56>
            }
        }
    }
    else
    {
        xResult = pdTRUE;
 8012b82:	2301      	movs	r3, #1
 8012b84:	617b      	str	r3, [r7, #20]
    }

    return xResult;
 8012b86:	697b      	ldr	r3, [r7, #20]
}
 8012b88:	4618      	mov	r0, r3
 8012b8a:	3718      	adds	r7, #24
 8012b8c:	46bd      	mov	sp, r7
 8012b8e:	bd80      	pop	{r7, pc}

08012b90 <prvCalcCrc32>:
/*===========================================================================*/
/*---------------------------------------------------------------------------*/

/* Compute the CRC32 of the given MAC address as per IEEE 802.3 CRC32 */
static uint32_t prvCalcCrc32( const uint8_t * const pucMACAddr )
{
 8012b90:	b480      	push	{r7}
 8012b92:	b089      	sub	sp, #36	@ 0x24
 8012b94:	af00      	add	r7, sp, #0
 8012b96:	6078      	str	r0, [r7, #4]
    uint32_t ulCRC32 = 0xFFFFFFFFU;
 8012b98:	f04f 33ff 	mov.w	r3, #4294967295
 8012b9c:	61fb      	str	r3, [r7, #28]

    uint32_t ucIndex;

    for( ucIndex = ipMAC_ADDRESS_LENGTH_BYTES; ucIndex > 0; --ucIndex )
 8012b9e:	2306      	movs	r3, #6
 8012ba0:	61bb      	str	r3, [r7, #24]
 8012ba2:	e028      	b.n	8012bf6 <prvCalcCrc32+0x66>
    {
        ulCRC32 ^= __RBIT( pucMACAddr[ ipMAC_ADDRESS_LENGTH_BYTES - ucIndex ] );
 8012ba4:	69bb      	ldr	r3, [r7, #24]
 8012ba6:	f1c3 0306 	rsb	r3, r3, #6
 8012baa:	687a      	ldr	r2, [r7, #4]
 8012bac:	4413      	add	r3, r2
 8012bae:	781b      	ldrb	r3, [r3, #0]
 8012bb0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8012bb2:	693b      	ldr	r3, [r7, #16]
 8012bb4:	fa93 f3a3 	rbit	r3, r3
 8012bb8:	60fb      	str	r3, [r7, #12]
  return result;
 8012bba:	68fb      	ldr	r3, [r7, #12]
 8012bbc:	69fa      	ldr	r2, [r7, #28]
 8012bbe:	4053      	eors	r3, r2
 8012bc0:	61fb      	str	r3, [r7, #28]

        uint8_t ucJndex;

        for( ucJndex = 8; ucJndex > 0; --ucJndex )
 8012bc2:	2308      	movs	r3, #8
 8012bc4:	75fb      	strb	r3, [r7, #23]
 8012bc6:	e010      	b.n	8012bea <prvCalcCrc32+0x5a>
        {
            if( ulCRC32 & 0x80000000U )
 8012bc8:	69fb      	ldr	r3, [r7, #28]
 8012bca:	2b00      	cmp	r3, #0
 8012bcc:	da07      	bge.n	8012bde <prvCalcCrc32+0x4e>
            {
                ulCRC32 <<= 1;
 8012bce:	69fb      	ldr	r3, [r7, #28]
 8012bd0:	005b      	lsls	r3, r3, #1
 8012bd2:	61fb      	str	r3, [r7, #28]
                ulCRC32 ^= niEMAC_CRC_POLY;
 8012bd4:	69fa      	ldr	r2, [r7, #28]
 8012bd6:	4b0d      	ldr	r3, [pc, #52]	@ (8012c0c <prvCalcCrc32+0x7c>)
 8012bd8:	4053      	eors	r3, r2
 8012bda:	61fb      	str	r3, [r7, #28]
 8012bdc:	e002      	b.n	8012be4 <prvCalcCrc32+0x54>
            }
            else
            {
                ulCRC32 <<= 1;
 8012bde:	69fb      	ldr	r3, [r7, #28]
 8012be0:	005b      	lsls	r3, r3, #1
 8012be2:	61fb      	str	r3, [r7, #28]
        for( ucJndex = 8; ucJndex > 0; --ucJndex )
 8012be4:	7dfb      	ldrb	r3, [r7, #23]
 8012be6:	3b01      	subs	r3, #1
 8012be8:	75fb      	strb	r3, [r7, #23]
 8012bea:	7dfb      	ldrb	r3, [r7, #23]
 8012bec:	2b00      	cmp	r3, #0
 8012bee:	d1eb      	bne.n	8012bc8 <prvCalcCrc32+0x38>
    for( ucIndex = ipMAC_ADDRESS_LENGTH_BYTES; ucIndex > 0; --ucIndex )
 8012bf0:	69bb      	ldr	r3, [r7, #24]
 8012bf2:	3b01      	subs	r3, #1
 8012bf4:	61bb      	str	r3, [r7, #24]
 8012bf6:	69bb      	ldr	r3, [r7, #24]
 8012bf8:	2b00      	cmp	r3, #0
 8012bfa:	d1d3      	bne.n	8012ba4 <prvCalcCrc32+0x14>
            }
        }
    }

    return ~ulCRC32;
 8012bfc:	69fb      	ldr	r3, [r7, #28]
 8012bfe:	43db      	mvns	r3, r3
}
 8012c00:	4618      	mov	r0, r3
 8012c02:	3724      	adds	r7, #36	@ 0x24
 8012c04:	46bd      	mov	sp, r7
 8012c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c0a:	4770      	bx	lr
 8012c0c:	04c11db7 	.word	0x04c11db7

08012c10 <prvGetMacHashIndex>:

/*---------------------------------------------------------------------------*/

static uint8_t prvGetMacHashIndex( const uint8_t * const pucMACAddr )
{
 8012c10:	b580      	push	{r7, lr}
 8012c12:	b084      	sub	sp, #16
 8012c14:	af00      	add	r7, sp, #0
 8012c16:	6078      	str	r0, [r7, #4]
    const uint32_t ulHash = prvCalcCrc32( pucMACAddr );
 8012c18:	6878      	ldr	r0, [r7, #4]
 8012c1a:	f7ff ffb9 	bl	8012b90 <prvCalcCrc32>
 8012c1e:	60f8      	str	r0, [r7, #12]
    const uint8_t ucHashIndex = ( ulHash >> 26 ) & 0x3FU;
 8012c20:	68fb      	ldr	r3, [r7, #12]
 8012c22:	0e9b      	lsrs	r3, r3, #26
 8012c24:	72fb      	strb	r3, [r7, #11]

    return ucHashIndex;
 8012c26:	7afb      	ldrb	r3, [r7, #11]
}
 8012c28:	4618      	mov	r0, r3
 8012c2a:	3710      	adds	r7, #16
 8012c2c:	46bd      	mov	sp, r7
 8012c2e:	bd80      	pop	{r7, pc}

08012c30 <prvHAL_ETH_SetDestMACAddrMatch>:

/* Needed since HAL Driver only provides source matching */
static void prvHAL_ETH_SetDestMACAddrMatch( ETH_TypeDef * const pxEthInstance,
                                            uint8_t ucIndex,
                                            const uint8_t * const pucMACAddr )
{
 8012c30:	b480      	push	{r7}
 8012c32:	b08b      	sub	sp, #44	@ 0x2c
 8012c34:	af00      	add	r7, sp, #0
 8012c36:	60f8      	str	r0, [r7, #12]
 8012c38:	460b      	mov	r3, r1
 8012c3a:	607a      	str	r2, [r7, #4]
 8012c3c:	72fb      	strb	r3, [r7, #11]
    configASSERT( ucIndex < niEMAC_MAC_SRC_MATCH_COUNT );
 8012c3e:	7afb      	ldrb	r3, [r7, #11]
 8012c40:	2b02      	cmp	r3, #2
 8012c42:	d90d      	bls.n	8012c60 <prvHAL_ETH_SetDestMACAddrMatch+0x30>
	__asm volatile
 8012c44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c48:	b672      	cpsid	i
 8012c4a:	f383 8811 	msr	BASEPRI, r3
 8012c4e:	f3bf 8f6f 	isb	sy
 8012c52:	f3bf 8f4f 	dsb	sy
 8012c56:	b662      	cpsie	i
 8012c58:	617b      	str	r3, [r7, #20]
}
 8012c5a:	bf00      	nop
 8012c5c:	bf00      	nop
 8012c5e:	e7fd      	b.n	8012c5c <prvHAL_ETH_SetDestMACAddrMatch+0x2c>
    const uint32_t ulMacAddrHigh = ( pucMACAddr[ 5 ] << 8 ) | ( pucMACAddr[ 4 ] );
 8012c60:	687b      	ldr	r3, [r7, #4]
 8012c62:	3305      	adds	r3, #5
 8012c64:	781b      	ldrb	r3, [r3, #0]
 8012c66:	021b      	lsls	r3, r3, #8
 8012c68:	687a      	ldr	r2, [r7, #4]
 8012c6a:	3204      	adds	r2, #4
 8012c6c:	7812      	ldrb	r2, [r2, #0]
 8012c6e:	4313      	orrs	r3, r2
 8012c70:	627b      	str	r3, [r7, #36]	@ 0x24
    const uint32_t ulMacAddrLow = ( pucMACAddr[ 3 ] << 24 ) | ( pucMACAddr[ 2 ] << 16 ) | ( pucMACAddr[ 1 ] << 8 ) | ( pucMACAddr[ 0 ] );
 8012c72:	687b      	ldr	r3, [r7, #4]
 8012c74:	3303      	adds	r3, #3
 8012c76:	781b      	ldrb	r3, [r3, #0]
 8012c78:	061a      	lsls	r2, r3, #24
 8012c7a:	687b      	ldr	r3, [r7, #4]
 8012c7c:	3302      	adds	r3, #2
 8012c7e:	781b      	ldrb	r3, [r3, #0]
 8012c80:	041b      	lsls	r3, r3, #16
 8012c82:	431a      	orrs	r2, r3
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	3301      	adds	r3, #1
 8012c88:	781b      	ldrb	r3, [r3, #0]
 8012c8a:	021b      	lsls	r3, r3, #8
 8012c8c:	4313      	orrs	r3, r2
 8012c8e:	687a      	ldr	r2, [r7, #4]
 8012c90:	7812      	ldrb	r2, [r2, #0]
 8012c92:	4313      	orrs	r3, r2
 8012c94:	623b      	str	r3, [r7, #32]

    /* MACA0HR/MACA0LR reserved for the primary MAC-address. */
    const uint32_t ulMacRegHigh = ( ( uint32_t ) &( pxEthInstance->MACA1HR ) + ( 8 * ucIndex ) );
 8012c96:	68fb      	ldr	r3, [r7, #12]
 8012c98:	3348      	adds	r3, #72	@ 0x48
 8012c9a:	461a      	mov	r2, r3
 8012c9c:	7afb      	ldrb	r3, [r7, #11]
 8012c9e:	00db      	lsls	r3, r3, #3
 8012ca0:	4413      	add	r3, r2
 8012ca2:	61fb      	str	r3, [r7, #28]
    const uint32_t ulMacRegLow = ( ( uint32_t ) &( pxEthInstance->MACA1LR ) + ( 8 * ucIndex ) );
 8012ca4:	68fb      	ldr	r3, [r7, #12]
 8012ca6:	334c      	adds	r3, #76	@ 0x4c
 8012ca8:	461a      	mov	r2, r3
 8012caa:	7afb      	ldrb	r3, [r7, #11]
 8012cac:	00db      	lsls	r3, r3, #3
 8012cae:	4413      	add	r3, r2
 8012cb0:	61bb      	str	r3, [r7, #24]
    ( *( __IO uint32_t * ) ulMacRegHigh ) = ETH_MACA1HR_AE | ulMacAddrHigh;
 8012cb2:	69fb      	ldr	r3, [r7, #28]
 8012cb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012cb6:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8012cba:	601a      	str	r2, [r3, #0]
    ( *( __IO uint32_t * ) ulMacRegLow ) = ulMacAddrLow;
 8012cbc:	69bb      	ldr	r3, [r7, #24]
 8012cbe:	6a3a      	ldr	r2, [r7, #32]
 8012cc0:	601a      	str	r2, [r3, #0]
}
 8012cc2:	bf00      	nop
 8012cc4:	372c      	adds	r7, #44	@ 0x2c
 8012cc6:	46bd      	mov	sp, r7
 8012cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ccc:	4770      	bx	lr

08012cce <prvHAL_ETH_ClearDestMACAddrMatch>:

/*---------------------------------------------------------------------------*/

static void prvHAL_ETH_ClearDestMACAddrMatch( ETH_TypeDef * const pxEthInstance,
                                              uint8_t ucIndex )
{
 8012cce:	b480      	push	{r7}
 8012cd0:	b087      	sub	sp, #28
 8012cd2:	af00      	add	r7, sp, #0
 8012cd4:	6078      	str	r0, [r7, #4]
 8012cd6:	460b      	mov	r3, r1
 8012cd8:	70fb      	strb	r3, [r7, #3]
    configASSERT( ucIndex < niEMAC_MAC_SRC_MATCH_COUNT );
 8012cda:	78fb      	ldrb	r3, [r7, #3]
 8012cdc:	2b02      	cmp	r3, #2
 8012cde:	d90d      	bls.n	8012cfc <prvHAL_ETH_ClearDestMACAddrMatch+0x2e>
	__asm volatile
 8012ce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ce4:	b672      	cpsid	i
 8012ce6:	f383 8811 	msr	BASEPRI, r3
 8012cea:	f3bf 8f6f 	isb	sy
 8012cee:	f3bf 8f4f 	dsb	sy
 8012cf2:	b662      	cpsie	i
 8012cf4:	60fb      	str	r3, [r7, #12]
}
 8012cf6:	bf00      	nop
 8012cf8:	bf00      	nop
 8012cfa:	e7fd      	b.n	8012cf8 <prvHAL_ETH_ClearDestMACAddrMatch+0x2a>
    const uint32_t ulMacRegHigh = ( ( uint32_t ) &( pxEthInstance->MACA1HR ) + ( 8 * ucIndex ) );
 8012cfc:	687b      	ldr	r3, [r7, #4]
 8012cfe:	3348      	adds	r3, #72	@ 0x48
 8012d00:	461a      	mov	r2, r3
 8012d02:	78fb      	ldrb	r3, [r7, #3]
 8012d04:	00db      	lsls	r3, r3, #3
 8012d06:	4413      	add	r3, r2
 8012d08:	617b      	str	r3, [r7, #20]
    const uint32_t ulMacRegLow = ( ( uint32_t ) &( pxEthInstance->MACA1LR ) + ( 8 * ucIndex ) );
 8012d0a:	687b      	ldr	r3, [r7, #4]
 8012d0c:	334c      	adds	r3, #76	@ 0x4c
 8012d0e:	461a      	mov	r2, r3
 8012d10:	78fb      	ldrb	r3, [r7, #3]
 8012d12:	00db      	lsls	r3, r3, #3
 8012d14:	4413      	add	r3, r2
 8012d16:	613b      	str	r3, [r7, #16]
    ( *( __IO uint32_t * ) ulMacRegHigh ) = 0U;
 8012d18:	697b      	ldr	r3, [r7, #20]
 8012d1a:	2200      	movs	r2, #0
 8012d1c:	601a      	str	r2, [r3, #0]
    ( *( __IO uint32_t * ) ulMacRegLow ) = 0U;
 8012d1e:	693b      	ldr	r3, [r7, #16]
 8012d20:	2200      	movs	r2, #0
 8012d22:	601a      	str	r2, [r3, #0]
}
 8012d24:	bf00      	nop
 8012d26:	371c      	adds	r7, #28
 8012d28:	46bd      	mov	sp, r7
 8012d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d2e:	4770      	bx	lr

08012d30 <prvAddDestMACAddrMatch>:

/*---------------------------------------------------------------------------*/

static BaseType_t prvAddDestMACAddrMatch( ETH_TypeDef * const pxEthInstance,
                                          const uint8_t * const pucMACAddr )
{
 8012d30:	b480      	push	{r7}
 8012d32:	b089      	sub	sp, #36	@ 0x24
 8012d34:	af00      	add	r7, sp, #0
 8012d36:	6078      	str	r0, [r7, #4]
 8012d38:	6039      	str	r1, [r7, #0]
    BaseType_t xResult = pdFALSE;
 8012d3a:	2300      	movs	r3, #0
 8012d3c:	61fb      	str	r3, [r7, #28]

    uint8_t ucIndex;

    for( ucIndex = 0; ucIndex < niEMAC_MAC_SRC_MATCH_COUNT; ++ucIndex )
 8012d3e:	2300      	movs	r3, #0
 8012d40:	76fb      	strb	r3, [r7, #27]
 8012d42:	e04e      	b.n	8012de2 <prvAddDestMACAddrMatch+0xb2>
    {
        if( ucSrcMatchCounters[ ucIndex ] > 0U )
 8012d44:	7efb      	ldrb	r3, [r7, #27]
 8012d46:	4a2c      	ldr	r2, [pc, #176]	@ (8012df8 <prvAddDestMACAddrMatch+0xc8>)
 8012d48:	5cd3      	ldrb	r3, [r2, r3]
 8012d4a:	2b00      	cmp	r3, #0
 8012d4c:	d03f      	beq.n	8012dce <prvAddDestMACAddrMatch+0x9e>
        {
            /* ETH_MACA1HR_MBC - Group Address Filtering */
            const uint32_t ulMacRegHigh = ( ( uint32_t ) &( pxEthInstance->MACA1HR ) + ( 8 * ucIndex ) );
 8012d4e:	687b      	ldr	r3, [r7, #4]
 8012d50:	3348      	adds	r3, #72	@ 0x48
 8012d52:	461a      	mov	r2, r3
 8012d54:	7efb      	ldrb	r3, [r7, #27]
 8012d56:	00db      	lsls	r3, r3, #3
 8012d58:	4413      	add	r3, r2
 8012d5a:	617b      	str	r3, [r7, #20]
            const uint32_t ulMacRegLow = ( ( uint32_t ) &( pxEthInstance->MACA1LR ) + ( 8 * ucIndex ) );
 8012d5c:	687b      	ldr	r3, [r7, #4]
 8012d5e:	334c      	adds	r3, #76	@ 0x4c
 8012d60:	461a      	mov	r2, r3
 8012d62:	7efb      	ldrb	r3, [r7, #27]
 8012d64:	00db      	lsls	r3, r3, #3
 8012d66:	4413      	add	r3, r2
 8012d68:	613b      	str	r3, [r7, #16]

            const uint32_t ulMacAddrHigh = ( pucMACAddr[ 5 ] << 8 ) | ( pucMACAddr[ 4 ] );
 8012d6a:	683b      	ldr	r3, [r7, #0]
 8012d6c:	3305      	adds	r3, #5
 8012d6e:	781b      	ldrb	r3, [r3, #0]
 8012d70:	021b      	lsls	r3, r3, #8
 8012d72:	683a      	ldr	r2, [r7, #0]
 8012d74:	3204      	adds	r2, #4
 8012d76:	7812      	ldrb	r2, [r2, #0]
 8012d78:	4313      	orrs	r3, r2
 8012d7a:	60fb      	str	r3, [r7, #12]
            const uint32_t ulMacAddrLow = ( pucMACAddr[ 3 ] << 24 ) | ( pucMACAddr[ 2 ] << 16 ) | ( pucMACAddr[ 1 ] << 8 ) | ( pucMACAddr[ 0 ] );
 8012d7c:	683b      	ldr	r3, [r7, #0]
 8012d7e:	3303      	adds	r3, #3
 8012d80:	781b      	ldrb	r3, [r3, #0]
 8012d82:	061a      	lsls	r2, r3, #24
 8012d84:	683b      	ldr	r3, [r7, #0]
 8012d86:	3302      	adds	r3, #2
 8012d88:	781b      	ldrb	r3, [r3, #0]
 8012d8a:	041b      	lsls	r3, r3, #16
 8012d8c:	431a      	orrs	r2, r3
 8012d8e:	683b      	ldr	r3, [r7, #0]
 8012d90:	3301      	adds	r3, #1
 8012d92:	781b      	ldrb	r3, [r3, #0]
 8012d94:	021b      	lsls	r3, r3, #8
 8012d96:	4313      	orrs	r3, r2
 8012d98:	683a      	ldr	r2, [r7, #0]
 8012d9a:	7812      	ldrb	r2, [r2, #0]
 8012d9c:	4313      	orrs	r3, r2
 8012d9e:	60bb      	str	r3, [r7, #8]

            if( ( ulMacRegHigh == ulMacAddrHigh ) && ( ulMacRegLow == ulMacAddrLow ) )
 8012da0:	697a      	ldr	r2, [r7, #20]
 8012da2:	68fb      	ldr	r3, [r7, #12]
 8012da4:	429a      	cmp	r2, r3
 8012da6:	d119      	bne.n	8012ddc <prvAddDestMACAddrMatch+0xac>
 8012da8:	693a      	ldr	r2, [r7, #16]
 8012daa:	68bb      	ldr	r3, [r7, #8]
 8012dac:	429a      	cmp	r2, r3
 8012dae:	d115      	bne.n	8012ddc <prvAddDestMACAddrMatch+0xac>
            {
                if( ucSrcMatchCounters[ ucIndex ] < UINT8_MAX )
 8012db0:	7efb      	ldrb	r3, [r7, #27]
 8012db2:	4a11      	ldr	r2, [pc, #68]	@ (8012df8 <prvAddDestMACAddrMatch+0xc8>)
 8012db4:	5cd3      	ldrb	r3, [r2, r3]
 8012db6:	2bff      	cmp	r3, #255	@ 0xff
 8012db8:	d006      	beq.n	8012dc8 <prvAddDestMACAddrMatch+0x98>
                {
                    ++( ucSrcMatchCounters[ ucIndex ] );
 8012dba:	7efb      	ldrb	r3, [r7, #27]
 8012dbc:	4a0e      	ldr	r2, [pc, #56]	@ (8012df8 <prvAddDestMACAddrMatch+0xc8>)
 8012dbe:	5cd2      	ldrb	r2, [r2, r3]
 8012dc0:	3201      	adds	r2, #1
 8012dc2:	b2d1      	uxtb	r1, r2
 8012dc4:	4a0c      	ldr	r2, [pc, #48]	@ (8012df8 <prvAddDestMACAddrMatch+0xc8>)
 8012dc6:	54d1      	strb	r1, [r2, r3]
                }

                xResult = pdTRUE;
 8012dc8:	2301      	movs	r3, #1
 8012dca:	61fb      	str	r3, [r7, #28]
                break;
 8012dcc:	e00c      	b.n	8012de8 <prvAddDestMACAddrMatch+0xb8>
            }
        }
        else if( uxMACEntryIndex > niEMAC_MAC_SRC_MATCH_COUNT )
 8012dce:	4b0b      	ldr	r3, [pc, #44]	@ (8012dfc <prvAddDestMACAddrMatch+0xcc>)
 8012dd0:	781b      	ldrb	r3, [r3, #0]
 8012dd2:	2b03      	cmp	r3, #3
 8012dd4:	d902      	bls.n	8012ddc <prvAddDestMACAddrMatch+0xac>
        {
            uxMACEntryIndex = niEMAC_MAC_SRC_MATCH_COUNT;
 8012dd6:	4b09      	ldr	r3, [pc, #36]	@ (8012dfc <prvAddDestMACAddrMatch+0xcc>)
 8012dd8:	2203      	movs	r2, #3
 8012dda:	701a      	strb	r2, [r3, #0]
    for( ucIndex = 0; ucIndex < niEMAC_MAC_SRC_MATCH_COUNT; ++ucIndex )
 8012ddc:	7efb      	ldrb	r3, [r7, #27]
 8012dde:	3301      	adds	r3, #1
 8012de0:	76fb      	strb	r3, [r7, #27]
 8012de2:	7efb      	ldrb	r3, [r7, #27]
 8012de4:	2b02      	cmp	r3, #2
 8012de6:	d9ad      	bls.n	8012d44 <prvAddDestMACAddrMatch+0x14>
        }
    }

    return xResult;
 8012de8:	69fb      	ldr	r3, [r7, #28]
}
 8012dea:	4618      	mov	r0, r3
 8012dec:	3724      	adds	r7, #36	@ 0x24
 8012dee:	46bd      	mov	sp, r7
 8012df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012df4:	4770      	bx	lr
 8012df6:	bf00      	nop
 8012df8:	20003568 	.word	0x20003568
 8012dfc:	2000356b 	.word	0x2000356b

08012e00 <prvRemoveDestMACAddrMatch>:

/*---------------------------------------------------------------------------*/

static BaseType_t prvRemoveDestMACAddrMatch( ETH_TypeDef * const pxEthInstance,
                                             const uint8_t * const pucMACAddr )
{
 8012e00:	b580      	push	{r7, lr}
 8012e02:	b088      	sub	sp, #32
 8012e04:	af00      	add	r7, sp, #0
 8012e06:	6078      	str	r0, [r7, #4]
 8012e08:	6039      	str	r1, [r7, #0]
    BaseType_t xResult = pdFALSE;
 8012e0a:	2300      	movs	r3, #0
 8012e0c:	61fb      	str	r3, [r7, #28]

    uint8_t ucIndex;

    for( ucIndex = 0; ucIndex < niEMAC_MAC_SRC_MATCH_COUNT; ++ucIndex )
 8012e0e:	2300      	movs	r3, #0
 8012e10:	76fb      	strb	r3, [r7, #27]
 8012e12:	e050      	b.n	8012eb6 <prvRemoveDestMACAddrMatch+0xb6>
    {
        if( ucSrcMatchCounters[ ucIndex ] > 0U )
 8012e14:	7efb      	ldrb	r3, [r7, #27]
 8012e16:	4a2c      	ldr	r2, [pc, #176]	@ (8012ec8 <prvRemoveDestMACAddrMatch+0xc8>)
 8012e18:	5cd3      	ldrb	r3, [r2, r3]
 8012e1a:	2b00      	cmp	r3, #0
 8012e1c:	d048      	beq.n	8012eb0 <prvRemoveDestMACAddrMatch+0xb0>
        {
            /* ETH_MACA1HR_MBC - Group Address Filtering */
            const uint32_t ulMacRegHigh = ( ( uint32_t ) &( pxEthInstance->MACA1HR ) + ( 8 * ucIndex ) );
 8012e1e:	687b      	ldr	r3, [r7, #4]
 8012e20:	3348      	adds	r3, #72	@ 0x48
 8012e22:	461a      	mov	r2, r3
 8012e24:	7efb      	ldrb	r3, [r7, #27]
 8012e26:	00db      	lsls	r3, r3, #3
 8012e28:	4413      	add	r3, r2
 8012e2a:	617b      	str	r3, [r7, #20]
            const uint32_t ulMacRegLow = ( ( uint32_t ) &( pxEthInstance->MACA1LR ) + ( 8 * ucIndex ) );
 8012e2c:	687b      	ldr	r3, [r7, #4]
 8012e2e:	334c      	adds	r3, #76	@ 0x4c
 8012e30:	461a      	mov	r2, r3
 8012e32:	7efb      	ldrb	r3, [r7, #27]
 8012e34:	00db      	lsls	r3, r3, #3
 8012e36:	4413      	add	r3, r2
 8012e38:	613b      	str	r3, [r7, #16]

            const uint32_t ulMacAddrHigh = ( pucMACAddr[ 5 ] << 8 ) | ( pucMACAddr[ 4 ] );
 8012e3a:	683b      	ldr	r3, [r7, #0]
 8012e3c:	3305      	adds	r3, #5
 8012e3e:	781b      	ldrb	r3, [r3, #0]
 8012e40:	021b      	lsls	r3, r3, #8
 8012e42:	683a      	ldr	r2, [r7, #0]
 8012e44:	3204      	adds	r2, #4
 8012e46:	7812      	ldrb	r2, [r2, #0]
 8012e48:	4313      	orrs	r3, r2
 8012e4a:	60fb      	str	r3, [r7, #12]
            const uint32_t ulMacAddrLow = ( pucMACAddr[ 3 ] << 24 ) | ( pucMACAddr[ 2 ] << 16 ) | ( pucMACAddr[ 1 ] << 8 ) | ( pucMACAddr[ 0 ] );
 8012e4c:	683b      	ldr	r3, [r7, #0]
 8012e4e:	3303      	adds	r3, #3
 8012e50:	781b      	ldrb	r3, [r3, #0]
 8012e52:	061a      	lsls	r2, r3, #24
 8012e54:	683b      	ldr	r3, [r7, #0]
 8012e56:	3302      	adds	r3, #2
 8012e58:	781b      	ldrb	r3, [r3, #0]
 8012e5a:	041b      	lsls	r3, r3, #16
 8012e5c:	431a      	orrs	r2, r3
 8012e5e:	683b      	ldr	r3, [r7, #0]
 8012e60:	3301      	adds	r3, #1
 8012e62:	781b      	ldrb	r3, [r3, #0]
 8012e64:	021b      	lsls	r3, r3, #8
 8012e66:	4313      	orrs	r3, r2
 8012e68:	683a      	ldr	r2, [r7, #0]
 8012e6a:	7812      	ldrb	r2, [r2, #0]
 8012e6c:	4313      	orrs	r3, r2
 8012e6e:	60bb      	str	r3, [r7, #8]

            if( ( ulMacRegHigh == ulMacAddrHigh ) && ( ulMacRegLow == ulMacAddrLow ) )
 8012e70:	697a      	ldr	r2, [r7, #20]
 8012e72:	68fb      	ldr	r3, [r7, #12]
 8012e74:	429a      	cmp	r2, r3
 8012e76:	d11b      	bne.n	8012eb0 <prvRemoveDestMACAddrMatch+0xb0>
 8012e78:	693a      	ldr	r2, [r7, #16]
 8012e7a:	68bb      	ldr	r3, [r7, #8]
 8012e7c:	429a      	cmp	r2, r3
 8012e7e:	d117      	bne.n	8012eb0 <prvRemoveDestMACAddrMatch+0xb0>
            {
                if( ucSrcMatchCounters[ ucIndex ] < UINT8_MAX )
 8012e80:	7efb      	ldrb	r3, [r7, #27]
 8012e82:	4a11      	ldr	r2, [pc, #68]	@ (8012ec8 <prvRemoveDestMACAddrMatch+0xc8>)
 8012e84:	5cd3      	ldrb	r3, [r2, r3]
 8012e86:	2bff      	cmp	r3, #255	@ 0xff
 8012e88:	d00f      	beq.n	8012eaa <prvRemoveDestMACAddrMatch+0xaa>
                {
                    if( --( ucSrcMatchCounters[ ucIndex ] ) == 0 )
 8012e8a:	7efb      	ldrb	r3, [r7, #27]
 8012e8c:	4a0e      	ldr	r2, [pc, #56]	@ (8012ec8 <prvRemoveDestMACAddrMatch+0xc8>)
 8012e8e:	5cd2      	ldrb	r2, [r2, r3]
 8012e90:	3a01      	subs	r2, #1
 8012e92:	b2d1      	uxtb	r1, r2
 8012e94:	4a0c      	ldr	r2, [pc, #48]	@ (8012ec8 <prvRemoveDestMACAddrMatch+0xc8>)
 8012e96:	54d1      	strb	r1, [r2, r3]
 8012e98:	4a0b      	ldr	r2, [pc, #44]	@ (8012ec8 <prvRemoveDestMACAddrMatch+0xc8>)
 8012e9a:	5cd3      	ldrb	r3, [r2, r3]
 8012e9c:	2b00      	cmp	r3, #0
 8012e9e:	d104      	bne.n	8012eaa <prvRemoveDestMACAddrMatch+0xaa>
                    {
                        prvHAL_ETH_ClearDestMACAddrMatch( pxEthInstance, ucIndex );
 8012ea0:	7efb      	ldrb	r3, [r7, #27]
 8012ea2:	4619      	mov	r1, r3
 8012ea4:	6878      	ldr	r0, [r7, #4]
 8012ea6:	f7ff ff12 	bl	8012cce <prvHAL_ETH_ClearDestMACAddrMatch>
                    }
                }

                xResult = pdTRUE;
 8012eaa:	2301      	movs	r3, #1
 8012eac:	61fb      	str	r3, [r7, #28]
                break;
 8012eae:	e005      	b.n	8012ebc <prvRemoveDestMACAddrMatch+0xbc>
    for( ucIndex = 0; ucIndex < niEMAC_MAC_SRC_MATCH_COUNT; ++ucIndex )
 8012eb0:	7efb      	ldrb	r3, [r7, #27]
 8012eb2:	3301      	adds	r3, #1
 8012eb4:	76fb      	strb	r3, [r7, #27]
 8012eb6:	7efb      	ldrb	r3, [r7, #27]
 8012eb8:	2b02      	cmp	r3, #2
 8012eba:	d9ab      	bls.n	8012e14 <prvRemoveDestMACAddrMatch+0x14>
            }
        }
    }

    return xResult;
 8012ebc:	69fb      	ldr	r3, [r7, #28]
}
 8012ebe:	4618      	mov	r0, r3
 8012ec0:	3720      	adds	r7, #32
 8012ec2:	46bd      	mov	sp, r7
 8012ec4:	bd80      	pop	{r7, pc}
 8012ec6:	bf00      	nop
 8012ec8:	20003568 	.word	0x20003568

08012ecc <prvSetNewDestMACAddrMatch>:
/*---------------------------------------------------------------------------*/

static BaseType_t prvSetNewDestMACAddrMatch( ETH_TypeDef * const pxEthInstance,
                                             uint8_t ucHashIndex,
                                             const uint8_t * const pucMACAddr )
{
 8012ecc:	b580      	push	{r7, lr}
 8012ece:	b086      	sub	sp, #24
 8012ed0:	af00      	add	r7, sp, #0
 8012ed2:	60f8      	str	r0, [r7, #12]
 8012ed4:	460b      	mov	r3, r1
 8012ed6:	607a      	str	r2, [r7, #4]
 8012ed8:	72fb      	strb	r3, [r7, #11]
    BaseType_t xResult = pdFALSE;
 8012eda:	2300      	movs	r3, #0
 8012edc:	617b      	str	r3, [r7, #20]

    if( uxMACEntryIndex < niEMAC_MAC_SRC_MATCH_COUNT )
 8012ede:	4b10      	ldr	r3, [pc, #64]	@ (8012f20 <prvSetNewDestMACAddrMatch+0x54>)
 8012ee0:	781b      	ldrb	r3, [r3, #0]
 8012ee2:	2b02      	cmp	r3, #2
 8012ee4:	d817      	bhi.n	8012f16 <prvSetNewDestMACAddrMatch+0x4a>
    {
        if( ucAddrHashCounters[ ucHashIndex ] == 0U )
 8012ee6:	7afb      	ldrb	r3, [r7, #11]
 8012ee8:	4a0e      	ldr	r2, [pc, #56]	@ (8012f24 <prvSetNewDestMACAddrMatch+0x58>)
 8012eea:	5cd3      	ldrb	r3, [r2, r3]
 8012eec:	2b00      	cmp	r3, #0
 8012eee:	d112      	bne.n	8012f16 <prvSetNewDestMACAddrMatch+0x4a>
        {
            prvHAL_ETH_SetDestMACAddrMatch( pxEthInstance, uxMACEntryIndex, pucMACAddr );
 8012ef0:	4b0b      	ldr	r3, [pc, #44]	@ (8012f20 <prvSetNewDestMACAddrMatch+0x54>)
 8012ef2:	781b      	ldrb	r3, [r3, #0]
 8012ef4:	687a      	ldr	r2, [r7, #4]
 8012ef6:	4619      	mov	r1, r3
 8012ef8:	68f8      	ldr	r0, [r7, #12]
 8012efa:	f7ff fe99 	bl	8012c30 <prvHAL_ETH_SetDestMACAddrMatch>
            ucSrcMatchCounters[ uxMACEntryIndex++ ] = 1U;
 8012efe:	4b08      	ldr	r3, [pc, #32]	@ (8012f20 <prvSetNewDestMACAddrMatch+0x54>)
 8012f00:	781b      	ldrb	r3, [r3, #0]
 8012f02:	1c5a      	adds	r2, r3, #1
 8012f04:	b2d1      	uxtb	r1, r2
 8012f06:	4a06      	ldr	r2, [pc, #24]	@ (8012f20 <prvSetNewDestMACAddrMatch+0x54>)
 8012f08:	7011      	strb	r1, [r2, #0]
 8012f0a:	461a      	mov	r2, r3
 8012f0c:	4b06      	ldr	r3, [pc, #24]	@ (8012f28 <prvSetNewDestMACAddrMatch+0x5c>)
 8012f0e:	2101      	movs	r1, #1
 8012f10:	5499      	strb	r1, [r3, r2]
            xResult = pdTRUE;
 8012f12:	2301      	movs	r3, #1
 8012f14:	617b      	str	r3, [r7, #20]
        }
    }

    return xResult;
 8012f16:	697b      	ldr	r3, [r7, #20]
}
 8012f18:	4618      	mov	r0, r3
 8012f1a:	3718      	adds	r7, #24
 8012f1c:	46bd      	mov	sp, r7
 8012f1e:	bd80      	pop	{r7, pc}
 8012f20:	2000356b 	.word	0x2000356b
 8012f24:	20003574 	.word	0x20003574
 8012f28:	20003568 	.word	0x20003568

08012f2c <prvAddDestMACAddrHash>:

/*---------------------------------------------------------------------------*/

static void prvAddDestMACAddrHash( ETH_HandleTypeDef * pxEthHandle,
                                   uint8_t ucHashIndex )
{
 8012f2c:	b580      	push	{r7, lr}
 8012f2e:	b082      	sub	sp, #8
 8012f30:	af00      	add	r7, sp, #0
 8012f32:	6078      	str	r0, [r7, #4]
 8012f34:	460b      	mov	r3, r1
 8012f36:	70fb      	strb	r3, [r7, #3]
    if( ucAddrHashCounters[ ucHashIndex ] == 0 )
 8012f38:	78fb      	ldrb	r3, [r7, #3]
 8012f3a:	4a19      	ldr	r2, [pc, #100]	@ (8012fa0 <prvAddDestMACAddrHash+0x74>)
 8012f3c:	5cd3      	ldrb	r3, [r2, r3]
 8012f3e:	2b00      	cmp	r3, #0
 8012f40:	d11d      	bne.n	8012f7e <prvAddDestMACAddrHash+0x52>
    {
        if( ucHashIndex & 0x20U )
 8012f42:	78fb      	ldrb	r3, [r7, #3]
 8012f44:	f003 0320 	and.w	r3, r3, #32
 8012f48:	2b00      	cmp	r3, #0
 8012f4a:	d00b      	beq.n	8012f64 <prvAddDestMACAddrHash+0x38>
        {
            ulHashTable[ 1 ] |= ( 1U << ( ucHashIndex & 0x1FU ) );
 8012f4c:	4b15      	ldr	r3, [pc, #84]	@ (8012fa4 <prvAddDestMACAddrHash+0x78>)
 8012f4e:	685a      	ldr	r2, [r3, #4]
 8012f50:	78fb      	ldrb	r3, [r7, #3]
 8012f52:	f003 031f 	and.w	r3, r3, #31
 8012f56:	2101      	movs	r1, #1
 8012f58:	fa01 f303 	lsl.w	r3, r1, r3
 8012f5c:	4313      	orrs	r3, r2
 8012f5e:	4a11      	ldr	r2, [pc, #68]	@ (8012fa4 <prvAddDestMACAddrHash+0x78>)
 8012f60:	6053      	str	r3, [r2, #4]
 8012f62:	e008      	b.n	8012f76 <prvAddDestMACAddrHash+0x4a>
        }
        else
        {
            ulHashTable[ 0 ] |= ( 1U << ucHashIndex );
 8012f64:	4b0f      	ldr	r3, [pc, #60]	@ (8012fa4 <prvAddDestMACAddrHash+0x78>)
 8012f66:	681a      	ldr	r2, [r3, #0]
 8012f68:	78fb      	ldrb	r3, [r7, #3]
 8012f6a:	2101      	movs	r1, #1
 8012f6c:	fa01 f303 	lsl.w	r3, r1, r3
 8012f70:	4313      	orrs	r3, r2
 8012f72:	4a0c      	ldr	r2, [pc, #48]	@ (8012fa4 <prvAddDestMACAddrHash+0x78>)
 8012f74:	6013      	str	r3, [r2, #0]
        }

        HAL_ETH_SetHashTable( pxEthHandle, ulHashTable );
 8012f76:	490b      	ldr	r1, [pc, #44]	@ (8012fa4 <prvAddDestMACAddrHash+0x78>)
 8012f78:	6878      	ldr	r0, [r7, #4]
 8012f7a:	f7f0 fbb6 	bl	80036ea <HAL_ETH_SetHashTable>
    }

    if( ucAddrHashCounters[ ucHashIndex ] < UINT8_MAX )
 8012f7e:	78fb      	ldrb	r3, [r7, #3]
 8012f80:	4a07      	ldr	r2, [pc, #28]	@ (8012fa0 <prvAddDestMACAddrHash+0x74>)
 8012f82:	5cd3      	ldrb	r3, [r2, r3]
 8012f84:	2bff      	cmp	r3, #255	@ 0xff
 8012f86:	d006      	beq.n	8012f96 <prvAddDestMACAddrHash+0x6a>
    {
        ++( ucAddrHashCounters[ ucHashIndex ] );
 8012f88:	78fb      	ldrb	r3, [r7, #3]
 8012f8a:	4a05      	ldr	r2, [pc, #20]	@ (8012fa0 <prvAddDestMACAddrHash+0x74>)
 8012f8c:	5cd2      	ldrb	r2, [r2, r3]
 8012f8e:	3201      	adds	r2, #1
 8012f90:	b2d1      	uxtb	r1, r2
 8012f92:	4a03      	ldr	r2, [pc, #12]	@ (8012fa0 <prvAddDestMACAddrHash+0x74>)
 8012f94:	54d1      	strb	r1, [r2, r3]
    }
}
 8012f96:	bf00      	nop
 8012f98:	3708      	adds	r7, #8
 8012f9a:	46bd      	mov	sp, r7
 8012f9c:	bd80      	pop	{r7, pc}
 8012f9e:	bf00      	nop
 8012fa0:	20003574 	.word	0x20003574
 8012fa4:	2000356c 	.word	0x2000356c

08012fa8 <prvRemoveDestMACAddrHash>:

/*---------------------------------------------------------------------------*/

static void prvRemoveDestMACAddrHash( ETH_HandleTypeDef * pxEthHandle,
                                      const uint8_t * const pucMACAddr )
{
 8012fa8:	b580      	push	{r7, lr}
 8012faa:	b084      	sub	sp, #16
 8012fac:	af00      	add	r7, sp, #0
 8012fae:	6078      	str	r0, [r7, #4]
 8012fb0:	6039      	str	r1, [r7, #0]
    const uint8_t ucHashIndex = prvGetMacHashIndex( pucMACAddr );
 8012fb2:	6838      	ldr	r0, [r7, #0]
 8012fb4:	f7ff fe2c 	bl	8012c10 <prvGetMacHashIndex>
 8012fb8:	4603      	mov	r3, r0
 8012fba:	73fb      	strb	r3, [r7, #15]

    if( ucAddrHashCounters[ ucHashIndex ] > 0U )
 8012fbc:	7bfb      	ldrb	r3, [r7, #15]
 8012fbe:	4a1c      	ldr	r2, [pc, #112]	@ (8013030 <prvRemoveDestMACAddrHash+0x88>)
 8012fc0:	5cd3      	ldrb	r3, [r2, r3]
 8012fc2:	2b00      	cmp	r3, #0
 8012fc4:	d02f      	beq.n	8013026 <prvRemoveDestMACAddrHash+0x7e>
    {
        if( ucAddrHashCounters[ ucHashIndex ] < UINT8_MAX )
 8012fc6:	7bfb      	ldrb	r3, [r7, #15]
 8012fc8:	4a19      	ldr	r2, [pc, #100]	@ (8013030 <prvRemoveDestMACAddrHash+0x88>)
 8012fca:	5cd3      	ldrb	r3, [r2, r3]
 8012fcc:	2bff      	cmp	r3, #255	@ 0xff
 8012fce:	d02a      	beq.n	8013026 <prvRemoveDestMACAddrHash+0x7e>
        {
            if( --( ucAddrHashCounters[ ucHashIndex ] ) == 0 )
 8012fd0:	7bfb      	ldrb	r3, [r7, #15]
 8012fd2:	4a17      	ldr	r2, [pc, #92]	@ (8013030 <prvRemoveDestMACAddrHash+0x88>)
 8012fd4:	5cd2      	ldrb	r2, [r2, r3]
 8012fd6:	3a01      	subs	r2, #1
 8012fd8:	b2d1      	uxtb	r1, r2
 8012fda:	4a15      	ldr	r2, [pc, #84]	@ (8013030 <prvRemoveDestMACAddrHash+0x88>)
 8012fdc:	54d1      	strb	r1, [r2, r3]
 8012fde:	4a14      	ldr	r2, [pc, #80]	@ (8013030 <prvRemoveDestMACAddrHash+0x88>)
 8012fe0:	5cd3      	ldrb	r3, [r2, r3]
 8012fe2:	2b00      	cmp	r3, #0
 8012fe4:	d11f      	bne.n	8013026 <prvRemoveDestMACAddrHash+0x7e>
            {
                if( ucHashIndex & 0x20U )
 8012fe6:	7bfb      	ldrb	r3, [r7, #15]
 8012fe8:	f003 0320 	and.w	r3, r3, #32
 8012fec:	2b00      	cmp	r3, #0
 8012fee:	d00c      	beq.n	801300a <prvRemoveDestMACAddrHash+0x62>
                {
                    ulHashTable[ 1 ] &= ~( 1U << ( ucHashIndex & 0x1FU ) );
 8012ff0:	4b10      	ldr	r3, [pc, #64]	@ (8013034 <prvRemoveDestMACAddrHash+0x8c>)
 8012ff2:	685a      	ldr	r2, [r3, #4]
 8012ff4:	7bfb      	ldrb	r3, [r7, #15]
 8012ff6:	f003 031f 	and.w	r3, r3, #31
 8012ffa:	2101      	movs	r1, #1
 8012ffc:	fa01 f303 	lsl.w	r3, r1, r3
 8013000:	43db      	mvns	r3, r3
 8013002:	4013      	ands	r3, r2
 8013004:	4a0b      	ldr	r2, [pc, #44]	@ (8013034 <prvRemoveDestMACAddrHash+0x8c>)
 8013006:	6053      	str	r3, [r2, #4]
 8013008:	e009      	b.n	801301e <prvRemoveDestMACAddrHash+0x76>
                }
                else
                {
                    ulHashTable[ 0 ] &= ~( 1U << ucHashIndex );
 801300a:	4b0a      	ldr	r3, [pc, #40]	@ (8013034 <prvRemoveDestMACAddrHash+0x8c>)
 801300c:	681a      	ldr	r2, [r3, #0]
 801300e:	7bfb      	ldrb	r3, [r7, #15]
 8013010:	2101      	movs	r1, #1
 8013012:	fa01 f303 	lsl.w	r3, r1, r3
 8013016:	43db      	mvns	r3, r3
 8013018:	4013      	ands	r3, r2
 801301a:	4a06      	ldr	r2, [pc, #24]	@ (8013034 <prvRemoveDestMACAddrHash+0x8c>)
 801301c:	6013      	str	r3, [r2, #0]
                }

                HAL_ETH_SetHashTable( pxEthHandle, ulHashTable );
 801301e:	4905      	ldr	r1, [pc, #20]	@ (8013034 <prvRemoveDestMACAddrHash+0x8c>)
 8013020:	6878      	ldr	r0, [r7, #4]
 8013022:	f7f0 fb62 	bl	80036ea <HAL_ETH_SetHashTable>
            }
        }
    }
}
 8013026:	bf00      	nop
 8013028:	3710      	adds	r7, #16
 801302a:	46bd      	mov	sp, r7
 801302c:	bd80      	pop	{r7, pc}
 801302e:	bf00      	nop
 8013030:	20003574 	.word	0x20003574
 8013034:	2000356c 	.word	0x2000356c

08013038 <prvReleaseTxPacket>:
/*                              EMAC Helpers                                 */
/*===========================================================================*/
/*---------------------------------------------------------------------------*/

static void prvReleaseTxPacket( ETH_HandleTypeDef * pxEthHandle )
{
 8013038:	b580      	push	{r7, lr}
 801303a:	b082      	sub	sp, #8
 801303c:	af00      	add	r7, sp, #0
 801303e:	6078      	str	r0, [r7, #4]
    if( xSemaphoreTake( xTxMutex, pdMS_TO_TICKS( niEMAC_TX_MAX_BLOCK_TIME_MS ) ) != pdFALSE )
 8013040:	4b0b      	ldr	r3, [pc, #44]	@ (8013070 <prvReleaseTxPacket+0x38>)
 8013042:	681b      	ldr	r3, [r3, #0]
 8013044:	2114      	movs	r1, #20
 8013046:	4618      	mov	r0, r3
 8013048:	f001 faa8 	bl	801459c <xQueueSemaphoreTake>
 801304c:	4603      	mov	r3, r0
 801304e:	2b00      	cmp	r3, #0
 8013050:	d009      	beq.n	8013066 <prvReleaseTxPacket+0x2e>
    {
        ( void ) HAL_ETH_ReleaseTxPacket( pxEthHandle );
 8013052:	6878      	ldr	r0, [r7, #4]
 8013054:	f7ef fe55 	bl	8002d02 <HAL_ETH_ReleaseTxPacket>
        ( void ) xSemaphoreGive( xTxMutex );
 8013058:	4b05      	ldr	r3, [pc, #20]	@ (8013070 <prvReleaseTxPacket+0x38>)
 801305a:	6818      	ldr	r0, [r3, #0]
 801305c:	2300      	movs	r3, #0
 801305e:	2200      	movs	r2, #0
 8013060:	2100      	movs	r1, #0
 8013062:	f001 f805 	bl	8014070 <xQueueGenericSend>

    /* while( ETH_TX_DESC_CNT - uxQueueMessagesWaiting( ( QueueHandle_t ) xTxDescSem ) > pxEthHandle->TxDescList.BuffersInUse )
     * {
     *  ( void ) xSemaphoreGive( xTxDescSem );
     * } */
}
 8013066:	bf00      	nop
 8013068:	3708      	adds	r7, #8
 801306a:	46bd      	mov	sp, r7
 801306c:	bd80      	pop	{r7, pc}
 801306e:	bf00      	nop
 8013070:	20003558 	.word	0x20003558

08013074 <prvMacUpdateConfig>:

/*---------------------------------------------------------------------------*/

static BaseType_t prvMacUpdateConfig( ETH_HandleTypeDef * pxEthHandle,
                                      EthernetPhy_t * pxPhyObject )
{
 8013074:	b580      	push	{r7, lr}
 8013076:	b09c      	sub	sp, #112	@ 0x70
 8013078:	af00      	add	r7, sp, #0
 801307a:	6078      	str	r0, [r7, #4]
 801307c:	6039      	str	r1, [r7, #0]
    BaseType_t xResult = pdFALSE;
 801307e:	2300      	movs	r3, #0
 8013080:	66fb      	str	r3, [r7, #108]	@ 0x6c

    if( pxEthHandle->gState == HAL_ETH_STATE_STARTED )
 8013082:	687b      	ldr	r3, [r7, #4]
 8013084:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8013088:	2b40      	cmp	r3, #64	@ 0x40
 801308a:	d102      	bne.n	8013092 <prvMacUpdateConfig+0x1e>
    {
        ( void ) HAL_ETH_Stop_IT( pxEthHandle );
 801308c:	6878      	ldr	r0, [r7, #4]
 801308e:	f7ef fc05 	bl	800289c <HAL_ETH_Stop_IT>
    }

    ETH_MACConfigTypeDef xMACConfig;
    ( void ) HAL_ETH_GetMACConfig( pxEthHandle, &xMACConfig );
 8013092:	f107 0308 	add.w	r3, r7, #8
 8013096:	4619      	mov	r1, r3
 8013098:	6878      	ldr	r0, [r7, #4]
 801309a:	f7ef ffef 	bl	800307c <HAL_ETH_GetMACConfig>

    #if ipconfigIS_ENABLED( niEMAC_AUTO_NEGOTIATION )
        ( void ) xPhyStartAutoNegotiation( pxPhyObject, xPhyGetMask( pxPhyObject ) );
 801309e:	683b      	ldr	r3, [r7, #0]
 80130a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80130a2:	2201      	movs	r2, #1
 80130a4:	fa02 f303 	lsl.w	r3, r2, r3
 80130a8:	3b01      	subs	r3, #1
 80130aa:	4619      	mov	r1, r3
 80130ac:	6838      	ldr	r0, [r7, #0]
 80130ae:	f7fe fdc5 	bl	8011c3c <xPhyStartAutoNegotiation>
    #else
        ( void ) xPhyFixedValue( pxPhyObject, xPhyGetMask( pxPhyObject ) );
    #endif
    xMACConfig.DuplexMode = ( pxPhyObject->xPhyProperties.ucDuplex == PHY_DUPLEX_FULL ) ? ETH_FULLDUPLEX_MODE : ETH_HALFDUPLEX_MODE;
 80130b2:	683b      	ldr	r3, [r7, #0]
 80130b4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80130b8:	2b02      	cmp	r3, #2
 80130ba:	d102      	bne.n	80130c2 <prvMacUpdateConfig+0x4e>
 80130bc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80130c0:	e000      	b.n	80130c4 <prvMacUpdateConfig+0x50>
 80130c2:	2300      	movs	r3, #0
 80130c4:	623b      	str	r3, [r7, #32]
    xMACConfig.Speed = ( pxPhyObject->xPhyProperties.ucSpeed == PHY_SPEED_10 ) ? ETH_SPEED_10M : ETH_SPEED_100M;
 80130c6:	683b      	ldr	r3, [r7, #0]
 80130c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80130cc:	2b01      	cmp	r3, #1
 80130ce:	d101      	bne.n	80130d4 <prvMacUpdateConfig+0x60>
 80130d0:	2300      	movs	r3, #0
 80130d2:	e001      	b.n	80130d8 <prvMacUpdateConfig+0x64>
 80130d4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80130d8:	61fb      	str	r3, [r7, #28]

    if( HAL_ETH_SetMACConfig( pxEthHandle, &xMACConfig ) == HAL_OK )
 80130da:	f107 0308 	add.w	r3, r7, #8
 80130de:	4619      	mov	r1, r3
 80130e0:	6878      	ldr	r0, [r7, #4]
 80130e2:	f7f0 f9a1 	bl	8003428 <HAL_ETH_SetMACConfig>
 80130e6:	4603      	mov	r3, r0
 80130e8:	2b00      	cmp	r3, #0
 80130ea:	d101      	bne.n	80130f0 <prvMacUpdateConfig+0x7c>
    {
        xResult = pdTRUE;
 80130ec:	2301      	movs	r3, #1
 80130ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }

    return xResult;
 80130f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
}
 80130f2:	4618      	mov	r0, r3
 80130f4:	3770      	adds	r7, #112	@ 0x70
 80130f6:	46bd      	mov	sp, r7
 80130f8:	bd80      	pop	{r7, pc}

080130fa <prvReleaseNetworkBufferDescriptor>:

/*---------------------------------------------------------------------------*/

static void prvReleaseNetworkBufferDescriptor( NetworkBufferDescriptor_t * const pxDescriptor )
{
 80130fa:	b580      	push	{r7, lr}
 80130fc:	b084      	sub	sp, #16
 80130fe:	af00      	add	r7, sp, #0
 8013100:	6078      	str	r0, [r7, #4]
    NetworkBufferDescriptor_t * pxDescriptorToClear = pxDescriptor;
 8013102:	687b      	ldr	r3, [r7, #4]
 8013104:	60fb      	str	r3, [r7, #12]

    while( pxDescriptorToClear != NULL )
 8013106:	e006      	b.n	8013116 <prvReleaseNetworkBufferDescriptor+0x1c>
    {
        #if ipconfigIS_ENABLED( ipconfigUSE_LINKED_RX_MESSAGES )
            NetworkBufferDescriptor_t * const pxNext = pxDescriptorToClear->pxNextBuffer;
        #else
            NetworkBufferDescriptor_t * const pxNext = NULL;
 8013108:	2300      	movs	r3, #0
 801310a:	60bb      	str	r3, [r7, #8]
        #endif
        vReleaseNetworkBufferAndDescriptor( pxDescriptorToClear );
 801310c:	68f8      	ldr	r0, [r7, #12]
 801310e:	f7fe faf9 	bl	8011704 <vReleaseNetworkBufferAndDescriptor>
        pxDescriptorToClear = pxNext;
 8013112:	68bb      	ldr	r3, [r7, #8]
 8013114:	60fb      	str	r3, [r7, #12]
    while( pxDescriptorToClear != NULL )
 8013116:	68fb      	ldr	r3, [r7, #12]
 8013118:	2b00      	cmp	r3, #0
 801311a:	d1f5      	bne.n	8013108 <prvReleaseNetworkBufferDescriptor+0xe>
    }
}
 801311c:	bf00      	nop
 801311e:	bf00      	nop
 8013120:	3710      	adds	r7, #16
 8013122:	46bd      	mov	sp, r7
 8013124:	bd80      	pop	{r7, pc}

08013126 <prvSendRxEvent>:

/*---------------------------------------------------------------------------*/

static void prvSendRxEvent( NetworkBufferDescriptor_t * const pxDescriptor )
{
 8013126:	b580      	push	{r7, lr}
 8013128:	b084      	sub	sp, #16
 801312a:	af00      	add	r7, sp, #0
 801312c:	6078      	str	r0, [r7, #4]
    const IPStackEvent_t xRxEvent =
 801312e:	2301      	movs	r3, #1
 8013130:	723b      	strb	r3, [r7, #8]
 8013132:	687b      	ldr	r3, [r7, #4]
 8013134:	60fb      	str	r3, [r7, #12]
    {
        .eEventType = eNetworkRxEvent,
        .pvData     = ( void * ) pxDescriptor
    };

    if( xSendEventStructToIPTask( &xRxEvent, pdMS_TO_TICKS( niEMAC_RX_MAX_BLOCK_TIME_MS ) ) != pdPASS )
 8013136:	f107 0308 	add.w	r3, r7, #8
 801313a:	2114      	movs	r1, #20
 801313c:	4618      	mov	r0, r3
 801313e:	f7f6 fc51 	bl	80099e4 <xSendEventStructToIPTask>
 8013142:	4603      	mov	r3, r0
 8013144:	2b01      	cmp	r3, #1
 8013146:	d002      	beq.n	801314e <prvSendRxEvent+0x28>
    {
        iptraceETHERNET_RX_EVENT_LOST();
        FreeRTOS_debug_printf( ( "prvSendRxEvent: xSendEventStructToIPTask failed\n" ) );
        prvReleaseNetworkBufferDescriptor( pxDescriptor );
 8013148:	6878      	ldr	r0, [r7, #4]
 801314a:	f7ff ffd6 	bl	80130fa <prvReleaseNetworkBufferDescriptor>
    }
}
 801314e:	bf00      	nop
 8013150:	3710      	adds	r7, #16
 8013152:	46bd      	mov	sp, r7
 8013154:	bd80      	pop	{r7, pc}
	...

08013158 <prvAcceptPacket>:

/*---------------------------------------------------------------------------*/

static BaseType_t prvAcceptPacket( const NetworkBufferDescriptor_t * const pxDescriptor,
                                   uint16_t usLength )
{
 8013158:	b580      	push	{r7, lr}
 801315a:	b086      	sub	sp, #24
 801315c:	af00      	add	r7, sp, #0
 801315e:	6078      	str	r0, [r7, #4]
 8013160:	460b      	mov	r3, r1
 8013162:	807b      	strh	r3, [r7, #2]
    BaseType_t xResult = pdFALSE;
 8013164:	2300      	movs	r3, #0
 8013166:	617b      	str	r3, [r7, #20]

    do
    {
        if( pxDescriptor == NULL )
 8013168:	687b      	ldr	r3, [r7, #4]
 801316a:	2b00      	cmp	r3, #0
 801316c:	d01c      	beq.n	80131a8 <prvAcceptPacket+0x50>
            iptraceETHERNET_RX_EVENT_LOST();
            FreeRTOS_debug_printf( ( "prvAcceptPacket: Null Descriptor\n" ) );
            break;
        }

        if( usLength > pxDescriptor->xDataLength )
 801316e:	887a      	ldrh	r2, [r7, #2]
 8013170:	687b      	ldr	r3, [r7, #4]
 8013172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013174:	429a      	cmp	r2, r3
 8013176:	d819      	bhi.n	80131ac <prvAcceptPacket+0x54>
            iptraceETHERNET_RX_EVENT_LOST();
            FreeRTOS_debug_printf( ( "prvAcceptPacket: Packet size overflow\n" ) );
            break;
        }

        ETH_HandleTypeDef * pxEthHandle = &xEthHandle;
 8013178:	4b11      	ldr	r3, [pc, #68]	@ (80131c0 <prvAcceptPacket+0x68>)
 801317a:	613b      	str	r3, [r7, #16]
        uint32_t ulErrorCode = 0;
 801317c:	2300      	movs	r3, #0
 801317e:	60fb      	str	r3, [r7, #12]
        ( void ) HAL_ETH_GetRxDataErrorCode( pxEthHandle, &ulErrorCode );
 8013180:	f107 030c 	add.w	r3, r7, #12
 8013184:	4619      	mov	r1, r3
 8013186:	6938      	ldr	r0, [r7, #16]
 8013188:	f7ef fda8 	bl	8002cdc <HAL_ETH_GetRxDataErrorCode>

        if( ulErrorCode != 0 )
 801318c:	68fb      	ldr	r3, [r7, #12]
 801318e:	2b00      	cmp	r3, #0
 8013190:	d10e      	bne.n	80131b0 <prvAcceptPacket+0x58>
            FreeRTOS_debug_printf( ( "prvAcceptPacket: Rx Data Error\n" ) );
            break;
        }

        #if ipconfigIS_ENABLED( ipconfigETHERNET_DRIVER_FILTERS_FRAME_TYPES )
            if( eConsiderFrameForProcessing( pxDescriptor->pucEthernetBuffer ) != eProcessBuffer )
 8013192:	687b      	ldr	r3, [r7, #4]
 8013194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013196:	4618      	mov	r0, r3
 8013198:	f7f6 fc6c 	bl	8009a74 <eConsiderFrameForProcessing>
 801319c:	4603      	mov	r3, r0
 801319e:	2b01      	cmp	r3, #1
 80131a0:	d108      	bne.n	80131b4 <prvAcceptPacket+0x5c>
                break;
            }
        }
        #endif /* if ipconfigIS_ENABLED( ipconfigETHERNET_DRIVER_FILTERS_PACKETS ) */

        xResult = pdTRUE;
 80131a2:	2301      	movs	r3, #1
 80131a4:	617b      	str	r3, [r7, #20]
 80131a6:	e006      	b.n	80131b6 <prvAcceptPacket+0x5e>
            break;
 80131a8:	bf00      	nop
 80131aa:	e004      	b.n	80131b6 <prvAcceptPacket+0x5e>
            break;
 80131ac:	bf00      	nop
 80131ae:	e002      	b.n	80131b6 <prvAcceptPacket+0x5e>
            break;
 80131b0:	bf00      	nop
 80131b2:	e000      	b.n	80131b6 <prvAcceptPacket+0x5e>
                break;
 80131b4:	bf00      	nop
    } while( pdFALSE );

    return xResult;
 80131b6:	697b      	ldr	r3, [r7, #20]
}
 80131b8:	4618      	mov	r0, r3
 80131ba:	3718      	adds	r7, #24
 80131bc:	46bd      	mov	sp, r7
 80131be:	bd80      	pop	{r7, pc}
 80131c0:	20003464 	.word	0x20003464

080131c4 <ETH_IRQHandler>:
/*                              IRQ Handlers                                 */
/*===========================================================================*/
/*---------------------------------------------------------------------------*/

void ETH_IRQHandler( void )
{
 80131c4:	b580      	push	{r7, lr}
 80131c6:	b082      	sub	sp, #8
 80131c8:	af00      	add	r7, sp, #0
    traceISR_ENTER();

    ETH_HandleTypeDef * pxEthHandle = &xEthHandle;
 80131ca:	4b0c      	ldr	r3, [pc, #48]	@ (80131fc <ETH_IRQHandler+0x38>)
 80131cc:	607b      	str	r3, [r7, #4]

    xSwitchRequired = pdFALSE;
 80131ce:	4b0c      	ldr	r3, [pc, #48]	@ (8013200 <ETH_IRQHandler+0x3c>)
 80131d0:	2200      	movs	r2, #0
 80131d2:	601a      	str	r2, [r3, #0]
    HAL_ETH_IRQHandler( pxEthHandle );
 80131d4:	6878      	ldr	r0, [r7, #4]
 80131d6:	f7ef fdf7 	bl	8002dc8 <HAL_ETH_IRQHandler>

    portYIELD_FROM_ISR( xSwitchRequired );
 80131da:	4b09      	ldr	r3, [pc, #36]	@ (8013200 <ETH_IRQHandler+0x3c>)
 80131dc:	681b      	ldr	r3, [r3, #0]
 80131de:	2b00      	cmp	r3, #0
 80131e0:	d007      	beq.n	80131f2 <ETH_IRQHandler+0x2e>
 80131e2:	4b08      	ldr	r3, [pc, #32]	@ (8013204 <ETH_IRQHandler+0x40>)
 80131e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80131e8:	601a      	str	r2, [r3, #0]
 80131ea:	f3bf 8f4f 	dsb	sy
 80131ee:	f3bf 8f6f 	isb	sy
}
 80131f2:	bf00      	nop
 80131f4:	3708      	adds	r7, #8
 80131f6:	46bd      	mov	sp, r7
 80131f8:	bd80      	pop	{r7, pc}
 80131fa:	bf00      	nop
 80131fc:	20003464 	.word	0x20003464
 8013200:	20003560 	.word	0x20003560
 8013204:	e000ed04 	.word	0xe000ed04

08013208 <HAL_ETH_ErrorCallback>:

/*---------------------------------------------------------------------------*/

void HAL_ETH_ErrorCallback( ETH_HandleTypeDef * pxEthHandle )
{
 8013208:	b580      	push	{r7, lr}
 801320a:	b088      	sub	sp, #32
 801320c:	af02      	add	r7, sp, #8
 801320e:	6078      	str	r0, [r7, #4]
    eMAC_IF_EVENT eErrorEvents = eMacEventNone;
 8013210:	2300      	movs	r3, #0
 8013212:	75fb      	strb	r3, [r7, #23]

    if( pxEthHandle->gState == HAL_ETH_STATE_ERROR )
 8013214:	687b      	ldr	r3, [r7, #4]
 8013216:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801321a:	2be0      	cmp	r3, #224	@ 0xe0
 801321c:	d103      	bne.n	8013226 <HAL_ETH_ErrorCallback+0x1e>
    {
        /* Fatal bus error occurred */
        eErrorEvents |= eMacEventErrEth;
 801321e:	7dfb      	ldrb	r3, [r7, #23]
 8013220:	f043 0320 	orr.w	r3, r3, #32
 8013224:	75fb      	strb	r3, [r7, #23]
    }

    if( ( pxEthHandle->ErrorCode & HAL_ETH_ERROR_DMA ) != 0 )
 8013226:	687b      	ldr	r3, [r7, #4]
 8013228:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801322c:	f003 0308 	and.w	r3, r3, #8
 8013230:	2b00      	cmp	r3, #0
 8013232:	d019      	beq.n	8013268 <HAL_ETH_ErrorCallback+0x60>
    {
        eErrorEvents |= eMacEventErrDma;
 8013234:	7dfb      	ldrb	r3, [r7, #23]
 8013236:	f043 0310 	orr.w	r3, r3, #16
 801323a:	75fb      	strb	r3, [r7, #23]
        const uint32_t ulDmaError = pxEthHandle->DMAErrorCode;
 801323c:	687b      	ldr	r3, [r7, #4]
 801323e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013242:	613b      	str	r3, [r7, #16]

        if( ( ulDmaError & ETH_DMA_TX_BUFFER_UNAVAILABLE_FLAG ) != 0 )
 8013244:	693b      	ldr	r3, [r7, #16]
 8013246:	f003 0304 	and.w	r3, r3, #4
 801324a:	2b00      	cmp	r3, #0
 801324c:	d003      	beq.n	8013256 <HAL_ETH_ErrorCallback+0x4e>
        {
            eErrorEvents |= eMacEventErrTx;
 801324e:	7dfb      	ldrb	r3, [r7, #23]
 8013250:	f043 0308 	orr.w	r3, r3, #8
 8013254:	75fb      	strb	r3, [r7, #23]
        }

        if( ( ulDmaError & ETH_DMA_RX_BUFFER_UNAVAILABLE_FLAG ) != 0 )
 8013256:	693b      	ldr	r3, [r7, #16]
 8013258:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801325c:	2b00      	cmp	r3, #0
 801325e:	d003      	beq.n	8013268 <HAL_ETH_ErrorCallback+0x60>
        {
            eErrorEvents |= eMacEventErrRx;
 8013260:	7dfb      	ldrb	r3, [r7, #23]
 8013262:	f043 0304 	orr.w	r3, r3, #4
 8013266:	75fb      	strb	r3, [r7, #23]
        }
    }

    if( ( pxEthHandle->ErrorCode & HAL_ETH_ERROR_MAC ) != 0 )
 8013268:	687b      	ldr	r3, [r7, #4]
 801326a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801326e:	f003 0310 	and.w	r3, r3, #16
 8013272:	2b00      	cmp	r3, #0
 8013274:	d003      	beq.n	801327e <HAL_ETH_ErrorCallback+0x76>
    {
        eErrorEvents |= eMacEventErrMac;
 8013276:	7dfb      	ldrb	r3, [r7, #23]
 8013278:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801327c:	75fb      	strb	r3, [r7, #23]
    }

    if( ( xEMACTaskHandle != NULL ) && ( eErrorEvents != eMacEventNone ) )
 801327e:	4b0e      	ldr	r3, [pc, #56]	@ (80132b8 <HAL_ETH_ErrorCallback+0xb0>)
 8013280:	681b      	ldr	r3, [r3, #0]
 8013282:	2b00      	cmp	r3, #0
 8013284:	d014      	beq.n	80132b0 <HAL_ETH_ErrorCallback+0xa8>
 8013286:	7dfb      	ldrb	r3, [r7, #23]
 8013288:	2b00      	cmp	r3, #0
 801328a:	d011      	beq.n	80132b0 <HAL_ETH_ErrorCallback+0xa8>
    {
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801328c:	2300      	movs	r3, #0
 801328e:	60fb      	str	r3, [r7, #12]
        ( void ) xTaskNotifyFromISR( xEMACTaskHandle, eErrorEvents, eSetBits, &xHigherPriorityTaskWoken );
 8013290:	4b09      	ldr	r3, [pc, #36]	@ (80132b8 <HAL_ETH_ErrorCallback+0xb0>)
 8013292:	6818      	ldr	r0, [r3, #0]
 8013294:	7df9      	ldrb	r1, [r7, #23]
 8013296:	f107 030c 	add.w	r3, r7, #12
 801329a:	9300      	str	r3, [sp, #0]
 801329c:	2300      	movs	r3, #0
 801329e:	2201      	movs	r2, #1
 80132a0:	f002 fee4 	bl	801606c <xTaskGenericNotifyFromISR>
        xSwitchRequired |= xHigherPriorityTaskWoken;
 80132a4:	4b05      	ldr	r3, [pc, #20]	@ (80132bc <HAL_ETH_ErrorCallback+0xb4>)
 80132a6:	681a      	ldr	r2, [r3, #0]
 80132a8:	68fb      	ldr	r3, [r7, #12]
 80132aa:	4313      	orrs	r3, r2
 80132ac:	4a03      	ldr	r2, [pc, #12]	@ (80132bc <HAL_ETH_ErrorCallback+0xb4>)
 80132ae:	6013      	str	r3, [r2, #0]
    }
}
 80132b0:	bf00      	nop
 80132b2:	3718      	adds	r7, #24
 80132b4:	46bd      	mov	sp, r7
 80132b6:	bd80      	pop	{r7, pc}
 80132b8:	20003554 	.word	0x20003554
 80132bc:	20003560 	.word	0x20003560

080132c0 <HAL_ETH_RxCpltCallback>:

/*---------------------------------------------------------------------------*/

void HAL_ETH_RxCpltCallback( ETH_HandleTypeDef * pxEthHandle )
{
 80132c0:	b580      	push	{r7, lr}
 80132c2:	b086      	sub	sp, #24
 80132c4:	af02      	add	r7, sp, #8
 80132c6:	6078      	str	r0, [r7, #4]
    static size_t uxMostRXDescsUsed = 0U;

    const size_t uxRxUsed = pxEthHandle->RxDescList.RxDescCnt;
 80132c8:	687b      	ldr	r3, [r7, #4]
 80132ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80132cc:	60fb      	str	r3, [r7, #12]

    if( uxMostRXDescsUsed < uxRxUsed )
 80132ce:	4b11      	ldr	r3, [pc, #68]	@ (8013314 <HAL_ETH_RxCpltCallback+0x54>)
 80132d0:	681b      	ldr	r3, [r3, #0]
 80132d2:	68fa      	ldr	r2, [r7, #12]
 80132d4:	429a      	cmp	r2, r3
 80132d6:	d902      	bls.n	80132de <HAL_ETH_RxCpltCallback+0x1e>
    {
        uxMostRXDescsUsed = uxRxUsed;
 80132d8:	4a0e      	ldr	r2, [pc, #56]	@ (8013314 <HAL_ETH_RxCpltCallback+0x54>)
 80132da:	68fb      	ldr	r3, [r7, #12]
 80132dc:	6013      	str	r3, [r2, #0]
    }

    iptraceNETWORK_INTERFACE_RECEIVE();

    if( xEMACTaskHandle != NULL )
 80132de:	4b0e      	ldr	r3, [pc, #56]	@ (8013318 <HAL_ETH_RxCpltCallback+0x58>)
 80132e0:	681b      	ldr	r3, [r3, #0]
 80132e2:	2b00      	cmp	r3, #0
 80132e4:	d011      	beq.n	801330a <HAL_ETH_RxCpltCallback+0x4a>
    {
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80132e6:	2300      	movs	r3, #0
 80132e8:	60bb      	str	r3, [r7, #8]
        ( void ) xTaskNotifyFromISR( xEMACTaskHandle, eMacEventRx, eSetBits, &xHigherPriorityTaskWoken );
 80132ea:	4b0b      	ldr	r3, [pc, #44]	@ (8013318 <HAL_ETH_RxCpltCallback+0x58>)
 80132ec:	6818      	ldr	r0, [r3, #0]
 80132ee:	f107 0308 	add.w	r3, r7, #8
 80132f2:	9300      	str	r3, [sp, #0]
 80132f4:	2300      	movs	r3, #0
 80132f6:	2201      	movs	r2, #1
 80132f8:	2101      	movs	r1, #1
 80132fa:	f002 feb7 	bl	801606c <xTaskGenericNotifyFromISR>
        xSwitchRequired |= xHigherPriorityTaskWoken;
 80132fe:	4b07      	ldr	r3, [pc, #28]	@ (801331c <HAL_ETH_RxCpltCallback+0x5c>)
 8013300:	681a      	ldr	r2, [r3, #0]
 8013302:	68bb      	ldr	r3, [r7, #8]
 8013304:	4313      	orrs	r3, r2
 8013306:	4a05      	ldr	r2, [pc, #20]	@ (801331c <HAL_ETH_RxCpltCallback+0x5c>)
 8013308:	6013      	str	r3, [r2, #0]
    }
}
 801330a:	bf00      	nop
 801330c:	3710      	adds	r7, #16
 801330e:	46bd      	mov	sp, r7
 8013310:	bd80      	pop	{r7, pc}
 8013312:	bf00      	nop
 8013314:	200046fc 	.word	0x200046fc
 8013318:	20003554 	.word	0x20003554
 801331c:	20003560 	.word	0x20003560

08013320 <HAL_ETH_TxCpltCallback>:

/*---------------------------------------------------------------------------*/

void HAL_ETH_TxCpltCallback( ETH_HandleTypeDef * pxEthHandle )
{
 8013320:	b580      	push	{r7, lr}
 8013322:	b086      	sub	sp, #24
 8013324:	af02      	add	r7, sp, #8
 8013326:	6078      	str	r0, [r7, #4]
    static size_t uxMostTXDescsUsed = 0U;

    const size_t uxTxUsed = pxEthHandle->TxDescList.BuffersInUse;
 8013328:	687b      	ldr	r3, [r7, #4]
 801332a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801332c:	60fb      	str	r3, [r7, #12]

    if( uxMostTXDescsUsed < uxTxUsed )
 801332e:	4b11      	ldr	r3, [pc, #68]	@ (8013374 <HAL_ETH_TxCpltCallback+0x54>)
 8013330:	681b      	ldr	r3, [r3, #0]
 8013332:	68fa      	ldr	r2, [r7, #12]
 8013334:	429a      	cmp	r2, r3
 8013336:	d902      	bls.n	801333e <HAL_ETH_TxCpltCallback+0x1e>
    {
        uxMostTXDescsUsed = uxTxUsed;
 8013338:	4a0e      	ldr	r2, [pc, #56]	@ (8013374 <HAL_ETH_TxCpltCallback+0x54>)
 801333a:	68fb      	ldr	r3, [r7, #12]
 801333c:	6013      	str	r3, [r2, #0]
    }

    iptraceNETWORK_INTERFACE_TRANSMIT();

    if( xEMACTaskHandle != NULL )
 801333e:	4b0e      	ldr	r3, [pc, #56]	@ (8013378 <HAL_ETH_TxCpltCallback+0x58>)
 8013340:	681b      	ldr	r3, [r3, #0]
 8013342:	2b00      	cmp	r3, #0
 8013344:	d011      	beq.n	801336a <HAL_ETH_TxCpltCallback+0x4a>
    {
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8013346:	2300      	movs	r3, #0
 8013348:	60bb      	str	r3, [r7, #8]
        ( void ) xTaskNotifyFromISR( xEMACTaskHandle, eMacEventTx, eSetBits, &xHigherPriorityTaskWoken );
 801334a:	4b0b      	ldr	r3, [pc, #44]	@ (8013378 <HAL_ETH_TxCpltCallback+0x58>)
 801334c:	6818      	ldr	r0, [r3, #0]
 801334e:	f107 0308 	add.w	r3, r7, #8
 8013352:	9300      	str	r3, [sp, #0]
 8013354:	2300      	movs	r3, #0
 8013356:	2201      	movs	r2, #1
 8013358:	2102      	movs	r1, #2
 801335a:	f002 fe87 	bl	801606c <xTaskGenericNotifyFromISR>
        xSwitchRequired |= xHigherPriorityTaskWoken;
 801335e:	4b07      	ldr	r3, [pc, #28]	@ (801337c <HAL_ETH_TxCpltCallback+0x5c>)
 8013360:	681a      	ldr	r2, [r3, #0]
 8013362:	68bb      	ldr	r3, [r7, #8]
 8013364:	4313      	orrs	r3, r2
 8013366:	4a05      	ldr	r2, [pc, #20]	@ (801337c <HAL_ETH_TxCpltCallback+0x5c>)
 8013368:	6013      	str	r3, [r2, #0]
    }
}
 801336a:	bf00      	nop
 801336c:	3710      	adds	r7, #16
 801336e:	46bd      	mov	sp, r7
 8013370:	bd80      	pop	{r7, pc}
 8013372:	bf00      	nop
 8013374:	20004700 	.word	0x20004700
 8013378:	20003554 	.word	0x20003554
 801337c:	20003560 	.word	0x20003560

08013380 <HAL_ETH_RxAllocateCallback>:
/*                            HAL Tx/Rx Callbacks                            */
/*===========================================================================*/
/*---------------------------------------------------------------------------*/

void HAL_ETH_RxAllocateCallback( uint8_t ** ppucBuff )
{
 8013380:	b580      	push	{r7, lr}
 8013382:	b084      	sub	sp, #16
 8013384:	af00      	add	r7, sp, #0
 8013386:	6078      	str	r0, [r7, #4]
    const NetworkBufferDescriptor_t * pxBufferDescriptor = pxGetNetworkBufferWithDescriptor( niEMAC_DATA_BUFFER_SIZE, pdMS_TO_TICKS( niEMAC_DESCRIPTOR_WAIT_TIME_MS ) );
 8013388:	2114      	movs	r1, #20
 801338a:	f44f 60c0 	mov.w	r0, #1536	@ 0x600
 801338e:	f7fe f90d 	bl	80115ac <pxGetNetworkBufferWithDescriptor>
 8013392:	60f8      	str	r0, [r7, #12]

    if( pxBufferDescriptor != NULL )
 8013394:	68fb      	ldr	r3, [r7, #12]
 8013396:	2b00      	cmp	r3, #0
 8013398:	d003      	beq.n	80133a2 <HAL_ETH_RxAllocateCallback+0x22>
            if( niEMAC_CACHE_MAINTENANCE != 0 )
            {
                SCB_InvalidateDCache_by_Addr( ( uint32_t * ) pxBufferDescriptor->pucEthernetBuffer, pxBufferDescriptor->xDataLength );
            }
        #endif
        *ppucBuff = pxBufferDescriptor->pucEthernetBuffer;
 801339a:	68fb      	ldr	r3, [r7, #12]
 801339c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801339e:	687b      	ldr	r3, [r7, #4]
 80133a0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        FreeRTOS_debug_printf( ( "HAL_ETH_RxAllocateCallback: failed\n" ) );
    }
}
 80133a2:	bf00      	nop
 80133a4:	3710      	adds	r7, #16
 80133a6:	46bd      	mov	sp, r7
 80133a8:	bd80      	pop	{r7, pc}

080133aa <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback( void ** ppvStart,
                             void ** ppvEnd,
                             uint8_t * pucBuff,
                             uint16_t usLength )
{
 80133aa:	b580      	push	{r7, lr}
 80133ac:	b088      	sub	sp, #32
 80133ae:	af00      	add	r7, sp, #0
 80133b0:	60f8      	str	r0, [r7, #12]
 80133b2:	60b9      	str	r1, [r7, #8]
 80133b4:	607a      	str	r2, [r7, #4]
 80133b6:	807b      	strh	r3, [r7, #2]
    NetworkBufferDescriptor_t ** const ppxStartDescriptor = ( NetworkBufferDescriptor_t ** ) ppvStart;
 80133b8:	68fb      	ldr	r3, [r7, #12]
 80133ba:	61fb      	str	r3, [r7, #28]
    NetworkBufferDescriptor_t ** const ppxEndDescriptor = ( NetworkBufferDescriptor_t ** ) ppvEnd;
 80133bc:	68bb      	ldr	r3, [r7, #8]
 80133be:	61bb      	str	r3, [r7, #24]
    NetworkBufferDescriptor_t * const pxCurDescriptor = pxPacketBuffer_to_NetworkBuffer( ( const void * ) pucBuff );
 80133c0:	6878      	ldr	r0, [r7, #4]
 80133c2:	f7f7 f9af 	bl	800a724 <pxPacketBuffer_to_NetworkBuffer>
 80133c6:	6178      	str	r0, [r7, #20]

    if( prvAcceptPacket( pxCurDescriptor, usLength ) == pdTRUE )
 80133c8:	887b      	ldrh	r3, [r7, #2]
 80133ca:	4619      	mov	r1, r3
 80133cc:	6978      	ldr	r0, [r7, #20]
 80133ce:	f7ff fec3 	bl	8013158 <prvAcceptPacket>
 80133d2:	4603      	mov	r3, r0
 80133d4:	2b01      	cmp	r3, #1
 80133d6:	d120      	bne.n	801341a <HAL_ETH_RxLinkCallback+0x70>
    {
        pxCurDescriptor->xDataLength = usLength;
 80133d8:	887a      	ldrh	r2, [r7, #2]
 80133da:	697b      	ldr	r3, [r7, #20]
 80133dc:	629a      	str	r2, [r3, #40]	@ 0x28
        #if ipconfigIS_ENABLED( ipconfigUSE_LINKED_RX_MESSAGES )
            pxCurDescriptor->pxNextBuffer = NULL;
        #endif

        if( *ppxStartDescriptor == NULL )
 80133de:	69fb      	ldr	r3, [r7, #28]
 80133e0:	681b      	ldr	r3, [r3, #0]
 80133e2:	2b00      	cmp	r3, #0
 80133e4:	d102      	bne.n	80133ec <HAL_ETH_RxLinkCallback+0x42>
        {
            *ppxStartDescriptor = pxCurDescriptor;
 80133e6:	69fb      	ldr	r3, [r7, #28]
 80133e8:	697a      	ldr	r2, [r7, #20]
 80133ea:	601a      	str	r2, [r3, #0]
            else if( ppxEndDescriptor != NULL )
            {
                ( *ppxEndDescriptor )->pxNextBuffer = pxCurDescriptor;
            }
        #endif
        *ppxEndDescriptor = pxCurDescriptor;
 80133ec:	69bb      	ldr	r3, [r7, #24]
 80133ee:	697a      	ldr	r2, [r7, #20]
 80133f0:	601a      	str	r2, [r3, #0]
        /* Only single buffer packets are supported */
        configASSERT( *ppxStartDescriptor == *ppxEndDescriptor );
 80133f2:	69fb      	ldr	r3, [r7, #28]
 80133f4:	681a      	ldr	r2, [r3, #0]
 80133f6:	69bb      	ldr	r3, [r7, #24]
 80133f8:	681b      	ldr	r3, [r3, #0]
 80133fa:	429a      	cmp	r2, r3
 80133fc:	d010      	beq.n	8013420 <HAL_ETH_RxLinkCallback+0x76>
	__asm volatile
 80133fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013402:	b672      	cpsid	i
 8013404:	f383 8811 	msr	BASEPRI, r3
 8013408:	f3bf 8f6f 	isb	sy
 801340c:	f3bf 8f4f 	dsb	sy
 8013410:	b662      	cpsie	i
 8013412:	613b      	str	r3, [r7, #16]
}
 8013414:	bf00      	nop
 8013416:	bf00      	nop
 8013418:	e7fd      	b.n	8013416 <HAL_ETH_RxLinkCallback+0x6c>
        #endif
    }
    else
    {
        FreeRTOS_debug_printf( ( "HAL_ETH_RxLinkCallback: Buffer Dropped\n" ) );
        prvReleaseNetworkBufferDescriptor( pxCurDescriptor );
 801341a:	6978      	ldr	r0, [r7, #20]
 801341c:	f7ff fe6d 	bl	80130fa <prvReleaseNetworkBufferDescriptor>
    }
}
 8013420:	bf00      	nop
 8013422:	3720      	adds	r7, #32
 8013424:	46bd      	mov	sp, r7
 8013426:	bd80      	pop	{r7, pc}

08013428 <HAL_ETH_TxFreeCallback>:

/*---------------------------------------------------------------------------*/

void HAL_ETH_TxFreeCallback( uint32_t * pulBuff )
{
 8013428:	b580      	push	{r7, lr}
 801342a:	b084      	sub	sp, #16
 801342c:	af00      	add	r7, sp, #0
 801342e:	6078      	str	r0, [r7, #4]
    NetworkBufferDescriptor_t * const pxNetworkBuffer = ( NetworkBufferDescriptor_t * ) pulBuff;
 8013430:	687b      	ldr	r3, [r7, #4]
 8013432:	60fb      	str	r3, [r7, #12]

    prvReleaseNetworkBufferDescriptor( pxNetworkBuffer );
 8013434:	68f8      	ldr	r0, [r7, #12]
 8013436:	f7ff fe60 	bl	80130fa <prvReleaseNetworkBufferDescriptor>
    ( void ) xSemaphoreGive( xTxDescSem );
 801343a:	4b05      	ldr	r3, [pc, #20]	@ (8013450 <HAL_ETH_TxFreeCallback+0x28>)
 801343c:	6818      	ldr	r0, [r3, #0]
 801343e:	2300      	movs	r3, #0
 8013440:	2200      	movs	r2, #0
 8013442:	2100      	movs	r1, #0
 8013444:	f000 fe14 	bl	8014070 <xQueueGenericSend>
}
 8013448:	bf00      	nop
 801344a:	3710      	adds	r7, #16
 801344c:	46bd      	mov	sp, r7
 801344e:	bd80      	pop	{r7, pc}
 8013450:	2000355c 	.word	0x2000355c

08013454 <pxSTM32_FillInterfaceDescriptor>:
/*===========================================================================*/
/*---------------------------------------------------------------------------*/

NetworkInterface_t * pxSTM32_FillInterfaceDescriptor( BaseType_t xEMACIndex,
                                                      NetworkInterface_t * pxInterface )
{
 8013454:	b580      	push	{r7, lr}
 8013456:	b082      	sub	sp, #8
 8013458:	af00      	add	r7, sp, #0
 801345a:	6078      	str	r0, [r7, #4]
 801345c:	6039      	str	r1, [r7, #0]
    static char pcName[ 17 ];

    ( void ) snprintf( pcName, sizeof( pcName ), "eth%u", ( unsigned ) xEMACIndex );
 801345e:	687b      	ldr	r3, [r7, #4]
 8013460:	4a13      	ldr	r2, [pc, #76]	@ (80134b0 <pxSTM32_FillInterfaceDescriptor+0x5c>)
 8013462:	2111      	movs	r1, #17
 8013464:	4813      	ldr	r0, [pc, #76]	@ (80134b4 <pxSTM32_FillInterfaceDescriptor+0x60>)
 8013466:	f003 ffd1 	bl	801740c <sniprintf>

    ( void ) memset( pxInterface, '\0', sizeof( *pxInterface ) );
 801346a:	2228      	movs	r2, #40	@ 0x28
 801346c:	2100      	movs	r1, #0
 801346e:	6838      	ldr	r0, [r7, #0]
 8013470:	f004 f86f 	bl	8017552 <memset>
    pxInterface->pcName = pcName;
 8013474:	683b      	ldr	r3, [r7, #0]
 8013476:	4a0f      	ldr	r2, [pc, #60]	@ (80134b4 <pxSTM32_FillInterfaceDescriptor+0x60>)
 8013478:	601a      	str	r2, [r3, #0]
    /* TODO: use pvArgument to get xEMACData? */
    /* xEMACData.xEMACIndex = xEMACIndex; */
    /* pxInterface->pvArgument = ( void * ) &xEMACData; */
    /* pxInterface->pvArgument = pvPortMalloc( sizeof( EMACData_t ) ); */
    pxInterface->pvArgument = ( void * ) xEMACIndex;
 801347a:	687a      	ldr	r2, [r7, #4]
 801347c:	683b      	ldr	r3, [r7, #0]
 801347e:	605a      	str	r2, [r3, #4]
    pxInterface->pfInitialise = prvNetworkInterfaceInitialise;
 8013480:	683b      	ldr	r3, [r7, #0]
 8013482:	4a0d      	ldr	r2, [pc, #52]	@ (80134b8 <pxSTM32_FillInterfaceDescriptor+0x64>)
 8013484:	609a      	str	r2, [r3, #8]
    pxInterface->pfOutput = prvNetworkInterfaceOutput;
 8013486:	683b      	ldr	r3, [r7, #0]
 8013488:	4a0c      	ldr	r2, [pc, #48]	@ (80134bc <pxSTM32_FillInterfaceDescriptor+0x68>)
 801348a:	60da      	str	r2, [r3, #12]
    pxInterface->pfGetPhyLinkStatus = prvGetPhyLinkStatus;
 801348c:	683b      	ldr	r3, [r7, #0]
 801348e:	4a0c      	ldr	r2, [pc, #48]	@ (80134c0 <pxSTM32_FillInterfaceDescriptor+0x6c>)
 8013490:	611a      	str	r2, [r3, #16]

    pxInterface->pfAddAllowedMAC = prvAddAllowedMACAddress;
 8013492:	683b      	ldr	r3, [r7, #0]
 8013494:	4a0b      	ldr	r2, [pc, #44]	@ (80134c4 <pxSTM32_FillInterfaceDescriptor+0x70>)
 8013496:	615a      	str	r2, [r3, #20]
    pxInterface->pfRemoveAllowedMAC = prvRemoveAllowedMACAddress;
 8013498:	683b      	ldr	r3, [r7, #0]
 801349a:	4a0b      	ldr	r2, [pc, #44]	@ (80134c8 <pxSTM32_FillInterfaceDescriptor+0x74>)
 801349c:	619a      	str	r2, [r3, #24]

    return FreeRTOS_AddNetworkInterface( pxInterface );
 801349e:	6838      	ldr	r0, [r7, #0]
 80134a0:	f7f7 fed2 	bl	800b248 <FreeRTOS_AddNetworkInterface>
 80134a4:	4603      	mov	r3, r0
}
 80134a6:	4618      	mov	r0, r3
 80134a8:	3708      	adds	r7, #8
 80134aa:	46bd      	mov	sp, r7
 80134ac:	bd80      	pop	{r7, pc}
 80134ae:	bf00      	nop
 80134b0:	0801881c 	.word	0x0801881c
 80134b4:	20004704 	.word	0x20004704
 80134b8:	080121f5 	.word	0x080121f5
 80134bc:	080122f5 	.word	0x080122f5
 80134c0:	080121c9 	.word	0x080121c9
 80134c4:	080124d1 	.word	0x080124d1
 80134c8:	08012529 	.word	0x08012529

080134cc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80134cc:	b480      	push	{r7}
 80134ce:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 80134d0:	bf00      	nop
 80134d2:	46bd      	mov	sp, r7
 80134d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134d8:	4770      	bx	lr
	...

080134dc <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80134dc:	b480      	push	{r7}
 80134de:	b085      	sub	sp, #20
 80134e0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80134e2:	f3ef 8305 	mrs	r3, IPSR
 80134e6:	60bb      	str	r3, [r7, #8]
  return(result);
 80134e8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80134ea:	2b00      	cmp	r3, #0
 80134ec:	d10f      	bne.n	801350e <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80134ee:	f3ef 8310 	mrs	r3, PRIMASK
 80134f2:	607b      	str	r3, [r7, #4]
  return(result);
 80134f4:	687b      	ldr	r3, [r7, #4]
 80134f6:	2b00      	cmp	r3, #0
 80134f8:	d105      	bne.n	8013506 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80134fa:	f3ef 8311 	mrs	r3, BASEPRI
 80134fe:	603b      	str	r3, [r7, #0]
  return(result);
 8013500:	683b      	ldr	r3, [r7, #0]
 8013502:	2b00      	cmp	r3, #0
 8013504:	d007      	beq.n	8013516 <osKernelInitialize+0x3a>
 8013506:	4b0e      	ldr	r3, [pc, #56]	@ (8013540 <osKernelInitialize+0x64>)
 8013508:	681b      	ldr	r3, [r3, #0]
 801350a:	2b02      	cmp	r3, #2
 801350c:	d103      	bne.n	8013516 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 801350e:	f06f 0305 	mvn.w	r3, #5
 8013512:	60fb      	str	r3, [r7, #12]
 8013514:	e00c      	b.n	8013530 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8013516:	4b0a      	ldr	r3, [pc, #40]	@ (8013540 <osKernelInitialize+0x64>)
 8013518:	681b      	ldr	r3, [r3, #0]
 801351a:	2b00      	cmp	r3, #0
 801351c:	d105      	bne.n	801352a <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 801351e:	4b08      	ldr	r3, [pc, #32]	@ (8013540 <osKernelInitialize+0x64>)
 8013520:	2201      	movs	r2, #1
 8013522:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8013524:	2300      	movs	r3, #0
 8013526:	60fb      	str	r3, [r7, #12]
 8013528:	e002      	b.n	8013530 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 801352a:	f04f 33ff 	mov.w	r3, #4294967295
 801352e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8013530:	68fb      	ldr	r3, [r7, #12]
}
 8013532:	4618      	mov	r0, r3
 8013534:	3714      	adds	r7, #20
 8013536:	46bd      	mov	sp, r7
 8013538:	f85d 7b04 	ldr.w	r7, [sp], #4
 801353c:	4770      	bx	lr
 801353e:	bf00      	nop
 8013540:	20004718 	.word	0x20004718

08013544 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8013544:	b580      	push	{r7, lr}
 8013546:	b084      	sub	sp, #16
 8013548:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801354a:	f3ef 8305 	mrs	r3, IPSR
 801354e:	60bb      	str	r3, [r7, #8]
  return(result);
 8013550:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8013552:	2b00      	cmp	r3, #0
 8013554:	d10f      	bne.n	8013576 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013556:	f3ef 8310 	mrs	r3, PRIMASK
 801355a:	607b      	str	r3, [r7, #4]
  return(result);
 801355c:	687b      	ldr	r3, [r7, #4]
 801355e:	2b00      	cmp	r3, #0
 8013560:	d105      	bne.n	801356e <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8013562:	f3ef 8311 	mrs	r3, BASEPRI
 8013566:	603b      	str	r3, [r7, #0]
  return(result);
 8013568:	683b      	ldr	r3, [r7, #0]
 801356a:	2b00      	cmp	r3, #0
 801356c:	d007      	beq.n	801357e <osKernelStart+0x3a>
 801356e:	4b0f      	ldr	r3, [pc, #60]	@ (80135ac <osKernelStart+0x68>)
 8013570:	681b      	ldr	r3, [r3, #0]
 8013572:	2b02      	cmp	r3, #2
 8013574:	d103      	bne.n	801357e <osKernelStart+0x3a>
    stat = osErrorISR;
 8013576:	f06f 0305 	mvn.w	r3, #5
 801357a:	60fb      	str	r3, [r7, #12]
 801357c:	e010      	b.n	80135a0 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 801357e:	4b0b      	ldr	r3, [pc, #44]	@ (80135ac <osKernelStart+0x68>)
 8013580:	681b      	ldr	r3, [r3, #0]
 8013582:	2b01      	cmp	r3, #1
 8013584:	d109      	bne.n	801359a <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8013586:	f7ff ffa1 	bl	80134cc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 801358a:	4b08      	ldr	r3, [pc, #32]	@ (80135ac <osKernelStart+0x68>)
 801358c:	2202      	movs	r2, #2
 801358e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8013590:	f001 fd38 	bl	8015004 <vTaskStartScheduler>
      stat = osOK;
 8013594:	2300      	movs	r3, #0
 8013596:	60fb      	str	r3, [r7, #12]
 8013598:	e002      	b.n	80135a0 <osKernelStart+0x5c>
    } else {
      stat = osError;
 801359a:	f04f 33ff 	mov.w	r3, #4294967295
 801359e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80135a0:	68fb      	ldr	r3, [r7, #12]
}
 80135a2:	4618      	mov	r0, r3
 80135a4:	3710      	adds	r7, #16
 80135a6:	46bd      	mov	sp, r7
 80135a8:	bd80      	pop	{r7, pc}
 80135aa:	bf00      	nop
 80135ac:	20004718 	.word	0x20004718

080135b0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80135b0:	b580      	push	{r7, lr}
 80135b2:	b090      	sub	sp, #64	@ 0x40
 80135b4:	af04      	add	r7, sp, #16
 80135b6:	60f8      	str	r0, [r7, #12]
 80135b8:	60b9      	str	r1, [r7, #8]
 80135ba:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80135bc:	2300      	movs	r3, #0
 80135be:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80135c0:	f3ef 8305 	mrs	r3, IPSR
 80135c4:	61fb      	str	r3, [r7, #28]
  return(result);
 80135c6:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 80135c8:	2b00      	cmp	r3, #0
 80135ca:	f040 8090 	bne.w	80136ee <osThreadNew+0x13e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80135ce:	f3ef 8310 	mrs	r3, PRIMASK
 80135d2:	61bb      	str	r3, [r7, #24]
  return(result);
 80135d4:	69bb      	ldr	r3, [r7, #24]
 80135d6:	2b00      	cmp	r3, #0
 80135d8:	d105      	bne.n	80135e6 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80135da:	f3ef 8311 	mrs	r3, BASEPRI
 80135de:	617b      	str	r3, [r7, #20]
  return(result);
 80135e0:	697b      	ldr	r3, [r7, #20]
 80135e2:	2b00      	cmp	r3, #0
 80135e4:	d003      	beq.n	80135ee <osThreadNew+0x3e>
 80135e6:	4b44      	ldr	r3, [pc, #272]	@ (80136f8 <osThreadNew+0x148>)
 80135e8:	681b      	ldr	r3, [r3, #0]
 80135ea:	2b02      	cmp	r3, #2
 80135ec:	d07f      	beq.n	80136ee <osThreadNew+0x13e>
 80135ee:	68fb      	ldr	r3, [r7, #12]
 80135f0:	2b00      	cmp	r3, #0
 80135f2:	d07c      	beq.n	80136ee <osThreadNew+0x13e>
    stack = configMINIMAL_STACK_SIZE;
 80135f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80135f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80135fa:	2318      	movs	r3, #24
 80135fc:	627b      	str	r3, [r7, #36]	@ 0x24

    name = NULL;
 80135fe:	2300      	movs	r3, #0
 8013600:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mem  = -1;
 8013602:	f04f 33ff 	mov.w	r3, #4294967295
 8013606:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8013608:	687b      	ldr	r3, [r7, #4]
 801360a:	2b00      	cmp	r3, #0
 801360c:	d045      	beq.n	801369a <osThreadNew+0xea>
      if (attr->name != NULL) {
 801360e:	687b      	ldr	r3, [r7, #4]
 8013610:	681b      	ldr	r3, [r3, #0]
 8013612:	2b00      	cmp	r3, #0
 8013614:	d002      	beq.n	801361c <osThreadNew+0x6c>
        name = attr->name;
 8013616:	687b      	ldr	r3, [r7, #4]
 8013618:	681b      	ldr	r3, [r3, #0]
 801361a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (attr->priority != osPriorityNone) {
 801361c:	687b      	ldr	r3, [r7, #4]
 801361e:	699b      	ldr	r3, [r3, #24]
 8013620:	2b00      	cmp	r3, #0
 8013622:	d002      	beq.n	801362a <osThreadNew+0x7a>
        prio = (UBaseType_t)attr->priority;
 8013624:	687b      	ldr	r3, [r7, #4]
 8013626:	699b      	ldr	r3, [r3, #24]
 8013628:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 801362a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801362c:	2b00      	cmp	r3, #0
 801362e:	d008      	beq.n	8013642 <osThreadNew+0x92>
 8013630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013632:	2b38      	cmp	r3, #56	@ 0x38
 8013634:	d805      	bhi.n	8013642 <osThreadNew+0x92>
 8013636:	687b      	ldr	r3, [r7, #4]
 8013638:	685b      	ldr	r3, [r3, #4]
 801363a:	f003 0301 	and.w	r3, r3, #1
 801363e:	2b00      	cmp	r3, #0
 8013640:	d001      	beq.n	8013646 <osThreadNew+0x96>
        return (NULL);
 8013642:	2300      	movs	r3, #0
 8013644:	e054      	b.n	80136f0 <osThreadNew+0x140>
      }

      if (attr->stack_size > 0U) {
 8013646:	687b      	ldr	r3, [r7, #4]
 8013648:	695b      	ldr	r3, [r3, #20]
 801364a:	2b00      	cmp	r3, #0
 801364c:	d003      	beq.n	8013656 <osThreadNew+0xa6>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 801364e:	687b      	ldr	r3, [r7, #4]
 8013650:	695b      	ldr	r3, [r3, #20]
 8013652:	089b      	lsrs	r3, r3, #2
 8013654:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8013656:	687b      	ldr	r3, [r7, #4]
 8013658:	689b      	ldr	r3, [r3, #8]
 801365a:	2b00      	cmp	r3, #0
 801365c:	d00e      	beq.n	801367c <osThreadNew+0xcc>
 801365e:	687b      	ldr	r3, [r7, #4]
 8013660:	68db      	ldr	r3, [r3, #12]
 8013662:	2ba7      	cmp	r3, #167	@ 0xa7
 8013664:	d90a      	bls.n	801367c <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8013666:	687b      	ldr	r3, [r7, #4]
 8013668:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 801366a:	2b00      	cmp	r3, #0
 801366c:	d006      	beq.n	801367c <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801366e:	687b      	ldr	r3, [r7, #4]
 8013670:	695b      	ldr	r3, [r3, #20]
 8013672:	2b00      	cmp	r3, #0
 8013674:	d002      	beq.n	801367c <osThreadNew+0xcc>
        mem = 1;
 8013676:	2301      	movs	r3, #1
 8013678:	623b      	str	r3, [r7, #32]
 801367a:	e010      	b.n	801369e <osThreadNew+0xee>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 801367c:	687b      	ldr	r3, [r7, #4]
 801367e:	689b      	ldr	r3, [r3, #8]
 8013680:	2b00      	cmp	r3, #0
 8013682:	d10c      	bne.n	801369e <osThreadNew+0xee>
 8013684:	687b      	ldr	r3, [r7, #4]
 8013686:	68db      	ldr	r3, [r3, #12]
 8013688:	2b00      	cmp	r3, #0
 801368a:	d108      	bne.n	801369e <osThreadNew+0xee>
 801368c:	687b      	ldr	r3, [r7, #4]
 801368e:	691b      	ldr	r3, [r3, #16]
 8013690:	2b00      	cmp	r3, #0
 8013692:	d104      	bne.n	801369e <osThreadNew+0xee>
          mem = 0;
 8013694:	2300      	movs	r3, #0
 8013696:	623b      	str	r3, [r7, #32]
 8013698:	e001      	b.n	801369e <osThreadNew+0xee>
        }
      }
    }
    else {
      mem = 0;
 801369a:	2300      	movs	r3, #0
 801369c:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 801369e:	6a3b      	ldr	r3, [r7, #32]
 80136a0:	2b01      	cmp	r3, #1
 80136a2:	d110      	bne.n	80136c6 <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80136a4:	687b      	ldr	r3, [r7, #4]
 80136a6:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80136a8:	687a      	ldr	r2, [r7, #4]
 80136aa:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80136ac:	9202      	str	r2, [sp, #8]
 80136ae:	9301      	str	r3, [sp, #4]
 80136b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80136b2:	9300      	str	r3, [sp, #0]
 80136b4:	68bb      	ldr	r3, [r7, #8]
 80136b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80136b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80136ba:	68f8      	ldr	r0, [r7, #12]
 80136bc:	f001 faa4 	bl	8014c08 <xTaskCreateStatic>
 80136c0:	4603      	mov	r3, r0
 80136c2:	613b      	str	r3, [r7, #16]
 80136c4:	e013      	b.n	80136ee <osThreadNew+0x13e>
    }
    else {
      if (mem == 0) {
 80136c6:	6a3b      	ldr	r3, [r7, #32]
 80136c8:	2b00      	cmp	r3, #0
 80136ca:	d110      	bne.n	80136ee <osThreadNew+0x13e>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80136cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80136ce:	b29a      	uxth	r2, r3
 80136d0:	f107 0310 	add.w	r3, r7, #16
 80136d4:	9301      	str	r3, [sp, #4]
 80136d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80136d8:	9300      	str	r3, [sp, #0]
 80136da:	68bb      	ldr	r3, [r7, #8]
 80136dc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80136de:	68f8      	ldr	r0, [r7, #12]
 80136e0:	f001 faf8 	bl	8014cd4 <xTaskCreate>
 80136e4:	4603      	mov	r3, r0
 80136e6:	2b01      	cmp	r3, #1
 80136e8:	d001      	beq.n	80136ee <osThreadNew+0x13e>
          hTask = NULL;
 80136ea:	2300      	movs	r3, #0
 80136ec:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80136ee:	693b      	ldr	r3, [r7, #16]
}
 80136f0:	4618      	mov	r0, r3
 80136f2:	3730      	adds	r7, #48	@ 0x30
 80136f4:	46bd      	mov	sp, r7
 80136f6:	bd80      	pop	{r7, pc}
 80136f8:	20004718 	.word	0x20004718

080136fc <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80136fc:	b580      	push	{r7, lr}
 80136fe:	b086      	sub	sp, #24
 8013700:	af00      	add	r7, sp, #0
 8013702:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013704:	f3ef 8305 	mrs	r3, IPSR
 8013708:	613b      	str	r3, [r7, #16]
  return(result);
 801370a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 801370c:	2b00      	cmp	r3, #0
 801370e:	d10f      	bne.n	8013730 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013710:	f3ef 8310 	mrs	r3, PRIMASK
 8013714:	60fb      	str	r3, [r7, #12]
  return(result);
 8013716:	68fb      	ldr	r3, [r7, #12]
 8013718:	2b00      	cmp	r3, #0
 801371a:	d105      	bne.n	8013728 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 801371c:	f3ef 8311 	mrs	r3, BASEPRI
 8013720:	60bb      	str	r3, [r7, #8]
  return(result);
 8013722:	68bb      	ldr	r3, [r7, #8]
 8013724:	2b00      	cmp	r3, #0
 8013726:	d007      	beq.n	8013738 <osDelay+0x3c>
 8013728:	4b0a      	ldr	r3, [pc, #40]	@ (8013754 <osDelay+0x58>)
 801372a:	681b      	ldr	r3, [r3, #0]
 801372c:	2b02      	cmp	r3, #2
 801372e:	d103      	bne.n	8013738 <osDelay+0x3c>
    stat = osErrorISR;
 8013730:	f06f 0305 	mvn.w	r3, #5
 8013734:	617b      	str	r3, [r7, #20]
 8013736:	e007      	b.n	8013748 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8013738:	2300      	movs	r3, #0
 801373a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 801373c:	687b      	ldr	r3, [r7, #4]
 801373e:	2b00      	cmp	r3, #0
 8013740:	d002      	beq.n	8013748 <osDelay+0x4c>
      vTaskDelay(ticks);
 8013742:	6878      	ldr	r0, [r7, #4]
 8013744:	f001 fc26 	bl	8014f94 <vTaskDelay>
    }
  }

  return (stat);
 8013748:	697b      	ldr	r3, [r7, #20]
}
 801374a:	4618      	mov	r0, r3
 801374c:	3718      	adds	r7, #24
 801374e:	46bd      	mov	sp, r7
 8013750:	bd80      	pop	{r7, pc}
 8013752:	bf00      	nop
 8013754:	20004718 	.word	0x20004718

08013758 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8013758:	b480      	push	{r7}
 801375a:	b085      	sub	sp, #20
 801375c:	af00      	add	r7, sp, #0
 801375e:	60f8      	str	r0, [r7, #12]
 8013760:	60b9      	str	r1, [r7, #8]
 8013762:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8013764:	68fb      	ldr	r3, [r7, #12]
 8013766:	4a07      	ldr	r2, [pc, #28]	@ (8013784 <vApplicationGetIdleTaskMemory+0x2c>)
 8013768:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801376a:	68bb      	ldr	r3, [r7, #8]
 801376c:	4a06      	ldr	r2, [pc, #24]	@ (8013788 <vApplicationGetIdleTaskMemory+0x30>)
 801376e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8013770:	687b      	ldr	r3, [r7, #4]
 8013772:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8013776:	601a      	str	r2, [r3, #0]
}
 8013778:	bf00      	nop
 801377a:	3714      	adds	r7, #20
 801377c:	46bd      	mov	sp, r7
 801377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013782:	4770      	bx	lr
 8013784:	2000471c 	.word	0x2000471c
 8013788:	200047c4 	.word	0x200047c4

0801378c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 801378c:	b480      	push	{r7}
 801378e:	b085      	sub	sp, #20
 8013790:	af00      	add	r7, sp, #0
 8013792:	60f8      	str	r0, [r7, #12]
 8013794:	60b9      	str	r1, [r7, #8]
 8013796:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8013798:	68fb      	ldr	r3, [r7, #12]
 801379a:	4a07      	ldr	r2, [pc, #28]	@ (80137b8 <vApplicationGetTimerTaskMemory+0x2c>)
 801379c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 801379e:	68bb      	ldr	r3, [r7, #8]
 80137a0:	4a06      	ldr	r2, [pc, #24]	@ (80137bc <vApplicationGetTimerTaskMemory+0x30>)
 80137a2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80137a4:	687b      	ldr	r3, [r7, #4]
 80137a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80137aa:	601a      	str	r2, [r3, #0]
}
 80137ac:	bf00      	nop
 80137ae:	3714      	adds	r7, #20
 80137b0:	46bd      	mov	sp, r7
 80137b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137b6:	4770      	bx	lr
 80137b8:	20004bc4 	.word	0x20004bc4
 80137bc:	20004c6c 	.word	0x20004c6c

080137c0 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80137c0:	b580      	push	{r7, lr}
 80137c2:	b082      	sub	sp, #8
 80137c4:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 80137c6:	2020      	movs	r0, #32
 80137c8:	f003 fb36 	bl	8016e38 <pvPortMalloc>
 80137cc:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 80137ce:	687b      	ldr	r3, [r7, #4]
 80137d0:	2b00      	cmp	r3, #0
 80137d2:	d00a      	beq.n	80137ea <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 80137d4:	687b      	ldr	r3, [r7, #4]
 80137d6:	2200      	movs	r2, #0
 80137d8:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80137da:	687b      	ldr	r3, [r7, #4]
 80137dc:	3304      	adds	r3, #4
 80137de:	4618      	mov	r0, r3
 80137e0:	f000 fa09 	bl	8013bf6 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80137e4:	687b      	ldr	r3, [r7, #4]
 80137e6:	2200      	movs	r2, #0
 80137e8:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 80137ea:	687b      	ldr	r3, [r7, #4]
	}
 80137ec:	4618      	mov	r0, r3
 80137ee:	3708      	adds	r7, #8
 80137f0:	46bd      	mov	sp, r7
 80137f2:	bd80      	pop	{r7, pc}

080137f4 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80137f4:	b580      	push	{r7, lr}
 80137f6:	b090      	sub	sp, #64	@ 0x40
 80137f8:	af00      	add	r7, sp, #0
 80137fa:	60f8      	str	r0, [r7, #12]
 80137fc:	60b9      	str	r1, [r7, #8]
 80137fe:	607a      	str	r2, [r7, #4]
 8013800:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8013802:	68fb      	ldr	r3, [r7, #12]
 8013804:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8013806:	2300      	movs	r3, #0
 8013808:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 801380a:	2300      	movs	r3, #0
 801380c:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 801380e:	68fb      	ldr	r3, [r7, #12]
 8013810:	2b00      	cmp	r3, #0
 8013812:	d10d      	bne.n	8013830 <xEventGroupWaitBits+0x3c>
	__asm volatile
 8013814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013818:	b672      	cpsid	i
 801381a:	f383 8811 	msr	BASEPRI, r3
 801381e:	f3bf 8f6f 	isb	sy
 8013822:	f3bf 8f4f 	dsb	sy
 8013826:	b662      	cpsie	i
 8013828:	623b      	str	r3, [r7, #32]
}
 801382a:	bf00      	nop
 801382c:	bf00      	nop
 801382e:	e7fd      	b.n	801382c <xEventGroupWaitBits+0x38>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8013830:	68bb      	ldr	r3, [r7, #8]
 8013832:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013836:	d30d      	bcc.n	8013854 <xEventGroupWaitBits+0x60>
	__asm volatile
 8013838:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801383c:	b672      	cpsid	i
 801383e:	f383 8811 	msr	BASEPRI, r3
 8013842:	f3bf 8f6f 	isb	sy
 8013846:	f3bf 8f4f 	dsb	sy
 801384a:	b662      	cpsie	i
 801384c:	61fb      	str	r3, [r7, #28]
}
 801384e:	bf00      	nop
 8013850:	bf00      	nop
 8013852:	e7fd      	b.n	8013850 <xEventGroupWaitBits+0x5c>
	configASSERT( uxBitsToWaitFor != 0 );
 8013854:	68bb      	ldr	r3, [r7, #8]
 8013856:	2b00      	cmp	r3, #0
 8013858:	d10d      	bne.n	8013876 <xEventGroupWaitBits+0x82>
	__asm volatile
 801385a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801385e:	b672      	cpsid	i
 8013860:	f383 8811 	msr	BASEPRI, r3
 8013864:	f3bf 8f6f 	isb	sy
 8013868:	f3bf 8f4f 	dsb	sy
 801386c:	b662      	cpsie	i
 801386e:	61bb      	str	r3, [r7, #24]
}
 8013870:	bf00      	nop
 8013872:	bf00      	nop
 8013874:	e7fd      	b.n	8013872 <xEventGroupWaitBits+0x7e>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013876:	f002 f923 	bl	8015ac0 <xTaskGetSchedulerState>
 801387a:	4603      	mov	r3, r0
 801387c:	2b00      	cmp	r3, #0
 801387e:	d102      	bne.n	8013886 <xEventGroupWaitBits+0x92>
 8013880:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013882:	2b00      	cmp	r3, #0
 8013884:	d101      	bne.n	801388a <xEventGroupWaitBits+0x96>
 8013886:	2301      	movs	r3, #1
 8013888:	e000      	b.n	801388c <xEventGroupWaitBits+0x98>
 801388a:	2300      	movs	r3, #0
 801388c:	2b00      	cmp	r3, #0
 801388e:	d10d      	bne.n	80138ac <xEventGroupWaitBits+0xb8>
	__asm volatile
 8013890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013894:	b672      	cpsid	i
 8013896:	f383 8811 	msr	BASEPRI, r3
 801389a:	f3bf 8f6f 	isb	sy
 801389e:	f3bf 8f4f 	dsb	sy
 80138a2:	b662      	cpsie	i
 80138a4:	617b      	str	r3, [r7, #20]
}
 80138a6:	bf00      	nop
 80138a8:	bf00      	nop
 80138aa:	e7fd      	b.n	80138a8 <xEventGroupWaitBits+0xb4>
	}
	#endif

	vTaskSuspendAll();
 80138ac:	f001 fc1e 	bl	80150ec <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 80138b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80138b2:	681b      	ldr	r3, [r3, #0]
 80138b4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 80138b6:	683a      	ldr	r2, [r7, #0]
 80138b8:	68b9      	ldr	r1, [r7, #8]
 80138ba:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80138bc:	f000 f979 	bl	8013bb2 <prvTestWaitCondition>
 80138c0:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 80138c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138c4:	2b00      	cmp	r3, #0
 80138c6:	d00e      	beq.n	80138e6 <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 80138c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80138ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 80138cc:	2300      	movs	r3, #0
 80138ce:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 80138d0:	687b      	ldr	r3, [r7, #4]
 80138d2:	2b00      	cmp	r3, #0
 80138d4:	d028      	beq.n	8013928 <xEventGroupWaitBits+0x134>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80138d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80138d8:	681a      	ldr	r2, [r3, #0]
 80138da:	68bb      	ldr	r3, [r7, #8]
 80138dc:	43db      	mvns	r3, r3
 80138de:	401a      	ands	r2, r3
 80138e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80138e2:	601a      	str	r2, [r3, #0]
 80138e4:	e020      	b.n	8013928 <xEventGroupWaitBits+0x134>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 80138e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80138e8:	2b00      	cmp	r3, #0
 80138ea:	d104      	bne.n	80138f6 <xEventGroupWaitBits+0x102>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 80138ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80138ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 80138f0:	2301      	movs	r3, #1
 80138f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80138f4:	e018      	b.n	8013928 <xEventGroupWaitBits+0x134>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 80138f6:	687b      	ldr	r3, [r7, #4]
 80138f8:	2b00      	cmp	r3, #0
 80138fa:	d003      	beq.n	8013904 <xEventGroupWaitBits+0x110>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 80138fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80138fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8013902:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8013904:	683b      	ldr	r3, [r7, #0]
 8013906:	2b00      	cmp	r3, #0
 8013908:	d003      	beq.n	8013912 <xEventGroupWaitBits+0x11e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 801390a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801390c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8013910:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8013912:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013914:	1d18      	adds	r0, r3, #4
 8013916:	68ba      	ldr	r2, [r7, #8]
 8013918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801391a:	4313      	orrs	r3, r2
 801391c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801391e:	4619      	mov	r1, r3
 8013920:	f001 fdee 	bl	8015500 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8013924:	2300      	movs	r3, #0
 8013926:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8013928:	f001 fbee 	bl	8015108 <xTaskResumeAll>
 801392c:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 801392e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013930:	2b00      	cmp	r3, #0
 8013932:	d031      	beq.n	8013998 <xEventGroupWaitBits+0x1a4>
	{
		if( xAlreadyYielded == pdFALSE )
 8013934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013936:	2b00      	cmp	r3, #0
 8013938:	d107      	bne.n	801394a <xEventGroupWaitBits+0x156>
		{
			portYIELD_WITHIN_API();
 801393a:	4b1a      	ldr	r3, [pc, #104]	@ (80139a4 <xEventGroupWaitBits+0x1b0>)
 801393c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013940:	601a      	str	r2, [r3, #0]
 8013942:	f3bf 8f4f 	dsb	sy
 8013946:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 801394a:	f002 fa3b 	bl	8015dc4 <uxTaskResetEventItemValue>
 801394e:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8013950:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013952:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8013956:	2b00      	cmp	r3, #0
 8013958:	d11a      	bne.n	8013990 <xEventGroupWaitBits+0x19c>
		{
			taskENTER_CRITICAL();
 801395a:	f003 f93f 	bl	8016bdc <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 801395e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013960:	681b      	ldr	r3, [r3, #0]
 8013962:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8013964:	683a      	ldr	r2, [r7, #0]
 8013966:	68b9      	ldr	r1, [r7, #8]
 8013968:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801396a:	f000 f922 	bl	8013bb2 <prvTestWaitCondition>
 801396e:	4603      	mov	r3, r0
 8013970:	2b00      	cmp	r3, #0
 8013972:	d009      	beq.n	8013988 <xEventGroupWaitBits+0x194>
				{
					if( xClearOnExit != pdFALSE )
 8013974:	687b      	ldr	r3, [r7, #4]
 8013976:	2b00      	cmp	r3, #0
 8013978:	d006      	beq.n	8013988 <xEventGroupWaitBits+0x194>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 801397a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801397c:	681a      	ldr	r2, [r3, #0]
 801397e:	68bb      	ldr	r3, [r7, #8]
 8013980:	43db      	mvns	r3, r3
 8013982:	401a      	ands	r2, r3
 8013984:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013986:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8013988:	2301      	movs	r3, #1
 801398a:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 801398c:	f003 f95c 	bl	8016c48 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8013990:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013992:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8013996:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8013998:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 801399a:	4618      	mov	r0, r3
 801399c:	3740      	adds	r7, #64	@ 0x40
 801399e:	46bd      	mov	sp, r7
 80139a0:	bd80      	pop	{r7, pc}
 80139a2:	bf00      	nop
 80139a4:	e000ed04 	.word	0xe000ed04

080139a8 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 80139a8:	b580      	push	{r7, lr}
 80139aa:	b086      	sub	sp, #24
 80139ac:	af00      	add	r7, sp, #0
 80139ae:	6078      	str	r0, [r7, #4]
 80139b0:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80139b2:	687b      	ldr	r3, [r7, #4]
 80139b4:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 80139b6:	687b      	ldr	r3, [r7, #4]
 80139b8:	2b00      	cmp	r3, #0
 80139ba:	d10d      	bne.n	80139d8 <xEventGroupClearBits+0x30>
	__asm volatile
 80139bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80139c0:	b672      	cpsid	i
 80139c2:	f383 8811 	msr	BASEPRI, r3
 80139c6:	f3bf 8f6f 	isb	sy
 80139ca:	f3bf 8f4f 	dsb	sy
 80139ce:	b662      	cpsie	i
 80139d0:	60fb      	str	r3, [r7, #12]
}
 80139d2:	bf00      	nop
 80139d4:	bf00      	nop
 80139d6:	e7fd      	b.n	80139d4 <xEventGroupClearBits+0x2c>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80139d8:	683b      	ldr	r3, [r7, #0]
 80139da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80139de:	d30d      	bcc.n	80139fc <xEventGroupClearBits+0x54>
	__asm volatile
 80139e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80139e4:	b672      	cpsid	i
 80139e6:	f383 8811 	msr	BASEPRI, r3
 80139ea:	f3bf 8f6f 	isb	sy
 80139ee:	f3bf 8f4f 	dsb	sy
 80139f2:	b662      	cpsie	i
 80139f4:	60bb      	str	r3, [r7, #8]
}
 80139f6:	bf00      	nop
 80139f8:	bf00      	nop
 80139fa:	e7fd      	b.n	80139f8 <xEventGroupClearBits+0x50>

	taskENTER_CRITICAL();
 80139fc:	f003 f8ee 	bl	8016bdc <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 8013a00:	697b      	ldr	r3, [r7, #20]
 8013a02:	681b      	ldr	r3, [r3, #0]
 8013a04:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8013a06:	697b      	ldr	r3, [r7, #20]
 8013a08:	681a      	ldr	r2, [r3, #0]
 8013a0a:	683b      	ldr	r3, [r7, #0]
 8013a0c:	43db      	mvns	r3, r3
 8013a0e:	401a      	ands	r2, r3
 8013a10:	697b      	ldr	r3, [r7, #20]
 8013a12:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8013a14:	f003 f918 	bl	8016c48 <vPortExitCritical>

	return uxReturn;
 8013a18:	693b      	ldr	r3, [r7, #16]
}
 8013a1a:	4618      	mov	r0, r3
 8013a1c:	3718      	adds	r7, #24
 8013a1e:	46bd      	mov	sp, r7
 8013a20:	bd80      	pop	{r7, pc}

08013a22 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8013a22:	b580      	push	{r7, lr}
 8013a24:	b08e      	sub	sp, #56	@ 0x38
 8013a26:	af00      	add	r7, sp, #0
 8013a28:	6078      	str	r0, [r7, #4]
 8013a2a:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8013a2c:	2300      	movs	r3, #0
 8013a2e:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8013a30:	687b      	ldr	r3, [r7, #4]
 8013a32:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8013a34:	2300      	movs	r3, #0
 8013a36:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8013a38:	687b      	ldr	r3, [r7, #4]
 8013a3a:	2b00      	cmp	r3, #0
 8013a3c:	d10d      	bne.n	8013a5a <xEventGroupSetBits+0x38>
	__asm volatile
 8013a3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a42:	b672      	cpsid	i
 8013a44:	f383 8811 	msr	BASEPRI, r3
 8013a48:	f3bf 8f6f 	isb	sy
 8013a4c:	f3bf 8f4f 	dsb	sy
 8013a50:	b662      	cpsie	i
 8013a52:	613b      	str	r3, [r7, #16]
}
 8013a54:	bf00      	nop
 8013a56:	bf00      	nop
 8013a58:	e7fd      	b.n	8013a56 <xEventGroupSetBits+0x34>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8013a5a:	683b      	ldr	r3, [r7, #0]
 8013a5c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013a60:	d30d      	bcc.n	8013a7e <xEventGroupSetBits+0x5c>
	__asm volatile
 8013a62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a66:	b672      	cpsid	i
 8013a68:	f383 8811 	msr	BASEPRI, r3
 8013a6c:	f3bf 8f6f 	isb	sy
 8013a70:	f3bf 8f4f 	dsb	sy
 8013a74:	b662      	cpsie	i
 8013a76:	60fb      	str	r3, [r7, #12]
}
 8013a78:	bf00      	nop
 8013a7a:	bf00      	nop
 8013a7c:	e7fd      	b.n	8013a7a <xEventGroupSetBits+0x58>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8013a7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013a80:	3304      	adds	r3, #4
 8013a82:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a86:	3308      	adds	r3, #8
 8013a88:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8013a8a:	f001 fb2f 	bl	80150ec <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8013a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a90:	68db      	ldr	r3, [r3, #12]
 8013a92:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8013a94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013a96:	681a      	ldr	r2, [r3, #0]
 8013a98:	683b      	ldr	r3, [r7, #0]
 8013a9a:	431a      	orrs	r2, r3
 8013a9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013a9e:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8013aa0:	e03c      	b.n	8013b1c <xEventGroupSetBits+0xfa>
		{
			pxNext = listGET_NEXT( pxListItem );
 8013aa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013aa4:	685b      	ldr	r3, [r3, #4]
 8013aa6:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8013aa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013aaa:	681b      	ldr	r3, [r3, #0]
 8013aac:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8013aae:	2300      	movs	r3, #0
 8013ab0:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8013ab2:	69bb      	ldr	r3, [r7, #24]
 8013ab4:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8013ab8:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8013aba:	69bb      	ldr	r3, [r7, #24]
 8013abc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8013ac0:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8013ac2:	697b      	ldr	r3, [r7, #20]
 8013ac4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8013ac8:	2b00      	cmp	r3, #0
 8013aca:	d108      	bne.n	8013ade <xEventGroupSetBits+0xbc>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8013acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013ace:	681a      	ldr	r2, [r3, #0]
 8013ad0:	69bb      	ldr	r3, [r7, #24]
 8013ad2:	4013      	ands	r3, r2
 8013ad4:	2b00      	cmp	r3, #0
 8013ad6:	d00b      	beq.n	8013af0 <xEventGroupSetBits+0xce>
				{
					xMatchFound = pdTRUE;
 8013ad8:	2301      	movs	r3, #1
 8013ada:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8013adc:	e008      	b.n	8013af0 <xEventGroupSetBits+0xce>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8013ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013ae0:	681a      	ldr	r2, [r3, #0]
 8013ae2:	69bb      	ldr	r3, [r7, #24]
 8013ae4:	4013      	ands	r3, r2
 8013ae6:	69ba      	ldr	r2, [r7, #24]
 8013ae8:	429a      	cmp	r2, r3
 8013aea:	d101      	bne.n	8013af0 <xEventGroupSetBits+0xce>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8013aec:	2301      	movs	r3, #1
 8013aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8013af0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013af2:	2b00      	cmp	r3, #0
 8013af4:	d010      	beq.n	8013b18 <xEventGroupSetBits+0xf6>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8013af6:	697b      	ldr	r3, [r7, #20]
 8013af8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8013afc:	2b00      	cmp	r3, #0
 8013afe:	d003      	beq.n	8013b08 <xEventGroupSetBits+0xe6>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8013b00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013b02:	69bb      	ldr	r3, [r7, #24]
 8013b04:	4313      	orrs	r3, r2
 8013b06:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8013b08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b0a:	681b      	ldr	r3, [r3, #0]
 8013b0c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8013b10:	4619      	mov	r1, r3
 8013b12:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8013b14:	f001 fdca 	bl	80156ac <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8013b18:	69fb      	ldr	r3, [r7, #28]
 8013b1a:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8013b1c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013b1e:	6a3b      	ldr	r3, [r7, #32]
 8013b20:	429a      	cmp	r2, r3
 8013b22:	d1be      	bne.n	8013aa2 <xEventGroupSetBits+0x80>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8013b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b26:	681a      	ldr	r2, [r3, #0]
 8013b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013b2a:	43db      	mvns	r3, r3
 8013b2c:	401a      	ands	r2, r3
 8013b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b30:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8013b32:	f001 fae9 	bl	8015108 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8013b36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b38:	681b      	ldr	r3, [r3, #0]
}
 8013b3a:	4618      	mov	r0, r3
 8013b3c:	3738      	adds	r7, #56	@ 0x38
 8013b3e:	46bd      	mov	sp, r7
 8013b40:	bd80      	pop	{r7, pc}

08013b42 <vEventGroupDelete>:
/*-----------------------------------------------------------*/

void vEventGroupDelete( EventGroupHandle_t xEventGroup )
{
 8013b42:	b580      	push	{r7, lr}
 8013b44:	b086      	sub	sp, #24
 8013b46:	af00      	add	r7, sp, #0
 8013b48:	6078      	str	r0, [r7, #4]
EventGroup_t *pxEventBits = xEventGroup;
 8013b4a:	687b      	ldr	r3, [r7, #4]
 8013b4c:	617b      	str	r3, [r7, #20]
const List_t *pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
 8013b4e:	697b      	ldr	r3, [r7, #20]
 8013b50:	3304      	adds	r3, #4
 8013b52:	613b      	str	r3, [r7, #16]

	vTaskSuspendAll();
 8013b54:	f001 faca 	bl	80150ec <vTaskSuspendAll>
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
 8013b58:	e01a      	b.n	8013b90 <vEventGroupDelete+0x4e>
		{
			/* Unblock the task, returning 0 as the event list is being deleted
			and cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( const ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
 8013b5a:	693b      	ldr	r3, [r7, #16]
 8013b5c:	68da      	ldr	r2, [r3, #12]
 8013b5e:	693b      	ldr	r3, [r7, #16]
 8013b60:	3308      	adds	r3, #8
 8013b62:	429a      	cmp	r2, r3
 8013b64:	d10d      	bne.n	8013b82 <vEventGroupDelete+0x40>
	__asm volatile
 8013b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b6a:	b672      	cpsid	i
 8013b6c:	f383 8811 	msr	BASEPRI, r3
 8013b70:	f3bf 8f6f 	isb	sy
 8013b74:	f3bf 8f4f 	dsb	sy
 8013b78:	b662      	cpsie	i
 8013b7a:	60fb      	str	r3, [r7, #12]
}
 8013b7c:	bf00      	nop
 8013b7e:	bf00      	nop
 8013b80:	e7fd      	b.n	8013b7e <vEventGroupDelete+0x3c>
			vTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
 8013b82:	693b      	ldr	r3, [r7, #16]
 8013b84:	68db      	ldr	r3, [r3, #12]
 8013b86:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8013b8a:	4618      	mov	r0, r3
 8013b8c:	f001 fd8e 	bl	80156ac <vTaskRemoveFromUnorderedEventList>
		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
 8013b90:	693b      	ldr	r3, [r7, #16]
 8013b92:	681b      	ldr	r3, [r3, #0]
 8013b94:	2b00      	cmp	r3, #0
 8013b96:	d1e0      	bne.n	8013b5a <vEventGroupDelete+0x18>
		}
		#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
		{
			/* The event group could have been allocated statically or
			dynamically, so check before attempting to free the memory. */
			if( pxEventBits->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8013b98:	697b      	ldr	r3, [r7, #20]
 8013b9a:	7f1b      	ldrb	r3, [r3, #28]
 8013b9c:	2b00      	cmp	r3, #0
 8013b9e:	d102      	bne.n	8013ba6 <vEventGroupDelete+0x64>
			{
				vPortFree( pxEventBits );
 8013ba0:	6978      	ldr	r0, [r7, #20]
 8013ba2:	f003 fa17 	bl	8016fd4 <vPortFree>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
	( void ) xTaskResumeAll();
 8013ba6:	f001 faaf 	bl	8015108 <xTaskResumeAll>
}
 8013baa:	bf00      	nop
 8013bac:	3718      	adds	r7, #24
 8013bae:	46bd      	mov	sp, r7
 8013bb0:	bd80      	pop	{r7, pc}

08013bb2 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8013bb2:	b480      	push	{r7}
 8013bb4:	b087      	sub	sp, #28
 8013bb6:	af00      	add	r7, sp, #0
 8013bb8:	60f8      	str	r0, [r7, #12]
 8013bba:	60b9      	str	r1, [r7, #8]
 8013bbc:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8013bbe:	2300      	movs	r3, #0
 8013bc0:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8013bc2:	687b      	ldr	r3, [r7, #4]
 8013bc4:	2b00      	cmp	r3, #0
 8013bc6:	d107      	bne.n	8013bd8 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8013bc8:	68fa      	ldr	r2, [r7, #12]
 8013bca:	68bb      	ldr	r3, [r7, #8]
 8013bcc:	4013      	ands	r3, r2
 8013bce:	2b00      	cmp	r3, #0
 8013bd0:	d00a      	beq.n	8013be8 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8013bd2:	2301      	movs	r3, #1
 8013bd4:	617b      	str	r3, [r7, #20]
 8013bd6:	e007      	b.n	8013be8 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8013bd8:	68fa      	ldr	r2, [r7, #12]
 8013bda:	68bb      	ldr	r3, [r7, #8]
 8013bdc:	4013      	ands	r3, r2
 8013bde:	68ba      	ldr	r2, [r7, #8]
 8013be0:	429a      	cmp	r2, r3
 8013be2:	d101      	bne.n	8013be8 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8013be4:	2301      	movs	r3, #1
 8013be6:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8013be8:	697b      	ldr	r3, [r7, #20]
}
 8013bea:	4618      	mov	r0, r3
 8013bec:	371c      	adds	r7, #28
 8013bee:	46bd      	mov	sp, r7
 8013bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bf4:	4770      	bx	lr

08013bf6 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8013bf6:	b480      	push	{r7}
 8013bf8:	b083      	sub	sp, #12
 8013bfa:	af00      	add	r7, sp, #0
 8013bfc:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013bfe:	687b      	ldr	r3, [r7, #4]
 8013c00:	f103 0208 	add.w	r2, r3, #8
 8013c04:	687b      	ldr	r3, [r7, #4]
 8013c06:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8013c08:	687b      	ldr	r3, [r7, #4]
 8013c0a:	f04f 32ff 	mov.w	r2, #4294967295
 8013c0e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013c10:	687b      	ldr	r3, [r7, #4]
 8013c12:	f103 0208 	add.w	r2, r3, #8
 8013c16:	687b      	ldr	r3, [r7, #4]
 8013c18:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013c1a:	687b      	ldr	r3, [r7, #4]
 8013c1c:	f103 0208 	add.w	r2, r3, #8
 8013c20:	687b      	ldr	r3, [r7, #4]
 8013c22:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8013c24:	687b      	ldr	r3, [r7, #4]
 8013c26:	2200      	movs	r2, #0
 8013c28:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8013c2a:	bf00      	nop
 8013c2c:	370c      	adds	r7, #12
 8013c2e:	46bd      	mov	sp, r7
 8013c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c34:	4770      	bx	lr

08013c36 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8013c36:	b480      	push	{r7}
 8013c38:	b083      	sub	sp, #12
 8013c3a:	af00      	add	r7, sp, #0
 8013c3c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8013c3e:	687b      	ldr	r3, [r7, #4]
 8013c40:	2200      	movs	r2, #0
 8013c42:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8013c44:	bf00      	nop
 8013c46:	370c      	adds	r7, #12
 8013c48:	46bd      	mov	sp, r7
 8013c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c4e:	4770      	bx	lr

08013c50 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8013c50:	b480      	push	{r7}
 8013c52:	b085      	sub	sp, #20
 8013c54:	af00      	add	r7, sp, #0
 8013c56:	6078      	str	r0, [r7, #4]
 8013c58:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8013c5a:	687b      	ldr	r3, [r7, #4]
 8013c5c:	685b      	ldr	r3, [r3, #4]
 8013c5e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8013c60:	683b      	ldr	r3, [r7, #0]
 8013c62:	68fa      	ldr	r2, [r7, #12]
 8013c64:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8013c66:	68fb      	ldr	r3, [r7, #12]
 8013c68:	689a      	ldr	r2, [r3, #8]
 8013c6a:	683b      	ldr	r3, [r7, #0]
 8013c6c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8013c6e:	68fb      	ldr	r3, [r7, #12]
 8013c70:	689b      	ldr	r3, [r3, #8]
 8013c72:	683a      	ldr	r2, [r7, #0]
 8013c74:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8013c76:	68fb      	ldr	r3, [r7, #12]
 8013c78:	683a      	ldr	r2, [r7, #0]
 8013c7a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8013c7c:	683b      	ldr	r3, [r7, #0]
 8013c7e:	687a      	ldr	r2, [r7, #4]
 8013c80:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8013c82:	687b      	ldr	r3, [r7, #4]
 8013c84:	681b      	ldr	r3, [r3, #0]
 8013c86:	1c5a      	adds	r2, r3, #1
 8013c88:	687b      	ldr	r3, [r7, #4]
 8013c8a:	601a      	str	r2, [r3, #0]
}
 8013c8c:	bf00      	nop
 8013c8e:	3714      	adds	r7, #20
 8013c90:	46bd      	mov	sp, r7
 8013c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c96:	4770      	bx	lr

08013c98 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8013c98:	b480      	push	{r7}
 8013c9a:	b085      	sub	sp, #20
 8013c9c:	af00      	add	r7, sp, #0
 8013c9e:	6078      	str	r0, [r7, #4]
 8013ca0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8013ca2:	683b      	ldr	r3, [r7, #0]
 8013ca4:	681b      	ldr	r3, [r3, #0]
 8013ca6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8013ca8:	68bb      	ldr	r3, [r7, #8]
 8013caa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013cae:	d103      	bne.n	8013cb8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8013cb0:	687b      	ldr	r3, [r7, #4]
 8013cb2:	691b      	ldr	r3, [r3, #16]
 8013cb4:	60fb      	str	r3, [r7, #12]
 8013cb6:	e00c      	b.n	8013cd2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8013cb8:	687b      	ldr	r3, [r7, #4]
 8013cba:	3308      	adds	r3, #8
 8013cbc:	60fb      	str	r3, [r7, #12]
 8013cbe:	e002      	b.n	8013cc6 <vListInsert+0x2e>
 8013cc0:	68fb      	ldr	r3, [r7, #12]
 8013cc2:	685b      	ldr	r3, [r3, #4]
 8013cc4:	60fb      	str	r3, [r7, #12]
 8013cc6:	68fb      	ldr	r3, [r7, #12]
 8013cc8:	685b      	ldr	r3, [r3, #4]
 8013cca:	681b      	ldr	r3, [r3, #0]
 8013ccc:	68ba      	ldr	r2, [r7, #8]
 8013cce:	429a      	cmp	r2, r3
 8013cd0:	d2f6      	bcs.n	8013cc0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8013cd2:	68fb      	ldr	r3, [r7, #12]
 8013cd4:	685a      	ldr	r2, [r3, #4]
 8013cd6:	683b      	ldr	r3, [r7, #0]
 8013cd8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8013cda:	683b      	ldr	r3, [r7, #0]
 8013cdc:	685b      	ldr	r3, [r3, #4]
 8013cde:	683a      	ldr	r2, [r7, #0]
 8013ce0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8013ce2:	683b      	ldr	r3, [r7, #0]
 8013ce4:	68fa      	ldr	r2, [r7, #12]
 8013ce6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8013ce8:	68fb      	ldr	r3, [r7, #12]
 8013cea:	683a      	ldr	r2, [r7, #0]
 8013cec:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8013cee:	683b      	ldr	r3, [r7, #0]
 8013cf0:	687a      	ldr	r2, [r7, #4]
 8013cf2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8013cf4:	687b      	ldr	r3, [r7, #4]
 8013cf6:	681b      	ldr	r3, [r3, #0]
 8013cf8:	1c5a      	adds	r2, r3, #1
 8013cfa:	687b      	ldr	r3, [r7, #4]
 8013cfc:	601a      	str	r2, [r3, #0]
}
 8013cfe:	bf00      	nop
 8013d00:	3714      	adds	r7, #20
 8013d02:	46bd      	mov	sp, r7
 8013d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d08:	4770      	bx	lr

08013d0a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8013d0a:	b480      	push	{r7}
 8013d0c:	b085      	sub	sp, #20
 8013d0e:	af00      	add	r7, sp, #0
 8013d10:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8013d12:	687b      	ldr	r3, [r7, #4]
 8013d14:	691b      	ldr	r3, [r3, #16]
 8013d16:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8013d18:	687b      	ldr	r3, [r7, #4]
 8013d1a:	685b      	ldr	r3, [r3, #4]
 8013d1c:	687a      	ldr	r2, [r7, #4]
 8013d1e:	6892      	ldr	r2, [r2, #8]
 8013d20:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8013d22:	687b      	ldr	r3, [r7, #4]
 8013d24:	689b      	ldr	r3, [r3, #8]
 8013d26:	687a      	ldr	r2, [r7, #4]
 8013d28:	6852      	ldr	r2, [r2, #4]
 8013d2a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8013d2c:	68fb      	ldr	r3, [r7, #12]
 8013d2e:	685b      	ldr	r3, [r3, #4]
 8013d30:	687a      	ldr	r2, [r7, #4]
 8013d32:	429a      	cmp	r2, r3
 8013d34:	d103      	bne.n	8013d3e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8013d36:	687b      	ldr	r3, [r7, #4]
 8013d38:	689a      	ldr	r2, [r3, #8]
 8013d3a:	68fb      	ldr	r3, [r7, #12]
 8013d3c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8013d3e:	687b      	ldr	r3, [r7, #4]
 8013d40:	2200      	movs	r2, #0
 8013d42:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8013d44:	68fb      	ldr	r3, [r7, #12]
 8013d46:	681b      	ldr	r3, [r3, #0]
 8013d48:	1e5a      	subs	r2, r3, #1
 8013d4a:	68fb      	ldr	r3, [r7, #12]
 8013d4c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8013d4e:	68fb      	ldr	r3, [r7, #12]
 8013d50:	681b      	ldr	r3, [r3, #0]
}
 8013d52:	4618      	mov	r0, r3
 8013d54:	3714      	adds	r7, #20
 8013d56:	46bd      	mov	sp, r7
 8013d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d5c:	4770      	bx	lr
	...

08013d60 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8013d60:	b580      	push	{r7, lr}
 8013d62:	b084      	sub	sp, #16
 8013d64:	af00      	add	r7, sp, #0
 8013d66:	6078      	str	r0, [r7, #4]
 8013d68:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8013d6a:	687b      	ldr	r3, [r7, #4]
 8013d6c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8013d6e:	68fb      	ldr	r3, [r7, #12]
 8013d70:	2b00      	cmp	r3, #0
 8013d72:	d10d      	bne.n	8013d90 <xQueueGenericReset+0x30>
	__asm volatile
 8013d74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d78:	b672      	cpsid	i
 8013d7a:	f383 8811 	msr	BASEPRI, r3
 8013d7e:	f3bf 8f6f 	isb	sy
 8013d82:	f3bf 8f4f 	dsb	sy
 8013d86:	b662      	cpsie	i
 8013d88:	60bb      	str	r3, [r7, #8]
}
 8013d8a:	bf00      	nop
 8013d8c:	bf00      	nop
 8013d8e:	e7fd      	b.n	8013d8c <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8013d90:	f002 ff24 	bl	8016bdc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013d94:	68fb      	ldr	r3, [r7, #12]
 8013d96:	681a      	ldr	r2, [r3, #0]
 8013d98:	68fb      	ldr	r3, [r7, #12]
 8013d9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013d9c:	68f9      	ldr	r1, [r7, #12]
 8013d9e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8013da0:	fb01 f303 	mul.w	r3, r1, r3
 8013da4:	441a      	add	r2, r3
 8013da6:	68fb      	ldr	r3, [r7, #12]
 8013da8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8013daa:	68fb      	ldr	r3, [r7, #12]
 8013dac:	2200      	movs	r2, #0
 8013dae:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8013db0:	68fb      	ldr	r3, [r7, #12]
 8013db2:	681a      	ldr	r2, [r3, #0]
 8013db4:	68fb      	ldr	r3, [r7, #12]
 8013db6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013db8:	68fb      	ldr	r3, [r7, #12]
 8013dba:	681a      	ldr	r2, [r3, #0]
 8013dbc:	68fb      	ldr	r3, [r7, #12]
 8013dbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013dc0:	3b01      	subs	r3, #1
 8013dc2:	68f9      	ldr	r1, [r7, #12]
 8013dc4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8013dc6:	fb01 f303 	mul.w	r3, r1, r3
 8013dca:	441a      	add	r2, r3
 8013dcc:	68fb      	ldr	r3, [r7, #12]
 8013dce:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8013dd0:	68fb      	ldr	r3, [r7, #12]
 8013dd2:	22ff      	movs	r2, #255	@ 0xff
 8013dd4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8013dd8:	68fb      	ldr	r3, [r7, #12]
 8013dda:	22ff      	movs	r2, #255	@ 0xff
 8013ddc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8013de0:	683b      	ldr	r3, [r7, #0]
 8013de2:	2b00      	cmp	r3, #0
 8013de4:	d114      	bne.n	8013e10 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013de6:	68fb      	ldr	r3, [r7, #12]
 8013de8:	691b      	ldr	r3, [r3, #16]
 8013dea:	2b00      	cmp	r3, #0
 8013dec:	d01a      	beq.n	8013e24 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013dee:	68fb      	ldr	r3, [r7, #12]
 8013df0:	3310      	adds	r3, #16
 8013df2:	4618      	mov	r0, r3
 8013df4:	f001 fbf4 	bl	80155e0 <xTaskRemoveFromEventList>
 8013df8:	4603      	mov	r3, r0
 8013dfa:	2b00      	cmp	r3, #0
 8013dfc:	d012      	beq.n	8013e24 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8013dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8013e34 <xQueueGenericReset+0xd4>)
 8013e00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013e04:	601a      	str	r2, [r3, #0]
 8013e06:	f3bf 8f4f 	dsb	sy
 8013e0a:	f3bf 8f6f 	isb	sy
 8013e0e:	e009      	b.n	8013e24 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8013e10:	68fb      	ldr	r3, [r7, #12]
 8013e12:	3310      	adds	r3, #16
 8013e14:	4618      	mov	r0, r3
 8013e16:	f7ff feee 	bl	8013bf6 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8013e1a:	68fb      	ldr	r3, [r7, #12]
 8013e1c:	3324      	adds	r3, #36	@ 0x24
 8013e1e:	4618      	mov	r0, r3
 8013e20:	f7ff fee9 	bl	8013bf6 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8013e24:	f002 ff10 	bl	8016c48 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8013e28:	2301      	movs	r3, #1
}
 8013e2a:	4618      	mov	r0, r3
 8013e2c:	3710      	adds	r7, #16
 8013e2e:	46bd      	mov	sp, r7
 8013e30:	bd80      	pop	{r7, pc}
 8013e32:	bf00      	nop
 8013e34:	e000ed04 	.word	0xe000ed04

08013e38 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8013e38:	b580      	push	{r7, lr}
 8013e3a:	b08e      	sub	sp, #56	@ 0x38
 8013e3c:	af02      	add	r7, sp, #8
 8013e3e:	60f8      	str	r0, [r7, #12]
 8013e40:	60b9      	str	r1, [r7, #8]
 8013e42:	607a      	str	r2, [r7, #4]
 8013e44:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8013e46:	68fb      	ldr	r3, [r7, #12]
 8013e48:	2b00      	cmp	r3, #0
 8013e4a:	d10d      	bne.n	8013e68 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8013e4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e50:	b672      	cpsid	i
 8013e52:	f383 8811 	msr	BASEPRI, r3
 8013e56:	f3bf 8f6f 	isb	sy
 8013e5a:	f3bf 8f4f 	dsb	sy
 8013e5e:	b662      	cpsie	i
 8013e60:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8013e62:	bf00      	nop
 8013e64:	bf00      	nop
 8013e66:	e7fd      	b.n	8013e64 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8013e68:	683b      	ldr	r3, [r7, #0]
 8013e6a:	2b00      	cmp	r3, #0
 8013e6c:	d10d      	bne.n	8013e8a <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8013e6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e72:	b672      	cpsid	i
 8013e74:	f383 8811 	msr	BASEPRI, r3
 8013e78:	f3bf 8f6f 	isb	sy
 8013e7c:	f3bf 8f4f 	dsb	sy
 8013e80:	b662      	cpsie	i
 8013e82:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8013e84:	bf00      	nop
 8013e86:	bf00      	nop
 8013e88:	e7fd      	b.n	8013e86 <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8013e8a:	687b      	ldr	r3, [r7, #4]
 8013e8c:	2b00      	cmp	r3, #0
 8013e8e:	d002      	beq.n	8013e96 <xQueueGenericCreateStatic+0x5e>
 8013e90:	68bb      	ldr	r3, [r7, #8]
 8013e92:	2b00      	cmp	r3, #0
 8013e94:	d001      	beq.n	8013e9a <xQueueGenericCreateStatic+0x62>
 8013e96:	2301      	movs	r3, #1
 8013e98:	e000      	b.n	8013e9c <xQueueGenericCreateStatic+0x64>
 8013e9a:	2300      	movs	r3, #0
 8013e9c:	2b00      	cmp	r3, #0
 8013e9e:	d10d      	bne.n	8013ebc <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8013ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ea4:	b672      	cpsid	i
 8013ea6:	f383 8811 	msr	BASEPRI, r3
 8013eaa:	f3bf 8f6f 	isb	sy
 8013eae:	f3bf 8f4f 	dsb	sy
 8013eb2:	b662      	cpsie	i
 8013eb4:	623b      	str	r3, [r7, #32]
}
 8013eb6:	bf00      	nop
 8013eb8:	bf00      	nop
 8013eba:	e7fd      	b.n	8013eb8 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8013ebc:	687b      	ldr	r3, [r7, #4]
 8013ebe:	2b00      	cmp	r3, #0
 8013ec0:	d102      	bne.n	8013ec8 <xQueueGenericCreateStatic+0x90>
 8013ec2:	68bb      	ldr	r3, [r7, #8]
 8013ec4:	2b00      	cmp	r3, #0
 8013ec6:	d101      	bne.n	8013ecc <xQueueGenericCreateStatic+0x94>
 8013ec8:	2301      	movs	r3, #1
 8013eca:	e000      	b.n	8013ece <xQueueGenericCreateStatic+0x96>
 8013ecc:	2300      	movs	r3, #0
 8013ece:	2b00      	cmp	r3, #0
 8013ed0:	d10d      	bne.n	8013eee <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8013ed2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ed6:	b672      	cpsid	i
 8013ed8:	f383 8811 	msr	BASEPRI, r3
 8013edc:	f3bf 8f6f 	isb	sy
 8013ee0:	f3bf 8f4f 	dsb	sy
 8013ee4:	b662      	cpsie	i
 8013ee6:	61fb      	str	r3, [r7, #28]
}
 8013ee8:	bf00      	nop
 8013eea:	bf00      	nop
 8013eec:	e7fd      	b.n	8013eea <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8013eee:	2350      	movs	r3, #80	@ 0x50
 8013ef0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8013ef2:	697b      	ldr	r3, [r7, #20]
 8013ef4:	2b50      	cmp	r3, #80	@ 0x50
 8013ef6:	d00d      	beq.n	8013f14 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8013ef8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013efc:	b672      	cpsid	i
 8013efe:	f383 8811 	msr	BASEPRI, r3
 8013f02:	f3bf 8f6f 	isb	sy
 8013f06:	f3bf 8f4f 	dsb	sy
 8013f0a:	b662      	cpsie	i
 8013f0c:	61bb      	str	r3, [r7, #24]
}
 8013f0e:	bf00      	nop
 8013f10:	bf00      	nop
 8013f12:	e7fd      	b.n	8013f10 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8013f14:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8013f16:	683b      	ldr	r3, [r7, #0]
 8013f18:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8013f1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f1c:	2b00      	cmp	r3, #0
 8013f1e:	d00d      	beq.n	8013f3c <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8013f20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f22:	2201      	movs	r2, #1
 8013f24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8013f28:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8013f2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f2e:	9300      	str	r3, [sp, #0]
 8013f30:	4613      	mov	r3, r2
 8013f32:	687a      	ldr	r2, [r7, #4]
 8013f34:	68b9      	ldr	r1, [r7, #8]
 8013f36:	68f8      	ldr	r0, [r7, #12]
 8013f38:	f000 f805 	bl	8013f46 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8013f3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8013f3e:	4618      	mov	r0, r3
 8013f40:	3730      	adds	r7, #48	@ 0x30
 8013f42:	46bd      	mov	sp, r7
 8013f44:	bd80      	pop	{r7, pc}

08013f46 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8013f46:	b580      	push	{r7, lr}
 8013f48:	b084      	sub	sp, #16
 8013f4a:	af00      	add	r7, sp, #0
 8013f4c:	60f8      	str	r0, [r7, #12]
 8013f4e:	60b9      	str	r1, [r7, #8]
 8013f50:	607a      	str	r2, [r7, #4]
 8013f52:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8013f54:	68bb      	ldr	r3, [r7, #8]
 8013f56:	2b00      	cmp	r3, #0
 8013f58:	d103      	bne.n	8013f62 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8013f5a:	69bb      	ldr	r3, [r7, #24]
 8013f5c:	69ba      	ldr	r2, [r7, #24]
 8013f5e:	601a      	str	r2, [r3, #0]
 8013f60:	e002      	b.n	8013f68 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8013f62:	69bb      	ldr	r3, [r7, #24]
 8013f64:	687a      	ldr	r2, [r7, #4]
 8013f66:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8013f68:	69bb      	ldr	r3, [r7, #24]
 8013f6a:	68fa      	ldr	r2, [r7, #12]
 8013f6c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8013f6e:	69bb      	ldr	r3, [r7, #24]
 8013f70:	68ba      	ldr	r2, [r7, #8]
 8013f72:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8013f74:	2101      	movs	r1, #1
 8013f76:	69b8      	ldr	r0, [r7, #24]
 8013f78:	f7ff fef2 	bl	8013d60 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8013f7c:	69bb      	ldr	r3, [r7, #24]
 8013f7e:	78fa      	ldrb	r2, [r7, #3]
 8013f80:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8013f84:	bf00      	nop
 8013f86:	3710      	adds	r7, #16
 8013f88:	46bd      	mov	sp, r7
 8013f8a:	bd80      	pop	{r7, pc}

08013f8c <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8013f8c:	b580      	push	{r7, lr}
 8013f8e:	b082      	sub	sp, #8
 8013f90:	af00      	add	r7, sp, #0
 8013f92:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8013f94:	687b      	ldr	r3, [r7, #4]
 8013f96:	2b00      	cmp	r3, #0
 8013f98:	d00e      	beq.n	8013fb8 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8013f9a:	687b      	ldr	r3, [r7, #4]
 8013f9c:	2200      	movs	r2, #0
 8013f9e:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8013fa0:	687b      	ldr	r3, [r7, #4]
 8013fa2:	2200      	movs	r2, #0
 8013fa4:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8013fa6:	687b      	ldr	r3, [r7, #4]
 8013fa8:	2200      	movs	r2, #0
 8013faa:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8013fac:	2300      	movs	r3, #0
 8013fae:	2200      	movs	r2, #0
 8013fb0:	2100      	movs	r1, #0
 8013fb2:	6878      	ldr	r0, [r7, #4]
 8013fb4:	f000 f85c 	bl	8014070 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8013fb8:	bf00      	nop
 8013fba:	3708      	adds	r7, #8
 8013fbc:	46bd      	mov	sp, r7
 8013fbe:	bd80      	pop	{r7, pc}

08013fc0 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8013fc0:	b580      	push	{r7, lr}
 8013fc2:	b088      	sub	sp, #32
 8013fc4:	af02      	add	r7, sp, #8
 8013fc6:	4603      	mov	r3, r0
 8013fc8:	6039      	str	r1, [r7, #0]
 8013fca:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8013fcc:	2301      	movs	r3, #1
 8013fce:	617b      	str	r3, [r7, #20]
 8013fd0:	2300      	movs	r3, #0
 8013fd2:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8013fd4:	79fb      	ldrb	r3, [r7, #7]
 8013fd6:	9300      	str	r3, [sp, #0]
 8013fd8:	683b      	ldr	r3, [r7, #0]
 8013fda:	2200      	movs	r2, #0
 8013fdc:	6939      	ldr	r1, [r7, #16]
 8013fde:	6978      	ldr	r0, [r7, #20]
 8013fe0:	f7ff ff2a 	bl	8013e38 <xQueueGenericCreateStatic>
 8013fe4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8013fe6:	68f8      	ldr	r0, [r7, #12]
 8013fe8:	f7ff ffd0 	bl	8013f8c <prvInitialiseMutex>

		return xNewQueue;
 8013fec:	68fb      	ldr	r3, [r7, #12]
	}
 8013fee:	4618      	mov	r0, r3
 8013ff0:	3718      	adds	r7, #24
 8013ff2:	46bd      	mov	sp, r7
 8013ff4:	bd80      	pop	{r7, pc}

08013ff6 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8013ff6:	b580      	push	{r7, lr}
 8013ff8:	b08a      	sub	sp, #40	@ 0x28
 8013ffa:	af02      	add	r7, sp, #8
 8013ffc:	60f8      	str	r0, [r7, #12]
 8013ffe:	60b9      	str	r1, [r7, #8]
 8014000:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8014002:	68fb      	ldr	r3, [r7, #12]
 8014004:	2b00      	cmp	r3, #0
 8014006:	d10d      	bne.n	8014024 <xQueueCreateCountingSemaphoreStatic+0x2e>
	__asm volatile
 8014008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801400c:	b672      	cpsid	i
 801400e:	f383 8811 	msr	BASEPRI, r3
 8014012:	f3bf 8f6f 	isb	sy
 8014016:	f3bf 8f4f 	dsb	sy
 801401a:	b662      	cpsie	i
 801401c:	61bb      	str	r3, [r7, #24]
}
 801401e:	bf00      	nop
 8014020:	bf00      	nop
 8014022:	e7fd      	b.n	8014020 <xQueueCreateCountingSemaphoreStatic+0x2a>
		configASSERT( uxInitialCount <= uxMaxCount );
 8014024:	68ba      	ldr	r2, [r7, #8]
 8014026:	68fb      	ldr	r3, [r7, #12]
 8014028:	429a      	cmp	r2, r3
 801402a:	d90d      	bls.n	8014048 <xQueueCreateCountingSemaphoreStatic+0x52>
	__asm volatile
 801402c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014030:	b672      	cpsid	i
 8014032:	f383 8811 	msr	BASEPRI, r3
 8014036:	f3bf 8f6f 	isb	sy
 801403a:	f3bf 8f4f 	dsb	sy
 801403e:	b662      	cpsie	i
 8014040:	617b      	str	r3, [r7, #20]
}
 8014042:	bf00      	nop
 8014044:	bf00      	nop
 8014046:	e7fd      	b.n	8014044 <xQueueCreateCountingSemaphoreStatic+0x4e>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8014048:	2302      	movs	r3, #2
 801404a:	9300      	str	r3, [sp, #0]
 801404c:	687b      	ldr	r3, [r7, #4]
 801404e:	2200      	movs	r2, #0
 8014050:	2100      	movs	r1, #0
 8014052:	68f8      	ldr	r0, [r7, #12]
 8014054:	f7ff fef0 	bl	8013e38 <xQueueGenericCreateStatic>
 8014058:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 801405a:	69fb      	ldr	r3, [r7, #28]
 801405c:	2b00      	cmp	r3, #0
 801405e:	d002      	beq.n	8014066 <xQueueCreateCountingSemaphoreStatic+0x70>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8014060:	69fb      	ldr	r3, [r7, #28]
 8014062:	68ba      	ldr	r2, [r7, #8]
 8014064:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8014066:	69fb      	ldr	r3, [r7, #28]
	}
 8014068:	4618      	mov	r0, r3
 801406a:	3720      	adds	r7, #32
 801406c:	46bd      	mov	sp, r7
 801406e:	bd80      	pop	{r7, pc}

08014070 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8014070:	b580      	push	{r7, lr}
 8014072:	b08e      	sub	sp, #56	@ 0x38
 8014074:	af00      	add	r7, sp, #0
 8014076:	60f8      	str	r0, [r7, #12]
 8014078:	60b9      	str	r1, [r7, #8]
 801407a:	607a      	str	r2, [r7, #4]
 801407c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 801407e:	2300      	movs	r3, #0
 8014080:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8014082:	68fb      	ldr	r3, [r7, #12]
 8014084:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8014086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014088:	2b00      	cmp	r3, #0
 801408a:	d10d      	bne.n	80140a8 <xQueueGenericSend+0x38>
	__asm volatile
 801408c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014090:	b672      	cpsid	i
 8014092:	f383 8811 	msr	BASEPRI, r3
 8014096:	f3bf 8f6f 	isb	sy
 801409a:	f3bf 8f4f 	dsb	sy
 801409e:	b662      	cpsie	i
 80140a0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80140a2:	bf00      	nop
 80140a4:	bf00      	nop
 80140a6:	e7fd      	b.n	80140a4 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80140a8:	68bb      	ldr	r3, [r7, #8]
 80140aa:	2b00      	cmp	r3, #0
 80140ac:	d103      	bne.n	80140b6 <xQueueGenericSend+0x46>
 80140ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80140b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80140b2:	2b00      	cmp	r3, #0
 80140b4:	d101      	bne.n	80140ba <xQueueGenericSend+0x4a>
 80140b6:	2301      	movs	r3, #1
 80140b8:	e000      	b.n	80140bc <xQueueGenericSend+0x4c>
 80140ba:	2300      	movs	r3, #0
 80140bc:	2b00      	cmp	r3, #0
 80140be:	d10d      	bne.n	80140dc <xQueueGenericSend+0x6c>
	__asm volatile
 80140c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80140c4:	b672      	cpsid	i
 80140c6:	f383 8811 	msr	BASEPRI, r3
 80140ca:	f3bf 8f6f 	isb	sy
 80140ce:	f3bf 8f4f 	dsb	sy
 80140d2:	b662      	cpsie	i
 80140d4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80140d6:	bf00      	nop
 80140d8:	bf00      	nop
 80140da:	e7fd      	b.n	80140d8 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80140dc:	683b      	ldr	r3, [r7, #0]
 80140de:	2b02      	cmp	r3, #2
 80140e0:	d103      	bne.n	80140ea <xQueueGenericSend+0x7a>
 80140e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80140e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80140e6:	2b01      	cmp	r3, #1
 80140e8:	d101      	bne.n	80140ee <xQueueGenericSend+0x7e>
 80140ea:	2301      	movs	r3, #1
 80140ec:	e000      	b.n	80140f0 <xQueueGenericSend+0x80>
 80140ee:	2300      	movs	r3, #0
 80140f0:	2b00      	cmp	r3, #0
 80140f2:	d10d      	bne.n	8014110 <xQueueGenericSend+0xa0>
	__asm volatile
 80140f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80140f8:	b672      	cpsid	i
 80140fa:	f383 8811 	msr	BASEPRI, r3
 80140fe:	f3bf 8f6f 	isb	sy
 8014102:	f3bf 8f4f 	dsb	sy
 8014106:	b662      	cpsie	i
 8014108:	623b      	str	r3, [r7, #32]
}
 801410a:	bf00      	nop
 801410c:	bf00      	nop
 801410e:	e7fd      	b.n	801410c <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8014110:	f001 fcd6 	bl	8015ac0 <xTaskGetSchedulerState>
 8014114:	4603      	mov	r3, r0
 8014116:	2b00      	cmp	r3, #0
 8014118:	d102      	bne.n	8014120 <xQueueGenericSend+0xb0>
 801411a:	687b      	ldr	r3, [r7, #4]
 801411c:	2b00      	cmp	r3, #0
 801411e:	d101      	bne.n	8014124 <xQueueGenericSend+0xb4>
 8014120:	2301      	movs	r3, #1
 8014122:	e000      	b.n	8014126 <xQueueGenericSend+0xb6>
 8014124:	2300      	movs	r3, #0
 8014126:	2b00      	cmp	r3, #0
 8014128:	d10d      	bne.n	8014146 <xQueueGenericSend+0xd6>
	__asm volatile
 801412a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801412e:	b672      	cpsid	i
 8014130:	f383 8811 	msr	BASEPRI, r3
 8014134:	f3bf 8f6f 	isb	sy
 8014138:	f3bf 8f4f 	dsb	sy
 801413c:	b662      	cpsie	i
 801413e:	61fb      	str	r3, [r7, #28]
}
 8014140:	bf00      	nop
 8014142:	bf00      	nop
 8014144:	e7fd      	b.n	8014142 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8014146:	f002 fd49 	bl	8016bdc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801414a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801414c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801414e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014150:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014152:	429a      	cmp	r2, r3
 8014154:	d302      	bcc.n	801415c <xQueueGenericSend+0xec>
 8014156:	683b      	ldr	r3, [r7, #0]
 8014158:	2b02      	cmp	r3, #2
 801415a:	d129      	bne.n	80141b0 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801415c:	683a      	ldr	r2, [r7, #0]
 801415e:	68b9      	ldr	r1, [r7, #8]
 8014160:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014162:	f000 fbb8 	bl	80148d6 <prvCopyDataToQueue>
 8014166:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801416a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801416c:	2b00      	cmp	r3, #0
 801416e:	d010      	beq.n	8014192 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014172:	3324      	adds	r3, #36	@ 0x24
 8014174:	4618      	mov	r0, r3
 8014176:	f001 fa33 	bl	80155e0 <xTaskRemoveFromEventList>
 801417a:	4603      	mov	r3, r0
 801417c:	2b00      	cmp	r3, #0
 801417e:	d013      	beq.n	80141a8 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8014180:	4b3f      	ldr	r3, [pc, #252]	@ (8014280 <xQueueGenericSend+0x210>)
 8014182:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014186:	601a      	str	r2, [r3, #0]
 8014188:	f3bf 8f4f 	dsb	sy
 801418c:	f3bf 8f6f 	isb	sy
 8014190:	e00a      	b.n	80141a8 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8014192:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014194:	2b00      	cmp	r3, #0
 8014196:	d007      	beq.n	80141a8 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8014198:	4b39      	ldr	r3, [pc, #228]	@ (8014280 <xQueueGenericSend+0x210>)
 801419a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801419e:	601a      	str	r2, [r3, #0]
 80141a0:	f3bf 8f4f 	dsb	sy
 80141a4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80141a8:	f002 fd4e 	bl	8016c48 <vPortExitCritical>
				return pdPASS;
 80141ac:	2301      	movs	r3, #1
 80141ae:	e063      	b.n	8014278 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80141b0:	687b      	ldr	r3, [r7, #4]
 80141b2:	2b00      	cmp	r3, #0
 80141b4:	d103      	bne.n	80141be <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80141b6:	f002 fd47 	bl	8016c48 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80141ba:	2300      	movs	r3, #0
 80141bc:	e05c      	b.n	8014278 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 80141be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80141c0:	2b00      	cmp	r3, #0
 80141c2:	d106      	bne.n	80141d2 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80141c4:	f107 0314 	add.w	r3, r7, #20
 80141c8:	4618      	mov	r0, r3
 80141ca:	f001 fb01 	bl	80157d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80141ce:	2301      	movs	r3, #1
 80141d0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80141d2:	f002 fd39 	bl	8016c48 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80141d6:	f000 ff89 	bl	80150ec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80141da:	f002 fcff 	bl	8016bdc <vPortEnterCritical>
 80141de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80141e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80141e4:	b25b      	sxtb	r3, r3
 80141e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80141ea:	d103      	bne.n	80141f4 <xQueueGenericSend+0x184>
 80141ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80141ee:	2200      	movs	r2, #0
 80141f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80141f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80141f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80141fa:	b25b      	sxtb	r3, r3
 80141fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014200:	d103      	bne.n	801420a <xQueueGenericSend+0x19a>
 8014202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014204:	2200      	movs	r2, #0
 8014206:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801420a:	f002 fd1d 	bl	8016c48 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801420e:	1d3a      	adds	r2, r7, #4
 8014210:	f107 0314 	add.w	r3, r7, #20
 8014214:	4611      	mov	r1, r2
 8014216:	4618      	mov	r0, r3
 8014218:	f001 faf0 	bl	80157fc <xTaskCheckForTimeOut>
 801421c:	4603      	mov	r3, r0
 801421e:	2b00      	cmp	r3, #0
 8014220:	d124      	bne.n	801426c <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8014222:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014224:	f000 fc4f 	bl	8014ac6 <prvIsQueueFull>
 8014228:	4603      	mov	r3, r0
 801422a:	2b00      	cmp	r3, #0
 801422c:	d018      	beq.n	8014260 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801422e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014230:	3310      	adds	r3, #16
 8014232:	687a      	ldr	r2, [r7, #4]
 8014234:	4611      	mov	r1, r2
 8014236:	4618      	mov	r0, r3
 8014238:	f001 f93a 	bl	80154b0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 801423c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801423e:	f000 fbda 	bl	80149f6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8014242:	f000 ff61 	bl	8015108 <xTaskResumeAll>
 8014246:	4603      	mov	r3, r0
 8014248:	2b00      	cmp	r3, #0
 801424a:	f47f af7c 	bne.w	8014146 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 801424e:	4b0c      	ldr	r3, [pc, #48]	@ (8014280 <xQueueGenericSend+0x210>)
 8014250:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014254:	601a      	str	r2, [r3, #0]
 8014256:	f3bf 8f4f 	dsb	sy
 801425a:	f3bf 8f6f 	isb	sy
 801425e:	e772      	b.n	8014146 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8014260:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014262:	f000 fbc8 	bl	80149f6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8014266:	f000 ff4f 	bl	8015108 <xTaskResumeAll>
 801426a:	e76c      	b.n	8014146 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 801426c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801426e:	f000 fbc2 	bl	80149f6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8014272:	f000 ff49 	bl	8015108 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8014276:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8014278:	4618      	mov	r0, r3
 801427a:	3738      	adds	r7, #56	@ 0x38
 801427c:	46bd      	mov	sp, r7
 801427e:	bd80      	pop	{r7, pc}
 8014280:	e000ed04 	.word	0xe000ed04

08014284 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8014284:	b580      	push	{r7, lr}
 8014286:	b08e      	sub	sp, #56	@ 0x38
 8014288:	af00      	add	r7, sp, #0
 801428a:	60f8      	str	r0, [r7, #12]
 801428c:	60b9      	str	r1, [r7, #8]
 801428e:	607a      	str	r2, [r7, #4]
 8014290:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8014292:	68fb      	ldr	r3, [r7, #12]
 8014294:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8014296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014298:	2b00      	cmp	r3, #0
 801429a:	d10d      	bne.n	80142b8 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 801429c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80142a0:	b672      	cpsid	i
 80142a2:	f383 8811 	msr	BASEPRI, r3
 80142a6:	f3bf 8f6f 	isb	sy
 80142aa:	f3bf 8f4f 	dsb	sy
 80142ae:	b662      	cpsie	i
 80142b0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80142b2:	bf00      	nop
 80142b4:	bf00      	nop
 80142b6:	e7fd      	b.n	80142b4 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80142b8:	68bb      	ldr	r3, [r7, #8]
 80142ba:	2b00      	cmp	r3, #0
 80142bc:	d103      	bne.n	80142c6 <xQueueGenericSendFromISR+0x42>
 80142be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80142c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80142c2:	2b00      	cmp	r3, #0
 80142c4:	d101      	bne.n	80142ca <xQueueGenericSendFromISR+0x46>
 80142c6:	2301      	movs	r3, #1
 80142c8:	e000      	b.n	80142cc <xQueueGenericSendFromISR+0x48>
 80142ca:	2300      	movs	r3, #0
 80142cc:	2b00      	cmp	r3, #0
 80142ce:	d10d      	bne.n	80142ec <xQueueGenericSendFromISR+0x68>
	__asm volatile
 80142d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80142d4:	b672      	cpsid	i
 80142d6:	f383 8811 	msr	BASEPRI, r3
 80142da:	f3bf 8f6f 	isb	sy
 80142de:	f3bf 8f4f 	dsb	sy
 80142e2:	b662      	cpsie	i
 80142e4:	623b      	str	r3, [r7, #32]
}
 80142e6:	bf00      	nop
 80142e8:	bf00      	nop
 80142ea:	e7fd      	b.n	80142e8 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80142ec:	683b      	ldr	r3, [r7, #0]
 80142ee:	2b02      	cmp	r3, #2
 80142f0:	d103      	bne.n	80142fa <xQueueGenericSendFromISR+0x76>
 80142f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80142f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80142f6:	2b01      	cmp	r3, #1
 80142f8:	d101      	bne.n	80142fe <xQueueGenericSendFromISR+0x7a>
 80142fa:	2301      	movs	r3, #1
 80142fc:	e000      	b.n	8014300 <xQueueGenericSendFromISR+0x7c>
 80142fe:	2300      	movs	r3, #0
 8014300:	2b00      	cmp	r3, #0
 8014302:	d10d      	bne.n	8014320 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8014304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014308:	b672      	cpsid	i
 801430a:	f383 8811 	msr	BASEPRI, r3
 801430e:	f3bf 8f6f 	isb	sy
 8014312:	f3bf 8f4f 	dsb	sy
 8014316:	b662      	cpsie	i
 8014318:	61fb      	str	r3, [r7, #28]
}
 801431a:	bf00      	nop
 801431c:	bf00      	nop
 801431e:	e7fd      	b.n	801431c <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8014320:	f002 fd44 	bl	8016dac <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8014324:	f3ef 8211 	mrs	r2, BASEPRI
 8014328:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801432c:	b672      	cpsid	i
 801432e:	f383 8811 	msr	BASEPRI, r3
 8014332:	f3bf 8f6f 	isb	sy
 8014336:	f3bf 8f4f 	dsb	sy
 801433a:	b662      	cpsie	i
 801433c:	61ba      	str	r2, [r7, #24]
 801433e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8014340:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8014342:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8014344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014346:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801434a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801434c:	429a      	cmp	r2, r3
 801434e:	d302      	bcc.n	8014356 <xQueueGenericSendFromISR+0xd2>
 8014350:	683b      	ldr	r3, [r7, #0]
 8014352:	2b02      	cmp	r3, #2
 8014354:	d12c      	bne.n	80143b0 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8014356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014358:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801435c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8014360:	683a      	ldr	r2, [r7, #0]
 8014362:	68b9      	ldr	r1, [r7, #8]
 8014364:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014366:	f000 fab6 	bl	80148d6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801436a:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 801436e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014372:	d112      	bne.n	801439a <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014378:	2b00      	cmp	r3, #0
 801437a:	d016      	beq.n	80143aa <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801437c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801437e:	3324      	adds	r3, #36	@ 0x24
 8014380:	4618      	mov	r0, r3
 8014382:	f001 f92d 	bl	80155e0 <xTaskRemoveFromEventList>
 8014386:	4603      	mov	r3, r0
 8014388:	2b00      	cmp	r3, #0
 801438a:	d00e      	beq.n	80143aa <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801438c:	687b      	ldr	r3, [r7, #4]
 801438e:	2b00      	cmp	r3, #0
 8014390:	d00b      	beq.n	80143aa <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8014392:	687b      	ldr	r3, [r7, #4]
 8014394:	2201      	movs	r2, #1
 8014396:	601a      	str	r2, [r3, #0]
 8014398:	e007      	b.n	80143aa <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801439a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801439e:	3301      	adds	r3, #1
 80143a0:	b2db      	uxtb	r3, r3
 80143a2:	b25a      	sxtb	r2, r3
 80143a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80143a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80143aa:	2301      	movs	r3, #1
 80143ac:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 80143ae:	e001      	b.n	80143b4 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80143b0:	2300      	movs	r3, #0
 80143b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80143b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80143b6:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80143b8:	693b      	ldr	r3, [r7, #16]
 80143ba:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80143be:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80143c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80143c2:	4618      	mov	r0, r3
 80143c4:	3738      	adds	r7, #56	@ 0x38
 80143c6:	46bd      	mov	sp, r7
 80143c8:	bd80      	pop	{r7, pc}
	...

080143cc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80143cc:	b580      	push	{r7, lr}
 80143ce:	b08c      	sub	sp, #48	@ 0x30
 80143d0:	af00      	add	r7, sp, #0
 80143d2:	60f8      	str	r0, [r7, #12]
 80143d4:	60b9      	str	r1, [r7, #8]
 80143d6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80143d8:	2300      	movs	r3, #0
 80143da:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80143dc:	68fb      	ldr	r3, [r7, #12]
 80143de:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80143e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80143e2:	2b00      	cmp	r3, #0
 80143e4:	d10d      	bne.n	8014402 <xQueueReceive+0x36>
	__asm volatile
 80143e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80143ea:	b672      	cpsid	i
 80143ec:	f383 8811 	msr	BASEPRI, r3
 80143f0:	f3bf 8f6f 	isb	sy
 80143f4:	f3bf 8f4f 	dsb	sy
 80143f8:	b662      	cpsie	i
 80143fa:	623b      	str	r3, [r7, #32]
}
 80143fc:	bf00      	nop
 80143fe:	bf00      	nop
 8014400:	e7fd      	b.n	80143fe <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014402:	68bb      	ldr	r3, [r7, #8]
 8014404:	2b00      	cmp	r3, #0
 8014406:	d103      	bne.n	8014410 <xQueueReceive+0x44>
 8014408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801440a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801440c:	2b00      	cmp	r3, #0
 801440e:	d101      	bne.n	8014414 <xQueueReceive+0x48>
 8014410:	2301      	movs	r3, #1
 8014412:	e000      	b.n	8014416 <xQueueReceive+0x4a>
 8014414:	2300      	movs	r3, #0
 8014416:	2b00      	cmp	r3, #0
 8014418:	d10d      	bne.n	8014436 <xQueueReceive+0x6a>
	__asm volatile
 801441a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801441e:	b672      	cpsid	i
 8014420:	f383 8811 	msr	BASEPRI, r3
 8014424:	f3bf 8f6f 	isb	sy
 8014428:	f3bf 8f4f 	dsb	sy
 801442c:	b662      	cpsie	i
 801442e:	61fb      	str	r3, [r7, #28]
}
 8014430:	bf00      	nop
 8014432:	bf00      	nop
 8014434:	e7fd      	b.n	8014432 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8014436:	f001 fb43 	bl	8015ac0 <xTaskGetSchedulerState>
 801443a:	4603      	mov	r3, r0
 801443c:	2b00      	cmp	r3, #0
 801443e:	d102      	bne.n	8014446 <xQueueReceive+0x7a>
 8014440:	687b      	ldr	r3, [r7, #4]
 8014442:	2b00      	cmp	r3, #0
 8014444:	d101      	bne.n	801444a <xQueueReceive+0x7e>
 8014446:	2301      	movs	r3, #1
 8014448:	e000      	b.n	801444c <xQueueReceive+0x80>
 801444a:	2300      	movs	r3, #0
 801444c:	2b00      	cmp	r3, #0
 801444e:	d10d      	bne.n	801446c <xQueueReceive+0xa0>
	__asm volatile
 8014450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014454:	b672      	cpsid	i
 8014456:	f383 8811 	msr	BASEPRI, r3
 801445a:	f3bf 8f6f 	isb	sy
 801445e:	f3bf 8f4f 	dsb	sy
 8014462:	b662      	cpsie	i
 8014464:	61bb      	str	r3, [r7, #24]
}
 8014466:	bf00      	nop
 8014468:	bf00      	nop
 801446a:	e7fd      	b.n	8014468 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801446c:	f002 fbb6 	bl	8016bdc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014472:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014474:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8014476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014478:	2b00      	cmp	r3, #0
 801447a:	d01f      	beq.n	80144bc <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 801447c:	68b9      	ldr	r1, [r7, #8]
 801447e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014480:	f000 fa93 	bl	80149aa <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8014484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014486:	1e5a      	subs	r2, r3, #1
 8014488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801448a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801448c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801448e:	691b      	ldr	r3, [r3, #16]
 8014490:	2b00      	cmp	r3, #0
 8014492:	d00f      	beq.n	80144b4 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014496:	3310      	adds	r3, #16
 8014498:	4618      	mov	r0, r3
 801449a:	f001 f8a1 	bl	80155e0 <xTaskRemoveFromEventList>
 801449e:	4603      	mov	r3, r0
 80144a0:	2b00      	cmp	r3, #0
 80144a2:	d007      	beq.n	80144b4 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80144a4:	4b3c      	ldr	r3, [pc, #240]	@ (8014598 <xQueueReceive+0x1cc>)
 80144a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80144aa:	601a      	str	r2, [r3, #0]
 80144ac:	f3bf 8f4f 	dsb	sy
 80144b0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80144b4:	f002 fbc8 	bl	8016c48 <vPortExitCritical>
				return pdPASS;
 80144b8:	2301      	movs	r3, #1
 80144ba:	e069      	b.n	8014590 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80144bc:	687b      	ldr	r3, [r7, #4]
 80144be:	2b00      	cmp	r3, #0
 80144c0:	d103      	bne.n	80144ca <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80144c2:	f002 fbc1 	bl	8016c48 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80144c6:	2300      	movs	r3, #0
 80144c8:	e062      	b.n	8014590 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 80144ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80144cc:	2b00      	cmp	r3, #0
 80144ce:	d106      	bne.n	80144de <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80144d0:	f107 0310 	add.w	r3, r7, #16
 80144d4:	4618      	mov	r0, r3
 80144d6:	f001 f97b 	bl	80157d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80144da:	2301      	movs	r3, #1
 80144dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80144de:	f002 fbb3 	bl	8016c48 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80144e2:	f000 fe03 	bl	80150ec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80144e6:	f002 fb79 	bl	8016bdc <vPortEnterCritical>
 80144ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80144f0:	b25b      	sxtb	r3, r3
 80144f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80144f6:	d103      	bne.n	8014500 <xQueueReceive+0x134>
 80144f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144fa:	2200      	movs	r2, #0
 80144fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8014500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014502:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8014506:	b25b      	sxtb	r3, r3
 8014508:	f1b3 3fff 	cmp.w	r3, #4294967295
 801450c:	d103      	bne.n	8014516 <xQueueReceive+0x14a>
 801450e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014510:	2200      	movs	r2, #0
 8014512:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8014516:	f002 fb97 	bl	8016c48 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801451a:	1d3a      	adds	r2, r7, #4
 801451c:	f107 0310 	add.w	r3, r7, #16
 8014520:	4611      	mov	r1, r2
 8014522:	4618      	mov	r0, r3
 8014524:	f001 f96a 	bl	80157fc <xTaskCheckForTimeOut>
 8014528:	4603      	mov	r3, r0
 801452a:	2b00      	cmp	r3, #0
 801452c:	d123      	bne.n	8014576 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801452e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014530:	f000 fab3 	bl	8014a9a <prvIsQueueEmpty>
 8014534:	4603      	mov	r3, r0
 8014536:	2b00      	cmp	r3, #0
 8014538:	d017      	beq.n	801456a <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801453a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801453c:	3324      	adds	r3, #36	@ 0x24
 801453e:	687a      	ldr	r2, [r7, #4]
 8014540:	4611      	mov	r1, r2
 8014542:	4618      	mov	r0, r3
 8014544:	f000 ffb4 	bl	80154b0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8014548:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801454a:	f000 fa54 	bl	80149f6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801454e:	f000 fddb 	bl	8015108 <xTaskResumeAll>
 8014552:	4603      	mov	r3, r0
 8014554:	2b00      	cmp	r3, #0
 8014556:	d189      	bne.n	801446c <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8014558:	4b0f      	ldr	r3, [pc, #60]	@ (8014598 <xQueueReceive+0x1cc>)
 801455a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801455e:	601a      	str	r2, [r3, #0]
 8014560:	f3bf 8f4f 	dsb	sy
 8014564:	f3bf 8f6f 	isb	sy
 8014568:	e780      	b.n	801446c <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 801456a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801456c:	f000 fa43 	bl	80149f6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8014570:	f000 fdca 	bl	8015108 <xTaskResumeAll>
 8014574:	e77a      	b.n	801446c <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8014576:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014578:	f000 fa3d 	bl	80149f6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801457c:	f000 fdc4 	bl	8015108 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8014580:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014582:	f000 fa8a 	bl	8014a9a <prvIsQueueEmpty>
 8014586:	4603      	mov	r3, r0
 8014588:	2b00      	cmp	r3, #0
 801458a:	f43f af6f 	beq.w	801446c <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801458e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8014590:	4618      	mov	r0, r3
 8014592:	3730      	adds	r7, #48	@ 0x30
 8014594:	46bd      	mov	sp, r7
 8014596:	bd80      	pop	{r7, pc}
 8014598:	e000ed04 	.word	0xe000ed04

0801459c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 801459c:	b580      	push	{r7, lr}
 801459e:	b08e      	sub	sp, #56	@ 0x38
 80145a0:	af00      	add	r7, sp, #0
 80145a2:	6078      	str	r0, [r7, #4]
 80145a4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80145a6:	2300      	movs	r3, #0
 80145a8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80145aa:	687b      	ldr	r3, [r7, #4]
 80145ac:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80145ae:	2300      	movs	r3, #0
 80145b0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80145b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80145b4:	2b00      	cmp	r3, #0
 80145b6:	d10d      	bne.n	80145d4 <xQueueSemaphoreTake+0x38>
	__asm volatile
 80145b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80145bc:	b672      	cpsid	i
 80145be:	f383 8811 	msr	BASEPRI, r3
 80145c2:	f3bf 8f6f 	isb	sy
 80145c6:	f3bf 8f4f 	dsb	sy
 80145ca:	b662      	cpsie	i
 80145cc:	623b      	str	r3, [r7, #32]
}
 80145ce:	bf00      	nop
 80145d0:	bf00      	nop
 80145d2:	e7fd      	b.n	80145d0 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80145d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80145d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80145d8:	2b00      	cmp	r3, #0
 80145da:	d00d      	beq.n	80145f8 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 80145dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80145e0:	b672      	cpsid	i
 80145e2:	f383 8811 	msr	BASEPRI, r3
 80145e6:	f3bf 8f6f 	isb	sy
 80145ea:	f3bf 8f4f 	dsb	sy
 80145ee:	b662      	cpsie	i
 80145f0:	61fb      	str	r3, [r7, #28]
}
 80145f2:	bf00      	nop
 80145f4:	bf00      	nop
 80145f6:	e7fd      	b.n	80145f4 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80145f8:	f001 fa62 	bl	8015ac0 <xTaskGetSchedulerState>
 80145fc:	4603      	mov	r3, r0
 80145fe:	2b00      	cmp	r3, #0
 8014600:	d102      	bne.n	8014608 <xQueueSemaphoreTake+0x6c>
 8014602:	683b      	ldr	r3, [r7, #0]
 8014604:	2b00      	cmp	r3, #0
 8014606:	d101      	bne.n	801460c <xQueueSemaphoreTake+0x70>
 8014608:	2301      	movs	r3, #1
 801460a:	e000      	b.n	801460e <xQueueSemaphoreTake+0x72>
 801460c:	2300      	movs	r3, #0
 801460e:	2b00      	cmp	r3, #0
 8014610:	d10d      	bne.n	801462e <xQueueSemaphoreTake+0x92>
	__asm volatile
 8014612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014616:	b672      	cpsid	i
 8014618:	f383 8811 	msr	BASEPRI, r3
 801461c:	f3bf 8f6f 	isb	sy
 8014620:	f3bf 8f4f 	dsb	sy
 8014624:	b662      	cpsie	i
 8014626:	61bb      	str	r3, [r7, #24]
}
 8014628:	bf00      	nop
 801462a:	bf00      	nop
 801462c:	e7fd      	b.n	801462a <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801462e:	f002 fad5 	bl	8016bdc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8014632:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014636:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8014638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801463a:	2b00      	cmp	r3, #0
 801463c:	d024      	beq.n	8014688 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 801463e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014640:	1e5a      	subs	r2, r3, #1
 8014642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014644:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8014646:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014648:	681b      	ldr	r3, [r3, #0]
 801464a:	2b00      	cmp	r3, #0
 801464c:	d104      	bne.n	8014658 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 801464e:	f001 fbd1 	bl	8015df4 <pvTaskIncrementMutexHeldCount>
 8014652:	4602      	mov	r2, r0
 8014654:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014656:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014658:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801465a:	691b      	ldr	r3, [r3, #16]
 801465c:	2b00      	cmp	r3, #0
 801465e:	d00f      	beq.n	8014680 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014662:	3310      	adds	r3, #16
 8014664:	4618      	mov	r0, r3
 8014666:	f000 ffbb 	bl	80155e0 <xTaskRemoveFromEventList>
 801466a:	4603      	mov	r3, r0
 801466c:	2b00      	cmp	r3, #0
 801466e:	d007      	beq.n	8014680 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8014670:	4b55      	ldr	r3, [pc, #340]	@ (80147c8 <xQueueSemaphoreTake+0x22c>)
 8014672:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014676:	601a      	str	r2, [r3, #0]
 8014678:	f3bf 8f4f 	dsb	sy
 801467c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8014680:	f002 fae2 	bl	8016c48 <vPortExitCritical>
				return pdPASS;
 8014684:	2301      	movs	r3, #1
 8014686:	e09a      	b.n	80147be <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8014688:	683b      	ldr	r3, [r7, #0]
 801468a:	2b00      	cmp	r3, #0
 801468c:	d114      	bne.n	80146b8 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 801468e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014690:	2b00      	cmp	r3, #0
 8014692:	d00d      	beq.n	80146b0 <xQueueSemaphoreTake+0x114>
	__asm volatile
 8014694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014698:	b672      	cpsid	i
 801469a:	f383 8811 	msr	BASEPRI, r3
 801469e:	f3bf 8f6f 	isb	sy
 80146a2:	f3bf 8f4f 	dsb	sy
 80146a6:	b662      	cpsie	i
 80146a8:	617b      	str	r3, [r7, #20]
}
 80146aa:	bf00      	nop
 80146ac:	bf00      	nop
 80146ae:	e7fd      	b.n	80146ac <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80146b0:	f002 faca 	bl	8016c48 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80146b4:	2300      	movs	r3, #0
 80146b6:	e082      	b.n	80147be <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 80146b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80146ba:	2b00      	cmp	r3, #0
 80146bc:	d106      	bne.n	80146cc <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80146be:	f107 030c 	add.w	r3, r7, #12
 80146c2:	4618      	mov	r0, r3
 80146c4:	f001 f884 	bl	80157d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80146c8:	2301      	movs	r3, #1
 80146ca:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80146cc:	f002 fabc 	bl	8016c48 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80146d0:	f000 fd0c 	bl	80150ec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80146d4:	f002 fa82 	bl	8016bdc <vPortEnterCritical>
 80146d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80146da:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80146de:	b25b      	sxtb	r3, r3
 80146e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80146e4:	d103      	bne.n	80146ee <xQueueSemaphoreTake+0x152>
 80146e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80146e8:	2200      	movs	r2, #0
 80146ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80146ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80146f0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80146f4:	b25b      	sxtb	r3, r3
 80146f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80146fa:	d103      	bne.n	8014704 <xQueueSemaphoreTake+0x168>
 80146fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80146fe:	2200      	movs	r2, #0
 8014700:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8014704:	f002 faa0 	bl	8016c48 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8014708:	463a      	mov	r2, r7
 801470a:	f107 030c 	add.w	r3, r7, #12
 801470e:	4611      	mov	r1, r2
 8014710:	4618      	mov	r0, r3
 8014712:	f001 f873 	bl	80157fc <xTaskCheckForTimeOut>
 8014716:	4603      	mov	r3, r0
 8014718:	2b00      	cmp	r3, #0
 801471a:	d132      	bne.n	8014782 <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801471c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801471e:	f000 f9bc 	bl	8014a9a <prvIsQueueEmpty>
 8014722:	4603      	mov	r3, r0
 8014724:	2b00      	cmp	r3, #0
 8014726:	d026      	beq.n	8014776 <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8014728:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801472a:	681b      	ldr	r3, [r3, #0]
 801472c:	2b00      	cmp	r3, #0
 801472e:	d109      	bne.n	8014744 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 8014730:	f002 fa54 	bl	8016bdc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8014734:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014736:	689b      	ldr	r3, [r3, #8]
 8014738:	4618      	mov	r0, r3
 801473a:	f001 f9df 	bl	8015afc <xTaskPriorityInherit>
 801473e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8014740:	f002 fa82 	bl	8016c48 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8014744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014746:	3324      	adds	r3, #36	@ 0x24
 8014748:	683a      	ldr	r2, [r7, #0]
 801474a:	4611      	mov	r1, r2
 801474c:	4618      	mov	r0, r3
 801474e:	f000 feaf 	bl	80154b0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8014752:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014754:	f000 f94f 	bl	80149f6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8014758:	f000 fcd6 	bl	8015108 <xTaskResumeAll>
 801475c:	4603      	mov	r3, r0
 801475e:	2b00      	cmp	r3, #0
 8014760:	f47f af65 	bne.w	801462e <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 8014764:	4b18      	ldr	r3, [pc, #96]	@ (80147c8 <xQueueSemaphoreTake+0x22c>)
 8014766:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801476a:	601a      	str	r2, [r3, #0]
 801476c:	f3bf 8f4f 	dsb	sy
 8014770:	f3bf 8f6f 	isb	sy
 8014774:	e75b      	b.n	801462e <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8014776:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014778:	f000 f93d 	bl	80149f6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801477c:	f000 fcc4 	bl	8015108 <xTaskResumeAll>
 8014780:	e755      	b.n	801462e <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8014782:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014784:	f000 f937 	bl	80149f6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8014788:	f000 fcbe 	bl	8015108 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801478c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801478e:	f000 f984 	bl	8014a9a <prvIsQueueEmpty>
 8014792:	4603      	mov	r3, r0
 8014794:	2b00      	cmp	r3, #0
 8014796:	f43f af4a 	beq.w	801462e <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801479a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801479c:	2b00      	cmp	r3, #0
 801479e:	d00d      	beq.n	80147bc <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 80147a0:	f002 fa1c 	bl	8016bdc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80147a4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80147a6:	f000 f87e 	bl	80148a6 <prvGetDisinheritPriorityAfterTimeout>
 80147aa:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80147ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80147ae:	689b      	ldr	r3, [r3, #8]
 80147b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80147b2:	4618      	mov	r0, r3
 80147b4:	f001 fa7e 	bl	8015cb4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80147b8:	f002 fa46 	bl	8016c48 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80147bc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80147be:	4618      	mov	r0, r3
 80147c0:	3738      	adds	r7, #56	@ 0x38
 80147c2:	46bd      	mov	sp, r7
 80147c4:	bd80      	pop	{r7, pc}
 80147c6:	bf00      	nop
 80147c8:	e000ed04 	.word	0xe000ed04

080147cc <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80147cc:	b580      	push	{r7, lr}
 80147ce:	b084      	sub	sp, #16
 80147d0:	af00      	add	r7, sp, #0
 80147d2:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 80147d4:	687b      	ldr	r3, [r7, #4]
 80147d6:	2b00      	cmp	r3, #0
 80147d8:	d10d      	bne.n	80147f6 <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 80147da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80147de:	b672      	cpsid	i
 80147e0:	f383 8811 	msr	BASEPRI, r3
 80147e4:	f3bf 8f6f 	isb	sy
 80147e8:	f3bf 8f4f 	dsb	sy
 80147ec:	b662      	cpsie	i
 80147ee:	60bb      	str	r3, [r7, #8]
}
 80147f0:	bf00      	nop
 80147f2:	bf00      	nop
 80147f4:	e7fd      	b.n	80147f2 <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 80147f6:	f002 f9f1 	bl	8016bdc <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80147fa:	687b      	ldr	r3, [r7, #4]
 80147fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80147fe:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8014800:	f002 fa22 	bl	8016c48 <vPortExitCritical>

	return uxReturn;
 8014804:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8014806:	4618      	mov	r0, r3
 8014808:	3710      	adds	r7, #16
 801480a:	46bd      	mov	sp, r7
 801480c:	bd80      	pop	{r7, pc}

0801480e <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 801480e:	b580      	push	{r7, lr}
 8014810:	b086      	sub	sp, #24
 8014812:	af00      	add	r7, sp, #0
 8014814:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8014816:	687b      	ldr	r3, [r7, #4]
 8014818:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 801481a:	697b      	ldr	r3, [r7, #20]
 801481c:	2b00      	cmp	r3, #0
 801481e:	d10d      	bne.n	801483c <uxQueueSpacesAvailable+0x2e>
	__asm volatile
 8014820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014824:	b672      	cpsid	i
 8014826:	f383 8811 	msr	BASEPRI, r3
 801482a:	f3bf 8f6f 	isb	sy
 801482e:	f3bf 8f4f 	dsb	sy
 8014832:	b662      	cpsie	i
 8014834:	60fb      	str	r3, [r7, #12]
}
 8014836:	bf00      	nop
 8014838:	bf00      	nop
 801483a:	e7fd      	b.n	8014838 <uxQueueSpacesAvailable+0x2a>

	taskENTER_CRITICAL();
 801483c:	f002 f9ce 	bl	8016bdc <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 8014840:	697b      	ldr	r3, [r7, #20]
 8014842:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014844:	697b      	ldr	r3, [r7, #20]
 8014846:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014848:	1ad3      	subs	r3, r2, r3
 801484a:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 801484c:	f002 f9fc 	bl	8016c48 <vPortExitCritical>

	return uxReturn;
 8014850:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8014852:	4618      	mov	r0, r3
 8014854:	3718      	adds	r7, #24
 8014856:	46bd      	mov	sp, r7
 8014858:	bd80      	pop	{r7, pc}

0801485a <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 801485a:	b580      	push	{r7, lr}
 801485c:	b084      	sub	sp, #16
 801485e:	af00      	add	r7, sp, #0
 8014860:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8014862:	687b      	ldr	r3, [r7, #4]
 8014864:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8014866:	68fb      	ldr	r3, [r7, #12]
 8014868:	2b00      	cmp	r3, #0
 801486a:	d10d      	bne.n	8014888 <vQueueDelete+0x2e>
	__asm volatile
 801486c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014870:	b672      	cpsid	i
 8014872:	f383 8811 	msr	BASEPRI, r3
 8014876:	f3bf 8f6f 	isb	sy
 801487a:	f3bf 8f4f 	dsb	sy
 801487e:	b662      	cpsie	i
 8014880:	60bb      	str	r3, [r7, #8]
}
 8014882:	bf00      	nop
 8014884:	bf00      	nop
 8014886:	e7fd      	b.n	8014884 <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8014888:	68f8      	ldr	r0, [r7, #12]
 801488a:	f000 f95f 	bl	8014b4c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 801488e:	68fb      	ldr	r3, [r7, #12]
 8014890:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8014894:	2b00      	cmp	r3, #0
 8014896:	d102      	bne.n	801489e <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 8014898:	68f8      	ldr	r0, [r7, #12]
 801489a:	f002 fb9b 	bl	8016fd4 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 801489e:	bf00      	nop
 80148a0:	3710      	adds	r7, #16
 80148a2:	46bd      	mov	sp, r7
 80148a4:	bd80      	pop	{r7, pc}

080148a6 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80148a6:	b480      	push	{r7}
 80148a8:	b085      	sub	sp, #20
 80148aa:	af00      	add	r7, sp, #0
 80148ac:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80148ae:	687b      	ldr	r3, [r7, #4]
 80148b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80148b2:	2b00      	cmp	r3, #0
 80148b4:	d006      	beq.n	80148c4 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80148b6:	687b      	ldr	r3, [r7, #4]
 80148b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80148ba:	681b      	ldr	r3, [r3, #0]
 80148bc:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80148c0:	60fb      	str	r3, [r7, #12]
 80148c2:	e001      	b.n	80148c8 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80148c4:	2300      	movs	r3, #0
 80148c6:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80148c8:	68fb      	ldr	r3, [r7, #12]
	}
 80148ca:	4618      	mov	r0, r3
 80148cc:	3714      	adds	r7, #20
 80148ce:	46bd      	mov	sp, r7
 80148d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148d4:	4770      	bx	lr

080148d6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80148d6:	b580      	push	{r7, lr}
 80148d8:	b086      	sub	sp, #24
 80148da:	af00      	add	r7, sp, #0
 80148dc:	60f8      	str	r0, [r7, #12]
 80148de:	60b9      	str	r1, [r7, #8]
 80148e0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80148e2:	2300      	movs	r3, #0
 80148e4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80148e6:	68fb      	ldr	r3, [r7, #12]
 80148e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80148ea:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80148ec:	68fb      	ldr	r3, [r7, #12]
 80148ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80148f0:	2b00      	cmp	r3, #0
 80148f2:	d10d      	bne.n	8014910 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80148f4:	68fb      	ldr	r3, [r7, #12]
 80148f6:	681b      	ldr	r3, [r3, #0]
 80148f8:	2b00      	cmp	r3, #0
 80148fa:	d14d      	bne.n	8014998 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80148fc:	68fb      	ldr	r3, [r7, #12]
 80148fe:	689b      	ldr	r3, [r3, #8]
 8014900:	4618      	mov	r0, r3
 8014902:	f001 f963 	bl	8015bcc <xTaskPriorityDisinherit>
 8014906:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8014908:	68fb      	ldr	r3, [r7, #12]
 801490a:	2200      	movs	r2, #0
 801490c:	609a      	str	r2, [r3, #8]
 801490e:	e043      	b.n	8014998 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8014910:	687b      	ldr	r3, [r7, #4]
 8014912:	2b00      	cmp	r3, #0
 8014914:	d119      	bne.n	801494a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8014916:	68fb      	ldr	r3, [r7, #12]
 8014918:	6858      	ldr	r0, [r3, #4]
 801491a:	68fb      	ldr	r3, [r7, #12]
 801491c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801491e:	461a      	mov	r2, r3
 8014920:	68b9      	ldr	r1, [r7, #8]
 8014922:	f002 fef0 	bl	8017706 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8014926:	68fb      	ldr	r3, [r7, #12]
 8014928:	685a      	ldr	r2, [r3, #4]
 801492a:	68fb      	ldr	r3, [r7, #12]
 801492c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801492e:	441a      	add	r2, r3
 8014930:	68fb      	ldr	r3, [r7, #12]
 8014932:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8014934:	68fb      	ldr	r3, [r7, #12]
 8014936:	685a      	ldr	r2, [r3, #4]
 8014938:	68fb      	ldr	r3, [r7, #12]
 801493a:	689b      	ldr	r3, [r3, #8]
 801493c:	429a      	cmp	r2, r3
 801493e:	d32b      	bcc.n	8014998 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8014940:	68fb      	ldr	r3, [r7, #12]
 8014942:	681a      	ldr	r2, [r3, #0]
 8014944:	68fb      	ldr	r3, [r7, #12]
 8014946:	605a      	str	r2, [r3, #4]
 8014948:	e026      	b.n	8014998 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801494a:	68fb      	ldr	r3, [r7, #12]
 801494c:	68d8      	ldr	r0, [r3, #12]
 801494e:	68fb      	ldr	r3, [r7, #12]
 8014950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014952:	461a      	mov	r2, r3
 8014954:	68b9      	ldr	r1, [r7, #8]
 8014956:	f002 fed6 	bl	8017706 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 801495a:	68fb      	ldr	r3, [r7, #12]
 801495c:	68da      	ldr	r2, [r3, #12]
 801495e:	68fb      	ldr	r3, [r7, #12]
 8014960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014962:	425b      	negs	r3, r3
 8014964:	441a      	add	r2, r3
 8014966:	68fb      	ldr	r3, [r7, #12]
 8014968:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801496a:	68fb      	ldr	r3, [r7, #12]
 801496c:	68da      	ldr	r2, [r3, #12]
 801496e:	68fb      	ldr	r3, [r7, #12]
 8014970:	681b      	ldr	r3, [r3, #0]
 8014972:	429a      	cmp	r2, r3
 8014974:	d207      	bcs.n	8014986 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8014976:	68fb      	ldr	r3, [r7, #12]
 8014978:	689a      	ldr	r2, [r3, #8]
 801497a:	68fb      	ldr	r3, [r7, #12]
 801497c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801497e:	425b      	negs	r3, r3
 8014980:	441a      	add	r2, r3
 8014982:	68fb      	ldr	r3, [r7, #12]
 8014984:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8014986:	687b      	ldr	r3, [r7, #4]
 8014988:	2b02      	cmp	r3, #2
 801498a:	d105      	bne.n	8014998 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801498c:	693b      	ldr	r3, [r7, #16]
 801498e:	2b00      	cmp	r3, #0
 8014990:	d002      	beq.n	8014998 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8014992:	693b      	ldr	r3, [r7, #16]
 8014994:	3b01      	subs	r3, #1
 8014996:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8014998:	693b      	ldr	r3, [r7, #16]
 801499a:	1c5a      	adds	r2, r3, #1
 801499c:	68fb      	ldr	r3, [r7, #12]
 801499e:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80149a0:	697b      	ldr	r3, [r7, #20]
}
 80149a2:	4618      	mov	r0, r3
 80149a4:	3718      	adds	r7, #24
 80149a6:	46bd      	mov	sp, r7
 80149a8:	bd80      	pop	{r7, pc}

080149aa <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80149aa:	b580      	push	{r7, lr}
 80149ac:	b082      	sub	sp, #8
 80149ae:	af00      	add	r7, sp, #0
 80149b0:	6078      	str	r0, [r7, #4]
 80149b2:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80149b4:	687b      	ldr	r3, [r7, #4]
 80149b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80149b8:	2b00      	cmp	r3, #0
 80149ba:	d018      	beq.n	80149ee <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80149bc:	687b      	ldr	r3, [r7, #4]
 80149be:	68da      	ldr	r2, [r3, #12]
 80149c0:	687b      	ldr	r3, [r7, #4]
 80149c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80149c4:	441a      	add	r2, r3
 80149c6:	687b      	ldr	r3, [r7, #4]
 80149c8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80149ca:	687b      	ldr	r3, [r7, #4]
 80149cc:	68da      	ldr	r2, [r3, #12]
 80149ce:	687b      	ldr	r3, [r7, #4]
 80149d0:	689b      	ldr	r3, [r3, #8]
 80149d2:	429a      	cmp	r2, r3
 80149d4:	d303      	bcc.n	80149de <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80149d6:	687b      	ldr	r3, [r7, #4]
 80149d8:	681a      	ldr	r2, [r3, #0]
 80149da:	687b      	ldr	r3, [r7, #4]
 80149dc:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80149de:	687b      	ldr	r3, [r7, #4]
 80149e0:	68d9      	ldr	r1, [r3, #12]
 80149e2:	687b      	ldr	r3, [r7, #4]
 80149e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80149e6:	461a      	mov	r2, r3
 80149e8:	6838      	ldr	r0, [r7, #0]
 80149ea:	f002 fe8c 	bl	8017706 <memcpy>
	}
}
 80149ee:	bf00      	nop
 80149f0:	3708      	adds	r7, #8
 80149f2:	46bd      	mov	sp, r7
 80149f4:	bd80      	pop	{r7, pc}

080149f6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80149f6:	b580      	push	{r7, lr}
 80149f8:	b084      	sub	sp, #16
 80149fa:	af00      	add	r7, sp, #0
 80149fc:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80149fe:	f002 f8ed 	bl	8016bdc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8014a02:	687b      	ldr	r3, [r7, #4]
 8014a04:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8014a08:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8014a0a:	e011      	b.n	8014a30 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014a0c:	687b      	ldr	r3, [r7, #4]
 8014a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014a10:	2b00      	cmp	r3, #0
 8014a12:	d012      	beq.n	8014a3a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014a14:	687b      	ldr	r3, [r7, #4]
 8014a16:	3324      	adds	r3, #36	@ 0x24
 8014a18:	4618      	mov	r0, r3
 8014a1a:	f000 fde1 	bl	80155e0 <xTaskRemoveFromEventList>
 8014a1e:	4603      	mov	r3, r0
 8014a20:	2b00      	cmp	r3, #0
 8014a22:	d001      	beq.n	8014a28 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8014a24:	f000 ff52 	bl	80158cc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8014a28:	7bfb      	ldrb	r3, [r7, #15]
 8014a2a:	3b01      	subs	r3, #1
 8014a2c:	b2db      	uxtb	r3, r3
 8014a2e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8014a30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014a34:	2b00      	cmp	r3, #0
 8014a36:	dce9      	bgt.n	8014a0c <prvUnlockQueue+0x16>
 8014a38:	e000      	b.n	8014a3c <prvUnlockQueue+0x46>
					break;
 8014a3a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8014a3c:	687b      	ldr	r3, [r7, #4]
 8014a3e:	22ff      	movs	r2, #255	@ 0xff
 8014a40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8014a44:	f002 f900 	bl	8016c48 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8014a48:	f002 f8c8 	bl	8016bdc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8014a4c:	687b      	ldr	r3, [r7, #4]
 8014a4e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8014a52:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8014a54:	e011      	b.n	8014a7a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014a56:	687b      	ldr	r3, [r7, #4]
 8014a58:	691b      	ldr	r3, [r3, #16]
 8014a5a:	2b00      	cmp	r3, #0
 8014a5c:	d012      	beq.n	8014a84 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014a5e:	687b      	ldr	r3, [r7, #4]
 8014a60:	3310      	adds	r3, #16
 8014a62:	4618      	mov	r0, r3
 8014a64:	f000 fdbc 	bl	80155e0 <xTaskRemoveFromEventList>
 8014a68:	4603      	mov	r3, r0
 8014a6a:	2b00      	cmp	r3, #0
 8014a6c:	d001      	beq.n	8014a72 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8014a6e:	f000 ff2d 	bl	80158cc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8014a72:	7bbb      	ldrb	r3, [r7, #14]
 8014a74:	3b01      	subs	r3, #1
 8014a76:	b2db      	uxtb	r3, r3
 8014a78:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8014a7a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014a7e:	2b00      	cmp	r3, #0
 8014a80:	dce9      	bgt.n	8014a56 <prvUnlockQueue+0x60>
 8014a82:	e000      	b.n	8014a86 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8014a84:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8014a86:	687b      	ldr	r3, [r7, #4]
 8014a88:	22ff      	movs	r2, #255	@ 0xff
 8014a8a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8014a8e:	f002 f8db 	bl	8016c48 <vPortExitCritical>
}
 8014a92:	bf00      	nop
 8014a94:	3710      	adds	r7, #16
 8014a96:	46bd      	mov	sp, r7
 8014a98:	bd80      	pop	{r7, pc}

08014a9a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8014a9a:	b580      	push	{r7, lr}
 8014a9c:	b084      	sub	sp, #16
 8014a9e:	af00      	add	r7, sp, #0
 8014aa0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8014aa2:	f002 f89b 	bl	8016bdc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8014aa6:	687b      	ldr	r3, [r7, #4]
 8014aa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014aaa:	2b00      	cmp	r3, #0
 8014aac:	d102      	bne.n	8014ab4 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8014aae:	2301      	movs	r3, #1
 8014ab0:	60fb      	str	r3, [r7, #12]
 8014ab2:	e001      	b.n	8014ab8 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8014ab4:	2300      	movs	r3, #0
 8014ab6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8014ab8:	f002 f8c6 	bl	8016c48 <vPortExitCritical>

	return xReturn;
 8014abc:	68fb      	ldr	r3, [r7, #12]
}
 8014abe:	4618      	mov	r0, r3
 8014ac0:	3710      	adds	r7, #16
 8014ac2:	46bd      	mov	sp, r7
 8014ac4:	bd80      	pop	{r7, pc}

08014ac6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8014ac6:	b580      	push	{r7, lr}
 8014ac8:	b084      	sub	sp, #16
 8014aca:	af00      	add	r7, sp, #0
 8014acc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8014ace:	f002 f885 	bl	8016bdc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8014ad2:	687b      	ldr	r3, [r7, #4]
 8014ad4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014ad6:	687b      	ldr	r3, [r7, #4]
 8014ad8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014ada:	429a      	cmp	r2, r3
 8014adc:	d102      	bne.n	8014ae4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8014ade:	2301      	movs	r3, #1
 8014ae0:	60fb      	str	r3, [r7, #12]
 8014ae2:	e001      	b.n	8014ae8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8014ae4:	2300      	movs	r3, #0
 8014ae6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8014ae8:	f002 f8ae 	bl	8016c48 <vPortExitCritical>

	return xReturn;
 8014aec:	68fb      	ldr	r3, [r7, #12]
}
 8014aee:	4618      	mov	r0, r3
 8014af0:	3710      	adds	r7, #16
 8014af2:	46bd      	mov	sp, r7
 8014af4:	bd80      	pop	{r7, pc}
	...

08014af8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8014af8:	b480      	push	{r7}
 8014afa:	b085      	sub	sp, #20
 8014afc:	af00      	add	r7, sp, #0
 8014afe:	6078      	str	r0, [r7, #4]
 8014b00:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8014b02:	2300      	movs	r3, #0
 8014b04:	60fb      	str	r3, [r7, #12]
 8014b06:	e014      	b.n	8014b32 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8014b08:	4a0f      	ldr	r2, [pc, #60]	@ (8014b48 <vQueueAddToRegistry+0x50>)
 8014b0a:	68fb      	ldr	r3, [r7, #12]
 8014b0c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8014b10:	2b00      	cmp	r3, #0
 8014b12:	d10b      	bne.n	8014b2c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8014b14:	490c      	ldr	r1, [pc, #48]	@ (8014b48 <vQueueAddToRegistry+0x50>)
 8014b16:	68fb      	ldr	r3, [r7, #12]
 8014b18:	683a      	ldr	r2, [r7, #0]
 8014b1a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8014b1e:	4a0a      	ldr	r2, [pc, #40]	@ (8014b48 <vQueueAddToRegistry+0x50>)
 8014b20:	68fb      	ldr	r3, [r7, #12]
 8014b22:	00db      	lsls	r3, r3, #3
 8014b24:	4413      	add	r3, r2
 8014b26:	687a      	ldr	r2, [r7, #4]
 8014b28:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8014b2a:	e006      	b.n	8014b3a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8014b2c:	68fb      	ldr	r3, [r7, #12]
 8014b2e:	3301      	adds	r3, #1
 8014b30:	60fb      	str	r3, [r7, #12]
 8014b32:	68fb      	ldr	r3, [r7, #12]
 8014b34:	2b07      	cmp	r3, #7
 8014b36:	d9e7      	bls.n	8014b08 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8014b38:	bf00      	nop
 8014b3a:	bf00      	nop
 8014b3c:	3714      	adds	r7, #20
 8014b3e:	46bd      	mov	sp, r7
 8014b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b44:	4770      	bx	lr
 8014b46:	bf00      	nop
 8014b48:	2000546c 	.word	0x2000546c

08014b4c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8014b4c:	b480      	push	{r7}
 8014b4e:	b085      	sub	sp, #20
 8014b50:	af00      	add	r7, sp, #0
 8014b52:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8014b54:	2300      	movs	r3, #0
 8014b56:	60fb      	str	r3, [r7, #12]
 8014b58:	e016      	b.n	8014b88 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8014b5a:	4a10      	ldr	r2, [pc, #64]	@ (8014b9c <vQueueUnregisterQueue+0x50>)
 8014b5c:	68fb      	ldr	r3, [r7, #12]
 8014b5e:	00db      	lsls	r3, r3, #3
 8014b60:	4413      	add	r3, r2
 8014b62:	685b      	ldr	r3, [r3, #4]
 8014b64:	687a      	ldr	r2, [r7, #4]
 8014b66:	429a      	cmp	r2, r3
 8014b68:	d10b      	bne.n	8014b82 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8014b6a:	4a0c      	ldr	r2, [pc, #48]	@ (8014b9c <vQueueUnregisterQueue+0x50>)
 8014b6c:	68fb      	ldr	r3, [r7, #12]
 8014b6e:	2100      	movs	r1, #0
 8014b70:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8014b74:	4a09      	ldr	r2, [pc, #36]	@ (8014b9c <vQueueUnregisterQueue+0x50>)
 8014b76:	68fb      	ldr	r3, [r7, #12]
 8014b78:	00db      	lsls	r3, r3, #3
 8014b7a:	4413      	add	r3, r2
 8014b7c:	2200      	movs	r2, #0
 8014b7e:	605a      	str	r2, [r3, #4]
				break;
 8014b80:	e006      	b.n	8014b90 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8014b82:	68fb      	ldr	r3, [r7, #12]
 8014b84:	3301      	adds	r3, #1
 8014b86:	60fb      	str	r3, [r7, #12]
 8014b88:	68fb      	ldr	r3, [r7, #12]
 8014b8a:	2b07      	cmp	r3, #7
 8014b8c:	d9e5      	bls.n	8014b5a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8014b8e:	bf00      	nop
 8014b90:	bf00      	nop
 8014b92:	3714      	adds	r7, #20
 8014b94:	46bd      	mov	sp, r7
 8014b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b9a:	4770      	bx	lr
 8014b9c:	2000546c 	.word	0x2000546c

08014ba0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8014ba0:	b580      	push	{r7, lr}
 8014ba2:	b086      	sub	sp, #24
 8014ba4:	af00      	add	r7, sp, #0
 8014ba6:	60f8      	str	r0, [r7, #12]
 8014ba8:	60b9      	str	r1, [r7, #8]
 8014baa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8014bac:	68fb      	ldr	r3, [r7, #12]
 8014bae:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8014bb0:	f002 f814 	bl	8016bdc <vPortEnterCritical>
 8014bb4:	697b      	ldr	r3, [r7, #20]
 8014bb6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8014bba:	b25b      	sxtb	r3, r3
 8014bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014bc0:	d103      	bne.n	8014bca <vQueueWaitForMessageRestricted+0x2a>
 8014bc2:	697b      	ldr	r3, [r7, #20]
 8014bc4:	2200      	movs	r2, #0
 8014bc6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8014bca:	697b      	ldr	r3, [r7, #20]
 8014bcc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8014bd0:	b25b      	sxtb	r3, r3
 8014bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014bd6:	d103      	bne.n	8014be0 <vQueueWaitForMessageRestricted+0x40>
 8014bd8:	697b      	ldr	r3, [r7, #20]
 8014bda:	2200      	movs	r2, #0
 8014bdc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8014be0:	f002 f832 	bl	8016c48 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8014be4:	697b      	ldr	r3, [r7, #20]
 8014be6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014be8:	2b00      	cmp	r3, #0
 8014bea:	d106      	bne.n	8014bfa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8014bec:	697b      	ldr	r3, [r7, #20]
 8014bee:	3324      	adds	r3, #36	@ 0x24
 8014bf0:	687a      	ldr	r2, [r7, #4]
 8014bf2:	68b9      	ldr	r1, [r7, #8]
 8014bf4:	4618      	mov	r0, r3
 8014bf6:	f000 fcc5 	bl	8015584 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8014bfa:	6978      	ldr	r0, [r7, #20]
 8014bfc:	f7ff fefb 	bl	80149f6 <prvUnlockQueue>
	}
 8014c00:	bf00      	nop
 8014c02:	3718      	adds	r7, #24
 8014c04:	46bd      	mov	sp, r7
 8014c06:	bd80      	pop	{r7, pc}

08014c08 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8014c08:	b580      	push	{r7, lr}
 8014c0a:	b08e      	sub	sp, #56	@ 0x38
 8014c0c:	af04      	add	r7, sp, #16
 8014c0e:	60f8      	str	r0, [r7, #12]
 8014c10:	60b9      	str	r1, [r7, #8]
 8014c12:	607a      	str	r2, [r7, #4]
 8014c14:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8014c16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014c18:	2b00      	cmp	r3, #0
 8014c1a:	d10d      	bne.n	8014c38 <xTaskCreateStatic+0x30>
	__asm volatile
 8014c1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014c20:	b672      	cpsid	i
 8014c22:	f383 8811 	msr	BASEPRI, r3
 8014c26:	f3bf 8f6f 	isb	sy
 8014c2a:	f3bf 8f4f 	dsb	sy
 8014c2e:	b662      	cpsie	i
 8014c30:	623b      	str	r3, [r7, #32]
}
 8014c32:	bf00      	nop
 8014c34:	bf00      	nop
 8014c36:	e7fd      	b.n	8014c34 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8014c38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014c3a:	2b00      	cmp	r3, #0
 8014c3c:	d10d      	bne.n	8014c5a <xTaskCreateStatic+0x52>
	__asm volatile
 8014c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014c42:	b672      	cpsid	i
 8014c44:	f383 8811 	msr	BASEPRI, r3
 8014c48:	f3bf 8f6f 	isb	sy
 8014c4c:	f3bf 8f4f 	dsb	sy
 8014c50:	b662      	cpsie	i
 8014c52:	61fb      	str	r3, [r7, #28]
}
 8014c54:	bf00      	nop
 8014c56:	bf00      	nop
 8014c58:	e7fd      	b.n	8014c56 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8014c5a:	23a8      	movs	r3, #168	@ 0xa8
 8014c5c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8014c5e:	693b      	ldr	r3, [r7, #16]
 8014c60:	2ba8      	cmp	r3, #168	@ 0xa8
 8014c62:	d00d      	beq.n	8014c80 <xTaskCreateStatic+0x78>
	__asm volatile
 8014c64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014c68:	b672      	cpsid	i
 8014c6a:	f383 8811 	msr	BASEPRI, r3
 8014c6e:	f3bf 8f6f 	isb	sy
 8014c72:	f3bf 8f4f 	dsb	sy
 8014c76:	b662      	cpsie	i
 8014c78:	61bb      	str	r3, [r7, #24]
}
 8014c7a:	bf00      	nop
 8014c7c:	bf00      	nop
 8014c7e:	e7fd      	b.n	8014c7c <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8014c80:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8014c82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014c84:	2b00      	cmp	r3, #0
 8014c86:	d01e      	beq.n	8014cc6 <xTaskCreateStatic+0xbe>
 8014c88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014c8a:	2b00      	cmp	r3, #0
 8014c8c:	d01b      	beq.n	8014cc6 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8014c8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014c90:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8014c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c94:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014c96:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8014c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c9a:	2202      	movs	r2, #2
 8014c9c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8014ca0:	2300      	movs	r3, #0
 8014ca2:	9303      	str	r3, [sp, #12]
 8014ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014ca6:	9302      	str	r3, [sp, #8]
 8014ca8:	f107 0314 	add.w	r3, r7, #20
 8014cac:	9301      	str	r3, [sp, #4]
 8014cae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014cb0:	9300      	str	r3, [sp, #0]
 8014cb2:	683b      	ldr	r3, [r7, #0]
 8014cb4:	687a      	ldr	r2, [r7, #4]
 8014cb6:	68b9      	ldr	r1, [r7, #8]
 8014cb8:	68f8      	ldr	r0, [r7, #12]
 8014cba:	f000 f851 	bl	8014d60 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8014cbe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014cc0:	f000 f8f8 	bl	8014eb4 <prvAddNewTaskToReadyList>
 8014cc4:	e001      	b.n	8014cca <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8014cc6:	2300      	movs	r3, #0
 8014cc8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8014cca:	697b      	ldr	r3, [r7, #20]
	}
 8014ccc:	4618      	mov	r0, r3
 8014cce:	3728      	adds	r7, #40	@ 0x28
 8014cd0:	46bd      	mov	sp, r7
 8014cd2:	bd80      	pop	{r7, pc}

08014cd4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8014cd4:	b580      	push	{r7, lr}
 8014cd6:	b08c      	sub	sp, #48	@ 0x30
 8014cd8:	af04      	add	r7, sp, #16
 8014cda:	60f8      	str	r0, [r7, #12]
 8014cdc:	60b9      	str	r1, [r7, #8]
 8014cde:	603b      	str	r3, [r7, #0]
 8014ce0:	4613      	mov	r3, r2
 8014ce2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8014ce4:	88fb      	ldrh	r3, [r7, #6]
 8014ce6:	009b      	lsls	r3, r3, #2
 8014ce8:	4618      	mov	r0, r3
 8014cea:	f002 f8a5 	bl	8016e38 <pvPortMalloc>
 8014cee:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8014cf0:	697b      	ldr	r3, [r7, #20]
 8014cf2:	2b00      	cmp	r3, #0
 8014cf4:	d00e      	beq.n	8014d14 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8014cf6:	20a8      	movs	r0, #168	@ 0xa8
 8014cf8:	f002 f89e 	bl	8016e38 <pvPortMalloc>
 8014cfc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8014cfe:	69fb      	ldr	r3, [r7, #28]
 8014d00:	2b00      	cmp	r3, #0
 8014d02:	d003      	beq.n	8014d0c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8014d04:	69fb      	ldr	r3, [r7, #28]
 8014d06:	697a      	ldr	r2, [r7, #20]
 8014d08:	631a      	str	r2, [r3, #48]	@ 0x30
 8014d0a:	e005      	b.n	8014d18 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8014d0c:	6978      	ldr	r0, [r7, #20]
 8014d0e:	f002 f961 	bl	8016fd4 <vPortFree>
 8014d12:	e001      	b.n	8014d18 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8014d14:	2300      	movs	r3, #0
 8014d16:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8014d18:	69fb      	ldr	r3, [r7, #28]
 8014d1a:	2b00      	cmp	r3, #0
 8014d1c:	d017      	beq.n	8014d4e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8014d1e:	69fb      	ldr	r3, [r7, #28]
 8014d20:	2200      	movs	r2, #0
 8014d22:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8014d26:	88fa      	ldrh	r2, [r7, #6]
 8014d28:	2300      	movs	r3, #0
 8014d2a:	9303      	str	r3, [sp, #12]
 8014d2c:	69fb      	ldr	r3, [r7, #28]
 8014d2e:	9302      	str	r3, [sp, #8]
 8014d30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d32:	9301      	str	r3, [sp, #4]
 8014d34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d36:	9300      	str	r3, [sp, #0]
 8014d38:	683b      	ldr	r3, [r7, #0]
 8014d3a:	68b9      	ldr	r1, [r7, #8]
 8014d3c:	68f8      	ldr	r0, [r7, #12]
 8014d3e:	f000 f80f 	bl	8014d60 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8014d42:	69f8      	ldr	r0, [r7, #28]
 8014d44:	f000 f8b6 	bl	8014eb4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8014d48:	2301      	movs	r3, #1
 8014d4a:	61bb      	str	r3, [r7, #24]
 8014d4c:	e002      	b.n	8014d54 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8014d4e:	f04f 33ff 	mov.w	r3, #4294967295
 8014d52:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8014d54:	69bb      	ldr	r3, [r7, #24]
	}
 8014d56:	4618      	mov	r0, r3
 8014d58:	3720      	adds	r7, #32
 8014d5a:	46bd      	mov	sp, r7
 8014d5c:	bd80      	pop	{r7, pc}
	...

08014d60 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8014d60:	b580      	push	{r7, lr}
 8014d62:	b088      	sub	sp, #32
 8014d64:	af00      	add	r7, sp, #0
 8014d66:	60f8      	str	r0, [r7, #12]
 8014d68:	60b9      	str	r1, [r7, #8]
 8014d6a:	607a      	str	r2, [r7, #4]
 8014d6c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8014d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d70:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8014d72:	687b      	ldr	r3, [r7, #4]
 8014d74:	009b      	lsls	r3, r3, #2
 8014d76:	461a      	mov	r2, r3
 8014d78:	21a5      	movs	r1, #165	@ 0xa5
 8014d7a:	f002 fbea 	bl	8017552 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8014d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d80:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8014d82:	6879      	ldr	r1, [r7, #4]
 8014d84:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8014d88:	440b      	add	r3, r1
 8014d8a:	009b      	lsls	r3, r3, #2
 8014d8c:	4413      	add	r3, r2
 8014d8e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8014d90:	69bb      	ldr	r3, [r7, #24]
 8014d92:	f023 0307 	bic.w	r3, r3, #7
 8014d96:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8014d98:	69bb      	ldr	r3, [r7, #24]
 8014d9a:	f003 0307 	and.w	r3, r3, #7
 8014d9e:	2b00      	cmp	r3, #0
 8014da0:	d00d      	beq.n	8014dbe <prvInitialiseNewTask+0x5e>
	__asm volatile
 8014da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014da6:	b672      	cpsid	i
 8014da8:	f383 8811 	msr	BASEPRI, r3
 8014dac:	f3bf 8f6f 	isb	sy
 8014db0:	f3bf 8f4f 	dsb	sy
 8014db4:	b662      	cpsie	i
 8014db6:	617b      	str	r3, [r7, #20]
}
 8014db8:	bf00      	nop
 8014dba:	bf00      	nop
 8014dbc:	e7fd      	b.n	8014dba <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8014dbe:	68bb      	ldr	r3, [r7, #8]
 8014dc0:	2b00      	cmp	r3, #0
 8014dc2:	d01f      	beq.n	8014e04 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8014dc4:	2300      	movs	r3, #0
 8014dc6:	61fb      	str	r3, [r7, #28]
 8014dc8:	e012      	b.n	8014df0 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8014dca:	68ba      	ldr	r2, [r7, #8]
 8014dcc:	69fb      	ldr	r3, [r7, #28]
 8014dce:	4413      	add	r3, r2
 8014dd0:	7819      	ldrb	r1, [r3, #0]
 8014dd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014dd4:	69fb      	ldr	r3, [r7, #28]
 8014dd6:	4413      	add	r3, r2
 8014dd8:	3334      	adds	r3, #52	@ 0x34
 8014dda:	460a      	mov	r2, r1
 8014ddc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8014dde:	68ba      	ldr	r2, [r7, #8]
 8014de0:	69fb      	ldr	r3, [r7, #28]
 8014de2:	4413      	add	r3, r2
 8014de4:	781b      	ldrb	r3, [r3, #0]
 8014de6:	2b00      	cmp	r3, #0
 8014de8:	d006      	beq.n	8014df8 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8014dea:	69fb      	ldr	r3, [r7, #28]
 8014dec:	3301      	adds	r3, #1
 8014dee:	61fb      	str	r3, [r7, #28]
 8014df0:	69fb      	ldr	r3, [r7, #28]
 8014df2:	2b0f      	cmp	r3, #15
 8014df4:	d9e9      	bls.n	8014dca <prvInitialiseNewTask+0x6a>
 8014df6:	e000      	b.n	8014dfa <prvInitialiseNewTask+0x9a>
			{
				break;
 8014df8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8014dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014dfc:	2200      	movs	r2, #0
 8014dfe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8014e02:	e003      	b.n	8014e0c <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8014e04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e06:	2200      	movs	r2, #0
 8014e08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8014e0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e0e:	2b37      	cmp	r3, #55	@ 0x37
 8014e10:	d901      	bls.n	8014e16 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8014e12:	2337      	movs	r3, #55	@ 0x37
 8014e14:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8014e16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e18:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014e1a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8014e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e1e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014e20:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8014e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e24:	2200      	movs	r2, #0
 8014e26:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8014e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e2a:	3304      	adds	r3, #4
 8014e2c:	4618      	mov	r0, r3
 8014e2e:	f7fe ff02 	bl	8013c36 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8014e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e34:	3318      	adds	r3, #24
 8014e36:	4618      	mov	r0, r3
 8014e38:	f7fe fefd 	bl	8013c36 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8014e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014e40:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014e42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e44:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8014e48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e4a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8014e4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014e50:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8014e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e54:	2200      	movs	r2, #0
 8014e56:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8014e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e5c:	2200      	movs	r2, #0
 8014e5e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8014e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e64:	3354      	adds	r3, #84	@ 0x54
 8014e66:	224c      	movs	r2, #76	@ 0x4c
 8014e68:	2100      	movs	r1, #0
 8014e6a:	4618      	mov	r0, r3
 8014e6c:	f002 fb71 	bl	8017552 <memset>
 8014e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e72:	4a0d      	ldr	r2, [pc, #52]	@ (8014ea8 <prvInitialiseNewTask+0x148>)
 8014e74:	659a      	str	r2, [r3, #88]	@ 0x58
 8014e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e78:	4a0c      	ldr	r2, [pc, #48]	@ (8014eac <prvInitialiseNewTask+0x14c>)
 8014e7a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8014e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e7e:	4a0c      	ldr	r2, [pc, #48]	@ (8014eb0 <prvInitialiseNewTask+0x150>)
 8014e80:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8014e82:	683a      	ldr	r2, [r7, #0]
 8014e84:	68f9      	ldr	r1, [r7, #12]
 8014e86:	69b8      	ldr	r0, [r7, #24]
 8014e88:	f001 fd9a 	bl	80169c0 <pxPortInitialiseStack>
 8014e8c:	4602      	mov	r2, r0
 8014e8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e90:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8014e92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e94:	2b00      	cmp	r3, #0
 8014e96:	d002      	beq.n	8014e9e <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8014e98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014e9c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014e9e:	bf00      	nop
 8014ea0:	3720      	adds	r7, #32
 8014ea2:	46bd      	mov	sp, r7
 8014ea4:	bd80      	pop	{r7, pc}
 8014ea6:	bf00      	nop
 8014ea8:	200096f8 	.word	0x200096f8
 8014eac:	20009760 	.word	0x20009760
 8014eb0:	200097c8 	.word	0x200097c8

08014eb4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8014eb4:	b580      	push	{r7, lr}
 8014eb6:	b082      	sub	sp, #8
 8014eb8:	af00      	add	r7, sp, #0
 8014eba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8014ebc:	f001 fe8e 	bl	8016bdc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8014ec0:	4b2d      	ldr	r3, [pc, #180]	@ (8014f78 <prvAddNewTaskToReadyList+0xc4>)
 8014ec2:	681b      	ldr	r3, [r3, #0]
 8014ec4:	3301      	adds	r3, #1
 8014ec6:	4a2c      	ldr	r2, [pc, #176]	@ (8014f78 <prvAddNewTaskToReadyList+0xc4>)
 8014ec8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8014eca:	4b2c      	ldr	r3, [pc, #176]	@ (8014f7c <prvAddNewTaskToReadyList+0xc8>)
 8014ecc:	681b      	ldr	r3, [r3, #0]
 8014ece:	2b00      	cmp	r3, #0
 8014ed0:	d109      	bne.n	8014ee6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8014ed2:	4a2a      	ldr	r2, [pc, #168]	@ (8014f7c <prvAddNewTaskToReadyList+0xc8>)
 8014ed4:	687b      	ldr	r3, [r7, #4]
 8014ed6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8014ed8:	4b27      	ldr	r3, [pc, #156]	@ (8014f78 <prvAddNewTaskToReadyList+0xc4>)
 8014eda:	681b      	ldr	r3, [r3, #0]
 8014edc:	2b01      	cmp	r3, #1
 8014ede:	d110      	bne.n	8014f02 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8014ee0:	f000 fd18 	bl	8015914 <prvInitialiseTaskLists>
 8014ee4:	e00d      	b.n	8014f02 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8014ee6:	4b26      	ldr	r3, [pc, #152]	@ (8014f80 <prvAddNewTaskToReadyList+0xcc>)
 8014ee8:	681b      	ldr	r3, [r3, #0]
 8014eea:	2b00      	cmp	r3, #0
 8014eec:	d109      	bne.n	8014f02 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8014eee:	4b23      	ldr	r3, [pc, #140]	@ (8014f7c <prvAddNewTaskToReadyList+0xc8>)
 8014ef0:	681b      	ldr	r3, [r3, #0]
 8014ef2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014ef4:	687b      	ldr	r3, [r7, #4]
 8014ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014ef8:	429a      	cmp	r2, r3
 8014efa:	d802      	bhi.n	8014f02 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8014efc:	4a1f      	ldr	r2, [pc, #124]	@ (8014f7c <prvAddNewTaskToReadyList+0xc8>)
 8014efe:	687b      	ldr	r3, [r7, #4]
 8014f00:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8014f02:	4b20      	ldr	r3, [pc, #128]	@ (8014f84 <prvAddNewTaskToReadyList+0xd0>)
 8014f04:	681b      	ldr	r3, [r3, #0]
 8014f06:	3301      	adds	r3, #1
 8014f08:	4a1e      	ldr	r2, [pc, #120]	@ (8014f84 <prvAddNewTaskToReadyList+0xd0>)
 8014f0a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8014f0c:	4b1d      	ldr	r3, [pc, #116]	@ (8014f84 <prvAddNewTaskToReadyList+0xd0>)
 8014f0e:	681a      	ldr	r2, [r3, #0]
 8014f10:	687b      	ldr	r3, [r7, #4]
 8014f12:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8014f14:	687b      	ldr	r3, [r7, #4]
 8014f16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014f18:	4b1b      	ldr	r3, [pc, #108]	@ (8014f88 <prvAddNewTaskToReadyList+0xd4>)
 8014f1a:	681b      	ldr	r3, [r3, #0]
 8014f1c:	429a      	cmp	r2, r3
 8014f1e:	d903      	bls.n	8014f28 <prvAddNewTaskToReadyList+0x74>
 8014f20:	687b      	ldr	r3, [r7, #4]
 8014f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014f24:	4a18      	ldr	r2, [pc, #96]	@ (8014f88 <prvAddNewTaskToReadyList+0xd4>)
 8014f26:	6013      	str	r3, [r2, #0]
 8014f28:	687b      	ldr	r3, [r7, #4]
 8014f2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014f2c:	4613      	mov	r3, r2
 8014f2e:	009b      	lsls	r3, r3, #2
 8014f30:	4413      	add	r3, r2
 8014f32:	009b      	lsls	r3, r3, #2
 8014f34:	4a15      	ldr	r2, [pc, #84]	@ (8014f8c <prvAddNewTaskToReadyList+0xd8>)
 8014f36:	441a      	add	r2, r3
 8014f38:	687b      	ldr	r3, [r7, #4]
 8014f3a:	3304      	adds	r3, #4
 8014f3c:	4619      	mov	r1, r3
 8014f3e:	4610      	mov	r0, r2
 8014f40:	f7fe fe86 	bl	8013c50 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8014f44:	f001 fe80 	bl	8016c48 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8014f48:	4b0d      	ldr	r3, [pc, #52]	@ (8014f80 <prvAddNewTaskToReadyList+0xcc>)
 8014f4a:	681b      	ldr	r3, [r3, #0]
 8014f4c:	2b00      	cmp	r3, #0
 8014f4e:	d00e      	beq.n	8014f6e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8014f50:	4b0a      	ldr	r3, [pc, #40]	@ (8014f7c <prvAddNewTaskToReadyList+0xc8>)
 8014f52:	681b      	ldr	r3, [r3, #0]
 8014f54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014f56:	687b      	ldr	r3, [r7, #4]
 8014f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014f5a:	429a      	cmp	r2, r3
 8014f5c:	d207      	bcs.n	8014f6e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8014f5e:	4b0c      	ldr	r3, [pc, #48]	@ (8014f90 <prvAddNewTaskToReadyList+0xdc>)
 8014f60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014f64:	601a      	str	r2, [r3, #0]
 8014f66:	f3bf 8f4f 	dsb	sy
 8014f6a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014f6e:	bf00      	nop
 8014f70:	3708      	adds	r7, #8
 8014f72:	46bd      	mov	sp, r7
 8014f74:	bd80      	pop	{r7, pc}
 8014f76:	bf00      	nop
 8014f78:	20005980 	.word	0x20005980
 8014f7c:	200054ac 	.word	0x200054ac
 8014f80:	2000598c 	.word	0x2000598c
 8014f84:	2000599c 	.word	0x2000599c
 8014f88:	20005988 	.word	0x20005988
 8014f8c:	200054b0 	.word	0x200054b0
 8014f90:	e000ed04 	.word	0xe000ed04

08014f94 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8014f94:	b580      	push	{r7, lr}
 8014f96:	b084      	sub	sp, #16
 8014f98:	af00      	add	r7, sp, #0
 8014f9a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8014f9c:	2300      	movs	r3, #0
 8014f9e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8014fa0:	687b      	ldr	r3, [r7, #4]
 8014fa2:	2b00      	cmp	r3, #0
 8014fa4:	d01a      	beq.n	8014fdc <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8014fa6:	4b15      	ldr	r3, [pc, #84]	@ (8014ffc <vTaskDelay+0x68>)
 8014fa8:	681b      	ldr	r3, [r3, #0]
 8014faa:	2b00      	cmp	r3, #0
 8014fac:	d00d      	beq.n	8014fca <vTaskDelay+0x36>
	__asm volatile
 8014fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014fb2:	b672      	cpsid	i
 8014fb4:	f383 8811 	msr	BASEPRI, r3
 8014fb8:	f3bf 8f6f 	isb	sy
 8014fbc:	f3bf 8f4f 	dsb	sy
 8014fc0:	b662      	cpsie	i
 8014fc2:	60bb      	str	r3, [r7, #8]
}
 8014fc4:	bf00      	nop
 8014fc6:	bf00      	nop
 8014fc8:	e7fd      	b.n	8014fc6 <vTaskDelay+0x32>
			vTaskSuspendAll();
 8014fca:	f000 f88f 	bl	80150ec <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8014fce:	2100      	movs	r1, #0
 8014fd0:	6878      	ldr	r0, [r7, #4]
 8014fd2:	f001 f939 	bl	8016248 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8014fd6:	f000 f897 	bl	8015108 <xTaskResumeAll>
 8014fda:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8014fdc:	68fb      	ldr	r3, [r7, #12]
 8014fde:	2b00      	cmp	r3, #0
 8014fe0:	d107      	bne.n	8014ff2 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8014fe2:	4b07      	ldr	r3, [pc, #28]	@ (8015000 <vTaskDelay+0x6c>)
 8014fe4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014fe8:	601a      	str	r2, [r3, #0]
 8014fea:	f3bf 8f4f 	dsb	sy
 8014fee:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8014ff2:	bf00      	nop
 8014ff4:	3710      	adds	r7, #16
 8014ff6:	46bd      	mov	sp, r7
 8014ff8:	bd80      	pop	{r7, pc}
 8014ffa:	bf00      	nop
 8014ffc:	200059a8 	.word	0x200059a8
 8015000:	e000ed04 	.word	0xe000ed04

08015004 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8015004:	b580      	push	{r7, lr}
 8015006:	b08a      	sub	sp, #40	@ 0x28
 8015008:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801500a:	2300      	movs	r3, #0
 801500c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 801500e:	2300      	movs	r3, #0
 8015010:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8015012:	463a      	mov	r2, r7
 8015014:	1d39      	adds	r1, r7, #4
 8015016:	f107 0308 	add.w	r3, r7, #8
 801501a:	4618      	mov	r0, r3
 801501c:	f7fe fb9c 	bl	8013758 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8015020:	6839      	ldr	r1, [r7, #0]
 8015022:	687b      	ldr	r3, [r7, #4]
 8015024:	68ba      	ldr	r2, [r7, #8]
 8015026:	9202      	str	r2, [sp, #8]
 8015028:	9301      	str	r3, [sp, #4]
 801502a:	2300      	movs	r3, #0
 801502c:	9300      	str	r3, [sp, #0]
 801502e:	2300      	movs	r3, #0
 8015030:	460a      	mov	r2, r1
 8015032:	4926      	ldr	r1, [pc, #152]	@ (80150cc <vTaskStartScheduler+0xc8>)
 8015034:	4826      	ldr	r0, [pc, #152]	@ (80150d0 <vTaskStartScheduler+0xcc>)
 8015036:	f7ff fde7 	bl	8014c08 <xTaskCreateStatic>
 801503a:	4603      	mov	r3, r0
 801503c:	4a25      	ldr	r2, [pc, #148]	@ (80150d4 <vTaskStartScheduler+0xd0>)
 801503e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8015040:	4b24      	ldr	r3, [pc, #144]	@ (80150d4 <vTaskStartScheduler+0xd0>)
 8015042:	681b      	ldr	r3, [r3, #0]
 8015044:	2b00      	cmp	r3, #0
 8015046:	d002      	beq.n	801504e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8015048:	2301      	movs	r3, #1
 801504a:	617b      	str	r3, [r7, #20]
 801504c:	e001      	b.n	8015052 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 801504e:	2300      	movs	r3, #0
 8015050:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8015052:	697b      	ldr	r3, [r7, #20]
 8015054:	2b01      	cmp	r3, #1
 8015056:	d102      	bne.n	801505e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8015058:	f001 f94a 	bl	80162f0 <xTimerCreateTimerTask>
 801505c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 801505e:	697b      	ldr	r3, [r7, #20]
 8015060:	2b01      	cmp	r3, #1
 8015062:	d11d      	bne.n	80150a0 <vTaskStartScheduler+0x9c>
	__asm volatile
 8015064:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015068:	b672      	cpsid	i
 801506a:	f383 8811 	msr	BASEPRI, r3
 801506e:	f3bf 8f6f 	isb	sy
 8015072:	f3bf 8f4f 	dsb	sy
 8015076:	b662      	cpsie	i
 8015078:	613b      	str	r3, [r7, #16]
}
 801507a:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 801507c:	4b16      	ldr	r3, [pc, #88]	@ (80150d8 <vTaskStartScheduler+0xd4>)
 801507e:	681b      	ldr	r3, [r3, #0]
 8015080:	3354      	adds	r3, #84	@ 0x54
 8015082:	4a16      	ldr	r2, [pc, #88]	@ (80150dc <vTaskStartScheduler+0xd8>)
 8015084:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8015086:	4b16      	ldr	r3, [pc, #88]	@ (80150e0 <vTaskStartScheduler+0xdc>)
 8015088:	f04f 32ff 	mov.w	r2, #4294967295
 801508c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 801508e:	4b15      	ldr	r3, [pc, #84]	@ (80150e4 <vTaskStartScheduler+0xe0>)
 8015090:	2201      	movs	r2, #1
 8015092:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8015094:	4b14      	ldr	r3, [pc, #80]	@ (80150e8 <vTaskStartScheduler+0xe4>)
 8015096:	2200      	movs	r2, #0
 8015098:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801509a:	f001 fd21 	bl	8016ae0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801509e:	e011      	b.n	80150c4 <vTaskStartScheduler+0xc0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80150a0:	697b      	ldr	r3, [r7, #20]
 80150a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80150a6:	d10d      	bne.n	80150c4 <vTaskStartScheduler+0xc0>
	__asm volatile
 80150a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80150ac:	b672      	cpsid	i
 80150ae:	f383 8811 	msr	BASEPRI, r3
 80150b2:	f3bf 8f6f 	isb	sy
 80150b6:	f3bf 8f4f 	dsb	sy
 80150ba:	b662      	cpsie	i
 80150bc:	60fb      	str	r3, [r7, #12]
}
 80150be:	bf00      	nop
 80150c0:	bf00      	nop
 80150c2:	e7fd      	b.n	80150c0 <vTaskStartScheduler+0xbc>
}
 80150c4:	bf00      	nop
 80150c6:	3718      	adds	r7, #24
 80150c8:	46bd      	mov	sp, r7
 80150ca:	bd80      	pop	{r7, pc}
 80150cc:	08018824 	.word	0x08018824
 80150d0:	080158e5 	.word	0x080158e5
 80150d4:	200059a4 	.word	0x200059a4
 80150d8:	200054ac 	.word	0x200054ac
 80150dc:	2000002c 	.word	0x2000002c
 80150e0:	200059a0 	.word	0x200059a0
 80150e4:	2000598c 	.word	0x2000598c
 80150e8:	20005984 	.word	0x20005984

080150ec <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80150ec:	b480      	push	{r7}
 80150ee:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80150f0:	4b04      	ldr	r3, [pc, #16]	@ (8015104 <vTaskSuspendAll+0x18>)
 80150f2:	681b      	ldr	r3, [r3, #0]
 80150f4:	3301      	adds	r3, #1
 80150f6:	4a03      	ldr	r2, [pc, #12]	@ (8015104 <vTaskSuspendAll+0x18>)
 80150f8:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80150fa:	bf00      	nop
 80150fc:	46bd      	mov	sp, r7
 80150fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015102:	4770      	bx	lr
 8015104:	200059a8 	.word	0x200059a8

08015108 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8015108:	b580      	push	{r7, lr}
 801510a:	b084      	sub	sp, #16
 801510c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801510e:	2300      	movs	r3, #0
 8015110:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8015112:	2300      	movs	r3, #0
 8015114:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8015116:	4b43      	ldr	r3, [pc, #268]	@ (8015224 <xTaskResumeAll+0x11c>)
 8015118:	681b      	ldr	r3, [r3, #0]
 801511a:	2b00      	cmp	r3, #0
 801511c:	d10d      	bne.n	801513a <xTaskResumeAll+0x32>
	__asm volatile
 801511e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015122:	b672      	cpsid	i
 8015124:	f383 8811 	msr	BASEPRI, r3
 8015128:	f3bf 8f6f 	isb	sy
 801512c:	f3bf 8f4f 	dsb	sy
 8015130:	b662      	cpsie	i
 8015132:	603b      	str	r3, [r7, #0]
}
 8015134:	bf00      	nop
 8015136:	bf00      	nop
 8015138:	e7fd      	b.n	8015136 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801513a:	f001 fd4f 	bl	8016bdc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801513e:	4b39      	ldr	r3, [pc, #228]	@ (8015224 <xTaskResumeAll+0x11c>)
 8015140:	681b      	ldr	r3, [r3, #0]
 8015142:	3b01      	subs	r3, #1
 8015144:	4a37      	ldr	r2, [pc, #220]	@ (8015224 <xTaskResumeAll+0x11c>)
 8015146:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015148:	4b36      	ldr	r3, [pc, #216]	@ (8015224 <xTaskResumeAll+0x11c>)
 801514a:	681b      	ldr	r3, [r3, #0]
 801514c:	2b00      	cmp	r3, #0
 801514e:	d162      	bne.n	8015216 <xTaskResumeAll+0x10e>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8015150:	4b35      	ldr	r3, [pc, #212]	@ (8015228 <xTaskResumeAll+0x120>)
 8015152:	681b      	ldr	r3, [r3, #0]
 8015154:	2b00      	cmp	r3, #0
 8015156:	d05e      	beq.n	8015216 <xTaskResumeAll+0x10e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8015158:	e02f      	b.n	80151ba <xTaskResumeAll+0xb2>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801515a:	4b34      	ldr	r3, [pc, #208]	@ (801522c <xTaskResumeAll+0x124>)
 801515c:	68db      	ldr	r3, [r3, #12]
 801515e:	68db      	ldr	r3, [r3, #12]
 8015160:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015162:	68fb      	ldr	r3, [r7, #12]
 8015164:	3318      	adds	r3, #24
 8015166:	4618      	mov	r0, r3
 8015168:	f7fe fdcf 	bl	8013d0a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801516c:	68fb      	ldr	r3, [r7, #12]
 801516e:	3304      	adds	r3, #4
 8015170:	4618      	mov	r0, r3
 8015172:	f7fe fdca 	bl	8013d0a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8015176:	68fb      	ldr	r3, [r7, #12]
 8015178:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801517a:	4b2d      	ldr	r3, [pc, #180]	@ (8015230 <xTaskResumeAll+0x128>)
 801517c:	681b      	ldr	r3, [r3, #0]
 801517e:	429a      	cmp	r2, r3
 8015180:	d903      	bls.n	801518a <xTaskResumeAll+0x82>
 8015182:	68fb      	ldr	r3, [r7, #12]
 8015184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015186:	4a2a      	ldr	r2, [pc, #168]	@ (8015230 <xTaskResumeAll+0x128>)
 8015188:	6013      	str	r3, [r2, #0]
 801518a:	68fb      	ldr	r3, [r7, #12]
 801518c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801518e:	4613      	mov	r3, r2
 8015190:	009b      	lsls	r3, r3, #2
 8015192:	4413      	add	r3, r2
 8015194:	009b      	lsls	r3, r3, #2
 8015196:	4a27      	ldr	r2, [pc, #156]	@ (8015234 <xTaskResumeAll+0x12c>)
 8015198:	441a      	add	r2, r3
 801519a:	68fb      	ldr	r3, [r7, #12]
 801519c:	3304      	adds	r3, #4
 801519e:	4619      	mov	r1, r3
 80151a0:	4610      	mov	r0, r2
 80151a2:	f7fe fd55 	bl	8013c50 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80151a6:	68fb      	ldr	r3, [r7, #12]
 80151a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80151aa:	4b23      	ldr	r3, [pc, #140]	@ (8015238 <xTaskResumeAll+0x130>)
 80151ac:	681b      	ldr	r3, [r3, #0]
 80151ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80151b0:	429a      	cmp	r2, r3
 80151b2:	d302      	bcc.n	80151ba <xTaskResumeAll+0xb2>
					{
						xYieldPending = pdTRUE;
 80151b4:	4b21      	ldr	r3, [pc, #132]	@ (801523c <xTaskResumeAll+0x134>)
 80151b6:	2201      	movs	r2, #1
 80151b8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80151ba:	4b1c      	ldr	r3, [pc, #112]	@ (801522c <xTaskResumeAll+0x124>)
 80151bc:	681b      	ldr	r3, [r3, #0]
 80151be:	2b00      	cmp	r3, #0
 80151c0:	d1cb      	bne.n	801515a <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80151c2:	68fb      	ldr	r3, [r7, #12]
 80151c4:	2b00      	cmp	r3, #0
 80151c6:	d001      	beq.n	80151cc <xTaskResumeAll+0xc4>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80151c8:	f000 fc4a 	bl	8015a60 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80151cc:	4b1c      	ldr	r3, [pc, #112]	@ (8015240 <xTaskResumeAll+0x138>)
 80151ce:	681b      	ldr	r3, [r3, #0]
 80151d0:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80151d2:	687b      	ldr	r3, [r7, #4]
 80151d4:	2b00      	cmp	r3, #0
 80151d6:	d010      	beq.n	80151fa <xTaskResumeAll+0xf2>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80151d8:	f000 f846 	bl	8015268 <xTaskIncrementTick>
 80151dc:	4603      	mov	r3, r0
 80151de:	2b00      	cmp	r3, #0
 80151e0:	d002      	beq.n	80151e8 <xTaskResumeAll+0xe0>
							{
								xYieldPending = pdTRUE;
 80151e2:	4b16      	ldr	r3, [pc, #88]	@ (801523c <xTaskResumeAll+0x134>)
 80151e4:	2201      	movs	r2, #1
 80151e6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80151e8:	687b      	ldr	r3, [r7, #4]
 80151ea:	3b01      	subs	r3, #1
 80151ec:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80151ee:	687b      	ldr	r3, [r7, #4]
 80151f0:	2b00      	cmp	r3, #0
 80151f2:	d1f1      	bne.n	80151d8 <xTaskResumeAll+0xd0>

						uxPendedTicks = 0;
 80151f4:	4b12      	ldr	r3, [pc, #72]	@ (8015240 <xTaskResumeAll+0x138>)
 80151f6:	2200      	movs	r2, #0
 80151f8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80151fa:	4b10      	ldr	r3, [pc, #64]	@ (801523c <xTaskResumeAll+0x134>)
 80151fc:	681b      	ldr	r3, [r3, #0]
 80151fe:	2b00      	cmp	r3, #0
 8015200:	d009      	beq.n	8015216 <xTaskResumeAll+0x10e>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8015202:	2301      	movs	r3, #1
 8015204:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8015206:	4b0f      	ldr	r3, [pc, #60]	@ (8015244 <xTaskResumeAll+0x13c>)
 8015208:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801520c:	601a      	str	r2, [r3, #0]
 801520e:	f3bf 8f4f 	dsb	sy
 8015212:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8015216:	f001 fd17 	bl	8016c48 <vPortExitCritical>

	return xAlreadyYielded;
 801521a:	68bb      	ldr	r3, [r7, #8]
}
 801521c:	4618      	mov	r0, r3
 801521e:	3710      	adds	r7, #16
 8015220:	46bd      	mov	sp, r7
 8015222:	bd80      	pop	{r7, pc}
 8015224:	200059a8 	.word	0x200059a8
 8015228:	20005980 	.word	0x20005980
 801522c:	20005940 	.word	0x20005940
 8015230:	20005988 	.word	0x20005988
 8015234:	200054b0 	.word	0x200054b0
 8015238:	200054ac 	.word	0x200054ac
 801523c:	20005994 	.word	0x20005994
 8015240:	20005990 	.word	0x20005990
 8015244:	e000ed04 	.word	0xe000ed04

08015248 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8015248:	b480      	push	{r7}
 801524a:	b083      	sub	sp, #12
 801524c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801524e:	4b05      	ldr	r3, [pc, #20]	@ (8015264 <xTaskGetTickCount+0x1c>)
 8015250:	681b      	ldr	r3, [r3, #0]
 8015252:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8015254:	687b      	ldr	r3, [r7, #4]
}
 8015256:	4618      	mov	r0, r3
 8015258:	370c      	adds	r7, #12
 801525a:	46bd      	mov	sp, r7
 801525c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015260:	4770      	bx	lr
 8015262:	bf00      	nop
 8015264:	20005984 	.word	0x20005984

08015268 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8015268:	b580      	push	{r7, lr}
 801526a:	b086      	sub	sp, #24
 801526c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801526e:	2300      	movs	r3, #0
 8015270:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015272:	4b50      	ldr	r3, [pc, #320]	@ (80153b4 <xTaskIncrementTick+0x14c>)
 8015274:	681b      	ldr	r3, [r3, #0]
 8015276:	2b00      	cmp	r3, #0
 8015278:	f040 808c 	bne.w	8015394 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801527c:	4b4e      	ldr	r3, [pc, #312]	@ (80153b8 <xTaskIncrementTick+0x150>)
 801527e:	681b      	ldr	r3, [r3, #0]
 8015280:	3301      	adds	r3, #1
 8015282:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8015284:	4a4c      	ldr	r2, [pc, #304]	@ (80153b8 <xTaskIncrementTick+0x150>)
 8015286:	693b      	ldr	r3, [r7, #16]
 8015288:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801528a:	693b      	ldr	r3, [r7, #16]
 801528c:	2b00      	cmp	r3, #0
 801528e:	d123      	bne.n	80152d8 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8015290:	4b4a      	ldr	r3, [pc, #296]	@ (80153bc <xTaskIncrementTick+0x154>)
 8015292:	681b      	ldr	r3, [r3, #0]
 8015294:	681b      	ldr	r3, [r3, #0]
 8015296:	2b00      	cmp	r3, #0
 8015298:	d00d      	beq.n	80152b6 <xTaskIncrementTick+0x4e>
	__asm volatile
 801529a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801529e:	b672      	cpsid	i
 80152a0:	f383 8811 	msr	BASEPRI, r3
 80152a4:	f3bf 8f6f 	isb	sy
 80152a8:	f3bf 8f4f 	dsb	sy
 80152ac:	b662      	cpsie	i
 80152ae:	603b      	str	r3, [r7, #0]
}
 80152b0:	bf00      	nop
 80152b2:	bf00      	nop
 80152b4:	e7fd      	b.n	80152b2 <xTaskIncrementTick+0x4a>
 80152b6:	4b41      	ldr	r3, [pc, #260]	@ (80153bc <xTaskIncrementTick+0x154>)
 80152b8:	681b      	ldr	r3, [r3, #0]
 80152ba:	60fb      	str	r3, [r7, #12]
 80152bc:	4b40      	ldr	r3, [pc, #256]	@ (80153c0 <xTaskIncrementTick+0x158>)
 80152be:	681b      	ldr	r3, [r3, #0]
 80152c0:	4a3e      	ldr	r2, [pc, #248]	@ (80153bc <xTaskIncrementTick+0x154>)
 80152c2:	6013      	str	r3, [r2, #0]
 80152c4:	4a3e      	ldr	r2, [pc, #248]	@ (80153c0 <xTaskIncrementTick+0x158>)
 80152c6:	68fb      	ldr	r3, [r7, #12]
 80152c8:	6013      	str	r3, [r2, #0]
 80152ca:	4b3e      	ldr	r3, [pc, #248]	@ (80153c4 <xTaskIncrementTick+0x15c>)
 80152cc:	681b      	ldr	r3, [r3, #0]
 80152ce:	3301      	adds	r3, #1
 80152d0:	4a3c      	ldr	r2, [pc, #240]	@ (80153c4 <xTaskIncrementTick+0x15c>)
 80152d2:	6013      	str	r3, [r2, #0]
 80152d4:	f000 fbc4 	bl	8015a60 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80152d8:	4b3b      	ldr	r3, [pc, #236]	@ (80153c8 <xTaskIncrementTick+0x160>)
 80152da:	681b      	ldr	r3, [r3, #0]
 80152dc:	693a      	ldr	r2, [r7, #16]
 80152de:	429a      	cmp	r2, r3
 80152e0:	d349      	bcc.n	8015376 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80152e2:	4b36      	ldr	r3, [pc, #216]	@ (80153bc <xTaskIncrementTick+0x154>)
 80152e4:	681b      	ldr	r3, [r3, #0]
 80152e6:	681b      	ldr	r3, [r3, #0]
 80152e8:	2b00      	cmp	r3, #0
 80152ea:	d104      	bne.n	80152f6 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80152ec:	4b36      	ldr	r3, [pc, #216]	@ (80153c8 <xTaskIncrementTick+0x160>)
 80152ee:	f04f 32ff 	mov.w	r2, #4294967295
 80152f2:	601a      	str	r2, [r3, #0]
					break;
 80152f4:	e03f      	b.n	8015376 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80152f6:	4b31      	ldr	r3, [pc, #196]	@ (80153bc <xTaskIncrementTick+0x154>)
 80152f8:	681b      	ldr	r3, [r3, #0]
 80152fa:	68db      	ldr	r3, [r3, #12]
 80152fc:	68db      	ldr	r3, [r3, #12]
 80152fe:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8015300:	68bb      	ldr	r3, [r7, #8]
 8015302:	685b      	ldr	r3, [r3, #4]
 8015304:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8015306:	693a      	ldr	r2, [r7, #16]
 8015308:	687b      	ldr	r3, [r7, #4]
 801530a:	429a      	cmp	r2, r3
 801530c:	d203      	bcs.n	8015316 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801530e:	4a2e      	ldr	r2, [pc, #184]	@ (80153c8 <xTaskIncrementTick+0x160>)
 8015310:	687b      	ldr	r3, [r7, #4]
 8015312:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8015314:	e02f      	b.n	8015376 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015316:	68bb      	ldr	r3, [r7, #8]
 8015318:	3304      	adds	r3, #4
 801531a:	4618      	mov	r0, r3
 801531c:	f7fe fcf5 	bl	8013d0a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8015320:	68bb      	ldr	r3, [r7, #8]
 8015322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015324:	2b00      	cmp	r3, #0
 8015326:	d004      	beq.n	8015332 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015328:	68bb      	ldr	r3, [r7, #8]
 801532a:	3318      	adds	r3, #24
 801532c:	4618      	mov	r0, r3
 801532e:	f7fe fcec 	bl	8013d0a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8015332:	68bb      	ldr	r3, [r7, #8]
 8015334:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015336:	4b25      	ldr	r3, [pc, #148]	@ (80153cc <xTaskIncrementTick+0x164>)
 8015338:	681b      	ldr	r3, [r3, #0]
 801533a:	429a      	cmp	r2, r3
 801533c:	d903      	bls.n	8015346 <xTaskIncrementTick+0xde>
 801533e:	68bb      	ldr	r3, [r7, #8]
 8015340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015342:	4a22      	ldr	r2, [pc, #136]	@ (80153cc <xTaskIncrementTick+0x164>)
 8015344:	6013      	str	r3, [r2, #0]
 8015346:	68bb      	ldr	r3, [r7, #8]
 8015348:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801534a:	4613      	mov	r3, r2
 801534c:	009b      	lsls	r3, r3, #2
 801534e:	4413      	add	r3, r2
 8015350:	009b      	lsls	r3, r3, #2
 8015352:	4a1f      	ldr	r2, [pc, #124]	@ (80153d0 <xTaskIncrementTick+0x168>)
 8015354:	441a      	add	r2, r3
 8015356:	68bb      	ldr	r3, [r7, #8]
 8015358:	3304      	adds	r3, #4
 801535a:	4619      	mov	r1, r3
 801535c:	4610      	mov	r0, r2
 801535e:	f7fe fc77 	bl	8013c50 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8015362:	68bb      	ldr	r3, [r7, #8]
 8015364:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015366:	4b1b      	ldr	r3, [pc, #108]	@ (80153d4 <xTaskIncrementTick+0x16c>)
 8015368:	681b      	ldr	r3, [r3, #0]
 801536a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801536c:	429a      	cmp	r2, r3
 801536e:	d3b8      	bcc.n	80152e2 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8015370:	2301      	movs	r3, #1
 8015372:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8015374:	e7b5      	b.n	80152e2 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8015376:	4b17      	ldr	r3, [pc, #92]	@ (80153d4 <xTaskIncrementTick+0x16c>)
 8015378:	681b      	ldr	r3, [r3, #0]
 801537a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801537c:	4914      	ldr	r1, [pc, #80]	@ (80153d0 <xTaskIncrementTick+0x168>)
 801537e:	4613      	mov	r3, r2
 8015380:	009b      	lsls	r3, r3, #2
 8015382:	4413      	add	r3, r2
 8015384:	009b      	lsls	r3, r3, #2
 8015386:	440b      	add	r3, r1
 8015388:	681b      	ldr	r3, [r3, #0]
 801538a:	2b01      	cmp	r3, #1
 801538c:	d907      	bls.n	801539e <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 801538e:	2301      	movs	r3, #1
 8015390:	617b      	str	r3, [r7, #20]
 8015392:	e004      	b.n	801539e <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8015394:	4b10      	ldr	r3, [pc, #64]	@ (80153d8 <xTaskIncrementTick+0x170>)
 8015396:	681b      	ldr	r3, [r3, #0]
 8015398:	3301      	adds	r3, #1
 801539a:	4a0f      	ldr	r2, [pc, #60]	@ (80153d8 <xTaskIncrementTick+0x170>)
 801539c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 801539e:	4b0f      	ldr	r3, [pc, #60]	@ (80153dc <xTaskIncrementTick+0x174>)
 80153a0:	681b      	ldr	r3, [r3, #0]
 80153a2:	2b00      	cmp	r3, #0
 80153a4:	d001      	beq.n	80153aa <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 80153a6:	2301      	movs	r3, #1
 80153a8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80153aa:	697b      	ldr	r3, [r7, #20]
}
 80153ac:	4618      	mov	r0, r3
 80153ae:	3718      	adds	r7, #24
 80153b0:	46bd      	mov	sp, r7
 80153b2:	bd80      	pop	{r7, pc}
 80153b4:	200059a8 	.word	0x200059a8
 80153b8:	20005984 	.word	0x20005984
 80153bc:	20005938 	.word	0x20005938
 80153c0:	2000593c 	.word	0x2000593c
 80153c4:	20005998 	.word	0x20005998
 80153c8:	200059a0 	.word	0x200059a0
 80153cc:	20005988 	.word	0x20005988
 80153d0:	200054b0 	.word	0x200054b0
 80153d4:	200054ac 	.word	0x200054ac
 80153d8:	20005990 	.word	0x20005990
 80153dc:	20005994 	.word	0x20005994

080153e0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80153e0:	b480      	push	{r7}
 80153e2:	b085      	sub	sp, #20
 80153e4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80153e6:	4b2c      	ldr	r3, [pc, #176]	@ (8015498 <vTaskSwitchContext+0xb8>)
 80153e8:	681b      	ldr	r3, [r3, #0]
 80153ea:	2b00      	cmp	r3, #0
 80153ec:	d003      	beq.n	80153f6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80153ee:	4b2b      	ldr	r3, [pc, #172]	@ (801549c <vTaskSwitchContext+0xbc>)
 80153f0:	2201      	movs	r2, #1
 80153f2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80153f4:	e049      	b.n	801548a <vTaskSwitchContext+0xaa>
		xYieldPending = pdFALSE;
 80153f6:	4b29      	ldr	r3, [pc, #164]	@ (801549c <vTaskSwitchContext+0xbc>)
 80153f8:	2200      	movs	r2, #0
 80153fa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80153fc:	4b28      	ldr	r3, [pc, #160]	@ (80154a0 <vTaskSwitchContext+0xc0>)
 80153fe:	681b      	ldr	r3, [r3, #0]
 8015400:	60fb      	str	r3, [r7, #12]
 8015402:	e013      	b.n	801542c <vTaskSwitchContext+0x4c>
 8015404:	68fb      	ldr	r3, [r7, #12]
 8015406:	2b00      	cmp	r3, #0
 8015408:	d10d      	bne.n	8015426 <vTaskSwitchContext+0x46>
	__asm volatile
 801540a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801540e:	b672      	cpsid	i
 8015410:	f383 8811 	msr	BASEPRI, r3
 8015414:	f3bf 8f6f 	isb	sy
 8015418:	f3bf 8f4f 	dsb	sy
 801541c:	b662      	cpsie	i
 801541e:	607b      	str	r3, [r7, #4]
}
 8015420:	bf00      	nop
 8015422:	bf00      	nop
 8015424:	e7fd      	b.n	8015422 <vTaskSwitchContext+0x42>
 8015426:	68fb      	ldr	r3, [r7, #12]
 8015428:	3b01      	subs	r3, #1
 801542a:	60fb      	str	r3, [r7, #12]
 801542c:	491d      	ldr	r1, [pc, #116]	@ (80154a4 <vTaskSwitchContext+0xc4>)
 801542e:	68fa      	ldr	r2, [r7, #12]
 8015430:	4613      	mov	r3, r2
 8015432:	009b      	lsls	r3, r3, #2
 8015434:	4413      	add	r3, r2
 8015436:	009b      	lsls	r3, r3, #2
 8015438:	440b      	add	r3, r1
 801543a:	681b      	ldr	r3, [r3, #0]
 801543c:	2b00      	cmp	r3, #0
 801543e:	d0e1      	beq.n	8015404 <vTaskSwitchContext+0x24>
 8015440:	68fa      	ldr	r2, [r7, #12]
 8015442:	4613      	mov	r3, r2
 8015444:	009b      	lsls	r3, r3, #2
 8015446:	4413      	add	r3, r2
 8015448:	009b      	lsls	r3, r3, #2
 801544a:	4a16      	ldr	r2, [pc, #88]	@ (80154a4 <vTaskSwitchContext+0xc4>)
 801544c:	4413      	add	r3, r2
 801544e:	60bb      	str	r3, [r7, #8]
 8015450:	68bb      	ldr	r3, [r7, #8]
 8015452:	685b      	ldr	r3, [r3, #4]
 8015454:	685a      	ldr	r2, [r3, #4]
 8015456:	68bb      	ldr	r3, [r7, #8]
 8015458:	605a      	str	r2, [r3, #4]
 801545a:	68bb      	ldr	r3, [r7, #8]
 801545c:	685a      	ldr	r2, [r3, #4]
 801545e:	68bb      	ldr	r3, [r7, #8]
 8015460:	3308      	adds	r3, #8
 8015462:	429a      	cmp	r2, r3
 8015464:	d104      	bne.n	8015470 <vTaskSwitchContext+0x90>
 8015466:	68bb      	ldr	r3, [r7, #8]
 8015468:	685b      	ldr	r3, [r3, #4]
 801546a:	685a      	ldr	r2, [r3, #4]
 801546c:	68bb      	ldr	r3, [r7, #8]
 801546e:	605a      	str	r2, [r3, #4]
 8015470:	68bb      	ldr	r3, [r7, #8]
 8015472:	685b      	ldr	r3, [r3, #4]
 8015474:	68db      	ldr	r3, [r3, #12]
 8015476:	4a0c      	ldr	r2, [pc, #48]	@ (80154a8 <vTaskSwitchContext+0xc8>)
 8015478:	6013      	str	r3, [r2, #0]
 801547a:	4a09      	ldr	r2, [pc, #36]	@ (80154a0 <vTaskSwitchContext+0xc0>)
 801547c:	68fb      	ldr	r3, [r7, #12]
 801547e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8015480:	4b09      	ldr	r3, [pc, #36]	@ (80154a8 <vTaskSwitchContext+0xc8>)
 8015482:	681b      	ldr	r3, [r3, #0]
 8015484:	3354      	adds	r3, #84	@ 0x54
 8015486:	4a09      	ldr	r2, [pc, #36]	@ (80154ac <vTaskSwitchContext+0xcc>)
 8015488:	6013      	str	r3, [r2, #0]
}
 801548a:	bf00      	nop
 801548c:	3714      	adds	r7, #20
 801548e:	46bd      	mov	sp, r7
 8015490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015494:	4770      	bx	lr
 8015496:	bf00      	nop
 8015498:	200059a8 	.word	0x200059a8
 801549c:	20005994 	.word	0x20005994
 80154a0:	20005988 	.word	0x20005988
 80154a4:	200054b0 	.word	0x200054b0
 80154a8:	200054ac 	.word	0x200054ac
 80154ac:	2000002c 	.word	0x2000002c

080154b0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80154b0:	b580      	push	{r7, lr}
 80154b2:	b084      	sub	sp, #16
 80154b4:	af00      	add	r7, sp, #0
 80154b6:	6078      	str	r0, [r7, #4]
 80154b8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80154ba:	687b      	ldr	r3, [r7, #4]
 80154bc:	2b00      	cmp	r3, #0
 80154be:	d10d      	bne.n	80154dc <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 80154c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80154c4:	b672      	cpsid	i
 80154c6:	f383 8811 	msr	BASEPRI, r3
 80154ca:	f3bf 8f6f 	isb	sy
 80154ce:	f3bf 8f4f 	dsb	sy
 80154d2:	b662      	cpsie	i
 80154d4:	60fb      	str	r3, [r7, #12]
}
 80154d6:	bf00      	nop
 80154d8:	bf00      	nop
 80154da:	e7fd      	b.n	80154d8 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80154dc:	4b07      	ldr	r3, [pc, #28]	@ (80154fc <vTaskPlaceOnEventList+0x4c>)
 80154de:	681b      	ldr	r3, [r3, #0]
 80154e0:	3318      	adds	r3, #24
 80154e2:	4619      	mov	r1, r3
 80154e4:	6878      	ldr	r0, [r7, #4]
 80154e6:	f7fe fbd7 	bl	8013c98 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80154ea:	2101      	movs	r1, #1
 80154ec:	6838      	ldr	r0, [r7, #0]
 80154ee:	f000 feab 	bl	8016248 <prvAddCurrentTaskToDelayedList>
}
 80154f2:	bf00      	nop
 80154f4:	3710      	adds	r7, #16
 80154f6:	46bd      	mov	sp, r7
 80154f8:	bd80      	pop	{r7, pc}
 80154fa:	bf00      	nop
 80154fc:	200054ac 	.word	0x200054ac

08015500 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8015500:	b580      	push	{r7, lr}
 8015502:	b086      	sub	sp, #24
 8015504:	af00      	add	r7, sp, #0
 8015506:	60f8      	str	r0, [r7, #12]
 8015508:	60b9      	str	r1, [r7, #8]
 801550a:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 801550c:	68fb      	ldr	r3, [r7, #12]
 801550e:	2b00      	cmp	r3, #0
 8015510:	d10d      	bne.n	801552e <vTaskPlaceOnUnorderedEventList+0x2e>
	__asm volatile
 8015512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015516:	b672      	cpsid	i
 8015518:	f383 8811 	msr	BASEPRI, r3
 801551c:	f3bf 8f6f 	isb	sy
 8015520:	f3bf 8f4f 	dsb	sy
 8015524:	b662      	cpsie	i
 8015526:	617b      	str	r3, [r7, #20]
}
 8015528:	bf00      	nop
 801552a:	bf00      	nop
 801552c:	e7fd      	b.n	801552a <vTaskPlaceOnUnorderedEventList+0x2a>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 801552e:	4b13      	ldr	r3, [pc, #76]	@ (801557c <vTaskPlaceOnUnorderedEventList+0x7c>)
 8015530:	681b      	ldr	r3, [r3, #0]
 8015532:	2b00      	cmp	r3, #0
 8015534:	d10d      	bne.n	8015552 <vTaskPlaceOnUnorderedEventList+0x52>
	__asm volatile
 8015536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801553a:	b672      	cpsid	i
 801553c:	f383 8811 	msr	BASEPRI, r3
 8015540:	f3bf 8f6f 	isb	sy
 8015544:	f3bf 8f4f 	dsb	sy
 8015548:	b662      	cpsie	i
 801554a:	613b      	str	r3, [r7, #16]
}
 801554c:	bf00      	nop
 801554e:	bf00      	nop
 8015550:	e7fd      	b.n	801554e <vTaskPlaceOnUnorderedEventList+0x4e>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8015552:	4b0b      	ldr	r3, [pc, #44]	@ (8015580 <vTaskPlaceOnUnorderedEventList+0x80>)
 8015554:	681b      	ldr	r3, [r3, #0]
 8015556:	68ba      	ldr	r2, [r7, #8]
 8015558:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 801555c:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801555e:	4b08      	ldr	r3, [pc, #32]	@ (8015580 <vTaskPlaceOnUnorderedEventList+0x80>)
 8015560:	681b      	ldr	r3, [r3, #0]
 8015562:	3318      	adds	r3, #24
 8015564:	4619      	mov	r1, r3
 8015566:	68f8      	ldr	r0, [r7, #12]
 8015568:	f7fe fb72 	bl	8013c50 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801556c:	2101      	movs	r1, #1
 801556e:	6878      	ldr	r0, [r7, #4]
 8015570:	f000 fe6a 	bl	8016248 <prvAddCurrentTaskToDelayedList>
}
 8015574:	bf00      	nop
 8015576:	3718      	adds	r7, #24
 8015578:	46bd      	mov	sp, r7
 801557a:	bd80      	pop	{r7, pc}
 801557c:	200059a8 	.word	0x200059a8
 8015580:	200054ac 	.word	0x200054ac

08015584 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8015584:	b580      	push	{r7, lr}
 8015586:	b086      	sub	sp, #24
 8015588:	af00      	add	r7, sp, #0
 801558a:	60f8      	str	r0, [r7, #12]
 801558c:	60b9      	str	r1, [r7, #8]
 801558e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8015590:	68fb      	ldr	r3, [r7, #12]
 8015592:	2b00      	cmp	r3, #0
 8015594:	d10d      	bne.n	80155b2 <vTaskPlaceOnEventListRestricted+0x2e>
	__asm volatile
 8015596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801559a:	b672      	cpsid	i
 801559c:	f383 8811 	msr	BASEPRI, r3
 80155a0:	f3bf 8f6f 	isb	sy
 80155a4:	f3bf 8f4f 	dsb	sy
 80155a8:	b662      	cpsie	i
 80155aa:	617b      	str	r3, [r7, #20]
}
 80155ac:	bf00      	nop
 80155ae:	bf00      	nop
 80155b0:	e7fd      	b.n	80155ae <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80155b2:	4b0a      	ldr	r3, [pc, #40]	@ (80155dc <vTaskPlaceOnEventListRestricted+0x58>)
 80155b4:	681b      	ldr	r3, [r3, #0]
 80155b6:	3318      	adds	r3, #24
 80155b8:	4619      	mov	r1, r3
 80155ba:	68f8      	ldr	r0, [r7, #12]
 80155bc:	f7fe fb48 	bl	8013c50 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80155c0:	687b      	ldr	r3, [r7, #4]
 80155c2:	2b00      	cmp	r3, #0
 80155c4:	d002      	beq.n	80155cc <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
 80155c6:	f04f 33ff 	mov.w	r3, #4294967295
 80155ca:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80155cc:	6879      	ldr	r1, [r7, #4]
 80155ce:	68b8      	ldr	r0, [r7, #8]
 80155d0:	f000 fe3a 	bl	8016248 <prvAddCurrentTaskToDelayedList>
	}
 80155d4:	bf00      	nop
 80155d6:	3718      	adds	r7, #24
 80155d8:	46bd      	mov	sp, r7
 80155da:	bd80      	pop	{r7, pc}
 80155dc:	200054ac 	.word	0x200054ac

080155e0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80155e0:	b580      	push	{r7, lr}
 80155e2:	b086      	sub	sp, #24
 80155e4:	af00      	add	r7, sp, #0
 80155e6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80155e8:	687b      	ldr	r3, [r7, #4]
 80155ea:	68db      	ldr	r3, [r3, #12]
 80155ec:	68db      	ldr	r3, [r3, #12]
 80155ee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80155f0:	693b      	ldr	r3, [r7, #16]
 80155f2:	2b00      	cmp	r3, #0
 80155f4:	d10d      	bne.n	8015612 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 80155f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80155fa:	b672      	cpsid	i
 80155fc:	f383 8811 	msr	BASEPRI, r3
 8015600:	f3bf 8f6f 	isb	sy
 8015604:	f3bf 8f4f 	dsb	sy
 8015608:	b662      	cpsie	i
 801560a:	60fb      	str	r3, [r7, #12]
}
 801560c:	bf00      	nop
 801560e:	bf00      	nop
 8015610:	e7fd      	b.n	801560e <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8015612:	693b      	ldr	r3, [r7, #16]
 8015614:	3318      	adds	r3, #24
 8015616:	4618      	mov	r0, r3
 8015618:	f7fe fb77 	bl	8013d0a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801561c:	4b1d      	ldr	r3, [pc, #116]	@ (8015694 <xTaskRemoveFromEventList+0xb4>)
 801561e:	681b      	ldr	r3, [r3, #0]
 8015620:	2b00      	cmp	r3, #0
 8015622:	d11d      	bne.n	8015660 <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8015624:	693b      	ldr	r3, [r7, #16]
 8015626:	3304      	adds	r3, #4
 8015628:	4618      	mov	r0, r3
 801562a:	f7fe fb6e 	bl	8013d0a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801562e:	693b      	ldr	r3, [r7, #16]
 8015630:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015632:	4b19      	ldr	r3, [pc, #100]	@ (8015698 <xTaskRemoveFromEventList+0xb8>)
 8015634:	681b      	ldr	r3, [r3, #0]
 8015636:	429a      	cmp	r2, r3
 8015638:	d903      	bls.n	8015642 <xTaskRemoveFromEventList+0x62>
 801563a:	693b      	ldr	r3, [r7, #16]
 801563c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801563e:	4a16      	ldr	r2, [pc, #88]	@ (8015698 <xTaskRemoveFromEventList+0xb8>)
 8015640:	6013      	str	r3, [r2, #0]
 8015642:	693b      	ldr	r3, [r7, #16]
 8015644:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015646:	4613      	mov	r3, r2
 8015648:	009b      	lsls	r3, r3, #2
 801564a:	4413      	add	r3, r2
 801564c:	009b      	lsls	r3, r3, #2
 801564e:	4a13      	ldr	r2, [pc, #76]	@ (801569c <xTaskRemoveFromEventList+0xbc>)
 8015650:	441a      	add	r2, r3
 8015652:	693b      	ldr	r3, [r7, #16]
 8015654:	3304      	adds	r3, #4
 8015656:	4619      	mov	r1, r3
 8015658:	4610      	mov	r0, r2
 801565a:	f7fe faf9 	bl	8013c50 <vListInsertEnd>
 801565e:	e005      	b.n	801566c <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8015660:	693b      	ldr	r3, [r7, #16]
 8015662:	3318      	adds	r3, #24
 8015664:	4619      	mov	r1, r3
 8015666:	480e      	ldr	r0, [pc, #56]	@ (80156a0 <xTaskRemoveFromEventList+0xc0>)
 8015668:	f7fe faf2 	bl	8013c50 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801566c:	693b      	ldr	r3, [r7, #16]
 801566e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015670:	4b0c      	ldr	r3, [pc, #48]	@ (80156a4 <xTaskRemoveFromEventList+0xc4>)
 8015672:	681b      	ldr	r3, [r3, #0]
 8015674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015676:	429a      	cmp	r2, r3
 8015678:	d905      	bls.n	8015686 <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801567a:	2301      	movs	r3, #1
 801567c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 801567e:	4b0a      	ldr	r3, [pc, #40]	@ (80156a8 <xTaskRemoveFromEventList+0xc8>)
 8015680:	2201      	movs	r2, #1
 8015682:	601a      	str	r2, [r3, #0]
 8015684:	e001      	b.n	801568a <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 8015686:	2300      	movs	r3, #0
 8015688:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 801568a:	697b      	ldr	r3, [r7, #20]
}
 801568c:	4618      	mov	r0, r3
 801568e:	3718      	adds	r7, #24
 8015690:	46bd      	mov	sp, r7
 8015692:	bd80      	pop	{r7, pc}
 8015694:	200059a8 	.word	0x200059a8
 8015698:	20005988 	.word	0x20005988
 801569c:	200054b0 	.word	0x200054b0
 80156a0:	20005940 	.word	0x20005940
 80156a4:	200054ac 	.word	0x200054ac
 80156a8:	20005994 	.word	0x20005994

080156ac <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 80156ac:	b580      	push	{r7, lr}
 80156ae:	b086      	sub	sp, #24
 80156b0:	af00      	add	r7, sp, #0
 80156b2:	6078      	str	r0, [r7, #4]
 80156b4:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 80156b6:	4b2c      	ldr	r3, [pc, #176]	@ (8015768 <vTaskRemoveFromUnorderedEventList+0xbc>)
 80156b8:	681b      	ldr	r3, [r3, #0]
 80156ba:	2b00      	cmp	r3, #0
 80156bc:	d10d      	bne.n	80156da <vTaskRemoveFromUnorderedEventList+0x2e>
	__asm volatile
 80156be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80156c2:	b672      	cpsid	i
 80156c4:	f383 8811 	msr	BASEPRI, r3
 80156c8:	f3bf 8f6f 	isb	sy
 80156cc:	f3bf 8f4f 	dsb	sy
 80156d0:	b662      	cpsie	i
 80156d2:	613b      	str	r3, [r7, #16]
}
 80156d4:	bf00      	nop
 80156d6:	bf00      	nop
 80156d8:	e7fd      	b.n	80156d6 <vTaskRemoveFromUnorderedEventList+0x2a>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80156da:	683b      	ldr	r3, [r7, #0]
 80156dc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80156e0:	687b      	ldr	r3, [r7, #4]
 80156e2:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80156e4:	687b      	ldr	r3, [r7, #4]
 80156e6:	68db      	ldr	r3, [r3, #12]
 80156e8:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 80156ea:	697b      	ldr	r3, [r7, #20]
 80156ec:	2b00      	cmp	r3, #0
 80156ee:	d10d      	bne.n	801570c <vTaskRemoveFromUnorderedEventList+0x60>
	__asm volatile
 80156f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80156f4:	b672      	cpsid	i
 80156f6:	f383 8811 	msr	BASEPRI, r3
 80156fa:	f3bf 8f6f 	isb	sy
 80156fe:	f3bf 8f4f 	dsb	sy
 8015702:	b662      	cpsie	i
 8015704:	60fb      	str	r3, [r7, #12]
}
 8015706:	bf00      	nop
 8015708:	bf00      	nop
 801570a:	e7fd      	b.n	8015708 <vTaskRemoveFromUnorderedEventList+0x5c>
	( void ) uxListRemove( pxEventListItem );
 801570c:	6878      	ldr	r0, [r7, #4]
 801570e:	f7fe fafc 	bl	8013d0a <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8015712:	697b      	ldr	r3, [r7, #20]
 8015714:	3304      	adds	r3, #4
 8015716:	4618      	mov	r0, r3
 8015718:	f7fe faf7 	bl	8013d0a <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 801571c:	697b      	ldr	r3, [r7, #20]
 801571e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015720:	4b12      	ldr	r3, [pc, #72]	@ (801576c <vTaskRemoveFromUnorderedEventList+0xc0>)
 8015722:	681b      	ldr	r3, [r3, #0]
 8015724:	429a      	cmp	r2, r3
 8015726:	d903      	bls.n	8015730 <vTaskRemoveFromUnorderedEventList+0x84>
 8015728:	697b      	ldr	r3, [r7, #20]
 801572a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801572c:	4a0f      	ldr	r2, [pc, #60]	@ (801576c <vTaskRemoveFromUnorderedEventList+0xc0>)
 801572e:	6013      	str	r3, [r2, #0]
 8015730:	697b      	ldr	r3, [r7, #20]
 8015732:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015734:	4613      	mov	r3, r2
 8015736:	009b      	lsls	r3, r3, #2
 8015738:	4413      	add	r3, r2
 801573a:	009b      	lsls	r3, r3, #2
 801573c:	4a0c      	ldr	r2, [pc, #48]	@ (8015770 <vTaskRemoveFromUnorderedEventList+0xc4>)
 801573e:	441a      	add	r2, r3
 8015740:	697b      	ldr	r3, [r7, #20]
 8015742:	3304      	adds	r3, #4
 8015744:	4619      	mov	r1, r3
 8015746:	4610      	mov	r0, r2
 8015748:	f7fe fa82 	bl	8013c50 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801574c:	697b      	ldr	r3, [r7, #20]
 801574e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015750:	4b08      	ldr	r3, [pc, #32]	@ (8015774 <vTaskRemoveFromUnorderedEventList+0xc8>)
 8015752:	681b      	ldr	r3, [r3, #0]
 8015754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015756:	429a      	cmp	r2, r3
 8015758:	d902      	bls.n	8015760 <vTaskRemoveFromUnorderedEventList+0xb4>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 801575a:	4b07      	ldr	r3, [pc, #28]	@ (8015778 <vTaskRemoveFromUnorderedEventList+0xcc>)
 801575c:	2201      	movs	r2, #1
 801575e:	601a      	str	r2, [r3, #0]
	}
}
 8015760:	bf00      	nop
 8015762:	3718      	adds	r7, #24
 8015764:	46bd      	mov	sp, r7
 8015766:	bd80      	pop	{r7, pc}
 8015768:	200059a8 	.word	0x200059a8
 801576c:	20005988 	.word	0x20005988
 8015770:	200054b0 	.word	0x200054b0
 8015774:	200054ac 	.word	0x200054ac
 8015778:	20005994 	.word	0x20005994

0801577c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 801577c:	b580      	push	{r7, lr}
 801577e:	b084      	sub	sp, #16
 8015780:	af00      	add	r7, sp, #0
 8015782:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8015784:	687b      	ldr	r3, [r7, #4]
 8015786:	2b00      	cmp	r3, #0
 8015788:	d10d      	bne.n	80157a6 <vTaskSetTimeOutState+0x2a>
	__asm volatile
 801578a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801578e:	b672      	cpsid	i
 8015790:	f383 8811 	msr	BASEPRI, r3
 8015794:	f3bf 8f6f 	isb	sy
 8015798:	f3bf 8f4f 	dsb	sy
 801579c:	b662      	cpsie	i
 801579e:	60fb      	str	r3, [r7, #12]
}
 80157a0:	bf00      	nop
 80157a2:	bf00      	nop
 80157a4:	e7fd      	b.n	80157a2 <vTaskSetTimeOutState+0x26>
	taskENTER_CRITICAL();
 80157a6:	f001 fa19 	bl	8016bdc <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 80157aa:	4b07      	ldr	r3, [pc, #28]	@ (80157c8 <vTaskSetTimeOutState+0x4c>)
 80157ac:	681a      	ldr	r2, [r3, #0]
 80157ae:	687b      	ldr	r3, [r7, #4]
 80157b0:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 80157b2:	4b06      	ldr	r3, [pc, #24]	@ (80157cc <vTaskSetTimeOutState+0x50>)
 80157b4:	681a      	ldr	r2, [r3, #0]
 80157b6:	687b      	ldr	r3, [r7, #4]
 80157b8:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 80157ba:	f001 fa45 	bl	8016c48 <vPortExitCritical>
}
 80157be:	bf00      	nop
 80157c0:	3710      	adds	r7, #16
 80157c2:	46bd      	mov	sp, r7
 80157c4:	bd80      	pop	{r7, pc}
 80157c6:	bf00      	nop
 80157c8:	20005998 	.word	0x20005998
 80157cc:	20005984 	.word	0x20005984

080157d0 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80157d0:	b480      	push	{r7}
 80157d2:	b083      	sub	sp, #12
 80157d4:	af00      	add	r7, sp, #0
 80157d6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80157d8:	4b06      	ldr	r3, [pc, #24]	@ (80157f4 <vTaskInternalSetTimeOutState+0x24>)
 80157da:	681a      	ldr	r2, [r3, #0]
 80157dc:	687b      	ldr	r3, [r7, #4]
 80157de:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80157e0:	4b05      	ldr	r3, [pc, #20]	@ (80157f8 <vTaskInternalSetTimeOutState+0x28>)
 80157e2:	681a      	ldr	r2, [r3, #0]
 80157e4:	687b      	ldr	r3, [r7, #4]
 80157e6:	605a      	str	r2, [r3, #4]
}
 80157e8:	bf00      	nop
 80157ea:	370c      	adds	r7, #12
 80157ec:	46bd      	mov	sp, r7
 80157ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157f2:	4770      	bx	lr
 80157f4:	20005998 	.word	0x20005998
 80157f8:	20005984 	.word	0x20005984

080157fc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80157fc:	b580      	push	{r7, lr}
 80157fe:	b088      	sub	sp, #32
 8015800:	af00      	add	r7, sp, #0
 8015802:	6078      	str	r0, [r7, #4]
 8015804:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8015806:	687b      	ldr	r3, [r7, #4]
 8015808:	2b00      	cmp	r3, #0
 801580a:	d10d      	bne.n	8015828 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 801580c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015810:	b672      	cpsid	i
 8015812:	f383 8811 	msr	BASEPRI, r3
 8015816:	f3bf 8f6f 	isb	sy
 801581a:	f3bf 8f4f 	dsb	sy
 801581e:	b662      	cpsie	i
 8015820:	613b      	str	r3, [r7, #16]
}
 8015822:	bf00      	nop
 8015824:	bf00      	nop
 8015826:	e7fd      	b.n	8015824 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8015828:	683b      	ldr	r3, [r7, #0]
 801582a:	2b00      	cmp	r3, #0
 801582c:	d10d      	bne.n	801584a <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 801582e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015832:	b672      	cpsid	i
 8015834:	f383 8811 	msr	BASEPRI, r3
 8015838:	f3bf 8f6f 	isb	sy
 801583c:	f3bf 8f4f 	dsb	sy
 8015840:	b662      	cpsie	i
 8015842:	60fb      	str	r3, [r7, #12]
}
 8015844:	bf00      	nop
 8015846:	bf00      	nop
 8015848:	e7fd      	b.n	8015846 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 801584a:	f001 f9c7 	bl	8016bdc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801584e:	4b1d      	ldr	r3, [pc, #116]	@ (80158c4 <xTaskCheckForTimeOut+0xc8>)
 8015850:	681b      	ldr	r3, [r3, #0]
 8015852:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8015854:	687b      	ldr	r3, [r7, #4]
 8015856:	685b      	ldr	r3, [r3, #4]
 8015858:	69ba      	ldr	r2, [r7, #24]
 801585a:	1ad3      	subs	r3, r2, r3
 801585c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801585e:	683b      	ldr	r3, [r7, #0]
 8015860:	681b      	ldr	r3, [r3, #0]
 8015862:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015866:	d102      	bne.n	801586e <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8015868:	2300      	movs	r3, #0
 801586a:	61fb      	str	r3, [r7, #28]
 801586c:	e023      	b.n	80158b6 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801586e:	687b      	ldr	r3, [r7, #4]
 8015870:	681a      	ldr	r2, [r3, #0]
 8015872:	4b15      	ldr	r3, [pc, #84]	@ (80158c8 <xTaskCheckForTimeOut+0xcc>)
 8015874:	681b      	ldr	r3, [r3, #0]
 8015876:	429a      	cmp	r2, r3
 8015878:	d007      	beq.n	801588a <xTaskCheckForTimeOut+0x8e>
 801587a:	687b      	ldr	r3, [r7, #4]
 801587c:	685b      	ldr	r3, [r3, #4]
 801587e:	69ba      	ldr	r2, [r7, #24]
 8015880:	429a      	cmp	r2, r3
 8015882:	d302      	bcc.n	801588a <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8015884:	2301      	movs	r3, #1
 8015886:	61fb      	str	r3, [r7, #28]
 8015888:	e015      	b.n	80158b6 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801588a:	683b      	ldr	r3, [r7, #0]
 801588c:	681b      	ldr	r3, [r3, #0]
 801588e:	697a      	ldr	r2, [r7, #20]
 8015890:	429a      	cmp	r2, r3
 8015892:	d20b      	bcs.n	80158ac <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8015894:	683b      	ldr	r3, [r7, #0]
 8015896:	681a      	ldr	r2, [r3, #0]
 8015898:	697b      	ldr	r3, [r7, #20]
 801589a:	1ad2      	subs	r2, r2, r3
 801589c:	683b      	ldr	r3, [r7, #0]
 801589e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80158a0:	6878      	ldr	r0, [r7, #4]
 80158a2:	f7ff ff95 	bl	80157d0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80158a6:	2300      	movs	r3, #0
 80158a8:	61fb      	str	r3, [r7, #28]
 80158aa:	e004      	b.n	80158b6 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 80158ac:	683b      	ldr	r3, [r7, #0]
 80158ae:	2200      	movs	r2, #0
 80158b0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80158b2:	2301      	movs	r3, #1
 80158b4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80158b6:	f001 f9c7 	bl	8016c48 <vPortExitCritical>

	return xReturn;
 80158ba:	69fb      	ldr	r3, [r7, #28]
}
 80158bc:	4618      	mov	r0, r3
 80158be:	3720      	adds	r7, #32
 80158c0:	46bd      	mov	sp, r7
 80158c2:	bd80      	pop	{r7, pc}
 80158c4:	20005984 	.word	0x20005984
 80158c8:	20005998 	.word	0x20005998

080158cc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80158cc:	b480      	push	{r7}
 80158ce:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80158d0:	4b03      	ldr	r3, [pc, #12]	@ (80158e0 <vTaskMissedYield+0x14>)
 80158d2:	2201      	movs	r2, #1
 80158d4:	601a      	str	r2, [r3, #0]
}
 80158d6:	bf00      	nop
 80158d8:	46bd      	mov	sp, r7
 80158da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80158de:	4770      	bx	lr
 80158e0:	20005994 	.word	0x20005994

080158e4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80158e4:	b580      	push	{r7, lr}
 80158e6:	b082      	sub	sp, #8
 80158e8:	af00      	add	r7, sp, #0
 80158ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80158ec:	f000 f852 	bl	8015994 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80158f0:	4b06      	ldr	r3, [pc, #24]	@ (801590c <prvIdleTask+0x28>)
 80158f2:	681b      	ldr	r3, [r3, #0]
 80158f4:	2b01      	cmp	r3, #1
 80158f6:	d9f9      	bls.n	80158ec <prvIdleTask+0x8>
			{
				taskYIELD();
 80158f8:	4b05      	ldr	r3, [pc, #20]	@ (8015910 <prvIdleTask+0x2c>)
 80158fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80158fe:	601a      	str	r2, [r3, #0]
 8015900:	f3bf 8f4f 	dsb	sy
 8015904:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8015908:	e7f0      	b.n	80158ec <prvIdleTask+0x8>
 801590a:	bf00      	nop
 801590c:	200054b0 	.word	0x200054b0
 8015910:	e000ed04 	.word	0xe000ed04

08015914 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8015914:	b580      	push	{r7, lr}
 8015916:	b082      	sub	sp, #8
 8015918:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801591a:	2300      	movs	r3, #0
 801591c:	607b      	str	r3, [r7, #4]
 801591e:	e00c      	b.n	801593a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8015920:	687a      	ldr	r2, [r7, #4]
 8015922:	4613      	mov	r3, r2
 8015924:	009b      	lsls	r3, r3, #2
 8015926:	4413      	add	r3, r2
 8015928:	009b      	lsls	r3, r3, #2
 801592a:	4a12      	ldr	r2, [pc, #72]	@ (8015974 <prvInitialiseTaskLists+0x60>)
 801592c:	4413      	add	r3, r2
 801592e:	4618      	mov	r0, r3
 8015930:	f7fe f961 	bl	8013bf6 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8015934:	687b      	ldr	r3, [r7, #4]
 8015936:	3301      	adds	r3, #1
 8015938:	607b      	str	r3, [r7, #4]
 801593a:	687b      	ldr	r3, [r7, #4]
 801593c:	2b37      	cmp	r3, #55	@ 0x37
 801593e:	d9ef      	bls.n	8015920 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8015940:	480d      	ldr	r0, [pc, #52]	@ (8015978 <prvInitialiseTaskLists+0x64>)
 8015942:	f7fe f958 	bl	8013bf6 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8015946:	480d      	ldr	r0, [pc, #52]	@ (801597c <prvInitialiseTaskLists+0x68>)
 8015948:	f7fe f955 	bl	8013bf6 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 801594c:	480c      	ldr	r0, [pc, #48]	@ (8015980 <prvInitialiseTaskLists+0x6c>)
 801594e:	f7fe f952 	bl	8013bf6 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8015952:	480c      	ldr	r0, [pc, #48]	@ (8015984 <prvInitialiseTaskLists+0x70>)
 8015954:	f7fe f94f 	bl	8013bf6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8015958:	480b      	ldr	r0, [pc, #44]	@ (8015988 <prvInitialiseTaskLists+0x74>)
 801595a:	f7fe f94c 	bl	8013bf6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801595e:	4b0b      	ldr	r3, [pc, #44]	@ (801598c <prvInitialiseTaskLists+0x78>)
 8015960:	4a05      	ldr	r2, [pc, #20]	@ (8015978 <prvInitialiseTaskLists+0x64>)
 8015962:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8015964:	4b0a      	ldr	r3, [pc, #40]	@ (8015990 <prvInitialiseTaskLists+0x7c>)
 8015966:	4a05      	ldr	r2, [pc, #20]	@ (801597c <prvInitialiseTaskLists+0x68>)
 8015968:	601a      	str	r2, [r3, #0]
}
 801596a:	bf00      	nop
 801596c:	3708      	adds	r7, #8
 801596e:	46bd      	mov	sp, r7
 8015970:	bd80      	pop	{r7, pc}
 8015972:	bf00      	nop
 8015974:	200054b0 	.word	0x200054b0
 8015978:	20005910 	.word	0x20005910
 801597c:	20005924 	.word	0x20005924
 8015980:	20005940 	.word	0x20005940
 8015984:	20005954 	.word	0x20005954
 8015988:	2000596c 	.word	0x2000596c
 801598c:	20005938 	.word	0x20005938
 8015990:	2000593c 	.word	0x2000593c

08015994 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8015994:	b580      	push	{r7, lr}
 8015996:	b082      	sub	sp, #8
 8015998:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801599a:	e019      	b.n	80159d0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 801599c:	f001 f91e 	bl	8016bdc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80159a0:	4b10      	ldr	r3, [pc, #64]	@ (80159e4 <prvCheckTasksWaitingTermination+0x50>)
 80159a2:	68db      	ldr	r3, [r3, #12]
 80159a4:	68db      	ldr	r3, [r3, #12]
 80159a6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80159a8:	687b      	ldr	r3, [r7, #4]
 80159aa:	3304      	adds	r3, #4
 80159ac:	4618      	mov	r0, r3
 80159ae:	f7fe f9ac 	bl	8013d0a <uxListRemove>
				--uxCurrentNumberOfTasks;
 80159b2:	4b0d      	ldr	r3, [pc, #52]	@ (80159e8 <prvCheckTasksWaitingTermination+0x54>)
 80159b4:	681b      	ldr	r3, [r3, #0]
 80159b6:	3b01      	subs	r3, #1
 80159b8:	4a0b      	ldr	r2, [pc, #44]	@ (80159e8 <prvCheckTasksWaitingTermination+0x54>)
 80159ba:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80159bc:	4b0b      	ldr	r3, [pc, #44]	@ (80159ec <prvCheckTasksWaitingTermination+0x58>)
 80159be:	681b      	ldr	r3, [r3, #0]
 80159c0:	3b01      	subs	r3, #1
 80159c2:	4a0a      	ldr	r2, [pc, #40]	@ (80159ec <prvCheckTasksWaitingTermination+0x58>)
 80159c4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80159c6:	f001 f93f 	bl	8016c48 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80159ca:	6878      	ldr	r0, [r7, #4]
 80159cc:	f000 f810 	bl	80159f0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80159d0:	4b06      	ldr	r3, [pc, #24]	@ (80159ec <prvCheckTasksWaitingTermination+0x58>)
 80159d2:	681b      	ldr	r3, [r3, #0]
 80159d4:	2b00      	cmp	r3, #0
 80159d6:	d1e1      	bne.n	801599c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80159d8:	bf00      	nop
 80159da:	bf00      	nop
 80159dc:	3708      	adds	r7, #8
 80159de:	46bd      	mov	sp, r7
 80159e0:	bd80      	pop	{r7, pc}
 80159e2:	bf00      	nop
 80159e4:	20005954 	.word	0x20005954
 80159e8:	20005980 	.word	0x20005980
 80159ec:	20005968 	.word	0x20005968

080159f0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80159f0:	b580      	push	{r7, lr}
 80159f2:	b084      	sub	sp, #16
 80159f4:	af00      	add	r7, sp, #0
 80159f6:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80159f8:	687b      	ldr	r3, [r7, #4]
 80159fa:	3354      	adds	r3, #84	@ 0x54
 80159fc:	4618      	mov	r0, r3
 80159fe:	f001 fdd3 	bl	80175a8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8015a02:	687b      	ldr	r3, [r7, #4]
 8015a04:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8015a08:	2b00      	cmp	r3, #0
 8015a0a:	d108      	bne.n	8015a1e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8015a0c:	687b      	ldr	r3, [r7, #4]
 8015a0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015a10:	4618      	mov	r0, r3
 8015a12:	f001 fadf 	bl	8016fd4 <vPortFree>
				vPortFree( pxTCB );
 8015a16:	6878      	ldr	r0, [r7, #4]
 8015a18:	f001 fadc 	bl	8016fd4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8015a1c:	e01b      	b.n	8015a56 <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8015a1e:	687b      	ldr	r3, [r7, #4]
 8015a20:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8015a24:	2b01      	cmp	r3, #1
 8015a26:	d103      	bne.n	8015a30 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8015a28:	6878      	ldr	r0, [r7, #4]
 8015a2a:	f001 fad3 	bl	8016fd4 <vPortFree>
	}
 8015a2e:	e012      	b.n	8015a56 <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8015a30:	687b      	ldr	r3, [r7, #4]
 8015a32:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8015a36:	2b02      	cmp	r3, #2
 8015a38:	d00d      	beq.n	8015a56 <prvDeleteTCB+0x66>
	__asm volatile
 8015a3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a3e:	b672      	cpsid	i
 8015a40:	f383 8811 	msr	BASEPRI, r3
 8015a44:	f3bf 8f6f 	isb	sy
 8015a48:	f3bf 8f4f 	dsb	sy
 8015a4c:	b662      	cpsie	i
 8015a4e:	60fb      	str	r3, [r7, #12]
}
 8015a50:	bf00      	nop
 8015a52:	bf00      	nop
 8015a54:	e7fd      	b.n	8015a52 <prvDeleteTCB+0x62>
	}
 8015a56:	bf00      	nop
 8015a58:	3710      	adds	r7, #16
 8015a5a:	46bd      	mov	sp, r7
 8015a5c:	bd80      	pop	{r7, pc}
	...

08015a60 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8015a60:	b480      	push	{r7}
 8015a62:	b083      	sub	sp, #12
 8015a64:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8015a66:	4b0c      	ldr	r3, [pc, #48]	@ (8015a98 <prvResetNextTaskUnblockTime+0x38>)
 8015a68:	681b      	ldr	r3, [r3, #0]
 8015a6a:	681b      	ldr	r3, [r3, #0]
 8015a6c:	2b00      	cmp	r3, #0
 8015a6e:	d104      	bne.n	8015a7a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8015a70:	4b0a      	ldr	r3, [pc, #40]	@ (8015a9c <prvResetNextTaskUnblockTime+0x3c>)
 8015a72:	f04f 32ff 	mov.w	r2, #4294967295
 8015a76:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8015a78:	e008      	b.n	8015a8c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015a7a:	4b07      	ldr	r3, [pc, #28]	@ (8015a98 <prvResetNextTaskUnblockTime+0x38>)
 8015a7c:	681b      	ldr	r3, [r3, #0]
 8015a7e:	68db      	ldr	r3, [r3, #12]
 8015a80:	68db      	ldr	r3, [r3, #12]
 8015a82:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8015a84:	687b      	ldr	r3, [r7, #4]
 8015a86:	685b      	ldr	r3, [r3, #4]
 8015a88:	4a04      	ldr	r2, [pc, #16]	@ (8015a9c <prvResetNextTaskUnblockTime+0x3c>)
 8015a8a:	6013      	str	r3, [r2, #0]
}
 8015a8c:	bf00      	nop
 8015a8e:	370c      	adds	r7, #12
 8015a90:	46bd      	mov	sp, r7
 8015a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a96:	4770      	bx	lr
 8015a98:	20005938 	.word	0x20005938
 8015a9c:	200059a0 	.word	0x200059a0

08015aa0 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8015aa0:	b480      	push	{r7}
 8015aa2:	b083      	sub	sp, #12
 8015aa4:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8015aa6:	4b05      	ldr	r3, [pc, #20]	@ (8015abc <xTaskGetCurrentTaskHandle+0x1c>)
 8015aa8:	681b      	ldr	r3, [r3, #0]
 8015aaa:	607b      	str	r3, [r7, #4]

		return xReturn;
 8015aac:	687b      	ldr	r3, [r7, #4]
	}
 8015aae:	4618      	mov	r0, r3
 8015ab0:	370c      	adds	r7, #12
 8015ab2:	46bd      	mov	sp, r7
 8015ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ab8:	4770      	bx	lr
 8015aba:	bf00      	nop
 8015abc:	200054ac 	.word	0x200054ac

08015ac0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8015ac0:	b480      	push	{r7}
 8015ac2:	b083      	sub	sp, #12
 8015ac4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8015ac6:	4b0b      	ldr	r3, [pc, #44]	@ (8015af4 <xTaskGetSchedulerState+0x34>)
 8015ac8:	681b      	ldr	r3, [r3, #0]
 8015aca:	2b00      	cmp	r3, #0
 8015acc:	d102      	bne.n	8015ad4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8015ace:	2301      	movs	r3, #1
 8015ad0:	607b      	str	r3, [r7, #4]
 8015ad2:	e008      	b.n	8015ae6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015ad4:	4b08      	ldr	r3, [pc, #32]	@ (8015af8 <xTaskGetSchedulerState+0x38>)
 8015ad6:	681b      	ldr	r3, [r3, #0]
 8015ad8:	2b00      	cmp	r3, #0
 8015ada:	d102      	bne.n	8015ae2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8015adc:	2302      	movs	r3, #2
 8015ade:	607b      	str	r3, [r7, #4]
 8015ae0:	e001      	b.n	8015ae6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8015ae2:	2300      	movs	r3, #0
 8015ae4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8015ae6:	687b      	ldr	r3, [r7, #4]
	}
 8015ae8:	4618      	mov	r0, r3
 8015aea:	370c      	adds	r7, #12
 8015aec:	46bd      	mov	sp, r7
 8015aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015af2:	4770      	bx	lr
 8015af4:	2000598c 	.word	0x2000598c
 8015af8:	200059a8 	.word	0x200059a8

08015afc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8015afc:	b580      	push	{r7, lr}
 8015afe:	b084      	sub	sp, #16
 8015b00:	af00      	add	r7, sp, #0
 8015b02:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8015b04:	687b      	ldr	r3, [r7, #4]
 8015b06:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8015b08:	2300      	movs	r3, #0
 8015b0a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8015b0c:	687b      	ldr	r3, [r7, #4]
 8015b0e:	2b00      	cmp	r3, #0
 8015b10:	d051      	beq.n	8015bb6 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8015b12:	68bb      	ldr	r3, [r7, #8]
 8015b14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015b16:	4b2a      	ldr	r3, [pc, #168]	@ (8015bc0 <xTaskPriorityInherit+0xc4>)
 8015b18:	681b      	ldr	r3, [r3, #0]
 8015b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015b1c:	429a      	cmp	r2, r3
 8015b1e:	d241      	bcs.n	8015ba4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8015b20:	68bb      	ldr	r3, [r7, #8]
 8015b22:	699b      	ldr	r3, [r3, #24]
 8015b24:	2b00      	cmp	r3, #0
 8015b26:	db06      	blt.n	8015b36 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015b28:	4b25      	ldr	r3, [pc, #148]	@ (8015bc0 <xTaskPriorityInherit+0xc4>)
 8015b2a:	681b      	ldr	r3, [r3, #0]
 8015b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015b2e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8015b32:	68bb      	ldr	r3, [r7, #8]
 8015b34:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8015b36:	68bb      	ldr	r3, [r7, #8]
 8015b38:	6959      	ldr	r1, [r3, #20]
 8015b3a:	68bb      	ldr	r3, [r7, #8]
 8015b3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015b3e:	4613      	mov	r3, r2
 8015b40:	009b      	lsls	r3, r3, #2
 8015b42:	4413      	add	r3, r2
 8015b44:	009b      	lsls	r3, r3, #2
 8015b46:	4a1f      	ldr	r2, [pc, #124]	@ (8015bc4 <xTaskPriorityInherit+0xc8>)
 8015b48:	4413      	add	r3, r2
 8015b4a:	4299      	cmp	r1, r3
 8015b4c:	d122      	bne.n	8015b94 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015b4e:	68bb      	ldr	r3, [r7, #8]
 8015b50:	3304      	adds	r3, #4
 8015b52:	4618      	mov	r0, r3
 8015b54:	f7fe f8d9 	bl	8013d0a <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8015b58:	4b19      	ldr	r3, [pc, #100]	@ (8015bc0 <xTaskPriorityInherit+0xc4>)
 8015b5a:	681b      	ldr	r3, [r3, #0]
 8015b5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015b5e:	68bb      	ldr	r3, [r7, #8]
 8015b60:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8015b62:	68bb      	ldr	r3, [r7, #8]
 8015b64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015b66:	4b18      	ldr	r3, [pc, #96]	@ (8015bc8 <xTaskPriorityInherit+0xcc>)
 8015b68:	681b      	ldr	r3, [r3, #0]
 8015b6a:	429a      	cmp	r2, r3
 8015b6c:	d903      	bls.n	8015b76 <xTaskPriorityInherit+0x7a>
 8015b6e:	68bb      	ldr	r3, [r7, #8]
 8015b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015b72:	4a15      	ldr	r2, [pc, #84]	@ (8015bc8 <xTaskPriorityInherit+0xcc>)
 8015b74:	6013      	str	r3, [r2, #0]
 8015b76:	68bb      	ldr	r3, [r7, #8]
 8015b78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015b7a:	4613      	mov	r3, r2
 8015b7c:	009b      	lsls	r3, r3, #2
 8015b7e:	4413      	add	r3, r2
 8015b80:	009b      	lsls	r3, r3, #2
 8015b82:	4a10      	ldr	r2, [pc, #64]	@ (8015bc4 <xTaskPriorityInherit+0xc8>)
 8015b84:	441a      	add	r2, r3
 8015b86:	68bb      	ldr	r3, [r7, #8]
 8015b88:	3304      	adds	r3, #4
 8015b8a:	4619      	mov	r1, r3
 8015b8c:	4610      	mov	r0, r2
 8015b8e:	f7fe f85f 	bl	8013c50 <vListInsertEnd>
 8015b92:	e004      	b.n	8015b9e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8015b94:	4b0a      	ldr	r3, [pc, #40]	@ (8015bc0 <xTaskPriorityInherit+0xc4>)
 8015b96:	681b      	ldr	r3, [r3, #0]
 8015b98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015b9a:	68bb      	ldr	r3, [r7, #8]
 8015b9c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8015b9e:	2301      	movs	r3, #1
 8015ba0:	60fb      	str	r3, [r7, #12]
 8015ba2:	e008      	b.n	8015bb6 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8015ba4:	68bb      	ldr	r3, [r7, #8]
 8015ba6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8015ba8:	4b05      	ldr	r3, [pc, #20]	@ (8015bc0 <xTaskPriorityInherit+0xc4>)
 8015baa:	681b      	ldr	r3, [r3, #0]
 8015bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015bae:	429a      	cmp	r2, r3
 8015bb0:	d201      	bcs.n	8015bb6 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8015bb2:	2301      	movs	r3, #1
 8015bb4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8015bb6:	68fb      	ldr	r3, [r7, #12]
	}
 8015bb8:	4618      	mov	r0, r3
 8015bba:	3710      	adds	r7, #16
 8015bbc:	46bd      	mov	sp, r7
 8015bbe:	bd80      	pop	{r7, pc}
 8015bc0:	200054ac 	.word	0x200054ac
 8015bc4:	200054b0 	.word	0x200054b0
 8015bc8:	20005988 	.word	0x20005988

08015bcc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8015bcc:	b580      	push	{r7, lr}
 8015bce:	b086      	sub	sp, #24
 8015bd0:	af00      	add	r7, sp, #0
 8015bd2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8015bd4:	687b      	ldr	r3, [r7, #4]
 8015bd6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8015bd8:	2300      	movs	r3, #0
 8015bda:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8015bdc:	687b      	ldr	r3, [r7, #4]
 8015bde:	2b00      	cmp	r3, #0
 8015be0:	d05c      	beq.n	8015c9c <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8015be2:	4b31      	ldr	r3, [pc, #196]	@ (8015ca8 <xTaskPriorityDisinherit+0xdc>)
 8015be4:	681b      	ldr	r3, [r3, #0]
 8015be6:	693a      	ldr	r2, [r7, #16]
 8015be8:	429a      	cmp	r2, r3
 8015bea:	d00d      	beq.n	8015c08 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8015bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015bf0:	b672      	cpsid	i
 8015bf2:	f383 8811 	msr	BASEPRI, r3
 8015bf6:	f3bf 8f6f 	isb	sy
 8015bfa:	f3bf 8f4f 	dsb	sy
 8015bfe:	b662      	cpsie	i
 8015c00:	60fb      	str	r3, [r7, #12]
}
 8015c02:	bf00      	nop
 8015c04:	bf00      	nop
 8015c06:	e7fd      	b.n	8015c04 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8015c08:	693b      	ldr	r3, [r7, #16]
 8015c0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015c0c:	2b00      	cmp	r3, #0
 8015c0e:	d10d      	bne.n	8015c2c <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8015c10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015c14:	b672      	cpsid	i
 8015c16:	f383 8811 	msr	BASEPRI, r3
 8015c1a:	f3bf 8f6f 	isb	sy
 8015c1e:	f3bf 8f4f 	dsb	sy
 8015c22:	b662      	cpsie	i
 8015c24:	60bb      	str	r3, [r7, #8]
}
 8015c26:	bf00      	nop
 8015c28:	bf00      	nop
 8015c2a:	e7fd      	b.n	8015c28 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8015c2c:	693b      	ldr	r3, [r7, #16]
 8015c2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015c30:	1e5a      	subs	r2, r3, #1
 8015c32:	693b      	ldr	r3, [r7, #16]
 8015c34:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8015c36:	693b      	ldr	r3, [r7, #16]
 8015c38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015c3a:	693b      	ldr	r3, [r7, #16]
 8015c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8015c3e:	429a      	cmp	r2, r3
 8015c40:	d02c      	beq.n	8015c9c <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8015c42:	693b      	ldr	r3, [r7, #16]
 8015c44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015c46:	2b00      	cmp	r3, #0
 8015c48:	d128      	bne.n	8015c9c <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015c4a:	693b      	ldr	r3, [r7, #16]
 8015c4c:	3304      	adds	r3, #4
 8015c4e:	4618      	mov	r0, r3
 8015c50:	f7fe f85b 	bl	8013d0a <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8015c54:	693b      	ldr	r3, [r7, #16]
 8015c56:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8015c58:	693b      	ldr	r3, [r7, #16]
 8015c5a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015c5c:	693b      	ldr	r3, [r7, #16]
 8015c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015c60:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8015c64:	693b      	ldr	r3, [r7, #16]
 8015c66:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8015c68:	693b      	ldr	r3, [r7, #16]
 8015c6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015c6c:	4b0f      	ldr	r3, [pc, #60]	@ (8015cac <xTaskPriorityDisinherit+0xe0>)
 8015c6e:	681b      	ldr	r3, [r3, #0]
 8015c70:	429a      	cmp	r2, r3
 8015c72:	d903      	bls.n	8015c7c <xTaskPriorityDisinherit+0xb0>
 8015c74:	693b      	ldr	r3, [r7, #16]
 8015c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015c78:	4a0c      	ldr	r2, [pc, #48]	@ (8015cac <xTaskPriorityDisinherit+0xe0>)
 8015c7a:	6013      	str	r3, [r2, #0]
 8015c7c:	693b      	ldr	r3, [r7, #16]
 8015c7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015c80:	4613      	mov	r3, r2
 8015c82:	009b      	lsls	r3, r3, #2
 8015c84:	4413      	add	r3, r2
 8015c86:	009b      	lsls	r3, r3, #2
 8015c88:	4a09      	ldr	r2, [pc, #36]	@ (8015cb0 <xTaskPriorityDisinherit+0xe4>)
 8015c8a:	441a      	add	r2, r3
 8015c8c:	693b      	ldr	r3, [r7, #16]
 8015c8e:	3304      	adds	r3, #4
 8015c90:	4619      	mov	r1, r3
 8015c92:	4610      	mov	r0, r2
 8015c94:	f7fd ffdc 	bl	8013c50 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8015c98:	2301      	movs	r3, #1
 8015c9a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8015c9c:	697b      	ldr	r3, [r7, #20]
	}
 8015c9e:	4618      	mov	r0, r3
 8015ca0:	3718      	adds	r7, #24
 8015ca2:	46bd      	mov	sp, r7
 8015ca4:	bd80      	pop	{r7, pc}
 8015ca6:	bf00      	nop
 8015ca8:	200054ac 	.word	0x200054ac
 8015cac:	20005988 	.word	0x20005988
 8015cb0:	200054b0 	.word	0x200054b0

08015cb4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8015cb4:	b580      	push	{r7, lr}
 8015cb6:	b088      	sub	sp, #32
 8015cb8:	af00      	add	r7, sp, #0
 8015cba:	6078      	str	r0, [r7, #4]
 8015cbc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8015cbe:	687b      	ldr	r3, [r7, #4]
 8015cc0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8015cc2:	2301      	movs	r3, #1
 8015cc4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8015cc6:	687b      	ldr	r3, [r7, #4]
 8015cc8:	2b00      	cmp	r3, #0
 8015cca:	d070      	beq.n	8015dae <vTaskPriorityDisinheritAfterTimeout+0xfa>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8015ccc:	69bb      	ldr	r3, [r7, #24]
 8015cce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015cd0:	2b00      	cmp	r3, #0
 8015cd2:	d10d      	bne.n	8015cf0 <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 8015cd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015cd8:	b672      	cpsid	i
 8015cda:	f383 8811 	msr	BASEPRI, r3
 8015cde:	f3bf 8f6f 	isb	sy
 8015ce2:	f3bf 8f4f 	dsb	sy
 8015ce6:	b662      	cpsie	i
 8015ce8:	60fb      	str	r3, [r7, #12]
}
 8015cea:	bf00      	nop
 8015cec:	bf00      	nop
 8015cee:	e7fd      	b.n	8015cec <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8015cf0:	69bb      	ldr	r3, [r7, #24]
 8015cf2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8015cf4:	683a      	ldr	r2, [r7, #0]
 8015cf6:	429a      	cmp	r2, r3
 8015cf8:	d902      	bls.n	8015d00 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8015cfa:	683b      	ldr	r3, [r7, #0]
 8015cfc:	61fb      	str	r3, [r7, #28]
 8015cfe:	e002      	b.n	8015d06 <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8015d00:	69bb      	ldr	r3, [r7, #24]
 8015d02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8015d04:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8015d06:	69bb      	ldr	r3, [r7, #24]
 8015d08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015d0a:	69fa      	ldr	r2, [r7, #28]
 8015d0c:	429a      	cmp	r2, r3
 8015d0e:	d04e      	beq.n	8015dae <vTaskPriorityDisinheritAfterTimeout+0xfa>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8015d10:	69bb      	ldr	r3, [r7, #24]
 8015d12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015d14:	697a      	ldr	r2, [r7, #20]
 8015d16:	429a      	cmp	r2, r3
 8015d18:	d149      	bne.n	8015dae <vTaskPriorityDisinheritAfterTimeout+0xfa>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8015d1a:	4b27      	ldr	r3, [pc, #156]	@ (8015db8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8015d1c:	681b      	ldr	r3, [r3, #0]
 8015d1e:	69ba      	ldr	r2, [r7, #24]
 8015d20:	429a      	cmp	r2, r3
 8015d22:	d10d      	bne.n	8015d40 <vTaskPriorityDisinheritAfterTimeout+0x8c>
	__asm volatile
 8015d24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d28:	b672      	cpsid	i
 8015d2a:	f383 8811 	msr	BASEPRI, r3
 8015d2e:	f3bf 8f6f 	isb	sy
 8015d32:	f3bf 8f4f 	dsb	sy
 8015d36:	b662      	cpsie	i
 8015d38:	60bb      	str	r3, [r7, #8]
}
 8015d3a:	bf00      	nop
 8015d3c:	bf00      	nop
 8015d3e:	e7fd      	b.n	8015d3c <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8015d40:	69bb      	ldr	r3, [r7, #24]
 8015d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015d44:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8015d46:	69bb      	ldr	r3, [r7, #24]
 8015d48:	69fa      	ldr	r2, [r7, #28]
 8015d4a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8015d4c:	69bb      	ldr	r3, [r7, #24]
 8015d4e:	699b      	ldr	r3, [r3, #24]
 8015d50:	2b00      	cmp	r3, #0
 8015d52:	db04      	blt.n	8015d5e <vTaskPriorityDisinheritAfterTimeout+0xaa>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015d54:	69fb      	ldr	r3, [r7, #28]
 8015d56:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8015d5a:	69bb      	ldr	r3, [r7, #24]
 8015d5c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8015d5e:	69bb      	ldr	r3, [r7, #24]
 8015d60:	6959      	ldr	r1, [r3, #20]
 8015d62:	693a      	ldr	r2, [r7, #16]
 8015d64:	4613      	mov	r3, r2
 8015d66:	009b      	lsls	r3, r3, #2
 8015d68:	4413      	add	r3, r2
 8015d6a:	009b      	lsls	r3, r3, #2
 8015d6c:	4a13      	ldr	r2, [pc, #76]	@ (8015dbc <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8015d6e:	4413      	add	r3, r2
 8015d70:	4299      	cmp	r1, r3
 8015d72:	d11c      	bne.n	8015dae <vTaskPriorityDisinheritAfterTimeout+0xfa>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015d74:	69bb      	ldr	r3, [r7, #24]
 8015d76:	3304      	adds	r3, #4
 8015d78:	4618      	mov	r0, r3
 8015d7a:	f7fd ffc6 	bl	8013d0a <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8015d7e:	69bb      	ldr	r3, [r7, #24]
 8015d80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015d82:	4b0f      	ldr	r3, [pc, #60]	@ (8015dc0 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8015d84:	681b      	ldr	r3, [r3, #0]
 8015d86:	429a      	cmp	r2, r3
 8015d88:	d903      	bls.n	8015d92 <vTaskPriorityDisinheritAfterTimeout+0xde>
 8015d8a:	69bb      	ldr	r3, [r7, #24]
 8015d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015d8e:	4a0c      	ldr	r2, [pc, #48]	@ (8015dc0 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8015d90:	6013      	str	r3, [r2, #0]
 8015d92:	69bb      	ldr	r3, [r7, #24]
 8015d94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015d96:	4613      	mov	r3, r2
 8015d98:	009b      	lsls	r3, r3, #2
 8015d9a:	4413      	add	r3, r2
 8015d9c:	009b      	lsls	r3, r3, #2
 8015d9e:	4a07      	ldr	r2, [pc, #28]	@ (8015dbc <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8015da0:	441a      	add	r2, r3
 8015da2:	69bb      	ldr	r3, [r7, #24]
 8015da4:	3304      	adds	r3, #4
 8015da6:	4619      	mov	r1, r3
 8015da8:	4610      	mov	r0, r2
 8015daa:	f7fd ff51 	bl	8013c50 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8015dae:	bf00      	nop
 8015db0:	3720      	adds	r7, #32
 8015db2:	46bd      	mov	sp, r7
 8015db4:	bd80      	pop	{r7, pc}
 8015db6:	bf00      	nop
 8015db8:	200054ac 	.word	0x200054ac
 8015dbc:	200054b0 	.word	0x200054b0
 8015dc0:	20005988 	.word	0x20005988

08015dc4 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8015dc4:	b480      	push	{r7}
 8015dc6:	b083      	sub	sp, #12
 8015dc8:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8015dca:	4b09      	ldr	r3, [pc, #36]	@ (8015df0 <uxTaskResetEventItemValue+0x2c>)
 8015dcc:	681b      	ldr	r3, [r3, #0]
 8015dce:	699b      	ldr	r3, [r3, #24]
 8015dd0:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015dd2:	4b07      	ldr	r3, [pc, #28]	@ (8015df0 <uxTaskResetEventItemValue+0x2c>)
 8015dd4:	681b      	ldr	r3, [r3, #0]
 8015dd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015dd8:	4b05      	ldr	r3, [pc, #20]	@ (8015df0 <uxTaskResetEventItemValue+0x2c>)
 8015dda:	681b      	ldr	r3, [r3, #0]
 8015ddc:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8015de0:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8015de2:	687b      	ldr	r3, [r7, #4]
}
 8015de4:	4618      	mov	r0, r3
 8015de6:	370c      	adds	r7, #12
 8015de8:	46bd      	mov	sp, r7
 8015dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dee:	4770      	bx	lr
 8015df0:	200054ac 	.word	0x200054ac

08015df4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8015df4:	b480      	push	{r7}
 8015df6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8015df8:	4b07      	ldr	r3, [pc, #28]	@ (8015e18 <pvTaskIncrementMutexHeldCount+0x24>)
 8015dfa:	681b      	ldr	r3, [r3, #0]
 8015dfc:	2b00      	cmp	r3, #0
 8015dfe:	d004      	beq.n	8015e0a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8015e00:	4b05      	ldr	r3, [pc, #20]	@ (8015e18 <pvTaskIncrementMutexHeldCount+0x24>)
 8015e02:	681b      	ldr	r3, [r3, #0]
 8015e04:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8015e06:	3201      	adds	r2, #1
 8015e08:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8015e0a:	4b03      	ldr	r3, [pc, #12]	@ (8015e18 <pvTaskIncrementMutexHeldCount+0x24>)
 8015e0c:	681b      	ldr	r3, [r3, #0]
	}
 8015e0e:	4618      	mov	r0, r3
 8015e10:	46bd      	mov	sp, r7
 8015e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e16:	4770      	bx	lr
 8015e18:	200054ac 	.word	0x200054ac

08015e1c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8015e1c:	b580      	push	{r7, lr}
 8015e1e:	b086      	sub	sp, #24
 8015e20:	af00      	add	r7, sp, #0
 8015e22:	60f8      	str	r0, [r7, #12]
 8015e24:	60b9      	str	r1, [r7, #8]
 8015e26:	607a      	str	r2, [r7, #4]
 8015e28:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8015e2a:	f000 fed7 	bl	8016bdc <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8015e2e:	4b29      	ldr	r3, [pc, #164]	@ (8015ed4 <xTaskNotifyWait+0xb8>)
 8015e30:	681b      	ldr	r3, [r3, #0]
 8015e32:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8015e36:	b2db      	uxtb	r3, r3
 8015e38:	2b02      	cmp	r3, #2
 8015e3a:	d01c      	beq.n	8015e76 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8015e3c:	4b25      	ldr	r3, [pc, #148]	@ (8015ed4 <xTaskNotifyWait+0xb8>)
 8015e3e:	681b      	ldr	r3, [r3, #0]
 8015e40:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8015e44:	68fa      	ldr	r2, [r7, #12]
 8015e46:	43d2      	mvns	r2, r2
 8015e48:	400a      	ands	r2, r1
 8015e4a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8015e4e:	4b21      	ldr	r3, [pc, #132]	@ (8015ed4 <xTaskNotifyWait+0xb8>)
 8015e50:	681b      	ldr	r3, [r3, #0]
 8015e52:	2201      	movs	r2, #1
 8015e54:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8015e58:	683b      	ldr	r3, [r7, #0]
 8015e5a:	2b00      	cmp	r3, #0
 8015e5c:	d00b      	beq.n	8015e76 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8015e5e:	2101      	movs	r1, #1
 8015e60:	6838      	ldr	r0, [r7, #0]
 8015e62:	f000 f9f1 	bl	8016248 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8015e66:	4b1c      	ldr	r3, [pc, #112]	@ (8015ed8 <xTaskNotifyWait+0xbc>)
 8015e68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015e6c:	601a      	str	r2, [r3, #0]
 8015e6e:	f3bf 8f4f 	dsb	sy
 8015e72:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8015e76:	f000 fee7 	bl	8016c48 <vPortExitCritical>

		taskENTER_CRITICAL();
 8015e7a:	f000 feaf 	bl	8016bdc <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8015e7e:	687b      	ldr	r3, [r7, #4]
 8015e80:	2b00      	cmp	r3, #0
 8015e82:	d005      	beq.n	8015e90 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8015e84:	4b13      	ldr	r3, [pc, #76]	@ (8015ed4 <xTaskNotifyWait+0xb8>)
 8015e86:	681b      	ldr	r3, [r3, #0]
 8015e88:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8015e8c:	687b      	ldr	r3, [r7, #4]
 8015e8e:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8015e90:	4b10      	ldr	r3, [pc, #64]	@ (8015ed4 <xTaskNotifyWait+0xb8>)
 8015e92:	681b      	ldr	r3, [r3, #0]
 8015e94:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8015e98:	b2db      	uxtb	r3, r3
 8015e9a:	2b02      	cmp	r3, #2
 8015e9c:	d002      	beq.n	8015ea4 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8015e9e:	2300      	movs	r3, #0
 8015ea0:	617b      	str	r3, [r7, #20]
 8015ea2:	e00a      	b.n	8015eba <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8015ea4:	4b0b      	ldr	r3, [pc, #44]	@ (8015ed4 <xTaskNotifyWait+0xb8>)
 8015ea6:	681b      	ldr	r3, [r3, #0]
 8015ea8:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8015eac:	68ba      	ldr	r2, [r7, #8]
 8015eae:	43d2      	mvns	r2, r2
 8015eb0:	400a      	ands	r2, r1
 8015eb2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 8015eb6:	2301      	movs	r3, #1
 8015eb8:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8015eba:	4b06      	ldr	r3, [pc, #24]	@ (8015ed4 <xTaskNotifyWait+0xb8>)
 8015ebc:	681b      	ldr	r3, [r3, #0]
 8015ebe:	2200      	movs	r2, #0
 8015ec0:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8015ec4:	f000 fec0 	bl	8016c48 <vPortExitCritical>

		return xReturn;
 8015ec8:	697b      	ldr	r3, [r7, #20]
	}
 8015eca:	4618      	mov	r0, r3
 8015ecc:	3718      	adds	r7, #24
 8015ece:	46bd      	mov	sp, r7
 8015ed0:	bd80      	pop	{r7, pc}
 8015ed2:	bf00      	nop
 8015ed4:	200054ac 	.word	0x200054ac
 8015ed8:	e000ed04 	.word	0xe000ed04

08015edc <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8015edc:	b580      	push	{r7, lr}
 8015ede:	b08a      	sub	sp, #40	@ 0x28
 8015ee0:	af00      	add	r7, sp, #0
 8015ee2:	60f8      	str	r0, [r7, #12]
 8015ee4:	60b9      	str	r1, [r7, #8]
 8015ee6:	603b      	str	r3, [r7, #0]
 8015ee8:	4613      	mov	r3, r2
 8015eea:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8015eec:	2301      	movs	r3, #1
 8015eee:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8015ef0:	68fb      	ldr	r3, [r7, #12]
 8015ef2:	2b00      	cmp	r3, #0
 8015ef4:	d10d      	bne.n	8015f12 <xTaskGenericNotify+0x36>
	__asm volatile
 8015ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015efa:	b672      	cpsid	i
 8015efc:	f383 8811 	msr	BASEPRI, r3
 8015f00:	f3bf 8f6f 	isb	sy
 8015f04:	f3bf 8f4f 	dsb	sy
 8015f08:	b662      	cpsie	i
 8015f0a:	61bb      	str	r3, [r7, #24]
}
 8015f0c:	bf00      	nop
 8015f0e:	bf00      	nop
 8015f10:	e7fd      	b.n	8015f0e <xTaskGenericNotify+0x32>
		pxTCB = xTaskToNotify;
 8015f12:	68fb      	ldr	r3, [r7, #12]
 8015f14:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8015f16:	f000 fe61 	bl	8016bdc <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8015f1a:	683b      	ldr	r3, [r7, #0]
 8015f1c:	2b00      	cmp	r3, #0
 8015f1e:	d004      	beq.n	8015f2a <xTaskGenericNotify+0x4e>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8015f20:	6a3b      	ldr	r3, [r7, #32]
 8015f22:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8015f26:	683b      	ldr	r3, [r7, #0]
 8015f28:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8015f2a:	6a3b      	ldr	r3, [r7, #32]
 8015f2c:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8015f30:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8015f32:	6a3b      	ldr	r3, [r7, #32]
 8015f34:	2202      	movs	r2, #2
 8015f36:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8015f3a:	79fb      	ldrb	r3, [r7, #7]
 8015f3c:	2b04      	cmp	r3, #4
 8015f3e:	d82e      	bhi.n	8015f9e <xTaskGenericNotify+0xc2>
 8015f40:	a201      	add	r2, pc, #4	@ (adr r2, 8015f48 <xTaskGenericNotify+0x6c>)
 8015f42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015f46:	bf00      	nop
 8015f48:	08015fc7 	.word	0x08015fc7
 8015f4c:	08015f5d 	.word	0x08015f5d
 8015f50:	08015f6f 	.word	0x08015f6f
 8015f54:	08015f7f 	.word	0x08015f7f
 8015f58:	08015f89 	.word	0x08015f89
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8015f5c:	6a3b      	ldr	r3, [r7, #32]
 8015f5e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8015f62:	68bb      	ldr	r3, [r7, #8]
 8015f64:	431a      	orrs	r2, r3
 8015f66:	6a3b      	ldr	r3, [r7, #32]
 8015f68:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8015f6c:	e02e      	b.n	8015fcc <xTaskGenericNotify+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8015f6e:	6a3b      	ldr	r3, [r7, #32]
 8015f70:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8015f74:	1c5a      	adds	r2, r3, #1
 8015f76:	6a3b      	ldr	r3, [r7, #32]
 8015f78:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8015f7c:	e026      	b.n	8015fcc <xTaskGenericNotify+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8015f7e:	6a3b      	ldr	r3, [r7, #32]
 8015f80:	68ba      	ldr	r2, [r7, #8]
 8015f82:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8015f86:	e021      	b.n	8015fcc <xTaskGenericNotify+0xf0>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8015f88:	7ffb      	ldrb	r3, [r7, #31]
 8015f8a:	2b02      	cmp	r3, #2
 8015f8c:	d004      	beq.n	8015f98 <xTaskGenericNotify+0xbc>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8015f8e:	6a3b      	ldr	r3, [r7, #32]
 8015f90:	68ba      	ldr	r2, [r7, #8]
 8015f92:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8015f96:	e019      	b.n	8015fcc <xTaskGenericNotify+0xf0>
						xReturn = pdFAIL;
 8015f98:	2300      	movs	r3, #0
 8015f9a:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8015f9c:	e016      	b.n	8015fcc <xTaskGenericNotify+0xf0>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8015f9e:	6a3b      	ldr	r3, [r7, #32]
 8015fa0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8015fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015fa8:	d00f      	beq.n	8015fca <xTaskGenericNotify+0xee>
	__asm volatile
 8015faa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015fae:	b672      	cpsid	i
 8015fb0:	f383 8811 	msr	BASEPRI, r3
 8015fb4:	f3bf 8f6f 	isb	sy
 8015fb8:	f3bf 8f4f 	dsb	sy
 8015fbc:	b662      	cpsie	i
 8015fbe:	617b      	str	r3, [r7, #20]
}
 8015fc0:	bf00      	nop
 8015fc2:	bf00      	nop
 8015fc4:	e7fd      	b.n	8015fc2 <xTaskGenericNotify+0xe6>
					break;
 8015fc6:	bf00      	nop
 8015fc8:	e000      	b.n	8015fcc <xTaskGenericNotify+0xf0>

					break;
 8015fca:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8015fcc:	7ffb      	ldrb	r3, [r7, #31]
 8015fce:	2b01      	cmp	r3, #1
 8015fd0:	d13d      	bne.n	801604e <xTaskGenericNotify+0x172>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015fd2:	6a3b      	ldr	r3, [r7, #32]
 8015fd4:	3304      	adds	r3, #4
 8015fd6:	4618      	mov	r0, r3
 8015fd8:	f7fd fe97 	bl	8013d0a <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8015fdc:	6a3b      	ldr	r3, [r7, #32]
 8015fde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015fe0:	4b1e      	ldr	r3, [pc, #120]	@ (801605c <xTaskGenericNotify+0x180>)
 8015fe2:	681b      	ldr	r3, [r3, #0]
 8015fe4:	429a      	cmp	r2, r3
 8015fe6:	d903      	bls.n	8015ff0 <xTaskGenericNotify+0x114>
 8015fe8:	6a3b      	ldr	r3, [r7, #32]
 8015fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015fec:	4a1b      	ldr	r2, [pc, #108]	@ (801605c <xTaskGenericNotify+0x180>)
 8015fee:	6013      	str	r3, [r2, #0]
 8015ff0:	6a3b      	ldr	r3, [r7, #32]
 8015ff2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015ff4:	4613      	mov	r3, r2
 8015ff6:	009b      	lsls	r3, r3, #2
 8015ff8:	4413      	add	r3, r2
 8015ffa:	009b      	lsls	r3, r3, #2
 8015ffc:	4a18      	ldr	r2, [pc, #96]	@ (8016060 <xTaskGenericNotify+0x184>)
 8015ffe:	441a      	add	r2, r3
 8016000:	6a3b      	ldr	r3, [r7, #32]
 8016002:	3304      	adds	r3, #4
 8016004:	4619      	mov	r1, r3
 8016006:	4610      	mov	r0, r2
 8016008:	f7fd fe22 	bl	8013c50 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 801600c:	6a3b      	ldr	r3, [r7, #32]
 801600e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016010:	2b00      	cmp	r3, #0
 8016012:	d00d      	beq.n	8016030 <xTaskGenericNotify+0x154>
	__asm volatile
 8016014:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016018:	b672      	cpsid	i
 801601a:	f383 8811 	msr	BASEPRI, r3
 801601e:	f3bf 8f6f 	isb	sy
 8016022:	f3bf 8f4f 	dsb	sy
 8016026:	b662      	cpsie	i
 8016028:	613b      	str	r3, [r7, #16]
}
 801602a:	bf00      	nop
 801602c:	bf00      	nop
 801602e:	e7fd      	b.n	801602c <xTaskGenericNotify+0x150>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8016030:	6a3b      	ldr	r3, [r7, #32]
 8016032:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016034:	4b0b      	ldr	r3, [pc, #44]	@ (8016064 <xTaskGenericNotify+0x188>)
 8016036:	681b      	ldr	r3, [r3, #0]
 8016038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801603a:	429a      	cmp	r2, r3
 801603c:	d907      	bls.n	801604e <xTaskGenericNotify+0x172>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 801603e:	4b0a      	ldr	r3, [pc, #40]	@ (8016068 <xTaskGenericNotify+0x18c>)
 8016040:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016044:	601a      	str	r2, [r3, #0]
 8016046:	f3bf 8f4f 	dsb	sy
 801604a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801604e:	f000 fdfb 	bl	8016c48 <vPortExitCritical>

		return xReturn;
 8016052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8016054:	4618      	mov	r0, r3
 8016056:	3728      	adds	r7, #40	@ 0x28
 8016058:	46bd      	mov	sp, r7
 801605a:	bd80      	pop	{r7, pc}
 801605c:	20005988 	.word	0x20005988
 8016060:	200054b0 	.word	0x200054b0
 8016064:	200054ac 	.word	0x200054ac
 8016068:	e000ed04 	.word	0xe000ed04

0801606c <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 801606c:	b580      	push	{r7, lr}
 801606e:	b08e      	sub	sp, #56	@ 0x38
 8016070:	af00      	add	r7, sp, #0
 8016072:	60f8      	str	r0, [r7, #12]
 8016074:	60b9      	str	r1, [r7, #8]
 8016076:	603b      	str	r3, [r7, #0]
 8016078:	4613      	mov	r3, r2
 801607a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 801607c:	2301      	movs	r3, #1
 801607e:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8016080:	68fb      	ldr	r3, [r7, #12]
 8016082:	2b00      	cmp	r3, #0
 8016084:	d10d      	bne.n	80160a2 <xTaskGenericNotifyFromISR+0x36>
	__asm volatile
 8016086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801608a:	b672      	cpsid	i
 801608c:	f383 8811 	msr	BASEPRI, r3
 8016090:	f3bf 8f6f 	isb	sy
 8016094:	f3bf 8f4f 	dsb	sy
 8016098:	b662      	cpsie	i
 801609a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801609c:	bf00      	nop
 801609e:	bf00      	nop
 80160a0:	e7fd      	b.n	801609e <xTaskGenericNotifyFromISR+0x32>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80160a2:	f000 fe83 	bl	8016dac <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80160a6:	68fb      	ldr	r3, [r7, #12]
 80160a8:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 80160aa:	f3ef 8211 	mrs	r2, BASEPRI
 80160ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80160b2:	b672      	cpsid	i
 80160b4:	f383 8811 	msr	BASEPRI, r3
 80160b8:	f3bf 8f6f 	isb	sy
 80160bc:	f3bf 8f4f 	dsb	sy
 80160c0:	b662      	cpsie	i
 80160c2:	623a      	str	r2, [r7, #32]
 80160c4:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80160c6:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80160c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80160ca:	683b      	ldr	r3, [r7, #0]
 80160cc:	2b00      	cmp	r3, #0
 80160ce:	d004      	beq.n	80160da <xTaskGenericNotifyFromISR+0x6e>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80160d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160d2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80160d6:	683b      	ldr	r3, [r7, #0]
 80160d8:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80160da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160dc:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80160e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80160e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160e6:	2202      	movs	r2, #2
 80160e8:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 80160ec:	79fb      	ldrb	r3, [r7, #7]
 80160ee:	2b04      	cmp	r3, #4
 80160f0:	d82e      	bhi.n	8016150 <xTaskGenericNotifyFromISR+0xe4>
 80160f2:	a201      	add	r2, pc, #4	@ (adr r2, 80160f8 <xTaskGenericNotifyFromISR+0x8c>)
 80160f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80160f8:	08016179 	.word	0x08016179
 80160fc:	0801610d 	.word	0x0801610d
 8016100:	0801611f 	.word	0x0801611f
 8016104:	0801612f 	.word	0x0801612f
 8016108:	08016139 	.word	0x08016139
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 801610c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801610e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8016112:	68bb      	ldr	r3, [r7, #8]
 8016114:	431a      	orrs	r2, r3
 8016116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016118:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 801611c:	e02f      	b.n	801617e <xTaskGenericNotifyFromISR+0x112>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 801611e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016120:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8016124:	1c5a      	adds	r2, r3, #1
 8016126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016128:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 801612c:	e027      	b.n	801617e <xTaskGenericNotifyFromISR+0x112>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 801612e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016130:	68ba      	ldr	r2, [r7, #8]
 8016132:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8016136:	e022      	b.n	801617e <xTaskGenericNotifyFromISR+0x112>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8016138:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801613c:	2b02      	cmp	r3, #2
 801613e:	d004      	beq.n	801614a <xTaskGenericNotifyFromISR+0xde>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8016140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016142:	68ba      	ldr	r2, [r7, #8]
 8016144:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8016148:	e019      	b.n	801617e <xTaskGenericNotifyFromISR+0x112>
						xReturn = pdFAIL;
 801614a:	2300      	movs	r3, #0
 801614c:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 801614e:	e016      	b.n	801617e <xTaskGenericNotifyFromISR+0x112>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8016150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016152:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8016156:	f1b3 3fff 	cmp.w	r3, #4294967295
 801615a:	d00f      	beq.n	801617c <xTaskGenericNotifyFromISR+0x110>
	__asm volatile
 801615c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016160:	b672      	cpsid	i
 8016162:	f383 8811 	msr	BASEPRI, r3
 8016166:	f3bf 8f6f 	isb	sy
 801616a:	f3bf 8f4f 	dsb	sy
 801616e:	b662      	cpsie	i
 8016170:	61bb      	str	r3, [r7, #24]
}
 8016172:	bf00      	nop
 8016174:	bf00      	nop
 8016176:	e7fd      	b.n	8016174 <xTaskGenericNotifyFromISR+0x108>
					break;
 8016178:	bf00      	nop
 801617a:	e000      	b.n	801617e <xTaskGenericNotifyFromISR+0x112>
					break;
 801617c:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 801617e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8016182:	2b01      	cmp	r3, #1
 8016184:	d149      	bne.n	801621a <xTaskGenericNotifyFromISR+0x1ae>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8016186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016188:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801618a:	2b00      	cmp	r3, #0
 801618c:	d00d      	beq.n	80161aa <xTaskGenericNotifyFromISR+0x13e>
	__asm volatile
 801618e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016192:	b672      	cpsid	i
 8016194:	f383 8811 	msr	BASEPRI, r3
 8016198:	f3bf 8f6f 	isb	sy
 801619c:	f3bf 8f4f 	dsb	sy
 80161a0:	b662      	cpsie	i
 80161a2:	617b      	str	r3, [r7, #20]
}
 80161a4:	bf00      	nop
 80161a6:	bf00      	nop
 80161a8:	e7fd      	b.n	80161a6 <xTaskGenericNotifyFromISR+0x13a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80161aa:	4b21      	ldr	r3, [pc, #132]	@ (8016230 <xTaskGenericNotifyFromISR+0x1c4>)
 80161ac:	681b      	ldr	r3, [r3, #0]
 80161ae:	2b00      	cmp	r3, #0
 80161b0:	d11d      	bne.n	80161ee <xTaskGenericNotifyFromISR+0x182>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80161b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161b4:	3304      	adds	r3, #4
 80161b6:	4618      	mov	r0, r3
 80161b8:	f7fd fda7 	bl	8013d0a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80161bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80161c0:	4b1c      	ldr	r3, [pc, #112]	@ (8016234 <xTaskGenericNotifyFromISR+0x1c8>)
 80161c2:	681b      	ldr	r3, [r3, #0]
 80161c4:	429a      	cmp	r2, r3
 80161c6:	d903      	bls.n	80161d0 <xTaskGenericNotifyFromISR+0x164>
 80161c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80161cc:	4a19      	ldr	r2, [pc, #100]	@ (8016234 <xTaskGenericNotifyFromISR+0x1c8>)
 80161ce:	6013      	str	r3, [r2, #0]
 80161d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80161d4:	4613      	mov	r3, r2
 80161d6:	009b      	lsls	r3, r3, #2
 80161d8:	4413      	add	r3, r2
 80161da:	009b      	lsls	r3, r3, #2
 80161dc:	4a16      	ldr	r2, [pc, #88]	@ (8016238 <xTaskGenericNotifyFromISR+0x1cc>)
 80161de:	441a      	add	r2, r3
 80161e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161e2:	3304      	adds	r3, #4
 80161e4:	4619      	mov	r1, r3
 80161e6:	4610      	mov	r0, r2
 80161e8:	f7fd fd32 	bl	8013c50 <vListInsertEnd>
 80161ec:	e005      	b.n	80161fa <xTaskGenericNotifyFromISR+0x18e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80161ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161f0:	3318      	adds	r3, #24
 80161f2:	4619      	mov	r1, r3
 80161f4:	4811      	ldr	r0, [pc, #68]	@ (801623c <xTaskGenericNotifyFromISR+0x1d0>)
 80161f6:	f7fd fd2b 	bl	8013c50 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80161fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80161fe:	4b10      	ldr	r3, [pc, #64]	@ (8016240 <xTaskGenericNotifyFromISR+0x1d4>)
 8016200:	681b      	ldr	r3, [r3, #0]
 8016202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016204:	429a      	cmp	r2, r3
 8016206:	d908      	bls.n	801621a <xTaskGenericNotifyFromISR+0x1ae>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8016208:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801620a:	2b00      	cmp	r3, #0
 801620c:	d002      	beq.n	8016214 <xTaskGenericNotifyFromISR+0x1a8>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 801620e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016210:	2201      	movs	r2, #1
 8016212:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8016214:	4b0b      	ldr	r3, [pc, #44]	@ (8016244 <xTaskGenericNotifyFromISR+0x1d8>)
 8016216:	2201      	movs	r2, #1
 8016218:	601a      	str	r2, [r3, #0]
 801621a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801621c:	613b      	str	r3, [r7, #16]
	__asm volatile
 801621e:	693b      	ldr	r3, [r7, #16]
 8016220:	f383 8811 	msr	BASEPRI, r3
}
 8016224:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8016226:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8016228:	4618      	mov	r0, r3
 801622a:	3738      	adds	r7, #56	@ 0x38
 801622c:	46bd      	mov	sp, r7
 801622e:	bd80      	pop	{r7, pc}
 8016230:	200059a8 	.word	0x200059a8
 8016234:	20005988 	.word	0x20005988
 8016238:	200054b0 	.word	0x200054b0
 801623c:	20005940 	.word	0x20005940
 8016240:	200054ac 	.word	0x200054ac
 8016244:	20005994 	.word	0x20005994

08016248 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8016248:	b580      	push	{r7, lr}
 801624a:	b084      	sub	sp, #16
 801624c:	af00      	add	r7, sp, #0
 801624e:	6078      	str	r0, [r7, #4]
 8016250:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8016252:	4b21      	ldr	r3, [pc, #132]	@ (80162d8 <prvAddCurrentTaskToDelayedList+0x90>)
 8016254:	681b      	ldr	r3, [r3, #0]
 8016256:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016258:	4b20      	ldr	r3, [pc, #128]	@ (80162dc <prvAddCurrentTaskToDelayedList+0x94>)
 801625a:	681b      	ldr	r3, [r3, #0]
 801625c:	3304      	adds	r3, #4
 801625e:	4618      	mov	r0, r3
 8016260:	f7fd fd53 	bl	8013d0a <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8016264:	687b      	ldr	r3, [r7, #4]
 8016266:	f1b3 3fff 	cmp.w	r3, #4294967295
 801626a:	d10a      	bne.n	8016282 <prvAddCurrentTaskToDelayedList+0x3a>
 801626c:	683b      	ldr	r3, [r7, #0]
 801626e:	2b00      	cmp	r3, #0
 8016270:	d007      	beq.n	8016282 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016272:	4b1a      	ldr	r3, [pc, #104]	@ (80162dc <prvAddCurrentTaskToDelayedList+0x94>)
 8016274:	681b      	ldr	r3, [r3, #0]
 8016276:	3304      	adds	r3, #4
 8016278:	4619      	mov	r1, r3
 801627a:	4819      	ldr	r0, [pc, #100]	@ (80162e0 <prvAddCurrentTaskToDelayedList+0x98>)
 801627c:	f7fd fce8 	bl	8013c50 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8016280:	e026      	b.n	80162d0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8016282:	68fa      	ldr	r2, [r7, #12]
 8016284:	687b      	ldr	r3, [r7, #4]
 8016286:	4413      	add	r3, r2
 8016288:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801628a:	4b14      	ldr	r3, [pc, #80]	@ (80162dc <prvAddCurrentTaskToDelayedList+0x94>)
 801628c:	681b      	ldr	r3, [r3, #0]
 801628e:	68ba      	ldr	r2, [r7, #8]
 8016290:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8016292:	68ba      	ldr	r2, [r7, #8]
 8016294:	68fb      	ldr	r3, [r7, #12]
 8016296:	429a      	cmp	r2, r3
 8016298:	d209      	bcs.n	80162ae <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801629a:	4b12      	ldr	r3, [pc, #72]	@ (80162e4 <prvAddCurrentTaskToDelayedList+0x9c>)
 801629c:	681a      	ldr	r2, [r3, #0]
 801629e:	4b0f      	ldr	r3, [pc, #60]	@ (80162dc <prvAddCurrentTaskToDelayedList+0x94>)
 80162a0:	681b      	ldr	r3, [r3, #0]
 80162a2:	3304      	adds	r3, #4
 80162a4:	4619      	mov	r1, r3
 80162a6:	4610      	mov	r0, r2
 80162a8:	f7fd fcf6 	bl	8013c98 <vListInsert>
}
 80162ac:	e010      	b.n	80162d0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80162ae:	4b0e      	ldr	r3, [pc, #56]	@ (80162e8 <prvAddCurrentTaskToDelayedList+0xa0>)
 80162b0:	681a      	ldr	r2, [r3, #0]
 80162b2:	4b0a      	ldr	r3, [pc, #40]	@ (80162dc <prvAddCurrentTaskToDelayedList+0x94>)
 80162b4:	681b      	ldr	r3, [r3, #0]
 80162b6:	3304      	adds	r3, #4
 80162b8:	4619      	mov	r1, r3
 80162ba:	4610      	mov	r0, r2
 80162bc:	f7fd fcec 	bl	8013c98 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80162c0:	4b0a      	ldr	r3, [pc, #40]	@ (80162ec <prvAddCurrentTaskToDelayedList+0xa4>)
 80162c2:	681b      	ldr	r3, [r3, #0]
 80162c4:	68ba      	ldr	r2, [r7, #8]
 80162c6:	429a      	cmp	r2, r3
 80162c8:	d202      	bcs.n	80162d0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80162ca:	4a08      	ldr	r2, [pc, #32]	@ (80162ec <prvAddCurrentTaskToDelayedList+0xa4>)
 80162cc:	68bb      	ldr	r3, [r7, #8]
 80162ce:	6013      	str	r3, [r2, #0]
}
 80162d0:	bf00      	nop
 80162d2:	3710      	adds	r7, #16
 80162d4:	46bd      	mov	sp, r7
 80162d6:	bd80      	pop	{r7, pc}
 80162d8:	20005984 	.word	0x20005984
 80162dc:	200054ac 	.word	0x200054ac
 80162e0:	2000596c 	.word	0x2000596c
 80162e4:	2000593c 	.word	0x2000593c
 80162e8:	20005938 	.word	0x20005938
 80162ec:	200059a0 	.word	0x200059a0

080162f0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80162f0:	b580      	push	{r7, lr}
 80162f2:	b08a      	sub	sp, #40	@ 0x28
 80162f4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80162f6:	2300      	movs	r3, #0
 80162f8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80162fa:	f000 fb21 	bl	8016940 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80162fe:	4b1e      	ldr	r3, [pc, #120]	@ (8016378 <xTimerCreateTimerTask+0x88>)
 8016300:	681b      	ldr	r3, [r3, #0]
 8016302:	2b00      	cmp	r3, #0
 8016304:	d021      	beq.n	801634a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8016306:	2300      	movs	r3, #0
 8016308:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801630a:	2300      	movs	r3, #0
 801630c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801630e:	1d3a      	adds	r2, r7, #4
 8016310:	f107 0108 	add.w	r1, r7, #8
 8016314:	f107 030c 	add.w	r3, r7, #12
 8016318:	4618      	mov	r0, r3
 801631a:	f7fd fa37 	bl	801378c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801631e:	6879      	ldr	r1, [r7, #4]
 8016320:	68bb      	ldr	r3, [r7, #8]
 8016322:	68fa      	ldr	r2, [r7, #12]
 8016324:	9202      	str	r2, [sp, #8]
 8016326:	9301      	str	r3, [sp, #4]
 8016328:	2302      	movs	r3, #2
 801632a:	9300      	str	r3, [sp, #0]
 801632c:	2300      	movs	r3, #0
 801632e:	460a      	mov	r2, r1
 8016330:	4912      	ldr	r1, [pc, #72]	@ (801637c <xTimerCreateTimerTask+0x8c>)
 8016332:	4813      	ldr	r0, [pc, #76]	@ (8016380 <xTimerCreateTimerTask+0x90>)
 8016334:	f7fe fc68 	bl	8014c08 <xTaskCreateStatic>
 8016338:	4603      	mov	r3, r0
 801633a:	4a12      	ldr	r2, [pc, #72]	@ (8016384 <xTimerCreateTimerTask+0x94>)
 801633c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801633e:	4b11      	ldr	r3, [pc, #68]	@ (8016384 <xTimerCreateTimerTask+0x94>)
 8016340:	681b      	ldr	r3, [r3, #0]
 8016342:	2b00      	cmp	r3, #0
 8016344:	d001      	beq.n	801634a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8016346:	2301      	movs	r3, #1
 8016348:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 801634a:	697b      	ldr	r3, [r7, #20]
 801634c:	2b00      	cmp	r3, #0
 801634e:	d10d      	bne.n	801636c <xTimerCreateTimerTask+0x7c>
	__asm volatile
 8016350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016354:	b672      	cpsid	i
 8016356:	f383 8811 	msr	BASEPRI, r3
 801635a:	f3bf 8f6f 	isb	sy
 801635e:	f3bf 8f4f 	dsb	sy
 8016362:	b662      	cpsie	i
 8016364:	613b      	str	r3, [r7, #16]
}
 8016366:	bf00      	nop
 8016368:	bf00      	nop
 801636a:	e7fd      	b.n	8016368 <xTimerCreateTimerTask+0x78>
	return xReturn;
 801636c:	697b      	ldr	r3, [r7, #20]
}
 801636e:	4618      	mov	r0, r3
 8016370:	3718      	adds	r7, #24
 8016372:	46bd      	mov	sp, r7
 8016374:	bd80      	pop	{r7, pc}
 8016376:	bf00      	nop
 8016378:	200059dc 	.word	0x200059dc
 801637c:	0801882c 	.word	0x0801882c
 8016380:	080164c9 	.word	0x080164c9
 8016384:	200059e0 	.word	0x200059e0

08016388 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8016388:	b580      	push	{r7, lr}
 801638a:	b08a      	sub	sp, #40	@ 0x28
 801638c:	af00      	add	r7, sp, #0
 801638e:	60f8      	str	r0, [r7, #12]
 8016390:	60b9      	str	r1, [r7, #8]
 8016392:	607a      	str	r2, [r7, #4]
 8016394:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8016396:	2300      	movs	r3, #0
 8016398:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 801639a:	68fb      	ldr	r3, [r7, #12]
 801639c:	2b00      	cmp	r3, #0
 801639e:	d10d      	bne.n	80163bc <xTimerGenericCommand+0x34>
	__asm volatile
 80163a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80163a4:	b672      	cpsid	i
 80163a6:	f383 8811 	msr	BASEPRI, r3
 80163aa:	f3bf 8f6f 	isb	sy
 80163ae:	f3bf 8f4f 	dsb	sy
 80163b2:	b662      	cpsie	i
 80163b4:	623b      	str	r3, [r7, #32]
}
 80163b6:	bf00      	nop
 80163b8:	bf00      	nop
 80163ba:	e7fd      	b.n	80163b8 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80163bc:	4b19      	ldr	r3, [pc, #100]	@ (8016424 <xTimerGenericCommand+0x9c>)
 80163be:	681b      	ldr	r3, [r3, #0]
 80163c0:	2b00      	cmp	r3, #0
 80163c2:	d02a      	beq.n	801641a <xTimerGenericCommand+0x92>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80163c4:	68bb      	ldr	r3, [r7, #8]
 80163c6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80163c8:	687b      	ldr	r3, [r7, #4]
 80163ca:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80163cc:	68fb      	ldr	r3, [r7, #12]
 80163ce:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80163d0:	68bb      	ldr	r3, [r7, #8]
 80163d2:	2b05      	cmp	r3, #5
 80163d4:	dc18      	bgt.n	8016408 <xTimerGenericCommand+0x80>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80163d6:	f7ff fb73 	bl	8015ac0 <xTaskGetSchedulerState>
 80163da:	4603      	mov	r3, r0
 80163dc:	2b02      	cmp	r3, #2
 80163de:	d109      	bne.n	80163f4 <xTimerGenericCommand+0x6c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80163e0:	4b10      	ldr	r3, [pc, #64]	@ (8016424 <xTimerGenericCommand+0x9c>)
 80163e2:	6818      	ldr	r0, [r3, #0]
 80163e4:	f107 0110 	add.w	r1, r7, #16
 80163e8:	2300      	movs	r3, #0
 80163ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80163ec:	f7fd fe40 	bl	8014070 <xQueueGenericSend>
 80163f0:	6278      	str	r0, [r7, #36]	@ 0x24
 80163f2:	e012      	b.n	801641a <xTimerGenericCommand+0x92>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80163f4:	4b0b      	ldr	r3, [pc, #44]	@ (8016424 <xTimerGenericCommand+0x9c>)
 80163f6:	6818      	ldr	r0, [r3, #0]
 80163f8:	f107 0110 	add.w	r1, r7, #16
 80163fc:	2300      	movs	r3, #0
 80163fe:	2200      	movs	r2, #0
 8016400:	f7fd fe36 	bl	8014070 <xQueueGenericSend>
 8016404:	6278      	str	r0, [r7, #36]	@ 0x24
 8016406:	e008      	b.n	801641a <xTimerGenericCommand+0x92>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8016408:	4b06      	ldr	r3, [pc, #24]	@ (8016424 <xTimerGenericCommand+0x9c>)
 801640a:	6818      	ldr	r0, [r3, #0]
 801640c:	f107 0110 	add.w	r1, r7, #16
 8016410:	2300      	movs	r3, #0
 8016412:	683a      	ldr	r2, [r7, #0]
 8016414:	f7fd ff36 	bl	8014284 <xQueueGenericSendFromISR>
 8016418:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801641a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801641c:	4618      	mov	r0, r3
 801641e:	3728      	adds	r7, #40	@ 0x28
 8016420:	46bd      	mov	sp, r7
 8016422:	bd80      	pop	{r7, pc}
 8016424:	200059dc 	.word	0x200059dc

08016428 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8016428:	b580      	push	{r7, lr}
 801642a:	b088      	sub	sp, #32
 801642c:	af02      	add	r7, sp, #8
 801642e:	6078      	str	r0, [r7, #4]
 8016430:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016432:	4b24      	ldr	r3, [pc, #144]	@ (80164c4 <prvProcessExpiredTimer+0x9c>)
 8016434:	681b      	ldr	r3, [r3, #0]
 8016436:	68db      	ldr	r3, [r3, #12]
 8016438:	68db      	ldr	r3, [r3, #12]
 801643a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801643c:	697b      	ldr	r3, [r7, #20]
 801643e:	3304      	adds	r3, #4
 8016440:	4618      	mov	r0, r3
 8016442:	f7fd fc62 	bl	8013d0a <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8016446:	697b      	ldr	r3, [r7, #20]
 8016448:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801644c:	f003 0304 	and.w	r3, r3, #4
 8016450:	2b00      	cmp	r3, #0
 8016452:	d025      	beq.n	80164a0 <prvProcessExpiredTimer+0x78>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8016454:	697b      	ldr	r3, [r7, #20]
 8016456:	699a      	ldr	r2, [r3, #24]
 8016458:	687b      	ldr	r3, [r7, #4]
 801645a:	18d1      	adds	r1, r2, r3
 801645c:	687b      	ldr	r3, [r7, #4]
 801645e:	683a      	ldr	r2, [r7, #0]
 8016460:	6978      	ldr	r0, [r7, #20]
 8016462:	f000 f8d7 	bl	8016614 <prvInsertTimerInActiveList>
 8016466:	4603      	mov	r3, r0
 8016468:	2b00      	cmp	r3, #0
 801646a:	d022      	beq.n	80164b2 <prvProcessExpiredTimer+0x8a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801646c:	2300      	movs	r3, #0
 801646e:	9300      	str	r3, [sp, #0]
 8016470:	2300      	movs	r3, #0
 8016472:	687a      	ldr	r2, [r7, #4]
 8016474:	2100      	movs	r1, #0
 8016476:	6978      	ldr	r0, [r7, #20]
 8016478:	f7ff ff86 	bl	8016388 <xTimerGenericCommand>
 801647c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 801647e:	693b      	ldr	r3, [r7, #16]
 8016480:	2b00      	cmp	r3, #0
 8016482:	d116      	bne.n	80164b2 <prvProcessExpiredTimer+0x8a>
	__asm volatile
 8016484:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016488:	b672      	cpsid	i
 801648a:	f383 8811 	msr	BASEPRI, r3
 801648e:	f3bf 8f6f 	isb	sy
 8016492:	f3bf 8f4f 	dsb	sy
 8016496:	b662      	cpsie	i
 8016498:	60fb      	str	r3, [r7, #12]
}
 801649a:	bf00      	nop
 801649c:	bf00      	nop
 801649e:	e7fd      	b.n	801649c <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80164a0:	697b      	ldr	r3, [r7, #20]
 80164a2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80164a6:	f023 0301 	bic.w	r3, r3, #1
 80164aa:	b2da      	uxtb	r2, r3
 80164ac:	697b      	ldr	r3, [r7, #20]
 80164ae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80164b2:	697b      	ldr	r3, [r7, #20]
 80164b4:	6a1b      	ldr	r3, [r3, #32]
 80164b6:	6978      	ldr	r0, [r7, #20]
 80164b8:	4798      	blx	r3
}
 80164ba:	bf00      	nop
 80164bc:	3718      	adds	r7, #24
 80164be:	46bd      	mov	sp, r7
 80164c0:	bd80      	pop	{r7, pc}
 80164c2:	bf00      	nop
 80164c4:	200059d4 	.word	0x200059d4

080164c8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80164c8:	b580      	push	{r7, lr}
 80164ca:	b084      	sub	sp, #16
 80164cc:	af00      	add	r7, sp, #0
 80164ce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80164d0:	f107 0308 	add.w	r3, r7, #8
 80164d4:	4618      	mov	r0, r3
 80164d6:	f000 f859 	bl	801658c <prvGetNextExpireTime>
 80164da:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80164dc:	68bb      	ldr	r3, [r7, #8]
 80164de:	4619      	mov	r1, r3
 80164e0:	68f8      	ldr	r0, [r7, #12]
 80164e2:	f000 f805 	bl	80164f0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80164e6:	f000 f8d7 	bl	8016698 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80164ea:	bf00      	nop
 80164ec:	e7f0      	b.n	80164d0 <prvTimerTask+0x8>
	...

080164f0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80164f0:	b580      	push	{r7, lr}
 80164f2:	b084      	sub	sp, #16
 80164f4:	af00      	add	r7, sp, #0
 80164f6:	6078      	str	r0, [r7, #4]
 80164f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80164fa:	f7fe fdf7 	bl	80150ec <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80164fe:	f107 0308 	add.w	r3, r7, #8
 8016502:	4618      	mov	r0, r3
 8016504:	f000 f866 	bl	80165d4 <prvSampleTimeNow>
 8016508:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 801650a:	68bb      	ldr	r3, [r7, #8]
 801650c:	2b00      	cmp	r3, #0
 801650e:	d130      	bne.n	8016572 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8016510:	683b      	ldr	r3, [r7, #0]
 8016512:	2b00      	cmp	r3, #0
 8016514:	d10a      	bne.n	801652c <prvProcessTimerOrBlockTask+0x3c>
 8016516:	687a      	ldr	r2, [r7, #4]
 8016518:	68fb      	ldr	r3, [r7, #12]
 801651a:	429a      	cmp	r2, r3
 801651c:	d806      	bhi.n	801652c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801651e:	f7fe fdf3 	bl	8015108 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8016522:	68f9      	ldr	r1, [r7, #12]
 8016524:	6878      	ldr	r0, [r7, #4]
 8016526:	f7ff ff7f 	bl	8016428 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 801652a:	e024      	b.n	8016576 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 801652c:	683b      	ldr	r3, [r7, #0]
 801652e:	2b00      	cmp	r3, #0
 8016530:	d008      	beq.n	8016544 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8016532:	4b13      	ldr	r3, [pc, #76]	@ (8016580 <prvProcessTimerOrBlockTask+0x90>)
 8016534:	681b      	ldr	r3, [r3, #0]
 8016536:	681b      	ldr	r3, [r3, #0]
 8016538:	2b00      	cmp	r3, #0
 801653a:	d101      	bne.n	8016540 <prvProcessTimerOrBlockTask+0x50>
 801653c:	2301      	movs	r3, #1
 801653e:	e000      	b.n	8016542 <prvProcessTimerOrBlockTask+0x52>
 8016540:	2300      	movs	r3, #0
 8016542:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8016544:	4b0f      	ldr	r3, [pc, #60]	@ (8016584 <prvProcessTimerOrBlockTask+0x94>)
 8016546:	6818      	ldr	r0, [r3, #0]
 8016548:	687a      	ldr	r2, [r7, #4]
 801654a:	68fb      	ldr	r3, [r7, #12]
 801654c:	1ad3      	subs	r3, r2, r3
 801654e:	683a      	ldr	r2, [r7, #0]
 8016550:	4619      	mov	r1, r3
 8016552:	f7fe fb25 	bl	8014ba0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8016556:	f7fe fdd7 	bl	8015108 <xTaskResumeAll>
 801655a:	4603      	mov	r3, r0
 801655c:	2b00      	cmp	r3, #0
 801655e:	d10a      	bne.n	8016576 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8016560:	4b09      	ldr	r3, [pc, #36]	@ (8016588 <prvProcessTimerOrBlockTask+0x98>)
 8016562:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016566:	601a      	str	r2, [r3, #0]
 8016568:	f3bf 8f4f 	dsb	sy
 801656c:	f3bf 8f6f 	isb	sy
}
 8016570:	e001      	b.n	8016576 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8016572:	f7fe fdc9 	bl	8015108 <xTaskResumeAll>
}
 8016576:	bf00      	nop
 8016578:	3710      	adds	r7, #16
 801657a:	46bd      	mov	sp, r7
 801657c:	bd80      	pop	{r7, pc}
 801657e:	bf00      	nop
 8016580:	200059d8 	.word	0x200059d8
 8016584:	200059dc 	.word	0x200059dc
 8016588:	e000ed04 	.word	0xe000ed04

0801658c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 801658c:	b480      	push	{r7}
 801658e:	b085      	sub	sp, #20
 8016590:	af00      	add	r7, sp, #0
 8016592:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8016594:	4b0e      	ldr	r3, [pc, #56]	@ (80165d0 <prvGetNextExpireTime+0x44>)
 8016596:	681b      	ldr	r3, [r3, #0]
 8016598:	681b      	ldr	r3, [r3, #0]
 801659a:	2b00      	cmp	r3, #0
 801659c:	d101      	bne.n	80165a2 <prvGetNextExpireTime+0x16>
 801659e:	2201      	movs	r2, #1
 80165a0:	e000      	b.n	80165a4 <prvGetNextExpireTime+0x18>
 80165a2:	2200      	movs	r2, #0
 80165a4:	687b      	ldr	r3, [r7, #4]
 80165a6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80165a8:	687b      	ldr	r3, [r7, #4]
 80165aa:	681b      	ldr	r3, [r3, #0]
 80165ac:	2b00      	cmp	r3, #0
 80165ae:	d105      	bne.n	80165bc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80165b0:	4b07      	ldr	r3, [pc, #28]	@ (80165d0 <prvGetNextExpireTime+0x44>)
 80165b2:	681b      	ldr	r3, [r3, #0]
 80165b4:	68db      	ldr	r3, [r3, #12]
 80165b6:	681b      	ldr	r3, [r3, #0]
 80165b8:	60fb      	str	r3, [r7, #12]
 80165ba:	e001      	b.n	80165c0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80165bc:	2300      	movs	r3, #0
 80165be:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80165c0:	68fb      	ldr	r3, [r7, #12]
}
 80165c2:	4618      	mov	r0, r3
 80165c4:	3714      	adds	r7, #20
 80165c6:	46bd      	mov	sp, r7
 80165c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165cc:	4770      	bx	lr
 80165ce:	bf00      	nop
 80165d0:	200059d4 	.word	0x200059d4

080165d4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80165d4:	b580      	push	{r7, lr}
 80165d6:	b084      	sub	sp, #16
 80165d8:	af00      	add	r7, sp, #0
 80165da:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80165dc:	f7fe fe34 	bl	8015248 <xTaskGetTickCount>
 80165e0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80165e2:	4b0b      	ldr	r3, [pc, #44]	@ (8016610 <prvSampleTimeNow+0x3c>)
 80165e4:	681b      	ldr	r3, [r3, #0]
 80165e6:	68fa      	ldr	r2, [r7, #12]
 80165e8:	429a      	cmp	r2, r3
 80165ea:	d205      	bcs.n	80165f8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80165ec:	f000 f940 	bl	8016870 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80165f0:	687b      	ldr	r3, [r7, #4]
 80165f2:	2201      	movs	r2, #1
 80165f4:	601a      	str	r2, [r3, #0]
 80165f6:	e002      	b.n	80165fe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80165f8:	687b      	ldr	r3, [r7, #4]
 80165fa:	2200      	movs	r2, #0
 80165fc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80165fe:	4a04      	ldr	r2, [pc, #16]	@ (8016610 <prvSampleTimeNow+0x3c>)
 8016600:	68fb      	ldr	r3, [r7, #12]
 8016602:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8016604:	68fb      	ldr	r3, [r7, #12]
}
 8016606:	4618      	mov	r0, r3
 8016608:	3710      	adds	r7, #16
 801660a:	46bd      	mov	sp, r7
 801660c:	bd80      	pop	{r7, pc}
 801660e:	bf00      	nop
 8016610:	200059e4 	.word	0x200059e4

08016614 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8016614:	b580      	push	{r7, lr}
 8016616:	b086      	sub	sp, #24
 8016618:	af00      	add	r7, sp, #0
 801661a:	60f8      	str	r0, [r7, #12]
 801661c:	60b9      	str	r1, [r7, #8]
 801661e:	607a      	str	r2, [r7, #4]
 8016620:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8016622:	2300      	movs	r3, #0
 8016624:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8016626:	68fb      	ldr	r3, [r7, #12]
 8016628:	68ba      	ldr	r2, [r7, #8]
 801662a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801662c:	68fb      	ldr	r3, [r7, #12]
 801662e:	68fa      	ldr	r2, [r7, #12]
 8016630:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8016632:	68ba      	ldr	r2, [r7, #8]
 8016634:	687b      	ldr	r3, [r7, #4]
 8016636:	429a      	cmp	r2, r3
 8016638:	d812      	bhi.n	8016660 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801663a:	687a      	ldr	r2, [r7, #4]
 801663c:	683b      	ldr	r3, [r7, #0]
 801663e:	1ad2      	subs	r2, r2, r3
 8016640:	68fb      	ldr	r3, [r7, #12]
 8016642:	699b      	ldr	r3, [r3, #24]
 8016644:	429a      	cmp	r2, r3
 8016646:	d302      	bcc.n	801664e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8016648:	2301      	movs	r3, #1
 801664a:	617b      	str	r3, [r7, #20]
 801664c:	e01b      	b.n	8016686 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 801664e:	4b10      	ldr	r3, [pc, #64]	@ (8016690 <prvInsertTimerInActiveList+0x7c>)
 8016650:	681a      	ldr	r2, [r3, #0]
 8016652:	68fb      	ldr	r3, [r7, #12]
 8016654:	3304      	adds	r3, #4
 8016656:	4619      	mov	r1, r3
 8016658:	4610      	mov	r0, r2
 801665a:	f7fd fb1d 	bl	8013c98 <vListInsert>
 801665e:	e012      	b.n	8016686 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8016660:	687a      	ldr	r2, [r7, #4]
 8016662:	683b      	ldr	r3, [r7, #0]
 8016664:	429a      	cmp	r2, r3
 8016666:	d206      	bcs.n	8016676 <prvInsertTimerInActiveList+0x62>
 8016668:	68ba      	ldr	r2, [r7, #8]
 801666a:	683b      	ldr	r3, [r7, #0]
 801666c:	429a      	cmp	r2, r3
 801666e:	d302      	bcc.n	8016676 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8016670:	2301      	movs	r3, #1
 8016672:	617b      	str	r3, [r7, #20]
 8016674:	e007      	b.n	8016686 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8016676:	4b07      	ldr	r3, [pc, #28]	@ (8016694 <prvInsertTimerInActiveList+0x80>)
 8016678:	681a      	ldr	r2, [r3, #0]
 801667a:	68fb      	ldr	r3, [r7, #12]
 801667c:	3304      	adds	r3, #4
 801667e:	4619      	mov	r1, r3
 8016680:	4610      	mov	r0, r2
 8016682:	f7fd fb09 	bl	8013c98 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8016686:	697b      	ldr	r3, [r7, #20]
}
 8016688:	4618      	mov	r0, r3
 801668a:	3718      	adds	r7, #24
 801668c:	46bd      	mov	sp, r7
 801668e:	bd80      	pop	{r7, pc}
 8016690:	200059d8 	.word	0x200059d8
 8016694:	200059d4 	.word	0x200059d4

08016698 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8016698:	b580      	push	{r7, lr}
 801669a:	b08e      	sub	sp, #56	@ 0x38
 801669c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801669e:	e0d4      	b.n	801684a <prvProcessReceivedCommands+0x1b2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80166a0:	687b      	ldr	r3, [r7, #4]
 80166a2:	2b00      	cmp	r3, #0
 80166a4:	da1b      	bge.n	80166de <prvProcessReceivedCommands+0x46>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80166a6:	1d3b      	adds	r3, r7, #4
 80166a8:	3304      	adds	r3, #4
 80166aa:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80166ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80166ae:	2b00      	cmp	r3, #0
 80166b0:	d10d      	bne.n	80166ce <prvProcessReceivedCommands+0x36>
	__asm volatile
 80166b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80166b6:	b672      	cpsid	i
 80166b8:	f383 8811 	msr	BASEPRI, r3
 80166bc:	f3bf 8f6f 	isb	sy
 80166c0:	f3bf 8f4f 	dsb	sy
 80166c4:	b662      	cpsie	i
 80166c6:	61fb      	str	r3, [r7, #28]
}
 80166c8:	bf00      	nop
 80166ca:	bf00      	nop
 80166cc:	e7fd      	b.n	80166ca <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80166ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80166d0:	681b      	ldr	r3, [r3, #0]
 80166d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80166d4:	6850      	ldr	r0, [r2, #4]
 80166d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80166d8:	6892      	ldr	r2, [r2, #8]
 80166da:	4611      	mov	r1, r2
 80166dc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80166de:	687b      	ldr	r3, [r7, #4]
 80166e0:	2b00      	cmp	r3, #0
 80166e2:	f2c0 80b2 	blt.w	801684a <prvProcessReceivedCommands+0x1b2>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80166e6:	68fb      	ldr	r3, [r7, #12]
 80166e8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80166ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80166ec:	695b      	ldr	r3, [r3, #20]
 80166ee:	2b00      	cmp	r3, #0
 80166f0:	d004      	beq.n	80166fc <prvProcessReceivedCommands+0x64>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80166f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80166f4:	3304      	adds	r3, #4
 80166f6:	4618      	mov	r0, r3
 80166f8:	f7fd fb07 	bl	8013d0a <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80166fc:	463b      	mov	r3, r7
 80166fe:	4618      	mov	r0, r3
 8016700:	f7ff ff68 	bl	80165d4 <prvSampleTimeNow>
 8016704:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8016706:	687b      	ldr	r3, [r7, #4]
 8016708:	2b09      	cmp	r3, #9
 801670a:	f200 809b 	bhi.w	8016844 <prvProcessReceivedCommands+0x1ac>
 801670e:	a201      	add	r2, pc, #4	@ (adr r2, 8016714 <prvProcessReceivedCommands+0x7c>)
 8016710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016714:	0801673d 	.word	0x0801673d
 8016718:	0801673d 	.word	0x0801673d
 801671c:	0801673d 	.word	0x0801673d
 8016720:	080167b7 	.word	0x080167b7
 8016724:	080167cb 	.word	0x080167cb
 8016728:	0801681b 	.word	0x0801681b
 801672c:	0801673d 	.word	0x0801673d
 8016730:	0801673d 	.word	0x0801673d
 8016734:	080167b7 	.word	0x080167b7
 8016738:	080167cb 	.word	0x080167cb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801673c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801673e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016742:	f043 0301 	orr.w	r3, r3, #1
 8016746:	b2da      	uxtb	r2, r3
 8016748:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801674a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801674e:	68ba      	ldr	r2, [r7, #8]
 8016750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016752:	699b      	ldr	r3, [r3, #24]
 8016754:	18d1      	adds	r1, r2, r3
 8016756:	68bb      	ldr	r3, [r7, #8]
 8016758:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801675a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801675c:	f7ff ff5a 	bl	8016614 <prvInsertTimerInActiveList>
 8016760:	4603      	mov	r3, r0
 8016762:	2b00      	cmp	r3, #0
 8016764:	d070      	beq.n	8016848 <prvProcessReceivedCommands+0x1b0>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8016766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016768:	6a1b      	ldr	r3, [r3, #32]
 801676a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801676c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801676e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016770:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016774:	f003 0304 	and.w	r3, r3, #4
 8016778:	2b00      	cmp	r3, #0
 801677a:	d065      	beq.n	8016848 <prvProcessReceivedCommands+0x1b0>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 801677c:	68ba      	ldr	r2, [r7, #8]
 801677e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016780:	699b      	ldr	r3, [r3, #24]
 8016782:	441a      	add	r2, r3
 8016784:	2300      	movs	r3, #0
 8016786:	9300      	str	r3, [sp, #0]
 8016788:	2300      	movs	r3, #0
 801678a:	2100      	movs	r1, #0
 801678c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801678e:	f7ff fdfb 	bl	8016388 <xTimerGenericCommand>
 8016792:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8016794:	6a3b      	ldr	r3, [r7, #32]
 8016796:	2b00      	cmp	r3, #0
 8016798:	d156      	bne.n	8016848 <prvProcessReceivedCommands+0x1b0>
	__asm volatile
 801679a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801679e:	b672      	cpsid	i
 80167a0:	f383 8811 	msr	BASEPRI, r3
 80167a4:	f3bf 8f6f 	isb	sy
 80167a8:	f3bf 8f4f 	dsb	sy
 80167ac:	b662      	cpsie	i
 80167ae:	61bb      	str	r3, [r7, #24]
}
 80167b0:	bf00      	nop
 80167b2:	bf00      	nop
 80167b4:	e7fd      	b.n	80167b2 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80167b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80167b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80167bc:	f023 0301 	bic.w	r3, r3, #1
 80167c0:	b2da      	uxtb	r2, r3
 80167c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80167c4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80167c8:	e03f      	b.n	801684a <prvProcessReceivedCommands+0x1b2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80167ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80167cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80167d0:	f043 0301 	orr.w	r3, r3, #1
 80167d4:	b2da      	uxtb	r2, r3
 80167d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80167d8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80167dc:	68ba      	ldr	r2, [r7, #8]
 80167de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80167e0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80167e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80167e4:	699b      	ldr	r3, [r3, #24]
 80167e6:	2b00      	cmp	r3, #0
 80167e8:	d10d      	bne.n	8016806 <prvProcessReceivedCommands+0x16e>
	__asm volatile
 80167ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80167ee:	b672      	cpsid	i
 80167f0:	f383 8811 	msr	BASEPRI, r3
 80167f4:	f3bf 8f6f 	isb	sy
 80167f8:	f3bf 8f4f 	dsb	sy
 80167fc:	b662      	cpsie	i
 80167fe:	617b      	str	r3, [r7, #20]
}
 8016800:	bf00      	nop
 8016802:	bf00      	nop
 8016804:	e7fd      	b.n	8016802 <prvProcessReceivedCommands+0x16a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8016806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016808:	699a      	ldr	r2, [r3, #24]
 801680a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801680c:	18d1      	adds	r1, r2, r3
 801680e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016810:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016812:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016814:	f7ff fefe 	bl	8016614 <prvInsertTimerInActiveList>
					break;
 8016818:	e017      	b.n	801684a <prvProcessReceivedCommands+0x1b2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 801681a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801681c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016820:	f003 0302 	and.w	r3, r3, #2
 8016824:	2b00      	cmp	r3, #0
 8016826:	d103      	bne.n	8016830 <prvProcessReceivedCommands+0x198>
						{
							vPortFree( pxTimer );
 8016828:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801682a:	f000 fbd3 	bl	8016fd4 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801682e:	e00c      	b.n	801684a <prvProcessReceivedCommands+0x1b2>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8016830:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016832:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016836:	f023 0301 	bic.w	r3, r3, #1
 801683a:	b2da      	uxtb	r2, r3
 801683c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801683e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8016842:	e002      	b.n	801684a <prvProcessReceivedCommands+0x1b2>

				default	:
					/* Don't expect to get here. */
					break;
 8016844:	bf00      	nop
 8016846:	e000      	b.n	801684a <prvProcessReceivedCommands+0x1b2>
					break;
 8016848:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801684a:	4b08      	ldr	r3, [pc, #32]	@ (801686c <prvProcessReceivedCommands+0x1d4>)
 801684c:	681b      	ldr	r3, [r3, #0]
 801684e:	1d39      	adds	r1, r7, #4
 8016850:	2200      	movs	r2, #0
 8016852:	4618      	mov	r0, r3
 8016854:	f7fd fdba 	bl	80143cc <xQueueReceive>
 8016858:	4603      	mov	r3, r0
 801685a:	2b00      	cmp	r3, #0
 801685c:	f47f af20 	bne.w	80166a0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8016860:	bf00      	nop
 8016862:	bf00      	nop
 8016864:	3730      	adds	r7, #48	@ 0x30
 8016866:	46bd      	mov	sp, r7
 8016868:	bd80      	pop	{r7, pc}
 801686a:	bf00      	nop
 801686c:	200059dc 	.word	0x200059dc

08016870 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8016870:	b580      	push	{r7, lr}
 8016872:	b088      	sub	sp, #32
 8016874:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8016876:	e04b      	b.n	8016910 <prvSwitchTimerLists+0xa0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8016878:	4b2f      	ldr	r3, [pc, #188]	@ (8016938 <prvSwitchTimerLists+0xc8>)
 801687a:	681b      	ldr	r3, [r3, #0]
 801687c:	68db      	ldr	r3, [r3, #12]
 801687e:	681b      	ldr	r3, [r3, #0]
 8016880:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016882:	4b2d      	ldr	r3, [pc, #180]	@ (8016938 <prvSwitchTimerLists+0xc8>)
 8016884:	681b      	ldr	r3, [r3, #0]
 8016886:	68db      	ldr	r3, [r3, #12]
 8016888:	68db      	ldr	r3, [r3, #12]
 801688a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801688c:	68fb      	ldr	r3, [r7, #12]
 801688e:	3304      	adds	r3, #4
 8016890:	4618      	mov	r0, r3
 8016892:	f7fd fa3a 	bl	8013d0a <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8016896:	68fb      	ldr	r3, [r7, #12]
 8016898:	6a1b      	ldr	r3, [r3, #32]
 801689a:	68f8      	ldr	r0, [r7, #12]
 801689c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801689e:	68fb      	ldr	r3, [r7, #12]
 80168a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80168a4:	f003 0304 	and.w	r3, r3, #4
 80168a8:	2b00      	cmp	r3, #0
 80168aa:	d031      	beq.n	8016910 <prvSwitchTimerLists+0xa0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80168ac:	68fb      	ldr	r3, [r7, #12]
 80168ae:	699b      	ldr	r3, [r3, #24]
 80168b0:	693a      	ldr	r2, [r7, #16]
 80168b2:	4413      	add	r3, r2
 80168b4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80168b6:	68ba      	ldr	r2, [r7, #8]
 80168b8:	693b      	ldr	r3, [r7, #16]
 80168ba:	429a      	cmp	r2, r3
 80168bc:	d90e      	bls.n	80168dc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80168be:	68fb      	ldr	r3, [r7, #12]
 80168c0:	68ba      	ldr	r2, [r7, #8]
 80168c2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80168c4:	68fb      	ldr	r3, [r7, #12]
 80168c6:	68fa      	ldr	r2, [r7, #12]
 80168c8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80168ca:	4b1b      	ldr	r3, [pc, #108]	@ (8016938 <prvSwitchTimerLists+0xc8>)
 80168cc:	681a      	ldr	r2, [r3, #0]
 80168ce:	68fb      	ldr	r3, [r7, #12]
 80168d0:	3304      	adds	r3, #4
 80168d2:	4619      	mov	r1, r3
 80168d4:	4610      	mov	r0, r2
 80168d6:	f7fd f9df 	bl	8013c98 <vListInsert>
 80168da:	e019      	b.n	8016910 <prvSwitchTimerLists+0xa0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80168dc:	2300      	movs	r3, #0
 80168de:	9300      	str	r3, [sp, #0]
 80168e0:	2300      	movs	r3, #0
 80168e2:	693a      	ldr	r2, [r7, #16]
 80168e4:	2100      	movs	r1, #0
 80168e6:	68f8      	ldr	r0, [r7, #12]
 80168e8:	f7ff fd4e 	bl	8016388 <xTimerGenericCommand>
 80168ec:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80168ee:	687b      	ldr	r3, [r7, #4]
 80168f0:	2b00      	cmp	r3, #0
 80168f2:	d10d      	bne.n	8016910 <prvSwitchTimerLists+0xa0>
	__asm volatile
 80168f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80168f8:	b672      	cpsid	i
 80168fa:	f383 8811 	msr	BASEPRI, r3
 80168fe:	f3bf 8f6f 	isb	sy
 8016902:	f3bf 8f4f 	dsb	sy
 8016906:	b662      	cpsie	i
 8016908:	603b      	str	r3, [r7, #0]
}
 801690a:	bf00      	nop
 801690c:	bf00      	nop
 801690e:	e7fd      	b.n	801690c <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8016910:	4b09      	ldr	r3, [pc, #36]	@ (8016938 <prvSwitchTimerLists+0xc8>)
 8016912:	681b      	ldr	r3, [r3, #0]
 8016914:	681b      	ldr	r3, [r3, #0]
 8016916:	2b00      	cmp	r3, #0
 8016918:	d1ae      	bne.n	8016878 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 801691a:	4b07      	ldr	r3, [pc, #28]	@ (8016938 <prvSwitchTimerLists+0xc8>)
 801691c:	681b      	ldr	r3, [r3, #0]
 801691e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8016920:	4b06      	ldr	r3, [pc, #24]	@ (801693c <prvSwitchTimerLists+0xcc>)
 8016922:	681b      	ldr	r3, [r3, #0]
 8016924:	4a04      	ldr	r2, [pc, #16]	@ (8016938 <prvSwitchTimerLists+0xc8>)
 8016926:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8016928:	4a04      	ldr	r2, [pc, #16]	@ (801693c <prvSwitchTimerLists+0xcc>)
 801692a:	697b      	ldr	r3, [r7, #20]
 801692c:	6013      	str	r3, [r2, #0]
}
 801692e:	bf00      	nop
 8016930:	3718      	adds	r7, #24
 8016932:	46bd      	mov	sp, r7
 8016934:	bd80      	pop	{r7, pc}
 8016936:	bf00      	nop
 8016938:	200059d4 	.word	0x200059d4
 801693c:	200059d8 	.word	0x200059d8

08016940 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8016940:	b580      	push	{r7, lr}
 8016942:	b082      	sub	sp, #8
 8016944:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8016946:	f000 f949 	bl	8016bdc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 801694a:	4b15      	ldr	r3, [pc, #84]	@ (80169a0 <prvCheckForValidListAndQueue+0x60>)
 801694c:	681b      	ldr	r3, [r3, #0]
 801694e:	2b00      	cmp	r3, #0
 8016950:	d120      	bne.n	8016994 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8016952:	4814      	ldr	r0, [pc, #80]	@ (80169a4 <prvCheckForValidListAndQueue+0x64>)
 8016954:	f7fd f94f 	bl	8013bf6 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8016958:	4813      	ldr	r0, [pc, #76]	@ (80169a8 <prvCheckForValidListAndQueue+0x68>)
 801695a:	f7fd f94c 	bl	8013bf6 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801695e:	4b13      	ldr	r3, [pc, #76]	@ (80169ac <prvCheckForValidListAndQueue+0x6c>)
 8016960:	4a10      	ldr	r2, [pc, #64]	@ (80169a4 <prvCheckForValidListAndQueue+0x64>)
 8016962:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8016964:	4b12      	ldr	r3, [pc, #72]	@ (80169b0 <prvCheckForValidListAndQueue+0x70>)
 8016966:	4a10      	ldr	r2, [pc, #64]	@ (80169a8 <prvCheckForValidListAndQueue+0x68>)
 8016968:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801696a:	2300      	movs	r3, #0
 801696c:	9300      	str	r3, [sp, #0]
 801696e:	4b11      	ldr	r3, [pc, #68]	@ (80169b4 <prvCheckForValidListAndQueue+0x74>)
 8016970:	4a11      	ldr	r2, [pc, #68]	@ (80169b8 <prvCheckForValidListAndQueue+0x78>)
 8016972:	2110      	movs	r1, #16
 8016974:	200a      	movs	r0, #10
 8016976:	f7fd fa5f 	bl	8013e38 <xQueueGenericCreateStatic>
 801697a:	4603      	mov	r3, r0
 801697c:	4a08      	ldr	r2, [pc, #32]	@ (80169a0 <prvCheckForValidListAndQueue+0x60>)
 801697e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8016980:	4b07      	ldr	r3, [pc, #28]	@ (80169a0 <prvCheckForValidListAndQueue+0x60>)
 8016982:	681b      	ldr	r3, [r3, #0]
 8016984:	2b00      	cmp	r3, #0
 8016986:	d005      	beq.n	8016994 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8016988:	4b05      	ldr	r3, [pc, #20]	@ (80169a0 <prvCheckForValidListAndQueue+0x60>)
 801698a:	681b      	ldr	r3, [r3, #0]
 801698c:	490b      	ldr	r1, [pc, #44]	@ (80169bc <prvCheckForValidListAndQueue+0x7c>)
 801698e:	4618      	mov	r0, r3
 8016990:	f7fe f8b2 	bl	8014af8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8016994:	f000 f958 	bl	8016c48 <vPortExitCritical>
}
 8016998:	bf00      	nop
 801699a:	46bd      	mov	sp, r7
 801699c:	bd80      	pop	{r7, pc}
 801699e:	bf00      	nop
 80169a0:	200059dc 	.word	0x200059dc
 80169a4:	200059ac 	.word	0x200059ac
 80169a8:	200059c0 	.word	0x200059c0
 80169ac:	200059d4 	.word	0x200059d4
 80169b0:	200059d8 	.word	0x200059d8
 80169b4:	20005a88 	.word	0x20005a88
 80169b8:	200059e8 	.word	0x200059e8
 80169bc:	08018834 	.word	0x08018834

080169c0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80169c0:	b480      	push	{r7}
 80169c2:	b085      	sub	sp, #20
 80169c4:	af00      	add	r7, sp, #0
 80169c6:	60f8      	str	r0, [r7, #12]
 80169c8:	60b9      	str	r1, [r7, #8]
 80169ca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80169cc:	68fb      	ldr	r3, [r7, #12]
 80169ce:	3b04      	subs	r3, #4
 80169d0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80169d2:	68fb      	ldr	r3, [r7, #12]
 80169d4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80169d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80169da:	68fb      	ldr	r3, [r7, #12]
 80169dc:	3b04      	subs	r3, #4
 80169de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80169e0:	68bb      	ldr	r3, [r7, #8]
 80169e2:	f023 0201 	bic.w	r2, r3, #1
 80169e6:	68fb      	ldr	r3, [r7, #12]
 80169e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80169ea:	68fb      	ldr	r3, [r7, #12]
 80169ec:	3b04      	subs	r3, #4
 80169ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80169f0:	4a0c      	ldr	r2, [pc, #48]	@ (8016a24 <pxPortInitialiseStack+0x64>)
 80169f2:	68fb      	ldr	r3, [r7, #12]
 80169f4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80169f6:	68fb      	ldr	r3, [r7, #12]
 80169f8:	3b14      	subs	r3, #20
 80169fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80169fc:	687a      	ldr	r2, [r7, #4]
 80169fe:	68fb      	ldr	r3, [r7, #12]
 8016a00:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8016a02:	68fb      	ldr	r3, [r7, #12]
 8016a04:	3b04      	subs	r3, #4
 8016a06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8016a08:	68fb      	ldr	r3, [r7, #12]
 8016a0a:	f06f 0202 	mvn.w	r2, #2
 8016a0e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8016a10:	68fb      	ldr	r3, [r7, #12]
 8016a12:	3b20      	subs	r3, #32
 8016a14:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8016a16:	68fb      	ldr	r3, [r7, #12]
}
 8016a18:	4618      	mov	r0, r3
 8016a1a:	3714      	adds	r7, #20
 8016a1c:	46bd      	mov	sp, r7
 8016a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a22:	4770      	bx	lr
 8016a24:	08016a29 	.word	0x08016a29

08016a28 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8016a28:	b480      	push	{r7}
 8016a2a:	b085      	sub	sp, #20
 8016a2c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8016a2e:	2300      	movs	r3, #0
 8016a30:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8016a32:	4b15      	ldr	r3, [pc, #84]	@ (8016a88 <prvTaskExitError+0x60>)
 8016a34:	681b      	ldr	r3, [r3, #0]
 8016a36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016a3a:	d00d      	beq.n	8016a58 <prvTaskExitError+0x30>
	__asm volatile
 8016a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016a40:	b672      	cpsid	i
 8016a42:	f383 8811 	msr	BASEPRI, r3
 8016a46:	f3bf 8f6f 	isb	sy
 8016a4a:	f3bf 8f4f 	dsb	sy
 8016a4e:	b662      	cpsie	i
 8016a50:	60fb      	str	r3, [r7, #12]
}
 8016a52:	bf00      	nop
 8016a54:	bf00      	nop
 8016a56:	e7fd      	b.n	8016a54 <prvTaskExitError+0x2c>
	__asm volatile
 8016a58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016a5c:	b672      	cpsid	i
 8016a5e:	f383 8811 	msr	BASEPRI, r3
 8016a62:	f3bf 8f6f 	isb	sy
 8016a66:	f3bf 8f4f 	dsb	sy
 8016a6a:	b662      	cpsie	i
 8016a6c:	60bb      	str	r3, [r7, #8]
}
 8016a6e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8016a70:	bf00      	nop
 8016a72:	687b      	ldr	r3, [r7, #4]
 8016a74:	2b00      	cmp	r3, #0
 8016a76:	d0fc      	beq.n	8016a72 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8016a78:	bf00      	nop
 8016a7a:	bf00      	nop
 8016a7c:	3714      	adds	r7, #20
 8016a7e:	46bd      	mov	sp, r7
 8016a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a84:	4770      	bx	lr
 8016a86:	bf00      	nop
 8016a88:	2000001c 	.word	0x2000001c
 8016a8c:	00000000 	.word	0x00000000

08016a90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8016a90:	4b07      	ldr	r3, [pc, #28]	@ (8016ab0 <pxCurrentTCBConst2>)
 8016a92:	6819      	ldr	r1, [r3, #0]
 8016a94:	6808      	ldr	r0, [r1, #0]
 8016a96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016a9a:	f380 8809 	msr	PSP, r0
 8016a9e:	f3bf 8f6f 	isb	sy
 8016aa2:	f04f 0000 	mov.w	r0, #0
 8016aa6:	f380 8811 	msr	BASEPRI, r0
 8016aaa:	4770      	bx	lr
 8016aac:	f3af 8000 	nop.w

08016ab0 <pxCurrentTCBConst2>:
 8016ab0:	200054ac 	.word	0x200054ac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8016ab4:	bf00      	nop
 8016ab6:	bf00      	nop

08016ab8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8016ab8:	4808      	ldr	r0, [pc, #32]	@ (8016adc <prvPortStartFirstTask+0x24>)
 8016aba:	6800      	ldr	r0, [r0, #0]
 8016abc:	6800      	ldr	r0, [r0, #0]
 8016abe:	f380 8808 	msr	MSP, r0
 8016ac2:	f04f 0000 	mov.w	r0, #0
 8016ac6:	f380 8814 	msr	CONTROL, r0
 8016aca:	b662      	cpsie	i
 8016acc:	b661      	cpsie	f
 8016ace:	f3bf 8f4f 	dsb	sy
 8016ad2:	f3bf 8f6f 	isb	sy
 8016ad6:	df00      	svc	0
 8016ad8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8016ada:	bf00      	nop
 8016adc:	e000ed08 	.word	0xe000ed08

08016ae0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8016ae0:	b580      	push	{r7, lr}
 8016ae2:	b084      	sub	sp, #16
 8016ae4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8016ae6:	4b37      	ldr	r3, [pc, #220]	@ (8016bc4 <xPortStartScheduler+0xe4>)
 8016ae8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8016aea:	68fb      	ldr	r3, [r7, #12]
 8016aec:	781b      	ldrb	r3, [r3, #0]
 8016aee:	b2db      	uxtb	r3, r3
 8016af0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8016af2:	68fb      	ldr	r3, [r7, #12]
 8016af4:	22ff      	movs	r2, #255	@ 0xff
 8016af6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8016af8:	68fb      	ldr	r3, [r7, #12]
 8016afa:	781b      	ldrb	r3, [r3, #0]
 8016afc:	b2db      	uxtb	r3, r3
 8016afe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8016b00:	78fb      	ldrb	r3, [r7, #3]
 8016b02:	b2db      	uxtb	r3, r3
 8016b04:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8016b08:	b2da      	uxtb	r2, r3
 8016b0a:	4b2f      	ldr	r3, [pc, #188]	@ (8016bc8 <xPortStartScheduler+0xe8>)
 8016b0c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8016b0e:	4b2f      	ldr	r3, [pc, #188]	@ (8016bcc <xPortStartScheduler+0xec>)
 8016b10:	2207      	movs	r2, #7
 8016b12:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016b14:	e009      	b.n	8016b2a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8016b16:	4b2d      	ldr	r3, [pc, #180]	@ (8016bcc <xPortStartScheduler+0xec>)
 8016b18:	681b      	ldr	r3, [r3, #0]
 8016b1a:	3b01      	subs	r3, #1
 8016b1c:	4a2b      	ldr	r2, [pc, #172]	@ (8016bcc <xPortStartScheduler+0xec>)
 8016b1e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8016b20:	78fb      	ldrb	r3, [r7, #3]
 8016b22:	b2db      	uxtb	r3, r3
 8016b24:	005b      	lsls	r3, r3, #1
 8016b26:	b2db      	uxtb	r3, r3
 8016b28:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016b2a:	78fb      	ldrb	r3, [r7, #3]
 8016b2c:	b2db      	uxtb	r3, r3
 8016b2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016b32:	2b80      	cmp	r3, #128	@ 0x80
 8016b34:	d0ef      	beq.n	8016b16 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8016b36:	4b25      	ldr	r3, [pc, #148]	@ (8016bcc <xPortStartScheduler+0xec>)
 8016b38:	681b      	ldr	r3, [r3, #0]
 8016b3a:	f1c3 0307 	rsb	r3, r3, #7
 8016b3e:	2b04      	cmp	r3, #4
 8016b40:	d00d      	beq.n	8016b5e <xPortStartScheduler+0x7e>
	__asm volatile
 8016b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016b46:	b672      	cpsid	i
 8016b48:	f383 8811 	msr	BASEPRI, r3
 8016b4c:	f3bf 8f6f 	isb	sy
 8016b50:	f3bf 8f4f 	dsb	sy
 8016b54:	b662      	cpsie	i
 8016b56:	60bb      	str	r3, [r7, #8]
}
 8016b58:	bf00      	nop
 8016b5a:	bf00      	nop
 8016b5c:	e7fd      	b.n	8016b5a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8016b5e:	4b1b      	ldr	r3, [pc, #108]	@ (8016bcc <xPortStartScheduler+0xec>)
 8016b60:	681b      	ldr	r3, [r3, #0]
 8016b62:	021b      	lsls	r3, r3, #8
 8016b64:	4a19      	ldr	r2, [pc, #100]	@ (8016bcc <xPortStartScheduler+0xec>)
 8016b66:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8016b68:	4b18      	ldr	r3, [pc, #96]	@ (8016bcc <xPortStartScheduler+0xec>)
 8016b6a:	681b      	ldr	r3, [r3, #0]
 8016b6c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8016b70:	4a16      	ldr	r2, [pc, #88]	@ (8016bcc <xPortStartScheduler+0xec>)
 8016b72:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8016b74:	687b      	ldr	r3, [r7, #4]
 8016b76:	b2da      	uxtb	r2, r3
 8016b78:	68fb      	ldr	r3, [r7, #12]
 8016b7a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8016b7c:	4b14      	ldr	r3, [pc, #80]	@ (8016bd0 <xPortStartScheduler+0xf0>)
 8016b7e:	681b      	ldr	r3, [r3, #0]
 8016b80:	4a13      	ldr	r2, [pc, #76]	@ (8016bd0 <xPortStartScheduler+0xf0>)
 8016b82:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8016b86:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8016b88:	4b11      	ldr	r3, [pc, #68]	@ (8016bd0 <xPortStartScheduler+0xf0>)
 8016b8a:	681b      	ldr	r3, [r3, #0]
 8016b8c:	4a10      	ldr	r2, [pc, #64]	@ (8016bd0 <xPortStartScheduler+0xf0>)
 8016b8e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8016b92:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8016b94:	f000 f8dc 	bl	8016d50 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8016b98:	4b0e      	ldr	r3, [pc, #56]	@ (8016bd4 <xPortStartScheduler+0xf4>)
 8016b9a:	2200      	movs	r2, #0
 8016b9c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8016b9e:	f000 f8fb 	bl	8016d98 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8016ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8016bd8 <xPortStartScheduler+0xf8>)
 8016ba4:	681b      	ldr	r3, [r3, #0]
 8016ba6:	4a0c      	ldr	r2, [pc, #48]	@ (8016bd8 <xPortStartScheduler+0xf8>)
 8016ba8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8016bac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8016bae:	f7ff ff83 	bl	8016ab8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8016bb2:	f7fe fc15 	bl	80153e0 <vTaskSwitchContext>
	prvTaskExitError();
 8016bb6:	f7ff ff37 	bl	8016a28 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8016bba:	2300      	movs	r3, #0
}
 8016bbc:	4618      	mov	r0, r3
 8016bbe:	3710      	adds	r7, #16
 8016bc0:	46bd      	mov	sp, r7
 8016bc2:	bd80      	pop	{r7, pc}
 8016bc4:	e000e400 	.word	0xe000e400
 8016bc8:	20005ad8 	.word	0x20005ad8
 8016bcc:	20005adc 	.word	0x20005adc
 8016bd0:	e000ed20 	.word	0xe000ed20
 8016bd4:	2000001c 	.word	0x2000001c
 8016bd8:	e000ef34 	.word	0xe000ef34

08016bdc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8016bdc:	b480      	push	{r7}
 8016bde:	b083      	sub	sp, #12
 8016be0:	af00      	add	r7, sp, #0
	__asm volatile
 8016be2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016be6:	b672      	cpsid	i
 8016be8:	f383 8811 	msr	BASEPRI, r3
 8016bec:	f3bf 8f6f 	isb	sy
 8016bf0:	f3bf 8f4f 	dsb	sy
 8016bf4:	b662      	cpsie	i
 8016bf6:	607b      	str	r3, [r7, #4]
}
 8016bf8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8016bfa:	4b11      	ldr	r3, [pc, #68]	@ (8016c40 <vPortEnterCritical+0x64>)
 8016bfc:	681b      	ldr	r3, [r3, #0]
 8016bfe:	3301      	adds	r3, #1
 8016c00:	4a0f      	ldr	r2, [pc, #60]	@ (8016c40 <vPortEnterCritical+0x64>)
 8016c02:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8016c04:	4b0e      	ldr	r3, [pc, #56]	@ (8016c40 <vPortEnterCritical+0x64>)
 8016c06:	681b      	ldr	r3, [r3, #0]
 8016c08:	2b01      	cmp	r3, #1
 8016c0a:	d112      	bne.n	8016c32 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8016c0c:	4b0d      	ldr	r3, [pc, #52]	@ (8016c44 <vPortEnterCritical+0x68>)
 8016c0e:	681b      	ldr	r3, [r3, #0]
 8016c10:	b2db      	uxtb	r3, r3
 8016c12:	2b00      	cmp	r3, #0
 8016c14:	d00d      	beq.n	8016c32 <vPortEnterCritical+0x56>
	__asm volatile
 8016c16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016c1a:	b672      	cpsid	i
 8016c1c:	f383 8811 	msr	BASEPRI, r3
 8016c20:	f3bf 8f6f 	isb	sy
 8016c24:	f3bf 8f4f 	dsb	sy
 8016c28:	b662      	cpsie	i
 8016c2a:	603b      	str	r3, [r7, #0]
}
 8016c2c:	bf00      	nop
 8016c2e:	bf00      	nop
 8016c30:	e7fd      	b.n	8016c2e <vPortEnterCritical+0x52>
	}
}
 8016c32:	bf00      	nop
 8016c34:	370c      	adds	r7, #12
 8016c36:	46bd      	mov	sp, r7
 8016c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c3c:	4770      	bx	lr
 8016c3e:	bf00      	nop
 8016c40:	2000001c 	.word	0x2000001c
 8016c44:	e000ed04 	.word	0xe000ed04

08016c48 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8016c48:	b480      	push	{r7}
 8016c4a:	b083      	sub	sp, #12
 8016c4c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8016c4e:	4b13      	ldr	r3, [pc, #76]	@ (8016c9c <vPortExitCritical+0x54>)
 8016c50:	681b      	ldr	r3, [r3, #0]
 8016c52:	2b00      	cmp	r3, #0
 8016c54:	d10d      	bne.n	8016c72 <vPortExitCritical+0x2a>
	__asm volatile
 8016c56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016c5a:	b672      	cpsid	i
 8016c5c:	f383 8811 	msr	BASEPRI, r3
 8016c60:	f3bf 8f6f 	isb	sy
 8016c64:	f3bf 8f4f 	dsb	sy
 8016c68:	b662      	cpsie	i
 8016c6a:	607b      	str	r3, [r7, #4]
}
 8016c6c:	bf00      	nop
 8016c6e:	bf00      	nop
 8016c70:	e7fd      	b.n	8016c6e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8016c72:	4b0a      	ldr	r3, [pc, #40]	@ (8016c9c <vPortExitCritical+0x54>)
 8016c74:	681b      	ldr	r3, [r3, #0]
 8016c76:	3b01      	subs	r3, #1
 8016c78:	4a08      	ldr	r2, [pc, #32]	@ (8016c9c <vPortExitCritical+0x54>)
 8016c7a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8016c7c:	4b07      	ldr	r3, [pc, #28]	@ (8016c9c <vPortExitCritical+0x54>)
 8016c7e:	681b      	ldr	r3, [r3, #0]
 8016c80:	2b00      	cmp	r3, #0
 8016c82:	d105      	bne.n	8016c90 <vPortExitCritical+0x48>
 8016c84:	2300      	movs	r3, #0
 8016c86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8016c88:	683b      	ldr	r3, [r7, #0]
 8016c8a:	f383 8811 	msr	BASEPRI, r3
}
 8016c8e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8016c90:	bf00      	nop
 8016c92:	370c      	adds	r7, #12
 8016c94:	46bd      	mov	sp, r7
 8016c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c9a:	4770      	bx	lr
 8016c9c:	2000001c 	.word	0x2000001c

08016ca0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8016ca0:	f3ef 8009 	mrs	r0, PSP
 8016ca4:	f3bf 8f6f 	isb	sy
 8016ca8:	4b15      	ldr	r3, [pc, #84]	@ (8016d00 <pxCurrentTCBConst>)
 8016caa:	681a      	ldr	r2, [r3, #0]
 8016cac:	f01e 0f10 	tst.w	lr, #16
 8016cb0:	bf08      	it	eq
 8016cb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8016cb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016cba:	6010      	str	r0, [r2, #0]
 8016cbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8016cc0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8016cc4:	b672      	cpsid	i
 8016cc6:	f380 8811 	msr	BASEPRI, r0
 8016cca:	f3bf 8f4f 	dsb	sy
 8016cce:	f3bf 8f6f 	isb	sy
 8016cd2:	b662      	cpsie	i
 8016cd4:	f7fe fb84 	bl	80153e0 <vTaskSwitchContext>
 8016cd8:	f04f 0000 	mov.w	r0, #0
 8016cdc:	f380 8811 	msr	BASEPRI, r0
 8016ce0:	bc09      	pop	{r0, r3}
 8016ce2:	6819      	ldr	r1, [r3, #0]
 8016ce4:	6808      	ldr	r0, [r1, #0]
 8016ce6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016cea:	f01e 0f10 	tst.w	lr, #16
 8016cee:	bf08      	it	eq
 8016cf0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8016cf4:	f380 8809 	msr	PSP, r0
 8016cf8:	f3bf 8f6f 	isb	sy
 8016cfc:	4770      	bx	lr
 8016cfe:	bf00      	nop

08016d00 <pxCurrentTCBConst>:
 8016d00:	200054ac 	.word	0x200054ac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8016d04:	bf00      	nop
 8016d06:	bf00      	nop

08016d08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8016d08:	b580      	push	{r7, lr}
 8016d0a:	b082      	sub	sp, #8
 8016d0c:	af00      	add	r7, sp, #0
	__asm volatile
 8016d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016d12:	b672      	cpsid	i
 8016d14:	f383 8811 	msr	BASEPRI, r3
 8016d18:	f3bf 8f6f 	isb	sy
 8016d1c:	f3bf 8f4f 	dsb	sy
 8016d20:	b662      	cpsie	i
 8016d22:	607b      	str	r3, [r7, #4]
}
 8016d24:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8016d26:	f7fe fa9f 	bl	8015268 <xTaskIncrementTick>
 8016d2a:	4603      	mov	r3, r0
 8016d2c:	2b00      	cmp	r3, #0
 8016d2e:	d003      	beq.n	8016d38 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8016d30:	4b06      	ldr	r3, [pc, #24]	@ (8016d4c <SysTick_Handler+0x44>)
 8016d32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016d36:	601a      	str	r2, [r3, #0]
 8016d38:	2300      	movs	r3, #0
 8016d3a:	603b      	str	r3, [r7, #0]
	__asm volatile
 8016d3c:	683b      	ldr	r3, [r7, #0]
 8016d3e:	f383 8811 	msr	BASEPRI, r3
}
 8016d42:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8016d44:	bf00      	nop
 8016d46:	3708      	adds	r7, #8
 8016d48:	46bd      	mov	sp, r7
 8016d4a:	bd80      	pop	{r7, pc}
 8016d4c:	e000ed04 	.word	0xe000ed04

08016d50 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8016d50:	b480      	push	{r7}
 8016d52:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8016d54:	4b0b      	ldr	r3, [pc, #44]	@ (8016d84 <vPortSetupTimerInterrupt+0x34>)
 8016d56:	2200      	movs	r2, #0
 8016d58:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8016d5a:	4b0b      	ldr	r3, [pc, #44]	@ (8016d88 <vPortSetupTimerInterrupt+0x38>)
 8016d5c:	2200      	movs	r2, #0
 8016d5e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8016d60:	4b0a      	ldr	r3, [pc, #40]	@ (8016d8c <vPortSetupTimerInterrupt+0x3c>)
 8016d62:	681b      	ldr	r3, [r3, #0]
 8016d64:	4a0a      	ldr	r2, [pc, #40]	@ (8016d90 <vPortSetupTimerInterrupt+0x40>)
 8016d66:	fba2 2303 	umull	r2, r3, r2, r3
 8016d6a:	099b      	lsrs	r3, r3, #6
 8016d6c:	4a09      	ldr	r2, [pc, #36]	@ (8016d94 <vPortSetupTimerInterrupt+0x44>)
 8016d6e:	3b01      	subs	r3, #1
 8016d70:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8016d72:	4b04      	ldr	r3, [pc, #16]	@ (8016d84 <vPortSetupTimerInterrupt+0x34>)
 8016d74:	2207      	movs	r2, #7
 8016d76:	601a      	str	r2, [r3, #0]
}
 8016d78:	bf00      	nop
 8016d7a:	46bd      	mov	sp, r7
 8016d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d80:	4770      	bx	lr
 8016d82:	bf00      	nop
 8016d84:	e000e010 	.word	0xe000e010
 8016d88:	e000e018 	.word	0xe000e018
 8016d8c:	20000000 	.word	0x20000000
 8016d90:	10624dd3 	.word	0x10624dd3
 8016d94:	e000e014 	.word	0xe000e014

08016d98 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8016d98:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8016da8 <vPortEnableVFP+0x10>
 8016d9c:	6801      	ldr	r1, [r0, #0]
 8016d9e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8016da2:	6001      	str	r1, [r0, #0]
 8016da4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8016da6:	bf00      	nop
 8016da8:	e000ed88 	.word	0xe000ed88

08016dac <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8016dac:	b480      	push	{r7}
 8016dae:	b085      	sub	sp, #20
 8016db0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8016db2:	f3ef 8305 	mrs	r3, IPSR
 8016db6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8016db8:	68fb      	ldr	r3, [r7, #12]
 8016dba:	2b0f      	cmp	r3, #15
 8016dbc:	d917      	bls.n	8016dee <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8016dbe:	4a1a      	ldr	r2, [pc, #104]	@ (8016e28 <vPortValidateInterruptPriority+0x7c>)
 8016dc0:	68fb      	ldr	r3, [r7, #12]
 8016dc2:	4413      	add	r3, r2
 8016dc4:	781b      	ldrb	r3, [r3, #0]
 8016dc6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8016dc8:	4b18      	ldr	r3, [pc, #96]	@ (8016e2c <vPortValidateInterruptPriority+0x80>)
 8016dca:	781b      	ldrb	r3, [r3, #0]
 8016dcc:	7afa      	ldrb	r2, [r7, #11]
 8016dce:	429a      	cmp	r2, r3
 8016dd0:	d20d      	bcs.n	8016dee <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8016dd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016dd6:	b672      	cpsid	i
 8016dd8:	f383 8811 	msr	BASEPRI, r3
 8016ddc:	f3bf 8f6f 	isb	sy
 8016de0:	f3bf 8f4f 	dsb	sy
 8016de4:	b662      	cpsie	i
 8016de6:	607b      	str	r3, [r7, #4]
}
 8016de8:	bf00      	nop
 8016dea:	bf00      	nop
 8016dec:	e7fd      	b.n	8016dea <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8016dee:	4b10      	ldr	r3, [pc, #64]	@ (8016e30 <vPortValidateInterruptPriority+0x84>)
 8016df0:	681b      	ldr	r3, [r3, #0]
 8016df2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8016df6:	4b0f      	ldr	r3, [pc, #60]	@ (8016e34 <vPortValidateInterruptPriority+0x88>)
 8016df8:	681b      	ldr	r3, [r3, #0]
 8016dfa:	429a      	cmp	r2, r3
 8016dfc:	d90d      	bls.n	8016e1a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 8016dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016e02:	b672      	cpsid	i
 8016e04:	f383 8811 	msr	BASEPRI, r3
 8016e08:	f3bf 8f6f 	isb	sy
 8016e0c:	f3bf 8f4f 	dsb	sy
 8016e10:	b662      	cpsie	i
 8016e12:	603b      	str	r3, [r7, #0]
}
 8016e14:	bf00      	nop
 8016e16:	bf00      	nop
 8016e18:	e7fd      	b.n	8016e16 <vPortValidateInterruptPriority+0x6a>
	}
 8016e1a:	bf00      	nop
 8016e1c:	3714      	adds	r7, #20
 8016e1e:	46bd      	mov	sp, r7
 8016e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e24:	4770      	bx	lr
 8016e26:	bf00      	nop
 8016e28:	e000e3f0 	.word	0xe000e3f0
 8016e2c:	20005ad8 	.word	0x20005ad8
 8016e30:	e000ed0c 	.word	0xe000ed0c
 8016e34:	20005adc 	.word	0x20005adc

08016e38 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8016e38:	b580      	push	{r7, lr}
 8016e3a:	b08a      	sub	sp, #40	@ 0x28
 8016e3c:	af00      	add	r7, sp, #0
 8016e3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8016e40:	2300      	movs	r3, #0
 8016e42:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8016e44:	f7fe f952 	bl	80150ec <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8016e48:	4b5d      	ldr	r3, [pc, #372]	@ (8016fc0 <pvPortMalloc+0x188>)
 8016e4a:	681b      	ldr	r3, [r3, #0]
 8016e4c:	2b00      	cmp	r3, #0
 8016e4e:	d101      	bne.n	8016e54 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8016e50:	f000 f920 	bl	8017094 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8016e54:	4b5b      	ldr	r3, [pc, #364]	@ (8016fc4 <pvPortMalloc+0x18c>)
 8016e56:	681a      	ldr	r2, [r3, #0]
 8016e58:	687b      	ldr	r3, [r7, #4]
 8016e5a:	4013      	ands	r3, r2
 8016e5c:	2b00      	cmp	r3, #0
 8016e5e:	f040 8094 	bne.w	8016f8a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8016e62:	687b      	ldr	r3, [r7, #4]
 8016e64:	2b00      	cmp	r3, #0
 8016e66:	d020      	beq.n	8016eaa <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8016e68:	2208      	movs	r2, #8
 8016e6a:	687b      	ldr	r3, [r7, #4]
 8016e6c:	4413      	add	r3, r2
 8016e6e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8016e70:	687b      	ldr	r3, [r7, #4]
 8016e72:	f003 0307 	and.w	r3, r3, #7
 8016e76:	2b00      	cmp	r3, #0
 8016e78:	d017      	beq.n	8016eaa <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8016e7a:	687b      	ldr	r3, [r7, #4]
 8016e7c:	f023 0307 	bic.w	r3, r3, #7
 8016e80:	3308      	adds	r3, #8
 8016e82:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8016e84:	687b      	ldr	r3, [r7, #4]
 8016e86:	f003 0307 	and.w	r3, r3, #7
 8016e8a:	2b00      	cmp	r3, #0
 8016e8c:	d00d      	beq.n	8016eaa <pvPortMalloc+0x72>
	__asm volatile
 8016e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016e92:	b672      	cpsid	i
 8016e94:	f383 8811 	msr	BASEPRI, r3
 8016e98:	f3bf 8f6f 	isb	sy
 8016e9c:	f3bf 8f4f 	dsb	sy
 8016ea0:	b662      	cpsie	i
 8016ea2:	617b      	str	r3, [r7, #20]
}
 8016ea4:	bf00      	nop
 8016ea6:	bf00      	nop
 8016ea8:	e7fd      	b.n	8016ea6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8016eaa:	687b      	ldr	r3, [r7, #4]
 8016eac:	2b00      	cmp	r3, #0
 8016eae:	d06c      	beq.n	8016f8a <pvPortMalloc+0x152>
 8016eb0:	4b45      	ldr	r3, [pc, #276]	@ (8016fc8 <pvPortMalloc+0x190>)
 8016eb2:	681b      	ldr	r3, [r3, #0]
 8016eb4:	687a      	ldr	r2, [r7, #4]
 8016eb6:	429a      	cmp	r2, r3
 8016eb8:	d867      	bhi.n	8016f8a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8016eba:	4b44      	ldr	r3, [pc, #272]	@ (8016fcc <pvPortMalloc+0x194>)
 8016ebc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8016ebe:	4b43      	ldr	r3, [pc, #268]	@ (8016fcc <pvPortMalloc+0x194>)
 8016ec0:	681b      	ldr	r3, [r3, #0]
 8016ec2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8016ec4:	e004      	b.n	8016ed0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8016ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016ec8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8016eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016ecc:	681b      	ldr	r3, [r3, #0]
 8016ece:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8016ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016ed2:	685b      	ldr	r3, [r3, #4]
 8016ed4:	687a      	ldr	r2, [r7, #4]
 8016ed6:	429a      	cmp	r2, r3
 8016ed8:	d903      	bls.n	8016ee2 <pvPortMalloc+0xaa>
 8016eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016edc:	681b      	ldr	r3, [r3, #0]
 8016ede:	2b00      	cmp	r3, #0
 8016ee0:	d1f1      	bne.n	8016ec6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8016ee2:	4b37      	ldr	r3, [pc, #220]	@ (8016fc0 <pvPortMalloc+0x188>)
 8016ee4:	681b      	ldr	r3, [r3, #0]
 8016ee6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016ee8:	429a      	cmp	r2, r3
 8016eea:	d04e      	beq.n	8016f8a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8016eec:	6a3b      	ldr	r3, [r7, #32]
 8016eee:	681b      	ldr	r3, [r3, #0]
 8016ef0:	2208      	movs	r2, #8
 8016ef2:	4413      	add	r3, r2
 8016ef4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8016ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016ef8:	681a      	ldr	r2, [r3, #0]
 8016efa:	6a3b      	ldr	r3, [r7, #32]
 8016efc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8016efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f00:	685a      	ldr	r2, [r3, #4]
 8016f02:	687b      	ldr	r3, [r7, #4]
 8016f04:	1ad2      	subs	r2, r2, r3
 8016f06:	2308      	movs	r3, #8
 8016f08:	005b      	lsls	r3, r3, #1
 8016f0a:	429a      	cmp	r2, r3
 8016f0c:	d922      	bls.n	8016f54 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8016f0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016f10:	687b      	ldr	r3, [r7, #4]
 8016f12:	4413      	add	r3, r2
 8016f14:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8016f16:	69bb      	ldr	r3, [r7, #24]
 8016f18:	f003 0307 	and.w	r3, r3, #7
 8016f1c:	2b00      	cmp	r3, #0
 8016f1e:	d00d      	beq.n	8016f3c <pvPortMalloc+0x104>
	__asm volatile
 8016f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016f24:	b672      	cpsid	i
 8016f26:	f383 8811 	msr	BASEPRI, r3
 8016f2a:	f3bf 8f6f 	isb	sy
 8016f2e:	f3bf 8f4f 	dsb	sy
 8016f32:	b662      	cpsie	i
 8016f34:	613b      	str	r3, [r7, #16]
}
 8016f36:	bf00      	nop
 8016f38:	bf00      	nop
 8016f3a:	e7fd      	b.n	8016f38 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8016f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f3e:	685a      	ldr	r2, [r3, #4]
 8016f40:	687b      	ldr	r3, [r7, #4]
 8016f42:	1ad2      	subs	r2, r2, r3
 8016f44:	69bb      	ldr	r3, [r7, #24]
 8016f46:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8016f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f4a:	687a      	ldr	r2, [r7, #4]
 8016f4c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8016f4e:	69b8      	ldr	r0, [r7, #24]
 8016f50:	f000 f902 	bl	8017158 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8016f54:	4b1c      	ldr	r3, [pc, #112]	@ (8016fc8 <pvPortMalloc+0x190>)
 8016f56:	681a      	ldr	r2, [r3, #0]
 8016f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f5a:	685b      	ldr	r3, [r3, #4]
 8016f5c:	1ad3      	subs	r3, r2, r3
 8016f5e:	4a1a      	ldr	r2, [pc, #104]	@ (8016fc8 <pvPortMalloc+0x190>)
 8016f60:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8016f62:	4b19      	ldr	r3, [pc, #100]	@ (8016fc8 <pvPortMalloc+0x190>)
 8016f64:	681a      	ldr	r2, [r3, #0]
 8016f66:	4b1a      	ldr	r3, [pc, #104]	@ (8016fd0 <pvPortMalloc+0x198>)
 8016f68:	681b      	ldr	r3, [r3, #0]
 8016f6a:	429a      	cmp	r2, r3
 8016f6c:	d203      	bcs.n	8016f76 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8016f6e:	4b16      	ldr	r3, [pc, #88]	@ (8016fc8 <pvPortMalloc+0x190>)
 8016f70:	681b      	ldr	r3, [r3, #0]
 8016f72:	4a17      	ldr	r2, [pc, #92]	@ (8016fd0 <pvPortMalloc+0x198>)
 8016f74:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8016f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f78:	685a      	ldr	r2, [r3, #4]
 8016f7a:	4b12      	ldr	r3, [pc, #72]	@ (8016fc4 <pvPortMalloc+0x18c>)
 8016f7c:	681b      	ldr	r3, [r3, #0]
 8016f7e:	431a      	orrs	r2, r3
 8016f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f82:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8016f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f86:	2200      	movs	r2, #0
 8016f88:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8016f8a:	f7fe f8bd 	bl	8015108 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8016f8e:	69fb      	ldr	r3, [r7, #28]
 8016f90:	f003 0307 	and.w	r3, r3, #7
 8016f94:	2b00      	cmp	r3, #0
 8016f96:	d00d      	beq.n	8016fb4 <pvPortMalloc+0x17c>
	__asm volatile
 8016f98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016f9c:	b672      	cpsid	i
 8016f9e:	f383 8811 	msr	BASEPRI, r3
 8016fa2:	f3bf 8f6f 	isb	sy
 8016fa6:	f3bf 8f4f 	dsb	sy
 8016faa:	b662      	cpsie	i
 8016fac:	60fb      	str	r3, [r7, #12]
}
 8016fae:	bf00      	nop
 8016fb0:	bf00      	nop
 8016fb2:	e7fd      	b.n	8016fb0 <pvPortMalloc+0x178>
	return pvReturn;
 8016fb4:	69fb      	ldr	r3, [r7, #28]
}
 8016fb6:	4618      	mov	r0, r3
 8016fb8:	3728      	adds	r7, #40	@ 0x28
 8016fba:	46bd      	mov	sp, r7
 8016fbc:	bd80      	pop	{r7, pc}
 8016fbe:	bf00      	nop
 8016fc0:	200096e8 	.word	0x200096e8
 8016fc4:	200096f4 	.word	0x200096f4
 8016fc8:	200096ec 	.word	0x200096ec
 8016fcc:	200096e0 	.word	0x200096e0
 8016fd0:	200096f0 	.word	0x200096f0

08016fd4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8016fd4:	b580      	push	{r7, lr}
 8016fd6:	b086      	sub	sp, #24
 8016fd8:	af00      	add	r7, sp, #0
 8016fda:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8016fdc:	687b      	ldr	r3, [r7, #4]
 8016fde:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8016fe0:	687b      	ldr	r3, [r7, #4]
 8016fe2:	2b00      	cmp	r3, #0
 8016fe4:	d04e      	beq.n	8017084 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8016fe6:	2308      	movs	r3, #8
 8016fe8:	425b      	negs	r3, r3
 8016fea:	697a      	ldr	r2, [r7, #20]
 8016fec:	4413      	add	r3, r2
 8016fee:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8016ff0:	697b      	ldr	r3, [r7, #20]
 8016ff2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8016ff4:	693b      	ldr	r3, [r7, #16]
 8016ff6:	685a      	ldr	r2, [r3, #4]
 8016ff8:	4b24      	ldr	r3, [pc, #144]	@ (801708c <vPortFree+0xb8>)
 8016ffa:	681b      	ldr	r3, [r3, #0]
 8016ffc:	4013      	ands	r3, r2
 8016ffe:	2b00      	cmp	r3, #0
 8017000:	d10d      	bne.n	801701e <vPortFree+0x4a>
	__asm volatile
 8017002:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017006:	b672      	cpsid	i
 8017008:	f383 8811 	msr	BASEPRI, r3
 801700c:	f3bf 8f6f 	isb	sy
 8017010:	f3bf 8f4f 	dsb	sy
 8017014:	b662      	cpsie	i
 8017016:	60fb      	str	r3, [r7, #12]
}
 8017018:	bf00      	nop
 801701a:	bf00      	nop
 801701c:	e7fd      	b.n	801701a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801701e:	693b      	ldr	r3, [r7, #16]
 8017020:	681b      	ldr	r3, [r3, #0]
 8017022:	2b00      	cmp	r3, #0
 8017024:	d00d      	beq.n	8017042 <vPortFree+0x6e>
	__asm volatile
 8017026:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801702a:	b672      	cpsid	i
 801702c:	f383 8811 	msr	BASEPRI, r3
 8017030:	f3bf 8f6f 	isb	sy
 8017034:	f3bf 8f4f 	dsb	sy
 8017038:	b662      	cpsie	i
 801703a:	60bb      	str	r3, [r7, #8]
}
 801703c:	bf00      	nop
 801703e:	bf00      	nop
 8017040:	e7fd      	b.n	801703e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8017042:	693b      	ldr	r3, [r7, #16]
 8017044:	685a      	ldr	r2, [r3, #4]
 8017046:	4b11      	ldr	r3, [pc, #68]	@ (801708c <vPortFree+0xb8>)
 8017048:	681b      	ldr	r3, [r3, #0]
 801704a:	4013      	ands	r3, r2
 801704c:	2b00      	cmp	r3, #0
 801704e:	d019      	beq.n	8017084 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8017050:	693b      	ldr	r3, [r7, #16]
 8017052:	681b      	ldr	r3, [r3, #0]
 8017054:	2b00      	cmp	r3, #0
 8017056:	d115      	bne.n	8017084 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8017058:	693b      	ldr	r3, [r7, #16]
 801705a:	685a      	ldr	r2, [r3, #4]
 801705c:	4b0b      	ldr	r3, [pc, #44]	@ (801708c <vPortFree+0xb8>)
 801705e:	681b      	ldr	r3, [r3, #0]
 8017060:	43db      	mvns	r3, r3
 8017062:	401a      	ands	r2, r3
 8017064:	693b      	ldr	r3, [r7, #16]
 8017066:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8017068:	f7fe f840 	bl	80150ec <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801706c:	693b      	ldr	r3, [r7, #16]
 801706e:	685a      	ldr	r2, [r3, #4]
 8017070:	4b07      	ldr	r3, [pc, #28]	@ (8017090 <vPortFree+0xbc>)
 8017072:	681b      	ldr	r3, [r3, #0]
 8017074:	4413      	add	r3, r2
 8017076:	4a06      	ldr	r2, [pc, #24]	@ (8017090 <vPortFree+0xbc>)
 8017078:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801707a:	6938      	ldr	r0, [r7, #16]
 801707c:	f000 f86c 	bl	8017158 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8017080:	f7fe f842 	bl	8015108 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8017084:	bf00      	nop
 8017086:	3718      	adds	r7, #24
 8017088:	46bd      	mov	sp, r7
 801708a:	bd80      	pop	{r7, pc}
 801708c:	200096f4 	.word	0x200096f4
 8017090:	200096ec 	.word	0x200096ec

08017094 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8017094:	b480      	push	{r7}
 8017096:	b085      	sub	sp, #20
 8017098:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801709a:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 801709e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80170a0:	4b27      	ldr	r3, [pc, #156]	@ (8017140 <prvHeapInit+0xac>)
 80170a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80170a4:	68fb      	ldr	r3, [r7, #12]
 80170a6:	f003 0307 	and.w	r3, r3, #7
 80170aa:	2b00      	cmp	r3, #0
 80170ac:	d00c      	beq.n	80170c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80170ae:	68fb      	ldr	r3, [r7, #12]
 80170b0:	3307      	adds	r3, #7
 80170b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80170b4:	68fb      	ldr	r3, [r7, #12]
 80170b6:	f023 0307 	bic.w	r3, r3, #7
 80170ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80170bc:	68ba      	ldr	r2, [r7, #8]
 80170be:	68fb      	ldr	r3, [r7, #12]
 80170c0:	1ad3      	subs	r3, r2, r3
 80170c2:	4a1f      	ldr	r2, [pc, #124]	@ (8017140 <prvHeapInit+0xac>)
 80170c4:	4413      	add	r3, r2
 80170c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80170c8:	68fb      	ldr	r3, [r7, #12]
 80170ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80170cc:	4a1d      	ldr	r2, [pc, #116]	@ (8017144 <prvHeapInit+0xb0>)
 80170ce:	687b      	ldr	r3, [r7, #4]
 80170d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80170d2:	4b1c      	ldr	r3, [pc, #112]	@ (8017144 <prvHeapInit+0xb0>)
 80170d4:	2200      	movs	r2, #0
 80170d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80170d8:	687b      	ldr	r3, [r7, #4]
 80170da:	68ba      	ldr	r2, [r7, #8]
 80170dc:	4413      	add	r3, r2
 80170de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80170e0:	2208      	movs	r2, #8
 80170e2:	68fb      	ldr	r3, [r7, #12]
 80170e4:	1a9b      	subs	r3, r3, r2
 80170e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80170e8:	68fb      	ldr	r3, [r7, #12]
 80170ea:	f023 0307 	bic.w	r3, r3, #7
 80170ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80170f0:	68fb      	ldr	r3, [r7, #12]
 80170f2:	4a15      	ldr	r2, [pc, #84]	@ (8017148 <prvHeapInit+0xb4>)
 80170f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80170f6:	4b14      	ldr	r3, [pc, #80]	@ (8017148 <prvHeapInit+0xb4>)
 80170f8:	681b      	ldr	r3, [r3, #0]
 80170fa:	2200      	movs	r2, #0
 80170fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80170fe:	4b12      	ldr	r3, [pc, #72]	@ (8017148 <prvHeapInit+0xb4>)
 8017100:	681b      	ldr	r3, [r3, #0]
 8017102:	2200      	movs	r2, #0
 8017104:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8017106:	687b      	ldr	r3, [r7, #4]
 8017108:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801710a:	683b      	ldr	r3, [r7, #0]
 801710c:	68fa      	ldr	r2, [r7, #12]
 801710e:	1ad2      	subs	r2, r2, r3
 8017110:	683b      	ldr	r3, [r7, #0]
 8017112:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8017114:	4b0c      	ldr	r3, [pc, #48]	@ (8017148 <prvHeapInit+0xb4>)
 8017116:	681a      	ldr	r2, [r3, #0]
 8017118:	683b      	ldr	r3, [r7, #0]
 801711a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801711c:	683b      	ldr	r3, [r7, #0]
 801711e:	685b      	ldr	r3, [r3, #4]
 8017120:	4a0a      	ldr	r2, [pc, #40]	@ (801714c <prvHeapInit+0xb8>)
 8017122:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8017124:	683b      	ldr	r3, [r7, #0]
 8017126:	685b      	ldr	r3, [r3, #4]
 8017128:	4a09      	ldr	r2, [pc, #36]	@ (8017150 <prvHeapInit+0xbc>)
 801712a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801712c:	4b09      	ldr	r3, [pc, #36]	@ (8017154 <prvHeapInit+0xc0>)
 801712e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8017132:	601a      	str	r2, [r3, #0]
}
 8017134:	bf00      	nop
 8017136:	3714      	adds	r7, #20
 8017138:	46bd      	mov	sp, r7
 801713a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801713e:	4770      	bx	lr
 8017140:	20005ae0 	.word	0x20005ae0
 8017144:	200096e0 	.word	0x200096e0
 8017148:	200096e8 	.word	0x200096e8
 801714c:	200096f0 	.word	0x200096f0
 8017150:	200096ec 	.word	0x200096ec
 8017154:	200096f4 	.word	0x200096f4

08017158 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8017158:	b480      	push	{r7}
 801715a:	b085      	sub	sp, #20
 801715c:	af00      	add	r7, sp, #0
 801715e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8017160:	4b28      	ldr	r3, [pc, #160]	@ (8017204 <prvInsertBlockIntoFreeList+0xac>)
 8017162:	60fb      	str	r3, [r7, #12]
 8017164:	e002      	b.n	801716c <prvInsertBlockIntoFreeList+0x14>
 8017166:	68fb      	ldr	r3, [r7, #12]
 8017168:	681b      	ldr	r3, [r3, #0]
 801716a:	60fb      	str	r3, [r7, #12]
 801716c:	68fb      	ldr	r3, [r7, #12]
 801716e:	681b      	ldr	r3, [r3, #0]
 8017170:	687a      	ldr	r2, [r7, #4]
 8017172:	429a      	cmp	r2, r3
 8017174:	d8f7      	bhi.n	8017166 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8017176:	68fb      	ldr	r3, [r7, #12]
 8017178:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801717a:	68fb      	ldr	r3, [r7, #12]
 801717c:	685b      	ldr	r3, [r3, #4]
 801717e:	68ba      	ldr	r2, [r7, #8]
 8017180:	4413      	add	r3, r2
 8017182:	687a      	ldr	r2, [r7, #4]
 8017184:	429a      	cmp	r2, r3
 8017186:	d108      	bne.n	801719a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8017188:	68fb      	ldr	r3, [r7, #12]
 801718a:	685a      	ldr	r2, [r3, #4]
 801718c:	687b      	ldr	r3, [r7, #4]
 801718e:	685b      	ldr	r3, [r3, #4]
 8017190:	441a      	add	r2, r3
 8017192:	68fb      	ldr	r3, [r7, #12]
 8017194:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8017196:	68fb      	ldr	r3, [r7, #12]
 8017198:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801719a:	687b      	ldr	r3, [r7, #4]
 801719c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801719e:	687b      	ldr	r3, [r7, #4]
 80171a0:	685b      	ldr	r3, [r3, #4]
 80171a2:	68ba      	ldr	r2, [r7, #8]
 80171a4:	441a      	add	r2, r3
 80171a6:	68fb      	ldr	r3, [r7, #12]
 80171a8:	681b      	ldr	r3, [r3, #0]
 80171aa:	429a      	cmp	r2, r3
 80171ac:	d118      	bne.n	80171e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80171ae:	68fb      	ldr	r3, [r7, #12]
 80171b0:	681a      	ldr	r2, [r3, #0]
 80171b2:	4b15      	ldr	r3, [pc, #84]	@ (8017208 <prvInsertBlockIntoFreeList+0xb0>)
 80171b4:	681b      	ldr	r3, [r3, #0]
 80171b6:	429a      	cmp	r2, r3
 80171b8:	d00d      	beq.n	80171d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80171ba:	687b      	ldr	r3, [r7, #4]
 80171bc:	685a      	ldr	r2, [r3, #4]
 80171be:	68fb      	ldr	r3, [r7, #12]
 80171c0:	681b      	ldr	r3, [r3, #0]
 80171c2:	685b      	ldr	r3, [r3, #4]
 80171c4:	441a      	add	r2, r3
 80171c6:	687b      	ldr	r3, [r7, #4]
 80171c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80171ca:	68fb      	ldr	r3, [r7, #12]
 80171cc:	681b      	ldr	r3, [r3, #0]
 80171ce:	681a      	ldr	r2, [r3, #0]
 80171d0:	687b      	ldr	r3, [r7, #4]
 80171d2:	601a      	str	r2, [r3, #0]
 80171d4:	e008      	b.n	80171e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80171d6:	4b0c      	ldr	r3, [pc, #48]	@ (8017208 <prvInsertBlockIntoFreeList+0xb0>)
 80171d8:	681a      	ldr	r2, [r3, #0]
 80171da:	687b      	ldr	r3, [r7, #4]
 80171dc:	601a      	str	r2, [r3, #0]
 80171de:	e003      	b.n	80171e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80171e0:	68fb      	ldr	r3, [r7, #12]
 80171e2:	681a      	ldr	r2, [r3, #0]
 80171e4:	687b      	ldr	r3, [r7, #4]
 80171e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80171e8:	68fa      	ldr	r2, [r7, #12]
 80171ea:	687b      	ldr	r3, [r7, #4]
 80171ec:	429a      	cmp	r2, r3
 80171ee:	d002      	beq.n	80171f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80171f0:	68fb      	ldr	r3, [r7, #12]
 80171f2:	687a      	ldr	r2, [r7, #4]
 80171f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80171f6:	bf00      	nop
 80171f8:	3714      	adds	r7, #20
 80171fa:	46bd      	mov	sp, r7
 80171fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017200:	4770      	bx	lr
 8017202:	bf00      	nop
 8017204:	200096e0 	.word	0x200096e0
 8017208:	200096e8 	.word	0x200096e8

0801720c <rand>:
 801720c:	4b16      	ldr	r3, [pc, #88]	@ (8017268 <rand+0x5c>)
 801720e:	b510      	push	{r4, lr}
 8017210:	681c      	ldr	r4, [r3, #0]
 8017212:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8017214:	b9b3      	cbnz	r3, 8017244 <rand+0x38>
 8017216:	2018      	movs	r0, #24
 8017218:	f000 faec 	bl	80177f4 <malloc>
 801721c:	4602      	mov	r2, r0
 801721e:	6320      	str	r0, [r4, #48]	@ 0x30
 8017220:	b920      	cbnz	r0, 801722c <rand+0x20>
 8017222:	4b12      	ldr	r3, [pc, #72]	@ (801726c <rand+0x60>)
 8017224:	4812      	ldr	r0, [pc, #72]	@ (8017270 <rand+0x64>)
 8017226:	2152      	movs	r1, #82	@ 0x52
 8017228:	f000 fa7c 	bl	8017724 <__assert_func>
 801722c:	4911      	ldr	r1, [pc, #68]	@ (8017274 <rand+0x68>)
 801722e:	4b12      	ldr	r3, [pc, #72]	@ (8017278 <rand+0x6c>)
 8017230:	e9c0 1300 	strd	r1, r3, [r0]
 8017234:	4b11      	ldr	r3, [pc, #68]	@ (801727c <rand+0x70>)
 8017236:	6083      	str	r3, [r0, #8]
 8017238:	230b      	movs	r3, #11
 801723a:	8183      	strh	r3, [r0, #12]
 801723c:	2100      	movs	r1, #0
 801723e:	2001      	movs	r0, #1
 8017240:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8017244:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8017246:	480e      	ldr	r0, [pc, #56]	@ (8017280 <rand+0x74>)
 8017248:	690b      	ldr	r3, [r1, #16]
 801724a:	694c      	ldr	r4, [r1, #20]
 801724c:	4a0d      	ldr	r2, [pc, #52]	@ (8017284 <rand+0x78>)
 801724e:	4358      	muls	r0, r3
 8017250:	fb02 0004 	mla	r0, r2, r4, r0
 8017254:	fba3 3202 	umull	r3, r2, r3, r2
 8017258:	3301      	adds	r3, #1
 801725a:	eb40 0002 	adc.w	r0, r0, r2
 801725e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8017262:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8017266:	bd10      	pop	{r4, pc}
 8017268:	2000002c 	.word	0x2000002c
 801726c:	0801893c 	.word	0x0801893c
 8017270:	08018953 	.word	0x08018953
 8017274:	abcd330e 	.word	0xabcd330e
 8017278:	e66d1234 	.word	0xe66d1234
 801727c:	0005deec 	.word	0x0005deec
 8017280:	5851f42d 	.word	0x5851f42d
 8017284:	4c957f2d 	.word	0x4c957f2d

08017288 <std>:
 8017288:	2300      	movs	r3, #0
 801728a:	b510      	push	{r4, lr}
 801728c:	4604      	mov	r4, r0
 801728e:	e9c0 3300 	strd	r3, r3, [r0]
 8017292:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8017296:	6083      	str	r3, [r0, #8]
 8017298:	8181      	strh	r1, [r0, #12]
 801729a:	6643      	str	r3, [r0, #100]	@ 0x64
 801729c:	81c2      	strh	r2, [r0, #14]
 801729e:	6183      	str	r3, [r0, #24]
 80172a0:	4619      	mov	r1, r3
 80172a2:	2208      	movs	r2, #8
 80172a4:	305c      	adds	r0, #92	@ 0x5c
 80172a6:	f000 f954 	bl	8017552 <memset>
 80172aa:	4b0d      	ldr	r3, [pc, #52]	@ (80172e0 <std+0x58>)
 80172ac:	6263      	str	r3, [r4, #36]	@ 0x24
 80172ae:	4b0d      	ldr	r3, [pc, #52]	@ (80172e4 <std+0x5c>)
 80172b0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80172b2:	4b0d      	ldr	r3, [pc, #52]	@ (80172e8 <std+0x60>)
 80172b4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80172b6:	4b0d      	ldr	r3, [pc, #52]	@ (80172ec <std+0x64>)
 80172b8:	6323      	str	r3, [r4, #48]	@ 0x30
 80172ba:	4b0d      	ldr	r3, [pc, #52]	@ (80172f0 <std+0x68>)
 80172bc:	6224      	str	r4, [r4, #32]
 80172be:	429c      	cmp	r4, r3
 80172c0:	d006      	beq.n	80172d0 <std+0x48>
 80172c2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80172c6:	4294      	cmp	r4, r2
 80172c8:	d002      	beq.n	80172d0 <std+0x48>
 80172ca:	33d0      	adds	r3, #208	@ 0xd0
 80172cc:	429c      	cmp	r4, r3
 80172ce:	d105      	bne.n	80172dc <std+0x54>
 80172d0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80172d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80172d8:	f000 ba12 	b.w	8017700 <__retarget_lock_init_recursive>
 80172dc:	bd10      	pop	{r4, pc}
 80172de:	bf00      	nop
 80172e0:	08017479 	.word	0x08017479
 80172e4:	0801749b 	.word	0x0801749b
 80172e8:	080174d3 	.word	0x080174d3
 80172ec:	080174f7 	.word	0x080174f7
 80172f0:	200096f8 	.word	0x200096f8

080172f4 <stdio_exit_handler>:
 80172f4:	4a02      	ldr	r2, [pc, #8]	@ (8017300 <stdio_exit_handler+0xc>)
 80172f6:	4903      	ldr	r1, [pc, #12]	@ (8017304 <stdio_exit_handler+0x10>)
 80172f8:	4803      	ldr	r0, [pc, #12]	@ (8017308 <stdio_exit_handler+0x14>)
 80172fa:	f000 b869 	b.w	80173d0 <_fwalk_sglue>
 80172fe:	bf00      	nop
 8017300:	20000020 	.word	0x20000020
 8017304:	08018031 	.word	0x08018031
 8017308:	20000030 	.word	0x20000030

0801730c <cleanup_stdio>:
 801730c:	6841      	ldr	r1, [r0, #4]
 801730e:	4b0c      	ldr	r3, [pc, #48]	@ (8017340 <cleanup_stdio+0x34>)
 8017310:	4299      	cmp	r1, r3
 8017312:	b510      	push	{r4, lr}
 8017314:	4604      	mov	r4, r0
 8017316:	d001      	beq.n	801731c <cleanup_stdio+0x10>
 8017318:	f000 fe8a 	bl	8018030 <_fflush_r>
 801731c:	68a1      	ldr	r1, [r4, #8]
 801731e:	4b09      	ldr	r3, [pc, #36]	@ (8017344 <cleanup_stdio+0x38>)
 8017320:	4299      	cmp	r1, r3
 8017322:	d002      	beq.n	801732a <cleanup_stdio+0x1e>
 8017324:	4620      	mov	r0, r4
 8017326:	f000 fe83 	bl	8018030 <_fflush_r>
 801732a:	68e1      	ldr	r1, [r4, #12]
 801732c:	4b06      	ldr	r3, [pc, #24]	@ (8017348 <cleanup_stdio+0x3c>)
 801732e:	4299      	cmp	r1, r3
 8017330:	d004      	beq.n	801733c <cleanup_stdio+0x30>
 8017332:	4620      	mov	r0, r4
 8017334:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017338:	f000 be7a 	b.w	8018030 <_fflush_r>
 801733c:	bd10      	pop	{r4, pc}
 801733e:	bf00      	nop
 8017340:	200096f8 	.word	0x200096f8
 8017344:	20009760 	.word	0x20009760
 8017348:	200097c8 	.word	0x200097c8

0801734c <global_stdio_init.part.0>:
 801734c:	b510      	push	{r4, lr}
 801734e:	4b0b      	ldr	r3, [pc, #44]	@ (801737c <global_stdio_init.part.0+0x30>)
 8017350:	4c0b      	ldr	r4, [pc, #44]	@ (8017380 <global_stdio_init.part.0+0x34>)
 8017352:	4a0c      	ldr	r2, [pc, #48]	@ (8017384 <global_stdio_init.part.0+0x38>)
 8017354:	601a      	str	r2, [r3, #0]
 8017356:	4620      	mov	r0, r4
 8017358:	2200      	movs	r2, #0
 801735a:	2104      	movs	r1, #4
 801735c:	f7ff ff94 	bl	8017288 <std>
 8017360:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8017364:	2201      	movs	r2, #1
 8017366:	2109      	movs	r1, #9
 8017368:	f7ff ff8e 	bl	8017288 <std>
 801736c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8017370:	2202      	movs	r2, #2
 8017372:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017376:	2112      	movs	r1, #18
 8017378:	f7ff bf86 	b.w	8017288 <std>
 801737c:	20009830 	.word	0x20009830
 8017380:	200096f8 	.word	0x200096f8
 8017384:	080172f5 	.word	0x080172f5

08017388 <__sfp_lock_acquire>:
 8017388:	4801      	ldr	r0, [pc, #4]	@ (8017390 <__sfp_lock_acquire+0x8>)
 801738a:	f000 b9ba 	b.w	8017702 <__retarget_lock_acquire_recursive>
 801738e:	bf00      	nop
 8017390:	20009839 	.word	0x20009839

08017394 <__sfp_lock_release>:
 8017394:	4801      	ldr	r0, [pc, #4]	@ (801739c <__sfp_lock_release+0x8>)
 8017396:	f000 b9b5 	b.w	8017704 <__retarget_lock_release_recursive>
 801739a:	bf00      	nop
 801739c:	20009839 	.word	0x20009839

080173a0 <__sinit>:
 80173a0:	b510      	push	{r4, lr}
 80173a2:	4604      	mov	r4, r0
 80173a4:	f7ff fff0 	bl	8017388 <__sfp_lock_acquire>
 80173a8:	6a23      	ldr	r3, [r4, #32]
 80173aa:	b11b      	cbz	r3, 80173b4 <__sinit+0x14>
 80173ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80173b0:	f7ff bff0 	b.w	8017394 <__sfp_lock_release>
 80173b4:	4b04      	ldr	r3, [pc, #16]	@ (80173c8 <__sinit+0x28>)
 80173b6:	6223      	str	r3, [r4, #32]
 80173b8:	4b04      	ldr	r3, [pc, #16]	@ (80173cc <__sinit+0x2c>)
 80173ba:	681b      	ldr	r3, [r3, #0]
 80173bc:	2b00      	cmp	r3, #0
 80173be:	d1f5      	bne.n	80173ac <__sinit+0xc>
 80173c0:	f7ff ffc4 	bl	801734c <global_stdio_init.part.0>
 80173c4:	e7f2      	b.n	80173ac <__sinit+0xc>
 80173c6:	bf00      	nop
 80173c8:	0801730d 	.word	0x0801730d
 80173cc:	20009830 	.word	0x20009830

080173d0 <_fwalk_sglue>:
 80173d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80173d4:	4607      	mov	r7, r0
 80173d6:	4688      	mov	r8, r1
 80173d8:	4614      	mov	r4, r2
 80173da:	2600      	movs	r6, #0
 80173dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80173e0:	f1b9 0901 	subs.w	r9, r9, #1
 80173e4:	d505      	bpl.n	80173f2 <_fwalk_sglue+0x22>
 80173e6:	6824      	ldr	r4, [r4, #0]
 80173e8:	2c00      	cmp	r4, #0
 80173ea:	d1f7      	bne.n	80173dc <_fwalk_sglue+0xc>
 80173ec:	4630      	mov	r0, r6
 80173ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80173f2:	89ab      	ldrh	r3, [r5, #12]
 80173f4:	2b01      	cmp	r3, #1
 80173f6:	d907      	bls.n	8017408 <_fwalk_sglue+0x38>
 80173f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80173fc:	3301      	adds	r3, #1
 80173fe:	d003      	beq.n	8017408 <_fwalk_sglue+0x38>
 8017400:	4629      	mov	r1, r5
 8017402:	4638      	mov	r0, r7
 8017404:	47c0      	blx	r8
 8017406:	4306      	orrs	r6, r0
 8017408:	3568      	adds	r5, #104	@ 0x68
 801740a:	e7e9      	b.n	80173e0 <_fwalk_sglue+0x10>

0801740c <sniprintf>:
 801740c:	b40c      	push	{r2, r3}
 801740e:	b530      	push	{r4, r5, lr}
 8017410:	4b18      	ldr	r3, [pc, #96]	@ (8017474 <sniprintf+0x68>)
 8017412:	1e0c      	subs	r4, r1, #0
 8017414:	681d      	ldr	r5, [r3, #0]
 8017416:	b09d      	sub	sp, #116	@ 0x74
 8017418:	da08      	bge.n	801742c <sniprintf+0x20>
 801741a:	238b      	movs	r3, #139	@ 0x8b
 801741c:	602b      	str	r3, [r5, #0]
 801741e:	f04f 30ff 	mov.w	r0, #4294967295
 8017422:	b01d      	add	sp, #116	@ 0x74
 8017424:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017428:	b002      	add	sp, #8
 801742a:	4770      	bx	lr
 801742c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8017430:	f8ad 3014 	strh.w	r3, [sp, #20]
 8017434:	f04f 0300 	mov.w	r3, #0
 8017438:	931b      	str	r3, [sp, #108]	@ 0x6c
 801743a:	bf14      	ite	ne
 801743c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8017440:	4623      	moveq	r3, r4
 8017442:	9304      	str	r3, [sp, #16]
 8017444:	9307      	str	r3, [sp, #28]
 8017446:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801744a:	9002      	str	r0, [sp, #8]
 801744c:	9006      	str	r0, [sp, #24]
 801744e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8017452:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8017454:	ab21      	add	r3, sp, #132	@ 0x84
 8017456:	a902      	add	r1, sp, #8
 8017458:	4628      	mov	r0, r5
 801745a:	9301      	str	r3, [sp, #4]
 801745c:	f000 fadc 	bl	8017a18 <_svfiprintf_r>
 8017460:	1c43      	adds	r3, r0, #1
 8017462:	bfbc      	itt	lt
 8017464:	238b      	movlt	r3, #139	@ 0x8b
 8017466:	602b      	strlt	r3, [r5, #0]
 8017468:	2c00      	cmp	r4, #0
 801746a:	d0da      	beq.n	8017422 <sniprintf+0x16>
 801746c:	9b02      	ldr	r3, [sp, #8]
 801746e:	2200      	movs	r2, #0
 8017470:	701a      	strb	r2, [r3, #0]
 8017472:	e7d6      	b.n	8017422 <sniprintf+0x16>
 8017474:	2000002c 	.word	0x2000002c

08017478 <__sread>:
 8017478:	b510      	push	{r4, lr}
 801747a:	460c      	mov	r4, r1
 801747c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017480:	f000 f902 	bl	8017688 <_read_r>
 8017484:	2800      	cmp	r0, #0
 8017486:	bfab      	itete	ge
 8017488:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801748a:	89a3      	ldrhlt	r3, [r4, #12]
 801748c:	181b      	addge	r3, r3, r0
 801748e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8017492:	bfac      	ite	ge
 8017494:	6563      	strge	r3, [r4, #84]	@ 0x54
 8017496:	81a3      	strhlt	r3, [r4, #12]
 8017498:	bd10      	pop	{r4, pc}

0801749a <__swrite>:
 801749a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801749e:	461f      	mov	r7, r3
 80174a0:	898b      	ldrh	r3, [r1, #12]
 80174a2:	05db      	lsls	r3, r3, #23
 80174a4:	4605      	mov	r5, r0
 80174a6:	460c      	mov	r4, r1
 80174a8:	4616      	mov	r6, r2
 80174aa:	d505      	bpl.n	80174b8 <__swrite+0x1e>
 80174ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80174b0:	2302      	movs	r3, #2
 80174b2:	2200      	movs	r2, #0
 80174b4:	f000 f8d6 	bl	8017664 <_lseek_r>
 80174b8:	89a3      	ldrh	r3, [r4, #12]
 80174ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80174be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80174c2:	81a3      	strh	r3, [r4, #12]
 80174c4:	4632      	mov	r2, r6
 80174c6:	463b      	mov	r3, r7
 80174c8:	4628      	mov	r0, r5
 80174ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80174ce:	f7e9 ba4d 	b.w	800096c <_write_r>

080174d2 <__sseek>:
 80174d2:	b510      	push	{r4, lr}
 80174d4:	460c      	mov	r4, r1
 80174d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80174da:	f000 f8c3 	bl	8017664 <_lseek_r>
 80174de:	1c43      	adds	r3, r0, #1
 80174e0:	89a3      	ldrh	r3, [r4, #12]
 80174e2:	bf15      	itete	ne
 80174e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80174e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80174ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80174ee:	81a3      	strheq	r3, [r4, #12]
 80174f0:	bf18      	it	ne
 80174f2:	81a3      	strhne	r3, [r4, #12]
 80174f4:	bd10      	pop	{r4, pc}

080174f6 <__sclose>:
 80174f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80174fa:	f000 b845 	b.w	8017588 <_close_r>

080174fe <memcmp>:
 80174fe:	b510      	push	{r4, lr}
 8017500:	3901      	subs	r1, #1
 8017502:	4402      	add	r2, r0
 8017504:	4290      	cmp	r0, r2
 8017506:	d101      	bne.n	801750c <memcmp+0xe>
 8017508:	2000      	movs	r0, #0
 801750a:	e005      	b.n	8017518 <memcmp+0x1a>
 801750c:	7803      	ldrb	r3, [r0, #0]
 801750e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8017512:	42a3      	cmp	r3, r4
 8017514:	d001      	beq.n	801751a <memcmp+0x1c>
 8017516:	1b18      	subs	r0, r3, r4
 8017518:	bd10      	pop	{r4, pc}
 801751a:	3001      	adds	r0, #1
 801751c:	e7f2      	b.n	8017504 <memcmp+0x6>

0801751e <memmove>:
 801751e:	4288      	cmp	r0, r1
 8017520:	b510      	push	{r4, lr}
 8017522:	eb01 0402 	add.w	r4, r1, r2
 8017526:	d902      	bls.n	801752e <memmove+0x10>
 8017528:	4284      	cmp	r4, r0
 801752a:	4623      	mov	r3, r4
 801752c:	d807      	bhi.n	801753e <memmove+0x20>
 801752e:	1e43      	subs	r3, r0, #1
 8017530:	42a1      	cmp	r1, r4
 8017532:	d008      	beq.n	8017546 <memmove+0x28>
 8017534:	f811 2b01 	ldrb.w	r2, [r1], #1
 8017538:	f803 2f01 	strb.w	r2, [r3, #1]!
 801753c:	e7f8      	b.n	8017530 <memmove+0x12>
 801753e:	4402      	add	r2, r0
 8017540:	4601      	mov	r1, r0
 8017542:	428a      	cmp	r2, r1
 8017544:	d100      	bne.n	8017548 <memmove+0x2a>
 8017546:	bd10      	pop	{r4, pc}
 8017548:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801754c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8017550:	e7f7      	b.n	8017542 <memmove+0x24>

08017552 <memset>:
 8017552:	4402      	add	r2, r0
 8017554:	4603      	mov	r3, r0
 8017556:	4293      	cmp	r3, r2
 8017558:	d100      	bne.n	801755c <memset+0xa>
 801755a:	4770      	bx	lr
 801755c:	f803 1b01 	strb.w	r1, [r3], #1
 8017560:	e7f9      	b.n	8017556 <memset+0x4>

08017562 <strncpy>:
 8017562:	b510      	push	{r4, lr}
 8017564:	3901      	subs	r1, #1
 8017566:	4603      	mov	r3, r0
 8017568:	b132      	cbz	r2, 8017578 <strncpy+0x16>
 801756a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801756e:	f803 4b01 	strb.w	r4, [r3], #1
 8017572:	3a01      	subs	r2, #1
 8017574:	2c00      	cmp	r4, #0
 8017576:	d1f7      	bne.n	8017568 <strncpy+0x6>
 8017578:	441a      	add	r2, r3
 801757a:	2100      	movs	r1, #0
 801757c:	4293      	cmp	r3, r2
 801757e:	d100      	bne.n	8017582 <strncpy+0x20>
 8017580:	bd10      	pop	{r4, pc}
 8017582:	f803 1b01 	strb.w	r1, [r3], #1
 8017586:	e7f9      	b.n	801757c <strncpy+0x1a>

08017588 <_close_r>:
 8017588:	b538      	push	{r3, r4, r5, lr}
 801758a:	4d06      	ldr	r5, [pc, #24]	@ (80175a4 <_close_r+0x1c>)
 801758c:	2300      	movs	r3, #0
 801758e:	4604      	mov	r4, r0
 8017590:	4608      	mov	r0, r1
 8017592:	602b      	str	r3, [r5, #0]
 8017594:	f7ea fb14 	bl	8001bc0 <_close>
 8017598:	1c43      	adds	r3, r0, #1
 801759a:	d102      	bne.n	80175a2 <_close_r+0x1a>
 801759c:	682b      	ldr	r3, [r5, #0]
 801759e:	b103      	cbz	r3, 80175a2 <_close_r+0x1a>
 80175a0:	6023      	str	r3, [r4, #0]
 80175a2:	bd38      	pop	{r3, r4, r5, pc}
 80175a4:	20009834 	.word	0x20009834

080175a8 <_reclaim_reent>:
 80175a8:	4b2d      	ldr	r3, [pc, #180]	@ (8017660 <_reclaim_reent+0xb8>)
 80175aa:	681b      	ldr	r3, [r3, #0]
 80175ac:	4283      	cmp	r3, r0
 80175ae:	b570      	push	{r4, r5, r6, lr}
 80175b0:	4604      	mov	r4, r0
 80175b2:	d053      	beq.n	801765c <_reclaim_reent+0xb4>
 80175b4:	69c3      	ldr	r3, [r0, #28]
 80175b6:	b31b      	cbz	r3, 8017600 <_reclaim_reent+0x58>
 80175b8:	68db      	ldr	r3, [r3, #12]
 80175ba:	b163      	cbz	r3, 80175d6 <_reclaim_reent+0x2e>
 80175bc:	2500      	movs	r5, #0
 80175be:	69e3      	ldr	r3, [r4, #28]
 80175c0:	68db      	ldr	r3, [r3, #12]
 80175c2:	5959      	ldr	r1, [r3, r5]
 80175c4:	b9b1      	cbnz	r1, 80175f4 <_reclaim_reent+0x4c>
 80175c6:	3504      	adds	r5, #4
 80175c8:	2d80      	cmp	r5, #128	@ 0x80
 80175ca:	d1f8      	bne.n	80175be <_reclaim_reent+0x16>
 80175cc:	69e3      	ldr	r3, [r4, #28]
 80175ce:	4620      	mov	r0, r4
 80175d0:	68d9      	ldr	r1, [r3, #12]
 80175d2:	f000 f8c5 	bl	8017760 <_free_r>
 80175d6:	69e3      	ldr	r3, [r4, #28]
 80175d8:	6819      	ldr	r1, [r3, #0]
 80175da:	b111      	cbz	r1, 80175e2 <_reclaim_reent+0x3a>
 80175dc:	4620      	mov	r0, r4
 80175de:	f000 f8bf 	bl	8017760 <_free_r>
 80175e2:	69e3      	ldr	r3, [r4, #28]
 80175e4:	689d      	ldr	r5, [r3, #8]
 80175e6:	b15d      	cbz	r5, 8017600 <_reclaim_reent+0x58>
 80175e8:	4629      	mov	r1, r5
 80175ea:	4620      	mov	r0, r4
 80175ec:	682d      	ldr	r5, [r5, #0]
 80175ee:	f000 f8b7 	bl	8017760 <_free_r>
 80175f2:	e7f8      	b.n	80175e6 <_reclaim_reent+0x3e>
 80175f4:	680e      	ldr	r6, [r1, #0]
 80175f6:	4620      	mov	r0, r4
 80175f8:	f000 f8b2 	bl	8017760 <_free_r>
 80175fc:	4631      	mov	r1, r6
 80175fe:	e7e1      	b.n	80175c4 <_reclaim_reent+0x1c>
 8017600:	6961      	ldr	r1, [r4, #20]
 8017602:	b111      	cbz	r1, 801760a <_reclaim_reent+0x62>
 8017604:	4620      	mov	r0, r4
 8017606:	f000 f8ab 	bl	8017760 <_free_r>
 801760a:	69e1      	ldr	r1, [r4, #28]
 801760c:	b111      	cbz	r1, 8017614 <_reclaim_reent+0x6c>
 801760e:	4620      	mov	r0, r4
 8017610:	f000 f8a6 	bl	8017760 <_free_r>
 8017614:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8017616:	b111      	cbz	r1, 801761e <_reclaim_reent+0x76>
 8017618:	4620      	mov	r0, r4
 801761a:	f000 f8a1 	bl	8017760 <_free_r>
 801761e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8017620:	b111      	cbz	r1, 8017628 <_reclaim_reent+0x80>
 8017622:	4620      	mov	r0, r4
 8017624:	f000 f89c 	bl	8017760 <_free_r>
 8017628:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801762a:	b111      	cbz	r1, 8017632 <_reclaim_reent+0x8a>
 801762c:	4620      	mov	r0, r4
 801762e:	f000 f897 	bl	8017760 <_free_r>
 8017632:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8017634:	b111      	cbz	r1, 801763c <_reclaim_reent+0x94>
 8017636:	4620      	mov	r0, r4
 8017638:	f000 f892 	bl	8017760 <_free_r>
 801763c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801763e:	b111      	cbz	r1, 8017646 <_reclaim_reent+0x9e>
 8017640:	4620      	mov	r0, r4
 8017642:	f000 f88d 	bl	8017760 <_free_r>
 8017646:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8017648:	b111      	cbz	r1, 8017650 <_reclaim_reent+0xa8>
 801764a:	4620      	mov	r0, r4
 801764c:	f000 f888 	bl	8017760 <_free_r>
 8017650:	6a23      	ldr	r3, [r4, #32]
 8017652:	b11b      	cbz	r3, 801765c <_reclaim_reent+0xb4>
 8017654:	4620      	mov	r0, r4
 8017656:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801765a:	4718      	bx	r3
 801765c:	bd70      	pop	{r4, r5, r6, pc}
 801765e:	bf00      	nop
 8017660:	2000002c 	.word	0x2000002c

08017664 <_lseek_r>:
 8017664:	b538      	push	{r3, r4, r5, lr}
 8017666:	4d07      	ldr	r5, [pc, #28]	@ (8017684 <_lseek_r+0x20>)
 8017668:	4604      	mov	r4, r0
 801766a:	4608      	mov	r0, r1
 801766c:	4611      	mov	r1, r2
 801766e:	2200      	movs	r2, #0
 8017670:	602a      	str	r2, [r5, #0]
 8017672:	461a      	mov	r2, r3
 8017674:	f7ea facb 	bl	8001c0e <_lseek>
 8017678:	1c43      	adds	r3, r0, #1
 801767a:	d102      	bne.n	8017682 <_lseek_r+0x1e>
 801767c:	682b      	ldr	r3, [r5, #0]
 801767e:	b103      	cbz	r3, 8017682 <_lseek_r+0x1e>
 8017680:	6023      	str	r3, [r4, #0]
 8017682:	bd38      	pop	{r3, r4, r5, pc}
 8017684:	20009834 	.word	0x20009834

08017688 <_read_r>:
 8017688:	b538      	push	{r3, r4, r5, lr}
 801768a:	4d07      	ldr	r5, [pc, #28]	@ (80176a8 <_read_r+0x20>)
 801768c:	4604      	mov	r4, r0
 801768e:	4608      	mov	r0, r1
 8017690:	4611      	mov	r1, r2
 8017692:	2200      	movs	r2, #0
 8017694:	602a      	str	r2, [r5, #0]
 8017696:	461a      	mov	r2, r3
 8017698:	f7ea fa75 	bl	8001b86 <_read>
 801769c:	1c43      	adds	r3, r0, #1
 801769e:	d102      	bne.n	80176a6 <_read_r+0x1e>
 80176a0:	682b      	ldr	r3, [r5, #0]
 80176a2:	b103      	cbz	r3, 80176a6 <_read_r+0x1e>
 80176a4:	6023      	str	r3, [r4, #0]
 80176a6:	bd38      	pop	{r3, r4, r5, pc}
 80176a8:	20009834 	.word	0x20009834

080176ac <__errno>:
 80176ac:	4b01      	ldr	r3, [pc, #4]	@ (80176b4 <__errno+0x8>)
 80176ae:	6818      	ldr	r0, [r3, #0]
 80176b0:	4770      	bx	lr
 80176b2:	bf00      	nop
 80176b4:	2000002c 	.word	0x2000002c

080176b8 <__libc_init_array>:
 80176b8:	b570      	push	{r4, r5, r6, lr}
 80176ba:	4d0d      	ldr	r5, [pc, #52]	@ (80176f0 <__libc_init_array+0x38>)
 80176bc:	4c0d      	ldr	r4, [pc, #52]	@ (80176f4 <__libc_init_array+0x3c>)
 80176be:	1b64      	subs	r4, r4, r5
 80176c0:	10a4      	asrs	r4, r4, #2
 80176c2:	2600      	movs	r6, #0
 80176c4:	42a6      	cmp	r6, r4
 80176c6:	d109      	bne.n	80176dc <__libc_init_array+0x24>
 80176c8:	4d0b      	ldr	r5, [pc, #44]	@ (80176f8 <__libc_init_array+0x40>)
 80176ca:	4c0c      	ldr	r4, [pc, #48]	@ (80176fc <__libc_init_array+0x44>)
 80176cc:	f000 ffd4 	bl	8018678 <_init>
 80176d0:	1b64      	subs	r4, r4, r5
 80176d2:	10a4      	asrs	r4, r4, #2
 80176d4:	2600      	movs	r6, #0
 80176d6:	42a6      	cmp	r6, r4
 80176d8:	d105      	bne.n	80176e6 <__libc_init_array+0x2e>
 80176da:	bd70      	pop	{r4, r5, r6, pc}
 80176dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80176e0:	4798      	blx	r3
 80176e2:	3601      	adds	r6, #1
 80176e4:	e7ee      	b.n	80176c4 <__libc_init_array+0xc>
 80176e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80176ea:	4798      	blx	r3
 80176ec:	3601      	adds	r6, #1
 80176ee:	e7f2      	b.n	80176d6 <__libc_init_array+0x1e>
 80176f0:	08018a24 	.word	0x08018a24
 80176f4:	08018a24 	.word	0x08018a24
 80176f8:	08018a24 	.word	0x08018a24
 80176fc:	08018a28 	.word	0x08018a28

08017700 <__retarget_lock_init_recursive>:
 8017700:	4770      	bx	lr

08017702 <__retarget_lock_acquire_recursive>:
 8017702:	4770      	bx	lr

08017704 <__retarget_lock_release_recursive>:
 8017704:	4770      	bx	lr

08017706 <memcpy>:
 8017706:	440a      	add	r2, r1
 8017708:	4291      	cmp	r1, r2
 801770a:	f100 33ff 	add.w	r3, r0, #4294967295
 801770e:	d100      	bne.n	8017712 <memcpy+0xc>
 8017710:	4770      	bx	lr
 8017712:	b510      	push	{r4, lr}
 8017714:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017718:	f803 4f01 	strb.w	r4, [r3, #1]!
 801771c:	4291      	cmp	r1, r2
 801771e:	d1f9      	bne.n	8017714 <memcpy+0xe>
 8017720:	bd10      	pop	{r4, pc}
	...

08017724 <__assert_func>:
 8017724:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8017726:	4614      	mov	r4, r2
 8017728:	461a      	mov	r2, r3
 801772a:	4b09      	ldr	r3, [pc, #36]	@ (8017750 <__assert_func+0x2c>)
 801772c:	681b      	ldr	r3, [r3, #0]
 801772e:	4605      	mov	r5, r0
 8017730:	68d8      	ldr	r0, [r3, #12]
 8017732:	b14c      	cbz	r4, 8017748 <__assert_func+0x24>
 8017734:	4b07      	ldr	r3, [pc, #28]	@ (8017754 <__assert_func+0x30>)
 8017736:	9100      	str	r1, [sp, #0]
 8017738:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801773c:	4906      	ldr	r1, [pc, #24]	@ (8017758 <__assert_func+0x34>)
 801773e:	462b      	mov	r3, r5
 8017740:	f000 fc9e 	bl	8018080 <fiprintf>
 8017744:	f000 fcbe 	bl	80180c4 <abort>
 8017748:	4b04      	ldr	r3, [pc, #16]	@ (801775c <__assert_func+0x38>)
 801774a:	461c      	mov	r4, r3
 801774c:	e7f3      	b.n	8017736 <__assert_func+0x12>
 801774e:	bf00      	nop
 8017750:	2000002c 	.word	0x2000002c
 8017754:	080189ab 	.word	0x080189ab
 8017758:	080189b8 	.word	0x080189b8
 801775c:	080189e6 	.word	0x080189e6

08017760 <_free_r>:
 8017760:	b538      	push	{r3, r4, r5, lr}
 8017762:	4605      	mov	r5, r0
 8017764:	2900      	cmp	r1, #0
 8017766:	d041      	beq.n	80177ec <_free_r+0x8c>
 8017768:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801776c:	1f0c      	subs	r4, r1, #4
 801776e:	2b00      	cmp	r3, #0
 8017770:	bfb8      	it	lt
 8017772:	18e4      	addlt	r4, r4, r3
 8017774:	f000 f8e8 	bl	8017948 <__malloc_lock>
 8017778:	4a1d      	ldr	r2, [pc, #116]	@ (80177f0 <_free_r+0x90>)
 801777a:	6813      	ldr	r3, [r2, #0]
 801777c:	b933      	cbnz	r3, 801778c <_free_r+0x2c>
 801777e:	6063      	str	r3, [r4, #4]
 8017780:	6014      	str	r4, [r2, #0]
 8017782:	4628      	mov	r0, r5
 8017784:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017788:	f000 b8e4 	b.w	8017954 <__malloc_unlock>
 801778c:	42a3      	cmp	r3, r4
 801778e:	d908      	bls.n	80177a2 <_free_r+0x42>
 8017790:	6820      	ldr	r0, [r4, #0]
 8017792:	1821      	adds	r1, r4, r0
 8017794:	428b      	cmp	r3, r1
 8017796:	bf01      	itttt	eq
 8017798:	6819      	ldreq	r1, [r3, #0]
 801779a:	685b      	ldreq	r3, [r3, #4]
 801779c:	1809      	addeq	r1, r1, r0
 801779e:	6021      	streq	r1, [r4, #0]
 80177a0:	e7ed      	b.n	801777e <_free_r+0x1e>
 80177a2:	461a      	mov	r2, r3
 80177a4:	685b      	ldr	r3, [r3, #4]
 80177a6:	b10b      	cbz	r3, 80177ac <_free_r+0x4c>
 80177a8:	42a3      	cmp	r3, r4
 80177aa:	d9fa      	bls.n	80177a2 <_free_r+0x42>
 80177ac:	6811      	ldr	r1, [r2, #0]
 80177ae:	1850      	adds	r0, r2, r1
 80177b0:	42a0      	cmp	r0, r4
 80177b2:	d10b      	bne.n	80177cc <_free_r+0x6c>
 80177b4:	6820      	ldr	r0, [r4, #0]
 80177b6:	4401      	add	r1, r0
 80177b8:	1850      	adds	r0, r2, r1
 80177ba:	4283      	cmp	r3, r0
 80177bc:	6011      	str	r1, [r2, #0]
 80177be:	d1e0      	bne.n	8017782 <_free_r+0x22>
 80177c0:	6818      	ldr	r0, [r3, #0]
 80177c2:	685b      	ldr	r3, [r3, #4]
 80177c4:	6053      	str	r3, [r2, #4]
 80177c6:	4408      	add	r0, r1
 80177c8:	6010      	str	r0, [r2, #0]
 80177ca:	e7da      	b.n	8017782 <_free_r+0x22>
 80177cc:	d902      	bls.n	80177d4 <_free_r+0x74>
 80177ce:	230c      	movs	r3, #12
 80177d0:	602b      	str	r3, [r5, #0]
 80177d2:	e7d6      	b.n	8017782 <_free_r+0x22>
 80177d4:	6820      	ldr	r0, [r4, #0]
 80177d6:	1821      	adds	r1, r4, r0
 80177d8:	428b      	cmp	r3, r1
 80177da:	bf04      	itt	eq
 80177dc:	6819      	ldreq	r1, [r3, #0]
 80177de:	685b      	ldreq	r3, [r3, #4]
 80177e0:	6063      	str	r3, [r4, #4]
 80177e2:	bf04      	itt	eq
 80177e4:	1809      	addeq	r1, r1, r0
 80177e6:	6021      	streq	r1, [r4, #0]
 80177e8:	6054      	str	r4, [r2, #4]
 80177ea:	e7ca      	b.n	8017782 <_free_r+0x22>
 80177ec:	bd38      	pop	{r3, r4, r5, pc}
 80177ee:	bf00      	nop
 80177f0:	20009840 	.word	0x20009840

080177f4 <malloc>:
 80177f4:	4b02      	ldr	r3, [pc, #8]	@ (8017800 <malloc+0xc>)
 80177f6:	4601      	mov	r1, r0
 80177f8:	6818      	ldr	r0, [r3, #0]
 80177fa:	f000 b825 	b.w	8017848 <_malloc_r>
 80177fe:	bf00      	nop
 8017800:	2000002c 	.word	0x2000002c

08017804 <sbrk_aligned>:
 8017804:	b570      	push	{r4, r5, r6, lr}
 8017806:	4e0f      	ldr	r6, [pc, #60]	@ (8017844 <sbrk_aligned+0x40>)
 8017808:	460c      	mov	r4, r1
 801780a:	6831      	ldr	r1, [r6, #0]
 801780c:	4605      	mov	r5, r0
 801780e:	b911      	cbnz	r1, 8017816 <sbrk_aligned+0x12>
 8017810:	f000 fc48 	bl	80180a4 <_sbrk_r>
 8017814:	6030      	str	r0, [r6, #0]
 8017816:	4621      	mov	r1, r4
 8017818:	4628      	mov	r0, r5
 801781a:	f000 fc43 	bl	80180a4 <_sbrk_r>
 801781e:	1c43      	adds	r3, r0, #1
 8017820:	d103      	bne.n	801782a <sbrk_aligned+0x26>
 8017822:	f04f 34ff 	mov.w	r4, #4294967295
 8017826:	4620      	mov	r0, r4
 8017828:	bd70      	pop	{r4, r5, r6, pc}
 801782a:	1cc4      	adds	r4, r0, #3
 801782c:	f024 0403 	bic.w	r4, r4, #3
 8017830:	42a0      	cmp	r0, r4
 8017832:	d0f8      	beq.n	8017826 <sbrk_aligned+0x22>
 8017834:	1a21      	subs	r1, r4, r0
 8017836:	4628      	mov	r0, r5
 8017838:	f000 fc34 	bl	80180a4 <_sbrk_r>
 801783c:	3001      	adds	r0, #1
 801783e:	d1f2      	bne.n	8017826 <sbrk_aligned+0x22>
 8017840:	e7ef      	b.n	8017822 <sbrk_aligned+0x1e>
 8017842:	bf00      	nop
 8017844:	2000983c 	.word	0x2000983c

08017848 <_malloc_r>:
 8017848:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801784c:	1ccd      	adds	r5, r1, #3
 801784e:	f025 0503 	bic.w	r5, r5, #3
 8017852:	3508      	adds	r5, #8
 8017854:	2d0c      	cmp	r5, #12
 8017856:	bf38      	it	cc
 8017858:	250c      	movcc	r5, #12
 801785a:	2d00      	cmp	r5, #0
 801785c:	4606      	mov	r6, r0
 801785e:	db01      	blt.n	8017864 <_malloc_r+0x1c>
 8017860:	42a9      	cmp	r1, r5
 8017862:	d904      	bls.n	801786e <_malloc_r+0x26>
 8017864:	230c      	movs	r3, #12
 8017866:	6033      	str	r3, [r6, #0]
 8017868:	2000      	movs	r0, #0
 801786a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801786e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8017944 <_malloc_r+0xfc>
 8017872:	f000 f869 	bl	8017948 <__malloc_lock>
 8017876:	f8d8 3000 	ldr.w	r3, [r8]
 801787a:	461c      	mov	r4, r3
 801787c:	bb44      	cbnz	r4, 80178d0 <_malloc_r+0x88>
 801787e:	4629      	mov	r1, r5
 8017880:	4630      	mov	r0, r6
 8017882:	f7ff ffbf 	bl	8017804 <sbrk_aligned>
 8017886:	1c43      	adds	r3, r0, #1
 8017888:	4604      	mov	r4, r0
 801788a:	d158      	bne.n	801793e <_malloc_r+0xf6>
 801788c:	f8d8 4000 	ldr.w	r4, [r8]
 8017890:	4627      	mov	r7, r4
 8017892:	2f00      	cmp	r7, #0
 8017894:	d143      	bne.n	801791e <_malloc_r+0xd6>
 8017896:	2c00      	cmp	r4, #0
 8017898:	d04b      	beq.n	8017932 <_malloc_r+0xea>
 801789a:	6823      	ldr	r3, [r4, #0]
 801789c:	4639      	mov	r1, r7
 801789e:	4630      	mov	r0, r6
 80178a0:	eb04 0903 	add.w	r9, r4, r3
 80178a4:	f000 fbfe 	bl	80180a4 <_sbrk_r>
 80178a8:	4581      	cmp	r9, r0
 80178aa:	d142      	bne.n	8017932 <_malloc_r+0xea>
 80178ac:	6821      	ldr	r1, [r4, #0]
 80178ae:	1a6d      	subs	r5, r5, r1
 80178b0:	4629      	mov	r1, r5
 80178b2:	4630      	mov	r0, r6
 80178b4:	f7ff ffa6 	bl	8017804 <sbrk_aligned>
 80178b8:	3001      	adds	r0, #1
 80178ba:	d03a      	beq.n	8017932 <_malloc_r+0xea>
 80178bc:	6823      	ldr	r3, [r4, #0]
 80178be:	442b      	add	r3, r5
 80178c0:	6023      	str	r3, [r4, #0]
 80178c2:	f8d8 3000 	ldr.w	r3, [r8]
 80178c6:	685a      	ldr	r2, [r3, #4]
 80178c8:	bb62      	cbnz	r2, 8017924 <_malloc_r+0xdc>
 80178ca:	f8c8 7000 	str.w	r7, [r8]
 80178ce:	e00f      	b.n	80178f0 <_malloc_r+0xa8>
 80178d0:	6822      	ldr	r2, [r4, #0]
 80178d2:	1b52      	subs	r2, r2, r5
 80178d4:	d420      	bmi.n	8017918 <_malloc_r+0xd0>
 80178d6:	2a0b      	cmp	r2, #11
 80178d8:	d917      	bls.n	801790a <_malloc_r+0xc2>
 80178da:	1961      	adds	r1, r4, r5
 80178dc:	42a3      	cmp	r3, r4
 80178de:	6025      	str	r5, [r4, #0]
 80178e0:	bf18      	it	ne
 80178e2:	6059      	strne	r1, [r3, #4]
 80178e4:	6863      	ldr	r3, [r4, #4]
 80178e6:	bf08      	it	eq
 80178e8:	f8c8 1000 	streq.w	r1, [r8]
 80178ec:	5162      	str	r2, [r4, r5]
 80178ee:	604b      	str	r3, [r1, #4]
 80178f0:	4630      	mov	r0, r6
 80178f2:	f000 f82f 	bl	8017954 <__malloc_unlock>
 80178f6:	f104 000b 	add.w	r0, r4, #11
 80178fa:	1d23      	adds	r3, r4, #4
 80178fc:	f020 0007 	bic.w	r0, r0, #7
 8017900:	1ac2      	subs	r2, r0, r3
 8017902:	bf1c      	itt	ne
 8017904:	1a1b      	subne	r3, r3, r0
 8017906:	50a3      	strne	r3, [r4, r2]
 8017908:	e7af      	b.n	801786a <_malloc_r+0x22>
 801790a:	6862      	ldr	r2, [r4, #4]
 801790c:	42a3      	cmp	r3, r4
 801790e:	bf0c      	ite	eq
 8017910:	f8c8 2000 	streq.w	r2, [r8]
 8017914:	605a      	strne	r2, [r3, #4]
 8017916:	e7eb      	b.n	80178f0 <_malloc_r+0xa8>
 8017918:	4623      	mov	r3, r4
 801791a:	6864      	ldr	r4, [r4, #4]
 801791c:	e7ae      	b.n	801787c <_malloc_r+0x34>
 801791e:	463c      	mov	r4, r7
 8017920:	687f      	ldr	r7, [r7, #4]
 8017922:	e7b6      	b.n	8017892 <_malloc_r+0x4a>
 8017924:	461a      	mov	r2, r3
 8017926:	685b      	ldr	r3, [r3, #4]
 8017928:	42a3      	cmp	r3, r4
 801792a:	d1fb      	bne.n	8017924 <_malloc_r+0xdc>
 801792c:	2300      	movs	r3, #0
 801792e:	6053      	str	r3, [r2, #4]
 8017930:	e7de      	b.n	80178f0 <_malloc_r+0xa8>
 8017932:	230c      	movs	r3, #12
 8017934:	6033      	str	r3, [r6, #0]
 8017936:	4630      	mov	r0, r6
 8017938:	f000 f80c 	bl	8017954 <__malloc_unlock>
 801793c:	e794      	b.n	8017868 <_malloc_r+0x20>
 801793e:	6005      	str	r5, [r0, #0]
 8017940:	e7d6      	b.n	80178f0 <_malloc_r+0xa8>
 8017942:	bf00      	nop
 8017944:	20009840 	.word	0x20009840

08017948 <__malloc_lock>:
 8017948:	4801      	ldr	r0, [pc, #4]	@ (8017950 <__malloc_lock+0x8>)
 801794a:	f7ff beda 	b.w	8017702 <__retarget_lock_acquire_recursive>
 801794e:	bf00      	nop
 8017950:	20009838 	.word	0x20009838

08017954 <__malloc_unlock>:
 8017954:	4801      	ldr	r0, [pc, #4]	@ (801795c <__malloc_unlock+0x8>)
 8017956:	f7ff bed5 	b.w	8017704 <__retarget_lock_release_recursive>
 801795a:	bf00      	nop
 801795c:	20009838 	.word	0x20009838

08017960 <__ssputs_r>:
 8017960:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017964:	688e      	ldr	r6, [r1, #8]
 8017966:	461f      	mov	r7, r3
 8017968:	42be      	cmp	r6, r7
 801796a:	680b      	ldr	r3, [r1, #0]
 801796c:	4682      	mov	sl, r0
 801796e:	460c      	mov	r4, r1
 8017970:	4690      	mov	r8, r2
 8017972:	d82d      	bhi.n	80179d0 <__ssputs_r+0x70>
 8017974:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017978:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801797c:	d026      	beq.n	80179cc <__ssputs_r+0x6c>
 801797e:	6965      	ldr	r5, [r4, #20]
 8017980:	6909      	ldr	r1, [r1, #16]
 8017982:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8017986:	eba3 0901 	sub.w	r9, r3, r1
 801798a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801798e:	1c7b      	adds	r3, r7, #1
 8017990:	444b      	add	r3, r9
 8017992:	106d      	asrs	r5, r5, #1
 8017994:	429d      	cmp	r5, r3
 8017996:	bf38      	it	cc
 8017998:	461d      	movcc	r5, r3
 801799a:	0553      	lsls	r3, r2, #21
 801799c:	d527      	bpl.n	80179ee <__ssputs_r+0x8e>
 801799e:	4629      	mov	r1, r5
 80179a0:	f7ff ff52 	bl	8017848 <_malloc_r>
 80179a4:	4606      	mov	r6, r0
 80179a6:	b360      	cbz	r0, 8017a02 <__ssputs_r+0xa2>
 80179a8:	6921      	ldr	r1, [r4, #16]
 80179aa:	464a      	mov	r2, r9
 80179ac:	f7ff feab 	bl	8017706 <memcpy>
 80179b0:	89a3      	ldrh	r3, [r4, #12]
 80179b2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80179b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80179ba:	81a3      	strh	r3, [r4, #12]
 80179bc:	6126      	str	r6, [r4, #16]
 80179be:	6165      	str	r5, [r4, #20]
 80179c0:	444e      	add	r6, r9
 80179c2:	eba5 0509 	sub.w	r5, r5, r9
 80179c6:	6026      	str	r6, [r4, #0]
 80179c8:	60a5      	str	r5, [r4, #8]
 80179ca:	463e      	mov	r6, r7
 80179cc:	42be      	cmp	r6, r7
 80179ce:	d900      	bls.n	80179d2 <__ssputs_r+0x72>
 80179d0:	463e      	mov	r6, r7
 80179d2:	6820      	ldr	r0, [r4, #0]
 80179d4:	4632      	mov	r2, r6
 80179d6:	4641      	mov	r1, r8
 80179d8:	f7ff fda1 	bl	801751e <memmove>
 80179dc:	68a3      	ldr	r3, [r4, #8]
 80179de:	1b9b      	subs	r3, r3, r6
 80179e0:	60a3      	str	r3, [r4, #8]
 80179e2:	6823      	ldr	r3, [r4, #0]
 80179e4:	4433      	add	r3, r6
 80179e6:	6023      	str	r3, [r4, #0]
 80179e8:	2000      	movs	r0, #0
 80179ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80179ee:	462a      	mov	r2, r5
 80179f0:	f000 fb6f 	bl	80180d2 <_realloc_r>
 80179f4:	4606      	mov	r6, r0
 80179f6:	2800      	cmp	r0, #0
 80179f8:	d1e0      	bne.n	80179bc <__ssputs_r+0x5c>
 80179fa:	6921      	ldr	r1, [r4, #16]
 80179fc:	4650      	mov	r0, sl
 80179fe:	f7ff feaf 	bl	8017760 <_free_r>
 8017a02:	230c      	movs	r3, #12
 8017a04:	f8ca 3000 	str.w	r3, [sl]
 8017a08:	89a3      	ldrh	r3, [r4, #12]
 8017a0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017a0e:	81a3      	strh	r3, [r4, #12]
 8017a10:	f04f 30ff 	mov.w	r0, #4294967295
 8017a14:	e7e9      	b.n	80179ea <__ssputs_r+0x8a>
	...

08017a18 <_svfiprintf_r>:
 8017a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017a1c:	4698      	mov	r8, r3
 8017a1e:	898b      	ldrh	r3, [r1, #12]
 8017a20:	061b      	lsls	r3, r3, #24
 8017a22:	b09d      	sub	sp, #116	@ 0x74
 8017a24:	4607      	mov	r7, r0
 8017a26:	460d      	mov	r5, r1
 8017a28:	4614      	mov	r4, r2
 8017a2a:	d510      	bpl.n	8017a4e <_svfiprintf_r+0x36>
 8017a2c:	690b      	ldr	r3, [r1, #16]
 8017a2e:	b973      	cbnz	r3, 8017a4e <_svfiprintf_r+0x36>
 8017a30:	2140      	movs	r1, #64	@ 0x40
 8017a32:	f7ff ff09 	bl	8017848 <_malloc_r>
 8017a36:	6028      	str	r0, [r5, #0]
 8017a38:	6128      	str	r0, [r5, #16]
 8017a3a:	b930      	cbnz	r0, 8017a4a <_svfiprintf_r+0x32>
 8017a3c:	230c      	movs	r3, #12
 8017a3e:	603b      	str	r3, [r7, #0]
 8017a40:	f04f 30ff 	mov.w	r0, #4294967295
 8017a44:	b01d      	add	sp, #116	@ 0x74
 8017a46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017a4a:	2340      	movs	r3, #64	@ 0x40
 8017a4c:	616b      	str	r3, [r5, #20]
 8017a4e:	2300      	movs	r3, #0
 8017a50:	9309      	str	r3, [sp, #36]	@ 0x24
 8017a52:	2320      	movs	r3, #32
 8017a54:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8017a58:	f8cd 800c 	str.w	r8, [sp, #12]
 8017a5c:	2330      	movs	r3, #48	@ 0x30
 8017a5e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8017bfc <_svfiprintf_r+0x1e4>
 8017a62:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8017a66:	f04f 0901 	mov.w	r9, #1
 8017a6a:	4623      	mov	r3, r4
 8017a6c:	469a      	mov	sl, r3
 8017a6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017a72:	b10a      	cbz	r2, 8017a78 <_svfiprintf_r+0x60>
 8017a74:	2a25      	cmp	r2, #37	@ 0x25
 8017a76:	d1f9      	bne.n	8017a6c <_svfiprintf_r+0x54>
 8017a78:	ebba 0b04 	subs.w	fp, sl, r4
 8017a7c:	d00b      	beq.n	8017a96 <_svfiprintf_r+0x7e>
 8017a7e:	465b      	mov	r3, fp
 8017a80:	4622      	mov	r2, r4
 8017a82:	4629      	mov	r1, r5
 8017a84:	4638      	mov	r0, r7
 8017a86:	f7ff ff6b 	bl	8017960 <__ssputs_r>
 8017a8a:	3001      	adds	r0, #1
 8017a8c:	f000 80a7 	beq.w	8017bde <_svfiprintf_r+0x1c6>
 8017a90:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017a92:	445a      	add	r2, fp
 8017a94:	9209      	str	r2, [sp, #36]	@ 0x24
 8017a96:	f89a 3000 	ldrb.w	r3, [sl]
 8017a9a:	2b00      	cmp	r3, #0
 8017a9c:	f000 809f 	beq.w	8017bde <_svfiprintf_r+0x1c6>
 8017aa0:	2300      	movs	r3, #0
 8017aa2:	f04f 32ff 	mov.w	r2, #4294967295
 8017aa6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017aaa:	f10a 0a01 	add.w	sl, sl, #1
 8017aae:	9304      	str	r3, [sp, #16]
 8017ab0:	9307      	str	r3, [sp, #28]
 8017ab2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8017ab6:	931a      	str	r3, [sp, #104]	@ 0x68
 8017ab8:	4654      	mov	r4, sl
 8017aba:	2205      	movs	r2, #5
 8017abc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017ac0:	484e      	ldr	r0, [pc, #312]	@ (8017bfc <_svfiprintf_r+0x1e4>)
 8017ac2:	f7e8 fbd5 	bl	8000270 <memchr>
 8017ac6:	9a04      	ldr	r2, [sp, #16]
 8017ac8:	b9d8      	cbnz	r0, 8017b02 <_svfiprintf_r+0xea>
 8017aca:	06d0      	lsls	r0, r2, #27
 8017acc:	bf44      	itt	mi
 8017ace:	2320      	movmi	r3, #32
 8017ad0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017ad4:	0711      	lsls	r1, r2, #28
 8017ad6:	bf44      	itt	mi
 8017ad8:	232b      	movmi	r3, #43	@ 0x2b
 8017ada:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017ade:	f89a 3000 	ldrb.w	r3, [sl]
 8017ae2:	2b2a      	cmp	r3, #42	@ 0x2a
 8017ae4:	d015      	beq.n	8017b12 <_svfiprintf_r+0xfa>
 8017ae6:	9a07      	ldr	r2, [sp, #28]
 8017ae8:	4654      	mov	r4, sl
 8017aea:	2000      	movs	r0, #0
 8017aec:	f04f 0c0a 	mov.w	ip, #10
 8017af0:	4621      	mov	r1, r4
 8017af2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017af6:	3b30      	subs	r3, #48	@ 0x30
 8017af8:	2b09      	cmp	r3, #9
 8017afa:	d94b      	bls.n	8017b94 <_svfiprintf_r+0x17c>
 8017afc:	b1b0      	cbz	r0, 8017b2c <_svfiprintf_r+0x114>
 8017afe:	9207      	str	r2, [sp, #28]
 8017b00:	e014      	b.n	8017b2c <_svfiprintf_r+0x114>
 8017b02:	eba0 0308 	sub.w	r3, r0, r8
 8017b06:	fa09 f303 	lsl.w	r3, r9, r3
 8017b0a:	4313      	orrs	r3, r2
 8017b0c:	9304      	str	r3, [sp, #16]
 8017b0e:	46a2      	mov	sl, r4
 8017b10:	e7d2      	b.n	8017ab8 <_svfiprintf_r+0xa0>
 8017b12:	9b03      	ldr	r3, [sp, #12]
 8017b14:	1d19      	adds	r1, r3, #4
 8017b16:	681b      	ldr	r3, [r3, #0]
 8017b18:	9103      	str	r1, [sp, #12]
 8017b1a:	2b00      	cmp	r3, #0
 8017b1c:	bfbb      	ittet	lt
 8017b1e:	425b      	neglt	r3, r3
 8017b20:	f042 0202 	orrlt.w	r2, r2, #2
 8017b24:	9307      	strge	r3, [sp, #28]
 8017b26:	9307      	strlt	r3, [sp, #28]
 8017b28:	bfb8      	it	lt
 8017b2a:	9204      	strlt	r2, [sp, #16]
 8017b2c:	7823      	ldrb	r3, [r4, #0]
 8017b2e:	2b2e      	cmp	r3, #46	@ 0x2e
 8017b30:	d10a      	bne.n	8017b48 <_svfiprintf_r+0x130>
 8017b32:	7863      	ldrb	r3, [r4, #1]
 8017b34:	2b2a      	cmp	r3, #42	@ 0x2a
 8017b36:	d132      	bne.n	8017b9e <_svfiprintf_r+0x186>
 8017b38:	9b03      	ldr	r3, [sp, #12]
 8017b3a:	1d1a      	adds	r2, r3, #4
 8017b3c:	681b      	ldr	r3, [r3, #0]
 8017b3e:	9203      	str	r2, [sp, #12]
 8017b40:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8017b44:	3402      	adds	r4, #2
 8017b46:	9305      	str	r3, [sp, #20]
 8017b48:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8017c0c <_svfiprintf_r+0x1f4>
 8017b4c:	7821      	ldrb	r1, [r4, #0]
 8017b4e:	2203      	movs	r2, #3
 8017b50:	4650      	mov	r0, sl
 8017b52:	f7e8 fb8d 	bl	8000270 <memchr>
 8017b56:	b138      	cbz	r0, 8017b68 <_svfiprintf_r+0x150>
 8017b58:	9b04      	ldr	r3, [sp, #16]
 8017b5a:	eba0 000a 	sub.w	r0, r0, sl
 8017b5e:	2240      	movs	r2, #64	@ 0x40
 8017b60:	4082      	lsls	r2, r0
 8017b62:	4313      	orrs	r3, r2
 8017b64:	3401      	adds	r4, #1
 8017b66:	9304      	str	r3, [sp, #16]
 8017b68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017b6c:	4824      	ldr	r0, [pc, #144]	@ (8017c00 <_svfiprintf_r+0x1e8>)
 8017b6e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8017b72:	2206      	movs	r2, #6
 8017b74:	f7e8 fb7c 	bl	8000270 <memchr>
 8017b78:	2800      	cmp	r0, #0
 8017b7a:	d036      	beq.n	8017bea <_svfiprintf_r+0x1d2>
 8017b7c:	4b21      	ldr	r3, [pc, #132]	@ (8017c04 <_svfiprintf_r+0x1ec>)
 8017b7e:	bb1b      	cbnz	r3, 8017bc8 <_svfiprintf_r+0x1b0>
 8017b80:	9b03      	ldr	r3, [sp, #12]
 8017b82:	3307      	adds	r3, #7
 8017b84:	f023 0307 	bic.w	r3, r3, #7
 8017b88:	3308      	adds	r3, #8
 8017b8a:	9303      	str	r3, [sp, #12]
 8017b8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017b8e:	4433      	add	r3, r6
 8017b90:	9309      	str	r3, [sp, #36]	@ 0x24
 8017b92:	e76a      	b.n	8017a6a <_svfiprintf_r+0x52>
 8017b94:	fb0c 3202 	mla	r2, ip, r2, r3
 8017b98:	460c      	mov	r4, r1
 8017b9a:	2001      	movs	r0, #1
 8017b9c:	e7a8      	b.n	8017af0 <_svfiprintf_r+0xd8>
 8017b9e:	2300      	movs	r3, #0
 8017ba0:	3401      	adds	r4, #1
 8017ba2:	9305      	str	r3, [sp, #20]
 8017ba4:	4619      	mov	r1, r3
 8017ba6:	f04f 0c0a 	mov.w	ip, #10
 8017baa:	4620      	mov	r0, r4
 8017bac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017bb0:	3a30      	subs	r2, #48	@ 0x30
 8017bb2:	2a09      	cmp	r2, #9
 8017bb4:	d903      	bls.n	8017bbe <_svfiprintf_r+0x1a6>
 8017bb6:	2b00      	cmp	r3, #0
 8017bb8:	d0c6      	beq.n	8017b48 <_svfiprintf_r+0x130>
 8017bba:	9105      	str	r1, [sp, #20]
 8017bbc:	e7c4      	b.n	8017b48 <_svfiprintf_r+0x130>
 8017bbe:	fb0c 2101 	mla	r1, ip, r1, r2
 8017bc2:	4604      	mov	r4, r0
 8017bc4:	2301      	movs	r3, #1
 8017bc6:	e7f0      	b.n	8017baa <_svfiprintf_r+0x192>
 8017bc8:	ab03      	add	r3, sp, #12
 8017bca:	9300      	str	r3, [sp, #0]
 8017bcc:	462a      	mov	r2, r5
 8017bce:	4b0e      	ldr	r3, [pc, #56]	@ (8017c08 <_svfiprintf_r+0x1f0>)
 8017bd0:	a904      	add	r1, sp, #16
 8017bd2:	4638      	mov	r0, r7
 8017bd4:	f3af 8000 	nop.w
 8017bd8:	1c42      	adds	r2, r0, #1
 8017bda:	4606      	mov	r6, r0
 8017bdc:	d1d6      	bne.n	8017b8c <_svfiprintf_r+0x174>
 8017bde:	89ab      	ldrh	r3, [r5, #12]
 8017be0:	065b      	lsls	r3, r3, #25
 8017be2:	f53f af2d 	bmi.w	8017a40 <_svfiprintf_r+0x28>
 8017be6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017be8:	e72c      	b.n	8017a44 <_svfiprintf_r+0x2c>
 8017bea:	ab03      	add	r3, sp, #12
 8017bec:	9300      	str	r3, [sp, #0]
 8017bee:	462a      	mov	r2, r5
 8017bf0:	4b05      	ldr	r3, [pc, #20]	@ (8017c08 <_svfiprintf_r+0x1f0>)
 8017bf2:	a904      	add	r1, sp, #16
 8017bf4:	4638      	mov	r0, r7
 8017bf6:	f000 f879 	bl	8017cec <_printf_i>
 8017bfa:	e7ed      	b.n	8017bd8 <_svfiprintf_r+0x1c0>
 8017bfc:	080189e7 	.word	0x080189e7
 8017c00:	080189f1 	.word	0x080189f1
 8017c04:	00000000 	.word	0x00000000
 8017c08:	08017961 	.word	0x08017961
 8017c0c:	080189ed 	.word	0x080189ed

08017c10 <_printf_common>:
 8017c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017c14:	4616      	mov	r6, r2
 8017c16:	4698      	mov	r8, r3
 8017c18:	688a      	ldr	r2, [r1, #8]
 8017c1a:	690b      	ldr	r3, [r1, #16]
 8017c1c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8017c20:	4293      	cmp	r3, r2
 8017c22:	bfb8      	it	lt
 8017c24:	4613      	movlt	r3, r2
 8017c26:	6033      	str	r3, [r6, #0]
 8017c28:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8017c2c:	4607      	mov	r7, r0
 8017c2e:	460c      	mov	r4, r1
 8017c30:	b10a      	cbz	r2, 8017c36 <_printf_common+0x26>
 8017c32:	3301      	adds	r3, #1
 8017c34:	6033      	str	r3, [r6, #0]
 8017c36:	6823      	ldr	r3, [r4, #0]
 8017c38:	0699      	lsls	r1, r3, #26
 8017c3a:	bf42      	ittt	mi
 8017c3c:	6833      	ldrmi	r3, [r6, #0]
 8017c3e:	3302      	addmi	r3, #2
 8017c40:	6033      	strmi	r3, [r6, #0]
 8017c42:	6825      	ldr	r5, [r4, #0]
 8017c44:	f015 0506 	ands.w	r5, r5, #6
 8017c48:	d106      	bne.n	8017c58 <_printf_common+0x48>
 8017c4a:	f104 0a19 	add.w	sl, r4, #25
 8017c4e:	68e3      	ldr	r3, [r4, #12]
 8017c50:	6832      	ldr	r2, [r6, #0]
 8017c52:	1a9b      	subs	r3, r3, r2
 8017c54:	42ab      	cmp	r3, r5
 8017c56:	dc26      	bgt.n	8017ca6 <_printf_common+0x96>
 8017c58:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8017c5c:	6822      	ldr	r2, [r4, #0]
 8017c5e:	3b00      	subs	r3, #0
 8017c60:	bf18      	it	ne
 8017c62:	2301      	movne	r3, #1
 8017c64:	0692      	lsls	r2, r2, #26
 8017c66:	d42b      	bmi.n	8017cc0 <_printf_common+0xb0>
 8017c68:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8017c6c:	4641      	mov	r1, r8
 8017c6e:	4638      	mov	r0, r7
 8017c70:	47c8      	blx	r9
 8017c72:	3001      	adds	r0, #1
 8017c74:	d01e      	beq.n	8017cb4 <_printf_common+0xa4>
 8017c76:	6823      	ldr	r3, [r4, #0]
 8017c78:	6922      	ldr	r2, [r4, #16]
 8017c7a:	f003 0306 	and.w	r3, r3, #6
 8017c7e:	2b04      	cmp	r3, #4
 8017c80:	bf02      	ittt	eq
 8017c82:	68e5      	ldreq	r5, [r4, #12]
 8017c84:	6833      	ldreq	r3, [r6, #0]
 8017c86:	1aed      	subeq	r5, r5, r3
 8017c88:	68a3      	ldr	r3, [r4, #8]
 8017c8a:	bf0c      	ite	eq
 8017c8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8017c90:	2500      	movne	r5, #0
 8017c92:	4293      	cmp	r3, r2
 8017c94:	bfc4      	itt	gt
 8017c96:	1a9b      	subgt	r3, r3, r2
 8017c98:	18ed      	addgt	r5, r5, r3
 8017c9a:	2600      	movs	r6, #0
 8017c9c:	341a      	adds	r4, #26
 8017c9e:	42b5      	cmp	r5, r6
 8017ca0:	d11a      	bne.n	8017cd8 <_printf_common+0xc8>
 8017ca2:	2000      	movs	r0, #0
 8017ca4:	e008      	b.n	8017cb8 <_printf_common+0xa8>
 8017ca6:	2301      	movs	r3, #1
 8017ca8:	4652      	mov	r2, sl
 8017caa:	4641      	mov	r1, r8
 8017cac:	4638      	mov	r0, r7
 8017cae:	47c8      	blx	r9
 8017cb0:	3001      	adds	r0, #1
 8017cb2:	d103      	bne.n	8017cbc <_printf_common+0xac>
 8017cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8017cb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017cbc:	3501      	adds	r5, #1
 8017cbe:	e7c6      	b.n	8017c4e <_printf_common+0x3e>
 8017cc0:	18e1      	adds	r1, r4, r3
 8017cc2:	1c5a      	adds	r2, r3, #1
 8017cc4:	2030      	movs	r0, #48	@ 0x30
 8017cc6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8017cca:	4422      	add	r2, r4
 8017ccc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8017cd0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8017cd4:	3302      	adds	r3, #2
 8017cd6:	e7c7      	b.n	8017c68 <_printf_common+0x58>
 8017cd8:	2301      	movs	r3, #1
 8017cda:	4622      	mov	r2, r4
 8017cdc:	4641      	mov	r1, r8
 8017cde:	4638      	mov	r0, r7
 8017ce0:	47c8      	blx	r9
 8017ce2:	3001      	adds	r0, #1
 8017ce4:	d0e6      	beq.n	8017cb4 <_printf_common+0xa4>
 8017ce6:	3601      	adds	r6, #1
 8017ce8:	e7d9      	b.n	8017c9e <_printf_common+0x8e>
	...

08017cec <_printf_i>:
 8017cec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017cf0:	7e0f      	ldrb	r7, [r1, #24]
 8017cf2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8017cf4:	2f78      	cmp	r7, #120	@ 0x78
 8017cf6:	4691      	mov	r9, r2
 8017cf8:	4680      	mov	r8, r0
 8017cfa:	460c      	mov	r4, r1
 8017cfc:	469a      	mov	sl, r3
 8017cfe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8017d02:	d807      	bhi.n	8017d14 <_printf_i+0x28>
 8017d04:	2f62      	cmp	r7, #98	@ 0x62
 8017d06:	d80a      	bhi.n	8017d1e <_printf_i+0x32>
 8017d08:	2f00      	cmp	r7, #0
 8017d0a:	f000 80d1 	beq.w	8017eb0 <_printf_i+0x1c4>
 8017d0e:	2f58      	cmp	r7, #88	@ 0x58
 8017d10:	f000 80b8 	beq.w	8017e84 <_printf_i+0x198>
 8017d14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8017d18:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8017d1c:	e03a      	b.n	8017d94 <_printf_i+0xa8>
 8017d1e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8017d22:	2b15      	cmp	r3, #21
 8017d24:	d8f6      	bhi.n	8017d14 <_printf_i+0x28>
 8017d26:	a101      	add	r1, pc, #4	@ (adr r1, 8017d2c <_printf_i+0x40>)
 8017d28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8017d2c:	08017d85 	.word	0x08017d85
 8017d30:	08017d99 	.word	0x08017d99
 8017d34:	08017d15 	.word	0x08017d15
 8017d38:	08017d15 	.word	0x08017d15
 8017d3c:	08017d15 	.word	0x08017d15
 8017d40:	08017d15 	.word	0x08017d15
 8017d44:	08017d99 	.word	0x08017d99
 8017d48:	08017d15 	.word	0x08017d15
 8017d4c:	08017d15 	.word	0x08017d15
 8017d50:	08017d15 	.word	0x08017d15
 8017d54:	08017d15 	.word	0x08017d15
 8017d58:	08017e97 	.word	0x08017e97
 8017d5c:	08017dc3 	.word	0x08017dc3
 8017d60:	08017e51 	.word	0x08017e51
 8017d64:	08017d15 	.word	0x08017d15
 8017d68:	08017d15 	.word	0x08017d15
 8017d6c:	08017eb9 	.word	0x08017eb9
 8017d70:	08017d15 	.word	0x08017d15
 8017d74:	08017dc3 	.word	0x08017dc3
 8017d78:	08017d15 	.word	0x08017d15
 8017d7c:	08017d15 	.word	0x08017d15
 8017d80:	08017e59 	.word	0x08017e59
 8017d84:	6833      	ldr	r3, [r6, #0]
 8017d86:	1d1a      	adds	r2, r3, #4
 8017d88:	681b      	ldr	r3, [r3, #0]
 8017d8a:	6032      	str	r2, [r6, #0]
 8017d8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8017d90:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8017d94:	2301      	movs	r3, #1
 8017d96:	e09c      	b.n	8017ed2 <_printf_i+0x1e6>
 8017d98:	6833      	ldr	r3, [r6, #0]
 8017d9a:	6820      	ldr	r0, [r4, #0]
 8017d9c:	1d19      	adds	r1, r3, #4
 8017d9e:	6031      	str	r1, [r6, #0]
 8017da0:	0606      	lsls	r6, r0, #24
 8017da2:	d501      	bpl.n	8017da8 <_printf_i+0xbc>
 8017da4:	681d      	ldr	r5, [r3, #0]
 8017da6:	e003      	b.n	8017db0 <_printf_i+0xc4>
 8017da8:	0645      	lsls	r5, r0, #25
 8017daa:	d5fb      	bpl.n	8017da4 <_printf_i+0xb8>
 8017dac:	f9b3 5000 	ldrsh.w	r5, [r3]
 8017db0:	2d00      	cmp	r5, #0
 8017db2:	da03      	bge.n	8017dbc <_printf_i+0xd0>
 8017db4:	232d      	movs	r3, #45	@ 0x2d
 8017db6:	426d      	negs	r5, r5
 8017db8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017dbc:	4858      	ldr	r0, [pc, #352]	@ (8017f20 <_printf_i+0x234>)
 8017dbe:	230a      	movs	r3, #10
 8017dc0:	e011      	b.n	8017de6 <_printf_i+0xfa>
 8017dc2:	6821      	ldr	r1, [r4, #0]
 8017dc4:	6833      	ldr	r3, [r6, #0]
 8017dc6:	0608      	lsls	r0, r1, #24
 8017dc8:	f853 5b04 	ldr.w	r5, [r3], #4
 8017dcc:	d402      	bmi.n	8017dd4 <_printf_i+0xe8>
 8017dce:	0649      	lsls	r1, r1, #25
 8017dd0:	bf48      	it	mi
 8017dd2:	b2ad      	uxthmi	r5, r5
 8017dd4:	2f6f      	cmp	r7, #111	@ 0x6f
 8017dd6:	4852      	ldr	r0, [pc, #328]	@ (8017f20 <_printf_i+0x234>)
 8017dd8:	6033      	str	r3, [r6, #0]
 8017dda:	bf14      	ite	ne
 8017ddc:	230a      	movne	r3, #10
 8017dde:	2308      	moveq	r3, #8
 8017de0:	2100      	movs	r1, #0
 8017de2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8017de6:	6866      	ldr	r6, [r4, #4]
 8017de8:	60a6      	str	r6, [r4, #8]
 8017dea:	2e00      	cmp	r6, #0
 8017dec:	db05      	blt.n	8017dfa <_printf_i+0x10e>
 8017dee:	6821      	ldr	r1, [r4, #0]
 8017df0:	432e      	orrs	r6, r5
 8017df2:	f021 0104 	bic.w	r1, r1, #4
 8017df6:	6021      	str	r1, [r4, #0]
 8017df8:	d04b      	beq.n	8017e92 <_printf_i+0x1a6>
 8017dfa:	4616      	mov	r6, r2
 8017dfc:	fbb5 f1f3 	udiv	r1, r5, r3
 8017e00:	fb03 5711 	mls	r7, r3, r1, r5
 8017e04:	5dc7      	ldrb	r7, [r0, r7]
 8017e06:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8017e0a:	462f      	mov	r7, r5
 8017e0c:	42bb      	cmp	r3, r7
 8017e0e:	460d      	mov	r5, r1
 8017e10:	d9f4      	bls.n	8017dfc <_printf_i+0x110>
 8017e12:	2b08      	cmp	r3, #8
 8017e14:	d10b      	bne.n	8017e2e <_printf_i+0x142>
 8017e16:	6823      	ldr	r3, [r4, #0]
 8017e18:	07df      	lsls	r7, r3, #31
 8017e1a:	d508      	bpl.n	8017e2e <_printf_i+0x142>
 8017e1c:	6923      	ldr	r3, [r4, #16]
 8017e1e:	6861      	ldr	r1, [r4, #4]
 8017e20:	4299      	cmp	r1, r3
 8017e22:	bfde      	ittt	le
 8017e24:	2330      	movle	r3, #48	@ 0x30
 8017e26:	f806 3c01 	strble.w	r3, [r6, #-1]
 8017e2a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8017e2e:	1b92      	subs	r2, r2, r6
 8017e30:	6122      	str	r2, [r4, #16]
 8017e32:	f8cd a000 	str.w	sl, [sp]
 8017e36:	464b      	mov	r3, r9
 8017e38:	aa03      	add	r2, sp, #12
 8017e3a:	4621      	mov	r1, r4
 8017e3c:	4640      	mov	r0, r8
 8017e3e:	f7ff fee7 	bl	8017c10 <_printf_common>
 8017e42:	3001      	adds	r0, #1
 8017e44:	d14a      	bne.n	8017edc <_printf_i+0x1f0>
 8017e46:	f04f 30ff 	mov.w	r0, #4294967295
 8017e4a:	b004      	add	sp, #16
 8017e4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017e50:	6823      	ldr	r3, [r4, #0]
 8017e52:	f043 0320 	orr.w	r3, r3, #32
 8017e56:	6023      	str	r3, [r4, #0]
 8017e58:	4832      	ldr	r0, [pc, #200]	@ (8017f24 <_printf_i+0x238>)
 8017e5a:	2778      	movs	r7, #120	@ 0x78
 8017e5c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8017e60:	6823      	ldr	r3, [r4, #0]
 8017e62:	6831      	ldr	r1, [r6, #0]
 8017e64:	061f      	lsls	r7, r3, #24
 8017e66:	f851 5b04 	ldr.w	r5, [r1], #4
 8017e6a:	d402      	bmi.n	8017e72 <_printf_i+0x186>
 8017e6c:	065f      	lsls	r7, r3, #25
 8017e6e:	bf48      	it	mi
 8017e70:	b2ad      	uxthmi	r5, r5
 8017e72:	6031      	str	r1, [r6, #0]
 8017e74:	07d9      	lsls	r1, r3, #31
 8017e76:	bf44      	itt	mi
 8017e78:	f043 0320 	orrmi.w	r3, r3, #32
 8017e7c:	6023      	strmi	r3, [r4, #0]
 8017e7e:	b11d      	cbz	r5, 8017e88 <_printf_i+0x19c>
 8017e80:	2310      	movs	r3, #16
 8017e82:	e7ad      	b.n	8017de0 <_printf_i+0xf4>
 8017e84:	4826      	ldr	r0, [pc, #152]	@ (8017f20 <_printf_i+0x234>)
 8017e86:	e7e9      	b.n	8017e5c <_printf_i+0x170>
 8017e88:	6823      	ldr	r3, [r4, #0]
 8017e8a:	f023 0320 	bic.w	r3, r3, #32
 8017e8e:	6023      	str	r3, [r4, #0]
 8017e90:	e7f6      	b.n	8017e80 <_printf_i+0x194>
 8017e92:	4616      	mov	r6, r2
 8017e94:	e7bd      	b.n	8017e12 <_printf_i+0x126>
 8017e96:	6833      	ldr	r3, [r6, #0]
 8017e98:	6825      	ldr	r5, [r4, #0]
 8017e9a:	6961      	ldr	r1, [r4, #20]
 8017e9c:	1d18      	adds	r0, r3, #4
 8017e9e:	6030      	str	r0, [r6, #0]
 8017ea0:	062e      	lsls	r6, r5, #24
 8017ea2:	681b      	ldr	r3, [r3, #0]
 8017ea4:	d501      	bpl.n	8017eaa <_printf_i+0x1be>
 8017ea6:	6019      	str	r1, [r3, #0]
 8017ea8:	e002      	b.n	8017eb0 <_printf_i+0x1c4>
 8017eaa:	0668      	lsls	r0, r5, #25
 8017eac:	d5fb      	bpl.n	8017ea6 <_printf_i+0x1ba>
 8017eae:	8019      	strh	r1, [r3, #0]
 8017eb0:	2300      	movs	r3, #0
 8017eb2:	6123      	str	r3, [r4, #16]
 8017eb4:	4616      	mov	r6, r2
 8017eb6:	e7bc      	b.n	8017e32 <_printf_i+0x146>
 8017eb8:	6833      	ldr	r3, [r6, #0]
 8017eba:	1d1a      	adds	r2, r3, #4
 8017ebc:	6032      	str	r2, [r6, #0]
 8017ebe:	681e      	ldr	r6, [r3, #0]
 8017ec0:	6862      	ldr	r2, [r4, #4]
 8017ec2:	2100      	movs	r1, #0
 8017ec4:	4630      	mov	r0, r6
 8017ec6:	f7e8 f9d3 	bl	8000270 <memchr>
 8017eca:	b108      	cbz	r0, 8017ed0 <_printf_i+0x1e4>
 8017ecc:	1b80      	subs	r0, r0, r6
 8017ece:	6060      	str	r0, [r4, #4]
 8017ed0:	6863      	ldr	r3, [r4, #4]
 8017ed2:	6123      	str	r3, [r4, #16]
 8017ed4:	2300      	movs	r3, #0
 8017ed6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017eda:	e7aa      	b.n	8017e32 <_printf_i+0x146>
 8017edc:	6923      	ldr	r3, [r4, #16]
 8017ede:	4632      	mov	r2, r6
 8017ee0:	4649      	mov	r1, r9
 8017ee2:	4640      	mov	r0, r8
 8017ee4:	47d0      	blx	sl
 8017ee6:	3001      	adds	r0, #1
 8017ee8:	d0ad      	beq.n	8017e46 <_printf_i+0x15a>
 8017eea:	6823      	ldr	r3, [r4, #0]
 8017eec:	079b      	lsls	r3, r3, #30
 8017eee:	d413      	bmi.n	8017f18 <_printf_i+0x22c>
 8017ef0:	68e0      	ldr	r0, [r4, #12]
 8017ef2:	9b03      	ldr	r3, [sp, #12]
 8017ef4:	4298      	cmp	r0, r3
 8017ef6:	bfb8      	it	lt
 8017ef8:	4618      	movlt	r0, r3
 8017efa:	e7a6      	b.n	8017e4a <_printf_i+0x15e>
 8017efc:	2301      	movs	r3, #1
 8017efe:	4632      	mov	r2, r6
 8017f00:	4649      	mov	r1, r9
 8017f02:	4640      	mov	r0, r8
 8017f04:	47d0      	blx	sl
 8017f06:	3001      	adds	r0, #1
 8017f08:	d09d      	beq.n	8017e46 <_printf_i+0x15a>
 8017f0a:	3501      	adds	r5, #1
 8017f0c:	68e3      	ldr	r3, [r4, #12]
 8017f0e:	9903      	ldr	r1, [sp, #12]
 8017f10:	1a5b      	subs	r3, r3, r1
 8017f12:	42ab      	cmp	r3, r5
 8017f14:	dcf2      	bgt.n	8017efc <_printf_i+0x210>
 8017f16:	e7eb      	b.n	8017ef0 <_printf_i+0x204>
 8017f18:	2500      	movs	r5, #0
 8017f1a:	f104 0619 	add.w	r6, r4, #25
 8017f1e:	e7f5      	b.n	8017f0c <_printf_i+0x220>
 8017f20:	080189f8 	.word	0x080189f8
 8017f24:	08018a09 	.word	0x08018a09

08017f28 <__sflush_r>:
 8017f28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017f2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017f30:	0716      	lsls	r6, r2, #28
 8017f32:	4605      	mov	r5, r0
 8017f34:	460c      	mov	r4, r1
 8017f36:	d454      	bmi.n	8017fe2 <__sflush_r+0xba>
 8017f38:	684b      	ldr	r3, [r1, #4]
 8017f3a:	2b00      	cmp	r3, #0
 8017f3c:	dc02      	bgt.n	8017f44 <__sflush_r+0x1c>
 8017f3e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8017f40:	2b00      	cmp	r3, #0
 8017f42:	dd48      	ble.n	8017fd6 <__sflush_r+0xae>
 8017f44:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017f46:	2e00      	cmp	r6, #0
 8017f48:	d045      	beq.n	8017fd6 <__sflush_r+0xae>
 8017f4a:	2300      	movs	r3, #0
 8017f4c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8017f50:	682f      	ldr	r7, [r5, #0]
 8017f52:	6a21      	ldr	r1, [r4, #32]
 8017f54:	602b      	str	r3, [r5, #0]
 8017f56:	d030      	beq.n	8017fba <__sflush_r+0x92>
 8017f58:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8017f5a:	89a3      	ldrh	r3, [r4, #12]
 8017f5c:	0759      	lsls	r1, r3, #29
 8017f5e:	d505      	bpl.n	8017f6c <__sflush_r+0x44>
 8017f60:	6863      	ldr	r3, [r4, #4]
 8017f62:	1ad2      	subs	r2, r2, r3
 8017f64:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8017f66:	b10b      	cbz	r3, 8017f6c <__sflush_r+0x44>
 8017f68:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8017f6a:	1ad2      	subs	r2, r2, r3
 8017f6c:	2300      	movs	r3, #0
 8017f6e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017f70:	6a21      	ldr	r1, [r4, #32]
 8017f72:	4628      	mov	r0, r5
 8017f74:	47b0      	blx	r6
 8017f76:	1c43      	adds	r3, r0, #1
 8017f78:	89a3      	ldrh	r3, [r4, #12]
 8017f7a:	d106      	bne.n	8017f8a <__sflush_r+0x62>
 8017f7c:	6829      	ldr	r1, [r5, #0]
 8017f7e:	291d      	cmp	r1, #29
 8017f80:	d82b      	bhi.n	8017fda <__sflush_r+0xb2>
 8017f82:	4a2a      	ldr	r2, [pc, #168]	@ (801802c <__sflush_r+0x104>)
 8017f84:	40ca      	lsrs	r2, r1
 8017f86:	07d6      	lsls	r6, r2, #31
 8017f88:	d527      	bpl.n	8017fda <__sflush_r+0xb2>
 8017f8a:	2200      	movs	r2, #0
 8017f8c:	6062      	str	r2, [r4, #4]
 8017f8e:	04d9      	lsls	r1, r3, #19
 8017f90:	6922      	ldr	r2, [r4, #16]
 8017f92:	6022      	str	r2, [r4, #0]
 8017f94:	d504      	bpl.n	8017fa0 <__sflush_r+0x78>
 8017f96:	1c42      	adds	r2, r0, #1
 8017f98:	d101      	bne.n	8017f9e <__sflush_r+0x76>
 8017f9a:	682b      	ldr	r3, [r5, #0]
 8017f9c:	b903      	cbnz	r3, 8017fa0 <__sflush_r+0x78>
 8017f9e:	6560      	str	r0, [r4, #84]	@ 0x54
 8017fa0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8017fa2:	602f      	str	r7, [r5, #0]
 8017fa4:	b1b9      	cbz	r1, 8017fd6 <__sflush_r+0xae>
 8017fa6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017faa:	4299      	cmp	r1, r3
 8017fac:	d002      	beq.n	8017fb4 <__sflush_r+0x8c>
 8017fae:	4628      	mov	r0, r5
 8017fb0:	f7ff fbd6 	bl	8017760 <_free_r>
 8017fb4:	2300      	movs	r3, #0
 8017fb6:	6363      	str	r3, [r4, #52]	@ 0x34
 8017fb8:	e00d      	b.n	8017fd6 <__sflush_r+0xae>
 8017fba:	2301      	movs	r3, #1
 8017fbc:	4628      	mov	r0, r5
 8017fbe:	47b0      	blx	r6
 8017fc0:	4602      	mov	r2, r0
 8017fc2:	1c50      	adds	r0, r2, #1
 8017fc4:	d1c9      	bne.n	8017f5a <__sflush_r+0x32>
 8017fc6:	682b      	ldr	r3, [r5, #0]
 8017fc8:	2b00      	cmp	r3, #0
 8017fca:	d0c6      	beq.n	8017f5a <__sflush_r+0x32>
 8017fcc:	2b1d      	cmp	r3, #29
 8017fce:	d001      	beq.n	8017fd4 <__sflush_r+0xac>
 8017fd0:	2b16      	cmp	r3, #22
 8017fd2:	d11e      	bne.n	8018012 <__sflush_r+0xea>
 8017fd4:	602f      	str	r7, [r5, #0]
 8017fd6:	2000      	movs	r0, #0
 8017fd8:	e022      	b.n	8018020 <__sflush_r+0xf8>
 8017fda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017fde:	b21b      	sxth	r3, r3
 8017fe0:	e01b      	b.n	801801a <__sflush_r+0xf2>
 8017fe2:	690f      	ldr	r7, [r1, #16]
 8017fe4:	2f00      	cmp	r7, #0
 8017fe6:	d0f6      	beq.n	8017fd6 <__sflush_r+0xae>
 8017fe8:	0793      	lsls	r3, r2, #30
 8017fea:	680e      	ldr	r6, [r1, #0]
 8017fec:	bf08      	it	eq
 8017fee:	694b      	ldreq	r3, [r1, #20]
 8017ff0:	600f      	str	r7, [r1, #0]
 8017ff2:	bf18      	it	ne
 8017ff4:	2300      	movne	r3, #0
 8017ff6:	eba6 0807 	sub.w	r8, r6, r7
 8017ffa:	608b      	str	r3, [r1, #8]
 8017ffc:	f1b8 0f00 	cmp.w	r8, #0
 8018000:	dde9      	ble.n	8017fd6 <__sflush_r+0xae>
 8018002:	6a21      	ldr	r1, [r4, #32]
 8018004:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8018006:	4643      	mov	r3, r8
 8018008:	463a      	mov	r2, r7
 801800a:	4628      	mov	r0, r5
 801800c:	47b0      	blx	r6
 801800e:	2800      	cmp	r0, #0
 8018010:	dc08      	bgt.n	8018024 <__sflush_r+0xfc>
 8018012:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018016:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801801a:	81a3      	strh	r3, [r4, #12]
 801801c:	f04f 30ff 	mov.w	r0, #4294967295
 8018020:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018024:	4407      	add	r7, r0
 8018026:	eba8 0800 	sub.w	r8, r8, r0
 801802a:	e7e7      	b.n	8017ffc <__sflush_r+0xd4>
 801802c:	20400001 	.word	0x20400001

08018030 <_fflush_r>:
 8018030:	b538      	push	{r3, r4, r5, lr}
 8018032:	690b      	ldr	r3, [r1, #16]
 8018034:	4605      	mov	r5, r0
 8018036:	460c      	mov	r4, r1
 8018038:	b913      	cbnz	r3, 8018040 <_fflush_r+0x10>
 801803a:	2500      	movs	r5, #0
 801803c:	4628      	mov	r0, r5
 801803e:	bd38      	pop	{r3, r4, r5, pc}
 8018040:	b118      	cbz	r0, 801804a <_fflush_r+0x1a>
 8018042:	6a03      	ldr	r3, [r0, #32]
 8018044:	b90b      	cbnz	r3, 801804a <_fflush_r+0x1a>
 8018046:	f7ff f9ab 	bl	80173a0 <__sinit>
 801804a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801804e:	2b00      	cmp	r3, #0
 8018050:	d0f3      	beq.n	801803a <_fflush_r+0xa>
 8018052:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8018054:	07d0      	lsls	r0, r2, #31
 8018056:	d404      	bmi.n	8018062 <_fflush_r+0x32>
 8018058:	0599      	lsls	r1, r3, #22
 801805a:	d402      	bmi.n	8018062 <_fflush_r+0x32>
 801805c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801805e:	f7ff fb50 	bl	8017702 <__retarget_lock_acquire_recursive>
 8018062:	4628      	mov	r0, r5
 8018064:	4621      	mov	r1, r4
 8018066:	f7ff ff5f 	bl	8017f28 <__sflush_r>
 801806a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801806c:	07da      	lsls	r2, r3, #31
 801806e:	4605      	mov	r5, r0
 8018070:	d4e4      	bmi.n	801803c <_fflush_r+0xc>
 8018072:	89a3      	ldrh	r3, [r4, #12]
 8018074:	059b      	lsls	r3, r3, #22
 8018076:	d4e1      	bmi.n	801803c <_fflush_r+0xc>
 8018078:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801807a:	f7ff fb43 	bl	8017704 <__retarget_lock_release_recursive>
 801807e:	e7dd      	b.n	801803c <_fflush_r+0xc>

08018080 <fiprintf>:
 8018080:	b40e      	push	{r1, r2, r3}
 8018082:	b503      	push	{r0, r1, lr}
 8018084:	4601      	mov	r1, r0
 8018086:	ab03      	add	r3, sp, #12
 8018088:	4805      	ldr	r0, [pc, #20]	@ (80180a0 <fiprintf+0x20>)
 801808a:	f853 2b04 	ldr.w	r2, [r3], #4
 801808e:	6800      	ldr	r0, [r0, #0]
 8018090:	9301      	str	r3, [sp, #4]
 8018092:	f000 f875 	bl	8018180 <_vfiprintf_r>
 8018096:	b002      	add	sp, #8
 8018098:	f85d eb04 	ldr.w	lr, [sp], #4
 801809c:	b003      	add	sp, #12
 801809e:	4770      	bx	lr
 80180a0:	2000002c 	.word	0x2000002c

080180a4 <_sbrk_r>:
 80180a4:	b538      	push	{r3, r4, r5, lr}
 80180a6:	4d06      	ldr	r5, [pc, #24]	@ (80180c0 <_sbrk_r+0x1c>)
 80180a8:	2300      	movs	r3, #0
 80180aa:	4604      	mov	r4, r0
 80180ac:	4608      	mov	r0, r1
 80180ae:	602b      	str	r3, [r5, #0]
 80180b0:	f7e9 fdba 	bl	8001c28 <_sbrk>
 80180b4:	1c43      	adds	r3, r0, #1
 80180b6:	d102      	bne.n	80180be <_sbrk_r+0x1a>
 80180b8:	682b      	ldr	r3, [r5, #0]
 80180ba:	b103      	cbz	r3, 80180be <_sbrk_r+0x1a>
 80180bc:	6023      	str	r3, [r4, #0]
 80180be:	bd38      	pop	{r3, r4, r5, pc}
 80180c0:	20009834 	.word	0x20009834

080180c4 <abort>:
 80180c4:	b508      	push	{r3, lr}
 80180c6:	2006      	movs	r0, #6
 80180c8:	f000 fa2e 	bl	8018528 <raise>
 80180cc:	2001      	movs	r0, #1
 80180ce:	f7e9 fd4f 	bl	8001b70 <_exit>

080180d2 <_realloc_r>:
 80180d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80180d6:	4607      	mov	r7, r0
 80180d8:	4614      	mov	r4, r2
 80180da:	460d      	mov	r5, r1
 80180dc:	b921      	cbnz	r1, 80180e8 <_realloc_r+0x16>
 80180de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80180e2:	4611      	mov	r1, r2
 80180e4:	f7ff bbb0 	b.w	8017848 <_malloc_r>
 80180e8:	b92a      	cbnz	r2, 80180f6 <_realloc_r+0x24>
 80180ea:	f7ff fb39 	bl	8017760 <_free_r>
 80180ee:	4625      	mov	r5, r4
 80180f0:	4628      	mov	r0, r5
 80180f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80180f6:	f000 fa33 	bl	8018560 <_malloc_usable_size_r>
 80180fa:	4284      	cmp	r4, r0
 80180fc:	4606      	mov	r6, r0
 80180fe:	d802      	bhi.n	8018106 <_realloc_r+0x34>
 8018100:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8018104:	d8f4      	bhi.n	80180f0 <_realloc_r+0x1e>
 8018106:	4621      	mov	r1, r4
 8018108:	4638      	mov	r0, r7
 801810a:	f7ff fb9d 	bl	8017848 <_malloc_r>
 801810e:	4680      	mov	r8, r0
 8018110:	b908      	cbnz	r0, 8018116 <_realloc_r+0x44>
 8018112:	4645      	mov	r5, r8
 8018114:	e7ec      	b.n	80180f0 <_realloc_r+0x1e>
 8018116:	42b4      	cmp	r4, r6
 8018118:	4622      	mov	r2, r4
 801811a:	4629      	mov	r1, r5
 801811c:	bf28      	it	cs
 801811e:	4632      	movcs	r2, r6
 8018120:	f7ff faf1 	bl	8017706 <memcpy>
 8018124:	4629      	mov	r1, r5
 8018126:	4638      	mov	r0, r7
 8018128:	f7ff fb1a 	bl	8017760 <_free_r>
 801812c:	e7f1      	b.n	8018112 <_realloc_r+0x40>

0801812e <__sfputc_r>:
 801812e:	6893      	ldr	r3, [r2, #8]
 8018130:	3b01      	subs	r3, #1
 8018132:	2b00      	cmp	r3, #0
 8018134:	b410      	push	{r4}
 8018136:	6093      	str	r3, [r2, #8]
 8018138:	da08      	bge.n	801814c <__sfputc_r+0x1e>
 801813a:	6994      	ldr	r4, [r2, #24]
 801813c:	42a3      	cmp	r3, r4
 801813e:	db01      	blt.n	8018144 <__sfputc_r+0x16>
 8018140:	290a      	cmp	r1, #10
 8018142:	d103      	bne.n	801814c <__sfputc_r+0x1e>
 8018144:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018148:	f000 b932 	b.w	80183b0 <__swbuf_r>
 801814c:	6813      	ldr	r3, [r2, #0]
 801814e:	1c58      	adds	r0, r3, #1
 8018150:	6010      	str	r0, [r2, #0]
 8018152:	7019      	strb	r1, [r3, #0]
 8018154:	4608      	mov	r0, r1
 8018156:	f85d 4b04 	ldr.w	r4, [sp], #4
 801815a:	4770      	bx	lr

0801815c <__sfputs_r>:
 801815c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801815e:	4606      	mov	r6, r0
 8018160:	460f      	mov	r7, r1
 8018162:	4614      	mov	r4, r2
 8018164:	18d5      	adds	r5, r2, r3
 8018166:	42ac      	cmp	r4, r5
 8018168:	d101      	bne.n	801816e <__sfputs_r+0x12>
 801816a:	2000      	movs	r0, #0
 801816c:	e007      	b.n	801817e <__sfputs_r+0x22>
 801816e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018172:	463a      	mov	r2, r7
 8018174:	4630      	mov	r0, r6
 8018176:	f7ff ffda 	bl	801812e <__sfputc_r>
 801817a:	1c43      	adds	r3, r0, #1
 801817c:	d1f3      	bne.n	8018166 <__sfputs_r+0xa>
 801817e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08018180 <_vfiprintf_r>:
 8018180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018184:	460d      	mov	r5, r1
 8018186:	b09d      	sub	sp, #116	@ 0x74
 8018188:	4614      	mov	r4, r2
 801818a:	4698      	mov	r8, r3
 801818c:	4606      	mov	r6, r0
 801818e:	b118      	cbz	r0, 8018198 <_vfiprintf_r+0x18>
 8018190:	6a03      	ldr	r3, [r0, #32]
 8018192:	b90b      	cbnz	r3, 8018198 <_vfiprintf_r+0x18>
 8018194:	f7ff f904 	bl	80173a0 <__sinit>
 8018198:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801819a:	07d9      	lsls	r1, r3, #31
 801819c:	d405      	bmi.n	80181aa <_vfiprintf_r+0x2a>
 801819e:	89ab      	ldrh	r3, [r5, #12]
 80181a0:	059a      	lsls	r2, r3, #22
 80181a2:	d402      	bmi.n	80181aa <_vfiprintf_r+0x2a>
 80181a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80181a6:	f7ff faac 	bl	8017702 <__retarget_lock_acquire_recursive>
 80181aa:	89ab      	ldrh	r3, [r5, #12]
 80181ac:	071b      	lsls	r3, r3, #28
 80181ae:	d501      	bpl.n	80181b4 <_vfiprintf_r+0x34>
 80181b0:	692b      	ldr	r3, [r5, #16]
 80181b2:	b99b      	cbnz	r3, 80181dc <_vfiprintf_r+0x5c>
 80181b4:	4629      	mov	r1, r5
 80181b6:	4630      	mov	r0, r6
 80181b8:	f000 f938 	bl	801842c <__swsetup_r>
 80181bc:	b170      	cbz	r0, 80181dc <_vfiprintf_r+0x5c>
 80181be:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80181c0:	07dc      	lsls	r4, r3, #31
 80181c2:	d504      	bpl.n	80181ce <_vfiprintf_r+0x4e>
 80181c4:	f04f 30ff 	mov.w	r0, #4294967295
 80181c8:	b01d      	add	sp, #116	@ 0x74
 80181ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80181ce:	89ab      	ldrh	r3, [r5, #12]
 80181d0:	0598      	lsls	r0, r3, #22
 80181d2:	d4f7      	bmi.n	80181c4 <_vfiprintf_r+0x44>
 80181d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80181d6:	f7ff fa95 	bl	8017704 <__retarget_lock_release_recursive>
 80181da:	e7f3      	b.n	80181c4 <_vfiprintf_r+0x44>
 80181dc:	2300      	movs	r3, #0
 80181de:	9309      	str	r3, [sp, #36]	@ 0x24
 80181e0:	2320      	movs	r3, #32
 80181e2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80181e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80181ea:	2330      	movs	r3, #48	@ 0x30
 80181ec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801839c <_vfiprintf_r+0x21c>
 80181f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80181f4:	f04f 0901 	mov.w	r9, #1
 80181f8:	4623      	mov	r3, r4
 80181fa:	469a      	mov	sl, r3
 80181fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018200:	b10a      	cbz	r2, 8018206 <_vfiprintf_r+0x86>
 8018202:	2a25      	cmp	r2, #37	@ 0x25
 8018204:	d1f9      	bne.n	80181fa <_vfiprintf_r+0x7a>
 8018206:	ebba 0b04 	subs.w	fp, sl, r4
 801820a:	d00b      	beq.n	8018224 <_vfiprintf_r+0xa4>
 801820c:	465b      	mov	r3, fp
 801820e:	4622      	mov	r2, r4
 8018210:	4629      	mov	r1, r5
 8018212:	4630      	mov	r0, r6
 8018214:	f7ff ffa2 	bl	801815c <__sfputs_r>
 8018218:	3001      	adds	r0, #1
 801821a:	f000 80a7 	beq.w	801836c <_vfiprintf_r+0x1ec>
 801821e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018220:	445a      	add	r2, fp
 8018222:	9209      	str	r2, [sp, #36]	@ 0x24
 8018224:	f89a 3000 	ldrb.w	r3, [sl]
 8018228:	2b00      	cmp	r3, #0
 801822a:	f000 809f 	beq.w	801836c <_vfiprintf_r+0x1ec>
 801822e:	2300      	movs	r3, #0
 8018230:	f04f 32ff 	mov.w	r2, #4294967295
 8018234:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018238:	f10a 0a01 	add.w	sl, sl, #1
 801823c:	9304      	str	r3, [sp, #16]
 801823e:	9307      	str	r3, [sp, #28]
 8018240:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8018244:	931a      	str	r3, [sp, #104]	@ 0x68
 8018246:	4654      	mov	r4, sl
 8018248:	2205      	movs	r2, #5
 801824a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801824e:	4853      	ldr	r0, [pc, #332]	@ (801839c <_vfiprintf_r+0x21c>)
 8018250:	f7e8 f80e 	bl	8000270 <memchr>
 8018254:	9a04      	ldr	r2, [sp, #16]
 8018256:	b9d8      	cbnz	r0, 8018290 <_vfiprintf_r+0x110>
 8018258:	06d1      	lsls	r1, r2, #27
 801825a:	bf44      	itt	mi
 801825c:	2320      	movmi	r3, #32
 801825e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018262:	0713      	lsls	r3, r2, #28
 8018264:	bf44      	itt	mi
 8018266:	232b      	movmi	r3, #43	@ 0x2b
 8018268:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801826c:	f89a 3000 	ldrb.w	r3, [sl]
 8018270:	2b2a      	cmp	r3, #42	@ 0x2a
 8018272:	d015      	beq.n	80182a0 <_vfiprintf_r+0x120>
 8018274:	9a07      	ldr	r2, [sp, #28]
 8018276:	4654      	mov	r4, sl
 8018278:	2000      	movs	r0, #0
 801827a:	f04f 0c0a 	mov.w	ip, #10
 801827e:	4621      	mov	r1, r4
 8018280:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018284:	3b30      	subs	r3, #48	@ 0x30
 8018286:	2b09      	cmp	r3, #9
 8018288:	d94b      	bls.n	8018322 <_vfiprintf_r+0x1a2>
 801828a:	b1b0      	cbz	r0, 80182ba <_vfiprintf_r+0x13a>
 801828c:	9207      	str	r2, [sp, #28]
 801828e:	e014      	b.n	80182ba <_vfiprintf_r+0x13a>
 8018290:	eba0 0308 	sub.w	r3, r0, r8
 8018294:	fa09 f303 	lsl.w	r3, r9, r3
 8018298:	4313      	orrs	r3, r2
 801829a:	9304      	str	r3, [sp, #16]
 801829c:	46a2      	mov	sl, r4
 801829e:	e7d2      	b.n	8018246 <_vfiprintf_r+0xc6>
 80182a0:	9b03      	ldr	r3, [sp, #12]
 80182a2:	1d19      	adds	r1, r3, #4
 80182a4:	681b      	ldr	r3, [r3, #0]
 80182a6:	9103      	str	r1, [sp, #12]
 80182a8:	2b00      	cmp	r3, #0
 80182aa:	bfbb      	ittet	lt
 80182ac:	425b      	neglt	r3, r3
 80182ae:	f042 0202 	orrlt.w	r2, r2, #2
 80182b2:	9307      	strge	r3, [sp, #28]
 80182b4:	9307      	strlt	r3, [sp, #28]
 80182b6:	bfb8      	it	lt
 80182b8:	9204      	strlt	r2, [sp, #16]
 80182ba:	7823      	ldrb	r3, [r4, #0]
 80182bc:	2b2e      	cmp	r3, #46	@ 0x2e
 80182be:	d10a      	bne.n	80182d6 <_vfiprintf_r+0x156>
 80182c0:	7863      	ldrb	r3, [r4, #1]
 80182c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80182c4:	d132      	bne.n	801832c <_vfiprintf_r+0x1ac>
 80182c6:	9b03      	ldr	r3, [sp, #12]
 80182c8:	1d1a      	adds	r2, r3, #4
 80182ca:	681b      	ldr	r3, [r3, #0]
 80182cc:	9203      	str	r2, [sp, #12]
 80182ce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80182d2:	3402      	adds	r4, #2
 80182d4:	9305      	str	r3, [sp, #20]
 80182d6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80183ac <_vfiprintf_r+0x22c>
 80182da:	7821      	ldrb	r1, [r4, #0]
 80182dc:	2203      	movs	r2, #3
 80182de:	4650      	mov	r0, sl
 80182e0:	f7e7 ffc6 	bl	8000270 <memchr>
 80182e4:	b138      	cbz	r0, 80182f6 <_vfiprintf_r+0x176>
 80182e6:	9b04      	ldr	r3, [sp, #16]
 80182e8:	eba0 000a 	sub.w	r0, r0, sl
 80182ec:	2240      	movs	r2, #64	@ 0x40
 80182ee:	4082      	lsls	r2, r0
 80182f0:	4313      	orrs	r3, r2
 80182f2:	3401      	adds	r4, #1
 80182f4:	9304      	str	r3, [sp, #16]
 80182f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80182fa:	4829      	ldr	r0, [pc, #164]	@ (80183a0 <_vfiprintf_r+0x220>)
 80182fc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8018300:	2206      	movs	r2, #6
 8018302:	f7e7 ffb5 	bl	8000270 <memchr>
 8018306:	2800      	cmp	r0, #0
 8018308:	d03f      	beq.n	801838a <_vfiprintf_r+0x20a>
 801830a:	4b26      	ldr	r3, [pc, #152]	@ (80183a4 <_vfiprintf_r+0x224>)
 801830c:	bb1b      	cbnz	r3, 8018356 <_vfiprintf_r+0x1d6>
 801830e:	9b03      	ldr	r3, [sp, #12]
 8018310:	3307      	adds	r3, #7
 8018312:	f023 0307 	bic.w	r3, r3, #7
 8018316:	3308      	adds	r3, #8
 8018318:	9303      	str	r3, [sp, #12]
 801831a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801831c:	443b      	add	r3, r7
 801831e:	9309      	str	r3, [sp, #36]	@ 0x24
 8018320:	e76a      	b.n	80181f8 <_vfiprintf_r+0x78>
 8018322:	fb0c 3202 	mla	r2, ip, r2, r3
 8018326:	460c      	mov	r4, r1
 8018328:	2001      	movs	r0, #1
 801832a:	e7a8      	b.n	801827e <_vfiprintf_r+0xfe>
 801832c:	2300      	movs	r3, #0
 801832e:	3401      	adds	r4, #1
 8018330:	9305      	str	r3, [sp, #20]
 8018332:	4619      	mov	r1, r3
 8018334:	f04f 0c0a 	mov.w	ip, #10
 8018338:	4620      	mov	r0, r4
 801833a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801833e:	3a30      	subs	r2, #48	@ 0x30
 8018340:	2a09      	cmp	r2, #9
 8018342:	d903      	bls.n	801834c <_vfiprintf_r+0x1cc>
 8018344:	2b00      	cmp	r3, #0
 8018346:	d0c6      	beq.n	80182d6 <_vfiprintf_r+0x156>
 8018348:	9105      	str	r1, [sp, #20]
 801834a:	e7c4      	b.n	80182d6 <_vfiprintf_r+0x156>
 801834c:	fb0c 2101 	mla	r1, ip, r1, r2
 8018350:	4604      	mov	r4, r0
 8018352:	2301      	movs	r3, #1
 8018354:	e7f0      	b.n	8018338 <_vfiprintf_r+0x1b8>
 8018356:	ab03      	add	r3, sp, #12
 8018358:	9300      	str	r3, [sp, #0]
 801835a:	462a      	mov	r2, r5
 801835c:	4b12      	ldr	r3, [pc, #72]	@ (80183a8 <_vfiprintf_r+0x228>)
 801835e:	a904      	add	r1, sp, #16
 8018360:	4630      	mov	r0, r6
 8018362:	f3af 8000 	nop.w
 8018366:	4607      	mov	r7, r0
 8018368:	1c78      	adds	r0, r7, #1
 801836a:	d1d6      	bne.n	801831a <_vfiprintf_r+0x19a>
 801836c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801836e:	07d9      	lsls	r1, r3, #31
 8018370:	d405      	bmi.n	801837e <_vfiprintf_r+0x1fe>
 8018372:	89ab      	ldrh	r3, [r5, #12]
 8018374:	059a      	lsls	r2, r3, #22
 8018376:	d402      	bmi.n	801837e <_vfiprintf_r+0x1fe>
 8018378:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801837a:	f7ff f9c3 	bl	8017704 <__retarget_lock_release_recursive>
 801837e:	89ab      	ldrh	r3, [r5, #12]
 8018380:	065b      	lsls	r3, r3, #25
 8018382:	f53f af1f 	bmi.w	80181c4 <_vfiprintf_r+0x44>
 8018386:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8018388:	e71e      	b.n	80181c8 <_vfiprintf_r+0x48>
 801838a:	ab03      	add	r3, sp, #12
 801838c:	9300      	str	r3, [sp, #0]
 801838e:	462a      	mov	r2, r5
 8018390:	4b05      	ldr	r3, [pc, #20]	@ (80183a8 <_vfiprintf_r+0x228>)
 8018392:	a904      	add	r1, sp, #16
 8018394:	4630      	mov	r0, r6
 8018396:	f7ff fca9 	bl	8017cec <_printf_i>
 801839a:	e7e4      	b.n	8018366 <_vfiprintf_r+0x1e6>
 801839c:	080189e7 	.word	0x080189e7
 80183a0:	080189f1 	.word	0x080189f1
 80183a4:	00000000 	.word	0x00000000
 80183a8:	0801815d 	.word	0x0801815d
 80183ac:	080189ed 	.word	0x080189ed

080183b0 <__swbuf_r>:
 80183b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80183b2:	460e      	mov	r6, r1
 80183b4:	4614      	mov	r4, r2
 80183b6:	4605      	mov	r5, r0
 80183b8:	b118      	cbz	r0, 80183c2 <__swbuf_r+0x12>
 80183ba:	6a03      	ldr	r3, [r0, #32]
 80183bc:	b90b      	cbnz	r3, 80183c2 <__swbuf_r+0x12>
 80183be:	f7fe ffef 	bl	80173a0 <__sinit>
 80183c2:	69a3      	ldr	r3, [r4, #24]
 80183c4:	60a3      	str	r3, [r4, #8]
 80183c6:	89a3      	ldrh	r3, [r4, #12]
 80183c8:	071a      	lsls	r2, r3, #28
 80183ca:	d501      	bpl.n	80183d0 <__swbuf_r+0x20>
 80183cc:	6923      	ldr	r3, [r4, #16]
 80183ce:	b943      	cbnz	r3, 80183e2 <__swbuf_r+0x32>
 80183d0:	4621      	mov	r1, r4
 80183d2:	4628      	mov	r0, r5
 80183d4:	f000 f82a 	bl	801842c <__swsetup_r>
 80183d8:	b118      	cbz	r0, 80183e2 <__swbuf_r+0x32>
 80183da:	f04f 37ff 	mov.w	r7, #4294967295
 80183de:	4638      	mov	r0, r7
 80183e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80183e2:	6823      	ldr	r3, [r4, #0]
 80183e4:	6922      	ldr	r2, [r4, #16]
 80183e6:	1a98      	subs	r0, r3, r2
 80183e8:	6963      	ldr	r3, [r4, #20]
 80183ea:	b2f6      	uxtb	r6, r6
 80183ec:	4283      	cmp	r3, r0
 80183ee:	4637      	mov	r7, r6
 80183f0:	dc05      	bgt.n	80183fe <__swbuf_r+0x4e>
 80183f2:	4621      	mov	r1, r4
 80183f4:	4628      	mov	r0, r5
 80183f6:	f7ff fe1b 	bl	8018030 <_fflush_r>
 80183fa:	2800      	cmp	r0, #0
 80183fc:	d1ed      	bne.n	80183da <__swbuf_r+0x2a>
 80183fe:	68a3      	ldr	r3, [r4, #8]
 8018400:	3b01      	subs	r3, #1
 8018402:	60a3      	str	r3, [r4, #8]
 8018404:	6823      	ldr	r3, [r4, #0]
 8018406:	1c5a      	adds	r2, r3, #1
 8018408:	6022      	str	r2, [r4, #0]
 801840a:	701e      	strb	r6, [r3, #0]
 801840c:	6962      	ldr	r2, [r4, #20]
 801840e:	1c43      	adds	r3, r0, #1
 8018410:	429a      	cmp	r2, r3
 8018412:	d004      	beq.n	801841e <__swbuf_r+0x6e>
 8018414:	89a3      	ldrh	r3, [r4, #12]
 8018416:	07db      	lsls	r3, r3, #31
 8018418:	d5e1      	bpl.n	80183de <__swbuf_r+0x2e>
 801841a:	2e0a      	cmp	r6, #10
 801841c:	d1df      	bne.n	80183de <__swbuf_r+0x2e>
 801841e:	4621      	mov	r1, r4
 8018420:	4628      	mov	r0, r5
 8018422:	f7ff fe05 	bl	8018030 <_fflush_r>
 8018426:	2800      	cmp	r0, #0
 8018428:	d0d9      	beq.n	80183de <__swbuf_r+0x2e>
 801842a:	e7d6      	b.n	80183da <__swbuf_r+0x2a>

0801842c <__swsetup_r>:
 801842c:	b538      	push	{r3, r4, r5, lr}
 801842e:	4b29      	ldr	r3, [pc, #164]	@ (80184d4 <__swsetup_r+0xa8>)
 8018430:	4605      	mov	r5, r0
 8018432:	6818      	ldr	r0, [r3, #0]
 8018434:	460c      	mov	r4, r1
 8018436:	b118      	cbz	r0, 8018440 <__swsetup_r+0x14>
 8018438:	6a03      	ldr	r3, [r0, #32]
 801843a:	b90b      	cbnz	r3, 8018440 <__swsetup_r+0x14>
 801843c:	f7fe ffb0 	bl	80173a0 <__sinit>
 8018440:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018444:	0719      	lsls	r1, r3, #28
 8018446:	d422      	bmi.n	801848e <__swsetup_r+0x62>
 8018448:	06da      	lsls	r2, r3, #27
 801844a:	d407      	bmi.n	801845c <__swsetup_r+0x30>
 801844c:	2209      	movs	r2, #9
 801844e:	602a      	str	r2, [r5, #0]
 8018450:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018454:	81a3      	strh	r3, [r4, #12]
 8018456:	f04f 30ff 	mov.w	r0, #4294967295
 801845a:	e033      	b.n	80184c4 <__swsetup_r+0x98>
 801845c:	0758      	lsls	r0, r3, #29
 801845e:	d512      	bpl.n	8018486 <__swsetup_r+0x5a>
 8018460:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8018462:	b141      	cbz	r1, 8018476 <__swsetup_r+0x4a>
 8018464:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8018468:	4299      	cmp	r1, r3
 801846a:	d002      	beq.n	8018472 <__swsetup_r+0x46>
 801846c:	4628      	mov	r0, r5
 801846e:	f7ff f977 	bl	8017760 <_free_r>
 8018472:	2300      	movs	r3, #0
 8018474:	6363      	str	r3, [r4, #52]	@ 0x34
 8018476:	89a3      	ldrh	r3, [r4, #12]
 8018478:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801847c:	81a3      	strh	r3, [r4, #12]
 801847e:	2300      	movs	r3, #0
 8018480:	6063      	str	r3, [r4, #4]
 8018482:	6923      	ldr	r3, [r4, #16]
 8018484:	6023      	str	r3, [r4, #0]
 8018486:	89a3      	ldrh	r3, [r4, #12]
 8018488:	f043 0308 	orr.w	r3, r3, #8
 801848c:	81a3      	strh	r3, [r4, #12]
 801848e:	6923      	ldr	r3, [r4, #16]
 8018490:	b94b      	cbnz	r3, 80184a6 <__swsetup_r+0x7a>
 8018492:	89a3      	ldrh	r3, [r4, #12]
 8018494:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8018498:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801849c:	d003      	beq.n	80184a6 <__swsetup_r+0x7a>
 801849e:	4621      	mov	r1, r4
 80184a0:	4628      	mov	r0, r5
 80184a2:	f000 f88b 	bl	80185bc <__smakebuf_r>
 80184a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80184aa:	f013 0201 	ands.w	r2, r3, #1
 80184ae:	d00a      	beq.n	80184c6 <__swsetup_r+0x9a>
 80184b0:	2200      	movs	r2, #0
 80184b2:	60a2      	str	r2, [r4, #8]
 80184b4:	6962      	ldr	r2, [r4, #20]
 80184b6:	4252      	negs	r2, r2
 80184b8:	61a2      	str	r2, [r4, #24]
 80184ba:	6922      	ldr	r2, [r4, #16]
 80184bc:	b942      	cbnz	r2, 80184d0 <__swsetup_r+0xa4>
 80184be:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80184c2:	d1c5      	bne.n	8018450 <__swsetup_r+0x24>
 80184c4:	bd38      	pop	{r3, r4, r5, pc}
 80184c6:	0799      	lsls	r1, r3, #30
 80184c8:	bf58      	it	pl
 80184ca:	6962      	ldrpl	r2, [r4, #20]
 80184cc:	60a2      	str	r2, [r4, #8]
 80184ce:	e7f4      	b.n	80184ba <__swsetup_r+0x8e>
 80184d0:	2000      	movs	r0, #0
 80184d2:	e7f7      	b.n	80184c4 <__swsetup_r+0x98>
 80184d4:	2000002c 	.word	0x2000002c

080184d8 <_raise_r>:
 80184d8:	291f      	cmp	r1, #31
 80184da:	b538      	push	{r3, r4, r5, lr}
 80184dc:	4605      	mov	r5, r0
 80184de:	460c      	mov	r4, r1
 80184e0:	d904      	bls.n	80184ec <_raise_r+0x14>
 80184e2:	2316      	movs	r3, #22
 80184e4:	6003      	str	r3, [r0, #0]
 80184e6:	f04f 30ff 	mov.w	r0, #4294967295
 80184ea:	bd38      	pop	{r3, r4, r5, pc}
 80184ec:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80184ee:	b112      	cbz	r2, 80184f6 <_raise_r+0x1e>
 80184f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80184f4:	b94b      	cbnz	r3, 801850a <_raise_r+0x32>
 80184f6:	4628      	mov	r0, r5
 80184f8:	f000 f830 	bl	801855c <_getpid_r>
 80184fc:	4622      	mov	r2, r4
 80184fe:	4601      	mov	r1, r0
 8018500:	4628      	mov	r0, r5
 8018502:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018506:	f000 b817 	b.w	8018538 <_kill_r>
 801850a:	2b01      	cmp	r3, #1
 801850c:	d00a      	beq.n	8018524 <_raise_r+0x4c>
 801850e:	1c59      	adds	r1, r3, #1
 8018510:	d103      	bne.n	801851a <_raise_r+0x42>
 8018512:	2316      	movs	r3, #22
 8018514:	6003      	str	r3, [r0, #0]
 8018516:	2001      	movs	r0, #1
 8018518:	e7e7      	b.n	80184ea <_raise_r+0x12>
 801851a:	2100      	movs	r1, #0
 801851c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8018520:	4620      	mov	r0, r4
 8018522:	4798      	blx	r3
 8018524:	2000      	movs	r0, #0
 8018526:	e7e0      	b.n	80184ea <_raise_r+0x12>

08018528 <raise>:
 8018528:	4b02      	ldr	r3, [pc, #8]	@ (8018534 <raise+0xc>)
 801852a:	4601      	mov	r1, r0
 801852c:	6818      	ldr	r0, [r3, #0]
 801852e:	f7ff bfd3 	b.w	80184d8 <_raise_r>
 8018532:	bf00      	nop
 8018534:	2000002c 	.word	0x2000002c

08018538 <_kill_r>:
 8018538:	b538      	push	{r3, r4, r5, lr}
 801853a:	4d07      	ldr	r5, [pc, #28]	@ (8018558 <_kill_r+0x20>)
 801853c:	2300      	movs	r3, #0
 801853e:	4604      	mov	r4, r0
 8018540:	4608      	mov	r0, r1
 8018542:	4611      	mov	r1, r2
 8018544:	602b      	str	r3, [r5, #0]
 8018546:	f7e9 fb03 	bl	8001b50 <_kill>
 801854a:	1c43      	adds	r3, r0, #1
 801854c:	d102      	bne.n	8018554 <_kill_r+0x1c>
 801854e:	682b      	ldr	r3, [r5, #0]
 8018550:	b103      	cbz	r3, 8018554 <_kill_r+0x1c>
 8018552:	6023      	str	r3, [r4, #0]
 8018554:	bd38      	pop	{r3, r4, r5, pc}
 8018556:	bf00      	nop
 8018558:	20009834 	.word	0x20009834

0801855c <_getpid_r>:
 801855c:	f7e9 baf0 	b.w	8001b40 <_getpid>

08018560 <_malloc_usable_size_r>:
 8018560:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018564:	1f18      	subs	r0, r3, #4
 8018566:	2b00      	cmp	r3, #0
 8018568:	bfbc      	itt	lt
 801856a:	580b      	ldrlt	r3, [r1, r0]
 801856c:	18c0      	addlt	r0, r0, r3
 801856e:	4770      	bx	lr

08018570 <__swhatbuf_r>:
 8018570:	b570      	push	{r4, r5, r6, lr}
 8018572:	460c      	mov	r4, r1
 8018574:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018578:	2900      	cmp	r1, #0
 801857a:	b096      	sub	sp, #88	@ 0x58
 801857c:	4615      	mov	r5, r2
 801857e:	461e      	mov	r6, r3
 8018580:	da0d      	bge.n	801859e <__swhatbuf_r+0x2e>
 8018582:	89a3      	ldrh	r3, [r4, #12]
 8018584:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8018588:	f04f 0100 	mov.w	r1, #0
 801858c:	bf14      	ite	ne
 801858e:	2340      	movne	r3, #64	@ 0x40
 8018590:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8018594:	2000      	movs	r0, #0
 8018596:	6031      	str	r1, [r6, #0]
 8018598:	602b      	str	r3, [r5, #0]
 801859a:	b016      	add	sp, #88	@ 0x58
 801859c:	bd70      	pop	{r4, r5, r6, pc}
 801859e:	466a      	mov	r2, sp
 80185a0:	f000 f848 	bl	8018634 <_fstat_r>
 80185a4:	2800      	cmp	r0, #0
 80185a6:	dbec      	blt.n	8018582 <__swhatbuf_r+0x12>
 80185a8:	9901      	ldr	r1, [sp, #4]
 80185aa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80185ae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80185b2:	4259      	negs	r1, r3
 80185b4:	4159      	adcs	r1, r3
 80185b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80185ba:	e7eb      	b.n	8018594 <__swhatbuf_r+0x24>

080185bc <__smakebuf_r>:
 80185bc:	898b      	ldrh	r3, [r1, #12]
 80185be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80185c0:	079d      	lsls	r5, r3, #30
 80185c2:	4606      	mov	r6, r0
 80185c4:	460c      	mov	r4, r1
 80185c6:	d507      	bpl.n	80185d8 <__smakebuf_r+0x1c>
 80185c8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80185cc:	6023      	str	r3, [r4, #0]
 80185ce:	6123      	str	r3, [r4, #16]
 80185d0:	2301      	movs	r3, #1
 80185d2:	6163      	str	r3, [r4, #20]
 80185d4:	b003      	add	sp, #12
 80185d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80185d8:	ab01      	add	r3, sp, #4
 80185da:	466a      	mov	r2, sp
 80185dc:	f7ff ffc8 	bl	8018570 <__swhatbuf_r>
 80185e0:	9f00      	ldr	r7, [sp, #0]
 80185e2:	4605      	mov	r5, r0
 80185e4:	4639      	mov	r1, r7
 80185e6:	4630      	mov	r0, r6
 80185e8:	f7ff f92e 	bl	8017848 <_malloc_r>
 80185ec:	b948      	cbnz	r0, 8018602 <__smakebuf_r+0x46>
 80185ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80185f2:	059a      	lsls	r2, r3, #22
 80185f4:	d4ee      	bmi.n	80185d4 <__smakebuf_r+0x18>
 80185f6:	f023 0303 	bic.w	r3, r3, #3
 80185fa:	f043 0302 	orr.w	r3, r3, #2
 80185fe:	81a3      	strh	r3, [r4, #12]
 8018600:	e7e2      	b.n	80185c8 <__smakebuf_r+0xc>
 8018602:	89a3      	ldrh	r3, [r4, #12]
 8018604:	6020      	str	r0, [r4, #0]
 8018606:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801860a:	81a3      	strh	r3, [r4, #12]
 801860c:	9b01      	ldr	r3, [sp, #4]
 801860e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8018612:	b15b      	cbz	r3, 801862c <__smakebuf_r+0x70>
 8018614:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018618:	4630      	mov	r0, r6
 801861a:	f000 f81d 	bl	8018658 <_isatty_r>
 801861e:	b128      	cbz	r0, 801862c <__smakebuf_r+0x70>
 8018620:	89a3      	ldrh	r3, [r4, #12]
 8018622:	f023 0303 	bic.w	r3, r3, #3
 8018626:	f043 0301 	orr.w	r3, r3, #1
 801862a:	81a3      	strh	r3, [r4, #12]
 801862c:	89a3      	ldrh	r3, [r4, #12]
 801862e:	431d      	orrs	r5, r3
 8018630:	81a5      	strh	r5, [r4, #12]
 8018632:	e7cf      	b.n	80185d4 <__smakebuf_r+0x18>

08018634 <_fstat_r>:
 8018634:	b538      	push	{r3, r4, r5, lr}
 8018636:	4d07      	ldr	r5, [pc, #28]	@ (8018654 <_fstat_r+0x20>)
 8018638:	2300      	movs	r3, #0
 801863a:	4604      	mov	r4, r0
 801863c:	4608      	mov	r0, r1
 801863e:	4611      	mov	r1, r2
 8018640:	602b      	str	r3, [r5, #0]
 8018642:	f7e9 fac9 	bl	8001bd8 <_fstat>
 8018646:	1c43      	adds	r3, r0, #1
 8018648:	d102      	bne.n	8018650 <_fstat_r+0x1c>
 801864a:	682b      	ldr	r3, [r5, #0]
 801864c:	b103      	cbz	r3, 8018650 <_fstat_r+0x1c>
 801864e:	6023      	str	r3, [r4, #0]
 8018650:	bd38      	pop	{r3, r4, r5, pc}
 8018652:	bf00      	nop
 8018654:	20009834 	.word	0x20009834

08018658 <_isatty_r>:
 8018658:	b538      	push	{r3, r4, r5, lr}
 801865a:	4d06      	ldr	r5, [pc, #24]	@ (8018674 <_isatty_r+0x1c>)
 801865c:	2300      	movs	r3, #0
 801865e:	4604      	mov	r4, r0
 8018660:	4608      	mov	r0, r1
 8018662:	602b      	str	r3, [r5, #0]
 8018664:	f7e9 fac8 	bl	8001bf8 <_isatty>
 8018668:	1c43      	adds	r3, r0, #1
 801866a:	d102      	bne.n	8018672 <_isatty_r+0x1a>
 801866c:	682b      	ldr	r3, [r5, #0]
 801866e:	b103      	cbz	r3, 8018672 <_isatty_r+0x1a>
 8018670:	6023      	str	r3, [r4, #0]
 8018672:	bd38      	pop	{r3, r4, r5, pc}
 8018674:	20009834 	.word	0x20009834

08018678 <_init>:
 8018678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801867a:	bf00      	nop
 801867c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801867e:	bc08      	pop	{r3}
 8018680:	469e      	mov	lr, r3
 8018682:	4770      	bx	lr

08018684 <_fini>:
 8018684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018686:	bf00      	nop
 8018688:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801868a:	bc08      	pop	{r3}
 801868c:	469e      	mov	lr, r3
 801868e:	4770      	bx	lr
