{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Fitter" 0 -1 1527947800106 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fps_game EP2C70F672C8 " "Selected device EP2C70F672C8 for design \"fps_game\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1527947800153 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527947800293 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527947800293 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1527947800528 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1527947800543 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Device EP2C35F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527947801739 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Device EP2C35F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527947801739 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Device EP2C50F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527947801739 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Device EP2C50F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527947801739 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Device EP2C70F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527947801739 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1527947801739 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 12098 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1527947801747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 12099 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1527947801747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 12100 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1527947801747 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1527947801747 ""}
{ "Info" "ISTA_SDC_FOUND" "fps_game.out.sdc " "Reading SDC File: 'fps_game.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1527947802707 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:post_sensor\|uart:sensor_uart\|uart_clk " "Node: sensor:post_sensor\|uart:sensor_uart\|uart_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1527947802739 "|fps_game|sensor:post_sensor|uart:sensor_uart|uart_clk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1527947802762 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1527947802762 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1527947802762 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000          clk " "  10.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1527947802762 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 color_controller:u1\|vga_calc:u1\|vga640480:u1\|clk " "  40.000 color_controller:u1\|vga_calc:u1\|vga640480:u1\|clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1527947802762 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 color_controller:u1\|vga_calc:u1\|vga640480:u1\|clktmp " "  20.000 color_controller:u1\|vga_calc:u1\|vga640480:u1\|clktmp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1527947802762 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1527947802762 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1527947803192 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor:post_sensor\|uart:sensor_uart\|uart_clk " "Destination node sensor:post_sensor\|uart:sensor_uart\|uart_clk" {  } { { "uart.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/uart.vhd" 13 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sensor:post_sensor|uart:sensor_uart|uart_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 1581 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1527947803192 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1527947803192 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527947803192 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sensor:post_sensor\|uart:sensor_uart\|uart_clk  " "Automatically promoted node sensor:post_sensor\|uart:sensor_uart\|uart_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1527947803192 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor:post_sensor\|uart:sensor_uart\|uart_clk~0 " "Destination node sensor:post_sensor\|uart:sensor_uart\|uart_clk~0" {  } { { "uart.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/uart.vhd" 13 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sensor:post_sensor|uart:sensor_uart|uart_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 9211 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1527947803192 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1527947803192 ""}  } { { "uart.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/uart.vhd" 13 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sensor:post_sensor|uart:sensor_uart|uart_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 1581 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527947803192 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "color_controller:u1\|vga_calc:u1\|vga640480:u1\|clk  " "Automatically promoted node color_controller:u1\|vga_calc:u1\|vga640480:u1\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1527947803192 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "color_controller:u1\|vga_calc:u1\|vga640480:u1\|clk~0 " "Destination node color_controller:u1\|vga_calc:u1\|vga640480:u1\|clk~0" {  } { { "vga640480.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga640480.vhd" 42 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { color_controller:u1|vga_calc:u1|vga640480:u1|clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 12052 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1527947803192 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1527947803192 ""}  } { { "vga640480.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga640480.vhd" 42 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { color_controller:u1|vga_calc:u1|vga640480:u1|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527947803192 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN N1 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node rst (placed in PIN N1 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1527947803200 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor:post_sensor\|data_buffer\[23\]~0 " "Destination node sensor:post_sensor\|data_buffer\[23\]~0" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 87 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sensor:post_sensor|data_buffer[23]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 9202 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1527947803200 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor:post_sensor\|data_buffer\[15\]~1 " "Destination node sensor:post_sensor\|data_buffer\[15\]~1" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 87 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sensor:post_sensor|data_buffer[15]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 9204 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1527947803200 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor:post_sensor\|uart:sensor_uart\|data\[0\]~0 " "Destination node sensor:post_sensor\|uart:sensor_uart\|data\[0\]~0" {  } { { "uart.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/uart.vhd" 37 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sensor:post_sensor|uart:sensor_uart|data[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 9214 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1527947803200 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor:post_sensor\|data_buffer\[0\]~2 " "Destination node sensor:post_sensor\|data_buffer\[0\]~2" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 87 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sensor:post_sensor|data_buffer[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 9215 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1527947803200 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor:post_sensor\|data_buffer\[24\]~4 " "Destination node sensor:post_sensor\|data_buffer\[24\]~4" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 87 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sensor:post_sensor|data_buffer[24]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 9222 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1527947803200 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor:post_sensor\|data_buffer\[32\]~5 " "Destination node sensor:post_sensor\|data_buffer\[32\]~5" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 87 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sensor:post_sensor|data_buffer[32]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 9224 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1527947803200 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor:post_sensor\|data_buffer\[40\]~6 " "Destination node sensor:post_sensor\|data_buffer\[40\]~6" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 87 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sensor:post_sensor|data_buffer[40]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 9226 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1527947803200 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor:post_sensor\|data_buffer\[48\]~7 " "Destination node sensor:post_sensor\|data_buffer\[48\]~7" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 87 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sensor:post_sensor|data_buffer[48]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 9228 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1527947803200 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor:post_sensor\|data_buffer\[56\]~8 " "Destination node sensor:post_sensor\|data_buffer\[56\]~8" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 87 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sensor:post_sensor|data_buffer[56]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 9230 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1527947803200 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor:post_sensor\|data_buffer\[64\]~9 " "Destination node sensor:post_sensor\|data_buffer\[64\]~9" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 87 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sensor:post_sensor|data_buffer[64]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 9232 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1527947803200 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1527947803200 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1527947803200 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 21 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527947803200 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1527947803864 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1527947803864 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1527947803872 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527947803872 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527947803903 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1527947803911 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1527947803911 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1527947803918 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1527947804145 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1527947804145 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1527947804145 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527947804317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1527947808520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527947811981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1527947812020 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1527947826520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527947826520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1527947827286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X60_Y26 X71_Y38 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38" {  } { { "loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38"} 60 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1527947832926 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1527947832926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527947837668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1527947837700 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1527947837700 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.72 " "Total time spent on timing analysis during the Fitter is 3.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1527947837887 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527947837934 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "108 " "Found 108 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[0\] 0 " "Pin \"base_sram_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[1\] 0 " "Pin \"base_sram_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[2\] 0 " "Pin \"base_sram_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[3\] 0 " "Pin \"base_sram_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[4\] 0 " "Pin \"base_sram_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[5\] 0 " "Pin \"base_sram_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[6\] 0 " "Pin \"base_sram_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[7\] 0 " "Pin \"base_sram_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[8\] 0 " "Pin \"base_sram_data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[9\] 0 " "Pin \"base_sram_data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[10\] 0 " "Pin \"base_sram_data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[11\] 0 " "Pin \"base_sram_data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[12\] 0 " "Pin \"base_sram_data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[13\] 0 " "Pin \"base_sram_data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[14\] 0 " "Pin \"base_sram_data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[15\] 0 " "Pin \"base_sram_data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[16\] 0 " "Pin \"base_sram_data\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[17\] 0 " "Pin \"base_sram_data\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[18\] 0 " "Pin \"base_sram_data\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[19\] 0 " "Pin \"base_sram_data\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[20\] 0 " "Pin \"base_sram_data\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[21\] 0 " "Pin \"base_sram_data\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[22\] 0 " "Pin \"base_sram_data\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[23\] 0 " "Pin \"base_sram_data\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[24\] 0 " "Pin \"base_sram_data\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[25\] 0 " "Pin \"base_sram_data\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[26\] 0 " "Pin \"base_sram_data\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[27\] 0 " "Pin \"base_sram_data\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[28\] 0 " "Pin \"base_sram_data\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[29\] 0 " "Pin \"base_sram_data\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[30\] 0 " "Pin \"base_sram_data\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[31\] 0 " "Pin \"base_sram_data\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_x1\[0\] 0 " "Pin \"led_x1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_x1\[1\] 0 " "Pin \"led_x1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_x1\[2\] 0 " "Pin \"led_x1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_x1\[3\] 0 " "Pin \"led_x1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_x1\[4\] 0 " "Pin \"led_x1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_x1\[5\] 0 " "Pin \"led_x1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_x1\[6\] 0 " "Pin \"led_x1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_y1\[0\] 0 " "Pin \"led_y1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_y1\[1\] 0 " "Pin \"led_y1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_y1\[2\] 0 " "Pin \"led_y1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_y1\[3\] 0 " "Pin \"led_y1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_y1\[4\] 0 " "Pin \"led_y1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_y1\[5\] 0 " "Pin \"led_y1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_y1\[6\] 0 " "Pin \"led_y1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_z1\[0\] 0 " "Pin \"led_z1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_z1\[1\] 0 " "Pin \"led_z1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_z1\[2\] 0 " "Pin \"led_z1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_z1\[3\] 0 " "Pin \"led_z1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_z1\[4\] 0 " "Pin \"led_z1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_z1\[5\] 0 " "Pin \"led_z1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_z1\[6\] 0 " "Pin \"led_z1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_x0\[0\] 0 " "Pin \"led_x0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_x0\[1\] 0 " "Pin \"led_x0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_x0\[2\] 0 " "Pin \"led_x0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_x0\[3\] 0 " "Pin \"led_x0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_x0\[4\] 0 " "Pin \"led_x0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_x0\[5\] 0 " "Pin \"led_x0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_x0\[6\] 0 " "Pin \"led_x0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_y0\[0\] 0 " "Pin \"led_y0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_y0\[1\] 0 " "Pin \"led_y0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_y0\[2\] 0 " "Pin \"led_y0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_y0\[3\] 0 " "Pin \"led_y0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_y0\[4\] 0 " "Pin \"led_y0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_y0\[5\] 0 " "Pin \"led_y0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_y0\[6\] 0 " "Pin \"led_y0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_z0\[0\] 0 " "Pin \"led_z0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_z0\[1\] 0 " "Pin \"led_z0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_z0\[2\] 0 " "Pin \"led_z0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_z0\[3\] 0 " "Pin \"led_z0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_z0\[4\] 0 " "Pin \"led_z0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_z0\[5\] 0 " "Pin \"led_z0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_z0\[6\] 0 " "Pin \"led_z0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_hs 0 " "Pin \"vga_hs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_vs 0 " "Pin \"vga_vs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[0\] 0 " "Pin \"vga_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[1\] 0 " "Pin \"vga_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[2\] 0 " "Pin \"vga_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[0\] 0 " "Pin \"vga_g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[1\] 0 " "Pin \"vga_g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[2\] 0 " "Pin \"vga_g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[0\] 0 " "Pin \"vga_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[1\] 0 " "Pin \"vga_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[2\] 0 " "Pin \"vga_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_we 0 " "Pin \"base_sram_we\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_oe 0 " "Pin \"base_sram_oe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_ce 0 " "Pin \"base_sram_ce\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[0\] 0 " "Pin \"base_sram_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[1\] 0 " "Pin \"base_sram_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[2\] 0 " "Pin \"base_sram_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[3\] 0 " "Pin \"base_sram_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[4\] 0 " "Pin \"base_sram_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[5\] 0 " "Pin \"base_sram_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[6\] 0 " "Pin \"base_sram_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[7\] 0 " "Pin \"base_sram_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[8\] 0 " "Pin \"base_sram_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[9\] 0 " "Pin \"base_sram_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[10\] 0 " "Pin \"base_sram_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[11\] 0 " "Pin \"base_sram_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[12\] 0 " "Pin \"base_sram_addr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[13\] 0 " "Pin \"base_sram_addr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[14\] 0 " "Pin \"base_sram_addr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[15\] 0 " "Pin \"base_sram_addr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[16\] 0 " "Pin \"base_sram_addr\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[17\] 0 " "Pin \"base_sram_addr\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[18\] 0 " "Pin \"base_sram_addr\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[19\] 0 " "Pin \"base_sram_addr\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1527947838129 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1527947838129 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527947839567 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527947839856 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527947841457 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527947842286 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[0\] a permanently disabled " "Pin base_sram_data\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[0] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[0\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[1\] a permanently disabled " "Pin base_sram_data\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[1] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[1\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[2\] a permanently disabled " "Pin base_sram_data\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[2] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[2\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[3\] a permanently disabled " "Pin base_sram_data\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[3] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[3\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[4\] a permanently disabled " "Pin base_sram_data\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[4] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[4\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[5\] a permanently disabled " "Pin base_sram_data\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[5] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[5\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[6\] a permanently disabled " "Pin base_sram_data\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[6] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[6\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[7\] a permanently disabled " "Pin base_sram_data\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[7] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[7\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[8\] a permanently disabled " "Pin base_sram_data\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[8] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[8\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[9\] a permanently disabled " "Pin base_sram_data\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[9] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[9\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[10\] a permanently disabled " "Pin base_sram_data\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[10] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[10\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[11\] a permanently disabled " "Pin base_sram_data\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[11] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[11\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[12\] a permanently disabled " "Pin base_sram_data\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[12] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[12\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[13\] a permanently disabled " "Pin base_sram_data\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[13] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[13\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[14\] a permanently disabled " "Pin base_sram_data\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[14] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[14\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[15\] a permanently disabled " "Pin base_sram_data\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[15] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[15\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[16\] a permanently disabled " "Pin base_sram_data\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[16] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[16\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[17\] a permanently disabled " "Pin base_sram_data\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[17] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[17\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[18\] a permanently disabled " "Pin base_sram_data\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[18] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[18\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[19\] a permanently disabled " "Pin base_sram_data\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[19] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[19\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[20\] a permanently disabled " "Pin base_sram_data\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[20] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[20\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[21\] a permanently disabled " "Pin base_sram_data\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[21] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[21\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[22\] a permanently disabled " "Pin base_sram_data\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[22] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[22\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[23\] a permanently disabled " "Pin base_sram_data\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[23] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[23\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[24\] a permanently disabled " "Pin base_sram_data\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[24] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[24\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[25\] a permanently disabled " "Pin base_sram_data\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[25] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[25\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[26\] a permanently disabled " "Pin base_sram_data\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[26] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[26\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[27\] a permanently disabled " "Pin base_sram_data\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[27] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[27\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[28\] a permanently disabled " "Pin base_sram_data\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[28] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[28\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[29\] a permanently disabled " "Pin base_sram_data\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[29] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[29\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[30\] a permanently disabled " "Pin base_sram_data\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[30] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[30\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "base_sram_data\[31\] a permanently disabled " "Pin base_sram_data\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { base_sram_data[31] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sram_data\[31\]" } } } } { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base_sram_data[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Root Lee/Desktop/FPGA_FPS-master/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1527947842645 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1527947842645 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1527947842653 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Root Lee/Desktop/FPGA_FPS-master/output_files/fps_game.fit.smsg " "Generated suppressed messages file C:/Users/Root Lee/Desktop/FPGA_FPS-master/output_files/fps_game.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1527947843215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "940 " "Peak virtual memory: 940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1527947844465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 02 21:57:24 2018 " "Processing ended: Sat Jun 02 21:57:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1527947844465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1527947844465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1527947844465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1527947844465 ""}
