// Seed: 3154191262
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout supply0 id_1;
  assign id_1 = -1;
  logic id_3;
  ;
  wire id_4, id_5;
  assign module_1.id_4 = 0;
  assign id_2 = id_3;
  assign id_1 = -1;
  logic id_6[1 : 1 'h0];
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd92
) (
    input tri id_0,
    output wor id_1,
    input supply1 id_2,
    input supply0 _id_3,
    output supply1 id_4,
    input wand id_5,
    output supply1 id_6
);
  logic id_8;
  ;
  logic [7:0][id_3] id_9;
  wire id_10;
  assign id_9 = id_0;
  wire id_11;
  parameter id_12 = 1;
  module_0 modCall_1 (
      id_11,
      id_12
  );
endmodule
