# Once installation procedure is done,

# write the design file in .v or .sv formats

# write the testbench and indlude the below lines in it
initial begin
$dumpfile("designTB.vdc");
$dumpvars(1,design);
end

#  This will create .vdc file for simulation
# Go to your design.v folder in terminal

iverilog -o design design.v design_TB.v
vvp design
gtkwave design.vdc  # To view the simulation
