
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v
# synth_design -part xc7z020clg484-3 -top boundcontroller -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top boundcontroller -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 291645 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.535 ; gain = 25.895 ; free physical = 246235 ; free virtual = 313993
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'boundcontroller' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:271]
INFO: [Synth 8-6155] done synthesizing module 'boundcontroller' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 246248 ; free virtual = 314007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 246249 ; free virtual = 314007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 78.656 ; free physical = 246249 ; free virtual = 314008
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:271]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'boundcontroller'
INFO: [Synth 8-5544] ROM "raygroupwe" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_tladdr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_tladdrvalid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enablenear" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lhreset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_resetcount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_startAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_triID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_maskcount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:282]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:282]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE10 |             00000000000000000001 |                            00000
                 iSTATE8 |             00000000000000000010 |                            00001
                 iSTATE5 |             00000000000000000100 |                            00010
                 iSTATE4 |             00000000000000001000 |                            00011
                iSTATE17 |             00000000000000010000 |                            00100
                iSTATE13 |             00000000000000100000 |                            00110
                iSTATE12 |             00000000000001000000 |                            00111
                iSTATE15 |             00000000000010000000 |                            01000
                iSTATE14 |             00000000000100000000 |                            01001
                iSTATE11 |             00000000001000000000 |                            01010
                 iSTATE9 |             00000000010000000000 |                            01011
                 iSTATE1 |             00000000100000000000 |                            01100
                 iSTATE0 |             00000001000000000000 |                            01101
                  iSTATE |             00000010000000000000 |                            01110
                iSTATE18 |             00000100000000000000 |                            01111
                 iSTATE7 |             00001000000000000000 |                            10000
                 iSTATE6 |             00010000000000000000 |                            10001
                 iSTATE3 |             00100000000000000000 |                            10010
                 iSTATE2 |             01000000000000000000 |                            10011
                iSTATE16 |             10000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'boundcontroller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:282]
WARNING: [Synth 8-327] inferring latch for variable 'temp_cts_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:306]
WARNING: [Synth 8-327] inferring latch for variable 'temp_addr_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:359]
WARNING: [Synth 8-327] inferring latch for variable 'temp_startAddr_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:360]
WARNING: [Synth 8-327] inferring latch for variable 'temp_subcount_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:598]
WARNING: [Synth 8-327] inferring latch for variable 'temp_count_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:568]
WARNING: [Synth 8-327] inferring latch for variable 'temp_resetcount_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:357]
WARNING: [Synth 8-327] inferring latch for variable 'temp_hitmask_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:363]
WARNING: [Synth 8-327] inferring latch for variable 'temp_triDatalatch_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:597]
WARNING: [Synth 8-327] inferring latch for variable 'temp_maskcount_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:599]
WARNING: [Synth 8-327] inferring latch for variable 'temp_tladdr_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:567]
WARNING: [Synth 8-327] inferring latch for variable 'temp_raygroupoutl_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:303]
WARNING: [Synth 8-327] inferring latch for variable 'raygroupwe_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:276]
WARNING: [Synth 8-327] inferring latch for variable 'raygroupid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:274]
WARNING: [Synth 8-327] inferring latch for variable 'enablenear_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:275]
WARNING: [Synth 8-327] inferring latch for variable 'temp_busy_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:283]
WARNING: [Synth 8-327] inferring latch for variable 'temp_triIDvalid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:385]
WARNING: [Synth 8-327] inferring latch for variable 'temp_triID_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:387]
WARNING: [Synth 8-327] inferring latch for variable 'temp_l0reset_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:358]
WARNING: [Synth 8-327] inferring latch for variable 'temp_baseaddress_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:362]
WARNING: [Synth 8-327] inferring latch for variable 'temp_boundNodeIDout_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:361]
WARNING: [Synth 8-327] inferring latch for variable 'temp_lack_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:541]
WARNING: [Synth 8-327] inferring latch for variable 'lhreset_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:279]
WARNING: [Synth 8-327] inferring latch for variable 'temp_addrind_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:547]
WARNING: [Synth 8-327] inferring latch for variable 'temp_addrindvalid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:548]
WARNING: [Synth 8-327] inferring latch for variable 'temp_tladdrvalid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:572]
WARNING: [Synth 8-327] inferring latch for variable 'temp_t1_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:797]
WARNING: [Synth 8-327] inferring latch for variable 'temp_t2_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:806]
WARNING: [Synth 8-327] inferring latch for variable 'temp_t3_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:815]
WARNING: [Synth 8-327] inferring latch for variable 'temp_u1_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:798]
WARNING: [Synth 8-327] inferring latch for variable 'temp_u2_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:807]
WARNING: [Synth 8-327] inferring latch for variable 'temp_u3_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:816]
WARNING: [Synth 8-327] inferring latch for variable 'temp_v1_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:799]
WARNING: [Synth 8-327] inferring latch for variable 'temp_v2_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:808]
WARNING: [Synth 8-327] inferring latch for variable 'temp_v3_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:817]
WARNING: [Synth 8-327] inferring latch for variable 'temp_id1_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:800]
WARNING: [Synth 8-327] inferring latch for variable 'temp_id2_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:809]
WARNING: [Synth 8-327] inferring latch for variable 'temp_id3_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:818]
WARNING: [Synth 8-327] inferring latch for variable 'temp_hit1_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:364]
WARNING: [Synth 8-327] inferring latch for variable 'temp_hit2_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:365]
WARNING: [Synth 8-327] inferring latch for variable 'temp_hit3_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:366]
WARNING: [Synth 8-327] inferring latch for variable 'bcvalid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:277]
WARNING: [Synth 8-327] inferring latch for variable 'temp_passCTSout_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:307]
WARNING: [Synth 8-327] inferring latch for variable 'temp_statepeek_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:301]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1600.352 ; gain = 124.711 ; free physical = 246162 ; free virtual = 313921
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 12    
+---Muxes : 
	  20 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 27    
	  20 Input     18 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  20 Input     16 Bit        Muxes := 1     
	  20 Input     14 Bit        Muxes := 1     
	  20 Input     12 Bit        Muxes := 3     
	  20 Input     11 Bit        Muxes := 1     
	  20 Input     10 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  20 Input      3 Bit        Muxes := 2     
	  20 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  20 Input      1 Bit        Muxes := 42    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module boundcontroller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 12    
+---Muxes : 
	  20 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 27    
	  20 Input     18 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  20 Input     16 Bit        Muxes := 1     
	  20 Input     14 Bit        Muxes := 1     
	  20 Input     12 Bit        Muxes := 3     
	  20 Input     11 Bit        Muxes := 1     
	  20 Input     10 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  20 Input      3 Bit        Muxes := 2     
	  20 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  20 Input      1 Bit        Muxes := 42    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'temp_startAddr_reg[0]' (LD) to 'temp_startAddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'startAddr_reg[0]' (FDR) to 'startAddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'temp_startAddr_reg[1]' (LD) to 'temp_startAddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_startAddr_reg[2]' (LD) to 'temp_startAddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'temp_startAddr_reg[3]' (LD) to 'temp_boundNodeIDout_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\temp_hitmask_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\temp_hitmask_reg[2] )
INFO: [Synth 8-3886] merging instance 'temp_boundNodeIDout_reg[0]' (LD) to 'temp_boundNodeIDout_reg[1]'
INFO: [Synth 8-3886] merging instance 'temp_boundNodeIDout_reg[1]' (LD) to 'temp_boundNodeIDout_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\temp_boundNodeIDout_reg[2] )
INFO: [Synth 8-3886] merging instance 'startAddr_reg[1]' (FDR) to 'boundNodeIDout_reg[0]'
INFO: [Synth 8-3886] merging instance 'startAddr_reg[2]' (FDR) to 'boundNodeIDout_reg[0]'
INFO: [Synth 8-3886] merging instance 'startAddr_reg[3]' (FDR) to 'boundNodeIDout_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lhreset_reg)
INFO: [Synth 8-3886] merging instance 'hitmask_reg[1]' (FDR) to 'boundNodeIDout_reg[0]'
INFO: [Synth 8-3886] merging instance 'hitmask_reg[2]' (FDR) to 'boundNodeIDout_reg[0]'
INFO: [Synth 8-3886] merging instance 'boundNodeIDout_reg[0]' (FDR) to 'boundNodeIDout_reg[1]'
INFO: [Synth 8-3886] merging instance 'boundNodeIDout_reg[1]' (FDR) to 'boundNodeIDout_reg[2]'
INFO: [Synth 8-3886] merging instance 'raygroupid_reg[0]' (LD) to 'raygroupid_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\raygroupid_reg[1] )
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id3_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_id2_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v3_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v2_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v2_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v2_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \temp_v2_reg[1]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'temp_hit3_reg' (LD) to 'temp_hit2_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp_hit2_reg)
INFO: [Synth 8-3886] merging instance 'hit3_reg' (FDR) to 'hit2_reg'
INFO: [Synth 8-3886] merging instance 'boundNodeIDout_reg[2]' (FDR) to 'hit2_reg'
WARNING: [Synth 8-3332] Sequential element (temp_hitmask_reg[2]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_hitmask_reg[1]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (raygroupid_reg[1]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (lhreset_reg) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_hit2_reg) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_boundNodeIDout_reg[2]) is unused and will be removed from module boundcontroller.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1716.672 ; gain = 241.031 ; free physical = 245913 ; free virtual = 313674
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1716.672 ; gain = 241.031 ; free physical = 245909 ; free virtual = 313670
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[31]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[30]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[29]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[28]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[27]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[26]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[25]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[24]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[23]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[22]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[21]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[20]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[19]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[18]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[17]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[16]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[15]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[14]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[13]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[12]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[11]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[10]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[9]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[8]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[7]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[6]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[5]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[4]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[3]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[2]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[1]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2_reg[0]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[31]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[30]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[29]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[28]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[27]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[26]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[25]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[24]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[23]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[22]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[21]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[20]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[19]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[18]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[17]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[16]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[15]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[14]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[13]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[12]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[11]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[10]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[9]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[8]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[7]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[6]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[5]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[4]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[3]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[2]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[1]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t3_reg[0]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u2_reg[15]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u2_reg[14]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u2_reg[13]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u2_reg[12]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u2_reg[11]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u2_reg[10]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u2_reg[9]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u2_reg[8]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u2_reg[7]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u2_reg[6]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u2_reg[5]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u2_reg[4]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u2_reg[3]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u2_reg[2]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u2_reg[1]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u2_reg[0]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u3_reg[15]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u3_reg[14]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u3_reg[13]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u3_reg[12]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u3_reg[11]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u3_reg[10]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u3_reg[9]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u3_reg[8]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u3_reg[7]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u3_reg[6]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u3_reg[5]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u3_reg[4]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u3_reg[3]) is unused and will be removed from module boundcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_u3_reg[2]) is unused and will be removed from module boundcontroller.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1716.672 ; gain = 241.031 ; free physical = 245906 ; free virtual = 313667
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1716.672 ; gain = 241.031 ; free physical = 245912 ; free virtual = 313672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1716.672 ; gain = 241.031 ; free physical = 245912 ; free virtual = 313672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1716.672 ; gain = 241.031 ; free physical = 245912 ; free virtual = 313672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1716.672 ; gain = 241.031 ; free physical = 245912 ; free virtual = 313672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1716.672 ; gain = 241.031 ; free physical = 245912 ; free virtual = 313672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1716.672 ; gain = 241.031 ; free physical = 245912 ; free virtual = 313672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    18|
|2     |LUT1   |    20|
|3     |LUT2   |    59|
|4     |LUT3   |    32|
|5     |LUT4   |    40|
|6     |LUT5   |    56|
|7     |LUT6   |    50|
|8     |FDRE   |   274|
|9     |FDSE   |     2|
|10    |LD     |   277|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   828|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1716.672 ; gain = 241.031 ; free physical = 245911 ; free virtual = 313672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3092 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1716.672 ; gain = 241.031 ; free physical = 245911 ; free virtual = 313671
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1716.672 ; gain = 241.031 ; free physical = 245912 ; free virtual = 313673
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 295 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1850.828 ; gain = 0.000 ; free physical = 245794 ; free virtual = 313554
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 277 instances were transformed.
  LD => LDCE: 277 instances

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 246 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1850.828 ; gain = 375.285 ; free physical = 245847 ; free virtual = 313607
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2413.484 ; gain = 562.656 ; free physical = 245062 ; free virtual = 312823
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.484 ; gain = 0.000 ; free physical = 245060 ; free virtual = 312820
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.492 ; gain = 0.000 ; free physical = 245065 ; free virtual = 312827
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "dataindvalid" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "done[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "done[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit1in" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ldataready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "lempty" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "llevel[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "llevel[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "newdata" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "passCTSin" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "resultID[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "resultID[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tldatavalid" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "validraygroup" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "wanttriID" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2506.559 ; gain = 0.000 ; free physical = 246220 ; free virtual = 313979

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: f7a77d24

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2506.559 ; gain = 0.000 ; free physical = 246220 ; free virtual = 313979

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f7a77d24

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2506.559 ; gain = 0.000 ; free physical = 246198 ; free virtual = 313958
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f7a77d24

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2506.559 ; gain = 0.000 ; free physical = 246197 ; free virtual = 313957
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7cfb76de

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2506.559 ; gain = 0.000 ; free physical = 246195 ; free virtual = 313954
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 7cfb76de

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2506.559 ; gain = 0.000 ; free physical = 246195 ; free virtual = 313955
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 5425519c

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2506.559 ; gain = 0.000 ; free physical = 246206 ; free virtual = 313965
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 5425519c

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2506.559 ; gain = 0.000 ; free physical = 246205 ; free virtual = 313965
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2506.559 ; gain = 0.000 ; free physical = 246204 ; free virtual = 313964
Ending Logic Optimization Task | Checksum: 5425519c

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2506.559 ; gain = 0.000 ; free physical = 246204 ; free virtual = 313963

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 5425519c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2506.559 ; gain = 0.000 ; free physical = 246200 ; free virtual = 313960

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 5425519c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2506.559 ; gain = 0.000 ; free physical = 246200 ; free virtual = 313960

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2506.559 ; gain = 0.000 ; free physical = 246200 ; free virtual = 313960
Ending Netlist Obfuscation Task | Checksum: 5425519c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2506.559 ; gain = 0.000 ; free physical = 246200 ; free virtual = 313960
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2506.559 ; gain = 0.000 ; free physical = 246200 ; free virtual = 313960
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 5425519c
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module boundcontroller ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2522.551 ; gain = 0.000 ; free physical = 246155 ; free virtual = 313914
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2522.551 ; gain = 0.000 ; free physical = 246147 ; free virtual = 313907
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "dataindvalid" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "done[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "done[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit1in" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ldataready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "lempty" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "llevel[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "llevel[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "newdata" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "passCTSin" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "resultID[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "resultID[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tldatavalid" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "validraygroup" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "wanttriID" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.836 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2522.551 ; gain = 0.000 ; free physical = 246139 ; free virtual = 313898
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2718.730 ; gain = 196.180 ; free physical = 246141 ; free virtual = 313901
Power optimization passes: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2718.730 ; gain = 196.180 ; free physical = 246141 ; free virtual = 313901

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 246159 ; free virtual = 313918


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design boundcontroller ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 276
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 5425519c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 246152 ; free virtual = 313911
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 5425519c
Power optimization: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2718.730 ; gain = 212.172 ; free physical = 246152 ; free virtual = 313911
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28492456 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 5425519c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 246189 ; free virtual = 313949
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 5425519c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 246185 ; free virtual = 313945
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 5425519c

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 246181 ; free virtual = 313940
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 5425519c

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 246183 ; free virtual = 313942
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 5425519c

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 246184 ; free virtual = 313943

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 246183 ; free virtual = 313942
Ending Netlist Obfuscation Task | Checksum: 5425519c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 246182 ; free virtual = 313941
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 246035 ; free virtual = 313803
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 33d544c2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 246035 ; free virtual = 313803
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 246035 ; free virtual = 313803

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d8f6d1dc

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 246030 ; free virtual = 313798

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 184dde55c

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 246038 ; free virtual = 313806

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 184dde55c

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 246038 ; free virtual = 313806
Phase 1 Placer Initialization | Checksum: 184dde55c

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 246038 ; free virtual = 313806

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: db81060f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 246021 ; free virtual = 313789

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 245972 ; free virtual = 313732

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 12025cd74

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 245971 ; free virtual = 313731
Phase 2 Global Placement | Checksum: 18b310655

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 245971 ; free virtual = 313731

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18b310655

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 245971 ; free virtual = 313731

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 29594b1ad

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 245980 ; free virtual = 313740

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c66b39c5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 245977 ; free virtual = 313737

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2551af009

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 245977 ; free virtual = 313737

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1f2ef27c6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 245966 ; free virtual = 313726

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 24110fe35

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 245963 ; free virtual = 313723

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c2c090f1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 245963 ; free virtual = 313722
Phase 3 Detail Placement | Checksum: 1c2c090f1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 245962 ; free virtual = 313722

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 188533569

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 188533569

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 245947 ; free virtual = 313706
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.974. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 162b59181

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 245946 ; free virtual = 313706
Phase 4.1 Post Commit Optimization | Checksum: 162b59181

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 245945 ; free virtual = 313704

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 162b59181

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 245943 ; free virtual = 313702

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 162b59181

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 245942 ; free virtual = 313701

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 245942 ; free virtual = 313701
Phase 4.4 Final Placement Cleanup | Checksum: 1b0bb2060

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 245941 ; free virtual = 313701
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b0bb2060

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 245940 ; free virtual = 313699
Ending Placer Task | Checksum: 15ec996eb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 245959 ; free virtual = 313718
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 245960 ; free virtual = 313719
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 245932 ; free virtual = 313692
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 245917 ; free virtual = 313677
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 245909 ; free virtual = 313671
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "dataindvalid" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "done[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "done[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit1in" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ldataready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "lempty" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "llevel[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "llevel[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "newdata" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "passCTSin" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "resultID[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "resultID[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tldatavalid" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "validraygroup" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "wanttriID" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c06f953d ConstDB: 0 ShapeSum: 9e5a01ae RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "tldata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "globalreset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "globalreset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lboundNodeID[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lboundNodeID[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lboundNodeID[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lboundNodeID[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lboundNodeID[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lboundNodeID[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lboundNodeID[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lboundNodeID[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lboundNodeID[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lboundNodeID[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lboundNodeID[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lboundNodeID[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lboundNodeID[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lboundNodeID[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lboundNodeID[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lboundNodeID[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llevel[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llevel[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llevel[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llevel[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u1in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u1in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u1in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u1in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u1in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u1in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lempty" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lempty". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id1in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id1in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id1in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id1in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u1in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u1in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id1in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id1in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tldata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tldata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id1in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id1in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id1in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id1in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id1in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id1in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u1in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u1in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u1in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u1in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u1in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u1in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u1in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u1in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u1in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u1in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id1in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id1in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id1in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id1in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id1in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id1in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t1in[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t1in[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 11583d15f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 244707 ; free virtual = 312468
Post Restoration Checksum: NetGraph: 41b44b0f NumContArr: d3cf8650 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11583d15f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 244704 ; free virtual = 312465

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11583d15f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 244675 ; free virtual = 312436

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11583d15f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 244675 ; free virtual = 312436
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d220883e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 244669 ; free virtual = 312430
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.025  | TNS=0.000  | WHS=0.164  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 14ee90c8e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 244668 ; free virtual = 312429

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 226b1cf60

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 244664 ; free virtual = 312425

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.849  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 195535180

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 244667 ; free virtual = 312429
Phase 4 Rip-up And Reroute | Checksum: 195535180

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 244667 ; free virtual = 312429

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 195535180

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 244667 ; free virtual = 312429

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 195535180

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 244667 ; free virtual = 312429
Phase 5 Delay and Skew Optimization | Checksum: 195535180

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 244667 ; free virtual = 312429

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 153b3dcba

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 244667 ; free virtual = 312429
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.849  | TNS=0.000  | WHS=0.419  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 153b3dcba

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 244667 ; free virtual = 312429
Phase 6 Post Hold Fix | Checksum: 153b3dcba

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 244667 ; free virtual = 312429

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0554002 %
  Global Horizontal Routing Utilization  = 0.0656694 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 153b3dcba

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 244667 ; free virtual = 312429

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 153b3dcba

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 244666 ; free virtual = 312427

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: abac7331

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 244666 ; free virtual = 312427

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.849  | TNS=0.000  | WHS=0.419  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: abac7331

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 244666 ; free virtual = 312427
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 244698 ; free virtual = 312459

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 244698 ; free virtual = 312459
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 244698 ; free virtual = 312459
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 244694 ; free virtual = 312458
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.730 ; gain = 0.000 ; free physical = 244695 ; free virtual = 312459
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "dataindvalid" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "done[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "done[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit1in" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ldataready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "lempty" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "llevel[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "llevel[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "newdata" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "passCTSin" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "resultID[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "resultID[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tldatavalid" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "validraygroup" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "wanttriID" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2730.172 ; gain = 0.000 ; free physical = 245813 ; free virtual = 313570
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 22:12:12 2022...
