diff --git a/gcc/testsuite/g++.dg/ext/arm-fp16/arm-fp16-ops-5.C b/gcc/testsuite/g++.dg/ext/arm-fp16/arm-fp16-ops-5.C
index 92bc8a9c0..7b89a4aec 100644
--- a/gcc/testsuite/g++.dg/ext/arm-fp16/arm-fp16-ops-5.C
+++ b/gcc/testsuite/g++.dg/ext/arm-fp16/arm-fp16-ops-5.C
@@ -1,5 +1,5 @@
 /* Test various operators on __fp16 and mixed __fp16/float operands.  */
-/* { dg-do compile { target arm*-*-* } } */
+/* { dg-do compile { target arm*-*-*eabi } } */
 /* { dg-require-effective-target arm_fp16_ok } */
 /* { dg-options "-mfp16-format=ieee" } */
 /* { dg-add-options arm_fp16 } */
diff --git a/gcc/testsuite/g++.dg/ext/arm-fp16/arm-fp16-ops-6.C b/gcc/testsuite/g++.dg/ext/arm-fp16/arm-fp16-ops-6.C
index ae40b1e86..c808c73a1 100644
--- a/gcc/testsuite/g++.dg/ext/arm-fp16/arm-fp16-ops-6.C
+++ b/gcc/testsuite/g++.dg/ext/arm-fp16/arm-fp16-ops-6.C
@@ -1,5 +1,5 @@
 /* Test various operators on __fp16 and mixed __fp16/float operands.  */
-/* { dg-do compile { target arm*-*-* } } */
+/* { dg-do compile { target arm*-*-*eabi } } */
 /* { dg-require-effective-target arm_fp16_ok } */
 /* { dg-options "-mfp16-format=ieee -ffast-math" } */
 /* { dg-add-options arm_fp16 } */
diff --git a/gcc/testsuite/gcc.dg/fshort-wchar.c b/gcc/testsuite/gcc.dg/fshort-wchar.c
index c9c751504..bb6988167 100644
--- a/gcc/testsuite/gcc.dg/fshort-wchar.c
+++ b/gcc/testsuite/gcc.dg/fshort-wchar.c
@@ -2,7 +2,7 @@
 
 /* { dg-do run } */
 /* { dg-options "-fshort-wchar" } */
-/* { dg-options "-fshort-wchar -Wl,--no-wchar-size-warning" { target arm*-*-*eabi } } */
+/* { dg-options "-fshort-wchar -Wl,--no-wchar-size-warning" { target arm*-*-*eabi* } } */
 
 /* Source: Neil Booth, 10 Dec 2002.
 
diff --git a/gcc/testsuite/gcc.dg/tls/pr42894.c b/gcc/testsuite/gcc.dg/tls/pr42894.c
index c3bd76c91..8e62e193c 100644
--- a/gcc/testsuite/gcc.dg/tls/pr42894.c
+++ b/gcc/testsuite/gcc.dg/tls/pr42894.c
@@ -1,6 +1,6 @@
 /* PR target/42894 */
 /* { dg-do compile } */
-/* { dg-options "-march=armv5te -mthumb" { target arm*-*-* } } */
+/* { dg-options "-march=armv5te -mthumb" { target arm*-*-*eabi } } */
 /* { dg-require-effective-target tls } */
 
 extern __thread int t;
diff --git a/gcc/testsuite/gcc.dg/torture/arm-fp16-ops-5.c b/gcc/testsuite/gcc.dg/torture/arm-fp16-ops-5.c
index 92bc8a9c0..7b89a4aec 100644
--- a/gcc/testsuite/gcc.dg/torture/arm-fp16-ops-5.c
+++ b/gcc/testsuite/gcc.dg/torture/arm-fp16-ops-5.c
@@ -1,5 +1,5 @@
 /* Test various operators on __fp16 and mixed __fp16/float operands.  */
-/* { dg-do compile { target arm*-*-* } } */
+/* { dg-do compile { target arm*-*-*eabi } } */
 /* { dg-require-effective-target arm_fp16_ok } */
 /* { dg-options "-mfp16-format=ieee" } */
 /* { dg-add-options arm_fp16 } */
diff --git a/gcc/testsuite/gcc.dg/torture/arm-fp16-ops-6.c b/gcc/testsuite/gcc.dg/torture/arm-fp16-ops-6.c
index ae40b1e86..c808c73a1 100644
--- a/gcc/testsuite/gcc.dg/torture/arm-fp16-ops-6.c
+++ b/gcc/testsuite/gcc.dg/torture/arm-fp16-ops-6.c
@@ -1,5 +1,5 @@
 /* Test various operators on __fp16 and mixed __fp16/float operands.  */
-/* { dg-do compile { target arm*-*-* } } */
+/* { dg-do compile { target arm*-*-*eabi } } */
 /* { dg-require-effective-target arm_fp16_ok } */
 /* { dg-options "-mfp16-format=ieee -ffast-math" } */
 /* { dg-add-options arm_fp16 } */
diff --git a/gcc/testsuite/gcc.target/arm/neon/vrndaf32.c b/gcc/testsuite/gcc.target/arm/neon/vrndaf32.c
index 02ca46509..4c2107f54 100644
--- a/gcc/testsuite/gcc.target/arm/neon/vrndaf32.c
+++ b/gcc/testsuite/gcc.target/arm/neon/vrndaf32.c
@@ -1,7 +1,7 @@
 /* Test the `vrndaf32' ARM Neon intrinsic.  */
 /* This file was autogenerated by neon-testgen.  */
 
-/* { dg-do assemble } */
+/* { dg-do assemble { target arm*-*-*eabi } } */
 /* { dg-require-effective-target arm_v8_neon_ok } */
 /* { dg-options "-save-temps -O0" } */
 /* { dg-add-options arm_v8_neon } */
diff --git a/gcc/testsuite/gcc.target/arm/neon/vrndf32.c b/gcc/testsuite/gcc.target/arm/neon/vrndf32.c
index b94165735..dd31c632a 100644
--- a/gcc/testsuite/gcc.target/arm/neon/vrndf32.c
+++ b/gcc/testsuite/gcc.target/arm/neon/vrndf32.c
@@ -1,7 +1,7 @@
 /* Test the `vrndf32' ARM Neon intrinsic.  */
 /* This file was autogenerated by neon-testgen.  */
 
-/* { dg-do assemble } */
+/* { dg-do assemble { target arm*-*-*eabi } } */
 /* { dg-require-effective-target arm_v8_neon_ok } */
 /* { dg-options "-save-temps -O0" } */
 /* { dg-add-options arm_v8_neon } */
diff --git a/gcc/testsuite/gcc.target/arm/neon/vrndmf32.c b/gcc/testsuite/gcc.target/arm/neon/vrndmf32.c
index 7f4e90bf3..6cb928c30 100644
--- a/gcc/testsuite/gcc.target/arm/neon/vrndmf32.c
+++ b/gcc/testsuite/gcc.target/arm/neon/vrndmf32.c
@@ -1,7 +1,7 @@
 /* Test the `vrndmf32' ARM Neon intrinsic.  */
 /* This file was autogenerated by neon-testgen.  */
 
-/* { dg-do assemble } */
+/* { dg-do assemble { target arm*-*-*eabi } } */
 /* { dg-require-effective-target arm_v8_neon_ok } */
 /* { dg-options "-save-temps -O0" } */
 /* { dg-add-options arm_v8_neon } */
diff --git a/gcc/testsuite/gcc.target/arm/neon/vrndnf32.c b/gcc/testsuite/gcc.target/arm/neon/vrndnf32.c
index df8e3e934..1d1d20e03 100644
--- a/gcc/testsuite/gcc.target/arm/neon/vrndnf32.c
+++ b/gcc/testsuite/gcc.target/arm/neon/vrndnf32.c
@@ -1,7 +1,7 @@
 /* Test the `vrndnf32' ARM Neon intrinsic.  */
 /* This file was autogenerated by neon-testgen.  */
 
-/* { dg-do assemble } */
+/* { dg-do assemble { target arm*-*-*eabi } } */
 /* { dg-require-effective-target arm_v8_neon_ok } */
 /* { dg-options "-save-temps -O0" } */
 /* { dg-add-options arm_v8_neon } */
diff --git a/gcc/testsuite/gcc.target/arm/neon/vrndpf32.c b/gcc/testsuite/gcc.target/arm/neon/vrndpf32.c
index d3900cd78..48b7677fa 100644
--- a/gcc/testsuite/gcc.target/arm/neon/vrndpf32.c
+++ b/gcc/testsuite/gcc.target/arm/neon/vrndpf32.c
@@ -1,7 +1,7 @@
 /* Test the `vrndpf32' ARM Neon intrinsic.  */
 /* This file was autogenerated by neon-testgen.  */
 
-/* { dg-do assemble } */
+/* { dg-do assemble { target arm*-*-*eabi } } */
 /* { dg-require-effective-target arm_v8_neon_ok } */
 /* { dg-options "-save-temps -O0" } */
 /* { dg-add-options arm_v8_neon } */
diff --git a/gcc/testsuite/gcc.target/arm/neon/vrndqaf32.c b/gcc/testsuite/gcc.target/arm/neon/vrndqaf32.c
index b7b5d73c4..87ad2bda9 100644
--- a/gcc/testsuite/gcc.target/arm/neon/vrndqaf32.c
+++ b/gcc/testsuite/gcc.target/arm/neon/vrndqaf32.c
@@ -1,7 +1,7 @@
 /* Test the `vrndqaf32' ARM Neon intrinsic.  */
 /* This file was autogenerated by neon-testgen.  */
 
-/* { dg-do assemble } */
+/* { dg-do assemble { target arm*-*-*eabi } } */
 /* { dg-require-effective-target arm_v8_neon_ok } */
 /* { dg-options "-save-temps -O0" } */
 /* { dg-add-options arm_v8_neon } */
diff --git a/gcc/testsuite/gcc.target/arm/neon/vrndqf32.c b/gcc/testsuite/gcc.target/arm/neon/vrndqf32.c
index 08b4b45f6..751337f58 100644
--- a/gcc/testsuite/gcc.target/arm/neon/vrndqf32.c
+++ b/gcc/testsuite/gcc.target/arm/neon/vrndqf32.c
@@ -1,7 +1,7 @@
 /* Test the `vrndqf32' ARM Neon intrinsic.  */
 /* This file was autogenerated by neon-testgen.  */
 
-/* { dg-do assemble } */
+/* { dg-do assemble { target arm*-*-*eabi } } */
 /* { dg-require-effective-target arm_v8_neon_ok } */
 /* { dg-options "-save-temps -O0" } */
 /* { dg-add-options arm_v8_neon } */
diff --git a/gcc/testsuite/gcc.target/arm/neon/vrndqmf32.c b/gcc/testsuite/gcc.target/arm/neon/vrndqmf32.c
index 6d16bfc93..db530ba5b 100644
--- a/gcc/testsuite/gcc.target/arm/neon/vrndqmf32.c
+++ b/gcc/testsuite/gcc.target/arm/neon/vrndqmf32.c
@@ -1,7 +1,7 @@
 /* Test the `vrndqmf32' ARM Neon intrinsic.  */
 /* This file was autogenerated by neon-testgen.  */
 
-/* { dg-do assemble } */
+/* { dg-do assemble { target arm*-*-*eabi } } */
 /* { dg-require-effective-target arm_v8_neon_ok } */
 /* { dg-options "-save-temps -O0" } */
 /* { dg-add-options arm_v8_neon } */
diff --git a/gcc/testsuite/gcc.target/arm/neon/vrndqnf32.c b/gcc/testsuite/gcc.target/arm/neon/vrndqnf32.c
index b31ca95db..cb38719a5 100644
--- a/gcc/testsuite/gcc.target/arm/neon/vrndqnf32.c
+++ b/gcc/testsuite/gcc.target/arm/neon/vrndqnf32.c
@@ -1,7 +1,7 @@
 /* Test the `vrndqnf32' ARM Neon intrinsic.  */
 /* This file was autogenerated by neon-testgen.  */
 
-/* { dg-do assemble } */
+/* { dg-do assemble { target arm*-*-*eabi } } */
 /* { dg-require-effective-target arm_v8_neon_ok } */
 /* { dg-options "-save-temps -O0" } */
 /* { dg-add-options arm_v8_neon } */
diff --git a/gcc/testsuite/gcc.target/arm/neon/vrndqpf32.c b/gcc/testsuite/gcc.target/arm/neon/vrndqpf32.c
index 5c4a86690..451f7b890 100644
--- a/gcc/testsuite/gcc.target/arm/neon/vrndqpf32.c
+++ b/gcc/testsuite/gcc.target/arm/neon/vrndqpf32.c
@@ -1,7 +1,7 @@
 /* Test the `vrndqpf32' ARM Neon intrinsic.  */
 /* This file was autogenerated by neon-testgen.  */
 
-/* { dg-do assemble } */
+/* { dg-do assemble { target arm*-*-*eabi } } */
 /* { dg-require-effective-target arm_v8_neon_ok } */
 /* { dg-options "-save-temps -O0" } */
 /* { dg-add-options arm_v8_neon } */
diff --git a/gcc/testsuite/gcc.target/arm/thumb-ltu.c b/gcc/testsuite/gcc.target/arm/thumb-ltu.c
index 24671213e..d55f80d8e 100644
--- a/gcc/testsuite/gcc.target/arm/thumb-ltu.c
+++ b/gcc/testsuite/gcc.target/arm/thumb-ltu.c
@@ -1,4 +1,4 @@
-/* { dg-do compile } */
+/* { dg-do compile { target arm*-*-*eabi } } */
 /* { dg-skip-if "incompatible options" { arm*-*-* } { "-march=*" } { "-march=armv6" "-march=armv6j" "-march=armv6z" } } */
 /* { dg-options "-mcpu=arm1136jf-s -mthumb -O2" } */
 
