{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675175184493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675175184501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 31 19:56:24 2023 " "Processing started: Tue Jan 31 19:56:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675175184501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175184501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off path_planner -c path_planner " "Command: quartus_map --read_settings_files=on --write_settings_files=off path_planner -c path_planner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175184501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1675175184798 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675175184798 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "dist path_planner.v(51) " "Verilog HDL Declaration warning at path_planner.v(51): \"dist\" is SystemVerilog-2005 keyword" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 51 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1675175191177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path_planner.v 1 1 " "Found 1 design units, including 1 entities, in source file path_planner.v" { { "Info" "ISGN_ENTITY_NAME" "1 path_planner " "Found entity 1: path_planner" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675175191177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175191177 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "path_planner path_planner.v(48) " "Verilog HDL Parameter Declaration warning at path_planner.v(48): Parameter Declaration in module \"path_planner\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1675175191177 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "path_planner path_planner.v(53) " "Verilog HDL Parameter Declaration warning at path_planner.v(53): Parameter Declaration in module \"path_planner\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1675175191177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "path_planner " "Elaborating entity \"path_planner\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675175191209 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "readflag path_planner.v(70) " "Verilog HDL or VHDL warning at path_planner.v(70): object \"readflag\" assigned a value but never read" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675175191217 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(78) " "Verilog HDL assignment warning at path_planner.v(78): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191217 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(79) " "Verilog HDL assignment warning at path_planner.v(79): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191217 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(80) " "Verilog HDL assignment warning at path_planner.v(80): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191217 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(81) " "Verilog HDL assignment warning at path_planner.v(81): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191217 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(82) " "Verilog HDL assignment warning at path_planner.v(82): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191221 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(83) " "Verilog HDL assignment warning at path_planner.v(83): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191221 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(84) " "Verilog HDL assignment warning at path_planner.v(84): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191221 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(85) " "Verilog HDL assignment warning at path_planner.v(85): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191221 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(86) " "Verilog HDL assignment warning at path_planner.v(86): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191221 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(87) " "Verilog HDL assignment warning at path_planner.v(87): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191221 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(88) " "Verilog HDL assignment warning at path_planner.v(88): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191225 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(89) " "Verilog HDL assignment warning at path_planner.v(89): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191225 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(90) " "Verilog HDL assignment warning at path_planner.v(90): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191225 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(91) " "Verilog HDL assignment warning at path_planner.v(91): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191225 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(92) " "Verilog HDL assignment warning at path_planner.v(92): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191225 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(93) " "Verilog HDL assignment warning at path_planner.v(93): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191225 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(94) " "Verilog HDL assignment warning at path_planner.v(94): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191229 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(95) " "Verilog HDL assignment warning at path_planner.v(95): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191229 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(96) " "Verilog HDL assignment warning at path_planner.v(96): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191229 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(97) " "Verilog HDL assignment warning at path_planner.v(97): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191229 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(98) " "Verilog HDL assignment warning at path_planner.v(98): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191229 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(99) " "Verilog HDL assignment warning at path_planner.v(99): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191229 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(100) " "Verilog HDL assignment warning at path_planner.v(100): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191233 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(101) " "Verilog HDL assignment warning at path_planner.v(101): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191233 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(102) " "Verilog HDL assignment warning at path_planner.v(102): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191233 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(103) " "Verilog HDL assignment warning at path_planner.v(103): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191233 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(104) " "Verilog HDL assignment warning at path_planner.v(104): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191233 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(105) " "Verilog HDL assignment warning at path_planner.v(105): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191233 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(106) " "Verilog HDL assignment warning at path_planner.v(106): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191237 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(107) " "Verilog HDL assignment warning at path_planner.v(107): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191237 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(108) " "Verilog HDL assignment warning at path_planner.v(108): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191237 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(109) " "Verilog HDL assignment warning at path_planner.v(109): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191237 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(110) " "Verilog HDL assignment warning at path_planner.v(110): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191237 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(111) " "Verilog HDL assignment warning at path_planner.v(111): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191237 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(112) " "Verilog HDL assignment warning at path_planner.v(112): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191241 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(113) " "Verilog HDL assignment warning at path_planner.v(113): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191241 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(114) " "Verilog HDL assignment warning at path_planner.v(114): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191241 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(115) " "Verilog HDL assignment warning at path_planner.v(115): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191241 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(116) " "Verilog HDL assignment warning at path_planner.v(116): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191241 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(117) " "Verilog HDL assignment warning at path_planner.v(117): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191241 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(118) " "Verilog HDL assignment warning at path_planner.v(118): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191245 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(119) " "Verilog HDL assignment warning at path_planner.v(119): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191245 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(120) " "Verilog HDL assignment warning at path_planner.v(120): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191245 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(121) " "Verilog HDL assignment warning at path_planner.v(121): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191245 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(122) " "Verilog HDL assignment warning at path_planner.v(122): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191245 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(123) " "Verilog HDL assignment warning at path_planner.v(123): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191245 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(124) " "Verilog HDL assignment warning at path_planner.v(124): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191249 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(125) " "Verilog HDL assignment warning at path_planner.v(125): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191249 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(126) " "Verilog HDL assignment warning at path_planner.v(126): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191249 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(127) " "Verilog HDL assignment warning at path_planner.v(127): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191249 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(128) " "Verilog HDL assignment warning at path_planner.v(128): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191249 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(129) " "Verilog HDL assignment warning at path_planner.v(129): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191249 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(130) " "Verilog HDL assignment warning at path_planner.v(130): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191253 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(131) " "Verilog HDL assignment warning at path_planner.v(131): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191253 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 path_planner.v(246) " "Verilog HDL assignment warning at path_planner.v(246): truncated value with size 32 to match size of target (6)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191281 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_planner.v(253) " "Verilog HDL assignment warning at path_planner.v(253): truncated value with size 32 to match size of target (5)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191285 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_planner.v(271) " "Verilog HDL assignment warning at path_planner.v(271): truncated value with size 32 to match size of target (5)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191289 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 path_planner.v(297) " "Verilog HDL assignment warning at path_planner.v(297): truncated value with size 32 to match size of target (4)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191289 "|path_planner"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "path_planner.v(305) " "Verilog HDL warning at path_planner.v(305): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 305 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1675175191297 "|path_planner"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "path_planner.v(306) " "Verilog HDL warning at path_planner.v(306): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 306 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1675175191297 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 path_planner.v(307) " "Verilog HDL assignment warning at path_planner.v(307): truncated value with size 32 to match size of target (6)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675175191297 "|path_planner"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "path_planner.v(307) " "Verilog HDL warning at path_planner.v(307): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 307 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1675175191301 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[0\]\[2..27\] 0 path_planner.v(49) " "Net \"cost_matrix\[0\]\[2..27\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[1\]\[3..12\] 0 path_planner.v(49) " "Net \"cost_matrix\[1\]\[3..12\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[1\]\[14..27\] 0 path_planner.v(49) " "Net \"cost_matrix\[1\]\[14..27\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[2\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[2\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[2\]\[4\] 0 path_planner.v(49) " "Net \"cost_matrix\[2\]\[4\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[2\]\[6..27\] 0 path_planner.v(49) " "Net \"cost_matrix\[2\]\[6..27\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[3\]\[0..1\] 0 path_planner.v(49) " "Net \"cost_matrix\[3\]\[0..1\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[3\]\[4..27\] 0 path_planner.v(49) " "Net \"cost_matrix\[3\]\[4..27\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[4\]\[0..3\] 0 path_planner.v(49) " "Net \"cost_matrix\[4\]\[0..3\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[4\]\[5\] 0 path_planner.v(49) " "Net \"cost_matrix\[4\]\[5\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[4\]\[7..27\] 0 path_planner.v(49) " "Net \"cost_matrix\[4\]\[7..27\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[5\]\[0..1\] 0 path_planner.v(49) " "Net \"cost_matrix\[5\]\[0..1\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[5\]\[3..4\] 0 path_planner.v(49) " "Net \"cost_matrix\[5\]\[3..4\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[5\]\[7..8\] 0 path_planner.v(49) " "Net \"cost_matrix\[5\]\[7..8\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[5\]\[10..27\] 0 path_planner.v(49) " "Net \"cost_matrix\[5\]\[10..27\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[6\]\[0..3\] 0 path_planner.v(49) " "Net \"cost_matrix\[6\]\[0..3\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[6\]\[7..15\] 0 path_planner.v(49) " "Net \"cost_matrix\[6\]\[7..15\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[6\]\[17..27\] 0 path_planner.v(49) " "Net \"cost_matrix\[6\]\[17..27\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[7\]\[0..6\] 0 path_planner.v(49) " "Net \"cost_matrix\[7\]\[0..6\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[7\]\[8..11\] 0 path_planner.v(49) " "Net \"cost_matrix\[7\]\[8..11\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[7\]\[13..27\] 0 path_planner.v(49) " "Net \"cost_matrix\[7\]\[13..27\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[8\]\[0..7\] 0 path_planner.v(49) " "Net \"cost_matrix\[8\]\[0..7\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[8\]\[10..27\] 0 path_planner.v(49) " "Net \"cost_matrix\[8\]\[10..27\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[9\]\[0..4\] 0 path_planner.v(49) " "Net \"cost_matrix\[9\]\[0..4\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[9\]\[6..7\] 0 path_planner.v(49) " "Net \"cost_matrix\[9\]\[6..7\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[9\]\[10..14\] 0 path_planner.v(49) " "Net \"cost_matrix\[9\]\[10..14\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[9\]\[16..27\] 0 path_planner.v(49) " "Net \"cost_matrix\[9\]\[16..27\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[10\]\[0..9\] 0 path_planner.v(49) " "Net \"cost_matrix\[10\]\[0..9\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[10\]\[11..15\] 0 path_planner.v(49) " "Net \"cost_matrix\[10\]\[11..15\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[10\]\[17..27\] 0 path_planner.v(49) " "Net \"cost_matrix\[10\]\[17..27\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[11\]\[0..10\] 0 path_planner.v(49) " "Net \"cost_matrix\[11\]\[0..10\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[11\]\[13..27\] 0 path_planner.v(49) " "Net \"cost_matrix\[11\]\[13..27\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[12\]\[0..6\] 0 path_planner.v(49) " "Net \"cost_matrix\[12\]\[0..6\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[12\]\[8..10\] 0 path_planner.v(49) " "Net \"cost_matrix\[12\]\[8..10\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[12\]\[14..16\] 0 path_planner.v(49) " "Net \"cost_matrix\[12\]\[14..16\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[12\]\[18..27\] 0 path_planner.v(49) " "Net \"cost_matrix\[12\]\[18..27\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[13\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[13\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[13\]\[2..11\] 0 path_planner.v(49) " "Net \"cost_matrix\[13\]\[2..11\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[13\]\[14..17\] 0 path_planner.v(49) " "Net \"cost_matrix\[13\]\[14..17\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[13\]\[19..27\] 0 path_planner.v(49) " "Net \"cost_matrix\[13\]\[19..27\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[14\]\[0..13\] 0 path_planner.v(49) " "Net \"cost_matrix\[14\]\[0..13\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[14\]\[16..27\] 0 path_planner.v(49) " "Net \"cost_matrix\[14\]\[16..27\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[15\]\[0..8\] 0 path_planner.v(49) " "Net \"cost_matrix\[15\]\[0..8\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[15\]\[10..13\] 0 path_planner.v(49) " "Net \"cost_matrix\[15\]\[10..13\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[15\]\[16..21\] 0 path_planner.v(49) " "Net \"cost_matrix\[15\]\[16..21\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[15\]\[23..27\] 0 path_planner.v(49) " "Net \"cost_matrix\[15\]\[23..27\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[16\]\[0..5\] 0 path_planner.v(49) " "Net \"cost_matrix\[16\]\[0..5\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[16\]\[7..9\] 0 path_planner.v(49) " "Net \"cost_matrix\[16\]\[7..9\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[16\]\[11..15\] 0 path_planner.v(49) " "Net \"cost_matrix\[16\]\[11..15\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[16\]\[17..22\] 0 path_planner.v(49) " "Net \"cost_matrix\[16\]\[17..22\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[16\]\[24..27\] 0 path_planner.v(49) " "Net \"cost_matrix\[16\]\[24..27\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[17\]\[0..11\] 0 path_planner.v(49) " "Net \"cost_matrix\[17\]\[0..11\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[17\]\[13..16\] 0 path_planner.v(49) " "Net \"cost_matrix\[17\]\[13..16\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[17\]\[18..27\] 0 path_planner.v(49) " "Net \"cost_matrix\[17\]\[18..27\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[18\]\[0..12\] 0 path_planner.v(49) " "Net \"cost_matrix\[18\]\[0..12\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[18\]\[14..17\] 0 path_planner.v(49) " "Net \"cost_matrix\[18\]\[14..17\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[18\]\[21..27\] 0 path_planner.v(49) " "Net \"cost_matrix\[18\]\[21..27\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[19\]\[0..17\] 0 path_planner.v(49) " "Net \"cost_matrix\[19\]\[0..17\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[19\]\[20..27\] 0 path_planner.v(49) " "Net \"cost_matrix\[19\]\[20..27\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191309 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[20\]\[0..17\] 0 path_planner.v(49) " "Net \"cost_matrix\[20\]\[0..17\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[20\]\[19\] 0 path_planner.v(49) " "Net \"cost_matrix\[20\]\[19\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[20\]\[23..27\] 0 path_planner.v(49) " "Net \"cost_matrix\[20\]\[23..27\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[21\]\[0..19\] 0 path_planner.v(49) " "Net \"cost_matrix\[21\]\[0..19\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[21\]\[22..27\] 0 path_planner.v(49) " "Net \"cost_matrix\[21\]\[22..27\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[22\]\[0..14\] 0 path_planner.v(49) " "Net \"cost_matrix\[22\]\[0..14\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[22\]\[16..19\] 0 path_planner.v(49) " "Net \"cost_matrix\[22\]\[16..19\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[22\]\[21\] 0 path_planner.v(49) " "Net \"cost_matrix\[22\]\[21\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[22\]\[24\] 0 path_planner.v(49) " "Net \"cost_matrix\[22\]\[24\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[22\]\[26..27\] 0 path_planner.v(49) " "Net \"cost_matrix\[22\]\[26..27\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[23\]\[0..15\] 0 path_planner.v(49) " "Net \"cost_matrix\[23\]\[0..15\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[23\]\[17..21\] 0 path_planner.v(49) " "Net \"cost_matrix\[23\]\[17..21\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[23\]\[25..27\] 0 path_planner.v(49) " "Net \"cost_matrix\[23\]\[25..27\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[24\]\[0..22\] 0 path_planner.v(49) " "Net \"cost_matrix\[24\]\[0..22\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[24\]\[25..27\] 0 path_planner.v(49) " "Net \"cost_matrix\[24\]\[25..27\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[25\]\[0..21\] 0 path_planner.v(49) " "Net \"cost_matrix\[25\]\[0..21\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[25\]\[23..24\] 0 path_planner.v(49) " "Net \"cost_matrix\[25\]\[23..24\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[25\]\[26..27\] 0 path_planner.v(49) " "Net \"cost_matrix\[25\]\[26..27\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[27\]\[0\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[27\]\[0\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[27\]\[1\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[27\]\[1\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[27\]\[2\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[27\]\[2\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[27\]\[3\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[27\]\[3\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[27\]\[4\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[27\]\[4\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[27\]\[5\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[27\]\[5\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[27\]\[6\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[27\]\[6\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[27\]\[7\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[27\]\[7\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[27\]\[8\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[27\]\[8\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[27\]\[9\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[27\]\[9\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[27\]\[10\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[27\]\[10\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[27\]\[11\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[27\]\[11\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[27\]\[12\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[27\]\[12\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[27\]\[13\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[27\]\[13\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[27\]\[14\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[27\]\[14\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[27\]\[15\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[27\]\[15\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[27\]\[16\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[27\]\[16\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[27\]\[17\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[27\]\[17\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[27\]\[18\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[27\]\[18\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[27\]\[19\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[27\]\[19\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[27\]\[20\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[27\]\[20\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[27\]\[21\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[27\]\[21\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[27\]\[22\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[27\]\[22\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[27\]\[23\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[27\]\[23\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[27\]\[24\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[27\]\[24\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[27\]\[25\]\[0\] 0 path_planner.v(49) " "Net \"cost_matrix\[27\]\[25\]\[0\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[27\]\[26..27\] 0 path_planner.v(49) " "Net \"cost_matrix\[27\]\[26..27\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix\[26\] 0 path_planner.v(49) " "Net \"cost_matrix\[26\]\" at path_planner.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675175191313 "|path_planner"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cost_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cost_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1675175191460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sa24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sa24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sa24 " "Found entity 1: altsyncram_sa24" {  } { { "db/altsyncram_sa24.tdf" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/db/altsyncram_sa24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675175193000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175193000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/db/mux_psc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675175193143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175193143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675175193201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175193201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ogi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ogi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ogi " "Found entity 1: cntr_ogi" {  } { { "db/cntr_ogi.tdf" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/db/cntr_ogi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675175193281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175193281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675175193318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175193318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/db/cntr_89j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675175193366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175193366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/db/cntr_cgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675175193425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175193425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675175193465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175193465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675175193509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175193509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675175193545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175193545 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_1 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_1\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675175193914 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1675175194026 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.01.31.19:56:37 Progress: Loading sldc262c058/alt_sld_fab_wrapper_hw.tcl " "2023.01.31.19:56:37 Progress: Loading sldc262c058/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175197124 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175199986 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175200108 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175202987 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175203105 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175203215 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175203338 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175203342 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175203342 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1675175204075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc262c058/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc262c058/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc262c058/alt_sld_fab.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/db/ip/sldc262c058/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675175204265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175204265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc262c058/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc262c058/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc262c058/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/db/ip/sldc262c058/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675175204335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175204335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc262c058/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc262c058/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc262c058/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/db/ip/sldc262c058/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675175204343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175204343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc262c058/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc262c058/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc262c058/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/db/ip/sldc262c058/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675175204397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175204397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc262c058/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc262c058/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc262c058/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/db/ip/sldc262c058/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675175204471 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc262c058/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/db/ip/sldc262c058/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675175204471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175204471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc262c058/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc262c058/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc262c058/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/db/ip/sldc262c058/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675175204529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175204529 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "direction_index\[0\] VCC " "Pin \"direction_index\[0\]\" is stuck at VCC" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675175208368 "|path_planner|direction_index[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1675175208368 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675175208485 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1675175210667 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_1 183 185 0 0 2 " "Partially connected in-system debug instance \"auto_signaltap_1\" to 183 of its 185 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1675175211921 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1675175211978 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675175211978 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3806 " "Implemented 3806 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1675175212300 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1675175212300 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3636 " "Implemented 3636 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1675175212300 ""} { "Info" "ICUT_CUT_TM_RAMS" "76 " "Implemented 76 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1675175212300 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1675175212300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 175 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 175 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675175212327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 31 19:56:52 2023 " "Processing ended: Tue Jan 31 19:56:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675175212327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675175212327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675175212327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675175212327 ""}
