circuit CMAC : @[:@2.0]
  module CMAC : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_a_valid : UInt<1> @[:@6.4]
    input io_a_bits_0 : SInt<4> @[:@6.4]
    input io_a_bits_1 : SInt<4> @[:@6.4]
    input io_a_bits_2 : SInt<4> @[:@6.4]
    input io_a_bits_3 : SInt<4> @[:@6.4]
    input io_a_bits_4 : SInt<4> @[:@6.4]
    input io_a_bits_5 : SInt<4> @[:@6.4]
    input io_a_bits_6 : SInt<4> @[:@6.4]
    input io_a_bits_7 : SInt<4> @[:@6.4]
    input io_b_valid : UInt<1> @[:@6.4]
    input io_b_bits_0 : SInt<4> @[:@6.4]
    input io_b_bits_1 : SInt<4> @[:@6.4]
    input io_b_bits_2 : SInt<4> @[:@6.4]
    input io_b_bits_3 : SInt<4> @[:@6.4]
    input io_b_bits_4 : SInt<4> @[:@6.4]
    input io_b_bits_5 : SInt<4> @[:@6.4]
    input io_b_bits_6 : SInt<4> @[:@6.4]
    input io_b_bits_7 : SInt<4> @[:@6.4]
    output io_y_valid : UInt<1> @[:@6.4]
    output io_y_bits : SInt<32> @[:@6.4]
  
    node _T_134 = mul(io_a_bits_0, io_b_bits_0) @[Gemm.scala 64:26:@17.4]
    node _T_135 = mul(io_a_bits_1, io_b_bits_1) @[Gemm.scala 64:26:@19.4]
    node _T_136 = mul(io_a_bits_2, io_b_bits_2) @[Gemm.scala 64:26:@21.4]
    node _T_137 = mul(io_a_bits_3, io_b_bits_3) @[Gemm.scala 64:26:@23.4]
    node _T_138 = mul(io_a_bits_4, io_b_bits_4) @[Gemm.scala 64:26:@25.4]
    node _T_139 = mul(io_a_bits_5, io_b_bits_5) @[Gemm.scala 64:26:@27.4]
    node _T_140 = mul(io_a_bits_6, io_b_bits_6) @[Gemm.scala 64:26:@29.4]
    node _T_141 = mul(io_a_bits_7, io_b_bits_7) @[Gemm.scala 64:26:@31.4]
    node m_0 = _T_134 @[Gemm.scala 62:18:@8.4 Gemm.scala 62:18:@9.4 Gemm.scala 64:10:@18.4]
    node m_1 = _T_135 @[Gemm.scala 62:18:@8.4 Gemm.scala 62:18:@10.4 Gemm.scala 64:10:@20.4]
    node _T_142 = add(m_0, m_1) @[Gemm.scala 66:23:@33.4]
    node m_2 = _T_136 @[Gemm.scala 62:18:@8.4 Gemm.scala 62:18:@11.4 Gemm.scala 64:10:@22.4]
    node _T_143 = add(_T_142, m_2) @[Gemm.scala 66:23:@34.4]
    node m_3 = _T_137 @[Gemm.scala 62:18:@8.4 Gemm.scala 62:18:@12.4 Gemm.scala 64:10:@24.4]
    node _T_144 = add(_T_143, m_3) @[Gemm.scala 66:23:@35.4]
    node m_4 = _T_138 @[Gemm.scala 62:18:@8.4 Gemm.scala 62:18:@13.4 Gemm.scala 64:10:@26.4]
    node _T_145 = add(_T_144, m_4) @[Gemm.scala 66:23:@36.4]
    node m_5 = _T_139 @[Gemm.scala 62:18:@8.4 Gemm.scala 62:18:@14.4 Gemm.scala 64:10:@28.4]
    node _T_146 = add(_T_145, m_5) @[Gemm.scala 66:23:@37.4]
    node m_6 = _T_140 @[Gemm.scala 62:18:@8.4 Gemm.scala 62:18:@15.4 Gemm.scala 64:10:@30.4]
    node _T_147 = add(_T_146, m_6) @[Gemm.scala 66:23:@38.4]
    node m_7 = _T_141 @[Gemm.scala 62:18:@8.4 Gemm.scala 62:18:@16.4 Gemm.scala 64:10:@32.4]
    node sum = add(_T_147, m_7) @[Gemm.scala 66:23:@39.4]
    node _T_148 = and(io_a_valid, io_b_valid) @[Gemm.scala 67:42:@40.4]
    reg _T_151 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_151) @[Reg.scala 11:16:@41.4]
    node _GEN_0 = mux(UInt<1>("h1"), _T_148, _T_151) @[Reg.scala 12:19:@42.4]
    reg _T_153 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_153) @[Reg.scala 11:16:@45.4]
    node _GEN_1 = mux(UInt<1>("h1"), _T_151, _T_153) @[Reg.scala 12:19:@46.4]
    reg _T_155 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_155) @[Reg.scala 11:16:@49.4]
    node _GEN_2 = mux(UInt<1>("h1"), _T_153, _T_155) @[Reg.scala 12:19:@50.4]
    reg _T_157 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_157) @[Reg.scala 11:16:@53.4]
    node _GEN_3 = mux(UInt<1>("h1"), _T_155, _T_157) @[Reg.scala 12:19:@54.4]
    reg _T_159 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_159) @[Reg.scala 11:16:@57.4]
    node _GEN_4 = mux(UInt<1>("h1"), _T_157, _T_159) @[Reg.scala 12:19:@58.4]
    reg _T_161 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_161) @[Reg.scala 11:16:@61.4]
    node _GEN_5 = mux(UInt<1>("h1"), _T_159, _T_161) @[Reg.scala 12:19:@62.4]
    reg _T_163 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_163) @[Reg.scala 11:16:@65.4]
    node _GEN_6 = mux(UInt<1>("h1"), _T_161, _T_163) @[Reg.scala 12:19:@66.4]
    reg _T_165 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_165) @[Reg.scala 11:16:@69.4]
    node _GEN_7 = mux(UInt<1>("h1"), _T_163, _T_165) @[Reg.scala 12:19:@70.4]
    reg _T_168 : SInt<15>, clock with :
      reset => (UInt<1>("h0"), _T_168) @[Reg.scala 11:16:@74.4]
    node _GEN_8 = mux(UInt<1>("h1"), sum, _T_168) @[Reg.scala 12:19:@75.4]
    reg _T_170 : SInt<15>, clock with :
      reset => (UInt<1>("h0"), _T_170) @[Reg.scala 11:16:@78.4]
    node _GEN_9 = mux(UInt<1>("h1"), _T_168, _T_170) @[Reg.scala 12:19:@79.4]
    reg _T_172 : SInt<15>, clock with :
      reset => (UInt<1>("h0"), _T_172) @[Reg.scala 11:16:@82.4]
    node _GEN_10 = mux(UInt<1>("h1"), _T_170, _T_172) @[Reg.scala 12:19:@83.4]
    reg _T_174 : SInt<15>, clock with :
      reset => (UInt<1>("h0"), _T_174) @[Reg.scala 11:16:@86.4]
    node _GEN_11 = mux(UInt<1>("h1"), _T_172, _T_174) @[Reg.scala 12:19:@87.4]
    reg _T_176 : SInt<15>, clock with :
      reset => (UInt<1>("h0"), _T_176) @[Reg.scala 11:16:@90.4]
    node _GEN_12 = mux(UInt<1>("h1"), _T_174, _T_176) @[Reg.scala 12:19:@91.4]
    reg _T_178 : SInt<15>, clock with :
      reset => (UInt<1>("h0"), _T_178) @[Reg.scala 11:16:@94.4]
    node _GEN_13 = mux(UInt<1>("h1"), _T_176, _T_178) @[Reg.scala 12:19:@95.4]
    reg _T_180 : SInt<15>, clock with :
      reset => (UInt<1>("h0"), _T_180) @[Reg.scala 11:16:@98.4]
    node _GEN_14 = mux(UInt<1>("h1"), _T_178, _T_180) @[Reg.scala 12:19:@99.4]
    reg _T_182 : SInt<15>, clock with :
      reset => (UInt<1>("h0"), _T_182) @[Reg.scala 11:16:@102.4]
    node _GEN_15 = mux(UInt<1>("h1"), _T_180, _T_182) @[Reg.scala 12:19:@103.4]
    io_y_valid <= _T_165 @[Gemm.scala 67:14:@73.4]
    io_y_bits <= _T_182 @[Gemm.scala 68:13:@106.4]
    _T_151 <= _GEN_0 @[Reg.scala 12:23:@43.6]
    _T_153 <= _GEN_1 @[Reg.scala 12:23:@47.6]
    _T_155 <= _GEN_2 @[Reg.scala 12:23:@51.6]
    _T_157 <= _GEN_3 @[Reg.scala 12:23:@55.6]
    _T_159 <= _GEN_4 @[Reg.scala 12:23:@59.6]
    _T_161 <= _GEN_5 @[Reg.scala 12:23:@63.6]
    _T_163 <= _GEN_6 @[Reg.scala 12:23:@67.6]
    _T_165 <= _GEN_7 @[Reg.scala 12:23:@71.6]
    _T_168 <= _GEN_8 @[Reg.scala 12:23:@76.6]
    _T_170 <= _GEN_9 @[Reg.scala 12:23:@80.6]
    _T_172 <= _GEN_10 @[Reg.scala 12:23:@84.6]
    _T_174 <= _GEN_11 @[Reg.scala 12:23:@88.6]
    _T_176 <= _GEN_12 @[Reg.scala 12:23:@92.6]
    _T_178 <= _GEN_13 @[Reg.scala 12:23:@96.6]
    _T_180 <= _GEN_14 @[Reg.scala 12:23:@100.6]
    _T_182 <= _GEN_15 @[Reg.scala 12:23:@104.6]
