@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado_HLS/2016.2/msys/bin/g++.exe"
   Compiling Testbench.cpp_pre.cpp.tb.cpp
   Compiling ap_bmp.cpp_pre.cpp.tb.cpp
   Compiling apatb_convolution_filter.cpp
   Compiling configurable_convolution_filter.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
[INFO] Starting testbench
[INFO] Read image ../../../DATA/Runtime_Left_7_rect.bmp from file
[INFO] Copying to input image
[INFO] Processing ../../../DATA/Runtime_Left_7_rect.bmp
[INFO] Verifying results (TODO)
[INFO] Writing output image

C:\Users\Luca\Desktop\ProgettoVivado\OV_7670\HLS_COMMON\FILTERS\Configurable_Convolution_Filter\solution1\sim\verilog>call xelab xil_defaultlib.apatb_convolution_filter_top -prj convolution_filter.prj --initfile "C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s convolution_filter  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_convolution_filter_top -prj convolution_filter.prj --initfile C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s convolution_filter 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Luca/Desktop/ProgettoVivado/OV_7670/HLS_COMMON/FILTERS/Configurable_Convolution_Filter/solution1/sim/verilog/AESL_axi_s_filter_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_filter_V
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Luca/Desktop/ProgettoVivado/OV_7670/HLS_COMMON/FILTERS/Configurable_Convolution_Filter/solution1/sim/verilog/AESL_axi_s_in_img_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in_img_V
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Luca/Desktop/ProgettoVivado/OV_7670/HLS_COMMON/FILTERS/Configurable_Convolution_Filter/solution1/sim/verilog/AESL_axi_s_out_img_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_out_img_V
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Luca/Desktop/ProgettoVivado/OV_7670/HLS_COMMON/FILTERS/Configurable_Convolution_Filter/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Luca/Desktop/ProgettoVivado/OV_7670/HLS_COMMON/FILTERS/Configurable_Convolution_Filter/solution1/sim/verilog/convolution_filter.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_convolution_filter_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [C:/Users/Luca/Desktop/ProgettoVivado/OV_7670/HLS_COMMON/FILTERS/Configurable_Convolution_Filter/solution1/sim/verilog/convolution_filter.autotb.v:92]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [C:/Users/Luca/Desktop/ProgettoVivado/OV_7670/HLS_COMMON/FILTERS/Configurable_Convolution_Filter/solution1/sim/verilog/convolution_filter.autotb.v:93]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n_n, assumed default net type wire [C:/Users/Luca/Desktop/ProgettoVivado/OV_7670/HLS_COMMON/FILTERS/Configurable_Convolution_Filter/solution1/sim/verilog/convolution_filter.autotb.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Luca/Desktop/ProgettoVivado/OV_7670/HLS_COMMON/FILTERS/Configurable_Convolution_Filter/solution1/sim/verilog/convolution_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolution_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Luca/Desktop/ProgettoVivado/OV_7670/HLS_COMMON/FILTERS/Configurable_Convolution_Filter/solution1/sim/verilog/convolution_filter_filter_weights_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolution_filter_filter_weights_V_ram
INFO: [VRFC 10-311] analyzing module convolution_filter_filter_weights_V
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Luca/Desktop/ProgettoVivado/OV_7670/HLS_COMMON/FILTERS/Configurable_Convolution_Filter/solution1/sim/verilog/convolution_filter_line_buffer_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolution_filter_line_buffer_V_0_ram
INFO: [VRFC 10-311] analyzing module convolution_filter_line_buffer_V_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Luca/Desktop/ProgettoVivado/OV_7670/HLS_COMMON/FILTERS/Configurable_Convolution_Filter/solution1/sim/verilog/convolution_filter_udiv_16ns_8ns_16_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolution_filter_udiv_16ns_8ns_16_20_div_u
INFO: [VRFC 10-311] analyzing module convolution_filter_udiv_16ns_8ns_16_20_div
INFO: [VRFC 10-311] analyzing module convolution_filter_udiv_16ns_8ns_16_20
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.convolution_filter_filter_weight...
Compiling module xil_defaultlib.convolution_filter_filter_weight...
Compiling module xil_defaultlib.convolution_filter_line_buffer_V...
Compiling module xil_defaultlib.convolution_filter_line_buffer_V...
Compiling module xil_defaultlib.convolution_filter_udiv_16ns_8ns...
Compiling module xil_defaultlib.convolution_filter_udiv_16ns_8ns...
Compiling module xil_defaultlib.convolution_filter_udiv_16ns_8ns...
Compiling module xil_defaultlib.convolution_filter
Compiling module xil_defaultlib.fifo(DEPTH=11)
Compiling module xil_defaultlib.AESL_axi_s_filter_V
Compiling module xil_defaultlib.fifo(DEPTH=307200)
Compiling module xil_defaultlib.AESL_axi_s_in_img_V
Compiling module xil_defaultlib.AESL_axi_s_out_img_V
Compiling module xil_defaultlib.apatb_convolution_filter_top
Built simulation snapshot convolution_filter

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Luca/Desktop/ProgettoVivado/OV_7670/HLS_COMMON/FILTERS/Configurable_Convolution_Filter/solution1/sim/verilog/xsim.dir/convolution_filter/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Aug 22 17:53:11 2017...

****** xsim v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/convolution_filter/xsim_script.tcl
# xsim {convolution_filter} -autoloadwcfg -tclbatch {convolution_filter.tcl}
Vivado Simulator 2016.2
Time resolution is 1 ps
source convolution_filter.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [0.00%] @ "18499745000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 18499785 ns : File "C:/Users/Luca/Desktop/ProgettoVivado/OV_7670/HLS_COMMON/FILTERS/Configurable_Convolution_Filter/solution1/sim/verilog/convolution_filter.autotb.v" Line 285
run: Time (s): cpu = 00:00:00 ; elapsed = 00:04:41 . Memory (MB): peak = 50.449 ; gain = 0.016
## quit
INFO: [Common 17-206] Exiting xsim at Tue Aug 22 17:57:56 2017...
[INFO] Starting testbench
[INFO] Read image ../../../DATA/Runtime_Left_7_rect.bmp from file
[INFO] Copying to input image
[INFO] Processing ../../../DATA/Runtime_Left_7_rect.bmp
[INFO] Verifying results (TODO)
[INFO] Writing output image
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
