// Seed: 3033406048
module module_0;
  logic id_1;
  assign id_1[-1] = -1'b0;
  assign module_2.id_1 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd4,
    parameter id_3 = 32'd26,
    parameter id_4 = 32'd95
) (
    id_1,
    _id_2,
    _id_3,
    _id_4
);
  output wire _id_4;
  module_0 modCall_1 ();
  output wire _id_3;
  output wire _id_2;
  input wire id_1;
  logic [id_4 : id_3  &  id_2] id_5;
  ;
  logic id_6 = -1'b0;
  assign id_5 = id_1 == id_6;
endmodule
module module_2 (
    input supply1 id_0,
    output logic id_1,
    output tri0 id_2,
    output logic id_3
);
  assign id_1 = id_0;
  wire id_5;
  assign id_2 = (id_0);
  always @(posedge -1 == id_0) begin : LABEL_0
    id_1 = -1'd0;
    id_3 <= 1;
  end
  module_0 modCall_1 ();
endmodule
