Information: Updating design information... (UID-85)
Warning: Design 'MyDesign' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: K-2015.06-SP1
Date   : Fri Nov 30 14:29:22 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: wBlock/w_vector_index2_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wBlock/w_vector_reg[255]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  wBlock/w_vector_index2_reg[0]/CK (DFF_X2)             0.0000 #   0.0000 r
  wBlock/w_vector_index2_reg[0]/Q (DFF_X2)              0.6166     0.6166 f
  wBlock/U1226/ZN (NOR3_X2)                             0.8335     1.4501 r
  wBlock/U7462/ZN (NAND2_X2)                            0.5116     1.9618 f
  wBlock/U815/ZN (INV_X4)                               0.6117     2.5735 r
  wBlock/U583/ZN (INV_X4)                               0.4009     2.9744 f
  wBlock/U1125/ZN (OAI222_X2)                           0.6135     3.5879 r
  wBlock/U5255/ZN (NOR4_X2)                             0.2187     3.8067 f
  wBlock/U5244/ZN (NAND4_X2)                            0.3068     4.1134 r
  wBlock/U5222/Z (XOR2_X2)                              0.4385     4.5520 r
  wBlock/U5221/Z (XOR2_X2)                              0.3672     4.9191 r
  wBlock/U5220/ZN (NOR2_X2)                             0.1056     5.0247 f
  wBlock/U107/ZN (AND2_X4)                              0.2266     5.2513 f
  wBlock/add_755/U1_1/S (FA_X1)                         0.6840     5.9353 f
  wBlock/add_755_3/U1_1/CO (FA_X1)                      0.5987     6.5341 f
  wBlock/add_755_3/U1_2/CO (FA_X1)                      0.5172     7.0513 f
  wBlock/add_755_3/U1_3/CO (FA_X1)                      0.5172     7.5686 f
  wBlock/add_755_3/U1_4/CO (FA_X1)                      0.5172     8.0858 f
  wBlock/add_755_3/U1_5/CO (FA_X1)                      0.5172     8.6030 f
  wBlock/add_755_3/U1_6/CO (FA_X1)                      0.5172     9.1203 f
  wBlock/add_755_3/U1_7/CO (FA_X1)                      0.5172     9.6375 f
  wBlock/add_755_3/U1_8/CO (FA_X1)                      0.5172    10.1548 f
  wBlock/add_755_3/U1_9/CO (FA_X1)                      0.5172    10.6720 f
  wBlock/add_755_3/U1_10/CO (FA_X1)                     0.5172    11.1893 f
  wBlock/add_755_3/U1_11/CO (FA_X1)                     0.5172    11.7065 f
  wBlock/add_755_3/U1_12/CO (FA_X1)                     0.5172    12.2237 f
  wBlock/add_755_3/U1_13/CO (FA_X1)                     0.5172    12.7410 f
  wBlock/add_755_3/U1_14/CO (FA_X1)                     0.5172    13.2582 f
  wBlock/add_755_3/U1_15/CO (FA_X1)                     0.5172    13.7755 f
  wBlock/add_755_3/U1_16/CO (FA_X1)                     0.5172    14.2927 f
  wBlock/add_755_3/U1_17/CO (FA_X1)                     0.5172    14.8100 f
  wBlock/add_755_3/U1_18/CO (FA_X1)                     0.5172    15.3272 f
  wBlock/add_755_3/U1_19/CO (FA_X1)                     0.5172    15.8444 f
  wBlock/add_755_3/U1_20/CO (FA_X1)                     0.5172    16.3617 f
  wBlock/add_755_3/U1_21/CO (FA_X1)                     0.5172    16.8789 f
  wBlock/add_755_3/U1_22/CO (FA_X1)                     0.5172    17.3962 f
  wBlock/add_755_3/U1_23/CO (FA_X1)                     0.5172    17.9134 f
  wBlock/add_755_3/U1_24/CO (FA_X1)                     0.5172    18.4307 f
  wBlock/add_755_3/U1_25/CO (FA_X1)                     0.5172    18.9479 f
  wBlock/add_755_3/U1_26/CO (FA_X1)                     0.5172    19.4652 f
  wBlock/add_755_3/U1_27/CO (FA_X1)                     0.5172    19.9824 f
  wBlock/add_755_3/U1_28/CO (FA_X1)                     0.5172    20.4996 f
  wBlock/add_755_3/U1_29/CO (FA_X1)                     0.5172    21.0169 f
  wBlock/add_755_3/U1_30/CO (FA_X1)                     0.5172    21.5341 f
  wBlock/add_755_3/U1_31/S (FA_X1)                      0.7450    22.2792 r
  wBlock/U4105/ZN (NAND2_X2)                            0.0579    22.3370 f
  wBlock/U43/ZN (AND2_X4)                               0.2271    22.5641 f
  wBlock/U596/ZN (INV_X4)                               0.3941    22.9582 r
  wBlock/U1754/ZN (NAND3_X2)                            0.1363    23.0945 f
  wBlock/U1348/ZN (OAI21_X2)                            0.2508    23.3452 r
  wBlock/w_vector_reg[255]/D (DFF_X1)                   0.0000    23.3452 r
  data arrival time                                               23.3452

  clock clk (rise edge)                                24.0000    24.0000
  clock network delay (ideal)                           0.0000    24.0000
  clock uncertainty                                    -0.0500    23.9500
  wBlock/w_vector_reg[255]/CK (DFF_X1)                  0.0000    23.9500 r
  library setup time                                   -0.2297    23.7203
  data required time                                              23.7203
  --------------------------------------------------------------------------
  data required time                                              23.7203
  data arrival time                                              -23.3452
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3751


1
