ARM GAS  C:\Users\matve\AppData\Local\Temp\cckDk9W5.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\matve\AppData\Local\Temp\cckDk9W5.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** 
  61:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32f1xx_hal_msp.c ****                                         /**
  63:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f1xx_hal_msp.c ****   */
  65:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 66 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f1xx_hal_msp.c **** 
  72:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  34              		.loc 1 72 3 view .LVU1
  35              	.LBB2:
  36              		.loc 1 72 3 view .LVU2
  37              		.loc 1 72 3 view .LVU3
  38 0002 0E4B     		ldr	r3, .L3
  39 0004 9A69     		ldr	r2, [r3, #24]
  40 0006 42F00102 		orr	r2, r2, #1
  41 000a 9A61     		str	r2, [r3, #24]
  42              		.loc 1 72 3 view .LVU4
  43 000c 9A69     		ldr	r2, [r3, #24]
ARM GAS  C:\Users\matve\AppData\Local\Temp\cckDk9W5.s 			page 3


  44 000e 02F00102 		and	r2, r2, #1
  45 0012 0092     		str	r2, [sp]
  46              		.loc 1 72 3 view .LVU5
  47 0014 009A     		ldr	r2, [sp]
  48              	.LBE2:
  49              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  50              		.loc 1 73 3 view .LVU7
  51              	.LBB3:
  52              		.loc 1 73 3 view .LVU8
  53              		.loc 1 73 3 view .LVU9
  54 0016 DA69     		ldr	r2, [r3, #28]
  55 0018 42F08052 		orr	r2, r2, #268435456
  56 001c DA61     		str	r2, [r3, #28]
  57              		.loc 1 73 3 view .LVU10
  58 001e DB69     		ldr	r3, [r3, #28]
  59 0020 03F08053 		and	r3, r3, #268435456
  60 0024 0193     		str	r3, [sp, #4]
  61              		.loc 1 73 3 view .LVU11
  62 0026 019B     		ldr	r3, [sp, #4]
  63              	.LBE3:
  64              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f1xx_hal_msp.c **** 
  77:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  78:Core/Src/stm32f1xx_hal_msp.c ****   */
  79:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  65              		.loc 1 79 3 view .LVU13
  66              	.LBB4:
  67              		.loc 1 79 3 view .LVU14
  68 0028 054A     		ldr	r2, .L3+4
  69 002a 5368     		ldr	r3, [r2, #4]
  70              	.LVL0:
  71              		.loc 1 79 3 view .LVU15
  72 002c 23F0E063 		bic	r3, r3, #117440512
  73              	.LVL1:
  74              		.loc 1 79 3 view .LVU16
  75 0030 43F00073 		orr	r3, r3, #33554432
  76              	.LVL2:
  77              		.loc 1 79 3 view .LVU17
  78 0034 5360     		str	r3, [r2, #4]
  79              	.LBE4:
  80              		.loc 1 79 3 view .LVU18
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** 
  83:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  84:Core/Src/stm32f1xx_hal_msp.c **** }
  81              		.loc 1 84 1 is_stmt 0 view .LVU19
  82 0036 02B0     		add	sp, sp, #8
  83              		.cfi_def_cfa_offset 0
  84              		@ sp needed
  85 0038 7047     		bx	lr
  86              	.L4:
  87 003a 00BF     		.align	2
  88              	.L3:
ARM GAS  C:\Users\matve\AppData\Local\Temp\cckDk9W5.s 			page 4


  89 003c 00100240 		.word	1073876992
  90 0040 00000140 		.word	1073807360
  91              		.cfi_endproc
  92              	.LFE65:
  94              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
  95              		.align	1
  96              		.global	HAL_TIM_Encoder_MspInit
  97              		.syntax unified
  98              		.thumb
  99              		.thumb_func
 101              	HAL_TIM_Encoder_MspInit:
 102              	.LVL3:
 103              	.LFB66:
  85:Core/Src/stm32f1xx_hal_msp.c **** 
  86:Core/Src/stm32f1xx_hal_msp.c **** /**
  87:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Encoder MSP Initialization
  88:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  89:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
  90:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  91:Core/Src/stm32f1xx_hal_msp.c **** */
  92:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
  93:Core/Src/stm32f1xx_hal_msp.c **** {
 104              		.loc 1 93 1 is_stmt 1 view -0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 24
 107              		@ frame_needed = 0, uses_anonymous_args = 0
 108              		.loc 1 93 1 is_stmt 0 view .LVU21
 109 0000 00B5     		push	{lr}
 110              		.cfi_def_cfa_offset 4
 111              		.cfi_offset 14, -4
 112 0002 87B0     		sub	sp, sp, #28
 113              		.cfi_def_cfa_offset 32
  94:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 114              		.loc 1 94 3 is_stmt 1 view .LVU22
 115              		.loc 1 94 20 is_stmt 0 view .LVU23
 116 0004 0023     		movs	r3, #0
 117 0006 0293     		str	r3, [sp, #8]
 118 0008 0393     		str	r3, [sp, #12]
 119 000a 0493     		str	r3, [sp, #16]
 120 000c 0593     		str	r3, [sp, #20]
  95:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_encoder->Instance==TIM1)
 121              		.loc 1 95 3 is_stmt 1 view .LVU24
 122              		.loc 1 95 18 is_stmt 0 view .LVU25
 123 000e 0268     		ldr	r2, [r0]
 124              		.loc 1 95 5 view .LVU26
 125 0010 104B     		ldr	r3, .L9
 126 0012 9A42     		cmp	r2, r3
 127 0014 02D0     		beq	.L8
 128              	.LVL4:
 129              	.L5:
  96:Core/Src/stm32f1xx_hal_msp.c ****   {
  97:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
  98:Core/Src/stm32f1xx_hal_msp.c **** 
  99:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 100:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 101:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 102:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\matve\AppData\Local\Temp\cckDk9W5.s 			page 5


 103:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 104:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 105:Core/Src/stm32f1xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 106:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 107:Core/Src/stm32f1xx_hal_msp.c ****     */
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = ENC_A_Pin|ENC_B_Pin;
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 110:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 111:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 113:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 114:Core/Src/stm32f1xx_hal_msp.c **** 
 115:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 116:Core/Src/stm32f1xx_hal_msp.c ****   }
 117:Core/Src/stm32f1xx_hal_msp.c **** 
 118:Core/Src/stm32f1xx_hal_msp.c **** }
 130              		.loc 1 118 1 view .LVU27
 131 0016 07B0     		add	sp, sp, #28
 132              		.cfi_remember_state
 133              		.cfi_def_cfa_offset 4
 134              		@ sp needed
 135 0018 5DF804FB 		ldr	pc, [sp], #4
 136              	.LVL5:
 137              	.L8:
 138              		.cfi_restore_state
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 139              		.loc 1 101 5 is_stmt 1 view .LVU28
 140              	.LBB5:
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 141              		.loc 1 101 5 view .LVU29
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 142              		.loc 1 101 5 view .LVU30
 143 001c 03F56443 		add	r3, r3, #58368
 144 0020 9A69     		ldr	r2, [r3, #24]
 145 0022 42F40062 		orr	r2, r2, #2048
 146 0026 9A61     		str	r2, [r3, #24]
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 147              		.loc 1 101 5 view .LVU31
 148 0028 9A69     		ldr	r2, [r3, #24]
 149 002a 02F40062 		and	r2, r2, #2048
 150 002e 0092     		str	r2, [sp]
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 151              		.loc 1 101 5 view .LVU32
 152 0030 009A     		ldr	r2, [sp]
 153              	.LBE5:
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 154              		.loc 1 101 5 view .LVU33
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 155              		.loc 1 103 5 view .LVU34
 156              	.LBB6:
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 157              		.loc 1 103 5 view .LVU35
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 158              		.loc 1 103 5 view .LVU36
 159 0032 9A69     		ldr	r2, [r3, #24]
 160 0034 42F00402 		orr	r2, r2, #4
 161 0038 9A61     		str	r2, [r3, #24]
ARM GAS  C:\Users\matve\AppData\Local\Temp\cckDk9W5.s 			page 6


 103:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 162              		.loc 1 103 5 view .LVU37
 163 003a 9B69     		ldr	r3, [r3, #24]
 164 003c 03F00403 		and	r3, r3, #4
 165 0040 0193     		str	r3, [sp, #4]
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 166              		.loc 1 103 5 view .LVU38
 167 0042 019B     		ldr	r3, [sp, #4]
 168              	.LBE6:
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 169              		.loc 1 103 5 view .LVU39
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 170              		.loc 1 108 5 view .LVU40
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 171              		.loc 1 108 25 is_stmt 0 view .LVU41
 172 0044 4FF44073 		mov	r3, #768
 173 0048 0293     		str	r3, [sp, #8]
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 174              		.loc 1 109 5 is_stmt 1 view .LVU42
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 175              		.loc 1 110 5 view .LVU43
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 176              		.loc 1 111 5 view .LVU44
 177 004a 02A9     		add	r1, sp, #8
 178 004c 0248     		ldr	r0, .L9+4
 179              	.LVL6:
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 180              		.loc 1 111 5 is_stmt 0 view .LVU45
 181 004e FFF7FEFF 		bl	HAL_GPIO_Init
 182              	.LVL7:
 183              		.loc 1 118 1 view .LVU46
 184 0052 E0E7     		b	.L5
 185              	.L10:
 186              		.align	2
 187              	.L9:
 188 0054 002C0140 		.word	1073818624
 189 0058 00080140 		.word	1073809408
 190              		.cfi_endproc
 191              	.LFE66:
 193              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 194              		.align	1
 195              		.global	HAL_TIM_Base_MspInit
 196              		.syntax unified
 197              		.thumb
 198              		.thumb_func
 200              	HAL_TIM_Base_MspInit:
 201              	.LVL8:
 202              	.LFB67:
 119:Core/Src/stm32f1xx_hal_msp.c **** 
 120:Core/Src/stm32f1xx_hal_msp.c **** /**
 121:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 122:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 123:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 124:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 125:Core/Src/stm32f1xx_hal_msp.c **** */
 126:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 127:Core/Src/stm32f1xx_hal_msp.c **** {
ARM GAS  C:\Users\matve\AppData\Local\Temp\cckDk9W5.s 			page 7


 203              		.loc 1 127 1 is_stmt 1 view -0
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 16
 206              		@ frame_needed = 0, uses_anonymous_args = 0
 207              		.loc 1 127 1 is_stmt 0 view .LVU48
 208 0000 00B5     		push	{lr}
 209              		.cfi_def_cfa_offset 4
 210              		.cfi_offset 14, -4
 211 0002 85B0     		sub	sp, sp, #20
 212              		.cfi_def_cfa_offset 24
 128:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 213              		.loc 1 128 3 is_stmt 1 view .LVU49
 214              		.loc 1 128 15 is_stmt 0 view .LVU50
 215 0004 0368     		ldr	r3, [r0]
 216              		.loc 1 128 5 view .LVU51
 217 0006 B3F1804F 		cmp	r3, #1073741824
 218 000a 08D0     		beq	.L16
 129:Core/Src/stm32f1xx_hal_msp.c ****   {
 130:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 131:Core/Src/stm32f1xx_hal_msp.c **** 
 132:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 133:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 134:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 135:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 136:Core/Src/stm32f1xx_hal_msp.c **** 
 137:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 138:Core/Src/stm32f1xx_hal_msp.c ****   }
 139:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 219              		.loc 1 139 8 is_stmt 1 view .LVU52
 220              		.loc 1 139 10 is_stmt 0 view .LVU53
 221 000c 194A     		ldr	r2, .L19
 222 000e 9342     		cmp	r3, r2
 223 0010 11D0     		beq	.L17
 140:Core/Src/stm32f1xx_hal_msp.c ****   {
 141:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 142:Core/Src/stm32f1xx_hal_msp.c **** 
 143:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 144:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 145:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 146:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 147:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 148:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 149:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 150:Core/Src/stm32f1xx_hal_msp.c **** 
 151:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 152:Core/Src/stm32f1xx_hal_msp.c ****   }
 153:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 224              		.loc 1 153 8 is_stmt 1 view .LVU54
 225              		.loc 1 153 10 is_stmt 0 view .LVU55
 226 0012 194A     		ldr	r2, .L19+4
 227 0014 9342     		cmp	r3, r2
 228 0016 21D0     		beq	.L18
 229              	.LVL9:
 230              	.L11:
 154:Core/Src/stm32f1xx_hal_msp.c ****   {
 155:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 156:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\matve\AppData\Local\Temp\cckDk9W5.s 			page 8


 157:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 158:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 159:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 160:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 161:Core/Src/stm32f1xx_hal_msp.c **** 
 162:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 163:Core/Src/stm32f1xx_hal_msp.c ****   }
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 165:Core/Src/stm32f1xx_hal_msp.c **** }
 231              		.loc 1 165 1 view .LVU56
 232 0018 05B0     		add	sp, sp, #20
 233              		.cfi_remember_state
 234              		.cfi_def_cfa_offset 4
 235              		@ sp needed
 236 001a 5DF804FB 		ldr	pc, [sp], #4
 237              	.LVL10:
 238              	.L16:
 239              		.cfi_restore_state
 134:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 240              		.loc 1 134 5 is_stmt 1 view .LVU57
 241              	.LBB7:
 134:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 242              		.loc 1 134 5 view .LVU58
 134:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 243              		.loc 1 134 5 view .LVU59
 244 001e 03F50433 		add	r3, r3, #135168
 245 0022 DA69     		ldr	r2, [r3, #28]
 246 0024 42F00102 		orr	r2, r2, #1
 247 0028 DA61     		str	r2, [r3, #28]
 134:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 248              		.loc 1 134 5 view .LVU60
 249 002a DB69     		ldr	r3, [r3, #28]
 250 002c 03F00103 		and	r3, r3, #1
 251 0030 0193     		str	r3, [sp, #4]
 134:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 252              		.loc 1 134 5 view .LVU61
 253 0032 019B     		ldr	r3, [sp, #4]
 254              	.LBE7:
 134:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 255              		.loc 1 134 5 view .LVU62
 256 0034 F0E7     		b	.L11
 257              	.L17:
 145:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 258              		.loc 1 145 5 view .LVU63
 259              	.LBB8:
 145:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 260              		.loc 1 145 5 view .LVU64
 145:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 261              		.loc 1 145 5 view .LVU65
 262 0036 114B     		ldr	r3, .L19+8
 263 0038 DA69     		ldr	r2, [r3, #28]
 264 003a 42F00202 		orr	r2, r2, #2
 265 003e DA61     		str	r2, [r3, #28]
 145:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 266              		.loc 1 145 5 view .LVU66
 267 0040 DB69     		ldr	r3, [r3, #28]
 268 0042 03F00203 		and	r3, r3, #2
ARM GAS  C:\Users\matve\AppData\Local\Temp\cckDk9W5.s 			page 9


 269 0046 0293     		str	r3, [sp, #8]
 145:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 270              		.loc 1 145 5 view .LVU67
 271 0048 029B     		ldr	r3, [sp, #8]
 272              	.LBE8:
 145:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 273              		.loc 1 145 5 view .LVU68
 147:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 274              		.loc 1 147 5 view .LVU69
 275 004a 0022     		movs	r2, #0
 276 004c 0221     		movs	r1, #2
 277 004e 1D20     		movs	r0, #29
 278              	.LVL11:
 147:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 279              		.loc 1 147 5 is_stmt 0 view .LVU70
 280 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 281              	.LVL12:
 148:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 282              		.loc 1 148 5 is_stmt 1 view .LVU71
 283 0054 1D20     		movs	r0, #29
 284 0056 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 285              	.LVL13:
 286 005a DDE7     		b	.L11
 287              	.LVL14:
 288              	.L18:
 159:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 289              		.loc 1 159 5 view .LVU72
 290              	.LBB9:
 159:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 291              		.loc 1 159 5 view .LVU73
 159:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 292              		.loc 1 159 5 view .LVU74
 293 005c 074B     		ldr	r3, .L19+8
 294 005e DA69     		ldr	r2, [r3, #28]
 295 0060 42F00402 		orr	r2, r2, #4
 296 0064 DA61     		str	r2, [r3, #28]
 159:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 297              		.loc 1 159 5 view .LVU75
 298 0066 DB69     		ldr	r3, [r3, #28]
 299 0068 03F00403 		and	r3, r3, #4
 300 006c 0393     		str	r3, [sp, #12]
 159:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 301              		.loc 1 159 5 view .LVU76
 302 006e 039B     		ldr	r3, [sp, #12]
 303              	.LBE9:
 159:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 304              		.loc 1 159 5 discriminator 1 view .LVU77
 305              		.loc 1 165 1 is_stmt 0 view .LVU78
 306 0070 D2E7     		b	.L11
 307              	.L20:
 308 0072 00BF     		.align	2
 309              	.L19:
 310 0074 00040040 		.word	1073742848
 311 0078 00080040 		.word	1073743872
 312 007c 00100240 		.word	1073876992
 313              		.cfi_endproc
 314              	.LFE67:
ARM GAS  C:\Users\matve\AppData\Local\Temp\cckDk9W5.s 			page 10


 316              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 317              		.align	1
 318              		.global	HAL_TIM_MspPostInit
 319              		.syntax unified
 320              		.thumb
 321              		.thumb_func
 323              	HAL_TIM_MspPostInit:
 324              	.LVL15:
 325              	.LFB68:
 166:Core/Src/stm32f1xx_hal_msp.c **** 
 167:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 168:Core/Src/stm32f1xx_hal_msp.c **** {
 326              		.loc 1 168 1 is_stmt 1 view -0
 327              		.cfi_startproc
 328              		@ args = 0, pretend = 0, frame = 24
 329              		@ frame_needed = 0, uses_anonymous_args = 0
 330              		.loc 1 168 1 is_stmt 0 view .LVU80
 331 0000 00B5     		push	{lr}
 332              		.cfi_def_cfa_offset 4
 333              		.cfi_offset 14, -4
 334 0002 87B0     		sub	sp, sp, #28
 335              		.cfi_def_cfa_offset 32
 169:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 336              		.loc 1 169 3 is_stmt 1 view .LVU81
 337              		.loc 1 169 20 is_stmt 0 view .LVU82
 338 0004 0023     		movs	r3, #0
 339 0006 0293     		str	r3, [sp, #8]
 340 0008 0393     		str	r3, [sp, #12]
 341 000a 0493     		str	r3, [sp, #16]
 342 000c 0593     		str	r3, [sp, #20]
 170:Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM2)
 343              		.loc 1 170 3 is_stmt 1 view .LVU83
 344              		.loc 1 170 10 is_stmt 0 view .LVU84
 345 000e 0368     		ldr	r3, [r0]
 346              		.loc 1 170 5 view .LVU85
 347 0010 B3F1804F 		cmp	r3, #1073741824
 348 0014 05D0     		beq	.L25
 171:Core/Src/stm32f1xx_hal_msp.c ****   {
 172:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 173:Core/Src/stm32f1xx_hal_msp.c **** 
 174:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 175:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 176:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 177:Core/Src/stm32f1xx_hal_msp.c ****     PA1     ------> TIM2_CH2
 178:Core/Src/stm32f1xx_hal_msp.c ****     */
 179:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = PWM_CH2_Pin;
 180:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 181:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 182:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(PWM_CH2_GPIO_Port, &GPIO_InitStruct);
 183:Core/Src/stm32f1xx_hal_msp.c **** 
 184:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 185:Core/Src/stm32f1xx_hal_msp.c **** 
 186:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 187:Core/Src/stm32f1xx_hal_msp.c ****   }
 188:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim->Instance==TIM4)
 349              		.loc 1 188 8 is_stmt 1 view .LVU86
 350              		.loc 1 188 10 is_stmt 0 view .LVU87
ARM GAS  C:\Users\matve\AppData\Local\Temp\cckDk9W5.s 			page 11


 351 0016 174A     		ldr	r2, .L27
 352 0018 9342     		cmp	r3, r2
 353 001a 16D0     		beq	.L26
 354              	.LVL16:
 355              	.L21:
 189:Core/Src/stm32f1xx_hal_msp.c ****   {
 190:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 191:Core/Src/stm32f1xx_hal_msp.c **** 
 192:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 193:Core/Src/stm32f1xx_hal_msp.c **** 
 194:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 195:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 196:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> TIM4_CH1
 197:Core/Src/stm32f1xx_hal_msp.c ****     */
 198:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 199:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 200:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 201:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 202:Core/Src/stm32f1xx_hal_msp.c **** 
 203:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 204:Core/Src/stm32f1xx_hal_msp.c **** 
 205:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 206:Core/Src/stm32f1xx_hal_msp.c ****   }
 207:Core/Src/stm32f1xx_hal_msp.c **** 
 208:Core/Src/stm32f1xx_hal_msp.c **** }
 356              		.loc 1 208 1 view .LVU88
 357 001c 07B0     		add	sp, sp, #28
 358              		.cfi_remember_state
 359              		.cfi_def_cfa_offset 4
 360              		@ sp needed
 361 001e 5DF804FB 		ldr	pc, [sp], #4
 362              	.LVL17:
 363              	.L25:
 364              		.cfi_restore_state
 175:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 365              		.loc 1 175 5 is_stmt 1 view .LVU89
 366              	.LBB10:
 175:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 367              		.loc 1 175 5 view .LVU90
 175:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 368              		.loc 1 175 5 view .LVU91
 369 0022 03F50433 		add	r3, r3, #135168
 370 0026 9A69     		ldr	r2, [r3, #24]
 371 0028 42F00402 		orr	r2, r2, #4
 372 002c 9A61     		str	r2, [r3, #24]
 175:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 373              		.loc 1 175 5 view .LVU92
 374 002e 9B69     		ldr	r3, [r3, #24]
 375 0030 03F00403 		and	r3, r3, #4
 376 0034 0093     		str	r3, [sp]
 175:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 377              		.loc 1 175 5 view .LVU93
 378 0036 009B     		ldr	r3, [sp]
 379              	.LBE10:
 175:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 380              		.loc 1 175 5 view .LVU94
 179:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\matve\AppData\Local\Temp\cckDk9W5.s 			page 12


 381              		.loc 1 179 5 view .LVU95
 179:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 382              		.loc 1 179 25 is_stmt 0 view .LVU96
 383 0038 0223     		movs	r3, #2
 384 003a 0293     		str	r3, [sp, #8]
 180:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 385              		.loc 1 180 5 is_stmt 1 view .LVU97
 180:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 386              		.loc 1 180 26 is_stmt 0 view .LVU98
 387 003c 0393     		str	r3, [sp, #12]
 181:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(PWM_CH2_GPIO_Port, &GPIO_InitStruct);
 388              		.loc 1 181 5 is_stmt 1 view .LVU99
 181:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(PWM_CH2_GPIO_Port, &GPIO_InitStruct);
 389              		.loc 1 181 27 is_stmt 0 view .LVU100
 390 003e 0593     		str	r3, [sp, #20]
 182:Core/Src/stm32f1xx_hal_msp.c **** 
 391              		.loc 1 182 5 is_stmt 1 view .LVU101
 392 0040 02A9     		add	r1, sp, #8
 393 0042 0D48     		ldr	r0, .L27+4
 394              	.LVL18:
 182:Core/Src/stm32f1xx_hal_msp.c **** 
 395              		.loc 1 182 5 is_stmt 0 view .LVU102
 396 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 397              	.LVL19:
 398 0048 E8E7     		b	.L21
 399              	.LVL20:
 400              	.L26:
 194:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 401              		.loc 1 194 5 is_stmt 1 view .LVU103
 402              	.LBB11:
 194:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 403              		.loc 1 194 5 view .LVU104
 194:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 404              		.loc 1 194 5 view .LVU105
 405 004a 0C4B     		ldr	r3, .L27+8
 406 004c 9A69     		ldr	r2, [r3, #24]
 407 004e 42F00802 		orr	r2, r2, #8
 408 0052 9A61     		str	r2, [r3, #24]
 194:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 409              		.loc 1 194 5 view .LVU106
 410 0054 9B69     		ldr	r3, [r3, #24]
 411 0056 03F00803 		and	r3, r3, #8
 412 005a 0193     		str	r3, [sp, #4]
 194:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 413              		.loc 1 194 5 view .LVU107
 414 005c 019B     		ldr	r3, [sp, #4]
 415              	.LBE11:
 194:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 416              		.loc 1 194 5 view .LVU108
 198:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 417              		.loc 1 198 5 view .LVU109
 198:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 418              		.loc 1 198 25 is_stmt 0 view .LVU110
 419 005e 4023     		movs	r3, #64
 420 0060 0293     		str	r3, [sp, #8]
 199:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 421              		.loc 1 199 5 is_stmt 1 view .LVU111
ARM GAS  C:\Users\matve\AppData\Local\Temp\cckDk9W5.s 			page 13


 199:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 422              		.loc 1 199 26 is_stmt 0 view .LVU112
 423 0062 0223     		movs	r3, #2
 424 0064 0393     		str	r3, [sp, #12]
 200:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 425              		.loc 1 200 5 is_stmt 1 view .LVU113
 200:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 426              		.loc 1 200 27 is_stmt 0 view .LVU114
 427 0066 0593     		str	r3, [sp, #20]
 201:Core/Src/stm32f1xx_hal_msp.c **** 
 428              		.loc 1 201 5 is_stmt 1 view .LVU115
 429 0068 02A9     		add	r1, sp, #8
 430 006a 0548     		ldr	r0, .L27+12
 431              	.LVL21:
 201:Core/Src/stm32f1xx_hal_msp.c **** 
 432              		.loc 1 201 5 is_stmt 0 view .LVU116
 433 006c FFF7FEFF 		bl	HAL_GPIO_Init
 434              	.LVL22:
 435              		.loc 1 208 1 view .LVU117
 436 0070 D4E7     		b	.L21
 437              	.L28:
 438 0072 00BF     		.align	2
 439              	.L27:
 440 0074 00080040 		.word	1073743872
 441 0078 00080140 		.word	1073809408
 442 007c 00100240 		.word	1073876992
 443 0080 000C0140 		.word	1073810432
 444              		.cfi_endproc
 445              	.LFE68:
 447              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 448              		.align	1
 449              		.global	HAL_TIM_Encoder_MspDeInit
 450              		.syntax unified
 451              		.thumb
 452              		.thumb_func
 454              	HAL_TIM_Encoder_MspDeInit:
 455              	.LVL23:
 456              	.LFB69:
 209:Core/Src/stm32f1xx_hal_msp.c **** /**
 210:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Encoder MSP De-Initialization
 211:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 212:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
 213:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 214:Core/Src/stm32f1xx_hal_msp.c **** */
 215:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* htim_encoder)
 216:Core/Src/stm32f1xx_hal_msp.c **** {
 457              		.loc 1 216 1 is_stmt 1 view -0
 458              		.cfi_startproc
 459              		@ args = 0, pretend = 0, frame = 0
 460              		@ frame_needed = 0, uses_anonymous_args = 0
 461              		.loc 1 216 1 is_stmt 0 view .LVU119
 462 0000 08B5     		push	{r3, lr}
 463              		.cfi_def_cfa_offset 8
 464              		.cfi_offset 3, -8
 465              		.cfi_offset 14, -4
 217:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_encoder->Instance==TIM1)
 466              		.loc 1 217 3 is_stmt 1 view .LVU120
ARM GAS  C:\Users\matve\AppData\Local\Temp\cckDk9W5.s 			page 14


 467              		.loc 1 217 18 is_stmt 0 view .LVU121
 468 0002 0268     		ldr	r2, [r0]
 469              		.loc 1 217 5 view .LVU122
 470 0004 074B     		ldr	r3, .L33
 471 0006 9A42     		cmp	r2, r3
 472 0008 00D0     		beq	.L32
 473              	.LVL24:
 474              	.L29:
 218:Core/Src/stm32f1xx_hal_msp.c ****   {
 219:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 220:Core/Src/stm32f1xx_hal_msp.c **** 
 221:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 222:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 223:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 224:Core/Src/stm32f1xx_hal_msp.c **** 
 225:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 226:Core/Src/stm32f1xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 227:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 228:Core/Src/stm32f1xx_hal_msp.c ****     */
 229:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, ENC_A_Pin|ENC_B_Pin);
 230:Core/Src/stm32f1xx_hal_msp.c **** 
 231:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 232:Core/Src/stm32f1xx_hal_msp.c **** 
 233:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 234:Core/Src/stm32f1xx_hal_msp.c ****   }
 235:Core/Src/stm32f1xx_hal_msp.c **** 
 236:Core/Src/stm32f1xx_hal_msp.c **** }
 475              		.loc 1 236 1 view .LVU123
 476 000a 08BD     		pop	{r3, pc}
 477              	.LVL25:
 478              	.L32:
 223:Core/Src/stm32f1xx_hal_msp.c **** 
 479              		.loc 1 223 5 is_stmt 1 view .LVU124
 480 000c 064A     		ldr	r2, .L33+4
 481 000e 9369     		ldr	r3, [r2, #24]
 482 0010 23F40063 		bic	r3, r3, #2048
 483 0014 9361     		str	r3, [r2, #24]
 229:Core/Src/stm32f1xx_hal_msp.c **** 
 484              		.loc 1 229 5 view .LVU125
 485 0016 4FF44071 		mov	r1, #768
 486 001a 0448     		ldr	r0, .L33+8
 487              	.LVL26:
 229:Core/Src/stm32f1xx_hal_msp.c **** 
 488              		.loc 1 229 5 is_stmt 0 view .LVU126
 489 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 490              	.LVL27:
 491              		.loc 1 236 1 view .LVU127
 492 0020 F3E7     		b	.L29
 493              	.L34:
 494 0022 00BF     		.align	2
 495              	.L33:
 496 0024 002C0140 		.word	1073818624
 497 0028 00100240 		.word	1073876992
 498 002c 00080140 		.word	1073809408
 499              		.cfi_endproc
 500              	.LFE69:
 502              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
ARM GAS  C:\Users\matve\AppData\Local\Temp\cckDk9W5.s 			page 15


 503              		.align	1
 504              		.global	HAL_TIM_Base_MspDeInit
 505              		.syntax unified
 506              		.thumb
 507              		.thumb_func
 509              	HAL_TIM_Base_MspDeInit:
 510              	.LVL28:
 511              	.LFB70:
 237:Core/Src/stm32f1xx_hal_msp.c **** 
 238:Core/Src/stm32f1xx_hal_msp.c **** /**
 239:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 240:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 241:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 242:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 243:Core/Src/stm32f1xx_hal_msp.c **** */
 244:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 245:Core/Src/stm32f1xx_hal_msp.c **** {
 512              		.loc 1 245 1 is_stmt 1 view -0
 513              		.cfi_startproc
 514              		@ args = 0, pretend = 0, frame = 0
 515              		@ frame_needed = 0, uses_anonymous_args = 0
 516              		.loc 1 245 1 is_stmt 0 view .LVU129
 517 0000 08B5     		push	{r3, lr}
 518              		.cfi_def_cfa_offset 8
 519              		.cfi_offset 3, -8
 520              		.cfi_offset 14, -4
 246:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 521              		.loc 1 246 3 is_stmt 1 view .LVU130
 522              		.loc 1 246 15 is_stmt 0 view .LVU131
 523 0002 0368     		ldr	r3, [r0]
 524              		.loc 1 246 5 view .LVU132
 525 0004 B3F1804F 		cmp	r3, #1073741824
 526 0008 06D0     		beq	.L40
 247:Core/Src/stm32f1xx_hal_msp.c ****   {
 248:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 249:Core/Src/stm32f1xx_hal_msp.c **** 
 250:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 251:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 252:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 253:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 254:Core/Src/stm32f1xx_hal_msp.c **** 
 255:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 256:Core/Src/stm32f1xx_hal_msp.c ****   }
 257:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 527              		.loc 1 257 8 is_stmt 1 view .LVU133
 528              		.loc 1 257 10 is_stmt 0 view .LVU134
 529 000a 0F4A     		ldr	r2, .L43
 530 000c 9342     		cmp	r3, r2
 531 000e 09D0     		beq	.L41
 258:Core/Src/stm32f1xx_hal_msp.c ****   {
 259:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 260:Core/Src/stm32f1xx_hal_msp.c **** 
 261:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 262:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 263:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 264:Core/Src/stm32f1xx_hal_msp.c **** 
 265:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt DeInit */
ARM GAS  C:\Users\matve\AppData\Local\Temp\cckDk9W5.s 			page 16


 266:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 267:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 268:Core/Src/stm32f1xx_hal_msp.c **** 
 269:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 270:Core/Src/stm32f1xx_hal_msp.c ****   }
 271:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 532              		.loc 1 271 8 is_stmt 1 view .LVU135
 533              		.loc 1 271 10 is_stmt 0 view .LVU136
 534 0010 0E4A     		ldr	r2, .L43+4
 535 0012 9342     		cmp	r3, r2
 536 0014 10D0     		beq	.L42
 537              	.LVL29:
 538              	.L35:
 272:Core/Src/stm32f1xx_hal_msp.c ****   {
 273:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 274:Core/Src/stm32f1xx_hal_msp.c **** 
 275:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 276:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 277:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 278:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 279:Core/Src/stm32f1xx_hal_msp.c **** 
 280:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 281:Core/Src/stm32f1xx_hal_msp.c ****   }
 282:Core/Src/stm32f1xx_hal_msp.c **** 
 283:Core/Src/stm32f1xx_hal_msp.c **** }
 539              		.loc 1 283 1 view .LVU137
 540 0016 08BD     		pop	{r3, pc}
 541              	.LVL30:
 542              	.L40:
 252:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 543              		.loc 1 252 5 is_stmt 1 view .LVU138
 544 0018 0D4A     		ldr	r2, .L43+8
 545 001a D369     		ldr	r3, [r2, #28]
 546 001c 23F00103 		bic	r3, r3, #1
 547 0020 D361     		str	r3, [r2, #28]
 548 0022 F8E7     		b	.L35
 549              	.L41:
 263:Core/Src/stm32f1xx_hal_msp.c **** 
 550              		.loc 1 263 5 view .LVU139
 551 0024 02F50332 		add	r2, r2, #134144
 552 0028 D369     		ldr	r3, [r2, #28]
 553 002a 23F00203 		bic	r3, r3, #2
 554 002e D361     		str	r3, [r2, #28]
 266:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 555              		.loc 1 266 5 view .LVU140
 556 0030 1D20     		movs	r0, #29
 557              	.LVL31:
 266:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 558              		.loc 1 266 5 is_stmt 0 view .LVU141
 559 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 560              	.LVL32:
 561 0036 EEE7     		b	.L35
 562              	.LVL33:
 563              	.L42:
 277:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 564              		.loc 1 277 5 is_stmt 1 view .LVU142
 565 0038 02F50232 		add	r2, r2, #133120
ARM GAS  C:\Users\matve\AppData\Local\Temp\cckDk9W5.s 			page 17


 566 003c D369     		ldr	r3, [r2, #28]
 567 003e 23F00403 		bic	r3, r3, #4
 568 0042 D361     		str	r3, [r2, #28]
 569              		.loc 1 283 1 is_stmt 0 view .LVU143
 570 0044 E7E7     		b	.L35
 571              	.L44:
 572 0046 00BF     		.align	2
 573              	.L43:
 574 0048 00040040 		.word	1073742848
 575 004c 00080040 		.word	1073743872
 576 0050 00100240 		.word	1073876992
 577              		.cfi_endproc
 578              	.LFE70:
 580              		.text
 581              	.Letext0:
 582              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 583              		.file 3 "C:/Users/matve/Desktop/STM_Tools/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-eabi/include
 584              		.file 4 "C:/Users/matve/Desktop/STM_Tools/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-eabi/include
 585              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 586              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 587              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 588              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 589              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  C:\Users\matve\AppData\Local\Temp\cckDk9W5.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
C:\Users\matve\AppData\Local\Temp\cckDk9W5.s:19     .text.HAL_MspInit:00000000 $t
C:\Users\matve\AppData\Local\Temp\cckDk9W5.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\matve\AppData\Local\Temp\cckDk9W5.s:89     .text.HAL_MspInit:0000003c $d
C:\Users\matve\AppData\Local\Temp\cckDk9W5.s:95     .text.HAL_TIM_Encoder_MspInit:00000000 $t
C:\Users\matve\AppData\Local\Temp\cckDk9W5.s:101    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
C:\Users\matve\AppData\Local\Temp\cckDk9W5.s:188    .text.HAL_TIM_Encoder_MspInit:00000054 $d
C:\Users\matve\AppData\Local\Temp\cckDk9W5.s:194    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\matve\AppData\Local\Temp\cckDk9W5.s:200    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\matve\AppData\Local\Temp\cckDk9W5.s:310    .text.HAL_TIM_Base_MspInit:00000074 $d
C:\Users\matve\AppData\Local\Temp\cckDk9W5.s:317    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\matve\AppData\Local\Temp\cckDk9W5.s:323    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\matve\AppData\Local\Temp\cckDk9W5.s:440    .text.HAL_TIM_MspPostInit:00000074 $d
C:\Users\matve\AppData\Local\Temp\cckDk9W5.s:448    .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
C:\Users\matve\AppData\Local\Temp\cckDk9W5.s:454    .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
C:\Users\matve\AppData\Local\Temp\cckDk9W5.s:496    .text.HAL_TIM_Encoder_MspDeInit:00000024 $d
C:\Users\matve\AppData\Local\Temp\cckDk9W5.s:503    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\matve\AppData\Local\Temp\cckDk9W5.s:509    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\matve\AppData\Local\Temp\cckDk9W5.s:574    .text.HAL_TIM_Base_MspDeInit:00000048 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
