%!PS-Adobe-3.0
%%Creator: Model Technology ModelSim SE vsim 6.2g Simulator 2007.02 Feb 21 2007
%%Title: /home/microsystem14.28/Project_S/vhdlsim/results/DLX/TB_DLX_postsynth_showing_delays.ps
%%CreationDate: 2014-09-07 07:50:25 AM
%%DocumentData: Clean8Bit
%%DocumentNeededResources: font Helvetica
%%Orientation: Landscape
%%PageOrder: ascend
%%Pages: 1
%%EndComments
%%BeginSetup
%%BeginFeature: *PageSize 8.5x11.0
<< /PageSize [612.0 792.0]
/ImagingBBox null
>> setpagedevice
%%EndFeature
%%EndSetup
%%Page: 1 1
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def/LC {1 index stringwidth pop lt {pop ()} if} def
/PSN {   0 1 5 index 1 sub   { 	dup	3 index exch	get	4 index		3 -1 roll	3 index add	3 -1 roll	put    } for    pop pop} def
/RLS {    1 sub dup 0 lt    {	()    }    {	dup 3 add string	3 index 0	PSN	3 exch (...) 3 index	PSN	exch pop    } ifelse} def
/LCR {     dup (...) stringwidth pop     lt	{	    pop pop ()	} { 	1 index length	{
	    RLS	    dup stringwidth pop	    3 index	    le { exit} if	    4 -1 roll	    pop 3 1 roll	} loop	4 1 roll pop pop pop   } ifelse} def
/LC {    1 index stringwidth pop 1 index ge {LCR} {pop} ifelse} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 2487 def/REdge 5699 def/LabelWidth 2450 def
/Helvetica findfont [83 0 0 -83 0 0] makefont setfont
/originOffset currentfont /FontBBox get 1 get currentfont /FontMatrix get 3 get mul neg def
(/tb_dlx_postsyn/clk) MLW
(/tb_dlx_postsyn/reset) MLW
(/tb_dlx_postsyn/pout) MLW
(/tb_dlx_postsyn/iram_data) MLW
(/tb_dlx_postsyn/iram_addr) MLW
(/tb_dlx_postsyn/totest/the_datapath_pipe1rd1_net729) MLW
% draw waveform shading
[] 0 SD
2.995 setlinewidth
0 setlinejoin
0 setlinecap
0 0 0 CL
2487 422 MT 2868 422 LS
2868 422 MT 2868 332 LS
2868 332 MT 6297 332 LS
2487 492 MT 6297 492 LS
2487 651 MT 2487 651 LT 6297 651 LT ST
2487 742 MT 2487 742 LT 6297 742 LT ST
(0) 3782 LC 2501 697 WT pop 0 originOffset 41 add RSS
2487 811 MT 2487 811 LT 6297 811 LT ST
2487 902 MT 2487 902 LT 6297 902 LT ST
(200F0005) 3782 LC 2501 857 WT pop 0 originOffset 41 add RSS
2487 971 MT 2487 971 LT 5137 971 LT 5144 1017 LT ST
2487 1062 MT 2487 1062 LT 5137 1062 LT 5144 1017 LT ST
(52) 2629 LC 2501 1017 WT pop 0 originOffset 41 add RSS
5144 1017 MT 5144 1017 LT 5151 971 LT 5414 971 LT 5421 1017 LT ST
5144 1017 MT 5144 1017 LT 5151 1062 LT 5414 1062 LT 5421 1017 LT ST
(48) 249 LC 5158 1017 WT pop 0 originOffset 41 add RSS
5421 1017 MT 5421 1017 LT 5428 971 LT 6297 971 LT ST
5421 1017 MT 5421 1017 LT 5428 1062 LT 6297 1062 LT ST
(56) 848 LC 5435 1017 WT pop 0 originOffset 41 add RSS
2487 1222 MT 4728 1222 LS
4728 1222 MT 4728 1132 LS
4728 1132 MT 6297 1132 LS
% draw timeline
2571 4506 MT 2571 4543 LS
2670 4506 MT 2670 4543 LS
2769 4506 MT 2769 4543 LS
2967 4506 MT 2967 4543 LS
3066 4506 MT 3066 4543 LS
3165 4506 MT 3165 4543 LS
3264 4506 MT 3264 4543 LS
3363 4506 MT 3363 4543 LS
3462 4506 MT 3462 4543 LS
3561 4506 MT 3561 4543 LS
3660 4506 MT 3660 4543 LS
3759 4506 MT 3759 4543 LS
2868 4479 MT 2868 4543 LS
(290000000) 9999 LC 2868 4631 WT TS RSS
3956 4506 MT 3956 4543 LS
4055 4506 MT 4055 4543 LS
4154 4506 MT 4154 4543 LS
4253 4506 MT 4253 4543 LS
4352 4506 MT 4352 4543 LS
4451 4506 MT 4451 4543 LS
4550 4506 MT 4550 4543 LS
4649 4506 MT 4649 4543 LS
4748 4506 MT 4748 4543 LS
3857 4479 MT 3857 4543 LS
4946 4506 MT 4946 4543 LS
5045 4506 MT 5045 4543 LS
5144 4506 MT 5144 4543 LS
5243 4506 MT 5243 4543 LS
5342 4506 MT 5342 4543 LS
5441 4506 MT 5441 4543 LS
5540 4506 MT 5540 4543 LS
5639 4506 MT 5639 4543 LS
5738 4506 MT 5738 4543 LS
4847 4479 MT 4847 4543 LS
(290100000) 9999 LC 4847 4631 WT TS RSS
5936 4506 MT 5936 4543 LS
6035 4506 MT 6035 4543 LS
6134 4506 MT 6134 4543 LS
6233 4506 MT 6233 4543 LS
6332 4506 MT 6332 4543 LS
6431 4506 MT 6431 4543 LS
6530 4506 MT 6530 4543 LS
6629 4506 MT 6629 4543 LS
6728 4506 MT 6728 4543 LS
5837 4479 MT 5837 4543 LS
% draw grid
2868 300 MT 2868 4479 LS
3263 300 MT 3263 4479 LS
3659 300 MT 3659 4479 LS
4055 300 MT 4055 4479 LS
4451 300 MT 4451 4479 LS
4847 300 MT 4847 4479 LS
5243 300 MT 5243 4479 LS
5639 300 MT 5639 4479 LS
6035 300 MT 6035 4479 LS
% draw waveforms
(/tb_dlx_postsyn/clk) 9999 LC 2450 421 WT TSE RSS
2861 300 MT 2875 300 LS
3256 300 MT 3270 300 LS
3652 300 MT 3666 300 LS
4048 300 MT 4062 300 LS
4444 300 MT 4458 300 LS
4840 300 MT 4854 300 LS
5236 300 MT 5250 300 LS
5632 300 MT 5646 300 LS
6028 300 MT 6042 300 LS
2487 422 MT 2868 422 LS
2868 422 MT 2868 332 LS
2868 332 MT 6297 332 LS
(/tb_dlx_postsyn/reset) 9999 LC 2450 581 WT TSE RSS
2861 460 MT 2875 460 LS
3256 460 MT 3270 460 LS
3652 460 MT 3666 460 LS
4048 460 MT 4062 460 LS
4444 460 MT 4458 460 LS
4840 460 MT 4854 460 LS
5236 460 MT 5250 460 LS
5632 460 MT 5646 460 LS
6028 460 MT 6042 460 LS
2487 492 MT 6297 492 LS
(/tb_dlx_postsyn/pout) 9999 LC 2450 741 WT TSE RSS
2861 620 MT 2875 620 LS
3256 620 MT 3270 620 LS
3652 620 MT 3666 620 LS
4048 620 MT 4062 620 LS
4444 620 MT 4458 620 LS
4840 620 MT 4854 620 LS
5236 620 MT 5250 620 LS
5632 620 MT 5646 620 LS
6028 620 MT 6042 620 LS
2487 651 MT 2487 651 LT 6297 651 LT ST
2487 742 MT 2487 742 LT 6297 742 LT ST
(0) 3782 LC 2501 697 WT pop 0 originOffset 41 add RSS
(/tb_dlx_postsyn/iram_data) 9999 LC 2450 901 WT TSE RSS
2861 780 MT 2875 780 LS
3256 780 MT 3270 780 LS
3652 780 MT 3666 780 LS
4048 780 MT 4062 780 LS
4444 780 MT 4458 780 LS
4840 780 MT 4854 780 LS
5236 780 MT 5250 780 LS
5632 780 MT 5646 780 LS
6028 780 MT 6042 780 LS
2487 811 MT 2487 811 LT 6297 811 LT ST
2487 902 MT 2487 902 LT 6297 902 LT ST
(200F0005) 3782 LC 2501 857 WT pop 0 originOffset 41 add RSS
(/tb_dlx_postsyn/iram_addr) 9999 LC 2450 1061 WT TSE RSS
2861 940 MT 2875 940 LS
3256 940 MT 3270 940 LS
3652 940 MT 3666 940 LS
4048 940 MT 4062 940 LS
4444 940 MT 4458 940 LS
4840 940 MT 4854 940 LS
5236 940 MT 5250 940 LS
5632 940 MT 5646 940 LS
6028 940 MT 6042 940 LS
2487 971 MT 2487 971 LT 5137 971 LT 5144 1017 LT ST
2487 1062 MT 2487 1062 LT 5137 1062 LT 5144 1017 LT ST
(52) 2629 LC 2501 1017 WT pop 0 originOffset 41 add RSS
5144 1017 MT 5144 1017 LT 5151 971 LT 5414 971 LT 5421 1017 LT ST
5144 1017 MT 5144 1017 LT 5151 1062 LT 5414 1062 LT 5421 1017 LT ST
(48) 249 LC 5158 1017 WT pop 0 originOffset 41 add RSS
5421 1017 MT 5421 1017 LT 5428 971 LT 6297 971 LT ST
5421 1017 MT 5421 1017 LT 5428 1062 LT 6297 1062 LT ST
(56) 848 LC 5435 1017 WT pop 0 originOffset 41 add RSS
(/tb_dlx_postsyn/totest/the_datapath_pipe1rd1_net729) 9999 LC 2450 1221 WT TSE RSS
2861 1100 MT 2875 1100 LS
3256 1100 MT 3270 1100 LS
3652 1100 MT 3666 1100 LS
4048 1100 MT 4062 1100 LS
4444 1100 MT 4458 1100 LS
4840 1100 MT 4854 1100 LS
5236 1100 MT 5250 1100 LS
5632 1100 MT 5646 1100 LS
6028 1100 MT 6042 1100 LS
2487 1222 MT 4728 1222 LS
4728 1222 MT 4728 1132 LS
4728 1132 MT 6297 1132 LS
% draw footer
(Entity:tb_dlx_postsyn  Architecture:test  Date: Sun Sep 07 07:50:25 AM CEST 2014   Row: 1 Page: 1) 9999 LC 300 4799 WT TSW RSS
grestore
showpage
%%EOF
