//verlog supports only 4-state data types those are

integer
time
reg
wire
real


