{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 15 20:02:54 2021 " "Info: Processing started: Wed Dec 15 20:02:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off uart_transmitter -c uart_transmitter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off uart_transmitter -c uart_transmitter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 12 " "Info: Parallel compilation is enabled and will use 4 of the 12 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "Main_PLL:PLL\|altpll:altpll_component\|_clk0 register r_Clk_Count\[2\] register r_Bit_Index\[1\] 5.805 ns " "Info: Slack time is 5.805 ns for clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" between source register \"r_Clk_Count\[2\]\" and destination register \"r_Bit_Index\[1\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "238.38 MHz 4.195 ns " "Info: Fmax is 238.38 MHz (period= 4.195 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.759 ns + Largest register register " "Info: + Largest register to register requirement is 9.759 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.581 ns " "Info: + Latch edge is 7.581 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Main_PLL:PLL\|altpll:altpll_component\|_clk0 10.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Main_PLL:PLL\|altpll:altpll_component\|_clk0 10.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns + Largest " "Info: + Largest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Main_PLL:PLL\|altpll:altpll_component\|_clk0 destination 2.501 ns + Shortest register " "Info: + Shortest clock path from clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" to destination register is 2.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Main_PLL:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 28 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.501 ns r_Bit_Index\[1\] 3 REG LCFF_X2_Y20_N29 10 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.501 ns; Loc. = LCFF_X2_Y20_N29; Fanout = 10; REG Node = 'r_Bit_Index\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_Bit_Index[1] } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.07 % ) " "Info: Total cell delay = 0.602 ns ( 24.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.899 ns ( 75.93 % ) " "Info: Total interconnect delay = 1.899 ns ( 75.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_Bit_Index[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_Bit_Index[1] {} } { 0.000ns 0.929ns 0.970ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Main_PLL:PLL\|altpll:altpll_component\|_clk0 source 2.503 ns - Longest register " "Info: - Longest clock path from clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" to source register is 2.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Main_PLL:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 28 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.602 ns) 2.503 ns r_Clk_Count\[2\] 3 REG LCFF_X3_Y20_N7 3 " "Info: 3: + IC(0.972 ns) + CELL(0.602 ns) = 2.503 ns; Loc. = LCFF_X3_Y20_N7; Fanout = 3; REG Node = 'r_Clk_Count\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_Clk_Count[2] } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.05 % ) " "Info: Total cell delay = 0.602 ns ( 24.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.901 ns ( 75.95 % ) " "Info: Total interconnect delay = 1.901 ns ( 75.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_Clk_Count[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_Clk_Count[2] {} } { 0.000ns 0.929ns 0.972ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_Bit_Index[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_Bit_Index[1] {} } { 0.000ns 0.929ns 0.970ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_Clk_Count[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_Clk_Count[2] {} } { 0.000ns 0.929ns 0.972ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_Bit_Index[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_Bit_Index[1] {} } { 0.000ns 0.929ns 0.970ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_Clk_Count[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_Clk_Count[2] {} } { 0.000ns 0.929ns 0.972ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.954 ns - Longest register register " "Info: - Longest register to register delay is 3.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r_Clk_Count\[2\] 1 REG LCFF_X3_Y20_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y20_N7; Fanout = 3; REG Node = 'r_Clk_Count\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_Clk_Count[2] } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.455 ns) 0.858 ns LessThan0~137 2 COMB LCCOMB_X3_Y20_N18 3 " "Info: 2: + IC(0.403 ns) + CELL(0.455 ns) = 0.858 ns; Loc. = LCCOMB_X3_Y20_N18; Fanout = 3; COMB Node = 'LessThan0~137'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { r_Clk_Count[2] LessThan0~137 } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.491 ns) 1.667 ns LessThan0~138 3 COMB LCCOMB_X3_Y20_N24 9 " "Info: 3: + IC(0.318 ns) + CELL(0.491 ns) = 1.667 ns; Loc. = LCCOMB_X3_Y20_N24; Fanout = 9; COMB Node = 'LessThan0~138'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { LessThan0~137 LessThan0~138 } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.513 ns) 2.988 ns Selector11~201 4 COMB LCCOMB_X2_Y20_N20 1 " "Info: 4: + IC(0.808 ns) + CELL(0.513 ns) = 2.988 ns; Loc. = LCCOMB_X2_Y20_N20; Fanout = 1; COMB Node = 'Selector11~201'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { LessThan0~138 Selector11~201 } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.545 ns) 3.858 ns Selector11~202 5 COMB LCCOMB_X2_Y20_N28 1 " "Info: 5: + IC(0.325 ns) + CELL(0.545 ns) = 3.858 ns; Loc. = LCCOMB_X2_Y20_N28; Fanout = 1; COMB Node = 'Selector11~202'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { Selector11~201 Selector11~202 } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.954 ns r_Bit_Index\[1\] 6 REG LCFF_X2_Y20_N29 10 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 3.954 ns; Loc. = LCFF_X2_Y20_N29; Fanout = 10; REG Node = 'r_Bit_Index\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector11~202 r_Bit_Index[1] } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 53.11 % ) " "Info: Total cell delay = 2.100 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.854 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.854 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.954 ns" { r_Clk_Count[2] LessThan0~137 LessThan0~138 Selector11~201 Selector11~202 r_Bit_Index[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.954 ns" { r_Clk_Count[2] {} LessThan0~137 {} LessThan0~138 {} Selector11~201 {} Selector11~202 {} r_Bit_Index[1] {} } { 0.000ns 0.403ns 0.318ns 0.808ns 0.325ns 0.000ns } { 0.000ns 0.455ns 0.491ns 0.513ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_Bit_Index[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_Bit_Index[1] {} } { 0.000ns 0.929ns 0.970ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_Clk_Count[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_Clk_Count[2] {} } { 0.000ns 0.929ns 0.972ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.954 ns" { r_Clk_Count[2] LessThan0~137 LessThan0~138 Selector11~201 Selector11~202 r_Bit_Index[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.954 ns" { r_Clk_Count[2] {} LessThan0~137 {} LessThan0~138 {} Selector11~201 {} Selector11~202 {} r_Bit_Index[1] {} } { 0.000ns 0.403ns 0.318ns 0.808ns 0.325ns 0.000ns } { 0.000ns 0.455ns 0.491ns 0.513ns 0.545ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_i " "Info: No valid register-to-register data paths exist for clock \"clk_i\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "Main_PLL:PLL\|altpll:altpll_component\|_clk0 register r_TX_Done register r_TX_Done 445 ps " "Info: Minimum slack time is 445 ps for clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" between source register \"r_TX_Done\" and destination register \"r_TX_Done\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r_TX_Done 1 REG LCFF_X1_Y20_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y20_N27; Fanout = 2; REG Node = 'r_TX_Done'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_TX_Done } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns Selector2~167 2 COMB LCCOMB_X1_Y20_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X1_Y20_N26; Fanout = 1; COMB Node = 'Selector2~167'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { r_TX_Done Selector2~167 } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns r_TX_Done 3 REG LCFF_X1_Y20_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X1_Y20_N27; Fanout = 2; REG Node = 'r_TX_Done'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector2~167 r_TX_Done } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { r_TX_Done Selector2~167 r_TX_Done } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { r_TX_Done {} Selector2~167 {} r_TX_Done {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.419 ns " "Info: + Latch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Main_PLL:PLL\|altpll:altpll_component\|_clk0 10.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Main_PLL:PLL\|altpll:altpll_component\|_clk0 10.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Main_PLL:PLL\|altpll:altpll_component\|_clk0 destination 2.500 ns + Longest register " "Info: + Longest clock path from clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" to destination register is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Main_PLL:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 28 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.602 ns) 2.500 ns r_TX_Done 3 REG LCFF_X1_Y20_N27 2 " "Info: 3: + IC(0.969 ns) + CELL(0.602 ns) = 2.500 ns; Loc. = LCFF_X1_Y20_N27; Fanout = 2; REG Node = 'r_TX_Done'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Done } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.08 % ) " "Info: Total cell delay = 0.602 ns ( 24.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.898 ns ( 75.92 % ) " "Info: Total interconnect delay = 1.898 ns ( 75.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Done } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_TX_Done {} } { 0.000ns 0.929ns 0.969ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Main_PLL:PLL\|altpll:altpll_component\|_clk0 source 2.500 ns - Shortest register " "Info: - Shortest clock path from clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" to source register is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Main_PLL:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 28 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.602 ns) 2.500 ns r_TX_Done 3 REG LCFF_X1_Y20_N27 2 " "Info: 3: + IC(0.969 ns) + CELL(0.602 ns) = 2.500 ns; Loc. = LCFF_X1_Y20_N27; Fanout = 2; REG Node = 'r_TX_Done'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Done } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.08 % ) " "Info: Total cell delay = 0.602 ns ( 24.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.898 ns ( 75.92 % ) " "Info: Total interconnect delay = 1.898 ns ( 75.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Done } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_TX_Done {} } { 0.000ns 0.929ns 0.969ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Done } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_TX_Done {} } { 0.000ns 0.929ns 0.969ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_TX_Done {} } { 0.000ns 0.929ns 0.969ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Done } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_TX_Done {} } { 0.000ns 0.929ns 0.969ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_TX_Done {} } { 0.000ns 0.929ns 0.969ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { r_TX_Done Selector2~167 r_TX_Done } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { r_TX_Done {} Selector2~167 {} r_TX_Done {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Done } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_TX_Done {} } { 0.000ns 0.929ns 0.969ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_TX_Done {} } { 0.000ns 0.929ns 0.969ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "r_TX_Data\[3\] i_TX_DV clk_i 8.477 ns register " "Info: tsu for register \"r_TX_Data\[3\]\" (data pin = \"i_TX_DV\", clock pin = \"clk_i\") is 8.477 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.597 ns + Longest pin register " "Info: + Longest pin to register delay is 8.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns i_TX_DV 1 PIN PIN_AB4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AB4; Fanout = 3; PIN Node = 'i_TX_DV'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_TX_DV } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.147 ns) + CELL(0.322 ns) 7.342 ns Selector14~77 2 COMB LCCOMB_X1_Y20_N20 8 " "Info: 2: + IC(6.147 ns) + CELL(0.322 ns) = 7.342 ns; Loc. = LCCOMB_X1_Y20_N20; Fanout = 8; COMB Node = 'Selector14~77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.469 ns" { i_TX_DV Selector14~77 } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.758 ns) 8.597 ns r_TX_Data\[3\] 3 REG LCFF_X2_Y20_N13 1 " "Info: 3: + IC(0.497 ns) + CELL(0.758 ns) = 8.597 ns; Loc. = LCFF_X2_Y20_N13; Fanout = 1; REG Node = 'r_TX_Data\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { Selector14~77 r_TX_Data[3] } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.953 ns ( 22.72 % ) " "Info: Total cell delay = 1.953 ns ( 22.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.644 ns ( 77.28 % ) " "Info: Total interconnect delay = 6.644 ns ( 77.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.597 ns" { i_TX_DV Selector14~77 r_TX_Data[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.597 ns" { i_TX_DV {} i_TX_DV~combout {} Selector14~77 {} r_TX_Data[3] {} } { 0.000ns 0.000ns 6.147ns 0.497ns } { 0.000ns 0.873ns 0.322ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_PLL_OFFSET" "clk_i Main_PLL:PLL\|altpll:altpll_component\|_clk0 -2.419 ns - " "Info: - Offset between input clock \"clk_i\" and output clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" is -2.419 ns" {  } { { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 13 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Main_PLL:PLL\|altpll:altpll_component\|_clk0 destination 2.501 ns - Shortest register " "Info: - Shortest clock path from clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" to destination register is 2.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Main_PLL:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 28 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.501 ns r_TX_Data\[3\] 3 REG LCFF_X2_Y20_N13 1 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.501 ns; Loc. = LCFF_X2_Y20_N13; Fanout = 1; REG Node = 'r_TX_Data\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Data[3] } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.07 % ) " "Info: Total cell delay = 0.602 ns ( 24.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.899 ns ( 75.93 % ) " "Info: Total interconnect delay = 1.899 ns ( 75.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Data[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_TX_Data[3] {} } { 0.000ns 0.929ns 0.970ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.597 ns" { i_TX_DV Selector14~77 r_TX_Data[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.597 ns" { i_TX_DV {} i_TX_DV~combout {} Selector14~77 {} r_TX_Data[3] {} } { 0.000ns 0.000ns 6.147ns 0.497ns } { 0.000ns 0.873ns 0.322ns 0.758ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Data[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_TX_Data[3] {} } { 0.000ns 0.929ns 0.970ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_i o_TX_Active o_TX_Active~reg0 5.089 ns register " "Info: tco from clock \"clk_i\" to destination pin \"o_TX_Active\" through register \"o_TX_Active~reg0\" is 5.089 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk_i Main_PLL:PLL\|altpll:altpll_component\|_clk0 -2.419 ns + " "Info: + Offset between input clock \"clk_i\" and output clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" is -2.419 ns" {  } { { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 13 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Main_PLL:PLL\|altpll:altpll_component\|_clk0 source 2.500 ns + Longest register " "Info: + Longest clock path from clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" to source register is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Main_PLL:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 28 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.602 ns) 2.500 ns o_TX_Active~reg0 3 REG LCFF_X1_Y20_N9 2 " "Info: 3: + IC(0.969 ns) + CELL(0.602 ns) = 2.500 ns; Loc. = LCFF_X1_Y20_N9; Fanout = 2; REG Node = 'o_TX_Active~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl o_TX_Active~reg0 } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.08 % ) " "Info: Total cell delay = 0.602 ns ( 24.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.898 ns ( 75.92 % ) " "Info: Total interconnect delay = 1.898 ns ( 75.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl o_TX_Active~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} o_TX_Active~reg0 {} } { 0.000ns 0.929ns 0.969ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.731 ns + Longest register pin " "Info: + Longest register to pin delay is 4.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns o_TX_Active~reg0 1 REG LCFF_X1_Y20_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y20_N9; Fanout = 2; REG Node = 'o_TX_Active~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_TX_Active~reg0 } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(3.016 ns) 4.731 ns o_TX_Active 2 PIN PIN_AB3 0 " "Info: 2: + IC(1.715 ns) + CELL(3.016 ns) = 4.731 ns; Loc. = PIN_AB3; Fanout = 0; PIN Node = 'o_TX_Active'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.731 ns" { o_TX_Active~reg0 o_TX_Active } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.016 ns ( 63.75 % ) " "Info: Total cell delay = 3.016 ns ( 63.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.715 ns ( 36.25 % ) " "Info: Total interconnect delay = 1.715 ns ( 36.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.731 ns" { o_TX_Active~reg0 o_TX_Active } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.731 ns" { o_TX_Active~reg0 {} o_TX_Active {} } { 0.000ns 1.715ns } { 0.000ns 3.016ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl o_TX_Active~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} o_TX_Active~reg0 {} } { 0.000ns 0.929ns 0.969ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.731 ns" { o_TX_Active~reg0 o_TX_Active } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.731 ns" { o_TX_Active~reg0 {} o_TX_Active {} } { 0.000ns 1.715ns } { 0.000ns 3.016ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "r_TX_Data\[7\] i_TX_Byte\[7\] clk_i -5.888 ns register " "Info: th for register \"r_TX_Data\[7\]\" (data pin = \"i_TX_Byte\[7\]\", clock pin = \"clk_i\") is -5.888 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk_i Main_PLL:PLL\|altpll:altpll_component\|_clk0 -2.419 ns + " "Info: + Offset between input clock \"clk_i\" and output clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" is -2.419 ns" {  } { { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 13 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Main_PLL:PLL\|altpll:altpll_component\|_clk0 destination 2.501 ns + Longest register " "Info: + Longest clock path from clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" to destination register is 2.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Main_PLL:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 28 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.501 ns r_TX_Data\[7\] 3 REG LCFF_X2_Y20_N5 1 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.501 ns; Loc. = LCFF_X2_Y20_N5; Fanout = 1; REG Node = 'r_TX_Data\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Data[7] } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.07 % ) " "Info: Total cell delay = 0.602 ns ( 24.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.899 ns ( 75.93 % ) " "Info: Total interconnect delay = 1.899 ns ( 75.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Data[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_TX_Data[7] {} } { 0.000ns 0.929ns 0.970ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.256 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns i_TX_Byte\[7\] 1 PIN PIN_F1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_F1; Fanout = 1; PIN Node = 'i_TX_Byte\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_TX_Byte[7] } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.108 ns) + CELL(0.178 ns) 6.160 ns r_TX_Data\[7\]~feeder 2 COMB LCCOMB_X2_Y20_N4 1 " "Info: 2: + IC(5.108 ns) + CELL(0.178 ns) = 6.160 ns; Loc. = LCCOMB_X2_Y20_N4; Fanout = 1; COMB Node = 'r_TX_Data\[7\]~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.286 ns" { i_TX_Byte[7] r_TX_Data[7]~feeder } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.256 ns r_TX_Data\[7\] 3 REG LCFF_X2_Y20_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.256 ns; Loc. = LCFF_X2_Y20_N5; Fanout = 1; REG Node = 'r_TX_Data\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { r_TX_Data[7]~feeder r_TX_Data[7] } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описания аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.148 ns ( 18.35 % ) " "Info: Total cell delay = 1.148 ns ( 18.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.108 ns ( 81.65 % ) " "Info: Total interconnect delay = 5.108 ns ( 81.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.256 ns" { i_TX_Byte[7] r_TX_Data[7]~feeder r_TX_Data[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.256 ns" { i_TX_Byte[7] {} i_TX_Byte[7]~combout {} r_TX_Data[7]~feeder {} r_TX_Data[7] {} } { 0.000ns 0.000ns 5.108ns 0.000ns } { 0.000ns 0.874ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Data[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_TX_Data[7] {} } { 0.000ns 0.929ns 0.970ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.256 ns" { i_TX_Byte[7] r_TX_Data[7]~feeder r_TX_Data[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.256 ns" { i_TX_Byte[7] {} i_TX_Byte[7]~combout {} r_TX_Data[7]~feeder {} r_TX_Data[7] {} } { 0.000ns 0.000ns 5.108ns 0.000ns } { 0.000ns 0.874ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 15 20:02:54 2021 " "Info: Processing ended: Wed Dec 15 20:02:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
