<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><link rel="canonical" href="https://jia.je/unofficial-loongarch-intrinsics-guide/lasx/integer_computation/" />
      <link rel="shortcut icon" href="../../img/favicon.ico" />
    <title>Integer Computation - Unofficial LoongArch Intrinsics Guide</title>
    <link rel="stylesheet" href="../../css/theme.css" />
    <link rel="stylesheet" href="../../css/theme_extra.css" />
        <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/styles/github.min.css" />
        <link href="../../main.css" rel="stylesheet" />
    
      <script>
        // Current page data
        var mkdocs_page_name = "Integer Computation";
        var mkdocs_page_input_path = "lasx/integer_computation.md";
        var mkdocs_page_url = "/unofficial-loongarch-intrinsics-guide/lasx/integer_computation/";
      </script>
    
    <!--[if lt IE 9]>
      <script src="../../js/html5shiv.min.js"></script>
    <![endif]-->
      <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/highlight.min.js"></script>
      <script>hljs.highlightAll();</script> 
 <link href="../../assets/stylesheets/glightbox.min.css" rel="stylesheet"/><style>
    html.glightbox-open { overflow: initial; height: 100%; }
    .gslide-title { margin-top: 0px; user-select: text; }
    .gslide-desc { color: #666; user-select: text; }
    .gslide-image img { background: white; }</style> <script src="../../assets/javascripts/glightbox.min.js"></script></head>

<body class="wy-body-for-nav" role="document">

  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side stickynav">
    <div class="wy-side-scroll">
      <div class="wy-side-nav-search">
          <a href="../.." class="icon icon-home"> Unofficial LoongArch Intrinsics Guide
        </a>
      </div>

      <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul>
                <li class="toctree-l1"><a class="reference internal" href="../..">Unofficial LoongArch Intrinsics Guide</a>
                </li>
              </ul>
              <ul>
                <li class="toctree-l1"><a class="reference internal" href="../../latency_throughput/">Latency and Throughput of Instructions</a>
                </li>
              </ul>
              <ul>
                <li class="toctree-l1"><a class="reference internal" href="../../migrating_avx/">Migrating from AVX to LASX</a>
                </li>
              </ul>
              <ul>
                <li class="toctree-l1"><a class="reference internal" href="../../migrating_sse/">Migrating from SSE to LSX</a>
                </li>
              </ul>
              <ul>
                <li class="toctree-l1"><a class="reference internal" href="../../viewer/">Browse All Intrinsics</a>
                </li>
              </ul>
              <p class="caption"><span class="caption-text">Lasx</span></p>
              <ul class="current">
                  <li class="toctree-l1"><a class="reference internal" href="../bitwise_operations/">Bitwise Operations</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../branch/">Branch</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../float_comparison/">Floating Point Comparison</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../float_computation/">Floating Point Computation</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../float_conversion/">Floating Point Conversion</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../float_misc/">Floating Point Misc</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../fma/">Fused Multiply-Add</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../integer_comparison/">Integer Comparison</a>
                  </li>
                  <li class="toctree-l1 current"><a class="reference internal current" href="./">Integer Computation</a>
    <ul class="current">
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvadd_b-__m256i-a-__m256i-b">__m256i __lasx_xvadd_b (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvadd_h-__m256i-a-__m256i-b">__m256i __lasx_xvadd_h (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_1">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_1">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_1">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_1">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvadd_w-__m256i-a-__m256i-b">__m256i __lasx_xvadd_w (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_2">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_2">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_2">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_2">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvadd_d-__m256i-a-__m256i-b">__m256i __lasx_xvadd_d (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_3">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_3">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_3">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_3">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvadd_q-__m256i-a-__m256i-b">__m256i __lasx_xvadd_q (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_4">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_4">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_4">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_4">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvabsd_b-__m256i-a-__m256i-b">__m256i __lasx_xvabsd_b (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_5">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_5">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_5">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_5">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvabsd_bu-__m256i-a-__m256i-b">__m256i __lasx_xvabsd_bu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_6">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_6">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_6">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_6">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvabsd_h-__m256i-a-__m256i-b">__m256i __lasx_xvabsd_h (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_7">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_7">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_7">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_7">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvabsd_hu-__m256i-a-__m256i-b">__m256i __lasx_xvabsd_hu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_8">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_8">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_8">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_8">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvabsd_w-__m256i-a-__m256i-b">__m256i __lasx_xvabsd_w (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_9">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_9">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_9">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_9">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvabsd_wu-__m256i-a-__m256i-b">__m256i __lasx_xvabsd_wu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_10">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_10">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_10">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_10">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvabsd_d-__m256i-a-__m256i-b">__m256i __lasx_xvabsd_d (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_11">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_11">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_11">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_11">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvabsd_du-__m256i-a-__m256i-b">__m256i __lasx_xvabsd_du (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_12">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_12">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_12">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_12">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvadda_b-__m256i-a-__m256i-b">__m256i __lasx_xvadda_b (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_13">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_13">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_13">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_13">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvadda_h-__m256i-a-__m256i-b">__m256i __lasx_xvadda_h (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_14">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_14">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_14">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_14">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvadda_w-__m256i-a-__m256i-b">__m256i __lasx_xvadda_w (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_15">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_15">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_15">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_15">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvadda_d-__m256i-a-__m256i-b">__m256i __lasx_xvadda_d (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_16">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_16">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_16">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_16">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddi_bu-__m256i-a-imm0_31-imm">__m256i __lasx_xvaddi_bu (__m256i a, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_17">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_17">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_17">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_17">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddi_hu-__m256i-a-imm0_31-imm">__m256i __lasx_xvaddi_hu (__m256i a, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_18">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_18">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_18">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_18">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddi_wu-__m256i-a-imm0_31-imm">__m256i __lasx_xvaddi_wu (__m256i a, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_19">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_19">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_19">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_19">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddi_du-__m256i-a-imm0_31-imm">__m256i __lasx_xvaddi_du (__m256i a, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_20">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_20">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_20">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_20">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddwev_h_b-__m256i-a-__m256i-b">__m256i __lasx_xvaddwev_h_b (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_21">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_21">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_21">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_21">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddwev_h_bu-__m256i-a-__m256i-b">__m256i __lasx_xvaddwev_h_bu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_22">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_22">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_22">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_22">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddwev_h_bu_b-__m256i-a-__m256i-b">__m256i __lasx_xvaddwev_h_bu_b (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_23">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_23">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_23">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_23">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddwev_w_h-__m256i-a-__m256i-b">__m256i __lasx_xvaddwev_w_h (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_24">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_24">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_24">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_24">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddwev_w_hu-__m256i-a-__m256i-b">__m256i __lasx_xvaddwev_w_hu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_25">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_25">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_25">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_25">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddwev_w_hu_h-__m256i-a-__m256i-b">__m256i __lasx_xvaddwev_w_hu_h (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_26">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_26">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_26">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_26">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddwev_d_w-__m256i-a-__m256i-b">__m256i __lasx_xvaddwev_d_w (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_27">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_27">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_27">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_27">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddwev_d_wu-__m256i-a-__m256i-b">__m256i __lasx_xvaddwev_d_wu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_28">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_28">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_28">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_28">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddwev_d_wu_w-__m256i-a-__m256i-b">__m256i __lasx_xvaddwev_d_wu_w (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_29">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_29">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_29">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_29">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddwev_q_d-__m256i-a-__m256i-b">__m256i __lasx_xvaddwev_q_d (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_30">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_30">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_30">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_30">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddwev_q_du-__m256i-a-__m256i-b">__m256i __lasx_xvaddwev_q_du (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_31">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_31">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_31">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_31">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddwev_q_du_d-__m256i-a-__m256i-b">__m256i __lasx_xvaddwev_q_du_d (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_32">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_32">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_32">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_32">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddwod_h_b-__m256i-a-__m256i-b">__m256i __lasx_xvaddwod_h_b (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_33">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_33">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_33">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_33">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddwod_h_bu-__m256i-a-__m256i-b">__m256i __lasx_xvaddwod_h_bu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_34">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_34">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_34">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_34">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddwod_h_bu_b-__m256i-a-__m256i-b">__m256i __lasx_xvaddwod_h_bu_b (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_35">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_35">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_35">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_35">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddwod_w_h-__m256i-a-__m256i-b">__m256i __lasx_xvaddwod_w_h (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_36">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_36">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_36">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_36">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddwod_w_hu-__m256i-a-__m256i-b">__m256i __lasx_xvaddwod_w_hu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_37">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_37">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_37">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_37">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddwod_w_hu_h-__m256i-a-__m256i-b">__m256i __lasx_xvaddwod_w_hu_h (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_38">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_38">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_38">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_38">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddwod_d_w-__m256i-a-__m256i-b">__m256i __lasx_xvaddwod_d_w (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_39">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_39">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_39">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_39">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddwod_d_wu-__m256i-a-__m256i-b">__m256i __lasx_xvaddwod_d_wu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_40">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_40">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_40">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_40">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddwod_d_wu_w-__m256i-a-__m256i-b">__m256i __lasx_xvaddwod_d_wu_w (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_41">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_41">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_41">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_41">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddwod_q_d-__m256i-a-__m256i-b">__m256i __lasx_xvaddwod_q_d (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_42">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_42">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_42">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_42">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddwod_q_du-__m256i-a-__m256i-b">__m256i __lasx_xvaddwod_q_du (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_43">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_43">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_43">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_43">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvaddwod_q_du_d-__m256i-a-__m256i-b">__m256i __lasx_xvaddwod_q_du_d (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_44">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_44">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_44">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_44">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvavg_b-__m256i-a-__m256i-b">__m256i __lasx_xvavg_b (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_45">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_45">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_45">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_45">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvavg_bu-__m256i-a-__m256i-b">__m256i __lasx_xvavg_bu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_46">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_46">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_46">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_46">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvavg_h-__m256i-a-__m256i-b">__m256i __lasx_xvavg_h (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_47">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_47">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_47">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_47">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvavg_hu-__m256i-a-__m256i-b">__m256i __lasx_xvavg_hu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_48">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_48">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_48">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_48">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvavg_w-__m256i-a-__m256i-b">__m256i __lasx_xvavg_w (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_49">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_49">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_49">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_49">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvavg_wu-__m256i-a-__m256i-b">__m256i __lasx_xvavg_wu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_50">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_50">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_50">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_50">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvavg_d-__m256i-a-__m256i-b">__m256i __lasx_xvavg_d (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_51">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_51">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_51">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_51">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvavg_du-__m256i-a-__m256i-b">__m256i __lasx_xvavg_du (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_52">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_52">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_52">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_52">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvavgr_b-__m256i-a-__m256i-b">__m256i __lasx_xvavgr_b (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_53">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_53">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_53">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_53">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvavgr_bu-__m256i-a-__m256i-b">__m256i __lasx_xvavgr_bu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_54">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_54">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_54">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_54">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvavgr_h-__m256i-a-__m256i-b">__m256i __lasx_xvavgr_h (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_55">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_55">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_55">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_55">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvavgr_hu-__m256i-a-__m256i-b">__m256i __lasx_xvavgr_hu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_56">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_56">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_56">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_56">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvavgr_w-__m256i-a-__m256i-b">__m256i __lasx_xvavgr_w (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_57">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_57">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_57">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_57">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvavgr_wu-__m256i-a-__m256i-b">__m256i __lasx_xvavgr_wu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_58">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_58">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_58">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_58">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvavgr_d-__m256i-a-__m256i-b">__m256i __lasx_xvavgr_d (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_59">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_59">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_59">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_59">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvavgr_du-__m256i-a-__m256i-b">__m256i __lasx_xvavgr_du (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_60">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_60">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_60">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_60">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvdiv_b-__m256i-a-__m256i-b">__m256i __lasx_xvdiv_b (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_61">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_61">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_61">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_61">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvdiv_bu-__m256i-a-__m256i-b">__m256i __lasx_xvdiv_bu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_62">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_62">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_62">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_62">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvdiv_h-__m256i-a-__m256i-b">__m256i __lasx_xvdiv_h (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_63">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_63">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_63">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_63">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvdiv_hu-__m256i-a-__m256i-b">__m256i __lasx_xvdiv_hu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_64">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_64">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_64">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_64">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvdiv_w-__m256i-a-__m256i-b">__m256i __lasx_xvdiv_w (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_65">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_65">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_65">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_65">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvdiv_wu-__m256i-a-__m256i-b">__m256i __lasx_xvdiv_wu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_66">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_66">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_66">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_66">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvdiv_d-__m256i-a-__m256i-b">__m256i __lasx_xvdiv_d (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_67">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_67">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_67">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_67">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvdiv_du-__m256i-a-__m256i-b">__m256i __lasx_xvdiv_du (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_68">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_68">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_68">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_68">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvhaddw_h_b-__m256i-a-__m256i-b">__m256i __lasx_xvhaddw_h_b (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_69">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_69">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_69">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_69">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvhaddw_hu_bu-__m256i-a-__m256i-b">__m256i __lasx_xvhaddw_hu_bu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_70">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_70">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_70">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_70">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvhaddw_w_h-__m256i-a-__m256i-b">__m256i __lasx_xvhaddw_w_h (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_71">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_71">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_71">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_71">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvhaddw_wu_hu-__m256i-a-__m256i-b">__m256i __lasx_xvhaddw_wu_hu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_72">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_72">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_72">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_72">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvhaddw_d_w-__m256i-a-__m256i-b">__m256i __lasx_xvhaddw_d_w (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_73">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_73">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_73">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_73">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvhaddw_du_wu-__m256i-a-__m256i-b">__m256i __lasx_xvhaddw_du_wu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_74">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_74">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_74">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_74">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvhaddw_q_d-__m256i-a-__m256i-b">__m256i __lasx_xvhaddw_q_d (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_75">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_75">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_75">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_75">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvhaddw_qu_du-__m256i-a-__m256i-b">__m256i __lasx_xvhaddw_qu_du (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_76">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_76">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_76">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_76">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvhsubw_h_b-__m256i-a-__m256i-b">__m256i __lasx_xvhsubw_h_b (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_77">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_77">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_77">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_77">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvhsubw_hu_bu-__m256i-a-__m256i-b">__m256i __lasx_xvhsubw_hu_bu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_78">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_78">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_78">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_78">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvhsubw_w_h-__m256i-a-__m256i-b">__m256i __lasx_xvhsubw_w_h (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_79">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_79">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_79">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_79">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvhsubw_wu_hu-__m256i-a-__m256i-b">__m256i __lasx_xvhsubw_wu_hu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_80">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_80">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_80">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_80">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvhsubw_d_w-__m256i-a-__m256i-b">__m256i __lasx_xvhsubw_d_w (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_81">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_81">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_81">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_81">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvhsubw_du_wu-__m256i-a-__m256i-b">__m256i __lasx_xvhsubw_du_wu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_82">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_82">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_82">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_82">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvhsubw_q_d-__m256i-a-__m256i-b">__m256i __lasx_xvhsubw_q_d (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_83">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_83">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_83">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_83">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvhsubw_qu_du-__m256i-a-__m256i-b">__m256i __lasx_xvhsubw_qu_du (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_84">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_84">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_84">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_84">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmadd_b-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmadd_b (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_85">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_85">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_85">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_85">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmadd_h-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmadd_h (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_86">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_86">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_86">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_86">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmadd_w-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmadd_w (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_87">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_87">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_87">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_87">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmadd_d-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmadd_d (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_88">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_88">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_88">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_88">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaddwev_h_b-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwev_h_b (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_89">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_89">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_89">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_89">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaddwev_h_bu-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwev_h_bu (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_90">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_90">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_90">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_90">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaddwev_h_bu_b-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwev_h_bu_b (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_91">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_91">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_91">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_91">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaddwev_w_h-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwev_w_h (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_92">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_92">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_92">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_92">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaddwev_w_hu-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwev_w_hu (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_93">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_93">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_93">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_93">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaddwev_w_hu_h-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwev_w_hu_h (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_94">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_94">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_94">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_94">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaddwev_d_w-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwev_d_w (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_95">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_95">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_95">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_95">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaddwev_d_wu-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwev_d_wu (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_96">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_96">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_96">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_96">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaddwev_d_wu_w-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwev_d_wu_w (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_97">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_97">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_97">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_97">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaddwev_q_d-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwev_q_d (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_98">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_98">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_98">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_98">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaddwev_q_du-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwev_q_du (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_99">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_99">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_99">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_99">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaddwev_q_du_d-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwev_q_du_d (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_100">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_100">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_100">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_100">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaddwod_h_b-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwod_h_b (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_101">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_101">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_101">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_101">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaddwod_h_bu-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwod_h_bu (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_102">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_102">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_102">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_102">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaddwod_h_bu_b-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwod_h_bu_b (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_103">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_103">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_103">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_103">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaddwod_w_h-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwod_w_h (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_104">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_104">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_104">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_104">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaddwod_w_hu-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwod_w_hu (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_105">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_105">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_105">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_105">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaddwod_w_hu_h-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwod_w_hu_h (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_106">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_106">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_106">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_106">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaddwod_d_w-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwod_d_w (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_107">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_107">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_107">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_107">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaddwod_d_wu-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwod_d_wu (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_108">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_108">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_108">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_108">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaddwod_d_wu_w-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwod_d_wu_w (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_109">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_109">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_109">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_109">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaddwod_q_d-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwod_q_d (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_110">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_110">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_110">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_110">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaddwod_q_du-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwod_q_du (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_111">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_111">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_111">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_111">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaddwod_q_du_d-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwod_q_du_d (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_112">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_112">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_112">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_112">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmax_b-__m256i-a-__m256i-b">__m256i __lasx_xvmax_b (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_113">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_113">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_113">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_113">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmax_bu-__m256i-a-__m256i-b">__m256i __lasx_xvmax_bu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_114">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_114">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_114">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_114">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmax_h-__m256i-a-__m256i-b">__m256i __lasx_xvmax_h (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_115">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_115">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_115">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_115">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmax_hu-__m256i-a-__m256i-b">__m256i __lasx_xvmax_hu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_116">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_116">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_116">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_116">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmax_w-__m256i-a-__m256i-b">__m256i __lasx_xvmax_w (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_117">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_117">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_117">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_117">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmax_wu-__m256i-a-__m256i-b">__m256i __lasx_xvmax_wu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_118">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_118">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_118">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_118">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmax_d-__m256i-a-__m256i-b">__m256i __lasx_xvmax_d (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_119">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_119">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_119">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_119">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmax_du-__m256i-a-__m256i-b">__m256i __lasx_xvmax_du (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_120">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_120">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_120">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_120">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaxi_b-__m256i-a-imm_n16_15-imm">__m256i __lasx_xvmaxi_b (__m256i a, imm_n16_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_121">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_121">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_121">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_121">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaxi_bu-__m256i-a-imm0_31-imm">__m256i __lasx_xvmaxi_bu (__m256i a, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_122">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_122">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_122">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_122">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaxi_h-__m256i-a-imm_n16_15-imm">__m256i __lasx_xvmaxi_h (__m256i a, imm_n16_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_123">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_123">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_123">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_123">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaxi_hu-__m256i-a-imm0_31-imm">__m256i __lasx_xvmaxi_hu (__m256i a, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_124">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_124">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_124">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_124">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaxi_w-__m256i-a-imm_n16_15-imm">__m256i __lasx_xvmaxi_w (__m256i a, imm_n16_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_125">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_125">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_125">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_125">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaxi_wu-__m256i-a-imm0_31-imm">__m256i __lasx_xvmaxi_wu (__m256i a, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_126">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_126">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_126">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_126">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaxi_d-__m256i-a-imm_n16_15-imm">__m256i __lasx_xvmaxi_d (__m256i a, imm_n16_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_127">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_127">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_127">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_127">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmaxi_du-__m256i-a-imm0_31-imm">__m256i __lasx_xvmaxi_du (__m256i a, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_128">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_128">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_128">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_128">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmin_b-__m256i-a-__m256i-b">__m256i __lasx_xvmin_b (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_129">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_129">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_129">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_129">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmin_bu-__m256i-a-__m256i-b">__m256i __lasx_xvmin_bu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_130">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_130">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_130">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_130">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmin_h-__m256i-a-__m256i-b">__m256i __lasx_xvmin_h (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_131">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_131">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_131">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_131">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmin_hu-__m256i-a-__m256i-b">__m256i __lasx_xvmin_hu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_132">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_132">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_132">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_132">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmin_w-__m256i-a-__m256i-b">__m256i __lasx_xvmin_w (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_133">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_133">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_133">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_133">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmin_wu-__m256i-a-__m256i-b">__m256i __lasx_xvmin_wu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_134">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_134">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_134">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_134">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmin_d-__m256i-a-__m256i-b">__m256i __lasx_xvmin_d (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_135">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_135">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_135">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_135">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmin_du-__m256i-a-__m256i-b">__m256i __lasx_xvmin_du (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_136">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_136">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_136">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_136">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmini_b-__m256i-a-imm_n16_15-imm">__m256i __lasx_xvmini_b (__m256i a, imm_n16_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_137">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_137">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_137">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_137">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmini_bu-__m256i-a-imm0_31-imm">__m256i __lasx_xvmini_bu (__m256i a, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_138">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_138">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_138">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_138">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmini_h-__m256i-a-imm_n16_15-imm">__m256i __lasx_xvmini_h (__m256i a, imm_n16_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_139">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_139">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_139">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_139">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmini_hu-__m256i-a-imm0_31-imm">__m256i __lasx_xvmini_hu (__m256i a, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_140">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_140">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_140">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_140">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmini_w-__m256i-a-imm_n16_15-imm">__m256i __lasx_xvmini_w (__m256i a, imm_n16_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_141">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_141">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_141">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_141">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmini_wu-__m256i-a-imm0_31-imm">__m256i __lasx_xvmini_wu (__m256i a, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_142">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_142">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_142">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_142">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmini_d-__m256i-a-imm_n16_15-imm">__m256i __lasx_xvmini_d (__m256i a, imm_n16_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_143">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_143">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_143">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_143">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmini_du-__m256i-a-imm0_31-imm">__m256i __lasx_xvmini_du (__m256i a, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_144">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_144">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_144">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_144">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmod_b-__m256i-a-__m256i-b">__m256i __lasx_xvmod_b (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_145">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_145">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_145">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_145">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmod_bu-__m256i-a-__m256i-b">__m256i __lasx_xvmod_bu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_146">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_146">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_146">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_146">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmod_h-__m256i-a-__m256i-b">__m256i __lasx_xvmod_h (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_147">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_147">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_147">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_147">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmod_hu-__m256i-a-__m256i-b">__m256i __lasx_xvmod_hu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_148">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_148">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_148">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_148">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmod_w-__m256i-a-__m256i-b">__m256i __lasx_xvmod_w (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_149">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_149">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_149">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_149">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmod_wu-__m256i-a-__m256i-b">__m256i __lasx_xvmod_wu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_150">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_150">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_150">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_150">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmod_d-__m256i-a-__m256i-b">__m256i __lasx_xvmod_d (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_151">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_151">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_151">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_151">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmod_du-__m256i-a-__m256i-b">__m256i __lasx_xvmod_du (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_152">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_152">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_152">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_152">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmsub_b-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmsub_b (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_153">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_153">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_153">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_153">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmsub_h-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmsub_h (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_154">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_154">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_154">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_154">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmsub_w-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmsub_w (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_155">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_155">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_155">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_155">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmsub_d-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmsub_d (__m256i a, __m256i b, __m256i c)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_156">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_156">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_156">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_156">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmuh_b-__m256i-a-__m256i-b">__m256i __lasx_xvmuh_b (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_157">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_157">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_157">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_157">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmuh_bu-__m256i-a-__m256i-b">__m256i __lasx_xvmuh_bu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_158">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_158">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_158">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_158">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmuh_h-__m256i-a-__m256i-b">__m256i __lasx_xvmuh_h (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_159">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_159">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_159">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_159">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmuh_hu-__m256i-a-__m256i-b">__m256i __lasx_xvmuh_hu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_160">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_160">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_160">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_160">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmuh_w-__m256i-a-__m256i-b">__m256i __lasx_xvmuh_w (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_161">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_161">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_161">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_161">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmuh_wu-__m256i-a-__m256i-b">__m256i __lasx_xvmuh_wu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_162">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_162">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_162">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_162">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmuh_d-__m256i-a-__m256i-b">__m256i __lasx_xvmuh_d (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_163">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_163">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_163">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_163">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmuh_du-__m256i-a-__m256i-b">__m256i __lasx_xvmuh_du (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_164">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_164">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_164">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_164">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmul_b-__m256i-a-__m256i-b">__m256i __lasx_xvmul_b (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_165">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_165">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_165">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_165">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmul_h-__m256i-a-__m256i-b">__m256i __lasx_xvmul_h (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_166">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_166">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_166">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_166">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmul_w-__m256i-a-__m256i-b">__m256i __lasx_xvmul_w (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_167">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_167">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_167">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_167">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmul_d-__m256i-a-__m256i-b">__m256i __lasx_xvmul_d (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_168">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_168">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_168">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_168">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmulwev_h_b-__m256i-a-__m256i-b">__m256i __lasx_xvmulwev_h_b (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_169">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_169">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_169">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_169">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmulwev_h_bu-__m256i-a-__m256i-b">__m256i __lasx_xvmulwev_h_bu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_170">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_170">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_170">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_170">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmulwev_h_bu_b-__m256i-a-__m256i-b">__m256i __lasx_xvmulwev_h_bu_b (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_171">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_171">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_171">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_171">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmulwev_w_h-__m256i-a-__m256i-b">__m256i __lasx_xvmulwev_w_h (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_172">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_172">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_172">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_172">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmulwev_w_hu-__m256i-a-__m256i-b">__m256i __lasx_xvmulwev_w_hu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_173">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_173">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_173">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_173">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmulwev_w_hu_h-__m256i-a-__m256i-b">__m256i __lasx_xvmulwev_w_hu_h (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_174">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_174">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_174">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_174">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmulwev_d_w-__m256i-a-__m256i-b">__m256i __lasx_xvmulwev_d_w (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_175">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_175">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_175">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_175">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmulwev_d_wu-__m256i-a-__m256i-b">__m256i __lasx_xvmulwev_d_wu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_176">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_176">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_176">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_176">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmulwev_d_wu_w-__m256i-a-__m256i-b">__m256i __lasx_xvmulwev_d_wu_w (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_177">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_177">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_177">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_177">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmulwev_q_d-__m256i-a-__m256i-b">__m256i __lasx_xvmulwev_q_d (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_178">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_178">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_178">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_178">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmulwev_q_du-__m256i-a-__m256i-b">__m256i __lasx_xvmulwev_q_du (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_179">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_179">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_179">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_179">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmulwev_q_du_d-__m256i-a-__m256i-b">__m256i __lasx_xvmulwev_q_du_d (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_180">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_180">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_180">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_180">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmulwod_h_b-__m256i-a-__m256i-b">__m256i __lasx_xvmulwod_h_b (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_181">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_181">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_181">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_181">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmulwod_h_bu-__m256i-a-__m256i-b">__m256i __lasx_xvmulwod_h_bu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_182">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_182">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_182">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_182">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmulwod_h_bu_b-__m256i-a-__m256i-b">__m256i __lasx_xvmulwod_h_bu_b (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_183">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_183">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_183">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_183">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmulwod_w_h-__m256i-a-__m256i-b">__m256i __lasx_xvmulwod_w_h (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_184">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_184">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_184">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_184">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmulwod_w_hu-__m256i-a-__m256i-b">__m256i __lasx_xvmulwod_w_hu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_185">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_185">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_185">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_185">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmulwod_w_hu_h-__m256i-a-__m256i-b">__m256i __lasx_xvmulwod_w_hu_h (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_186">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_186">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_186">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_186">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmulwod_d_w-__m256i-a-__m256i-b">__m256i __lasx_xvmulwod_d_w (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_187">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_187">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_187">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_187">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmulwod_d_wu-__m256i-a-__m256i-b">__m256i __lasx_xvmulwod_d_wu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_188">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_188">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_188">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_188">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmulwod_d_wu_w-__m256i-a-__m256i-b">__m256i __lasx_xvmulwod_d_wu_w (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_189">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_189">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_189">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_189">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmulwod_q_d-__m256i-a-__m256i-b">__m256i __lasx_xvmulwod_q_d (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_190">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_190">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_190">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_190">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmulwod_q_du-__m256i-a-__m256i-b">__m256i __lasx_xvmulwod_q_du (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_191">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_191">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_191">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_191">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvmulwod_q_du_d-__m256i-a-__m256i-b">__m256i __lasx_xvmulwod_q_du_d (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_192">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_192">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_192">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_192">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvneg_b-__m256i-a">__m256i __lasx_xvneg_b (__m256i a)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_193">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_193">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_193">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_193">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvneg_h-__m256i-a">__m256i __lasx_xvneg_h (__m256i a)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_194">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_194">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_194">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_194">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvneg_w-__m256i-a">__m256i __lasx_xvneg_w (__m256i a)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_195">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_195">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_195">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_195">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvneg_d-__m256i-a">__m256i __lasx_xvneg_d (__m256i a)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_196">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_196">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_196">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_196">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsadd_b-__m256i-a-__m256i-b">__m256i __lasx_xvsadd_b (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_197">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_197">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_197">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_197">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsadd_bu-__m256i-a-__m256i-b">__m256i __lasx_xvsadd_bu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_198">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_198">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_198">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_198">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsadd_h-__m256i-a-__m256i-b">__m256i __lasx_xvsadd_h (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_199">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_199">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_199">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_199">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsadd_hu-__m256i-a-__m256i-b">__m256i __lasx_xvsadd_hu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_200">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_200">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_200">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_200">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsadd_w-__m256i-a-__m256i-b">__m256i __lasx_xvsadd_w (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_201">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_201">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_201">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_201">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsadd_wu-__m256i-a-__m256i-b">__m256i __lasx_xvsadd_wu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_202">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_202">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_202">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_202">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsadd_d-__m256i-a-__m256i-b">__m256i __lasx_xvsadd_d (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_203">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_203">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_203">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_203">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsadd_du-__m256i-a-__m256i-b">__m256i __lasx_xvsadd_du (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_204">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_204">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_204">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_204">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvssub_b-__m256i-a-__m256i-b">__m256i __lasx_xvssub_b (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_205">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_205">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_205">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_205">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvssub_bu-__m256i-a-__m256i-b">__m256i __lasx_xvssub_bu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_206">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_206">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_206">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_206">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvssub_h-__m256i-a-__m256i-b">__m256i __lasx_xvssub_h (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_207">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_207">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_207">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_207">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvssub_hu-__m256i-a-__m256i-b">__m256i __lasx_xvssub_hu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_208">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_208">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_208">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_208">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvssub_w-__m256i-a-__m256i-b">__m256i __lasx_xvssub_w (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_209">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_209">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_209">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_209">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvssub_wu-__m256i-a-__m256i-b">__m256i __lasx_xvssub_wu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_210">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_210">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_210">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_210">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvssub_d-__m256i-a-__m256i-b">__m256i __lasx_xvssub_d (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_211">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_211">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_211">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_211">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvssub_du-__m256i-a-__m256i-b">__m256i __lasx_xvssub_du (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_212">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_212">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_212">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_212">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsub_b-__m256i-a-__m256i-b">__m256i __lasx_xvsub_b (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_213">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_213">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_213">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_213">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsub_h-__m256i-a-__m256i-b">__m256i __lasx_xvsub_h (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_214">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_214">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_214">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_214">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsub_w-__m256i-a-__m256i-b">__m256i __lasx_xvsub_w (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_215">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_215">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_215">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_215">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsub_d-__m256i-a-__m256i-b">__m256i __lasx_xvsub_d (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_216">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_216">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_216">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_216">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsub_q-__m256i-a-__m256i-b">__m256i __lasx_xvsub_q (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_217">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_217">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_217">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_217">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsubi_bu-__m256i-a-imm0_31-imm">__m256i __lasx_xvsubi_bu (__m256i a, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_218">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_218">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_218">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_218">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsubi_hu-__m256i-a-imm0_31-imm">__m256i __lasx_xvsubi_hu (__m256i a, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_219">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_219">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_219">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_219">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsubi_wu-__m256i-a-imm0_31-imm">__m256i __lasx_xvsubi_wu (__m256i a, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_220">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_220">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_220">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_220">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsubi_du-__m256i-a-imm0_31-imm">__m256i __lasx_xvsubi_du (__m256i a, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_221">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_221">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_221">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_221">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsubwev_h_b-__m256i-a-__m256i-b">__m256i __lasx_xvsubwev_h_b (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_222">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_222">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_222">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_222">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsubwev_h_bu-__m256i-a-__m256i-b">__m256i __lasx_xvsubwev_h_bu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_223">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_223">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_223">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_223">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsubwev_w_h-__m256i-a-__m256i-b">__m256i __lasx_xvsubwev_w_h (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_224">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_224">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_224">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_224">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsubwev_w_hu-__m256i-a-__m256i-b">__m256i __lasx_xvsubwev_w_hu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_225">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_225">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_225">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_225">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsubwev_d_w-__m256i-a-__m256i-b">__m256i __lasx_xvsubwev_d_w (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_226">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_226">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_226">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_226">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsubwev_d_wu-__m256i-a-__m256i-b">__m256i __lasx_xvsubwev_d_wu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_227">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_227">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_227">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_227">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsubwev_q_d-__m256i-a-__m256i-b">__m256i __lasx_xvsubwev_q_d (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_228">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_228">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_228">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_228">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsubwev_q_du-__m256i-a-__m256i-b">__m256i __lasx_xvsubwev_q_du (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_229">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_229">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_229">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_229">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsubwod_h_b-__m256i-a-__m256i-b">__m256i __lasx_xvsubwod_h_b (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_230">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_230">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_230">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_230">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsubwod_h_bu-__m256i-a-__m256i-b">__m256i __lasx_xvsubwod_h_bu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_231">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_231">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_231">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_231">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsubwod_w_h-__m256i-a-__m256i-b">__m256i __lasx_xvsubwod_w_h (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_232">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_232">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_232">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_232">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsubwod_w_hu-__m256i-a-__m256i-b">__m256i __lasx_xvsubwod_w_hu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_233">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_233">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_233">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_233">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsubwod_d_w-__m256i-a-__m256i-b">__m256i __lasx_xvsubwod_d_w (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_234">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_234">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_234">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_234">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsubwod_d_wu-__m256i-a-__m256i-b">__m256i __lasx_xvsubwod_d_wu (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_235">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_235">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_235">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_235">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsubwod_q_d-__m256i-a-__m256i-b">__m256i __lasx_xvsubwod_q_d (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_236">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_236">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_236">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_236">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m256i-__lasx_xvsubwod_q_du-__m256i-a-__m256i-b">__m256i __lasx_xvsubwod_q_du (__m256i a, __m256i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_237">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_237">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_237">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_237">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    </ul>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../logical/">Logical</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../memory/">Memory Load & Store</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../misc/">Misc</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../permutation/">Permutation</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../shift/">Shift</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../shuffling/">Shuffling</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../undocumented/">Undocumented Intrinsics</a>
                  </li>
              </ul>
              <p class="caption"><span class="caption-text">Lsx</span></p>
              <ul>
                  <li class="toctree-l1"><a class="reference internal" href="../../lsx/bitwise_operations/">Bitwise Operations</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lsx/branch/">Branch</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lsx/float_comparison/">Floating Point Comparison</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lsx/float_computation/">Floating Point Computation</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lsx/float_conversion/">Floating Point Conversion</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lsx/float_misc/">Floating Point Misc</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lsx/fma/">Fused Multiply-Add</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lsx/integer_comparison/">Integer Comparison</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lsx/integer_computation/">Integer Computation</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lsx/logical/">Logical</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lsx/memory/">Memory Load & Store</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lsx/misc/">Misc</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lsx/permutation/">Permutation</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lsx/shift/">Shift</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lsx/shuffling/">Shuffling</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lsx/undocumented/">Undocumented Intrinsics</a>
                  </li>
              </ul>
      </div>
    </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">
      <nav class="wy-nav-top" role="navigation" aria-label="Mobile navigation menu">
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../..">Unofficial LoongArch Intrinsics Guide</a>
        
      </nav>
      <div class="wy-nav-content">
        <div class="rst-content"><div role="navigation" aria-label="breadcrumbs navigation">
  <ul class="wy-breadcrumbs">
    <li><a href="../.." class="icon icon-home" aria-label="Docs"></a></li>
          <li class="breadcrumb-item">Lasx</li>
      <li class="breadcrumb-item active">Integer Computation</li>
    <li class="wy-breadcrumbs-aside">
    </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
            <div class="section" itemprop="articleBody">
              
                <h1 id="integer-computation">Integer Computation</h1>
<h2 id="__m256i-__lasx_xvadd_b-__m256i-a-__m256i-b">__m256i __lasx_xvadd_b (__m256i a, __m256i b)</h2>
<h3 id="synopsis">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvadd_b (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvadd.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description">Description</h3>
<p>Add 8-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = a.byte[i] + b.byte[i];
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvadd_h-__m256i-a-__m256i-b">__m256i __lasx_xvadd_h (__m256i a, __m256i b)</h2>
<h3 id="synopsis_1">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvadd_h (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvadd.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_1">Description</h3>
<p>Add 16-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_1">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = a.half[i] + b.half[i];
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_1">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvadd_w-__m256i-a-__m256i-b">__m256i __lasx_xvadd_w (__m256i a, __m256i b)</h2>
<h3 id="synopsis_2">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvadd_w (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvadd.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_2">Description</h3>
<p>Add 32-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_2">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = a.word[i] + b.word[i];
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_2">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvadd_d-__m256i-a-__m256i-b">__m256i __lasx_xvadd_d (__m256i a, __m256i b)</h2>
<h3 id="synopsis_3">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvadd_d (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvadd.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_3">Description</h3>
<p>Add 64-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_3">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = a.dword[i] + b.dword[i];
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_3">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvadd_q-__m256i-a-__m256i-b">__m256i __lasx_xvadd_q (__m256i a, __m256i b)</h2>
<h3 id="synopsis_4">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvadd_q (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvadd.q xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_4">Description</h3>
<p>Add 128-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_4">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] = a.qword[i] + b.qword[i];
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_4">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvabsd_b-__m256i-a-__m256i-b">__m256i __lasx_xvabsd_b (__m256i a, __m256i b)</h2>
<h3 id="synopsis_5">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvabsd_b (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvabsd.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_5">Description</h3>
<p>Compute absolute difference of signed 8-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_5">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = ((s8)a.byte[i] &gt; (s8)b.byte[i]) ? (a.byte[i] - b.byte[i])
                                                : (b.byte[i] - a.byte[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_5">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvabsd_bu-__m256i-a-__m256i-b">__m256i __lasx_xvabsd_bu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_6">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvabsd_bu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvabsd.bu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_6">Description</h3>
<p>Compute absolute difference of unsigned 8-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_6">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = ((u8)a.byte[i] &gt; (u8)b.byte[i]) ? (a.byte[i] - b.byte[i])
                                                : (b.byte[i] - a.byte[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_6">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvabsd_h-__m256i-a-__m256i-b">__m256i __lasx_xvabsd_h (__m256i a, __m256i b)</h2>
<h3 id="synopsis_7">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvabsd_h (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvabsd.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_7">Description</h3>
<p>Compute absolute difference of signed 16-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_7">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = ((s16)a.half[i] &gt; (s16)b.half[i]) ? (a.half[i] - b.half[i])
                                                  : (b.half[i] - a.half[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_7">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvabsd_hu-__m256i-a-__m256i-b">__m256i __lasx_xvabsd_hu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_8">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvabsd_hu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvabsd.hu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_8">Description</h3>
<p>Compute absolute difference of unsigned 16-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_8">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = ((u16)a.half[i] &gt; (u16)b.half[i]) ? (a.half[i] - b.half[i])
                                                  : (b.half[i] - a.half[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_8">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvabsd_w-__m256i-a-__m256i-b">__m256i __lasx_xvabsd_w (__m256i a, __m256i b)</h2>
<h3 id="synopsis_9">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvabsd_w (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvabsd.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_9">Description</h3>
<p>Compute absolute difference of signed 32-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_9">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = ((s32)a.word[i] &gt; (s32)b.word[i]) ? (a.word[i] - b.word[i])
                                                  : (b.word[i] - a.word[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_9">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvabsd_wu-__m256i-a-__m256i-b">__m256i __lasx_xvabsd_wu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_10">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvabsd_wu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvabsd.wu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_10">Description</h3>
<p>Compute absolute difference of unsigned 32-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_10">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = ((u32)a.word[i] &gt; (u32)b.word[i]) ? (a.word[i] - b.word[i])
                                                  : (b.word[i] - a.word[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_10">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvabsd_d-__m256i-a-__m256i-b">__m256i __lasx_xvabsd_d (__m256i a, __m256i b)</h2>
<h3 id="synopsis_11">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvabsd_d (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvabsd.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_11">Description</h3>
<p>Compute absolute difference of signed 64-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_11">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = ((s64)a.dword[i] &gt; (s64)b.dword[i])
                     ? (a.dword[i] - b.dword[i])
                     : (b.dword[i] - a.dword[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_11">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvabsd_du-__m256i-a-__m256i-b">__m256i __lasx_xvabsd_du (__m256i a, __m256i b)</h2>
<h3 id="synopsis_12">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvabsd_du (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvabsd.du xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_12">Description</h3>
<p>Compute absolute difference of unsigned 64-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_12">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = ((u64)a.dword[i] &gt; (u64)b.dword[i])
                     ? (a.dword[i] - b.dword[i])
                     : (b.dword[i] - a.dword[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_12">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvadda_b-__m256i-a-__m256i-b">__m256i __lasx_xvadda_b (__m256i a, __m256i b)</h2>
<h3 id="synopsis_13">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvadda_b (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvadda.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_13">Description</h3>
<p>Add absolute of 8-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_13">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = abs((s8)a.byte[i]) + abs((s8)b.byte[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_13">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvadda_h-__m256i-a-__m256i-b">__m256i __lasx_xvadda_h (__m256i a, __m256i b)</h2>
<h3 id="synopsis_14">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvadda_h (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvadda.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_14">Description</h3>
<p>Add absolute of 16-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_14">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = abs((s16)a.half[i]) + abs((s16)b.half[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_14">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvadda_w-__m256i-a-__m256i-b">__m256i __lasx_xvadda_w (__m256i a, __m256i b)</h2>
<h3 id="synopsis_15">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvadda_w (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvadda.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_15">Description</h3>
<p>Add absolute of 32-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_15">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = abs((s32)a.word[i]) + abs((s32)b.word[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_15">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvadda_d-__m256i-a-__m256i-b">__m256i __lasx_xvadda_d (__m256i a, __m256i b)</h2>
<h3 id="synopsis_16">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvadda_d (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvadda.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_16">Description</h3>
<p>Add absolute of 64-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_16">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = abs((s64)a.dword[i]) + abs((s64)b.dword[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_16">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddi_bu-__m256i-a-imm0_31-imm">__m256i __lasx_xvaddi_bu (__m256i a, imm0_31 imm)</h2>
<h3 id="synopsis_17">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddi_bu (__m256i a, imm0_31 imm)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddi.bu xr, xr, imm
CPU Flags: LASX
</code></pre>
<h3 id="description_17">Description</h3>
<p>Add 8-bit elements in <code>a</code> and <code>imm</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_17">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = a.byte[i] + imm;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_17">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddi_hu-__m256i-a-imm0_31-imm">__m256i __lasx_xvaddi_hu (__m256i a, imm0_31 imm)</h2>
<h3 id="synopsis_18">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddi_hu (__m256i a, imm0_31 imm)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddi.hu xr, xr, imm
CPU Flags: LASX
</code></pre>
<h3 id="description_18">Description</h3>
<p>Add 16-bit elements in <code>a</code> and <code>imm</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_18">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = a.half[i] + imm;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_18">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddi_wu-__m256i-a-imm0_31-imm">__m256i __lasx_xvaddi_wu (__m256i a, imm0_31 imm)</h2>
<h3 id="synopsis_19">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddi_wu (__m256i a, imm0_31 imm)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddi.wu xr, xr, imm
CPU Flags: LASX
</code></pre>
<h3 id="description_19">Description</h3>
<p>Add 32-bit elements in <code>a</code> and <code>imm</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_19">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = a.word[i] + imm;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_19">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddi_du-__m256i-a-imm0_31-imm">__m256i __lasx_xvaddi_du (__m256i a, imm0_31 imm)</h2>
<h3 id="synopsis_20">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddi_du (__m256i a, imm0_31 imm)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddi.du xr, xr, imm
CPU Flags: LASX
</code></pre>
<h3 id="description_20">Description</h3>
<p>Add 64-bit elements in <code>a</code> and <code>imm</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_20">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = a.dword[i] + imm;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_20">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddwev_h_b-__m256i-a-__m256i-b">__m256i __lasx_xvaddwev_h_b (__m256i a, __m256i b)</h2>
<h3 id="synopsis_21">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddwev_h_b (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddwev.h.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_21">Description</h3>
<p>Add even-positioned signed 8-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 16-bit result in <code>dst</code>.</p>
<h3 id="operation_21">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (s16)(s8)a.byte[2 * i] + (s16)(s8)b.byte[2 * i];
}

// Expands to:

if (0) {
  dst.half[0] = ((s16)((s8)a.byte[0])) + ((s16)((s8)b.byte[0]));
  dst.half[1] = ((s16)((s8)a.byte[2])) + ((s16)((s8)b.byte[2]));
  dst.half[2] = ((s16)((s8)a.byte[4])) + ((s16)((s8)b.byte[4]));
  dst.half[3] = ((s16)((s8)a.byte[6])) + ((s16)((s8)b.byte[6]));
  dst.half[4] = ((s16)((s8)a.byte[8])) + ((s16)((s8)b.byte[8]));
  dst.half[5] = ((s16)((s8)a.byte[10])) + ((s16)((s8)b.byte[10]));
  dst.half[6] = ((s16)((s8)a.byte[12])) + ((s16)((s8)b.byte[12]));
  dst.half[7] = ((s16)((s8)a.byte[14])) + ((s16)((s8)b.byte[14]));
  dst.half[8] = ((s16)((s8)a.byte[16])) + ((s16)((s8)b.byte[16]));
  dst.half[9] = ((s16)((s8)a.byte[18])) + ((s16)((s8)b.byte[18]));
  dst.half[10] = ((s16)((s8)a.byte[20])) + ((s16)((s8)b.byte[20]));
  dst.half[11] = ((s16)((s8)a.byte[22])) + ((s16)((s8)b.byte[22]));
  dst.half[12] = ((s16)((s8)a.byte[24])) + ((s16)((s8)b.byte[24]));
  dst.half[13] = ((s16)((s8)a.byte[26])) + ((s16)((s8)b.byte[26]));
  dst.half[14] = ((s16)((s8)a.byte[28])) + ((s16)((s8)b.byte[28]));
  dst.half[15] = ((s16)((s8)a.byte[30])) + ((s16)((s8)b.byte[30]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_21">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddwev_h_bu-__m256i-a-__m256i-b">__m256i __lasx_xvaddwev_h_bu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_22">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddwev_h_bu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddwev.h.bu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_22">Description</h3>
<p>Add even-positioned unsigned 8-bit elements in <code>a</code> and unsigned elements in <code>b</code>, save the 16-bit result in <code>dst</code>.</p>
<h3 id="operation_22">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (u16)(u8)a.byte[2 * i] + (u16)(u8)b.byte[2 * i];
}

// Expands to:

if (0) {
  dst.half[0] = ((u16)((u8)a.byte[0])) + ((u16)((u8)b.byte[0]));
  dst.half[1] = ((u16)((u8)a.byte[2])) + ((u16)((u8)b.byte[2]));
  dst.half[2] = ((u16)((u8)a.byte[4])) + ((u16)((u8)b.byte[4]));
  dst.half[3] = ((u16)((u8)a.byte[6])) + ((u16)((u8)b.byte[6]));
  dst.half[4] = ((u16)((u8)a.byte[8])) + ((u16)((u8)b.byte[8]));
  dst.half[5] = ((u16)((u8)a.byte[10])) + ((u16)((u8)b.byte[10]));
  dst.half[6] = ((u16)((u8)a.byte[12])) + ((u16)((u8)b.byte[12]));
  dst.half[7] = ((u16)((u8)a.byte[14])) + ((u16)((u8)b.byte[14]));
  dst.half[8] = ((u16)((u8)a.byte[16])) + ((u16)((u8)b.byte[16]));
  dst.half[9] = ((u16)((u8)a.byte[18])) + ((u16)((u8)b.byte[18]));
  dst.half[10] = ((u16)((u8)a.byte[20])) + ((u16)((u8)b.byte[20]));
  dst.half[11] = ((u16)((u8)a.byte[22])) + ((u16)((u8)b.byte[22]));
  dst.half[12] = ((u16)((u8)a.byte[24])) + ((u16)((u8)b.byte[24]));
  dst.half[13] = ((u16)((u8)a.byte[26])) + ((u16)((u8)b.byte[26]));
  dst.half[14] = ((u16)((u8)a.byte[28])) + ((u16)((u8)b.byte[28]));
  dst.half[15] = ((u16)((u8)a.byte[30])) + ((u16)((u8)b.byte[30]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_22">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddwev_h_bu_b-__m256i-a-__m256i-b">__m256i __lasx_xvaddwev_h_bu_b (__m256i a, __m256i b)</h2>
<h3 id="synopsis_23">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddwev_h_bu_b (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddwev.h.bu.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_23">Description</h3>
<p>Add even-positioned unsigned 8-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 16-bit result in <code>dst</code>.</p>
<h3 id="operation_23">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (u16)(u8)a.byte[2 * i] + (s16)(s8)b.byte[2 * i];
}

// Expands to:

if (0) {
  dst.half[0] = ((u16)((u8)a.byte[0])) + ((s16)((s8)b.byte[0]));
  dst.half[1] = ((u16)((u8)a.byte[2])) + ((s16)((s8)b.byte[2]));
  dst.half[2] = ((u16)((u8)a.byte[4])) + ((s16)((s8)b.byte[4]));
  dst.half[3] = ((u16)((u8)a.byte[6])) + ((s16)((s8)b.byte[6]));
  dst.half[4] = ((u16)((u8)a.byte[8])) + ((s16)((s8)b.byte[8]));
  dst.half[5] = ((u16)((u8)a.byte[10])) + ((s16)((s8)b.byte[10]));
  dst.half[6] = ((u16)((u8)a.byte[12])) + ((s16)((s8)b.byte[12]));
  dst.half[7] = ((u16)((u8)a.byte[14])) + ((s16)((s8)b.byte[14]));
  dst.half[8] = ((u16)((u8)a.byte[16])) + ((s16)((s8)b.byte[16]));
  dst.half[9] = ((u16)((u8)a.byte[18])) + ((s16)((s8)b.byte[18]));
  dst.half[10] = ((u16)((u8)a.byte[20])) + ((s16)((s8)b.byte[20]));
  dst.half[11] = ((u16)((u8)a.byte[22])) + ((s16)((s8)b.byte[22]));
  dst.half[12] = ((u16)((u8)a.byte[24])) + ((s16)((s8)b.byte[24]));
  dst.half[13] = ((u16)((u8)a.byte[26])) + ((s16)((s8)b.byte[26]));
  dst.half[14] = ((u16)((u8)a.byte[28])) + ((s16)((s8)b.byte[28]));
  dst.half[15] = ((u16)((u8)a.byte[30])) + ((s16)((s8)b.byte[30]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_23">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddwev_w_h-__m256i-a-__m256i-b">__m256i __lasx_xvaddwev_w_h (__m256i a, __m256i b)</h2>
<h3 id="synopsis_24">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddwev_w_h (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddwev.w.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_24">Description</h3>
<p>Add even-positioned signed 16-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 32-bit result in <code>dst</code>.</p>
<h3 id="operation_24">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (s32)(s16)a.half[2 * i] + (s32)(s16)b.half[2 * i];
}

// Expands to:

if (0) {
  dst.word[0] = ((s32)((s16)a.half[0])) + ((s32)((s16)b.half[0]));
  dst.word[1] = ((s32)((s16)a.half[2])) + ((s32)((s16)b.half[2]));
  dst.word[2] = ((s32)((s16)a.half[4])) + ((s32)((s16)b.half[4]));
  dst.word[3] = ((s32)((s16)a.half[6])) + ((s32)((s16)b.half[6]));
  dst.word[4] = ((s32)((s16)a.half[8])) + ((s32)((s16)b.half[8]));
  dst.word[5] = ((s32)((s16)a.half[10])) + ((s32)((s16)b.half[10]));
  dst.word[6] = ((s32)((s16)a.half[12])) + ((s32)((s16)b.half[12]));
  dst.word[7] = ((s32)((s16)a.half[14])) + ((s32)((s16)b.half[14]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_24">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddwev_w_hu-__m256i-a-__m256i-b">__m256i __lasx_xvaddwev_w_hu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_25">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddwev_w_hu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddwev.w.hu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_25">Description</h3>
<p>Add even-positioned unsigned 16-bit elements in <code>a</code> and unsigned elements in <code>b</code>, save the 32-bit result in <code>dst</code>.</p>
<h3 id="operation_25">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (u32)(u16)a.half[2 * i] + (u32)(u16)b.half[2 * i];
}

// Expands to:

if (0) {
  dst.word[0] = ((u32)((u16)a.half[0])) + ((u32)((u16)b.half[0]));
  dst.word[1] = ((u32)((u16)a.half[2])) + ((u32)((u16)b.half[2]));
  dst.word[2] = ((u32)((u16)a.half[4])) + ((u32)((u16)b.half[4]));
  dst.word[3] = ((u32)((u16)a.half[6])) + ((u32)((u16)b.half[6]));
  dst.word[4] = ((u32)((u16)a.half[8])) + ((u32)((u16)b.half[8]));
  dst.word[5] = ((u32)((u16)a.half[10])) + ((u32)((u16)b.half[10]));
  dst.word[6] = ((u32)((u16)a.half[12])) + ((u32)((u16)b.half[12]));
  dst.word[7] = ((u32)((u16)a.half[14])) + ((u32)((u16)b.half[14]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_25">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddwev_w_hu_h-__m256i-a-__m256i-b">__m256i __lasx_xvaddwev_w_hu_h (__m256i a, __m256i b)</h2>
<h3 id="synopsis_26">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddwev_w_hu_h (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddwev.w.hu.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_26">Description</h3>
<p>Add even-positioned unsigned 16-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 32-bit result in <code>dst</code>.</p>
<h3 id="operation_26">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (u32)(u16)a.half[2 * i] + (s32)(s16)b.half[2 * i];
}

// Expands to:

if (0) {
  dst.word[0] = ((u32)((u16)a.half[0])) + ((s32)((s16)b.half[0]));
  dst.word[1] = ((u32)((u16)a.half[2])) + ((s32)((s16)b.half[2]));
  dst.word[2] = ((u32)((u16)a.half[4])) + ((s32)((s16)b.half[4]));
  dst.word[3] = ((u32)((u16)a.half[6])) + ((s32)((s16)b.half[6]));
  dst.word[4] = ((u32)((u16)a.half[8])) + ((s32)((s16)b.half[8]));
  dst.word[5] = ((u32)((u16)a.half[10])) + ((s32)((s16)b.half[10]));
  dst.word[6] = ((u32)((u16)a.half[12])) + ((s32)((s16)b.half[12]));
  dst.word[7] = ((u32)((u16)a.half[14])) + ((s32)((s16)b.half[14]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_26">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddwev_d_w-__m256i-a-__m256i-b">__m256i __lasx_xvaddwev_d_w (__m256i a, __m256i b)</h2>
<h3 id="synopsis_27">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddwev_d_w (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddwev.d.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_27">Description</h3>
<p>Add even-positioned signed 32-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 64-bit result in <code>dst</code>.</p>
<h3 id="operation_27">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (s64)(s32)a.word[2 * i] + (s64)(s32)b.word[2 * i];
}

// Expands to:

if (0) {
  dst.dword[0] = ((s64)((s32)a.word[0])) + ((s64)((s32)b.word[0]));
  dst.dword[1] = ((s64)((s32)a.word[2])) + ((s64)((s32)b.word[2]));
  dst.dword[2] = ((s64)((s32)a.word[4])) + ((s64)((s32)b.word[4]));
  dst.dword[3] = ((s64)((s32)a.word[6])) + ((s64)((s32)b.word[6]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_27">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddwev_d_wu-__m256i-a-__m256i-b">__m256i __lasx_xvaddwev_d_wu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_28">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddwev_d_wu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddwev.d.wu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_28">Description</h3>
<p>Add even-positioned unsigned 32-bit elements in <code>a</code> and unsigned elements in <code>b</code>, save the 64-bit result in <code>dst</code>.</p>
<h3 id="operation_28">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (u64)(u32)a.word[2 * i] + (u64)(u32)b.word[2 * i];
}

// Expands to:

if (0) {
  dst.dword[0] = ((u64)((u32)a.word[0])) + ((u64)((u32)b.word[0]));
  dst.dword[1] = ((u64)((u32)a.word[2])) + ((u64)((u32)b.word[2]));
  dst.dword[2] = ((u64)((u32)a.word[4])) + ((u64)((u32)b.word[4]));
  dst.dword[3] = ((u64)((u32)a.word[6])) + ((u64)((u32)b.word[6]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_28">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddwev_d_wu_w-__m256i-a-__m256i-b">__m256i __lasx_xvaddwev_d_wu_w (__m256i a, __m256i b)</h2>
<h3 id="synopsis_29">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddwev_d_wu_w (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddwev.d.wu.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_29">Description</h3>
<p>Add even-positioned unsigned 32-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 64-bit result in <code>dst</code>.</p>
<h3 id="operation_29">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (u64)(u32)a.word[2 * i] + (s64)(s32)b.word[2 * i];
}

// Expands to:

if (0) {
  dst.dword[0] = ((u64)((u32)a.word[0])) + ((s64)((s32)b.word[0]));
  dst.dword[1] = ((u64)((u32)a.word[2])) + ((s64)((s32)b.word[2]));
  dst.dword[2] = ((u64)((u32)a.word[4])) + ((s64)((s32)b.word[4]));
  dst.dword[3] = ((u64)((u32)a.word[6])) + ((s64)((s32)b.word[6]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_29">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddwev_q_d-__m256i-a-__m256i-b">__m256i __lasx_xvaddwev_q_d (__m256i a, __m256i b)</h2>
<h3 id="synopsis_30">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddwev_q_d (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddwev.q.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_30">Description</h3>
<p>Add even-positioned signed 64-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 128-bit result in <code>dst</code>.</p>
<h3 id="operation_30">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] = (s128)(s64)a.dword[2 * i] + (s128)(s64)b.dword[2 * i];
}

// Expands to:

if (0) {
  dst.qword[0] = ((s128)((s64)a.dword[0])) + ((s128)((s64)b.dword[0]));
  dst.qword[1] = ((s128)((s64)a.dword[2])) + ((s128)((s64)b.dword[2]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_30">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddwev_q_du-__m256i-a-__m256i-b">__m256i __lasx_xvaddwev_q_du (__m256i a, __m256i b)</h2>
<h3 id="synopsis_31">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddwev_q_du (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddwev.q.du xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_31">Description</h3>
<p>Add even-positioned unsigned 64-bit elements in <code>a</code> and unsigned elements in <code>b</code>, save the 128-bit result in <code>dst</code>.</p>
<h3 id="operation_31">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] = (u128)(u64)a.dword[2 * i] + (u128)(u64)b.dword[2 * i];
}

// Expands to:

if (0) {
  dst.qword[0] = ((u128)((u64)a.dword[0])) + ((u128)((u64)b.dword[0]));
  dst.qword[1] = ((u128)((u64)a.dword[2])) + ((u128)((u64)b.dword[2]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_31">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddwev_q_du_d-__m256i-a-__m256i-b">__m256i __lasx_xvaddwev_q_du_d (__m256i a, __m256i b)</h2>
<h3 id="synopsis_32">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddwev_q_du_d (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddwev.q.du.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_32">Description</h3>
<p>Add even-positioned unsigned 64-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 128-bit result in <code>dst</code>.</p>
<h3 id="operation_32">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] = (u128)(u64)a.dword[2 * i] + (s128)(s64)b.dword[2 * i];
}

// Expands to:

if (0) {
  dst.qword[0] = ((u128)((u64)a.dword[0])) + ((s128)((s64)b.dword[0]));
  dst.qword[1] = ((u128)((u64)a.dword[2])) + ((s128)((s64)b.dword[2]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_32">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddwod_h_b-__m256i-a-__m256i-b">__m256i __lasx_xvaddwod_h_b (__m256i a, __m256i b)</h2>
<h3 id="synopsis_33">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddwod_h_b (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddwod.h.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_33">Description</h3>
<p>Add odd-positioned signed 8-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 16-bit result in <code>dst</code>.</p>
<h3 id="operation_33">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (s16)(s8)a.byte[2 * i + 1] + (s16)(s8)b.byte[2 * i + 1];
}

// Expands to:

if (0) {
  dst.half[0] = ((s16)((s8)a.byte[1])) + ((s16)((s8)b.byte[1]));
  dst.half[1] = ((s16)((s8)a.byte[3])) + ((s16)((s8)b.byte[3]));
  dst.half[2] = ((s16)((s8)a.byte[5])) + ((s16)((s8)b.byte[5]));
  dst.half[3] = ((s16)((s8)a.byte[7])) + ((s16)((s8)b.byte[7]));
  dst.half[4] = ((s16)((s8)a.byte[9])) + ((s16)((s8)b.byte[9]));
  dst.half[5] = ((s16)((s8)a.byte[11])) + ((s16)((s8)b.byte[11]));
  dst.half[6] = ((s16)((s8)a.byte[13])) + ((s16)((s8)b.byte[13]));
  dst.half[7] = ((s16)((s8)a.byte[15])) + ((s16)((s8)b.byte[15]));
  dst.half[8] = ((s16)((s8)a.byte[17])) + ((s16)((s8)b.byte[17]));
  dst.half[9] = ((s16)((s8)a.byte[19])) + ((s16)((s8)b.byte[19]));
  dst.half[10] = ((s16)((s8)a.byte[21])) + ((s16)((s8)b.byte[21]));
  dst.half[11] = ((s16)((s8)a.byte[23])) + ((s16)((s8)b.byte[23]));
  dst.half[12] = ((s16)((s8)a.byte[25])) + ((s16)((s8)b.byte[25]));
  dst.half[13] = ((s16)((s8)a.byte[27])) + ((s16)((s8)b.byte[27]));
  dst.half[14] = ((s16)((s8)a.byte[29])) + ((s16)((s8)b.byte[29]));
  dst.half[15] = ((s16)((s8)a.byte[31])) + ((s16)((s8)b.byte[31]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_33">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddwod_h_bu-__m256i-a-__m256i-b">__m256i __lasx_xvaddwod_h_bu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_34">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddwod_h_bu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddwod.h.bu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_34">Description</h3>
<p>Add odd-positioned unsigned 8-bit elements in <code>a</code> and unsigned elements in <code>b</code>, save the 16-bit result in <code>dst</code>.</p>
<h3 id="operation_34">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (u16)(u8)a.byte[2 * i + 1] + (u16)(u8)b.byte[2 * i + 1];
}

// Expands to:

if (0) {
  dst.half[0] = ((u16)((u8)a.byte[1])) + ((u16)((u8)b.byte[1]));
  dst.half[1] = ((u16)((u8)a.byte[3])) + ((u16)((u8)b.byte[3]));
  dst.half[2] = ((u16)((u8)a.byte[5])) + ((u16)((u8)b.byte[5]));
  dst.half[3] = ((u16)((u8)a.byte[7])) + ((u16)((u8)b.byte[7]));
  dst.half[4] = ((u16)((u8)a.byte[9])) + ((u16)((u8)b.byte[9]));
  dst.half[5] = ((u16)((u8)a.byte[11])) + ((u16)((u8)b.byte[11]));
  dst.half[6] = ((u16)((u8)a.byte[13])) + ((u16)((u8)b.byte[13]));
  dst.half[7] = ((u16)((u8)a.byte[15])) + ((u16)((u8)b.byte[15]));
  dst.half[8] = ((u16)((u8)a.byte[17])) + ((u16)((u8)b.byte[17]));
  dst.half[9] = ((u16)((u8)a.byte[19])) + ((u16)((u8)b.byte[19]));
  dst.half[10] = ((u16)((u8)a.byte[21])) + ((u16)((u8)b.byte[21]));
  dst.half[11] = ((u16)((u8)a.byte[23])) + ((u16)((u8)b.byte[23]));
  dst.half[12] = ((u16)((u8)a.byte[25])) + ((u16)((u8)b.byte[25]));
  dst.half[13] = ((u16)((u8)a.byte[27])) + ((u16)((u8)b.byte[27]));
  dst.half[14] = ((u16)((u8)a.byte[29])) + ((u16)((u8)b.byte[29]));
  dst.half[15] = ((u16)((u8)a.byte[31])) + ((u16)((u8)b.byte[31]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_34">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddwod_h_bu_b-__m256i-a-__m256i-b">__m256i __lasx_xvaddwod_h_bu_b (__m256i a, __m256i b)</h2>
<h3 id="synopsis_35">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddwod_h_bu_b (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddwod.h.bu.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_35">Description</h3>
<p>Add odd-positioned unsigned 8-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 16-bit result in <code>dst</code>.</p>
<h3 id="operation_35">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (u16)(u8)a.byte[2 * i + 1] + (s16)(s8)b.byte[2 * i + 1];
}

// Expands to:

if (0) {
  dst.half[0] = ((u16)((u8)a.byte[1])) + ((s16)((s8)b.byte[1]));
  dst.half[1] = ((u16)((u8)a.byte[3])) + ((s16)((s8)b.byte[3]));
  dst.half[2] = ((u16)((u8)a.byte[5])) + ((s16)((s8)b.byte[5]));
  dst.half[3] = ((u16)((u8)a.byte[7])) + ((s16)((s8)b.byte[7]));
  dst.half[4] = ((u16)((u8)a.byte[9])) + ((s16)((s8)b.byte[9]));
  dst.half[5] = ((u16)((u8)a.byte[11])) + ((s16)((s8)b.byte[11]));
  dst.half[6] = ((u16)((u8)a.byte[13])) + ((s16)((s8)b.byte[13]));
  dst.half[7] = ((u16)((u8)a.byte[15])) + ((s16)((s8)b.byte[15]));
  dst.half[8] = ((u16)((u8)a.byte[17])) + ((s16)((s8)b.byte[17]));
  dst.half[9] = ((u16)((u8)a.byte[19])) + ((s16)((s8)b.byte[19]));
  dst.half[10] = ((u16)((u8)a.byte[21])) + ((s16)((s8)b.byte[21]));
  dst.half[11] = ((u16)((u8)a.byte[23])) + ((s16)((s8)b.byte[23]));
  dst.half[12] = ((u16)((u8)a.byte[25])) + ((s16)((s8)b.byte[25]));
  dst.half[13] = ((u16)((u8)a.byte[27])) + ((s16)((s8)b.byte[27]));
  dst.half[14] = ((u16)((u8)a.byte[29])) + ((s16)((s8)b.byte[29]));
  dst.half[15] = ((u16)((u8)a.byte[31])) + ((s16)((s8)b.byte[31]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_35">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddwod_w_h-__m256i-a-__m256i-b">__m256i __lasx_xvaddwod_w_h (__m256i a, __m256i b)</h2>
<h3 id="synopsis_36">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddwod_w_h (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddwod.w.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_36">Description</h3>
<p>Add odd-positioned signed 16-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 32-bit result in <code>dst</code>.</p>
<h3 id="operation_36">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (s32)(s16)a.half[2 * i + 1] + (s32)(s16)b.half[2 * i + 1];
}

// Expands to:

if (0) {
  dst.word[0] = ((s32)((s16)a.half[1])) + ((s32)((s16)b.half[1]));
  dst.word[1] = ((s32)((s16)a.half[3])) + ((s32)((s16)b.half[3]));
  dst.word[2] = ((s32)((s16)a.half[5])) + ((s32)((s16)b.half[5]));
  dst.word[3] = ((s32)((s16)a.half[7])) + ((s32)((s16)b.half[7]));
  dst.word[4] = ((s32)((s16)a.half[9])) + ((s32)((s16)b.half[9]));
  dst.word[5] = ((s32)((s16)a.half[11])) + ((s32)((s16)b.half[11]));
  dst.word[6] = ((s32)((s16)a.half[13])) + ((s32)((s16)b.half[13]));
  dst.word[7] = ((s32)((s16)a.half[15])) + ((s32)((s16)b.half[15]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_36">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddwod_w_hu-__m256i-a-__m256i-b">__m256i __lasx_xvaddwod_w_hu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_37">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddwod_w_hu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddwod.w.hu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_37">Description</h3>
<p>Add odd-positioned unsigned 16-bit elements in <code>a</code> and unsigned elements in <code>b</code>, save the 32-bit result in <code>dst</code>.</p>
<h3 id="operation_37">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (u32)(u16)a.half[2 * i + 1] + (u32)(u16)b.half[2 * i + 1];
}

// Expands to:

if (0) {
  dst.word[0] = ((u32)((u16)a.half[1])) + ((u32)((u16)b.half[1]));
  dst.word[1] = ((u32)((u16)a.half[3])) + ((u32)((u16)b.half[3]));
  dst.word[2] = ((u32)((u16)a.half[5])) + ((u32)((u16)b.half[5]));
  dst.word[3] = ((u32)((u16)a.half[7])) + ((u32)((u16)b.half[7]));
  dst.word[4] = ((u32)((u16)a.half[9])) + ((u32)((u16)b.half[9]));
  dst.word[5] = ((u32)((u16)a.half[11])) + ((u32)((u16)b.half[11]));
  dst.word[6] = ((u32)((u16)a.half[13])) + ((u32)((u16)b.half[13]));
  dst.word[7] = ((u32)((u16)a.half[15])) + ((u32)((u16)b.half[15]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_37">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddwod_w_hu_h-__m256i-a-__m256i-b">__m256i __lasx_xvaddwod_w_hu_h (__m256i a, __m256i b)</h2>
<h3 id="synopsis_38">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddwod_w_hu_h (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddwod.w.hu.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_38">Description</h3>
<p>Add odd-positioned unsigned 16-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 32-bit result in <code>dst</code>.</p>
<h3 id="operation_38">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (u32)(u16)a.half[2 * i + 1] + (s32)(s16)b.half[2 * i + 1];
}

// Expands to:

if (0) {
  dst.word[0] = ((u32)((u16)a.half[1])) + ((s32)((s16)b.half[1]));
  dst.word[1] = ((u32)((u16)a.half[3])) + ((s32)((s16)b.half[3]));
  dst.word[2] = ((u32)((u16)a.half[5])) + ((s32)((s16)b.half[5]));
  dst.word[3] = ((u32)((u16)a.half[7])) + ((s32)((s16)b.half[7]));
  dst.word[4] = ((u32)((u16)a.half[9])) + ((s32)((s16)b.half[9]));
  dst.word[5] = ((u32)((u16)a.half[11])) + ((s32)((s16)b.half[11]));
  dst.word[6] = ((u32)((u16)a.half[13])) + ((s32)((s16)b.half[13]));
  dst.word[7] = ((u32)((u16)a.half[15])) + ((s32)((s16)b.half[15]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_38">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddwod_d_w-__m256i-a-__m256i-b">__m256i __lasx_xvaddwod_d_w (__m256i a, __m256i b)</h2>
<h3 id="synopsis_39">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddwod_d_w (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddwod.d.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_39">Description</h3>
<p>Add odd-positioned signed 32-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 64-bit result in <code>dst</code>.</p>
<h3 id="operation_39">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (s64)(s32)a.word[2 * i + 1] + (s64)(s32)b.word[2 * i + 1];
}

// Expands to:

if (0) {
  dst.dword[0] = ((s64)((s32)a.word[1])) + ((s64)((s32)b.word[1]));
  dst.dword[1] = ((s64)((s32)a.word[3])) + ((s64)((s32)b.word[3]));
  dst.dword[2] = ((s64)((s32)a.word[5])) + ((s64)((s32)b.word[5]));
  dst.dword[3] = ((s64)((s32)a.word[7])) + ((s64)((s32)b.word[7]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_39">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddwod_d_wu-__m256i-a-__m256i-b">__m256i __lasx_xvaddwod_d_wu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_40">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddwod_d_wu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddwod.d.wu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_40">Description</h3>
<p>Add odd-positioned unsigned 32-bit elements in <code>a</code> and unsigned elements in <code>b</code>, save the 64-bit result in <code>dst</code>.</p>
<h3 id="operation_40">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (u64)(u32)a.word[2 * i + 1] + (u64)(u32)b.word[2 * i + 1];
}

// Expands to:

if (0) {
  dst.dword[0] = ((u64)((u32)a.word[1])) + ((u64)((u32)b.word[1]));
  dst.dword[1] = ((u64)((u32)a.word[3])) + ((u64)((u32)b.word[3]));
  dst.dword[2] = ((u64)((u32)a.word[5])) + ((u64)((u32)b.word[5]));
  dst.dword[3] = ((u64)((u32)a.word[7])) + ((u64)((u32)b.word[7]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_40">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddwod_d_wu_w-__m256i-a-__m256i-b">__m256i __lasx_xvaddwod_d_wu_w (__m256i a, __m256i b)</h2>
<h3 id="synopsis_41">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddwod_d_wu_w (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddwod.d.wu.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_41">Description</h3>
<p>Add odd-positioned unsigned 32-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 64-bit result in <code>dst</code>.</p>
<h3 id="operation_41">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (u64)(u32)a.word[2 * i + 1] + (s64)(s32)b.word[2 * i + 1];
}

// Expands to:

if (0) {
  dst.dword[0] = ((u64)((u32)a.word[1])) + ((s64)((s32)b.word[1]));
  dst.dword[1] = ((u64)((u32)a.word[3])) + ((s64)((s32)b.word[3]));
  dst.dword[2] = ((u64)((u32)a.word[5])) + ((s64)((s32)b.word[5]));
  dst.dword[3] = ((u64)((u32)a.word[7])) + ((s64)((s32)b.word[7]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_41">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddwod_q_d-__m256i-a-__m256i-b">__m256i __lasx_xvaddwod_q_d (__m256i a, __m256i b)</h2>
<h3 id="synopsis_42">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddwod_q_d (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddwod.q.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_42">Description</h3>
<p>Add odd-positioned signed 64-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 128-bit result in <code>dst</code>.</p>
<h3 id="operation_42">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] = (s128)(s64)a.dword[2 * i + 1] + (s128)(s64)b.dword[2 * i + 1];
}

// Expands to:

if (0) {
  dst.qword[0] = ((s128)((s64)a.dword[1])) + ((s128)((s64)b.dword[1]));
  dst.qword[1] = ((s128)((s64)a.dword[3])) + ((s128)((s64)b.dword[3]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_42">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddwod_q_du-__m256i-a-__m256i-b">__m256i __lasx_xvaddwod_q_du (__m256i a, __m256i b)</h2>
<h3 id="synopsis_43">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddwod_q_du (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddwod.q.du xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_43">Description</h3>
<p>Add odd-positioned unsigned 64-bit elements in <code>a</code> and unsigned elements in <code>b</code>, save the 128-bit result in <code>dst</code>.</p>
<h3 id="operation_43">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] = (u128)(u64)a.dword[2 * i + 1] + (u128)(u64)b.dword[2 * i + 1];
}

// Expands to:

if (0) {
  dst.qword[0] = ((u128)((u64)a.dword[1])) + ((u128)((u64)b.dword[1]));
  dst.qword[1] = ((u128)((u64)a.dword[3])) + ((u128)((u64)b.dword[3]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_43">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvaddwod_q_du_d-__m256i-a-__m256i-b">__m256i __lasx_xvaddwod_q_du_d (__m256i a, __m256i b)</h2>
<h3 id="synopsis_44">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvaddwod_q_du_d (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvaddwod.q.du.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_44">Description</h3>
<p>Add odd-positioned unsigned 64-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 128-bit result in <code>dst</code>.</p>
<h3 id="operation_44">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] = (u128)(u64)a.dword[2 * i + 1] + (s128)(s64)b.dword[2 * i + 1];
}

// Expands to:

if (0) {
  dst.qword[0] = ((u128)((u64)a.dword[1])) + ((s128)((s64)b.dword[1]));
  dst.qword[1] = ((u128)((u64)a.dword[3])) + ((s128)((s64)b.dword[3]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_44">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvavg_b-__m256i-a-__m256i-b">__m256i __lasx_xvavg_b (__m256i a, __m256i b)</h2>
<h3 id="synopsis_45">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvavg_b (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvavg.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_45">Description</h3>
<p>Compute the average (rounded towards negative infinity) of signed 8-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_45">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = ((s8)a.byte[i] &gt;&gt; 1) + ((s8)b.byte[i] &gt;&gt; 1) +
                ((a.byte[i] &amp; b.byte[i]) &amp; 1);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_45">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvavg_bu-__m256i-a-__m256i-b">__m256i __lasx_xvavg_bu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_46">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvavg_bu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvavg.bu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_46">Description</h3>
<p>Compute the average (rounded towards negative infinity) of unsigned 8-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_46">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = ((u8)a.byte[i] &gt;&gt; 1) + ((u8)b.byte[i] &gt;&gt; 1) +
                ((a.byte[i] &amp; b.byte[i]) &amp; 1);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_46">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvavg_h-__m256i-a-__m256i-b">__m256i __lasx_xvavg_h (__m256i a, __m256i b)</h2>
<h3 id="synopsis_47">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvavg_h (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvavg.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_47">Description</h3>
<p>Compute the average (rounded towards negative infinity) of signed 16-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_47">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = ((s16)a.half[i] &gt;&gt; 1) + ((s16)b.half[i] &gt;&gt; 1) +
                ((a.half[i] &amp; b.half[i]) &amp; 1);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_47">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvavg_hu-__m256i-a-__m256i-b">__m256i __lasx_xvavg_hu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_48">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvavg_hu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvavg.hu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_48">Description</h3>
<p>Compute the average (rounded towards negative infinity) of unsigned 16-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_48">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = ((u16)a.half[i] &gt;&gt; 1) + ((u16)b.half[i] &gt;&gt; 1) +
                ((a.half[i] &amp; b.half[i]) &amp; 1);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_48">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvavg_w-__m256i-a-__m256i-b">__m256i __lasx_xvavg_w (__m256i a, __m256i b)</h2>
<h3 id="synopsis_49">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvavg_w (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvavg.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_49">Description</h3>
<p>Compute the average (rounded towards negative infinity) of signed 32-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_49">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = ((s32)a.word[i] &gt;&gt; 1) + ((s32)b.word[i] &gt;&gt; 1) +
                ((a.word[i] &amp; b.word[i]) &amp; 1);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_49">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvavg_wu-__m256i-a-__m256i-b">__m256i __lasx_xvavg_wu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_50">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvavg_wu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvavg.wu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_50">Description</h3>
<p>Compute the average (rounded towards negative infinity) of unsigned 32-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_50">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = ((u32)a.word[i] &gt;&gt; 1) + ((u32)b.word[i] &gt;&gt; 1) +
                ((a.word[i] &amp; b.word[i]) &amp; 1);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_50">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvavg_d-__m256i-a-__m256i-b">__m256i __lasx_xvavg_d (__m256i a, __m256i b)</h2>
<h3 id="synopsis_51">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvavg_d (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvavg.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_51">Description</h3>
<p>Compute the average (rounded towards negative infinity) of signed 64-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_51">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = ((s64)a.dword[i] &gt;&gt; 1) + ((s64)b.dword[i] &gt;&gt; 1) +
                 ((a.dword[i] &amp; b.dword[i]) &amp; 1);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_51">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvavg_du-__m256i-a-__m256i-b">__m256i __lasx_xvavg_du (__m256i a, __m256i b)</h2>
<h3 id="synopsis_52">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvavg_du (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvavg.du xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_52">Description</h3>
<p>Compute the average (rounded towards negative infinity) of unsigned 64-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_52">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = ((u64)a.dword[i] &gt;&gt; 1) + ((u64)b.dword[i] &gt;&gt; 1) +
                 ((a.dword[i] &amp; b.dword[i]) &amp; 1);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_52">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvavgr_b-__m256i-a-__m256i-b">__m256i __lasx_xvavgr_b (__m256i a, __m256i b)</h2>
<h3 id="synopsis_53">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvavgr_b (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvavgr.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_53">Description</h3>
<p>Compute the average (rounded towards positive infinity) of signed 8-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_53">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = ((s8)a.byte[i] &gt;&gt; 1) + ((s8)b.byte[i] &gt;&gt; 1) +
                ((a.byte[i] | b.byte[i]) &amp; 1);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_53">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvavgr_bu-__m256i-a-__m256i-b">__m256i __lasx_xvavgr_bu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_54">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvavgr_bu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvavgr.bu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_54">Description</h3>
<p>Compute the average (rounded towards positive infinity) of unsigned 8-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_54">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = ((u8)a.byte[i] &gt;&gt; 1) + ((u8)b.byte[i] &gt;&gt; 1) +
                ((a.byte[i] | b.byte[i]) &amp; 1);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_54">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvavgr_h-__m256i-a-__m256i-b">__m256i __lasx_xvavgr_h (__m256i a, __m256i b)</h2>
<h3 id="synopsis_55">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvavgr_h (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvavgr.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_55">Description</h3>
<p>Compute the average (rounded towards positive infinity) of signed 16-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_55">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = ((s16)a.half[i] &gt;&gt; 1) + ((s16)b.half[i] &gt;&gt; 1) +
                ((a.half[i] | b.half[i]) &amp; 1);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_55">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvavgr_hu-__m256i-a-__m256i-b">__m256i __lasx_xvavgr_hu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_56">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvavgr_hu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvavgr.hu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_56">Description</h3>
<p>Compute the average (rounded towards positive infinity) of unsigned 16-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_56">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = ((u16)a.half[i] &gt;&gt; 1) + ((u16)b.half[i] &gt;&gt; 1) +
                ((a.half[i] | b.half[i]) &amp; 1);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_56">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvavgr_w-__m256i-a-__m256i-b">__m256i __lasx_xvavgr_w (__m256i a, __m256i b)</h2>
<h3 id="synopsis_57">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvavgr_w (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvavgr.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_57">Description</h3>
<p>Compute the average (rounded towards positive infinity) of signed 32-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_57">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = ((s32)a.word[i] &gt;&gt; 1) + ((s32)b.word[i] &gt;&gt; 1) +
                ((a.word[i] | b.word[i]) &amp; 1);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_57">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvavgr_wu-__m256i-a-__m256i-b">__m256i __lasx_xvavgr_wu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_58">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvavgr_wu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvavgr.wu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_58">Description</h3>
<p>Compute the average (rounded towards positive infinity) of unsigned 32-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_58">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = ((u32)a.word[i] &gt;&gt; 1) + ((u32)b.word[i] &gt;&gt; 1) +
                ((a.word[i] | b.word[i]) &amp; 1);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_58">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvavgr_d-__m256i-a-__m256i-b">__m256i __lasx_xvavgr_d (__m256i a, __m256i b)</h2>
<h3 id="synopsis_59">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvavgr_d (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvavgr.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_59">Description</h3>
<p>Compute the average (rounded towards positive infinity) of signed 64-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_59">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = ((s64)a.dword[i] &gt;&gt; 1) + ((s64)b.dword[i] &gt;&gt; 1) +
                 ((a.dword[i] | b.dword[i]) &amp; 1);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_59">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvavgr_du-__m256i-a-__m256i-b">__m256i __lasx_xvavgr_du (__m256i a, __m256i b)</h2>
<h3 id="synopsis_60">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvavgr_du (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvavgr.du xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_60">Description</h3>
<p>Compute the average (rounded towards positive infinity) of unsigned 64-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_60">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = ((u64)a.dword[i] &gt;&gt; 1) + ((u64)b.dword[i] &gt;&gt; 1) +
                 ((a.dword[i] | b.dword[i]) &amp; 1);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_60">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvdiv_b-__m256i-a-__m256i-b">__m256i __lasx_xvdiv_b (__m256i a, __m256i b)</h2>
<h3 id="synopsis_61">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvdiv_b (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvdiv.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_61">Description</h3>
<p>Divide signed 8-bit elements in <code>a</code> by elements in <code>b</code>.</p>
<h3 id="operation_61">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = (b.byte[i] == 0) ? 0 : ((s8)a.byte[i] / (s8)b.byte[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_61">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>32, 36</td>
<td>0.05(1/20.5)</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>29, 32</td>
<td>0.06(1/15.5)</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>55, 57</td>
<td>0.04(1/27.5)</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvdiv_bu-__m256i-a-__m256i-b">__m256i __lasx_xvdiv_bu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_62">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvdiv_bu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvdiv.bu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_62">Description</h3>
<p>Divide unsigned 8-bit elements in <code>a</code> by elements in <code>b</code>.</p>
<h3 id="operation_62">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = (b.byte[i] == 0) ? 0 : ((u8)a.byte[i] / (u8)b.byte[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_62">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>29, 36</td>
<td>0.05(1/20.5)</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>29, 33</td>
<td>0.06(1/16.5)</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>29, 36</td>
<td>0.07(1/13.5)</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvdiv_h-__m256i-a-__m256i-b">__m256i __lasx_xvdiv_h (__m256i a, __m256i b)</h2>
<h3 id="synopsis_63">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvdiv_h (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvdiv.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_63">Description</h3>
<p>Divide signed 16-bit elements in <code>a</code> by elements in <code>b</code>.</p>
<h3 id="operation_63">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (b.half[i] == 0) ? 0 : ((s16)a.half[i] / (s16)b.half[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_63">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>21.5, 22</td>
<td>0.08(1/13)</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>17</td>
<td>0.12(1/8.5)</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>34, 40</td>
<td>0.05(1/19)</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvdiv_hu-__m256i-a-__m256i-b">__m256i __lasx_xvdiv_hu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_64">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvdiv_hu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvdiv.hu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_64">Description</h3>
<p>Divide unsigned 16-bit elements in <code>a</code> by elements in <code>b</code>.</p>
<h3 id="operation_64">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (b.half[i] == 0) ? 0 : ((u16)a.half[i] / (u16)b.half[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_64">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>17, 21.5</td>
<td>0.07(1/15)</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>17, 22</td>
<td>0.11(1/9)</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>17, 21.5</td>
<td>0.13(1/7.5)</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvdiv_w-__m256i-a-__m256i-b">__m256i __lasx_xvdiv_w (__m256i a, __m256i b)</h2>
<h3 id="synopsis_65">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvdiv_w (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvdiv.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_65">Description</h3>
<p>Divide signed 32-bit elements in <code>a</code> by elements in <code>b</code>.</p>
<h3 id="operation_65">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (b.word[i] == 0) ? 0 : ((s32)a.word[i] / (s32)b.word[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_65">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>11, 17.5</td>
<td>0.09(1/11.5)</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>11</td>
<td>0.18(1/5.5)</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>23.5, 30</td>
<td>0.13(1/7.5)</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvdiv_wu-__m256i-a-__m256i-b">__m256i __lasx_xvdiv_wu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_66">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvdiv_wu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvdiv.wu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_66">Description</h3>
<p>Divide unsigned 32-bit elements in <code>a</code> by elements in <code>b</code>.</p>
<h3 id="operation_66">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (b.word[i] == 0) ? 0 : ((u32)a.word[i] / (u32)b.word[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_66">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>11, 17.5</td>
<td>0.07(1/15)</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>11</td>
<td>0.18(1/5.5)</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>11, 17.5</td>
<td>0.22(1/4.5)</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvdiv_d-__m256i-a-__m256i-b">__m256i __lasx_xvdiv_d (__m256i a, __m256i b)</h2>
<h3 id="synopsis_67">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvdiv_d (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvdiv.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_67">Description</h3>
<p>Divide signed 64-bit elements in <code>a</code> by elements in <code>b</code>.</p>
<h3 id="operation_67">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (b.dword[i] == 0) ? 0 : ((s64)a.dword[i] / (s64)b.dword[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_67">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>8, 18.5</td>
<td>0.11(1/9)</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>8</td>
<td>0.25(1/4)</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>18.5, 19</td>
<td>0.12(1/8.5)</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvdiv_du-__m256i-a-__m256i-b">__m256i __lasx_xvdiv_du (__m256i a, __m256i b)</h2>
<h3 id="synopsis_68">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvdiv_du (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvdiv.du xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_68">Description</h3>
<p>Divide unsigned 64-bit elements in <code>a</code> by elements in <code>b</code>.</p>
<h3 id="operation_68">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (b.dword[i] == 0) ? 0 : ((u64)a.dword[i] / (u64)b.dword[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_68">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>8, 18.5</td>
<td>0.11(1/9)</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>8</td>
<td>0.25(1/4)</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>8, 18.5</td>
<td>0.33(1/3)</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvhaddw_h_b-__m256i-a-__m256i-b">__m256i __lasx_xvhaddw_h_b (__m256i a, __m256i b)</h2>
<h3 id="synopsis_69">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvhaddw_h_b (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvhaddw.h.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_69">Description</h3>
<p>Add odd-positioned signed 8-bit elements in <code>a</code> to even-positioned signed 8-bit elements in <code>b</code> to get 16-bit result.</p>
<h3 id="operation_69">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (s16)(s8)a.byte[2 * i + 1] + (s16)(s8)b.byte[2 * i];
}

// Expands to:

if (0) {
  dst.half[0] = ((s16)((s8)a.byte[1])) + ((s16)((s8)b.byte[0]));
  dst.half[1] = ((s16)((s8)a.byte[3])) + ((s16)((s8)b.byte[2]));
  dst.half[2] = ((s16)((s8)a.byte[5])) + ((s16)((s8)b.byte[4]));
  dst.half[3] = ((s16)((s8)a.byte[7])) + ((s16)((s8)b.byte[6]));
  dst.half[4] = ((s16)((s8)a.byte[9])) + ((s16)((s8)b.byte[8]));
  dst.half[5] = ((s16)((s8)a.byte[11])) + ((s16)((s8)b.byte[10]));
  dst.half[6] = ((s16)((s8)a.byte[13])) + ((s16)((s8)b.byte[12]));
  dst.half[7] = ((s16)((s8)a.byte[15])) + ((s16)((s8)b.byte[14]));
  dst.half[8] = ((s16)((s8)a.byte[17])) + ((s16)((s8)b.byte[16]));
  dst.half[9] = ((s16)((s8)a.byte[19])) + ((s16)((s8)b.byte[18]));
  dst.half[10] = ((s16)((s8)a.byte[21])) + ((s16)((s8)b.byte[20]));
  dst.half[11] = ((s16)((s8)a.byte[23])) + ((s16)((s8)b.byte[22]));
  dst.half[12] = ((s16)((s8)a.byte[25])) + ((s16)((s8)b.byte[24]));
  dst.half[13] = ((s16)((s8)a.byte[27])) + ((s16)((s8)b.byte[26]));
  dst.half[14] = ((s16)((s8)a.byte[29])) + ((s16)((s8)b.byte[28]));
  dst.half[15] = ((s16)((s8)a.byte[31])) + ((s16)((s8)b.byte[30]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_69">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvhaddw_hu_bu-__m256i-a-__m256i-b">__m256i __lasx_xvhaddw_hu_bu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_70">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvhaddw_hu_bu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvhaddw.hu.bu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_70">Description</h3>
<p>Add odd-positioned unsigned 8-bit elements in <code>a</code> to even-positioned unsigned 8-bit elements in <code>b</code> to get 16-bit result.</p>
<h3 id="operation_70">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (u16)(u8)a.byte[2 * i + 1] + (u16)(u8)b.byte[2 * i];
}

// Expands to:

if (0) {
  dst.half[0] = ((u16)((u8)a.byte[1])) + ((u16)((u8)b.byte[0]));
  dst.half[1] = ((u16)((u8)a.byte[3])) + ((u16)((u8)b.byte[2]));
  dst.half[2] = ((u16)((u8)a.byte[5])) + ((u16)((u8)b.byte[4]));
  dst.half[3] = ((u16)((u8)a.byte[7])) + ((u16)((u8)b.byte[6]));
  dst.half[4] = ((u16)((u8)a.byte[9])) + ((u16)((u8)b.byte[8]));
  dst.half[5] = ((u16)((u8)a.byte[11])) + ((u16)((u8)b.byte[10]));
  dst.half[6] = ((u16)((u8)a.byte[13])) + ((u16)((u8)b.byte[12]));
  dst.half[7] = ((u16)((u8)a.byte[15])) + ((u16)((u8)b.byte[14]));
  dst.half[8] = ((u16)((u8)a.byte[17])) + ((u16)((u8)b.byte[16]));
  dst.half[9] = ((u16)((u8)a.byte[19])) + ((u16)((u8)b.byte[18]));
  dst.half[10] = ((u16)((u8)a.byte[21])) + ((u16)((u8)b.byte[20]));
  dst.half[11] = ((u16)((u8)a.byte[23])) + ((u16)((u8)b.byte[22]));
  dst.half[12] = ((u16)((u8)a.byte[25])) + ((u16)((u8)b.byte[24]));
  dst.half[13] = ((u16)((u8)a.byte[27])) + ((u16)((u8)b.byte[26]));
  dst.half[14] = ((u16)((u8)a.byte[29])) + ((u16)((u8)b.byte[28]));
  dst.half[15] = ((u16)((u8)a.byte[31])) + ((u16)((u8)b.byte[30]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_70">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvhaddw_w_h-__m256i-a-__m256i-b">__m256i __lasx_xvhaddw_w_h (__m256i a, __m256i b)</h2>
<h3 id="synopsis_71">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvhaddw_w_h (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvhaddw.w.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_71">Description</h3>
<p>Add odd-positioned signed 16-bit elements in <code>a</code> to even-positioned signed 16-bit elements in <code>b</code> to get 32-bit result.</p>
<h3 id="operation_71">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (s32)(s16)a.half[2 * i + 1] + (s32)(s16)b.half[2 * i];
}

// Expands to:

if (0) {
  dst.word[0] = ((s32)((s16)a.half[1])) + ((s32)((s16)b.half[0]));
  dst.word[1] = ((s32)((s16)a.half[3])) + ((s32)((s16)b.half[2]));
  dst.word[2] = ((s32)((s16)a.half[5])) + ((s32)((s16)b.half[4]));
  dst.word[3] = ((s32)((s16)a.half[7])) + ((s32)((s16)b.half[6]));
  dst.word[4] = ((s32)((s16)a.half[9])) + ((s32)((s16)b.half[8]));
  dst.word[5] = ((s32)((s16)a.half[11])) + ((s32)((s16)b.half[10]));
  dst.word[6] = ((s32)((s16)a.half[13])) + ((s32)((s16)b.half[12]));
  dst.word[7] = ((s32)((s16)a.half[15])) + ((s32)((s16)b.half[14]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_71">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvhaddw_wu_hu-__m256i-a-__m256i-b">__m256i __lasx_xvhaddw_wu_hu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_72">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvhaddw_wu_hu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvhaddw.wu.hu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_72">Description</h3>
<p>Add odd-positioned unsigned 16-bit elements in <code>a</code> to even-positioned unsigned 16-bit elements in <code>b</code> to get 32-bit result.</p>
<h3 id="operation_72">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (u32)(u16)a.half[2 * i + 1] + (u32)(u16)b.half[2 * i];
}

// Expands to:

if (0) {
  dst.word[0] = ((u32)((u16)a.half[1])) + ((u32)((u16)b.half[0]));
  dst.word[1] = ((u32)((u16)a.half[3])) + ((u32)((u16)b.half[2]));
  dst.word[2] = ((u32)((u16)a.half[5])) + ((u32)((u16)b.half[4]));
  dst.word[3] = ((u32)((u16)a.half[7])) + ((u32)((u16)b.half[6]));
  dst.word[4] = ((u32)((u16)a.half[9])) + ((u32)((u16)b.half[8]));
  dst.word[5] = ((u32)((u16)a.half[11])) + ((u32)((u16)b.half[10]));
  dst.word[6] = ((u32)((u16)a.half[13])) + ((u32)((u16)b.half[12]));
  dst.word[7] = ((u32)((u16)a.half[15])) + ((u32)((u16)b.half[14]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_72">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvhaddw_d_w-__m256i-a-__m256i-b">__m256i __lasx_xvhaddw_d_w (__m256i a, __m256i b)</h2>
<h3 id="synopsis_73">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvhaddw_d_w (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvhaddw.d.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_73">Description</h3>
<p>Add odd-positioned signed 32-bit elements in <code>a</code> to even-positioned signed 32-bit elements in <code>b</code> to get 64-bit result.</p>
<h3 id="operation_73">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (s64)(s32)a.word[2 * i + 1] + (s64)(s32)b.word[2 * i];
}

// Expands to:

if (0) {
  dst.dword[0] = ((s64)((s32)a.word[1])) + ((s64)((s32)b.word[0]));
  dst.dword[1] = ((s64)((s32)a.word[3])) + ((s64)((s32)b.word[2]));
  dst.dword[2] = ((s64)((s32)a.word[5])) + ((s64)((s32)b.word[4]));
  dst.dword[3] = ((s64)((s32)a.word[7])) + ((s64)((s32)b.word[6]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_73">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvhaddw_du_wu-__m256i-a-__m256i-b">__m256i __lasx_xvhaddw_du_wu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_74">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvhaddw_du_wu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvhaddw.du.wu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_74">Description</h3>
<p>Add odd-positioned unsigned 32-bit elements in <code>a</code> to even-positioned unsigned 32-bit elements in <code>b</code> to get 64-bit result.</p>
<h3 id="operation_74">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (u64)(u32)a.word[2 * i + 1] + (u64)(u32)b.word[2 * i];
}

// Expands to:

if (0) {
  dst.dword[0] = ((u64)((u32)a.word[1])) + ((u64)((u32)b.word[0]));
  dst.dword[1] = ((u64)((u32)a.word[3])) + ((u64)((u32)b.word[2]));
  dst.dword[2] = ((u64)((u32)a.word[5])) + ((u64)((u32)b.word[4]));
  dst.dword[3] = ((u64)((u32)a.word[7])) + ((u64)((u32)b.word[6]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_74">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvhaddw_q_d-__m256i-a-__m256i-b">__m256i __lasx_xvhaddw_q_d (__m256i a, __m256i b)</h2>
<h3 id="synopsis_75">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvhaddw_q_d (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvhaddw.q.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_75">Description</h3>
<p>Add odd-positioned signed 64-bit elements in <code>a</code> to even-positioned signed 64-bit elements in <code>b</code> to get 128-bit result.</p>
<h3 id="operation_75">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] = (s128)(s64)a.dword[2 * i + 1] + (s128)(s64)b.dword[2 * i];
}

// Expands to:

if (0) {
  dst.qword[0] = ((s128)((s64)a.dword[1])) + ((s128)((s64)b.dword[0]));
  dst.qword[1] = ((s128)((s64)a.dword[3])) + ((s128)((s64)b.dword[2]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_75">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvhaddw_qu_du-__m256i-a-__m256i-b">__m256i __lasx_xvhaddw_qu_du (__m256i a, __m256i b)</h2>
<h3 id="synopsis_76">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvhaddw_qu_du (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvhaddw.qu.du xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_76">Description</h3>
<p>Add odd-positioned unsigned 64-bit elements in <code>a</code> to even-positioned unsigned 64-bit elements in <code>b</code> to get 128-bit result.</p>
<h3 id="operation_76">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] = (u128)(u64)a.dword[2 * i + 1] + (u128)(u64)b.dword[2 * i];
}

// Expands to:

if (0) {
  dst.qword[0] = ((u128)((u64)a.dword[1])) + ((u128)((u64)b.dword[0]));
  dst.qword[1] = ((u128)((u64)a.dword[3])) + ((u128)((u64)b.dword[2]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_76">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvhsubw_h_b-__m256i-a-__m256i-b">__m256i __lasx_xvhsubw_h_b (__m256i a, __m256i b)</h2>
<h3 id="synopsis_77">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvhsubw_h_b (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvhsubw.h.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_77">Description</h3>
<p>Subtract odd-positioned signed 8-bit elements in <code>a</code> by even-positioned signed 8-bit elements in <code>b</code> to get 16-bit result.</p>
<h3 id="operation_77">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (s16)(s8)a.byte[2 * i + 1] - (s16)(s8)b.byte[2 * i];
}

// Expands to:

if (0) {
  dst.half[0] = ((s16)((s8)a.byte[1])) - ((s16)((s8)b.byte[0]));
  dst.half[1] = ((s16)((s8)a.byte[3])) - ((s16)((s8)b.byte[2]));
  dst.half[2] = ((s16)((s8)a.byte[5])) - ((s16)((s8)b.byte[4]));
  dst.half[3] = ((s16)((s8)a.byte[7])) - ((s16)((s8)b.byte[6]));
  dst.half[4] = ((s16)((s8)a.byte[9])) - ((s16)((s8)b.byte[8]));
  dst.half[5] = ((s16)((s8)a.byte[11])) - ((s16)((s8)b.byte[10]));
  dst.half[6] = ((s16)((s8)a.byte[13])) - ((s16)((s8)b.byte[12]));
  dst.half[7] = ((s16)((s8)a.byte[15])) - ((s16)((s8)b.byte[14]));
  dst.half[8] = ((s16)((s8)a.byte[17])) - ((s16)((s8)b.byte[16]));
  dst.half[9] = ((s16)((s8)a.byte[19])) - ((s16)((s8)b.byte[18]));
  dst.half[10] = ((s16)((s8)a.byte[21])) - ((s16)((s8)b.byte[20]));
  dst.half[11] = ((s16)((s8)a.byte[23])) - ((s16)((s8)b.byte[22]));
  dst.half[12] = ((s16)((s8)a.byte[25])) - ((s16)((s8)b.byte[24]));
  dst.half[13] = ((s16)((s8)a.byte[27])) - ((s16)((s8)b.byte[26]));
  dst.half[14] = ((s16)((s8)a.byte[29])) - ((s16)((s8)b.byte[28]));
  dst.half[15] = ((s16)((s8)a.byte[31])) - ((s16)((s8)b.byte[30]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_77">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvhsubw_hu_bu-__m256i-a-__m256i-b">__m256i __lasx_xvhsubw_hu_bu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_78">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvhsubw_hu_bu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvhsubw.hu.bu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_78">Description</h3>
<p>Subtract odd-positioned unsigned 8-bit elements in <code>a</code> by even-positioned unsigned 8-bit elements in <code>b</code> to get 16-bit result.</p>
<h3 id="operation_78">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (u16)(u8)a.byte[2 * i + 1] - (u16)(u8)b.byte[2 * i];
}

// Expands to:

if (0) {
  dst.half[0] = ((u16)((u8)a.byte[1])) - ((u16)((u8)b.byte[0]));
  dst.half[1] = ((u16)((u8)a.byte[3])) - ((u16)((u8)b.byte[2]));
  dst.half[2] = ((u16)((u8)a.byte[5])) - ((u16)((u8)b.byte[4]));
  dst.half[3] = ((u16)((u8)a.byte[7])) - ((u16)((u8)b.byte[6]));
  dst.half[4] = ((u16)((u8)a.byte[9])) - ((u16)((u8)b.byte[8]));
  dst.half[5] = ((u16)((u8)a.byte[11])) - ((u16)((u8)b.byte[10]));
  dst.half[6] = ((u16)((u8)a.byte[13])) - ((u16)((u8)b.byte[12]));
  dst.half[7] = ((u16)((u8)a.byte[15])) - ((u16)((u8)b.byte[14]));
  dst.half[8] = ((u16)((u8)a.byte[17])) - ((u16)((u8)b.byte[16]));
  dst.half[9] = ((u16)((u8)a.byte[19])) - ((u16)((u8)b.byte[18]));
  dst.half[10] = ((u16)((u8)a.byte[21])) - ((u16)((u8)b.byte[20]));
  dst.half[11] = ((u16)((u8)a.byte[23])) - ((u16)((u8)b.byte[22]));
  dst.half[12] = ((u16)((u8)a.byte[25])) - ((u16)((u8)b.byte[24]));
  dst.half[13] = ((u16)((u8)a.byte[27])) - ((u16)((u8)b.byte[26]));
  dst.half[14] = ((u16)((u8)a.byte[29])) - ((u16)((u8)b.byte[28]));
  dst.half[15] = ((u16)((u8)a.byte[31])) - ((u16)((u8)b.byte[30]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_78">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvhsubw_w_h-__m256i-a-__m256i-b">__m256i __lasx_xvhsubw_w_h (__m256i a, __m256i b)</h2>
<h3 id="synopsis_79">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvhsubw_w_h (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvhsubw.w.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_79">Description</h3>
<p>Subtract odd-positioned signed 16-bit elements in <code>a</code> by even-positioned signed 16-bit elements in <code>b</code> to get 32-bit result.</p>
<h3 id="operation_79">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (s32)(s16)a.half[2 * i + 1] - (s32)(s16)b.half[2 * i];
}

// Expands to:

if (0) {
  dst.word[0] = ((s32)((s16)a.half[1])) - ((s32)((s16)b.half[0]));
  dst.word[1] = ((s32)((s16)a.half[3])) - ((s32)((s16)b.half[2]));
  dst.word[2] = ((s32)((s16)a.half[5])) - ((s32)((s16)b.half[4]));
  dst.word[3] = ((s32)((s16)a.half[7])) - ((s32)((s16)b.half[6]));
  dst.word[4] = ((s32)((s16)a.half[9])) - ((s32)((s16)b.half[8]));
  dst.word[5] = ((s32)((s16)a.half[11])) - ((s32)((s16)b.half[10]));
  dst.word[6] = ((s32)((s16)a.half[13])) - ((s32)((s16)b.half[12]));
  dst.word[7] = ((s32)((s16)a.half[15])) - ((s32)((s16)b.half[14]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_79">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvhsubw_wu_hu-__m256i-a-__m256i-b">__m256i __lasx_xvhsubw_wu_hu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_80">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvhsubw_wu_hu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvhsubw.wu.hu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_80">Description</h3>
<p>Subtract odd-positioned unsigned 16-bit elements in <code>a</code> by even-positioned unsigned 16-bit elements in <code>b</code> to get 32-bit result.</p>
<h3 id="operation_80">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (u32)(u16)a.half[2 * i + 1] - (u32)(u16)b.half[2 * i];
}

// Expands to:

if (0) {
  dst.word[0] = ((u32)((u16)a.half[1])) - ((u32)((u16)b.half[0]));
  dst.word[1] = ((u32)((u16)a.half[3])) - ((u32)((u16)b.half[2]));
  dst.word[2] = ((u32)((u16)a.half[5])) - ((u32)((u16)b.half[4]));
  dst.word[3] = ((u32)((u16)a.half[7])) - ((u32)((u16)b.half[6]));
  dst.word[4] = ((u32)((u16)a.half[9])) - ((u32)((u16)b.half[8]));
  dst.word[5] = ((u32)((u16)a.half[11])) - ((u32)((u16)b.half[10]));
  dst.word[6] = ((u32)((u16)a.half[13])) - ((u32)((u16)b.half[12]));
  dst.word[7] = ((u32)((u16)a.half[15])) - ((u32)((u16)b.half[14]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_80">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvhsubw_d_w-__m256i-a-__m256i-b">__m256i __lasx_xvhsubw_d_w (__m256i a, __m256i b)</h2>
<h3 id="synopsis_81">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvhsubw_d_w (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvhsubw.d.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_81">Description</h3>
<p>Subtract odd-positioned signed 32-bit elements in <code>a</code> by even-positioned signed 32-bit elements in <code>b</code> to get 64-bit result.</p>
<h3 id="operation_81">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (s64)(s32)a.word[2 * i + 1] - (s64)(s32)b.word[2 * i];
}

// Expands to:

if (0) {
  dst.dword[0] = ((s64)((s32)a.word[1])) - ((s64)((s32)b.word[0]));
  dst.dword[1] = ((s64)((s32)a.word[3])) - ((s64)((s32)b.word[2]));
  dst.dword[2] = ((s64)((s32)a.word[5])) - ((s64)((s32)b.word[4]));
  dst.dword[3] = ((s64)((s32)a.word[7])) - ((s64)((s32)b.word[6]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_81">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvhsubw_du_wu-__m256i-a-__m256i-b">__m256i __lasx_xvhsubw_du_wu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_82">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvhsubw_du_wu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvhsubw.du.wu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_82">Description</h3>
<p>Subtract odd-positioned unsigned 32-bit elements in <code>a</code> by even-positioned unsigned 32-bit elements in <code>b</code> to get 64-bit result.</p>
<h3 id="operation_82">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (u64)(u32)a.word[2 * i + 1] - (u64)(u32)b.word[2 * i];
}

// Expands to:

if (0) {
  dst.dword[0] = ((u64)((u32)a.word[1])) - ((u64)((u32)b.word[0]));
  dst.dword[1] = ((u64)((u32)a.word[3])) - ((u64)((u32)b.word[2]));
  dst.dword[2] = ((u64)((u32)a.word[5])) - ((u64)((u32)b.word[4]));
  dst.dword[3] = ((u64)((u32)a.word[7])) - ((u64)((u32)b.word[6]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_82">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvhsubw_q_d-__m256i-a-__m256i-b">__m256i __lasx_xvhsubw_q_d (__m256i a, __m256i b)</h2>
<h3 id="synopsis_83">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvhsubw_q_d (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvhsubw.q.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_83">Description</h3>
<p>Subtract odd-positioned signed 64-bit elements in <code>a</code> by even-positioned signed 64-bit elements in <code>b</code> to get 128-bit result.</p>
<h3 id="operation_83">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] = (s128)(s64)a.dword[2 * i + 1] - (s128)(s64)b.dword[2 * i];
}

// Expands to:

if (0) {
  dst.qword[0] = ((s128)((s64)a.dword[1])) - ((s128)((s64)b.dword[0]));
  dst.qword[1] = ((s128)((s64)a.dword[3])) - ((s128)((s64)b.dword[2]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_83">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvhsubw_qu_du-__m256i-a-__m256i-b">__m256i __lasx_xvhsubw_qu_du (__m256i a, __m256i b)</h2>
<h3 id="synopsis_84">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvhsubw_qu_du (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvhsubw.qu.du xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_84">Description</h3>
<p>Subtract odd-positioned unsigned 64-bit elements in <code>a</code> by even-positioned unsigned 64-bit elements in <code>b</code> to get 128-bit result.</p>
<h3 id="operation_84">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] = (u128)(u64)a.dword[2 * i + 1] - (u128)(u64)b.dword[2 * i];
}

// Expands to:

if (0) {
  dst.qword[0] = ((u128)((u64)a.dword[1])) - ((u128)((u64)b.dword[0]));
  dst.qword[1] = ((u128)((u64)a.dword[3])) - ((u128)((u64)b.dword[2]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_84">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmadd_b-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmadd_b (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_85">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmadd_b (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmadd.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_85">Description</h3>
<p>Multiply 8-bit elements in <code>b</code> and <code>c</code>, add to elements in <code>a</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_85">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = b.byte[i] * c.byte[i] + a.byte[i];
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_85">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmadd_h-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmadd_h (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_86">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmadd_h (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmadd.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_86">Description</h3>
<p>Multiply 16-bit elements in <code>b</code> and <code>c</code>, add to elements in <code>a</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_86">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = b.half[i] * c.half[i] + a.half[i];
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_86">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmadd_w-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmadd_w (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_87">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmadd_w (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmadd.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_87">Description</h3>
<p>Multiply 32-bit elements in <code>b</code> and <code>c</code>, add to elements in <code>a</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_87">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = b.word[i] * c.word[i] + a.word[i];
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_87">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmadd_d-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmadd_d (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_88">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmadd_d (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmadd.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_88">Description</h3>
<p>Multiply 64-bit elements in <code>b</code> and <code>c</code>, add to elements in <code>a</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_88">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = b.dword[i] * c.dword[i] + a.dword[i];
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_88">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaddwev_h_b-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwev_h_b (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_89">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaddwev_h_b (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaddwev.h.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_89">Description</h3>
<p>Multiply even-positioned signed 8-bit elements in <code>b</code> and signed elements in <code>c</code>, add to 16-bit elements in <code>a</code>.</p>
<h3 id="operation_89">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] =
      (s16)(s8)b.byte[2 * i] * (s16)(s8)c.byte[2 * i] + (s16)a.half[i];
}

// Expands to:

if (0) {
  dst.half[0] =
      (((s16)((s8)b.byte[0])) * ((s16)((s8)c.byte[0]))) + ((s16)a.half[0]);
  dst.half[1] =
      (((s16)((s8)b.byte[2])) * ((s16)((s8)c.byte[2]))) + ((s16)a.half[1]);
  dst.half[2] =
      (((s16)((s8)b.byte[4])) * ((s16)((s8)c.byte[4]))) + ((s16)a.half[2]);
  dst.half[3] =
      (((s16)((s8)b.byte[6])) * ((s16)((s8)c.byte[6]))) + ((s16)a.half[3]);
  dst.half[4] =
      (((s16)((s8)b.byte[8])) * ((s16)((s8)c.byte[8]))) + ((s16)a.half[4]);
  dst.half[5] =
      (((s16)((s8)b.byte[10])) * ((s16)((s8)c.byte[10]))) + ((s16)a.half[5]);
  dst.half[6] =
      (((s16)((s8)b.byte[12])) * ((s16)((s8)c.byte[12]))) + ((s16)a.half[6]);
  dst.half[7] =
      (((s16)((s8)b.byte[14])) * ((s16)((s8)c.byte[14]))) + ((s16)a.half[7]);
  dst.half[8] =
      (((s16)((s8)b.byte[16])) * ((s16)((s8)c.byte[16]))) + ((s16)a.half[8]);
  dst.half[9] =
      (((s16)((s8)b.byte[18])) * ((s16)((s8)c.byte[18]))) + ((s16)a.half[9]);
  dst.half[10] =
      (((s16)((s8)b.byte[20])) * ((s16)((s8)c.byte[20]))) + ((s16)a.half[10]);
  dst.half[11] =
      (((s16)((s8)b.byte[22])) * ((s16)((s8)c.byte[22]))) + ((s16)a.half[11]);
  dst.half[12] =
      (((s16)((s8)b.byte[24])) * ((s16)((s8)c.byte[24]))) + ((s16)a.half[12]);
  dst.half[13] =
      (((s16)((s8)b.byte[26])) * ((s16)((s8)c.byte[26]))) + ((s16)a.half[13]);
  dst.half[14] =
      (((s16)((s8)b.byte[28])) * ((s16)((s8)c.byte[28]))) + ((s16)a.half[14]);
  dst.half[15] =
      (((s16)((s8)b.byte[30])) * ((s16)((s8)c.byte[30]))) + ((s16)a.half[15]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_89">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaddwev_h_bu-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwev_h_bu (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_90">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaddwev_h_bu (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaddwev.h.bu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_90">Description</h3>
<p>Multiply even-positioned unsigned 8-bit elements in <code>b</code> and unsigned elements in <code>c</code>, add to 16-bit elements in <code>a</code>.</p>
<h3 id="operation_90">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] =
      (u16)(u8)b.byte[2 * i] * (u16)(u8)c.byte[2 * i] + (u16)a.half[i];
}

// Expands to:

if (0) {
  dst.half[0] =
      (((u16)((u8)b.byte[0])) * ((u16)((u8)c.byte[0]))) + ((u16)a.half[0]);
  dst.half[1] =
      (((u16)((u8)b.byte[2])) * ((u16)((u8)c.byte[2]))) + ((u16)a.half[1]);
  dst.half[2] =
      (((u16)((u8)b.byte[4])) * ((u16)((u8)c.byte[4]))) + ((u16)a.half[2]);
  dst.half[3] =
      (((u16)((u8)b.byte[6])) * ((u16)((u8)c.byte[6]))) + ((u16)a.half[3]);
  dst.half[4] =
      (((u16)((u8)b.byte[8])) * ((u16)((u8)c.byte[8]))) + ((u16)a.half[4]);
  dst.half[5] =
      (((u16)((u8)b.byte[10])) * ((u16)((u8)c.byte[10]))) + ((u16)a.half[5]);
  dst.half[6] =
      (((u16)((u8)b.byte[12])) * ((u16)((u8)c.byte[12]))) + ((u16)a.half[6]);
  dst.half[7] =
      (((u16)((u8)b.byte[14])) * ((u16)((u8)c.byte[14]))) + ((u16)a.half[7]);
  dst.half[8] =
      (((u16)((u8)b.byte[16])) * ((u16)((u8)c.byte[16]))) + ((u16)a.half[8]);
  dst.half[9] =
      (((u16)((u8)b.byte[18])) * ((u16)((u8)c.byte[18]))) + ((u16)a.half[9]);
  dst.half[10] =
      (((u16)((u8)b.byte[20])) * ((u16)((u8)c.byte[20]))) + ((u16)a.half[10]);
  dst.half[11] =
      (((u16)((u8)b.byte[22])) * ((u16)((u8)c.byte[22]))) + ((u16)a.half[11]);
  dst.half[12] =
      (((u16)((u8)b.byte[24])) * ((u16)((u8)c.byte[24]))) + ((u16)a.half[12]);
  dst.half[13] =
      (((u16)((u8)b.byte[26])) * ((u16)((u8)c.byte[26]))) + ((u16)a.half[13]);
  dst.half[14] =
      (((u16)((u8)b.byte[28])) * ((u16)((u8)c.byte[28]))) + ((u16)a.half[14]);
  dst.half[15] =
      (((u16)((u8)b.byte[30])) * ((u16)((u8)c.byte[30]))) + ((u16)a.half[15]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_90">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaddwev_h_bu_b-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwev_h_bu_b (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_91">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaddwev_h_bu_b (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaddwev.h.bu.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_91">Description</h3>
<p>Multiply even-positioned unsigned 8-bit elements in <code>b</code> and signed elements in <code>c</code>, add to 16-bit elements in <code>a</code>.</p>
<h3 id="operation_91">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] =
      (u16)(u8)b.byte[2 * i] * (s16)(s8)c.byte[2 * i] + (s16)a.half[i];
}

// Expands to:

if (0) {
  dst.half[0] =
      (((u16)((u8)b.byte[0])) * ((s16)((s8)c.byte[0]))) + ((s16)a.half[0]);
  dst.half[1] =
      (((u16)((u8)b.byte[2])) * ((s16)((s8)c.byte[2]))) + ((s16)a.half[1]);
  dst.half[2] =
      (((u16)((u8)b.byte[4])) * ((s16)((s8)c.byte[4]))) + ((s16)a.half[2]);
  dst.half[3] =
      (((u16)((u8)b.byte[6])) * ((s16)((s8)c.byte[6]))) + ((s16)a.half[3]);
  dst.half[4] =
      (((u16)((u8)b.byte[8])) * ((s16)((s8)c.byte[8]))) + ((s16)a.half[4]);
  dst.half[5] =
      (((u16)((u8)b.byte[10])) * ((s16)((s8)c.byte[10]))) + ((s16)a.half[5]);
  dst.half[6] =
      (((u16)((u8)b.byte[12])) * ((s16)((s8)c.byte[12]))) + ((s16)a.half[6]);
  dst.half[7] =
      (((u16)((u8)b.byte[14])) * ((s16)((s8)c.byte[14]))) + ((s16)a.half[7]);
  dst.half[8] =
      (((u16)((u8)b.byte[16])) * ((s16)((s8)c.byte[16]))) + ((s16)a.half[8]);
  dst.half[9] =
      (((u16)((u8)b.byte[18])) * ((s16)((s8)c.byte[18]))) + ((s16)a.half[9]);
  dst.half[10] =
      (((u16)((u8)b.byte[20])) * ((s16)((s8)c.byte[20]))) + ((s16)a.half[10]);
  dst.half[11] =
      (((u16)((u8)b.byte[22])) * ((s16)((s8)c.byte[22]))) + ((s16)a.half[11]);
  dst.half[12] =
      (((u16)((u8)b.byte[24])) * ((s16)((s8)c.byte[24]))) + ((s16)a.half[12]);
  dst.half[13] =
      (((u16)((u8)b.byte[26])) * ((s16)((s8)c.byte[26]))) + ((s16)a.half[13]);
  dst.half[14] =
      (((u16)((u8)b.byte[28])) * ((s16)((s8)c.byte[28]))) + ((s16)a.half[14]);
  dst.half[15] =
      (((u16)((u8)b.byte[30])) * ((s16)((s8)c.byte[30]))) + ((s16)a.half[15]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_91">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaddwev_w_h-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwev_w_h (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_92">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaddwev_w_h (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaddwev.w.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_92">Description</h3>
<p>Multiply even-positioned signed 16-bit elements in <code>b</code> and signed elements in <code>c</code>, add to 32-bit elements in <code>a</code>.</p>
<h3 id="operation_92">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] =
      (s32)(s16)b.half[2 * i] * (s32)(s16)c.half[2 * i] + (s32)a.word[i];
}

// Expands to:

if (0) {
  dst.word[0] =
      (((s32)((s16)b.half[0])) * ((s32)((s16)c.half[0]))) + ((s32)a.word[0]);
  dst.word[1] =
      (((s32)((s16)b.half[2])) * ((s32)((s16)c.half[2]))) + ((s32)a.word[1]);
  dst.word[2] =
      (((s32)((s16)b.half[4])) * ((s32)((s16)c.half[4]))) + ((s32)a.word[2]);
  dst.word[3] =
      (((s32)((s16)b.half[6])) * ((s32)((s16)c.half[6]))) + ((s32)a.word[3]);
  dst.word[4] =
      (((s32)((s16)b.half[8])) * ((s32)((s16)c.half[8]))) + ((s32)a.word[4]);
  dst.word[5] =
      (((s32)((s16)b.half[10])) * ((s32)((s16)c.half[10]))) + ((s32)a.word[5]);
  dst.word[6] =
      (((s32)((s16)b.half[12])) * ((s32)((s16)c.half[12]))) + ((s32)a.word[6]);
  dst.word[7] =
      (((s32)((s16)b.half[14])) * ((s32)((s16)c.half[14]))) + ((s32)a.word[7]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_92">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaddwev_w_hu-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwev_w_hu (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_93">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaddwev_w_hu (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaddwev.w.hu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_93">Description</h3>
<p>Multiply even-positioned unsigned 16-bit elements in <code>b</code> and unsigned elements in <code>c</code>, add to 32-bit elements in <code>a</code>.</p>
<h3 id="operation_93">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] =
      (u32)(u16)b.half[2 * i] * (u32)(u16)c.half[2 * i] + (u32)a.word[i];
}

// Expands to:

if (0) {
  dst.word[0] =
      (((u32)((u16)b.half[0])) * ((u32)((u16)c.half[0]))) + ((u32)a.word[0]);
  dst.word[1] =
      (((u32)((u16)b.half[2])) * ((u32)((u16)c.half[2]))) + ((u32)a.word[1]);
  dst.word[2] =
      (((u32)((u16)b.half[4])) * ((u32)((u16)c.half[4]))) + ((u32)a.word[2]);
  dst.word[3] =
      (((u32)((u16)b.half[6])) * ((u32)((u16)c.half[6]))) + ((u32)a.word[3]);
  dst.word[4] =
      (((u32)((u16)b.half[8])) * ((u32)((u16)c.half[8]))) + ((u32)a.word[4]);
  dst.word[5] =
      (((u32)((u16)b.half[10])) * ((u32)((u16)c.half[10]))) + ((u32)a.word[5]);
  dst.word[6] =
      (((u32)((u16)b.half[12])) * ((u32)((u16)c.half[12]))) + ((u32)a.word[6]);
  dst.word[7] =
      (((u32)((u16)b.half[14])) * ((u32)((u16)c.half[14]))) + ((u32)a.word[7]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_93">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaddwev_w_hu_h-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwev_w_hu_h (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_94">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaddwev_w_hu_h (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaddwev.w.hu.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_94">Description</h3>
<p>Multiply even-positioned unsigned 16-bit elements in <code>b</code> and signed elements in <code>c</code>, add to 32-bit elements in <code>a</code>.</p>
<h3 id="operation_94">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] =
      (u32)(u16)b.half[2 * i] * (s32)(s16)c.half[2 * i] + (s32)a.word[i];
}

// Expands to:

if (0) {
  dst.word[0] =
      (((u32)((u16)b.half[0])) * ((s32)((s16)c.half[0]))) + ((s32)a.word[0]);
  dst.word[1] =
      (((u32)((u16)b.half[2])) * ((s32)((s16)c.half[2]))) + ((s32)a.word[1]);
  dst.word[2] =
      (((u32)((u16)b.half[4])) * ((s32)((s16)c.half[4]))) + ((s32)a.word[2]);
  dst.word[3] =
      (((u32)((u16)b.half[6])) * ((s32)((s16)c.half[6]))) + ((s32)a.word[3]);
  dst.word[4] =
      (((u32)((u16)b.half[8])) * ((s32)((s16)c.half[8]))) + ((s32)a.word[4]);
  dst.word[5] =
      (((u32)((u16)b.half[10])) * ((s32)((s16)c.half[10]))) + ((s32)a.word[5]);
  dst.word[6] =
      (((u32)((u16)b.half[12])) * ((s32)((s16)c.half[12]))) + ((s32)a.word[6]);
  dst.word[7] =
      (((u32)((u16)b.half[14])) * ((s32)((s16)c.half[14]))) + ((s32)a.word[7]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_94">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaddwev_d_w-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwev_d_w (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_95">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaddwev_d_w (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaddwev.d.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_95">Description</h3>
<p>Multiply even-positioned signed 32-bit elements in <code>b</code> and signed elements in <code>c</code>, add to 64-bit elements in <code>a</code>.</p>
<h3 id="operation_95">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] =
      (s64)(s32)b.word[2 * i] * (s64)(s32)c.word[2 * i] + (s64)a.dword[i];
}

// Expands to:

if (0) {
  dst.dword[0] =
      (((s64)((s32)b.word[0])) * ((s64)((s32)c.word[0]))) + ((s64)a.dword[0]);
  dst.dword[1] =
      (((s64)((s32)b.word[2])) * ((s64)((s32)c.word[2]))) + ((s64)a.dword[1]);
  dst.dword[2] =
      (((s64)((s32)b.word[4])) * ((s64)((s32)c.word[4]))) + ((s64)a.dword[2]);
  dst.dword[3] =
      (((s64)((s32)b.word[6])) * ((s64)((s32)c.word[6]))) + ((s64)a.dword[3]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_95">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaddwev_d_wu-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwev_d_wu (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_96">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaddwev_d_wu (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaddwev.d.wu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_96">Description</h3>
<p>Multiply even-positioned unsigned 32-bit elements in <code>b</code> and unsigned elements in <code>c</code>, add to 64-bit elements in <code>a</code>.</p>
<h3 id="operation_96">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] =
      (u64)(u32)b.word[2 * i] * (u64)(u32)c.word[2 * i] + (u64)a.dword[i];
}

// Expands to:

if (0) {
  dst.dword[0] =
      (((u64)((u32)b.word[0])) * ((u64)((u32)c.word[0]))) + ((u64)a.dword[0]);
  dst.dword[1] =
      (((u64)((u32)b.word[2])) * ((u64)((u32)c.word[2]))) + ((u64)a.dword[1]);
  dst.dword[2] =
      (((u64)((u32)b.word[4])) * ((u64)((u32)c.word[4]))) + ((u64)a.dword[2]);
  dst.dword[3] =
      (((u64)((u32)b.word[6])) * ((u64)((u32)c.word[6]))) + ((u64)a.dword[3]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_96">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaddwev_d_wu_w-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwev_d_wu_w (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_97">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaddwev_d_wu_w (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaddwev.d.wu.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_97">Description</h3>
<p>Multiply even-positioned unsigned 32-bit elements in <code>b</code> and signed elements in <code>c</code>, add to 64-bit elements in <code>a</code>.</p>
<h3 id="operation_97">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] =
      (u64)(u32)b.word[2 * i] * (s64)(s32)c.word[2 * i] + (s64)a.dword[i];
}

// Expands to:

if (0) {
  dst.dword[0] =
      (((u64)((u32)b.word[0])) * ((s64)((s32)c.word[0]))) + ((s64)a.dword[0]);
  dst.dword[1] =
      (((u64)((u32)b.word[2])) * ((s64)((s32)c.word[2]))) + ((s64)a.dword[1]);
  dst.dword[2] =
      (((u64)((u32)b.word[4])) * ((s64)((s32)c.word[4]))) + ((s64)a.dword[2]);
  dst.dword[3] =
      (((u64)((u32)b.word[6])) * ((s64)((s32)c.word[6]))) + ((s64)a.dword[3]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_97">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaddwev_q_d-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwev_q_d (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_98">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaddwev_q_d (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaddwev.q.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_98">Description</h3>
<p>Multiply even-positioned signed 64-bit elements in <code>b</code> and signed elements in <code>c</code>, add to 128-bit elements in <code>a</code>.</p>
<h3 id="operation_98">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] =
      (s128)(s64)b.dword[2 * i] * (s128)(s64)c.dword[2 * i] + (s128)a.qword[i];
}

// Expands to:

if (0) {
  dst.qword[0] = (((s128)((s64)b.dword[0])) * ((s128)((s64)c.dword[0]))) +
                 ((s128)a.qword[0]);
  dst.qword[1] = (((s128)((s64)b.dword[2])) * ((s128)((s64)c.dword[2]))) +
                 ((s128)a.qword[1]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_98">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>7</td>
<td>1.14</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>7</td>
<td>1.14</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>7</td>
<td>1.14</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaddwev_q_du-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwev_q_du (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_99">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaddwev_q_du (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaddwev.q.du xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_99">Description</h3>
<p>Multiply even-positioned unsigned 64-bit elements in <code>b</code> and unsigned elements in <code>c</code>, add to 128-bit elements in <code>a</code>.</p>
<h3 id="operation_99">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] =
      (u128)(u64)b.dword[2 * i] * (u128)(u64)c.dword[2 * i] + (u128)a.qword[i];
}

// Expands to:

if (0) {
  dst.qword[0] = (((u128)((u64)b.dword[0])) * ((u128)((u64)c.dword[0]))) +
                 ((u128)a.qword[0]);
  dst.qword[1] = (((u128)((u64)b.dword[2])) * ((u128)((u64)c.dword[2]))) +
                 ((u128)a.qword[1]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_99">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>7</td>
<td>1.14</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>7</td>
<td>1.14</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>7</td>
<td>1.14</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaddwev_q_du_d-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwev_q_du_d (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_100">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaddwev_q_du_d (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaddwev.q.du.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_100">Description</h3>
<p>Multiply even-positioned unsigned 64-bit elements in <code>b</code> and signed elements in <code>c</code>, add to 128-bit elements in <code>a</code>.</p>
<h3 id="operation_100">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] =
      (u128)(u64)b.dword[2 * i] * (s128)(s64)c.dword[2 * i] + (s128)a.qword[i];
}

// Expands to:

if (0) {
  dst.qword[0] = (((u128)((u64)b.dword[0])) * ((s128)((s64)c.dword[0]))) +
                 ((s128)a.qword[0]);
  dst.qword[1] = (((u128)((u64)b.dword[2])) * ((s128)((s64)c.dword[2]))) +
                 ((s128)a.qword[1]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_100">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>7</td>
<td>1.14</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>7</td>
<td>1.14</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>7</td>
<td>1.14</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaddwod_h_b-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwod_h_b (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_101">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaddwod_h_b (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaddwod.h.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_101">Description</h3>
<p>Multiply odd-positioned signed 8-bit elements in <code>b</code> and signed elements in <code>c</code>, add to 16-bit elements in <code>a</code>.</p>
<h3 id="operation_101">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] =
      (s16)(s8)b.byte[2 * i + 1] * (s16)(s8)c.byte[2 * i + 1] + (s16)a.half[i];
}

// Expands to:

if (0) {
  dst.half[0] =
      (((s16)((s8)b.byte[1])) * ((s16)((s8)c.byte[1]))) + ((s16)a.half[0]);
  dst.half[1] =
      (((s16)((s8)b.byte[3])) * ((s16)((s8)c.byte[3]))) + ((s16)a.half[1]);
  dst.half[2] =
      (((s16)((s8)b.byte[5])) * ((s16)((s8)c.byte[5]))) + ((s16)a.half[2]);
  dst.half[3] =
      (((s16)((s8)b.byte[7])) * ((s16)((s8)c.byte[7]))) + ((s16)a.half[3]);
  dst.half[4] =
      (((s16)((s8)b.byte[9])) * ((s16)((s8)c.byte[9]))) + ((s16)a.half[4]);
  dst.half[5] =
      (((s16)((s8)b.byte[11])) * ((s16)((s8)c.byte[11]))) + ((s16)a.half[5]);
  dst.half[6] =
      (((s16)((s8)b.byte[13])) * ((s16)((s8)c.byte[13]))) + ((s16)a.half[6]);
  dst.half[7] =
      (((s16)((s8)b.byte[15])) * ((s16)((s8)c.byte[15]))) + ((s16)a.half[7]);
  dst.half[8] =
      (((s16)((s8)b.byte[17])) * ((s16)((s8)c.byte[17]))) + ((s16)a.half[8]);
  dst.half[9] =
      (((s16)((s8)b.byte[19])) * ((s16)((s8)c.byte[19]))) + ((s16)a.half[9]);
  dst.half[10] =
      (((s16)((s8)b.byte[21])) * ((s16)((s8)c.byte[21]))) + ((s16)a.half[10]);
  dst.half[11] =
      (((s16)((s8)b.byte[23])) * ((s16)((s8)c.byte[23]))) + ((s16)a.half[11]);
  dst.half[12] =
      (((s16)((s8)b.byte[25])) * ((s16)((s8)c.byte[25]))) + ((s16)a.half[12]);
  dst.half[13] =
      (((s16)((s8)b.byte[27])) * ((s16)((s8)c.byte[27]))) + ((s16)a.half[13]);
  dst.half[14] =
      (((s16)((s8)b.byte[29])) * ((s16)((s8)c.byte[29]))) + ((s16)a.half[14]);
  dst.half[15] =
      (((s16)((s8)b.byte[31])) * ((s16)((s8)c.byte[31]))) + ((s16)a.half[15]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_101">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaddwod_h_bu-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwod_h_bu (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_102">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaddwod_h_bu (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaddwod.h.bu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_102">Description</h3>
<p>Multiply odd-positioned unsigned 8-bit elements in <code>b</code> and unsigned elements in <code>c</code>, add to 16-bit elements in <code>a</code>.</p>
<h3 id="operation_102">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] =
      (u16)(u8)b.byte[2 * i + 1] * (u16)(u8)c.byte[2 * i + 1] + (u16)a.half[i];
}

// Expands to:

if (0) {
  dst.half[0] =
      (((u16)((u8)b.byte[1])) * ((u16)((u8)c.byte[1]))) + ((u16)a.half[0]);
  dst.half[1] =
      (((u16)((u8)b.byte[3])) * ((u16)((u8)c.byte[3]))) + ((u16)a.half[1]);
  dst.half[2] =
      (((u16)((u8)b.byte[5])) * ((u16)((u8)c.byte[5]))) + ((u16)a.half[2]);
  dst.half[3] =
      (((u16)((u8)b.byte[7])) * ((u16)((u8)c.byte[7]))) + ((u16)a.half[3]);
  dst.half[4] =
      (((u16)((u8)b.byte[9])) * ((u16)((u8)c.byte[9]))) + ((u16)a.half[4]);
  dst.half[5] =
      (((u16)((u8)b.byte[11])) * ((u16)((u8)c.byte[11]))) + ((u16)a.half[5]);
  dst.half[6] =
      (((u16)((u8)b.byte[13])) * ((u16)((u8)c.byte[13]))) + ((u16)a.half[6]);
  dst.half[7] =
      (((u16)((u8)b.byte[15])) * ((u16)((u8)c.byte[15]))) + ((u16)a.half[7]);
  dst.half[8] =
      (((u16)((u8)b.byte[17])) * ((u16)((u8)c.byte[17]))) + ((u16)a.half[8]);
  dst.half[9] =
      (((u16)((u8)b.byte[19])) * ((u16)((u8)c.byte[19]))) + ((u16)a.half[9]);
  dst.half[10] =
      (((u16)((u8)b.byte[21])) * ((u16)((u8)c.byte[21]))) + ((u16)a.half[10]);
  dst.half[11] =
      (((u16)((u8)b.byte[23])) * ((u16)((u8)c.byte[23]))) + ((u16)a.half[11]);
  dst.half[12] =
      (((u16)((u8)b.byte[25])) * ((u16)((u8)c.byte[25]))) + ((u16)a.half[12]);
  dst.half[13] =
      (((u16)((u8)b.byte[27])) * ((u16)((u8)c.byte[27]))) + ((u16)a.half[13]);
  dst.half[14] =
      (((u16)((u8)b.byte[29])) * ((u16)((u8)c.byte[29]))) + ((u16)a.half[14]);
  dst.half[15] =
      (((u16)((u8)b.byte[31])) * ((u16)((u8)c.byte[31]))) + ((u16)a.half[15]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_102">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaddwod_h_bu_b-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwod_h_bu_b (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_103">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaddwod_h_bu_b (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaddwod.h.bu.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_103">Description</h3>
<p>Multiply odd-positioned unsigned 8-bit elements in <code>b</code> and signed elements in <code>c</code>, add to 16-bit elements in <code>a</code>.</p>
<h3 id="operation_103">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] =
      (u16)(u8)b.byte[2 * i + 1] * (s16)(s8)c.byte[2 * i + 1] + (s16)a.half[i];
}

// Expands to:

if (0) {
  dst.half[0] =
      (((u16)((u8)b.byte[1])) * ((s16)((s8)c.byte[1]))) + ((s16)a.half[0]);
  dst.half[1] =
      (((u16)((u8)b.byte[3])) * ((s16)((s8)c.byte[3]))) + ((s16)a.half[1]);
  dst.half[2] =
      (((u16)((u8)b.byte[5])) * ((s16)((s8)c.byte[5]))) + ((s16)a.half[2]);
  dst.half[3] =
      (((u16)((u8)b.byte[7])) * ((s16)((s8)c.byte[7]))) + ((s16)a.half[3]);
  dst.half[4] =
      (((u16)((u8)b.byte[9])) * ((s16)((s8)c.byte[9]))) + ((s16)a.half[4]);
  dst.half[5] =
      (((u16)((u8)b.byte[11])) * ((s16)((s8)c.byte[11]))) + ((s16)a.half[5]);
  dst.half[6] =
      (((u16)((u8)b.byte[13])) * ((s16)((s8)c.byte[13]))) + ((s16)a.half[6]);
  dst.half[7] =
      (((u16)((u8)b.byte[15])) * ((s16)((s8)c.byte[15]))) + ((s16)a.half[7]);
  dst.half[8] =
      (((u16)((u8)b.byte[17])) * ((s16)((s8)c.byte[17]))) + ((s16)a.half[8]);
  dst.half[9] =
      (((u16)((u8)b.byte[19])) * ((s16)((s8)c.byte[19]))) + ((s16)a.half[9]);
  dst.half[10] =
      (((u16)((u8)b.byte[21])) * ((s16)((s8)c.byte[21]))) + ((s16)a.half[10]);
  dst.half[11] =
      (((u16)((u8)b.byte[23])) * ((s16)((s8)c.byte[23]))) + ((s16)a.half[11]);
  dst.half[12] =
      (((u16)((u8)b.byte[25])) * ((s16)((s8)c.byte[25]))) + ((s16)a.half[12]);
  dst.half[13] =
      (((u16)((u8)b.byte[27])) * ((s16)((s8)c.byte[27]))) + ((s16)a.half[13]);
  dst.half[14] =
      (((u16)((u8)b.byte[29])) * ((s16)((s8)c.byte[29]))) + ((s16)a.half[14]);
  dst.half[15] =
      (((u16)((u8)b.byte[31])) * ((s16)((s8)c.byte[31]))) + ((s16)a.half[15]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_103">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaddwod_w_h-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwod_w_h (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_104">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaddwod_w_h (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaddwod.w.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_104">Description</h3>
<p>Multiply odd-positioned signed 16-bit elements in <code>b</code> and signed elements in <code>c</code>, add to 32-bit elements in <code>a</code>.</p>
<h3 id="operation_104">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (s32)(s16)b.half[2 * i + 1] * (s32)(s16)c.half[2 * i + 1] +
                (s32)a.word[i];
}

// Expands to:

if (0) {
  dst.word[0] =
      (((s32)((s16)b.half[1])) * ((s32)((s16)c.half[1]))) + ((s32)a.word[0]);
  dst.word[1] =
      (((s32)((s16)b.half[3])) * ((s32)((s16)c.half[3]))) + ((s32)a.word[1]);
  dst.word[2] =
      (((s32)((s16)b.half[5])) * ((s32)((s16)c.half[5]))) + ((s32)a.word[2]);
  dst.word[3] =
      (((s32)((s16)b.half[7])) * ((s32)((s16)c.half[7]))) + ((s32)a.word[3]);
  dst.word[4] =
      (((s32)((s16)b.half[9])) * ((s32)((s16)c.half[9]))) + ((s32)a.word[4]);
  dst.word[5] =
      (((s32)((s16)b.half[11])) * ((s32)((s16)c.half[11]))) + ((s32)a.word[5]);
  dst.word[6] =
      (((s32)((s16)b.half[13])) * ((s32)((s16)c.half[13]))) + ((s32)a.word[6]);
  dst.word[7] =
      (((s32)((s16)b.half[15])) * ((s32)((s16)c.half[15]))) + ((s32)a.word[7]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_104">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaddwod_w_hu-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwod_w_hu (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_105">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaddwod_w_hu (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaddwod.w.hu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_105">Description</h3>
<p>Multiply odd-positioned unsigned 16-bit elements in <code>b</code> and unsigned elements in <code>c</code>, add to 32-bit elements in <code>a</code>.</p>
<h3 id="operation_105">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (u32)(u16)b.half[2 * i + 1] * (u32)(u16)c.half[2 * i + 1] +
                (u32)a.word[i];
}

// Expands to:

if (0) {
  dst.word[0] =
      (((u32)((u16)b.half[1])) * ((u32)((u16)c.half[1]))) + ((u32)a.word[0]);
  dst.word[1] =
      (((u32)((u16)b.half[3])) * ((u32)((u16)c.half[3]))) + ((u32)a.word[1]);
  dst.word[2] =
      (((u32)((u16)b.half[5])) * ((u32)((u16)c.half[5]))) + ((u32)a.word[2]);
  dst.word[3] =
      (((u32)((u16)b.half[7])) * ((u32)((u16)c.half[7]))) + ((u32)a.word[3]);
  dst.word[4] =
      (((u32)((u16)b.half[9])) * ((u32)((u16)c.half[9]))) + ((u32)a.word[4]);
  dst.word[5] =
      (((u32)((u16)b.half[11])) * ((u32)((u16)c.half[11]))) + ((u32)a.word[5]);
  dst.word[6] =
      (((u32)((u16)b.half[13])) * ((u32)((u16)c.half[13]))) + ((u32)a.word[6]);
  dst.word[7] =
      (((u32)((u16)b.half[15])) * ((u32)((u16)c.half[15]))) + ((u32)a.word[7]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_105">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaddwod_w_hu_h-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwod_w_hu_h (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_106">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaddwod_w_hu_h (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaddwod.w.hu.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_106">Description</h3>
<p>Multiply odd-positioned unsigned 16-bit elements in <code>b</code> and signed elements in <code>c</code>, add to 32-bit elements in <code>a</code>.</p>
<h3 id="operation_106">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (u32)(u16)b.half[2 * i + 1] * (s32)(s16)c.half[2 * i + 1] +
                (s32)a.word[i];
}

// Expands to:

if (0) {
  dst.word[0] =
      (((u32)((u16)b.half[1])) * ((s32)((s16)c.half[1]))) + ((s32)a.word[0]);
  dst.word[1] =
      (((u32)((u16)b.half[3])) * ((s32)((s16)c.half[3]))) + ((s32)a.word[1]);
  dst.word[2] =
      (((u32)((u16)b.half[5])) * ((s32)((s16)c.half[5]))) + ((s32)a.word[2]);
  dst.word[3] =
      (((u32)((u16)b.half[7])) * ((s32)((s16)c.half[7]))) + ((s32)a.word[3]);
  dst.word[4] =
      (((u32)((u16)b.half[9])) * ((s32)((s16)c.half[9]))) + ((s32)a.word[4]);
  dst.word[5] =
      (((u32)((u16)b.half[11])) * ((s32)((s16)c.half[11]))) + ((s32)a.word[5]);
  dst.word[6] =
      (((u32)((u16)b.half[13])) * ((s32)((s16)c.half[13]))) + ((s32)a.word[6]);
  dst.word[7] =
      (((u32)((u16)b.half[15])) * ((s32)((s16)c.half[15]))) + ((s32)a.word[7]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_106">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaddwod_d_w-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwod_d_w (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_107">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaddwod_d_w (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaddwod.d.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_107">Description</h3>
<p>Multiply odd-positioned signed 32-bit elements in <code>b</code> and signed elements in <code>c</code>, add to 64-bit elements in <code>a</code>.</p>
<h3 id="operation_107">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (s64)(s32)b.word[2 * i + 1] * (s64)(s32)c.word[2 * i + 1] +
                 (s64)a.dword[i];
}

// Expands to:

if (0) {
  dst.dword[0] =
      (((s64)((s32)b.word[1])) * ((s64)((s32)c.word[1]))) + ((s64)a.dword[0]);
  dst.dword[1] =
      (((s64)((s32)b.word[3])) * ((s64)((s32)c.word[3]))) + ((s64)a.dword[1]);
  dst.dword[2] =
      (((s64)((s32)b.word[5])) * ((s64)((s32)c.word[5]))) + ((s64)a.dword[2]);
  dst.dword[3] =
      (((s64)((s32)b.word[7])) * ((s64)((s32)c.word[7]))) + ((s64)a.dword[3]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_107">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaddwod_d_wu-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwod_d_wu (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_108">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaddwod_d_wu (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaddwod.d.wu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_108">Description</h3>
<p>Multiply odd-positioned unsigned 32-bit elements in <code>b</code> and unsigned elements in <code>c</code>, add to 64-bit elements in <code>a</code>.</p>
<h3 id="operation_108">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (u64)(u32)b.word[2 * i + 1] * (u64)(u32)c.word[2 * i + 1] +
                 (u64)a.dword[i];
}

// Expands to:

if (0) {
  dst.dword[0] =
      (((u64)((u32)b.word[1])) * ((u64)((u32)c.word[1]))) + ((u64)a.dword[0]);
  dst.dword[1] =
      (((u64)((u32)b.word[3])) * ((u64)((u32)c.word[3]))) + ((u64)a.dword[1]);
  dst.dword[2] =
      (((u64)((u32)b.word[5])) * ((u64)((u32)c.word[5]))) + ((u64)a.dword[2]);
  dst.dword[3] =
      (((u64)((u32)b.word[7])) * ((u64)((u32)c.word[7]))) + ((u64)a.dword[3]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_108">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaddwod_d_wu_w-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwod_d_wu_w (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_109">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaddwod_d_wu_w (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaddwod.d.wu.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_109">Description</h3>
<p>Multiply odd-positioned unsigned 32-bit elements in <code>b</code> and signed elements in <code>c</code>, add to 64-bit elements in <code>a</code>.</p>
<h3 id="operation_109">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (u64)(u32)b.word[2 * i + 1] * (s64)(s32)c.word[2 * i + 1] +
                 (s64)a.dword[i];
}

// Expands to:

if (0) {
  dst.dword[0] =
      (((u64)((u32)b.word[1])) * ((s64)((s32)c.word[1]))) + ((s64)a.dword[0]);
  dst.dword[1] =
      (((u64)((u32)b.word[3])) * ((s64)((s32)c.word[3]))) + ((s64)a.dword[1]);
  dst.dword[2] =
      (((u64)((u32)b.word[5])) * ((s64)((s32)c.word[5]))) + ((s64)a.dword[2]);
  dst.dword[3] =
      (((u64)((u32)b.word[7])) * ((s64)((s32)c.word[7]))) + ((s64)a.dword[3]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_109">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaddwod_q_d-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwod_q_d (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_110">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaddwod_q_d (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaddwod.q.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_110">Description</h3>
<p>Multiply odd-positioned signed 64-bit elements in <code>b</code> and signed elements in <code>c</code>, add to 128-bit elements in <code>a</code>.</p>
<h3 id="operation_110">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] = (s128)(s64)b.dword[2 * i + 1] * (s128)(s64)c.dword[2 * i + 1] +
                 (s128)a.qword[i];
}

// Expands to:

if (0) {
  dst.qword[0] = (((s128)((s64)b.dword[1])) * ((s128)((s64)c.dword[1]))) +
                 ((s128)a.qword[0]);
  dst.qword[1] = (((s128)((s64)b.dword[3])) * ((s128)((s64)c.dword[3]))) +
                 ((s128)a.qword[1]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_110">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>7</td>
<td>1.14</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>7</td>
<td>1.14</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>7</td>
<td>1.14</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaddwod_q_du-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwod_q_du (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_111">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaddwod_q_du (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaddwod.q.du xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_111">Description</h3>
<p>Multiply odd-positioned unsigned 64-bit elements in <code>b</code> and unsigned elements in <code>c</code>, add to 128-bit elements in <code>a</code>.</p>
<h3 id="operation_111">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] = (u128)(u64)b.dword[2 * i + 1] * (u128)(u64)c.dword[2 * i + 1] +
                 (u128)a.qword[i];
}

// Expands to:

if (0) {
  dst.qword[0] = (((u128)((u64)b.dword[1])) * ((u128)((u64)c.dword[1]))) +
                 ((u128)a.qword[0]);
  dst.qword[1] = (((u128)((u64)b.dword[3])) * ((u128)((u64)c.dword[3]))) +
                 ((u128)a.qword[1]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_111">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>7</td>
<td>1.14</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>7</td>
<td>1.14</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>7</td>
<td>1.14</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaddwod_q_du_d-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmaddwod_q_du_d (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_112">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaddwod_q_du_d (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaddwod.q.du.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_112">Description</h3>
<p>Multiply odd-positioned unsigned 64-bit elements in <code>b</code> and signed elements in <code>c</code>, add to 128-bit elements in <code>a</code>.</p>
<h3 id="operation_112">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] = (u128)(u64)b.dword[2 * i + 1] * (s128)(s64)c.dword[2 * i + 1] +
                 (s128)a.qword[i];
}

// Expands to:

if (0) {
  dst.qword[0] = (((u128)((u64)b.dword[1])) * ((s128)((s64)c.dword[1]))) +
                 ((s128)a.qword[0]);
  dst.qword[1] = (((u128)((u64)b.dword[3])) * ((s128)((s64)c.dword[3]))) +
                 ((s128)a.qword[1]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_112">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>7</td>
<td>1.14</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>7</td>
<td>1.14</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>7</td>
<td>1.14</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmax_b-__m256i-a-__m256i-b">__m256i __lasx_xvmax_b (__m256i a, __m256i b)</h2>
<h3 id="synopsis_113">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmax_b (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmax.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_113">Description</h3>
<p>Compute elementwise maximum for signed 8-bit elements in <code>a</code> and <code>b</code>.</p>
<h3 id="operation_113">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = max((s8)a.byte[i], (s8)b.byte[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_113">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmax_bu-__m256i-a-__m256i-b">__m256i __lasx_xvmax_bu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_114">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmax_bu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmax.bu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_114">Description</h3>
<p>Compute elementwise maximum for unsigned 8-bit elements in <code>a</code> and <code>b</code>.</p>
<h3 id="operation_114">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = max((u8)a.byte[i], (u8)b.byte[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_114">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmax_h-__m256i-a-__m256i-b">__m256i __lasx_xvmax_h (__m256i a, __m256i b)</h2>
<h3 id="synopsis_115">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmax_h (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmax.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_115">Description</h3>
<p>Compute elementwise maximum for signed 16-bit elements in <code>a</code> and <code>b</code>.</p>
<h3 id="operation_115">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = max((s16)a.half[i], (s16)b.half[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_115">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmax_hu-__m256i-a-__m256i-b">__m256i __lasx_xvmax_hu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_116">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmax_hu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmax.hu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_116">Description</h3>
<p>Compute elementwise maximum for unsigned 16-bit elements in <code>a</code> and <code>b</code>.</p>
<h3 id="operation_116">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = max((u16)a.half[i], (u16)b.half[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_116">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmax_w-__m256i-a-__m256i-b">__m256i __lasx_xvmax_w (__m256i a, __m256i b)</h2>
<h3 id="synopsis_117">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmax_w (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmax.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_117">Description</h3>
<p>Compute elementwise maximum for signed 32-bit elements in <code>a</code> and <code>b</code>.</p>
<h3 id="operation_117">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = max((s32)a.word[i], (s32)b.word[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_117">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmax_wu-__m256i-a-__m256i-b">__m256i __lasx_xvmax_wu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_118">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmax_wu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmax.wu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_118">Description</h3>
<p>Compute elementwise maximum for unsigned 32-bit elements in <code>a</code> and <code>b</code>.</p>
<h3 id="operation_118">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = max((u32)a.word[i], (u32)b.word[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_118">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmax_d-__m256i-a-__m256i-b">__m256i __lasx_xvmax_d (__m256i a, __m256i b)</h2>
<h3 id="synopsis_119">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmax_d (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmax.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_119">Description</h3>
<p>Compute elementwise maximum for signed 64-bit elements in <code>a</code> and <code>b</code>.</p>
<h3 id="operation_119">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = max((s64)a.dword[i], (s64)b.dword[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_119">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmax_du-__m256i-a-__m256i-b">__m256i __lasx_xvmax_du (__m256i a, __m256i b)</h2>
<h3 id="synopsis_120">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmax_du (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmax.du xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_120">Description</h3>
<p>Compute elementwise maximum for unsigned 64-bit elements in <code>a</code> and <code>b</code>.</p>
<h3 id="operation_120">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = max((u64)a.dword[i], (u64)b.dword[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_120">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaxi_b-__m256i-a-imm_n16_15-imm">__m256i __lasx_xvmaxi_b (__m256i a, imm_n16_15 imm)</h2>
<h3 id="synopsis_121">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaxi_b (__m256i a, imm_n16_15 imm)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaxi.b xr, xr, imm
CPU Flags: LASX
</code></pre>
<h3 id="description_121">Description</h3>
<p>Compute elementwise maximum for signed 8-bit elements in <code>a</code> and <code>imm</code>.</p>
<h3 id="operation_121">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = max((s8)a.byte[i], (s8)imm);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_121">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaxi_bu-__m256i-a-imm0_31-imm">__m256i __lasx_xvmaxi_bu (__m256i a, imm0_31 imm)</h2>
<h3 id="synopsis_122">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaxi_bu (__m256i a, imm0_31 imm)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaxi.bu xr, xr, imm
CPU Flags: LASX
</code></pre>
<h3 id="description_122">Description</h3>
<p>Compute elementwise maximum for unsigned 8-bit elements in <code>a</code> and <code>imm</code>.</p>
<h3 id="operation_122">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = max((u8)a.byte[i], (u8)imm);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_122">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaxi_h-__m256i-a-imm_n16_15-imm">__m256i __lasx_xvmaxi_h (__m256i a, imm_n16_15 imm)</h2>
<h3 id="synopsis_123">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaxi_h (__m256i a, imm_n16_15 imm)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaxi.h xr, xr, imm
CPU Flags: LASX
</code></pre>
<h3 id="description_123">Description</h3>
<p>Compute elementwise maximum for signed 16-bit elements in <code>a</code> and <code>imm</code>.</p>
<h3 id="operation_123">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = max((s16)a.half[i], (s16)imm);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_123">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaxi_hu-__m256i-a-imm0_31-imm">__m256i __lasx_xvmaxi_hu (__m256i a, imm0_31 imm)</h2>
<h3 id="synopsis_124">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaxi_hu (__m256i a, imm0_31 imm)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaxi.hu xr, xr, imm
CPU Flags: LASX
</code></pre>
<h3 id="description_124">Description</h3>
<p>Compute elementwise maximum for unsigned 16-bit elements in <code>a</code> and <code>imm</code>.</p>
<h3 id="operation_124">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = max((u16)a.half[i], (u16)imm);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_124">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaxi_w-__m256i-a-imm_n16_15-imm">__m256i __lasx_xvmaxi_w (__m256i a, imm_n16_15 imm)</h2>
<h3 id="synopsis_125">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaxi_w (__m256i a, imm_n16_15 imm)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaxi.w xr, xr, imm
CPU Flags: LASX
</code></pre>
<h3 id="description_125">Description</h3>
<p>Compute elementwise maximum for signed 32-bit elements in <code>a</code> and <code>imm</code>.</p>
<h3 id="operation_125">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = max((s32)a.word[i], (s32)imm);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_125">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaxi_wu-__m256i-a-imm0_31-imm">__m256i __lasx_xvmaxi_wu (__m256i a, imm0_31 imm)</h2>
<h3 id="synopsis_126">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaxi_wu (__m256i a, imm0_31 imm)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaxi.wu xr, xr, imm
CPU Flags: LASX
</code></pre>
<h3 id="description_126">Description</h3>
<p>Compute elementwise maximum for unsigned 32-bit elements in <code>a</code> and <code>imm</code>.</p>
<h3 id="operation_126">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = max((u32)a.word[i], (u32)imm);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_126">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaxi_d-__m256i-a-imm_n16_15-imm">__m256i __lasx_xvmaxi_d (__m256i a, imm_n16_15 imm)</h2>
<h3 id="synopsis_127">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaxi_d (__m256i a, imm_n16_15 imm)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaxi.d xr, xr, imm
CPU Flags: LASX
</code></pre>
<h3 id="description_127">Description</h3>
<p>Compute elementwise maximum for signed 64-bit elements in <code>a</code> and <code>imm</code>.</p>
<h3 id="operation_127">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = max((s64)a.dword[i], (s64)imm);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_127">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmaxi_du-__m256i-a-imm0_31-imm">__m256i __lasx_xvmaxi_du (__m256i a, imm0_31 imm)</h2>
<h3 id="synopsis_128">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmaxi_du (__m256i a, imm0_31 imm)
#include &lt;lasxintrin.h&gt;
Instruction: xvmaxi.du xr, xr, imm
CPU Flags: LASX
</code></pre>
<h3 id="description_128">Description</h3>
<p>Compute elementwise maximum for unsigned 64-bit elements in <code>a</code> and <code>imm</code>.</p>
<h3 id="operation_128">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = max((u64)a.dword[i], (u64)imm);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_128">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmin_b-__m256i-a-__m256i-b">__m256i __lasx_xvmin_b (__m256i a, __m256i b)</h2>
<h3 id="synopsis_129">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmin_b (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmin.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_129">Description</h3>
<p>Compute elementwise minimum for signed 8-bit elements in <code>a</code> and <code>b</code>.</p>
<h3 id="operation_129">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = min((s8)a.byte[i], (s8)b.byte[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_129">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmin_bu-__m256i-a-__m256i-b">__m256i __lasx_xvmin_bu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_130">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmin_bu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmin.bu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_130">Description</h3>
<p>Compute elementwise minimum for unsigned 8-bit elements in <code>a</code> and <code>b</code>.</p>
<h3 id="operation_130">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = min((u8)a.byte[i], (u8)b.byte[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_130">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmin_h-__m256i-a-__m256i-b">__m256i __lasx_xvmin_h (__m256i a, __m256i b)</h2>
<h3 id="synopsis_131">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmin_h (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmin.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_131">Description</h3>
<p>Compute elementwise minimum for signed 16-bit elements in <code>a</code> and <code>b</code>.</p>
<h3 id="operation_131">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = min((s16)a.half[i], (s16)b.half[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_131">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmin_hu-__m256i-a-__m256i-b">__m256i __lasx_xvmin_hu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_132">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmin_hu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmin.hu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_132">Description</h3>
<p>Compute elementwise minimum for unsigned 16-bit elements in <code>a</code> and <code>b</code>.</p>
<h3 id="operation_132">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = min((u16)a.half[i], (u16)b.half[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_132">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmin_w-__m256i-a-__m256i-b">__m256i __lasx_xvmin_w (__m256i a, __m256i b)</h2>
<h3 id="synopsis_133">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmin_w (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmin.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_133">Description</h3>
<p>Compute elementwise minimum for signed 32-bit elements in <code>a</code> and <code>b</code>.</p>
<h3 id="operation_133">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = min((s32)a.word[i], (s32)b.word[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_133">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmin_wu-__m256i-a-__m256i-b">__m256i __lasx_xvmin_wu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_134">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmin_wu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmin.wu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_134">Description</h3>
<p>Compute elementwise minimum for unsigned 32-bit elements in <code>a</code> and <code>b</code>.</p>
<h3 id="operation_134">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = min((u32)a.word[i], (u32)b.word[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_134">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmin_d-__m256i-a-__m256i-b">__m256i __lasx_xvmin_d (__m256i a, __m256i b)</h2>
<h3 id="synopsis_135">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmin_d (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmin.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_135">Description</h3>
<p>Compute elementwise minimum for signed 64-bit elements in <code>a</code> and <code>b</code>.</p>
<h3 id="operation_135">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = min((s64)a.dword[i], (s64)b.dword[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_135">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmin_du-__m256i-a-__m256i-b">__m256i __lasx_xvmin_du (__m256i a, __m256i b)</h2>
<h3 id="synopsis_136">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmin_du (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmin.du xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_136">Description</h3>
<p>Compute elementwise minimum for unsigned 64-bit elements in <code>a</code> and <code>b</code>.</p>
<h3 id="operation_136">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = min((u64)a.dword[i], (u64)b.dword[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_136">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmini_b-__m256i-a-imm_n16_15-imm">__m256i __lasx_xvmini_b (__m256i a, imm_n16_15 imm)</h2>
<h3 id="synopsis_137">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmini_b (__m256i a, imm_n16_15 imm)
#include &lt;lasxintrin.h&gt;
Instruction: xvmini.b xr, xr, imm
CPU Flags: LASX
</code></pre>
<h3 id="description_137">Description</h3>
<p>Compute elementwise minimum for signed 8-bit elements in <code>a</code> and <code>imm</code>.</p>
<h3 id="operation_137">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = min((s8)a.byte[i], (s8)imm);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_137">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmini_bu-__m256i-a-imm0_31-imm">__m256i __lasx_xvmini_bu (__m256i a, imm0_31 imm)</h2>
<h3 id="synopsis_138">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmini_bu (__m256i a, imm0_31 imm)
#include &lt;lasxintrin.h&gt;
Instruction: xvmini.bu xr, xr, imm
CPU Flags: LASX
</code></pre>
<h3 id="description_138">Description</h3>
<p>Compute elementwise minimum for unsigned 8-bit elements in <code>a</code> and <code>imm</code>.</p>
<h3 id="operation_138">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = min((u8)a.byte[i], (u8)imm);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_138">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmini_h-__m256i-a-imm_n16_15-imm">__m256i __lasx_xvmini_h (__m256i a, imm_n16_15 imm)</h2>
<h3 id="synopsis_139">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmini_h (__m256i a, imm_n16_15 imm)
#include &lt;lasxintrin.h&gt;
Instruction: xvmini.h xr, xr, imm
CPU Flags: LASX
</code></pre>
<h3 id="description_139">Description</h3>
<p>Compute elementwise minimum for signed 16-bit elements in <code>a</code> and <code>imm</code>.</p>
<h3 id="operation_139">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = min((s16)a.half[i], (s16)imm);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_139">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmini_hu-__m256i-a-imm0_31-imm">__m256i __lasx_xvmini_hu (__m256i a, imm0_31 imm)</h2>
<h3 id="synopsis_140">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmini_hu (__m256i a, imm0_31 imm)
#include &lt;lasxintrin.h&gt;
Instruction: xvmini.hu xr, xr, imm
CPU Flags: LASX
</code></pre>
<h3 id="description_140">Description</h3>
<p>Compute elementwise minimum for unsigned 16-bit elements in <code>a</code> and <code>imm</code>.</p>
<h3 id="operation_140">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = min((u16)a.half[i], (u16)imm);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_140">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmini_w-__m256i-a-imm_n16_15-imm">__m256i __lasx_xvmini_w (__m256i a, imm_n16_15 imm)</h2>
<h3 id="synopsis_141">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmini_w (__m256i a, imm_n16_15 imm)
#include &lt;lasxintrin.h&gt;
Instruction: xvmini.w xr, xr, imm
CPU Flags: LASX
</code></pre>
<h3 id="description_141">Description</h3>
<p>Compute elementwise minimum for signed 32-bit elements in <code>a</code> and <code>imm</code>.</p>
<h3 id="operation_141">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = min((s32)a.word[i], (s32)imm);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_141">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmini_wu-__m256i-a-imm0_31-imm">__m256i __lasx_xvmini_wu (__m256i a, imm0_31 imm)</h2>
<h3 id="synopsis_142">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmini_wu (__m256i a, imm0_31 imm)
#include &lt;lasxintrin.h&gt;
Instruction: xvmini.wu xr, xr, imm
CPU Flags: LASX
</code></pre>
<h3 id="description_142">Description</h3>
<p>Compute elementwise minimum for unsigned 32-bit elements in <code>a</code> and <code>imm</code>.</p>
<h3 id="operation_142">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = min((u32)a.word[i], (u32)imm);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_142">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmini_d-__m256i-a-imm_n16_15-imm">__m256i __lasx_xvmini_d (__m256i a, imm_n16_15 imm)</h2>
<h3 id="synopsis_143">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmini_d (__m256i a, imm_n16_15 imm)
#include &lt;lasxintrin.h&gt;
Instruction: xvmini.d xr, xr, imm
CPU Flags: LASX
</code></pre>
<h3 id="description_143">Description</h3>
<p>Compute elementwise minimum for signed 64-bit elements in <code>a</code> and <code>imm</code>.</p>
<h3 id="operation_143">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = min((s64)a.dword[i], (s64)imm);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_143">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmini_du-__m256i-a-imm0_31-imm">__m256i __lasx_xvmini_du (__m256i a, imm0_31 imm)</h2>
<h3 id="synopsis_144">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmini_du (__m256i a, imm0_31 imm)
#include &lt;lasxintrin.h&gt;
Instruction: xvmini.du xr, xr, imm
CPU Flags: LASX
</code></pre>
<h3 id="description_144">Description</h3>
<p>Compute elementwise minimum for unsigned 64-bit elements in <code>a</code> and <code>imm</code>.</p>
<h3 id="operation_144">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = min((u64)a.dword[i], (u64)imm);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_144">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmod_b-__m256i-a-__m256i-b">__m256i __lasx_xvmod_b (__m256i a, __m256i b)</h2>
<h3 id="synopsis_145">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmod_b (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmod.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_145">Description</h3>
<p>Modulo residual signed 8-bit elements in <code>a</code> by elements in <code>b</code>.</p>
<h3 id="operation_145">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = (b.byte[i] == 0) ? 0 : ((s8)a.byte[i] % (s8)b.byte[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_145">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>29, 33</td>
<td>0.05(1/21.5)</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>29, 41</td>
<td>0.06(1/15.5)</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>29</td>
<td>0.07(1/13.5)</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmod_bu-__m256i-a-__m256i-b">__m256i __lasx_xvmod_bu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_146">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmod_bu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmod.bu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_146">Description</h3>
<p>Modulo residual unsigned 8-bit elements in <code>a</code> by elements in <code>b</code>.</p>
<h3 id="operation_146">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = (b.byte[i] == 0) ? 0 : ((u8)a.byte[i] % (u8)b.byte[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_146">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>29, 37</td>
<td>0.05(1/22)</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>29, 37</td>
<td>0.06(1/17.5)</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>29</td>
<td>0.07(1/13.5)</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmod_h-__m256i-a-__m256i-b">__m256i __lasx_xvmod_h (__m256i a, __m256i b)</h2>
<h3 id="synopsis_147">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmod_h (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmod.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_147">Description</h3>
<p>Modulo residual signed 16-bit elements in <code>a</code> by elements in <code>b</code>.</p>
<h3 id="operation_147">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (b.half[i] == 0) ? 0 : ((s16)a.half[i] % (s16)b.half[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_147">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>17, 21</td>
<td>0.07(1/13.5)</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>17, 21</td>
<td>0.12(1/8.5)</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>17</td>
<td>0.13(1/7.5)</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmod_hu-__m256i-a-__m256i-b">__m256i __lasx_xvmod_hu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_148">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmod_hu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmod.hu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_148">Description</h3>
<p>Modulo residual unsigned 16-bit elements in <code>a</code> by elements in <code>b</code>.</p>
<h3 id="operation_148">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (b.half[i] == 0) ? 0 : ((u16)a.half[i] % (u16)b.half[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_148">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>17, 23</td>
<td>0.06(1/16)</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>17, 25</td>
<td>0.11(1/9.5)</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>17</td>
<td>0.13(1/7.5)</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmod_w-__m256i-a-__m256i-b">__m256i __lasx_xvmod_w (__m256i a, __m256i b)</h2>
<h3 id="synopsis_149">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmod_w (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmod.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_149">Description</h3>
<p>Modulo residual signed 32-bit elements in <code>a</code> by elements in <code>b</code>.</p>
<h3 id="operation_149">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (b.word[i] == 0) ? 0 : ((s32)a.word[i] % (s32)b.word[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_149">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>11, 15</td>
<td>0.07(1/13.5)</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>11, 13</td>
<td>0.18(1/5.5)</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>11</td>
<td>0.22(1/4.5)</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmod_wu-__m256i-a-__m256i-b">__m256i __lasx_xvmod_wu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_150">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmod_wu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmod.wu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_150">Description</h3>
<p>Modulo residual unsigned 32-bit elements in <code>a</code> by elements in <code>b</code>.</p>
<h3 id="operation_150">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (b.word[i] == 0) ? 0 : ((u32)a.word[i] % (u32)b.word[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_150">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>11, 15</td>
<td>0.06(1/16)</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>11, 13</td>
<td>0.18(1/5.5)</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>11</td>
<td>0.22(1/4.5)</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmod_d-__m256i-a-__m256i-b">__m256i __lasx_xvmod_d (__m256i a, __m256i b)</h2>
<h3 id="synopsis_151">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmod_d (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmod.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_151">Description</h3>
<p>Modulo residual signed 64-bit elements in <code>a</code> by elements in <code>b</code>.</p>
<h3 id="operation_151">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (b.dword[i] == 0) ? 0 : ((s64)a.dword[i] % (s64)b.dword[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_151">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>8, 10</td>
<td>0.11(1/9.5)</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>8, 10</td>
<td>0.25(1/4)</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>8</td>
<td>0.33(1/3)</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmod_du-__m256i-a-__m256i-b">__m256i __lasx_xvmod_du (__m256i a, __m256i b)</h2>
<h3 id="synopsis_152">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmod_du (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmod.du xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_152">Description</h3>
<p>Modulo residual unsigned 64-bit elements in <code>a</code> by elements in <code>b</code>.</p>
<h3 id="operation_152">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (b.dword[i] == 0) ? 0 : ((u64)a.dword[i] % (u64)b.dword[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_152">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>8, 10</td>
<td>0.11(1/9.5)</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>8, 10</td>
<td>0.25(1/4)</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>8</td>
<td>0.33(1/3)</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmsub_b-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmsub_b (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_153">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmsub_b (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmsub.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_153">Description</h3>
<p>Multiply 8-bit elements in <code>b</code> and <code>c</code>, negate and add elements in <code>a</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_153">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = -b.byte[i] * c.byte[i] + a.byte[i];
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_153">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmsub_h-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmsub_h (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_154">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmsub_h (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmsub.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_154">Description</h3>
<p>Multiply 16-bit elements in <code>b</code> and <code>c</code>, negate and add elements in <code>a</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_154">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = -b.half[i] * c.half[i] + a.half[i];
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_154">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmsub_w-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmsub_w (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_155">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmsub_w (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmsub.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_155">Description</h3>
<p>Multiply 32-bit elements in <code>b</code> and <code>c</code>, negate and add elements in <code>a</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_155">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = -b.word[i] * c.word[i] + a.word[i];
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_155">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmsub_d-__m256i-a-__m256i-b-__m256i-c">__m256i __lasx_xvmsub_d (__m256i a, __m256i b, __m256i c)</h2>
<h3 id="synopsis_156">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmsub_d (__m256i a, __m256i b, __m256i c)
#include &lt;lasxintrin.h&gt;
Instruction: xvmsub.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_156">Description</h3>
<p>Multiply 64-bit elements in <code>b</code> and <code>c</code>, negate and add elements in <code>a</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_156">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = -b.dword[i] * c.dword[i] + a.dword[i];
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_156">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmuh_b-__m256i-a-__m256i-b">__m256i __lasx_xvmuh_b (__m256i a, __m256i b)</h2>
<h3 id="synopsis_157">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmuh_b (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmuh.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_157">Description</h3>
<p>Multiply signed 8-bit elements in <code>a</code> and <code>b</code>, save the high 8-bit result in <code>dst</code>.</p>
<h3 id="operation_157">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = (((s16)(s8)a.byte[i] * (s16)(s8)b.byte[i])) &gt;&gt; 8;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_157">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmuh_bu-__m256i-a-__m256i-b">__m256i __lasx_xvmuh_bu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_158">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmuh_bu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmuh.bu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_158">Description</h3>
<p>Multiply unsigned 8-bit elements in <code>a</code> and <code>b</code>, save the high 8-bit result in <code>dst</code>.</p>
<h3 id="operation_158">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = (((u16)(u8)a.byte[i] * (u16)(u8)b.byte[i])) &gt;&gt; 8;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_158">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmuh_h-__m256i-a-__m256i-b">__m256i __lasx_xvmuh_h (__m256i a, __m256i b)</h2>
<h3 id="synopsis_159">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmuh_h (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmuh.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_159">Description</h3>
<p>Multiply signed 16-bit elements in <code>a</code> and <code>b</code>, save the high 16-bit result in <code>dst</code>.</p>
<h3 id="operation_159">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (((s32)(s16)a.half[i] * (s32)(s16)b.half[i])) &gt;&gt; 16;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_159">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmuh_hu-__m256i-a-__m256i-b">__m256i __lasx_xvmuh_hu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_160">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmuh_hu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmuh.hu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_160">Description</h3>
<p>Multiply unsigned 16-bit elements in <code>a</code> and <code>b</code>, save the high 16-bit result in <code>dst</code>.</p>
<h3 id="operation_160">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (((u32)(u16)a.half[i] * (u32)(u16)b.half[i])) &gt;&gt; 16;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_160">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmuh_w-__m256i-a-__m256i-b">__m256i __lasx_xvmuh_w (__m256i a, __m256i b)</h2>
<h3 id="synopsis_161">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmuh_w (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmuh.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_161">Description</h3>
<p>Multiply signed 32-bit elements in <code>a</code> and <code>b</code>, save the high 32-bit result in <code>dst</code>.</p>
<h3 id="operation_161">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (((s64)(s32)a.word[i] * (s64)(s32)b.word[i])) &gt;&gt; 32;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_161">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmuh_wu-__m256i-a-__m256i-b">__m256i __lasx_xvmuh_wu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_162">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmuh_wu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmuh.wu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_162">Description</h3>
<p>Multiply unsigned 32-bit elements in <code>a</code> and <code>b</code>, save the high 32-bit result in <code>dst</code>.</p>
<h3 id="operation_162">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (((u64)(u32)a.word[i] * (u64)(u32)b.word[i])) &gt;&gt; 32;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_162">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmuh_d-__m256i-a-__m256i-b">__m256i __lasx_xvmuh_d (__m256i a, __m256i b)</h2>
<h3 id="synopsis_163">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmuh_d (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmuh.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_163">Description</h3>
<p>Multiply signed 64-bit elements in <code>a</code> and <code>b</code>, save the high 64-bit result in <code>dst</code>.</p>
<h3 id="operation_163">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (((s128)(s64)a.dword[i] * (s128)(s64)b.dword[i])) &gt;&gt; 64;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_163">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmuh_du-__m256i-a-__m256i-b">__m256i __lasx_xvmuh_du (__m256i a, __m256i b)</h2>
<h3 id="synopsis_164">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmuh_du (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmuh.du xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_164">Description</h3>
<p>Multiply unsigned 64-bit elements in <code>a</code> and <code>b</code>, save the high 64-bit result in <code>dst</code>.</p>
<h3 id="operation_164">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (((u128)(u64)a.dword[i] * (u128)(u64)b.dword[i])) &gt;&gt; 64;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_164">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmul_b-__m256i-a-__m256i-b">__m256i __lasx_xvmul_b (__m256i a, __m256i b)</h2>
<h3 id="synopsis_165">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmul_b (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmul.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_165">Description</h3>
<p>Multiply 8-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_165">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = a.byte[i] * b.byte[i];
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_165">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmul_h-__m256i-a-__m256i-b">__m256i __lasx_xvmul_h (__m256i a, __m256i b)</h2>
<h3 id="synopsis_166">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmul_h (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmul.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_166">Description</h3>
<p>Multiply 16-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_166">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = a.half[i] * b.half[i];
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_166">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmul_w-__m256i-a-__m256i-b">__m256i __lasx_xvmul_w (__m256i a, __m256i b)</h2>
<h3 id="synopsis_167">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmul_w (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmul.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_167">Description</h3>
<p>Multiply 32-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_167">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = a.word[i] * b.word[i];
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_167">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmul_d-__m256i-a-__m256i-b">__m256i __lasx_xvmul_d (__m256i a, __m256i b)</h2>
<h3 id="synopsis_168">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmul_d (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmul.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_168">Description</h3>
<p>Multiply 64-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_168">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = a.dword[i] * b.dword[i];
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_168">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmulwev_h_b-__m256i-a-__m256i-b">__m256i __lasx_xvmulwev_h_b (__m256i a, __m256i b)</h2>
<h3 id="synopsis_169">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmulwev_h_b (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmulwev.h.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_169">Description</h3>
<p>Multiply even-positioned signed 8-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 16-bit result in <code>dst</code>.</p>
<h3 id="operation_169">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (s16)(s8)a.byte[2 * i] * (s16)(s8)b.byte[2 * i];
}

// Expands to:

if (0) {
  dst.half[0] = ((s16)((s8)a.byte[0])) * ((s16)((s8)b.byte[0]));
  dst.half[1] = ((s16)((s8)a.byte[2])) * ((s16)((s8)b.byte[2]));
  dst.half[2] = ((s16)((s8)a.byte[4])) * ((s16)((s8)b.byte[4]));
  dst.half[3] = ((s16)((s8)a.byte[6])) * ((s16)((s8)b.byte[6]));
  dst.half[4] = ((s16)((s8)a.byte[8])) * ((s16)((s8)b.byte[8]));
  dst.half[5] = ((s16)((s8)a.byte[10])) * ((s16)((s8)b.byte[10]));
  dst.half[6] = ((s16)((s8)a.byte[12])) * ((s16)((s8)b.byte[12]));
  dst.half[7] = ((s16)((s8)a.byte[14])) * ((s16)((s8)b.byte[14]));
  dst.half[8] = ((s16)((s8)a.byte[16])) * ((s16)((s8)b.byte[16]));
  dst.half[9] = ((s16)((s8)a.byte[18])) * ((s16)((s8)b.byte[18]));
  dst.half[10] = ((s16)((s8)a.byte[20])) * ((s16)((s8)b.byte[20]));
  dst.half[11] = ((s16)((s8)a.byte[22])) * ((s16)((s8)b.byte[22]));
  dst.half[12] = ((s16)((s8)a.byte[24])) * ((s16)((s8)b.byte[24]));
  dst.half[13] = ((s16)((s8)a.byte[26])) * ((s16)((s8)b.byte[26]));
  dst.half[14] = ((s16)((s8)a.byte[28])) * ((s16)((s8)b.byte[28]));
  dst.half[15] = ((s16)((s8)a.byte[30])) * ((s16)((s8)b.byte[30]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_169">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmulwev_h_bu-__m256i-a-__m256i-b">__m256i __lasx_xvmulwev_h_bu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_170">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmulwev_h_bu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmulwev.h.bu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_170">Description</h3>
<p>Multiply even-positioned unsigned 8-bit elements in <code>a</code> and unsigned elements in <code>b</code>, save the 16-bit result in <code>dst</code>.</p>
<h3 id="operation_170">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (u16)(u8)a.byte[2 * i] * (u16)(u8)b.byte[2 * i];
}

// Expands to:

if (0) {
  dst.half[0] = ((u16)((u8)a.byte[0])) * ((u16)((u8)b.byte[0]));
  dst.half[1] = ((u16)((u8)a.byte[2])) * ((u16)((u8)b.byte[2]));
  dst.half[2] = ((u16)((u8)a.byte[4])) * ((u16)((u8)b.byte[4]));
  dst.half[3] = ((u16)((u8)a.byte[6])) * ((u16)((u8)b.byte[6]));
  dst.half[4] = ((u16)((u8)a.byte[8])) * ((u16)((u8)b.byte[8]));
  dst.half[5] = ((u16)((u8)a.byte[10])) * ((u16)((u8)b.byte[10]));
  dst.half[6] = ((u16)((u8)a.byte[12])) * ((u16)((u8)b.byte[12]));
  dst.half[7] = ((u16)((u8)a.byte[14])) * ((u16)((u8)b.byte[14]));
  dst.half[8] = ((u16)((u8)a.byte[16])) * ((u16)((u8)b.byte[16]));
  dst.half[9] = ((u16)((u8)a.byte[18])) * ((u16)((u8)b.byte[18]));
  dst.half[10] = ((u16)((u8)a.byte[20])) * ((u16)((u8)b.byte[20]));
  dst.half[11] = ((u16)((u8)a.byte[22])) * ((u16)((u8)b.byte[22]));
  dst.half[12] = ((u16)((u8)a.byte[24])) * ((u16)((u8)b.byte[24]));
  dst.half[13] = ((u16)((u8)a.byte[26])) * ((u16)((u8)b.byte[26]));
  dst.half[14] = ((u16)((u8)a.byte[28])) * ((u16)((u8)b.byte[28]));
  dst.half[15] = ((u16)((u8)a.byte[30])) * ((u16)((u8)b.byte[30]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_170">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmulwev_h_bu_b-__m256i-a-__m256i-b">__m256i __lasx_xvmulwev_h_bu_b (__m256i a, __m256i b)</h2>
<h3 id="synopsis_171">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmulwev_h_bu_b (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmulwev.h.bu.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_171">Description</h3>
<p>Multiply even-positioned unsigned 8-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 16-bit result in <code>dst</code>.</p>
<h3 id="operation_171">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (u16)(u8)a.byte[2 * i] * (s16)(s8)b.byte[2 * i];
}

// Expands to:

if (0) {
  dst.half[0] = ((u16)((u8)a.byte[0])) * ((s16)((s8)b.byte[0]));
  dst.half[1] = ((u16)((u8)a.byte[2])) * ((s16)((s8)b.byte[2]));
  dst.half[2] = ((u16)((u8)a.byte[4])) * ((s16)((s8)b.byte[4]));
  dst.half[3] = ((u16)((u8)a.byte[6])) * ((s16)((s8)b.byte[6]));
  dst.half[4] = ((u16)((u8)a.byte[8])) * ((s16)((s8)b.byte[8]));
  dst.half[5] = ((u16)((u8)a.byte[10])) * ((s16)((s8)b.byte[10]));
  dst.half[6] = ((u16)((u8)a.byte[12])) * ((s16)((s8)b.byte[12]));
  dst.half[7] = ((u16)((u8)a.byte[14])) * ((s16)((s8)b.byte[14]));
  dst.half[8] = ((u16)((u8)a.byte[16])) * ((s16)((s8)b.byte[16]));
  dst.half[9] = ((u16)((u8)a.byte[18])) * ((s16)((s8)b.byte[18]));
  dst.half[10] = ((u16)((u8)a.byte[20])) * ((s16)((s8)b.byte[20]));
  dst.half[11] = ((u16)((u8)a.byte[22])) * ((s16)((s8)b.byte[22]));
  dst.half[12] = ((u16)((u8)a.byte[24])) * ((s16)((s8)b.byte[24]));
  dst.half[13] = ((u16)((u8)a.byte[26])) * ((s16)((s8)b.byte[26]));
  dst.half[14] = ((u16)((u8)a.byte[28])) * ((s16)((s8)b.byte[28]));
  dst.half[15] = ((u16)((u8)a.byte[30])) * ((s16)((s8)b.byte[30]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_171">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmulwev_w_h-__m256i-a-__m256i-b">__m256i __lasx_xvmulwev_w_h (__m256i a, __m256i b)</h2>
<h3 id="synopsis_172">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmulwev_w_h (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmulwev.w.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_172">Description</h3>
<p>Multiply even-positioned signed 16-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 32-bit result in <code>dst</code>.</p>
<h3 id="operation_172">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (s32)(s16)a.half[2 * i] * (s32)(s16)b.half[2 * i];
}

// Expands to:

if (0) {
  dst.word[0] = ((s32)((s16)a.half[0])) * ((s32)((s16)b.half[0]));
  dst.word[1] = ((s32)((s16)a.half[2])) * ((s32)((s16)b.half[2]));
  dst.word[2] = ((s32)((s16)a.half[4])) * ((s32)((s16)b.half[4]));
  dst.word[3] = ((s32)((s16)a.half[6])) * ((s32)((s16)b.half[6]));
  dst.word[4] = ((s32)((s16)a.half[8])) * ((s32)((s16)b.half[8]));
  dst.word[5] = ((s32)((s16)a.half[10])) * ((s32)((s16)b.half[10]));
  dst.word[6] = ((s32)((s16)a.half[12])) * ((s32)((s16)b.half[12]));
  dst.word[7] = ((s32)((s16)a.half[14])) * ((s32)((s16)b.half[14]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_172">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmulwev_w_hu-__m256i-a-__m256i-b">__m256i __lasx_xvmulwev_w_hu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_173">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmulwev_w_hu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmulwev.w.hu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_173">Description</h3>
<p>Multiply even-positioned unsigned 16-bit elements in <code>a</code> and unsigned elements in <code>b</code>, save the 32-bit result in <code>dst</code>.</p>
<h3 id="operation_173">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (u32)(u16)a.half[2 * i] * (u32)(u16)b.half[2 * i];
}

// Expands to:

if (0) {
  dst.word[0] = ((u32)((u16)a.half[0])) * ((u32)((u16)b.half[0]));
  dst.word[1] = ((u32)((u16)a.half[2])) * ((u32)((u16)b.half[2]));
  dst.word[2] = ((u32)((u16)a.half[4])) * ((u32)((u16)b.half[4]));
  dst.word[3] = ((u32)((u16)a.half[6])) * ((u32)((u16)b.half[6]));
  dst.word[4] = ((u32)((u16)a.half[8])) * ((u32)((u16)b.half[8]));
  dst.word[5] = ((u32)((u16)a.half[10])) * ((u32)((u16)b.half[10]));
  dst.word[6] = ((u32)((u16)a.half[12])) * ((u32)((u16)b.half[12]));
  dst.word[7] = ((u32)((u16)a.half[14])) * ((u32)((u16)b.half[14]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_173">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmulwev_w_hu_h-__m256i-a-__m256i-b">__m256i __lasx_xvmulwev_w_hu_h (__m256i a, __m256i b)</h2>
<h3 id="synopsis_174">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmulwev_w_hu_h (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmulwev.w.hu.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_174">Description</h3>
<p>Multiply even-positioned unsigned 16-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 32-bit result in <code>dst</code>.</p>
<h3 id="operation_174">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (u32)(u16)a.half[2 * i] * (s32)(s16)b.half[2 * i];
}

// Expands to:

if (0) {
  dst.word[0] = ((u32)((u16)a.half[0])) * ((s32)((s16)b.half[0]));
  dst.word[1] = ((u32)((u16)a.half[2])) * ((s32)((s16)b.half[2]));
  dst.word[2] = ((u32)((u16)a.half[4])) * ((s32)((s16)b.half[4]));
  dst.word[3] = ((u32)((u16)a.half[6])) * ((s32)((s16)b.half[6]));
  dst.word[4] = ((u32)((u16)a.half[8])) * ((s32)((s16)b.half[8]));
  dst.word[5] = ((u32)((u16)a.half[10])) * ((s32)((s16)b.half[10]));
  dst.word[6] = ((u32)((u16)a.half[12])) * ((s32)((s16)b.half[12]));
  dst.word[7] = ((u32)((u16)a.half[14])) * ((s32)((s16)b.half[14]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_174">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmulwev_d_w-__m256i-a-__m256i-b">__m256i __lasx_xvmulwev_d_w (__m256i a, __m256i b)</h2>
<h3 id="synopsis_175">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmulwev_d_w (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmulwev.d.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_175">Description</h3>
<p>Multiply even-positioned signed 32-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 64-bit result in <code>dst</code>.</p>
<h3 id="operation_175">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (s64)(s32)a.word[2 * i] * (s64)(s32)b.word[2 * i];
}

// Expands to:

if (0) {
  dst.dword[0] = ((s64)((s32)a.word[0])) * ((s64)((s32)b.word[0]));
  dst.dword[1] = ((s64)((s32)a.word[2])) * ((s64)((s32)b.word[2]));
  dst.dword[2] = ((s64)((s32)a.word[4])) * ((s64)((s32)b.word[4]));
  dst.dword[3] = ((s64)((s32)a.word[6])) * ((s64)((s32)b.word[6]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_175">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmulwev_d_wu-__m256i-a-__m256i-b">__m256i __lasx_xvmulwev_d_wu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_176">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmulwev_d_wu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmulwev.d.wu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_176">Description</h3>
<p>Multiply even-positioned unsigned 32-bit elements in <code>a</code> and unsigned elements in <code>b</code>, save the 64-bit result in <code>dst</code>.</p>
<h3 id="operation_176">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (u64)(u32)a.word[2 * i] * (u64)(u32)b.word[2 * i];
}

// Expands to:

if (0) {
  dst.dword[0] = ((u64)((u32)a.word[0])) * ((u64)((u32)b.word[0]));
  dst.dword[1] = ((u64)((u32)a.word[2])) * ((u64)((u32)b.word[2]));
  dst.dword[2] = ((u64)((u32)a.word[4])) * ((u64)((u32)b.word[4]));
  dst.dword[3] = ((u64)((u32)a.word[6])) * ((u64)((u32)b.word[6]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_176">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmulwev_d_wu_w-__m256i-a-__m256i-b">__m256i __lasx_xvmulwev_d_wu_w (__m256i a, __m256i b)</h2>
<h3 id="synopsis_177">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmulwev_d_wu_w (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmulwev.d.wu.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_177">Description</h3>
<p>Multiply even-positioned unsigned 32-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 64-bit result in <code>dst</code>.</p>
<h3 id="operation_177">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (u64)(u32)a.word[2 * i] * (s64)(s32)b.word[2 * i];
}

// Expands to:

if (0) {
  dst.dword[0] = ((u64)((u32)a.word[0])) * ((s64)((s32)b.word[0]));
  dst.dword[1] = ((u64)((u32)a.word[2])) * ((s64)((s32)b.word[2]));
  dst.dword[2] = ((u64)((u32)a.word[4])) * ((s64)((s32)b.word[4]));
  dst.dword[3] = ((u64)((u32)a.word[6])) * ((s64)((s32)b.word[6]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_177">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmulwev_q_d-__m256i-a-__m256i-b">__m256i __lasx_xvmulwev_q_d (__m256i a, __m256i b)</h2>
<h3 id="synopsis_178">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmulwev_q_d (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmulwev.q.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_178">Description</h3>
<p>Multiply even-positioned signed 64-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 128-bit result in <code>dst</code>.</p>
<h3 id="operation_178">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] = (s128)(s64)a.dword[2 * i] * (s128)(s64)b.dword[2 * i];
}

// Expands to:

if (0) {
  dst.qword[0] = ((s128)((s64)a.dword[0])) * ((s128)((s64)b.dword[0]));
  dst.qword[1] = ((s128)((s64)a.dword[2])) * ((s128)((s64)b.dword[2]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_178">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>7</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>7</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>7</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmulwev_q_du-__m256i-a-__m256i-b">__m256i __lasx_xvmulwev_q_du (__m256i a, __m256i b)</h2>
<h3 id="synopsis_179">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmulwev_q_du (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmulwev.q.du xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_179">Description</h3>
<p>Multiply even-positioned unsigned 64-bit elements in <code>a</code> and unsigned elements in <code>b</code>, save the 128-bit result in <code>dst</code>.</p>
<h3 id="operation_179">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] = (u128)(u64)a.dword[2 * i] * (u128)(u64)b.dword[2 * i];
}

// Expands to:

if (0) {
  dst.qword[0] = ((u128)((u64)a.dword[0])) * ((u128)((u64)b.dword[0]));
  dst.qword[1] = ((u128)((u64)a.dword[2])) * ((u128)((u64)b.dword[2]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_179">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>7</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>7</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>7</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmulwev_q_du_d-__m256i-a-__m256i-b">__m256i __lasx_xvmulwev_q_du_d (__m256i a, __m256i b)</h2>
<h3 id="synopsis_180">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmulwev_q_du_d (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmulwev.q.du.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_180">Description</h3>
<p>Multiply even-positioned unsigned 64-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 128-bit result in <code>dst</code>.</p>
<h3 id="operation_180">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] = (u128)(u64)a.dword[2 * i] * (s128)(s64)b.dword[2 * i];
}

// Expands to:

if (0) {
  dst.qword[0] = ((u128)((u64)a.dword[0])) * ((s128)((s64)b.dword[0]));
  dst.qword[1] = ((u128)((u64)a.dword[2])) * ((s128)((s64)b.dword[2]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_180">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>7</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>7</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>7</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmulwod_h_b-__m256i-a-__m256i-b">__m256i __lasx_xvmulwod_h_b (__m256i a, __m256i b)</h2>
<h3 id="synopsis_181">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmulwod_h_b (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmulwod.h.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_181">Description</h3>
<p>Multiply odd-positioned signed 8-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 16-bit result in <code>dst</code>.</p>
<h3 id="operation_181">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (s16)(s8)a.byte[2 * i + 1] * (s16)(s8)b.byte[2 * i + 1];
}

// Expands to:

if (0) {
  dst.half[0] = ((s16)((s8)a.byte[1])) * ((s16)((s8)b.byte[1]));
  dst.half[1] = ((s16)((s8)a.byte[3])) * ((s16)((s8)b.byte[3]));
  dst.half[2] = ((s16)((s8)a.byte[5])) * ((s16)((s8)b.byte[5]));
  dst.half[3] = ((s16)((s8)a.byte[7])) * ((s16)((s8)b.byte[7]));
  dst.half[4] = ((s16)((s8)a.byte[9])) * ((s16)((s8)b.byte[9]));
  dst.half[5] = ((s16)((s8)a.byte[11])) * ((s16)((s8)b.byte[11]));
  dst.half[6] = ((s16)((s8)a.byte[13])) * ((s16)((s8)b.byte[13]));
  dst.half[7] = ((s16)((s8)a.byte[15])) * ((s16)((s8)b.byte[15]));
  dst.half[8] = ((s16)((s8)a.byte[17])) * ((s16)((s8)b.byte[17]));
  dst.half[9] = ((s16)((s8)a.byte[19])) * ((s16)((s8)b.byte[19]));
  dst.half[10] = ((s16)((s8)a.byte[21])) * ((s16)((s8)b.byte[21]));
  dst.half[11] = ((s16)((s8)a.byte[23])) * ((s16)((s8)b.byte[23]));
  dst.half[12] = ((s16)((s8)a.byte[25])) * ((s16)((s8)b.byte[25]));
  dst.half[13] = ((s16)((s8)a.byte[27])) * ((s16)((s8)b.byte[27]));
  dst.half[14] = ((s16)((s8)a.byte[29])) * ((s16)((s8)b.byte[29]));
  dst.half[15] = ((s16)((s8)a.byte[31])) * ((s16)((s8)b.byte[31]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_181">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmulwod_h_bu-__m256i-a-__m256i-b">__m256i __lasx_xvmulwod_h_bu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_182">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmulwod_h_bu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmulwod.h.bu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_182">Description</h3>
<p>Multiply odd-positioned unsigned 8-bit elements in <code>a</code> and unsigned elements in <code>b</code>, save the 16-bit result in <code>dst</code>.</p>
<h3 id="operation_182">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (u16)(u8)a.byte[2 * i + 1] * (u16)(u8)b.byte[2 * i + 1];
}

// Expands to:

if (0) {
  dst.half[0] = ((u16)((u8)a.byte[1])) * ((u16)((u8)b.byte[1]));
  dst.half[1] = ((u16)((u8)a.byte[3])) * ((u16)((u8)b.byte[3]));
  dst.half[2] = ((u16)((u8)a.byte[5])) * ((u16)((u8)b.byte[5]));
  dst.half[3] = ((u16)((u8)a.byte[7])) * ((u16)((u8)b.byte[7]));
  dst.half[4] = ((u16)((u8)a.byte[9])) * ((u16)((u8)b.byte[9]));
  dst.half[5] = ((u16)((u8)a.byte[11])) * ((u16)((u8)b.byte[11]));
  dst.half[6] = ((u16)((u8)a.byte[13])) * ((u16)((u8)b.byte[13]));
  dst.half[7] = ((u16)((u8)a.byte[15])) * ((u16)((u8)b.byte[15]));
  dst.half[8] = ((u16)((u8)a.byte[17])) * ((u16)((u8)b.byte[17]));
  dst.half[9] = ((u16)((u8)a.byte[19])) * ((u16)((u8)b.byte[19]));
  dst.half[10] = ((u16)((u8)a.byte[21])) * ((u16)((u8)b.byte[21]));
  dst.half[11] = ((u16)((u8)a.byte[23])) * ((u16)((u8)b.byte[23]));
  dst.half[12] = ((u16)((u8)a.byte[25])) * ((u16)((u8)b.byte[25]));
  dst.half[13] = ((u16)((u8)a.byte[27])) * ((u16)((u8)b.byte[27]));
  dst.half[14] = ((u16)((u8)a.byte[29])) * ((u16)((u8)b.byte[29]));
  dst.half[15] = ((u16)((u8)a.byte[31])) * ((u16)((u8)b.byte[31]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_182">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmulwod_h_bu_b-__m256i-a-__m256i-b">__m256i __lasx_xvmulwod_h_bu_b (__m256i a, __m256i b)</h2>
<h3 id="synopsis_183">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmulwod_h_bu_b (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmulwod.h.bu.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_183">Description</h3>
<p>Multiply odd-positioned unsigned 8-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 16-bit result in <code>dst</code>.</p>
<h3 id="operation_183">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (u16)(u8)a.byte[2 * i + 1] * (s16)(s8)b.byte[2 * i + 1];
}

// Expands to:

if (0) {
  dst.half[0] = ((u16)((u8)a.byte[1])) * ((s16)((s8)b.byte[1]));
  dst.half[1] = ((u16)((u8)a.byte[3])) * ((s16)((s8)b.byte[3]));
  dst.half[2] = ((u16)((u8)a.byte[5])) * ((s16)((s8)b.byte[5]));
  dst.half[3] = ((u16)((u8)a.byte[7])) * ((s16)((s8)b.byte[7]));
  dst.half[4] = ((u16)((u8)a.byte[9])) * ((s16)((s8)b.byte[9]));
  dst.half[5] = ((u16)((u8)a.byte[11])) * ((s16)((s8)b.byte[11]));
  dst.half[6] = ((u16)((u8)a.byte[13])) * ((s16)((s8)b.byte[13]));
  dst.half[7] = ((u16)((u8)a.byte[15])) * ((s16)((s8)b.byte[15]));
  dst.half[8] = ((u16)((u8)a.byte[17])) * ((s16)((s8)b.byte[17]));
  dst.half[9] = ((u16)((u8)a.byte[19])) * ((s16)((s8)b.byte[19]));
  dst.half[10] = ((u16)((u8)a.byte[21])) * ((s16)((s8)b.byte[21]));
  dst.half[11] = ((u16)((u8)a.byte[23])) * ((s16)((s8)b.byte[23]));
  dst.half[12] = ((u16)((u8)a.byte[25])) * ((s16)((s8)b.byte[25]));
  dst.half[13] = ((u16)((u8)a.byte[27])) * ((s16)((s8)b.byte[27]));
  dst.half[14] = ((u16)((u8)a.byte[29])) * ((s16)((s8)b.byte[29]));
  dst.half[15] = ((u16)((u8)a.byte[31])) * ((s16)((s8)b.byte[31]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_183">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmulwod_w_h-__m256i-a-__m256i-b">__m256i __lasx_xvmulwod_w_h (__m256i a, __m256i b)</h2>
<h3 id="synopsis_184">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmulwod_w_h (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmulwod.w.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_184">Description</h3>
<p>Multiply odd-positioned signed 16-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 32-bit result in <code>dst</code>.</p>
<h3 id="operation_184">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (s32)(s16)a.half[2 * i + 1] * (s32)(s16)b.half[2 * i + 1];
}

// Expands to:

if (0) {
  dst.word[0] = ((s32)((s16)a.half[1])) * ((s32)((s16)b.half[1]));
  dst.word[1] = ((s32)((s16)a.half[3])) * ((s32)((s16)b.half[3]));
  dst.word[2] = ((s32)((s16)a.half[5])) * ((s32)((s16)b.half[5]));
  dst.word[3] = ((s32)((s16)a.half[7])) * ((s32)((s16)b.half[7]));
  dst.word[4] = ((s32)((s16)a.half[9])) * ((s32)((s16)b.half[9]));
  dst.word[5] = ((s32)((s16)a.half[11])) * ((s32)((s16)b.half[11]));
  dst.word[6] = ((s32)((s16)a.half[13])) * ((s32)((s16)b.half[13]));
  dst.word[7] = ((s32)((s16)a.half[15])) * ((s32)((s16)b.half[15]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_184">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmulwod_w_hu-__m256i-a-__m256i-b">__m256i __lasx_xvmulwod_w_hu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_185">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmulwod_w_hu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmulwod.w.hu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_185">Description</h3>
<p>Multiply odd-positioned unsigned 16-bit elements in <code>a</code> and unsigned elements in <code>b</code>, save the 32-bit result in <code>dst</code>.</p>
<h3 id="operation_185">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (u32)(u16)a.half[2 * i + 1] * (u32)(u16)b.half[2 * i + 1];
}

// Expands to:

if (0) {
  dst.word[0] = ((u32)((u16)a.half[1])) * ((u32)((u16)b.half[1]));
  dst.word[1] = ((u32)((u16)a.half[3])) * ((u32)((u16)b.half[3]));
  dst.word[2] = ((u32)((u16)a.half[5])) * ((u32)((u16)b.half[5]));
  dst.word[3] = ((u32)((u16)a.half[7])) * ((u32)((u16)b.half[7]));
  dst.word[4] = ((u32)((u16)a.half[9])) * ((u32)((u16)b.half[9]));
  dst.word[5] = ((u32)((u16)a.half[11])) * ((u32)((u16)b.half[11]));
  dst.word[6] = ((u32)((u16)a.half[13])) * ((u32)((u16)b.half[13]));
  dst.word[7] = ((u32)((u16)a.half[15])) * ((u32)((u16)b.half[15]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_185">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmulwod_w_hu_h-__m256i-a-__m256i-b">__m256i __lasx_xvmulwod_w_hu_h (__m256i a, __m256i b)</h2>
<h3 id="synopsis_186">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmulwod_w_hu_h (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmulwod.w.hu.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_186">Description</h3>
<p>Multiply odd-positioned unsigned 16-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 32-bit result in <code>dst</code>.</p>
<h3 id="operation_186">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (u32)(u16)a.half[2 * i + 1] * (s32)(s16)b.half[2 * i + 1];
}

// Expands to:

if (0) {
  dst.word[0] = ((u32)((u16)a.half[1])) * ((s32)((s16)b.half[1]));
  dst.word[1] = ((u32)((u16)a.half[3])) * ((s32)((s16)b.half[3]));
  dst.word[2] = ((u32)((u16)a.half[5])) * ((s32)((s16)b.half[5]));
  dst.word[3] = ((u32)((u16)a.half[7])) * ((s32)((s16)b.half[7]));
  dst.word[4] = ((u32)((u16)a.half[9])) * ((s32)((s16)b.half[9]));
  dst.word[5] = ((u32)((u16)a.half[11])) * ((s32)((s16)b.half[11]));
  dst.word[6] = ((u32)((u16)a.half[13])) * ((s32)((s16)b.half[13]));
  dst.word[7] = ((u32)((u16)a.half[15])) * ((s32)((s16)b.half[15]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_186">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmulwod_d_w-__m256i-a-__m256i-b">__m256i __lasx_xvmulwod_d_w (__m256i a, __m256i b)</h2>
<h3 id="synopsis_187">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmulwod_d_w (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmulwod.d.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_187">Description</h3>
<p>Multiply odd-positioned signed 32-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 64-bit result in <code>dst</code>.</p>
<h3 id="operation_187">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (s64)(s32)a.word[2 * i + 1] * (s64)(s32)b.word[2 * i + 1];
}

// Expands to:

if (0) {
  dst.dword[0] = ((s64)((s32)a.word[1])) * ((s64)((s32)b.word[1]));
  dst.dword[1] = ((s64)((s32)a.word[3])) * ((s64)((s32)b.word[3]));
  dst.dword[2] = ((s64)((s32)a.word[5])) * ((s64)((s32)b.word[5]));
  dst.dword[3] = ((s64)((s32)a.word[7])) * ((s64)((s32)b.word[7]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_187">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmulwod_d_wu-__m256i-a-__m256i-b">__m256i __lasx_xvmulwod_d_wu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_188">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmulwod_d_wu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmulwod.d.wu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_188">Description</h3>
<p>Multiply odd-positioned unsigned 32-bit elements in <code>a</code> and unsigned elements in <code>b</code>, save the 64-bit result in <code>dst</code>.</p>
<h3 id="operation_188">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (u64)(u32)a.word[2 * i + 1] * (u64)(u32)b.word[2 * i + 1];
}

// Expands to:

if (0) {
  dst.dword[0] = ((u64)((u32)a.word[1])) * ((u64)((u32)b.word[1]));
  dst.dword[1] = ((u64)((u32)a.word[3])) * ((u64)((u32)b.word[3]));
  dst.dword[2] = ((u64)((u32)a.word[5])) * ((u64)((u32)b.word[5]));
  dst.dword[3] = ((u64)((u32)a.word[7])) * ((u64)((u32)b.word[7]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_188">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmulwod_d_wu_w-__m256i-a-__m256i-b">__m256i __lasx_xvmulwod_d_wu_w (__m256i a, __m256i b)</h2>
<h3 id="synopsis_189">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmulwod_d_wu_w (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmulwod.d.wu.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_189">Description</h3>
<p>Multiply odd-positioned unsigned 32-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 64-bit result in <code>dst</code>.</p>
<h3 id="operation_189">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (u64)(u32)a.word[2 * i + 1] * (s64)(s32)b.word[2 * i + 1];
}

// Expands to:

if (0) {
  dst.dword[0] = ((u64)((u32)a.word[1])) * ((s64)((s32)b.word[1]));
  dst.dword[1] = ((u64)((u32)a.word[3])) * ((s64)((s32)b.word[3]));
  dst.dword[2] = ((u64)((u32)a.word[5])) * ((s64)((s32)b.word[5]));
  dst.dword[3] = ((u64)((u32)a.word[7])) * ((s64)((s32)b.word[7]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_189">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmulwod_q_d-__m256i-a-__m256i-b">__m256i __lasx_xvmulwod_q_d (__m256i a, __m256i b)</h2>
<h3 id="synopsis_190">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmulwod_q_d (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmulwod.q.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_190">Description</h3>
<p>Multiply odd-positioned signed 64-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 128-bit result in <code>dst</code>.</p>
<h3 id="operation_190">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] = (s128)(s64)a.dword[2 * i + 1] * (s128)(s64)b.dword[2 * i + 1];
}

// Expands to:

if (0) {
  dst.qword[0] = ((s128)((s64)a.dword[1])) * ((s128)((s64)b.dword[1]));
  dst.qword[1] = ((s128)((s64)a.dword[3])) * ((s128)((s64)b.dword[3]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_190">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>7</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>7</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>7</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmulwod_q_du-__m256i-a-__m256i-b">__m256i __lasx_xvmulwod_q_du (__m256i a, __m256i b)</h2>
<h3 id="synopsis_191">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmulwod_q_du (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmulwod.q.du xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_191">Description</h3>
<p>Multiply odd-positioned unsigned 64-bit elements in <code>a</code> and unsigned elements in <code>b</code>, save the 128-bit result in <code>dst</code>.</p>
<h3 id="operation_191">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] = (u128)(u64)a.dword[2 * i + 1] * (u128)(u64)b.dword[2 * i + 1];
}

// Expands to:

if (0) {
  dst.qword[0] = ((u128)((u64)a.dword[1])) * ((u128)((u64)b.dword[1]));
  dst.qword[1] = ((u128)((u64)a.dword[3])) * ((u128)((u64)b.dword[3]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_191">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>7</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>7</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>7</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvmulwod_q_du_d-__m256i-a-__m256i-b">__m256i __lasx_xvmulwod_q_du_d (__m256i a, __m256i b)</h2>
<h3 id="synopsis_192">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvmulwod_q_du_d (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvmulwod.q.du.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_192">Description</h3>
<p>Multiply odd-positioned unsigned 64-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 128-bit result in <code>dst</code>.</p>
<h3 id="operation_192">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] = (u128)(u64)a.dword[2 * i + 1] * (s128)(s64)b.dword[2 * i + 1];
}

// Expands to:

if (0) {
  dst.qword[0] = ((u128)((u64)a.dword[1])) * ((s128)((s64)b.dword[1]));
  dst.qword[1] = ((u128)((u64)a.dword[3])) * ((s128)((s64)b.dword[3]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_192">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>7</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>7</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>7</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvneg_b-__m256i-a">__m256i __lasx_xvneg_b (__m256i a)</h2>
<h3 id="synopsis_193">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvneg_b (__m256i a)
#include &lt;lasxintrin.h&gt;
Instruction: xvneg.b xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_193">Description</h3>
<p>Negate 8-bit elements in <code>a</code> and save the result in <code>dst</code>.</p>
<h3 id="operation_193">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = -a.byte[i];
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_193">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvneg_h-__m256i-a">__m256i __lasx_xvneg_h (__m256i a)</h2>
<h3 id="synopsis_194">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvneg_h (__m256i a)
#include &lt;lasxintrin.h&gt;
Instruction: xvneg.h xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_194">Description</h3>
<p>Negate 16-bit elements in <code>a</code> and save the result in <code>dst</code>.</p>
<h3 id="operation_194">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = -a.half[i];
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_194">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvneg_w-__m256i-a">__m256i __lasx_xvneg_w (__m256i a)</h2>
<h3 id="synopsis_195">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvneg_w (__m256i a)
#include &lt;lasxintrin.h&gt;
Instruction: xvneg.w xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_195">Description</h3>
<p>Negate 32-bit elements in <code>a</code> and save the result in <code>dst</code>.</p>
<h3 id="operation_195">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = -a.word[i];
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_195">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvneg_d-__m256i-a">__m256i __lasx_xvneg_d (__m256i a)</h2>
<h3 id="synopsis_196">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvneg_d (__m256i a)
#include &lt;lasxintrin.h&gt;
Instruction: xvneg.d xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_196">Description</h3>
<p>Negate 64-bit elements in <code>a</code> and save the result in <code>dst</code>.</p>
<h3 id="operation_196">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = -a.dword[i];
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_196">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsadd_b-__m256i-a-__m256i-b">__m256i __lasx_xvsadd_b (__m256i a, __m256i b)</h2>
<h3 id="synopsis_197">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsadd_b (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsadd.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_197">Description</h3>
<p>Saturating add the signed 8-bit elements in <code>a</code> and <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_197">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = (s8)sadd((s8)a.byte[i], (s8)b.byte[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_197">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsadd_bu-__m256i-a-__m256i-b">__m256i __lasx_xvsadd_bu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_198">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsadd_bu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsadd.bu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_198">Description</h3>
<p>Saturating add the unsigned 8-bit elements in <code>a</code> and <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_198">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = (u8)sadd((u8)a.byte[i], (u8)b.byte[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_198">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsadd_h-__m256i-a-__m256i-b">__m256i __lasx_xvsadd_h (__m256i a, __m256i b)</h2>
<h3 id="synopsis_199">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsadd_h (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsadd.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_199">Description</h3>
<p>Saturating add the signed 16-bit elements in <code>a</code> and <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_199">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (s16)sadd((s16)a.half[i], (s16)b.half[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_199">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsadd_hu-__m256i-a-__m256i-b">__m256i __lasx_xvsadd_hu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_200">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsadd_hu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsadd.hu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_200">Description</h3>
<p>Saturating add the unsigned 16-bit elements in <code>a</code> and <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_200">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (u16)sadd((u16)a.half[i], (u16)b.half[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_200">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsadd_w-__m256i-a-__m256i-b">__m256i __lasx_xvsadd_w (__m256i a, __m256i b)</h2>
<h3 id="synopsis_201">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsadd_w (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsadd.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_201">Description</h3>
<p>Saturating add the signed 32-bit elements in <code>a</code> and <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_201">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (s32)sadd((s32)a.word[i], (s32)b.word[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_201">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsadd_wu-__m256i-a-__m256i-b">__m256i __lasx_xvsadd_wu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_202">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsadd_wu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsadd.wu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_202">Description</h3>
<p>Saturating add the unsigned 32-bit elements in <code>a</code> and <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_202">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (u32)sadd((u32)a.word[i], (u32)b.word[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_202">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsadd_d-__m256i-a-__m256i-b">__m256i __lasx_xvsadd_d (__m256i a, __m256i b)</h2>
<h3 id="synopsis_203">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsadd_d (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsadd.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_203">Description</h3>
<p>Saturating add the signed 64-bit elements in <code>a</code> and <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_203">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (s64)sadd((s64)a.dword[i], (s64)b.dword[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_203">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsadd_du-__m256i-a-__m256i-b">__m256i __lasx_xvsadd_du (__m256i a, __m256i b)</h2>
<h3 id="synopsis_204">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsadd_du (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsadd.du xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_204">Description</h3>
<p>Saturating add the unsigned 64-bit elements in <code>a</code> and <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_204">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (u64)sadd((u64)a.dword[i], (u64)b.dword[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_204">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvssub_b-__m256i-a-__m256i-b">__m256i __lasx_xvssub_b (__m256i a, __m256i b)</h2>
<h3 id="synopsis_205">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvssub_b (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvssub.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_205">Description</h3>
<p>Saturating subtract the signed 8-bit elements in <code>a</code> and <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_205">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = (s8)ssub((s8)a.byte[i], (s8)b.byte[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_205">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvssub_bu-__m256i-a-__m256i-b">__m256i __lasx_xvssub_bu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_206">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvssub_bu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvssub.bu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_206">Description</h3>
<p>Saturating subtract the unsigned 8-bit elements in <code>a</code> and <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_206">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = (u8)ssub((u8)a.byte[i], (u8)b.byte[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_206">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvssub_h-__m256i-a-__m256i-b">__m256i __lasx_xvssub_h (__m256i a, __m256i b)</h2>
<h3 id="synopsis_207">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvssub_h (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvssub.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_207">Description</h3>
<p>Saturating subtract the signed 16-bit elements in <code>a</code> and <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_207">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (s16)ssub((s16)a.half[i], (s16)b.half[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_207">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvssub_hu-__m256i-a-__m256i-b">__m256i __lasx_xvssub_hu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_208">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvssub_hu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvssub.hu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_208">Description</h3>
<p>Saturating subtract the unsigned 16-bit elements in <code>a</code> and <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_208">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (u16)ssub((u16)a.half[i], (u16)b.half[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_208">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvssub_w-__m256i-a-__m256i-b">__m256i __lasx_xvssub_w (__m256i a, __m256i b)</h2>
<h3 id="synopsis_209">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvssub_w (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvssub.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_209">Description</h3>
<p>Saturating subtract the signed 32-bit elements in <code>a</code> and <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_209">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (s32)ssub((s32)a.word[i], (s32)b.word[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_209">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvssub_wu-__m256i-a-__m256i-b">__m256i __lasx_xvssub_wu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_210">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvssub_wu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvssub.wu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_210">Description</h3>
<p>Saturating subtract the unsigned 32-bit elements in <code>a</code> and <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_210">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (u32)ssub((u32)a.word[i], (u32)b.word[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_210">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvssub_d-__m256i-a-__m256i-b">__m256i __lasx_xvssub_d (__m256i a, __m256i b)</h2>
<h3 id="synopsis_211">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvssub_d (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvssub.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_211">Description</h3>
<p>Saturating subtract the signed 64-bit elements in <code>a</code> and <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_211">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (s64)ssub((s64)a.dword[i], (s64)b.dword[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_211">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvssub_du-__m256i-a-__m256i-b">__m256i __lasx_xvssub_du (__m256i a, __m256i b)</h2>
<h3 id="synopsis_212">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvssub_du (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvssub.du xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_212">Description</h3>
<p>Saturating subtract the unsigned 64-bit elements in <code>a</code> and <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_212">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (u64)ssub((u64)a.dword[i], (u64)b.dword[i]);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_212">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsub_b-__m256i-a-__m256i-b">__m256i __lasx_xvsub_b (__m256i a, __m256i b)</h2>
<h3 id="synopsis_213">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsub_b (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsub.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_213">Description</h3>
<p>Subtract 8-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_213">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = a.byte[i] - b.byte[i];
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_213">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsub_h-__m256i-a-__m256i-b">__m256i __lasx_xvsub_h (__m256i a, __m256i b)</h2>
<h3 id="synopsis_214">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsub_h (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsub.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_214">Description</h3>
<p>Subtract 16-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_214">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = a.half[i] - b.half[i];
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_214">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsub_w-__m256i-a-__m256i-b">__m256i __lasx_xvsub_w (__m256i a, __m256i b)</h2>
<h3 id="synopsis_215">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsub_w (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsub.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_215">Description</h3>
<p>Subtract 32-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_215">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = a.word[i] - b.word[i];
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_215">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsub_d-__m256i-a-__m256i-b">__m256i __lasx_xvsub_d (__m256i a, __m256i b)</h2>
<h3 id="synopsis_216">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsub_d (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsub.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_216">Description</h3>
<p>Subtract 64-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_216">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = a.dword[i] - b.dword[i];
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_216">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsub_q-__m256i-a-__m256i-b">__m256i __lasx_xvsub_q (__m256i a, __m256i b)</h2>
<h3 id="synopsis_217">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsub_q (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsub.q xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_217">Description</h3>
<p>Subtract 128-bit elements in <code>a</code> and <code>b</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_217">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] = a.qword[i] - b.qword[i];
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_217">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsubi_bu-__m256i-a-imm0_31-imm">__m256i __lasx_xvsubi_bu (__m256i a, imm0_31 imm)</h2>
<h3 id="synopsis_218">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsubi_bu (__m256i a, imm0_31 imm)
#include &lt;lasxintrin.h&gt;
Instruction: xvsubi.bu xr, xr, imm
CPU Flags: LASX
</code></pre>
<h3 id="description_218">Description</h3>
<p>Subtract 8-bit elements in <code>a</code> by <code>imm</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_218">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 32; i++) {
  dst.byte[i] = a.byte[i] - imm;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_218">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsubi_hu-__m256i-a-imm0_31-imm">__m256i __lasx_xvsubi_hu (__m256i a, imm0_31 imm)</h2>
<h3 id="synopsis_219">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsubi_hu (__m256i a, imm0_31 imm)
#include &lt;lasxintrin.h&gt;
Instruction: xvsubi.hu xr, xr, imm
CPU Flags: LASX
</code></pre>
<h3 id="description_219">Description</h3>
<p>Subtract 16-bit elements in <code>a</code> by <code>imm</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_219">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = a.half[i] - imm;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_219">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsubi_wu-__m256i-a-imm0_31-imm">__m256i __lasx_xvsubi_wu (__m256i a, imm0_31 imm)</h2>
<h3 id="synopsis_220">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsubi_wu (__m256i a, imm0_31 imm)
#include &lt;lasxintrin.h&gt;
Instruction: xvsubi.wu xr, xr, imm
CPU Flags: LASX
</code></pre>
<h3 id="description_220">Description</h3>
<p>Subtract 32-bit elements in <code>a</code> by <code>imm</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_220">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = a.word[i] - imm;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_220">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsubi_du-__m256i-a-imm0_31-imm">__m256i __lasx_xvsubi_du (__m256i a, imm0_31 imm)</h2>
<h3 id="synopsis_221">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsubi_du (__m256i a, imm0_31 imm)
#include &lt;lasxintrin.h&gt;
Instruction: xvsubi.du xr, xr, imm
CPU Flags: LASX
</code></pre>
<h3 id="description_221">Description</h3>
<p>Subtract 64-bit elements in <code>a</code> by <code>imm</code>, save the result in <code>dst</code>.</p>
<h3 id="operation_221">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = a.dword[i] - imm;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_221">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsubwev_h_b-__m256i-a-__m256i-b">__m256i __lasx_xvsubwev_h_b (__m256i a, __m256i b)</h2>
<h3 id="synopsis_222">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsubwev_h_b (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsubwev.h.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_222">Description</h3>
<p>Subtract even-positioned signed 8-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 16-bit result in <code>dst</code>.</p>
<h3 id="operation_222">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (s16)(s8)a.byte[2 * i] - (s16)(s8)b.byte[2 * i];
}

// Expands to:

if (0) {
  dst.half[0] = ((s16)((s8)a.byte[0])) - ((s16)((s8)b.byte[0]));
  dst.half[1] = ((s16)((s8)a.byte[2])) - ((s16)((s8)b.byte[2]));
  dst.half[2] = ((s16)((s8)a.byte[4])) - ((s16)((s8)b.byte[4]));
  dst.half[3] = ((s16)((s8)a.byte[6])) - ((s16)((s8)b.byte[6]));
  dst.half[4] = ((s16)((s8)a.byte[8])) - ((s16)((s8)b.byte[8]));
  dst.half[5] = ((s16)((s8)a.byte[10])) - ((s16)((s8)b.byte[10]));
  dst.half[6] = ((s16)((s8)a.byte[12])) - ((s16)((s8)b.byte[12]));
  dst.half[7] = ((s16)((s8)a.byte[14])) - ((s16)((s8)b.byte[14]));
  dst.half[8] = ((s16)((s8)a.byte[16])) - ((s16)((s8)b.byte[16]));
  dst.half[9] = ((s16)((s8)a.byte[18])) - ((s16)((s8)b.byte[18]));
  dst.half[10] = ((s16)((s8)a.byte[20])) - ((s16)((s8)b.byte[20]));
  dst.half[11] = ((s16)((s8)a.byte[22])) - ((s16)((s8)b.byte[22]));
  dst.half[12] = ((s16)((s8)a.byte[24])) - ((s16)((s8)b.byte[24]));
  dst.half[13] = ((s16)((s8)a.byte[26])) - ((s16)((s8)b.byte[26]));
  dst.half[14] = ((s16)((s8)a.byte[28])) - ((s16)((s8)b.byte[28]));
  dst.half[15] = ((s16)((s8)a.byte[30])) - ((s16)((s8)b.byte[30]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_222">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsubwev_h_bu-__m256i-a-__m256i-b">__m256i __lasx_xvsubwev_h_bu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_223">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsubwev_h_bu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsubwev.h.bu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_223">Description</h3>
<p>Subtract even-positioned unsigned 8-bit elements in <code>a</code> and unsigned elements in <code>b</code>, save the 16-bit result in <code>dst</code>.</p>
<h3 id="operation_223">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (u16)(u8)a.byte[2 * i] - (u16)(u8)b.byte[2 * i];
}

// Expands to:

if (0) {
  dst.half[0] = ((u16)((u8)a.byte[0])) - ((u16)((u8)b.byte[0]));
  dst.half[1] = ((u16)((u8)a.byte[2])) - ((u16)((u8)b.byte[2]));
  dst.half[2] = ((u16)((u8)a.byte[4])) - ((u16)((u8)b.byte[4]));
  dst.half[3] = ((u16)((u8)a.byte[6])) - ((u16)((u8)b.byte[6]));
  dst.half[4] = ((u16)((u8)a.byte[8])) - ((u16)((u8)b.byte[8]));
  dst.half[5] = ((u16)((u8)a.byte[10])) - ((u16)((u8)b.byte[10]));
  dst.half[6] = ((u16)((u8)a.byte[12])) - ((u16)((u8)b.byte[12]));
  dst.half[7] = ((u16)((u8)a.byte[14])) - ((u16)((u8)b.byte[14]));
  dst.half[8] = ((u16)((u8)a.byte[16])) - ((u16)((u8)b.byte[16]));
  dst.half[9] = ((u16)((u8)a.byte[18])) - ((u16)((u8)b.byte[18]));
  dst.half[10] = ((u16)((u8)a.byte[20])) - ((u16)((u8)b.byte[20]));
  dst.half[11] = ((u16)((u8)a.byte[22])) - ((u16)((u8)b.byte[22]));
  dst.half[12] = ((u16)((u8)a.byte[24])) - ((u16)((u8)b.byte[24]));
  dst.half[13] = ((u16)((u8)a.byte[26])) - ((u16)((u8)b.byte[26]));
  dst.half[14] = ((u16)((u8)a.byte[28])) - ((u16)((u8)b.byte[28]));
  dst.half[15] = ((u16)((u8)a.byte[30])) - ((u16)((u8)b.byte[30]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_223">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsubwev_w_h-__m256i-a-__m256i-b">__m256i __lasx_xvsubwev_w_h (__m256i a, __m256i b)</h2>
<h3 id="synopsis_224">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsubwev_w_h (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsubwev.w.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_224">Description</h3>
<p>Subtract even-positioned signed 16-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 32-bit result in <code>dst</code>.</p>
<h3 id="operation_224">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (s32)(s16)a.half[2 * i] - (s32)(s16)b.half[2 * i];
}

// Expands to:

if (0) {
  dst.word[0] = ((s32)((s16)a.half[0])) - ((s32)((s16)b.half[0]));
  dst.word[1] = ((s32)((s16)a.half[2])) - ((s32)((s16)b.half[2]));
  dst.word[2] = ((s32)((s16)a.half[4])) - ((s32)((s16)b.half[4]));
  dst.word[3] = ((s32)((s16)a.half[6])) - ((s32)((s16)b.half[6]));
  dst.word[4] = ((s32)((s16)a.half[8])) - ((s32)((s16)b.half[8]));
  dst.word[5] = ((s32)((s16)a.half[10])) - ((s32)((s16)b.half[10]));
  dst.word[6] = ((s32)((s16)a.half[12])) - ((s32)((s16)b.half[12]));
  dst.word[7] = ((s32)((s16)a.half[14])) - ((s32)((s16)b.half[14]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_224">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsubwev_w_hu-__m256i-a-__m256i-b">__m256i __lasx_xvsubwev_w_hu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_225">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsubwev_w_hu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsubwev.w.hu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_225">Description</h3>
<p>Subtract even-positioned unsigned 16-bit elements in <code>a</code> and unsigned elements in <code>b</code>, save the 32-bit result in <code>dst</code>.</p>
<h3 id="operation_225">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (u32)(u16)a.half[2 * i] - (u32)(u16)b.half[2 * i];
}

// Expands to:

if (0) {
  dst.word[0] = ((u32)((u16)a.half[0])) - ((u32)((u16)b.half[0]));
  dst.word[1] = ((u32)((u16)a.half[2])) - ((u32)((u16)b.half[2]));
  dst.word[2] = ((u32)((u16)a.half[4])) - ((u32)((u16)b.half[4]));
  dst.word[3] = ((u32)((u16)a.half[6])) - ((u32)((u16)b.half[6]));
  dst.word[4] = ((u32)((u16)a.half[8])) - ((u32)((u16)b.half[8]));
  dst.word[5] = ((u32)((u16)a.half[10])) - ((u32)((u16)b.half[10]));
  dst.word[6] = ((u32)((u16)a.half[12])) - ((u32)((u16)b.half[12]));
  dst.word[7] = ((u32)((u16)a.half[14])) - ((u32)((u16)b.half[14]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_225">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsubwev_d_w-__m256i-a-__m256i-b">__m256i __lasx_xvsubwev_d_w (__m256i a, __m256i b)</h2>
<h3 id="synopsis_226">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsubwev_d_w (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsubwev.d.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_226">Description</h3>
<p>Subtract even-positioned signed 32-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 64-bit result in <code>dst</code>.</p>
<h3 id="operation_226">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (s64)(s32)a.word[2 * i] - (s64)(s32)b.word[2 * i];
}

// Expands to:

if (0) {
  dst.dword[0] = ((s64)((s32)a.word[0])) - ((s64)((s32)b.word[0]));
  dst.dword[1] = ((s64)((s32)a.word[2])) - ((s64)((s32)b.word[2]));
  dst.dword[2] = ((s64)((s32)a.word[4])) - ((s64)((s32)b.word[4]));
  dst.dword[3] = ((s64)((s32)a.word[6])) - ((s64)((s32)b.word[6]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_226">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsubwev_d_wu-__m256i-a-__m256i-b">__m256i __lasx_xvsubwev_d_wu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_227">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsubwev_d_wu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsubwev.d.wu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_227">Description</h3>
<p>Subtract even-positioned unsigned 32-bit elements in <code>a</code> and unsigned elements in <code>b</code>, save the 64-bit result in <code>dst</code>.</p>
<h3 id="operation_227">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (u64)(u32)a.word[2 * i] - (u64)(u32)b.word[2 * i];
}

// Expands to:

if (0) {
  dst.dword[0] = ((u64)((u32)a.word[0])) - ((u64)((u32)b.word[0]));
  dst.dword[1] = ((u64)((u32)a.word[2])) - ((u64)((u32)b.word[2]));
  dst.dword[2] = ((u64)((u32)a.word[4])) - ((u64)((u32)b.word[4]));
  dst.dword[3] = ((u64)((u32)a.word[6])) - ((u64)((u32)b.word[6]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_227">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsubwev_q_d-__m256i-a-__m256i-b">__m256i __lasx_xvsubwev_q_d (__m256i a, __m256i b)</h2>
<h3 id="synopsis_228">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsubwev_q_d (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsubwev.q.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_228">Description</h3>
<p>Subtract even-positioned signed 64-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 128-bit result in <code>dst</code>.</p>
<h3 id="operation_228">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] = (s128)(s64)a.dword[2 * i] - (s128)(s64)b.dword[2 * i];
}

// Expands to:

if (0) {
  dst.qword[0] = ((s128)((s64)a.dword[0])) - ((s128)((s64)b.dword[0]));
  dst.qword[1] = ((s128)((s64)a.dword[2])) - ((s128)((s64)b.dword[2]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_228">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsubwev_q_du-__m256i-a-__m256i-b">__m256i __lasx_xvsubwev_q_du (__m256i a, __m256i b)</h2>
<h3 id="synopsis_229">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsubwev_q_du (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsubwev.q.du xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_229">Description</h3>
<p>Subtract even-positioned unsigned 64-bit elements in <code>a</code> and unsigned elements in <code>b</code>, save the 128-bit result in <code>dst</code>.</p>
<h3 id="operation_229">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] = (u128)(u64)a.dword[2 * i] - (u128)(u64)b.dword[2 * i];
}

// Expands to:

if (0) {
  dst.qword[0] = ((u128)((u64)a.dword[0])) - ((u128)((u64)b.dword[0]));
  dst.qword[1] = ((u128)((u64)a.dword[2])) - ((u128)((u64)b.dword[2]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_229">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsubwod_h_b-__m256i-a-__m256i-b">__m256i __lasx_xvsubwod_h_b (__m256i a, __m256i b)</h2>
<h3 id="synopsis_230">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsubwod_h_b (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsubwod.h.b xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_230">Description</h3>
<p>Subtract odd-positioned signed 8-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 16-bit result in <code>dst</code>.</p>
<h3 id="operation_230">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (s16)(s8)a.byte[2 * i + 1] - (s16)(s8)b.byte[2 * i + 1];
}

// Expands to:

if (0) {
  dst.half[0] = ((s16)((s8)a.byte[1])) - ((s16)((s8)b.byte[1]));
  dst.half[1] = ((s16)((s8)a.byte[3])) - ((s16)((s8)b.byte[3]));
  dst.half[2] = ((s16)((s8)a.byte[5])) - ((s16)((s8)b.byte[5]));
  dst.half[3] = ((s16)((s8)a.byte[7])) - ((s16)((s8)b.byte[7]));
  dst.half[4] = ((s16)((s8)a.byte[9])) - ((s16)((s8)b.byte[9]));
  dst.half[5] = ((s16)((s8)a.byte[11])) - ((s16)((s8)b.byte[11]));
  dst.half[6] = ((s16)((s8)a.byte[13])) - ((s16)((s8)b.byte[13]));
  dst.half[7] = ((s16)((s8)a.byte[15])) - ((s16)((s8)b.byte[15]));
  dst.half[8] = ((s16)((s8)a.byte[17])) - ((s16)((s8)b.byte[17]));
  dst.half[9] = ((s16)((s8)a.byte[19])) - ((s16)((s8)b.byte[19]));
  dst.half[10] = ((s16)((s8)a.byte[21])) - ((s16)((s8)b.byte[21]));
  dst.half[11] = ((s16)((s8)a.byte[23])) - ((s16)((s8)b.byte[23]));
  dst.half[12] = ((s16)((s8)a.byte[25])) - ((s16)((s8)b.byte[25]));
  dst.half[13] = ((s16)((s8)a.byte[27])) - ((s16)((s8)b.byte[27]));
  dst.half[14] = ((s16)((s8)a.byte[29])) - ((s16)((s8)b.byte[29]));
  dst.half[15] = ((s16)((s8)a.byte[31])) - ((s16)((s8)b.byte[31]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_230">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsubwod_h_bu-__m256i-a-__m256i-b">__m256i __lasx_xvsubwod_h_bu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_231">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsubwod_h_bu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsubwod.h.bu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_231">Description</h3>
<p>Subtract odd-positioned unsigned 8-bit elements in <code>a</code> and unsigned elements in <code>b</code>, save the 16-bit result in <code>dst</code>.</p>
<h3 id="operation_231">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.half[i] = (u16)(u8)a.byte[2 * i + 1] - (u16)(u8)b.byte[2 * i + 1];
}

// Expands to:

if (0) {
  dst.half[0] = ((u16)((u8)a.byte[1])) - ((u16)((u8)b.byte[1]));
  dst.half[1] = ((u16)((u8)a.byte[3])) - ((u16)((u8)b.byte[3]));
  dst.half[2] = ((u16)((u8)a.byte[5])) - ((u16)((u8)b.byte[5]));
  dst.half[3] = ((u16)((u8)a.byte[7])) - ((u16)((u8)b.byte[7]));
  dst.half[4] = ((u16)((u8)a.byte[9])) - ((u16)((u8)b.byte[9]));
  dst.half[5] = ((u16)((u8)a.byte[11])) - ((u16)((u8)b.byte[11]));
  dst.half[6] = ((u16)((u8)a.byte[13])) - ((u16)((u8)b.byte[13]));
  dst.half[7] = ((u16)((u8)a.byte[15])) - ((u16)((u8)b.byte[15]));
  dst.half[8] = ((u16)((u8)a.byte[17])) - ((u16)((u8)b.byte[17]));
  dst.half[9] = ((u16)((u8)a.byte[19])) - ((u16)((u8)b.byte[19]));
  dst.half[10] = ((u16)((u8)a.byte[21])) - ((u16)((u8)b.byte[21]));
  dst.half[11] = ((u16)((u8)a.byte[23])) - ((u16)((u8)b.byte[23]));
  dst.half[12] = ((u16)((u8)a.byte[25])) - ((u16)((u8)b.byte[25]));
  dst.half[13] = ((u16)((u8)a.byte[27])) - ((u16)((u8)b.byte[27]));
  dst.half[14] = ((u16)((u8)a.byte[29])) - ((u16)((u8)b.byte[29]));
  dst.half[15] = ((u16)((u8)a.byte[31])) - ((u16)((u8)b.byte[31]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_231">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsubwod_w_h-__m256i-a-__m256i-b">__m256i __lasx_xvsubwod_w_h (__m256i a, __m256i b)</h2>
<h3 id="synopsis_232">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsubwod_w_h (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsubwod.w.h xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_232">Description</h3>
<p>Subtract odd-positioned signed 16-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 32-bit result in <code>dst</code>.</p>
<h3 id="operation_232">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (s32)(s16)a.half[2 * i + 1] - (s32)(s16)b.half[2 * i + 1];
}

// Expands to:

if (0) {
  dst.word[0] = ((s32)((s16)a.half[1])) - ((s32)((s16)b.half[1]));
  dst.word[1] = ((s32)((s16)a.half[3])) - ((s32)((s16)b.half[3]));
  dst.word[2] = ((s32)((s16)a.half[5])) - ((s32)((s16)b.half[5]));
  dst.word[3] = ((s32)((s16)a.half[7])) - ((s32)((s16)b.half[7]));
  dst.word[4] = ((s32)((s16)a.half[9])) - ((s32)((s16)b.half[9]));
  dst.word[5] = ((s32)((s16)a.half[11])) - ((s32)((s16)b.half[11]));
  dst.word[6] = ((s32)((s16)a.half[13])) - ((s32)((s16)b.half[13]));
  dst.word[7] = ((s32)((s16)a.half[15])) - ((s32)((s16)b.half[15]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_232">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsubwod_w_hu-__m256i-a-__m256i-b">__m256i __lasx_xvsubwod_w_hu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_233">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsubwod_w_hu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsubwod.w.hu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_233">Description</h3>
<p>Subtract odd-positioned unsigned 16-bit elements in <code>a</code> and unsigned elements in <code>b</code>, save the 32-bit result in <code>dst</code>.</p>
<h3 id="operation_233">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.word[i] = (u32)(u16)a.half[2 * i + 1] - (u32)(u16)b.half[2 * i + 1];
}

// Expands to:

if (0) {
  dst.word[0] = ((u32)((u16)a.half[1])) - ((u32)((u16)b.half[1]));
  dst.word[1] = ((u32)((u16)a.half[3])) - ((u32)((u16)b.half[3]));
  dst.word[2] = ((u32)((u16)a.half[5])) - ((u32)((u16)b.half[5]));
  dst.word[3] = ((u32)((u16)a.half[7])) - ((u32)((u16)b.half[7]));
  dst.word[4] = ((u32)((u16)a.half[9])) - ((u32)((u16)b.half[9]));
  dst.word[5] = ((u32)((u16)a.half[11])) - ((u32)((u16)b.half[11]));
  dst.word[6] = ((u32)((u16)a.half[13])) - ((u32)((u16)b.half[13]));
  dst.word[7] = ((u32)((u16)a.half[15])) - ((u32)((u16)b.half[15]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_233">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsubwod_d_w-__m256i-a-__m256i-b">__m256i __lasx_xvsubwod_d_w (__m256i a, __m256i b)</h2>
<h3 id="synopsis_234">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsubwod_d_w (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsubwod.d.w xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_234">Description</h3>
<p>Subtract odd-positioned signed 32-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 64-bit result in <code>dst</code>.</p>
<h3 id="operation_234">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (s64)(s32)a.word[2 * i + 1] - (s64)(s32)b.word[2 * i + 1];
}

// Expands to:

if (0) {
  dst.dword[0] = ((s64)((s32)a.word[1])) - ((s64)((s32)b.word[1]));
  dst.dword[1] = ((s64)((s32)a.word[3])) - ((s64)((s32)b.word[3]));
  dst.dword[2] = ((s64)((s32)a.word[5])) - ((s64)((s32)b.word[5]));
  dst.dword[3] = ((s64)((s32)a.word[7])) - ((s64)((s32)b.word[7]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_234">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsubwod_d_wu-__m256i-a-__m256i-b">__m256i __lasx_xvsubwod_d_wu (__m256i a, __m256i b)</h2>
<h3 id="synopsis_235">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsubwod_d_wu (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsubwod.d.wu xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_235">Description</h3>
<p>Subtract odd-positioned unsigned 32-bit elements in <code>a</code> and unsigned elements in <code>b</code>, save the 64-bit result in <code>dst</code>.</p>
<h3 id="operation_235">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.dword[i] = (u64)(u32)a.word[2 * i + 1] - (u64)(u32)b.word[2 * i + 1];
}

// Expands to:

if (0) {
  dst.dword[0] = ((u64)((u32)a.word[1])) - ((u64)((u32)b.word[1]));
  dst.dword[1] = ((u64)((u32)a.word[3])) - ((u64)((u32)b.word[3]));
  dst.dword[2] = ((u64)((u32)a.word[5])) - ((u64)((u32)b.word[5]));
  dst.dword[3] = ((u64)((u32)a.word[7])) - ((u64)((u32)b.word[7]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_235">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsubwod_q_d-__m256i-a-__m256i-b">__m256i __lasx_xvsubwod_q_d (__m256i a, __m256i b)</h2>
<h3 id="synopsis_236">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsubwod_q_d (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsubwod.q.d xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_236">Description</h3>
<p>Subtract odd-positioned signed 64-bit elements in <code>a</code> and signed elements in <code>b</code>, save the 128-bit result in <code>dst</code>.</p>
<h3 id="operation_236">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] = (s128)(s64)a.dword[2 * i + 1] - (s128)(s64)b.dword[2 * i + 1];
}

// Expands to:

if (0) {
  dst.qword[0] = ((s128)((s64)a.dword[1])) - ((s128)((s64)b.dword[1]));
  dst.qword[1] = ((s128)((s64)a.dword[3])) - ((s128)((s64)b.dword[3]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_236">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>
<h2 id="__m256i-__lasx_xvsubwod_q_du-__m256i-a-__m256i-b">__m256i __lasx_xvsubwod_q_du (__m256i a, __m256i b)</h2>
<h3 id="synopsis_237">Synopsis</h3>
<pre><code class="language-c++">__m256i __lasx_xvsubwod_q_du (__m256i a, __m256i b)
#include &lt;lasxintrin.h&gt;
Instruction: xvsubwod.q.du xr, xr, xr
CPU Flags: LASX
</code></pre>
<h3 id="description_237">Description</h3>
<p>Subtract odd-positioned unsigned 64-bit elements in <code>a</code> and unsigned elements in <code>b</code>, save the 128-bit result in <code>dst</code>.</p>
<h3 id="operation_237">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.qword[i] = (u128)(u64)a.dword[2 * i + 1] - (u128)(u64)b.dword[2 * i + 1];
}

// Expands to:

if (0) {
  dst.qword[0] = ((u128)((u64)a.dword[1])) - ((u128)((u64)b.dword[1]));
  dst.qword[1] = ((u128)((u64)a.dword[3])) - ((u128)((u64)b.dword[3]));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_237">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>arch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>
              
            </div>
          </div><footer>
    <div class="rst-footer-buttons" role="navigation" aria-label="Footer Navigation">
        <a href="../integer_comparison/" class="btn btn-neutral float-left" title="Integer Comparison"><span class="icon icon-circle-arrow-left"></span> Previous</a>
        <a href="../logical/" class="btn btn-neutral float-right" title="Logical">Next <span class="icon icon-circle-arrow-right"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <!-- Copyright etc -->
      <p>Copyright &copy; 2023-2025 Jiajie Chen</p>
  </div>

  Built with <a href="https://www.mkdocs.org/">MkDocs</a> using a <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>.
</footer>
          
        </div>
      </div>

    </section>

  </div>

  <div class="rst-versions" role="note" aria-label="Versions">
  <span class="rst-current-version" data-toggle="rst-current-version">
    
    
      <span><a href="../integer_comparison/" style="color: #fcfcfc">&laquo; Previous</a></span>
    
    
      <span><a href="../logical/" style="color: #fcfcfc">Next &raquo;</a></span>
    
  </span>
</div>
    <script src="../../js/jquery-3.6.0.min.js"></script>
    <script>var base_url = "../..";</script>
    <script src="../../js/theme_extra.js"></script>
    <script src="../../js/theme.js"></script>
    <script>
        jQuery(function () {
            SphinxRtdTheme.Navigation.enable(true);
        });
    </script>

<script id="init-glightbox">const lightbox = GLightbox({"touchNavigation": true, "loop": false, "zoomable": true, "draggable": true, "openEffect": "zoom", "closeEffect": "zoom", "slideEffect": "slide"});
</script></body>
</html>
