
test_spi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000bc5c  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000b0  20000000  0000bc5c  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00002424  200000b0  0000bd0c  000180b0  2**2
                  ALLOC
  3 .stack        00002004  200024d4  0000e130  000180b0  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000180b0  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000180d8  2**0
                  CONTENTS, READONLY
  6 .debug_info   0005604c  00000000  00000000  00018133  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00006aae  00000000  00000000  0006e17f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00009936  00000000  00000000  00074c2d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000009e0  00000000  00000000  0007e563  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000b40  00000000  00000000  0007ef43  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00020466  00000000  00000000  0007fa83  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001d1e1  00000000  00000000  0009fee9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008dafe  00000000  00000000  000bd0ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002ab4  00000000  00000000  0014abc8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
 */ 

#include "menus.h"
#include "views.h"

void display_view(menu_link view) {
       0:	200044d8 	.word	0x200044d8
	gfx_mono_prev_menu = gfx_mono_active_menu;
       4:	00003b2d 	.word	0x00003b2d
       8:	00003b29 	.word	0x00003b29
	gfx_mono_active_menu = view;
	
	if(view == SPEED_VIEW) {
       c:	00003b29 	.word	0x00003b29
	...
      2c:	00003b29 	.word	0x00003b29
	...
      38:	00003b29 	.word	0x00003b29
      3c:	00003b29 	.word	0x00003b29
      40:	00003b29 	.word	0x00003b29
      44:	00003b29 	.word	0x00003b29
      48:	00003b29 	.word	0x00003b29
      4c:	00000991 	.word	0x00000991
      50:	00003b29 	.word	0x00003b29
      54:	00003b29 	.word	0x00003b29
      58:	00003b29 	.word	0x00003b29
      5c:	00003b29 	.word	0x00003b29
      60:	00003b29 	.word	0x00003b29
      64:	000025b5 	.word	0x000025b5
      68:	000025c5 	.word	0x000025c5
      6c:	000025d5 	.word	0x000025d5
      70:	000025e5 	.word	0x000025e5
	...
      7c:	00003b29 	.word	0x00003b29
      80:	00003b29 	.word	0x00003b29
      84:	00003b29 	.word	0x00003b29
      88:	000035f1 	.word	0x000035f1
      8c:	00003601 	.word	0x00003601
      90:	00003611 	.word	0x00003611
	...
      9c:	00001de5 	.word	0x00001de5
      a0:	00003b29 	.word	0x00003b29
      a4:	00003b29 	.word	0x00003b29
      a8:	00003b29 	.word	0x00003b29
      ac:	00003b29 	.word	0x00003b29

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	200000b0 	.word	0x200000b0
      d0:	00000000 	.word	0x00000000
      d4:	0000bc5c 	.word	0x0000bc5c

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	0000bc5c 	.word	0x0000bc5c
     104:	200000b4 	.word	0x200000b4
     108:	0000bc5c 	.word	0x0000bc5c
     10c:	00000000 	.word	0x00000000

00000110 <recalculate_accelerometer_values>:
//Include glue file
#include "platform.h"

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
     110:	b5f0      	push	{r4, r5, r6, r7, lr}
     112:	465f      	mov	r7, fp
     114:	4656      	mov	r6, sl
     116:	464d      	mov	r5, r9
     118:	4644      	mov	r4, r8
     11a:	b4f0      	push	{r4, r5, r6, r7}
     11c:	b085      	sub	sp, #20
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
     11e:	4958      	ldr	r1, [pc, #352]	; (280 <recalculate_accelerometer_values+0x170>)
     120:	4688      	mov	r8, r1
     122:	694c      	ldr	r4, [r1, #20]
     124:	6a0f      	ldr	r7, [r1, #32]
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
     126:	8808      	ldrh	r0, [r1, #0]
     128:	4e56      	ldr	r6, [pc, #344]	; (284 <recalculate_accelerometer_values+0x174>)
     12a:	47b0      	blx	r6
	
	//zero reading
	volt -= zero_point;
     12c:	4d56      	ldr	r5, [pc, #344]	; (288 <recalculate_accelerometer_values+0x178>)
     12e:	1c21      	adds	r1, r4, #0
     130:	47a8      	blx	r5
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
     132:	4c56      	ldr	r4, [pc, #344]	; (28c <recalculate_accelerometer_values+0x17c>)
     134:	1c39      	adds	r1, r7, #0
     136:	47a0      	blx	r4
#include "platform.h"

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
     138:	4641      	mov	r1, r8
     13a:	6088      	str	r0, [r1, #8]
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
     13c:	698b      	ldr	r3, [r1, #24]
     13e:	4699      	mov	r9, r3
     140:	6a4f      	ldr	r7, [r1, #36]	; 0x24
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
     142:	8848      	ldrh	r0, [r1, #2]
     144:	47b0      	blx	r6
	
	//zero reading
	volt -= zero_point;
     146:	4649      	mov	r1, r9
     148:	47a8      	blx	r5
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
     14a:	1c39      	adds	r1, r7, #0
     14c:	47a0      	blx	r4

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
     14e:	4641      	mov	r1, r8
     150:	60c8      	str	r0, [r1, #12]
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
     152:	69cb      	ldr	r3, [r1, #28]
     154:	4699      	mov	r9, r3
     156:	6a8f      	ldr	r7, [r1, #40]	; 0x28
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
     158:	8888      	ldrh	r0, [r1, #4]
     15a:	47b0      	blx	r6
	
	//zero reading
	volt -= zero_point;
     15c:	4649      	mov	r1, r9
     15e:	47a8      	blx	r5
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
     160:	1c39      	adds	r1, r7, #0
     162:	47a0      	blx	r4
     164:	1c04      	adds	r4, r0, #0
//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
     166:	4641      	mov	r1, r8
     168:	6108      	str	r0, [r1, #16]
	//Also add angle
	accelerometer.angle_x = atan( accelerometer.scaled_gforce.y / sqrt( pow(accelerometer.scaled_gforce.x,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
     16a:	4b49      	ldr	r3, [pc, #292]	; (290 <recalculate_accelerometer_values+0x180>)
     16c:	469a      	mov	sl, r3
     16e:	68c8      	ldr	r0, [r1, #12]
     170:	4798      	blx	r3
     172:	9000      	str	r0, [sp, #0]
     174:	9101      	str	r1, [sp, #4]
     176:	4641      	mov	r1, r8
     178:	6888      	ldr	r0, [r1, #8]
     17a:	47d0      	blx	sl
     17c:	1c06      	adds	r6, r0, #0
     17e:	1c0f      	adds	r7, r1, #0
     180:	1c20      	adds	r0, r4, #0
     182:	47d0      	blx	sl
     184:	1c04      	adds	r4, r0, #0
     186:	1c0d      	adds	r5, r1, #0
     188:	4b42      	ldr	r3, [pc, #264]	; (294 <recalculate_accelerometer_values+0x184>)
     18a:	4699      	mov	r9, r3
     18c:	1c22      	adds	r2, r4, #0
     18e:	1c2b      	adds	r3, r5, #0
     190:	47c8      	blx	r9
     192:	9002      	str	r0, [sp, #8]
     194:	9103      	str	r1, [sp, #12]
     196:	4940      	ldr	r1, [pc, #256]	; (298 <recalculate_accelerometer_values+0x188>)
     198:	468b      	mov	fp, r1
     19a:	1c20      	adds	r0, r4, #0
     19c:	1c29      	adds	r1, r5, #0
     19e:	1c22      	adds	r2, r4, #0
     1a0:	1c2b      	adds	r3, r5, #0
     1a2:	47c8      	blx	r9
     1a4:	1c04      	adds	r4, r0, #0
     1a6:	1c0d      	adds	r5, r1, #0
     1a8:	1c30      	adds	r0, r6, #0
     1aa:	1c39      	adds	r1, r7, #0
     1ac:	1c32      	adds	r2, r6, #0
     1ae:	1c3b      	adds	r3, r7, #0
     1b0:	47c8      	blx	r9
     1b2:	1c02      	adds	r2, r0, #0
     1b4:	1c0b      	adds	r3, r1, #0
     1b6:	1c20      	adds	r0, r4, #0
     1b8:	1c29      	adds	r1, r5, #0
     1ba:	47d8      	blx	fp
     1bc:	4c37      	ldr	r4, [pc, #220]	; (29c <recalculate_accelerometer_values+0x18c>)
     1be:	47a0      	blx	r4
     1c0:	1c02      	adds	r2, r0, #0
     1c2:	1c0b      	adds	r3, r1, #0
     1c4:	9800      	ldr	r0, [sp, #0]
     1c6:	9901      	ldr	r1, [sp, #4]
     1c8:	4c35      	ldr	r4, [pc, #212]	; (2a0 <recalculate_accelerometer_values+0x190>)
     1ca:	47a0      	blx	r4
     1cc:	4c35      	ldr	r4, [pc, #212]	; (2a4 <recalculate_accelerometer_values+0x194>)
     1ce:	47a0      	blx	r4
     1d0:	4b28      	ldr	r3, [pc, #160]	; (274 <recalculate_accelerometer_values+0x164>)
     1d2:	4a27      	ldr	r2, [pc, #156]	; (270 <recalculate_accelerometer_values+0x160>)
     1d4:	47c8      	blx	r9
     1d6:	4a28      	ldr	r2, [pc, #160]	; (278 <recalculate_accelerometer_values+0x168>)
     1d8:	4b28      	ldr	r3, [pc, #160]	; (27c <recalculate_accelerometer_values+0x16c>)
     1da:	4c31      	ldr	r4, [pc, #196]	; (2a0 <recalculate_accelerometer_values+0x190>)
     1dc:	47a0      	blx	r4
     1de:	4c32      	ldr	r4, [pc, #200]	; (2a8 <recalculate_accelerometer_values+0x198>)
     1e0:	47a0      	blx	r4
     1e2:	4641      	mov	r1, r8
     1e4:	62c8      	str	r0, [r1, #44]	; 0x2c
	accelerometer.angle_y = atan( accelerometer.scaled_gforce.x / sqrt( pow(accelerometer.scaled_gforce.y,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
     1e6:	6888      	ldr	r0, [r1, #8]
     1e8:	47d0      	blx	sl
     1ea:	9000      	str	r0, [sp, #0]
     1ec:	9101      	str	r1, [sp, #4]
     1ee:	4643      	mov	r3, r8
     1f0:	68d8      	ldr	r0, [r3, #12]
     1f2:	47d0      	blx	sl
     1f4:	1c06      	adds	r6, r0, #0
     1f6:	1c0f      	adds	r7, r1, #0
     1f8:	4644      	mov	r4, r8
     1fa:	6920      	ldr	r0, [r4, #16]
     1fc:	47d0      	blx	sl
     1fe:	1c04      	adds	r4, r0, #0
     200:	1c0d      	adds	r5, r1, #0
     202:	1c30      	adds	r0, r6, #0
     204:	1c39      	adds	r1, r7, #0
     206:	1c32      	adds	r2, r6, #0
     208:	1c3b      	adds	r3, r7, #0
     20a:	47c8      	blx	r9
     20c:	9002      	str	r0, [sp, #8]
     20e:	9103      	str	r1, [sp, #12]
     210:	1c30      	adds	r0, r6, #0
     212:	1c39      	adds	r1, r7, #0
     214:	1c32      	adds	r2, r6, #0
     216:	1c3b      	adds	r3, r7, #0
     218:	47c8      	blx	r9
     21a:	1c06      	adds	r6, r0, #0
     21c:	1c0f      	adds	r7, r1, #0
     21e:	1c20      	adds	r0, r4, #0
     220:	1c29      	adds	r1, r5, #0
     222:	1c22      	adds	r2, r4, #0
     224:	1c2b      	adds	r3, r5, #0
     226:	47c8      	blx	r9
     228:	1c02      	adds	r2, r0, #0
     22a:	1c0b      	adds	r3, r1, #0
     22c:	1c30      	adds	r0, r6, #0
     22e:	1c39      	adds	r1, r7, #0
     230:	47d8      	blx	fp
     232:	4c1a      	ldr	r4, [pc, #104]	; (29c <recalculate_accelerometer_values+0x18c>)
     234:	47a0      	blx	r4
     236:	1c02      	adds	r2, r0, #0
     238:	1c0b      	adds	r3, r1, #0
     23a:	9800      	ldr	r0, [sp, #0]
     23c:	9901      	ldr	r1, [sp, #4]
     23e:	4c18      	ldr	r4, [pc, #96]	; (2a0 <recalculate_accelerometer_values+0x190>)
     240:	47a0      	blx	r4
     242:	4c18      	ldr	r4, [pc, #96]	; (2a4 <recalculate_accelerometer_values+0x194>)
     244:	47a0      	blx	r4
     246:	4b0b      	ldr	r3, [pc, #44]	; (274 <recalculate_accelerometer_values+0x164>)
     248:	4a09      	ldr	r2, [pc, #36]	; (270 <recalculate_accelerometer_values+0x160>)
     24a:	47c8      	blx	r9
     24c:	4a0a      	ldr	r2, [pc, #40]	; (278 <recalculate_accelerometer_values+0x168>)
     24e:	4b0b      	ldr	r3, [pc, #44]	; (27c <recalculate_accelerometer_values+0x16c>)
     250:	4c13      	ldr	r4, [pc, #76]	; (2a0 <recalculate_accelerometer_values+0x190>)
     252:	47a0      	blx	r4
     254:	4c14      	ldr	r4, [pc, #80]	; (2a8 <recalculate_accelerometer_values+0x198>)
     256:	47a0      	blx	r4
     258:	4641      	mov	r1, r8
     25a:	6308      	str	r0, [r1, #48]	; 0x30
	
}
     25c:	b005      	add	sp, #20
     25e:	bc3c      	pop	{r2, r3, r4, r5}
     260:	4690      	mov	r8, r2
     262:	4699      	mov	r9, r3
     264:	46a2      	mov	sl, r4
     266:	46ab      	mov	fp, r5
     268:	bdf0      	pop	{r4, r5, r6, r7, pc}
     26a:	46c0      	nop			; (mov r8, r8)
     26c:	46c0      	nop			; (mov r8, r8)
     26e:	46c0      	nop			; (mov r8, r8)
     270:	00000000 	.word	0x00000000
     274:	40668000 	.word	0x40668000
     278:	60000000 	.word	0x60000000
     27c:	400921fb 	.word	0x400921fb
     280:	20000604 	.word	0x20000604
     284:	00000641 	.word	0x00000641
     288:	00008ecd 	.word	0x00008ecd
     28c:	000088b1 	.word	0x000088b1
     290:	0000af3d 	.word	0x0000af3d
     294:	0000a269 	.word	0x0000a269
     298:	00009351 	.word	0x00009351
     29c:	00004119 	.word	0x00004119
     2a0:	00009995 	.word	0x00009995
     2a4:	00003dc1 	.word	0x00003dc1
     2a8:	0000afe1 	.word	0x0000afe1
     2ac:	46c0      	nop			; (mov r8, r8)
     2ae:	46c0      	nop			; (mov r8, r8)

000002b0 <calibrate_accelerometer>:

//Generic template for calibrating accelerometer
//TODO: Include support for generic input and output
 void calibrate_accelerometer(ADXL_335_t *calibrate_me, const button_lib_t *wait_button)
{
     2b0:	b5f0      	push	{r4, r5, r6, r7, lr}
     2b2:	465f      	mov	r7, fp
     2b4:	4656      	mov	r6, sl
     2b6:	464d      	mov	r5, r9
     2b8:	4644      	mov	r4, r8
     2ba:	b4f0      	push	{r4, r5, r6, r7}
     2bc:	b09d      	sub	sp, #116	; 0x74
     2be:	1c06      	adds	r6, r0, #0
     2c0:	4688      	mov	r8, r1
	//Give shout out
	printf("\n\rHello and welcome to the generic acccelerometer calibration routine!\n\r");
     2c2:	4845      	ldr	r0, [pc, #276]	; (3d8 <calibrate_accelerometer+0x128>)
     2c4:	4f45      	ldr	r7, [pc, #276]	; (3dc <calibrate_accelerometer+0x12c>)
     2c6:	47b8      	blx	r7
	
	//Update sseg for headless calibration
	set_seg_disp_num(9999);
     2c8:	4845      	ldr	r0, [pc, #276]	; (3e0 <calibrate_accelerometer+0x130>)
     2ca:	4b46      	ldr	r3, [pc, #280]	; (3e4 <calibrate_accelerometer+0x134>)
     2cc:	4798      	blx	r3
	wait_for_button_press(wait_button);
     2ce:	4640      	mov	r0, r8
     2d0:	4d45      	ldr	r5, [pc, #276]	; (3e8 <calibrate_accelerometer+0x138>)
     2d2:	47a8      	blx	r5
	float x_one_g, y_one_g, z_one_g; 
	
	//Get values for first axis, also tell user what to do
	//Using uart for now
	//X
	printf("We will begin with the X axis, please place the sensor flat with X pointing up.\n\r");	
     2d4:	4845      	ldr	r0, [pc, #276]	; (3ec <calibrate_accelerometer+0x13c>)
     2d6:	47b8      	blx	r7
	
	//set_disp_led_color(LED_GREEN);
	wait_for_x_msg_platform();
     2d8:	4b45      	ldr	r3, [pc, #276]	; (3f0 <calibrate_accelerometer+0x140>)
     2da:	469b      	mov	fp, r3
     2dc:	4798      	blx	r3
	wait_for_button_press(wait_button);
     2de:	4640      	mov	r0, r8
     2e0:	47a8      	blx	r5

	//Save values for zero points
	calibrate_me->y_zero_g_point = adc_to_volt(calibrate_me->raw_values.y);
     2e2:	8870      	ldrh	r0, [r6, #2]
     2e4:	4c43      	ldr	r4, [pc, #268]	; (3f4 <calibrate_accelerometer+0x144>)
     2e6:	47a0      	blx	r4
     2e8:	61b0      	str	r0, [r6, #24]
	calibrate_me->z_zero_g_point = adc_to_volt(calibrate_me->raw_values.z);
     2ea:	88b0      	ldrh	r0, [r6, #4]
     2ec:	47a0      	blx	r4
     2ee:	61f0      	str	r0, [r6, #28]
	
	//Save value for one G
	x_one_g = adc_to_volt(calibrate_me->raw_values.x);
     2f0:	8830      	ldrh	r0, [r6, #0]
     2f2:	47a0      	blx	r4
     2f4:	900a      	str	r0, [sp, #40]	; 0x28
	
	
	//Y
	printf("Now please place the sensor flat with y pointing up.\n\r");
     2f6:	4840      	ldr	r0, [pc, #256]	; (3f8 <calibrate_accelerometer+0x148>)
     2f8:	47b8      	blx	r7
	
	//set_disp_led_color(LED_YELLOW);	
	wait_for_y_msg_platform();
     2fa:	47d8      	blx	fp
	wait_for_button_press(wait_button);
     2fc:	4640      	mov	r0, r8
     2fe:	47a8      	blx	r5
	
	//Save values for zero points
	calibrate_me->x_zero_g_point = adc_to_volt(calibrate_me->raw_values.x);
     300:	8830      	ldrh	r0, [r6, #0]
     302:	47a0      	blx	r4
     304:	6170      	str	r0, [r6, #20]
	calibrate_me->z_zero_g_point = (adc_to_volt(calibrate_me->raw_values.z) + calibrate_me->z_zero_g_point) / 2;	//Select Z for using average for 0G
     306:	88b0      	ldrh	r0, [r6, #4]
     308:	47a0      	blx	r4
     30a:	4b3c      	ldr	r3, [pc, #240]	; (3fc <calibrate_accelerometer+0x14c>)
     30c:	469a      	mov	sl, r3
     30e:	69f1      	ldr	r1, [r6, #28]
     310:	4798      	blx	r3
     312:	4b3b      	ldr	r3, [pc, #236]	; (400 <calibrate_accelerometer+0x150>)
     314:	4699      	mov	r9, r3
     316:	21fc      	movs	r1, #252	; 0xfc
     318:	0589      	lsls	r1, r1, #22
     31a:	4798      	blx	r3
     31c:	61f0      	str	r0, [r6, #28]
	
	//Save value for one G
	y_one_g = adc_to_volt(calibrate_me->raw_values.y);
     31e:	8870      	ldrh	r0, [r6, #2]
     320:	47a0      	blx	r4
     322:	900b      	str	r0, [sp, #44]	; 0x2c
		
	//Z
	printf("And lastly please place the sensor flat with Z pointing up.\n\r");
     324:	4837      	ldr	r0, [pc, #220]	; (404 <calibrate_accelerometer+0x154>)
     326:	47b8      	blx	r7
	
//	set_disp_led_color(LED_RED);	
	wait_for_z_msg_platform();
     328:	47d8      	blx	fp
	wait_for_button_press(wait_button);
     32a:	4640      	mov	r0, r8
     32c:	47a8      	blx	r5
	
	//Save values for zero points
	calibrate_me->x_zero_g_point = (adc_to_volt(calibrate_me->raw_values.x) + calibrate_me->x_zero_g_point) / 2;
     32e:	8830      	ldrh	r0, [r6, #0]
     330:	47a0      	blx	r4
     332:	6971      	ldr	r1, [r6, #20]
     334:	47d0      	blx	sl
     336:	21fc      	movs	r1, #252	; 0xfc
     338:	0589      	lsls	r1, r1, #22
     33a:	47c8      	blx	r9
     33c:	6170      	str	r0, [r6, #20]
	calibrate_me->y_zero_g_point = (adc_to_volt(calibrate_me->raw_values.y) + calibrate_me->y_zero_g_point) / 2;
     33e:	8870      	ldrh	r0, [r6, #2]
     340:	47a0      	blx	r4
     342:	69b1      	ldr	r1, [r6, #24]
     344:	47d0      	blx	sl
     346:	21fc      	movs	r1, #252	; 0xfc
     348:	0589      	lsls	r1, r1, #22
     34a:	47c8      	blx	r9
     34c:	61b0      	str	r0, [r6, #24]
	
	//Save value for one G
	z_one_g = adc_to_volt(calibrate_me->raw_values.z);
     34e:	88b0      	ldrh	r0, [r6, #4]
     350:	47a0      	blx	r4
     352:	1c05      	adds	r5, r0, #0
	
	//Now, calculate and save calibration
	calibrate_me->x_volt_per_one_g = x_one_g - calibrate_me->x_zero_g_point;
     354:	4c2c      	ldr	r4, [pc, #176]	; (408 <calibrate_accelerometer+0x158>)
     356:	980a      	ldr	r0, [sp, #40]	; 0x28
     358:	6971      	ldr	r1, [r6, #20]
     35a:	47a0      	blx	r4
     35c:	6230      	str	r0, [r6, #32]
	calibrate_me->y_volt_per_one_g = y_one_g - calibrate_me->y_zero_g_point;
     35e:	980b      	ldr	r0, [sp, #44]	; 0x2c
     360:	69b1      	ldr	r1, [r6, #24]
     362:	47a0      	blx	r4
     364:	6270      	str	r0, [r6, #36]	; 0x24
	calibrate_me->z_volt_per_one_g = z_one_g - calibrate_me->z_zero_g_point;
     366:	1c28      	adds	r0, r5, #0
     368:	69f1      	ldr	r1, [r6, #28]
     36a:	47a0      	blx	r4
     36c:	62b0      	str	r0, [r6, #40]	; 0x28
	//Save data into eeprom
	uint8_t page_data[EEPROM_PAGE_SIZE];
	
	//Set calibration flag
	uint8_t is_calibrated = 0b10101010;
	page_data[0] = is_calibrated;
     36e:	ac0d      	add	r4, sp, #52	; 0x34
     370:	23aa      	movs	r3, #170	; 0xaa
     372:	7023      	strb	r3, [r4, #0]
	
	*(ADXL_335_t*)&page_data[1] = *calibrate_me;
     374:	4668      	mov	r0, sp
     376:	3035      	adds	r0, #53	; 0x35
     378:	1c31      	adds	r1, r6, #0
     37a:	2234      	movs	r2, #52	; 0x34
     37c:	4b23      	ldr	r3, [pc, #140]	; (40c <calibrate_accelerometer+0x15c>)
     37e:	4798      	blx	r3
			
	eeprom_emulator_write_page(0, page_data);
     380:	2000      	movs	r0, #0
     382:	1c21      	adds	r1, r4, #0
     384:	4b22      	ldr	r3, [pc, #136]	; (410 <calibrate_accelerometer+0x160>)
     386:	4798      	blx	r3
	eeprom_emulator_commit_page_buffer();
     388:	4b22      	ldr	r3, [pc, #136]	; (414 <calibrate_accelerometer+0x164>)
     38a:	4798      	blx	r3
	
	//Done!
	printf("Sensor calibrated! X 0G: %.3f 1G: %.3f  Y 0G: %.3f 1G: %.3f  Z 0G: %.3f 1G: %.3f \n\r",
     38c:	4b22      	ldr	r3, [pc, #136]	; (418 <calibrate_accelerometer+0x168>)
     38e:	4698      	mov	r8, r3
     390:	6970      	ldr	r0, [r6, #20]
     392:	4798      	blx	r3
     394:	1c04      	adds	r4, r0, #0
     396:	1c0d      	adds	r5, r1, #0
     398:	6a30      	ldr	r0, [r6, #32]
     39a:	47c0      	blx	r8
     39c:	9000      	str	r0, [sp, #0]
     39e:	9101      	str	r1, [sp, #4]
     3a0:	69b0      	ldr	r0, [r6, #24]
     3a2:	47c0      	blx	r8
     3a4:	9002      	str	r0, [sp, #8]
     3a6:	9103      	str	r1, [sp, #12]
     3a8:	6a70      	ldr	r0, [r6, #36]	; 0x24
     3aa:	47c0      	blx	r8
     3ac:	9004      	str	r0, [sp, #16]
     3ae:	9105      	str	r1, [sp, #20]
     3b0:	69f0      	ldr	r0, [r6, #28]
     3b2:	47c0      	blx	r8
     3b4:	9006      	str	r0, [sp, #24]
     3b6:	9107      	str	r1, [sp, #28]
     3b8:	6ab0      	ldr	r0, [r6, #40]	; 0x28
     3ba:	47c0      	blx	r8
     3bc:	9008      	str	r0, [sp, #32]
     3be:	9109      	str	r1, [sp, #36]	; 0x24
     3c0:	4816      	ldr	r0, [pc, #88]	; (41c <calibrate_accelerometer+0x16c>)
     3c2:	1c22      	adds	r2, r4, #0
     3c4:	1c2b      	adds	r3, r5, #0
     3c6:	47b8      	blx	r7
	calibrate_me->y_zero_g_point, calibrate_me->y_volt_per_one_g, 
	calibrate_me->z_zero_g_point, calibrate_me->z_volt_per_one_g);
	 
// 	set_disp_led_color(LED_WHITE);
// 	wait_for_button_press(wait_button);
}
     3c8:	b01d      	add	sp, #116	; 0x74
     3ca:	bc3c      	pop	{r2, r3, r4, r5}
     3cc:	4690      	mov	r8, r2
     3ce:	4699      	mov	r9, r3
     3d0:	46a2      	mov	sl, r4
     3d2:	46ab      	mov	fp, r5
     3d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     3d6:	46c0      	nop			; (mov r8, r8)
     3d8:	0000b134 	.word	0x0000b134
     3dc:	0000449d 	.word	0x0000449d
     3e0:	461c3c00 	.word	0x461c3c00
     3e4:	00001559 	.word	0x00001559
     3e8:	00000a09 	.word	0x00000a09
     3ec:	0000b180 	.word	0x0000b180
     3f0:	000009e9 	.word	0x000009e9
     3f4:	00000641 	.word	0x00000641
     3f8:	0000b1d4 	.word	0x0000b1d4
     3fc:	000085d9 	.word	0x000085d9
     400:	00008c79 	.word	0x00008c79
     404:	0000b20c 	.word	0x0000b20c
     408:	00008ecd 	.word	0x00008ecd
     40c:	00004479 	.word	0x00004479
     410:	00003991 	.word	0x00003991
     414:	00003965 	.word	0x00003965
     418:	0000af3d 	.word	0x0000af3d
     41c:	0000b24c 	.word	0x0000b24c

00000420 <configure_eeprom>:
//Well, i'll probably let this rest here for now. Although, TODO
 void configure_eeprom(void)
{
     420:	b510      	push	{r4, lr}
    /* Setup EEPROM emulator service */
    enum status_code error_code = eeprom_emulator_init();
     422:	4b07      	ldr	r3, [pc, #28]	; (440 <configure_eeprom+0x20>)
     424:	4798      	blx	r3
    if (error_code == STATUS_ERR_NO_MEMORY) {
     426:	2816      	cmp	r0, #22
     428:	d103      	bne.n	432 <configure_eeprom+0x12>
        while (true) {
            /* No EEPROM section has been set in the device's fuses */
			set_disp_led_color(LED_RED);
     42a:	4c06      	ldr	r4, [pc, #24]	; (444 <configure_eeprom+0x24>)
     42c:	2001      	movs	r0, #1
     42e:	47a0      	blx	r4
     430:	e7fc      	b.n	42c <configure_eeprom+0xc>
        }
    }
    else if (error_code != STATUS_OK) {
     432:	2800      	cmp	r0, #0
     434:	d003      	beq.n	43e <configure_eeprom+0x1e>
        /* Erase the emulated EEPROM memory (assume it is unformatted or
         * irrecoverably corrupt) */
        eeprom_emulator_erase_memory();
     436:	4b04      	ldr	r3, [pc, #16]	; (448 <configure_eeprom+0x28>)
     438:	4798      	blx	r3
        eeprom_emulator_init();
     43a:	4b01      	ldr	r3, [pc, #4]	; (440 <configure_eeprom+0x20>)
     43c:	4798      	blx	r3
    }
}
     43e:	bd10      	pop	{r4, pc}
     440:	00003741 	.word	0x00003741
     444:	000014fd 	.word	0x000014fd
     448:	00003821 	.word	0x00003821

0000044c <init_adxl_calibration>:
//Read eeprom, check for calibration and redo if necessary
 void init_adxl_calibration(button_lib_t *calibrate_button)
{
     44c:	b5f0      	push	{r4, r5, r6, r7, lr}
     44e:	465f      	mov	r7, fp
     450:	4656      	mov	r6, sl
     452:	464d      	mov	r5, r9
     454:	4644      	mov	r4, r8
     456:	b4f0      	push	{r4, r5, r6, r7}
     458:	b0a9      	sub	sp, #164	; 0xa4
     45a:	1c07      	adds	r7, r0, #0
	
		configure_eeprom();
     45c:	4b4f      	ldr	r3, [pc, #316]	; (59c <init_adxl_calibration+0x150>)
     45e:	4798      	blx	r3
		//Wait some for button read
		delay_ms(200);
     460:	20c8      	movs	r0, #200	; 0xc8
     462:	4b4f      	ldr	r3, [pc, #316]	; (5a0 <init_adxl_calibration+0x154>)
     464:	4798      	blx	r3

		uint8_t page_data[EEPROM_PAGE_SIZE];
		eeprom_emulator_read_page(0, page_data);
     466:	ac19      	add	r4, sp, #100	; 0x64
     468:	2000      	movs	r0, #0
     46a:	1c21      	adds	r1, r4, #0
     46c:	4b4d      	ldr	r3, [pc, #308]	; (5a4 <init_adxl_calibration+0x158>)
     46e:	4798      	blx	r3
		
		uint8_t is_calibrated = page_data[0];
     470:	7824      	ldrb	r4, [r4, #0]
     472:	46a3      	mov	fp, r4
		ADXL_335_t saved_calibration = *(ADXL_335_t*)&page_data[1];
     474:	a80c      	add	r0, sp, #48	; 0x30
     476:	4669      	mov	r1, sp
     478:	3165      	adds	r1, #101	; 0x65
     47a:	2234      	movs	r2, #52	; 0x34
     47c:	4b4a      	ldr	r3, [pc, #296]	; (5a8 <init_adxl_calibration+0x15c>)
     47e:	4798      	blx	r3
     480:	466b      	mov	r3, sp
     482:	3379      	adds	r3, #121	; 0x79
     484:	7819      	ldrb	r1, [r3, #0]
     486:	785a      	ldrb	r2, [r3, #1]
     488:	0212      	lsls	r2, r2, #8
     48a:	430a      	orrs	r2, r1
     48c:	7899      	ldrb	r1, [r3, #2]
     48e:	0409      	lsls	r1, r1, #16
     490:	430a      	orrs	r2, r1
     492:	78db      	ldrb	r3, [r3, #3]
     494:	061b      	lsls	r3, r3, #24
     496:	4313      	orrs	r3, r2
     498:	469a      	mov	sl, r3
     49a:	466b      	mov	r3, sp
     49c:	337d      	adds	r3, #125	; 0x7d
     49e:	7819      	ldrb	r1, [r3, #0]
     4a0:	785a      	ldrb	r2, [r3, #1]
     4a2:	0212      	lsls	r2, r2, #8
     4a4:	430a      	orrs	r2, r1
     4a6:	7899      	ldrb	r1, [r3, #2]
     4a8:	0409      	lsls	r1, r1, #16
     4aa:	430a      	orrs	r2, r1
     4ac:	78db      	ldrb	r3, [r3, #3]
     4ae:	061b      	lsls	r3, r3, #24
     4b0:	4313      	orrs	r3, r2
     4b2:	4698      	mov	r8, r3
     4b4:	466b      	mov	r3, sp
     4b6:	3381      	adds	r3, #129	; 0x81
     4b8:	781a      	ldrb	r2, [r3, #0]
     4ba:	785d      	ldrb	r5, [r3, #1]
     4bc:	022d      	lsls	r5, r5, #8
     4be:	4315      	orrs	r5, r2
     4c0:	789a      	ldrb	r2, [r3, #2]
     4c2:	0412      	lsls	r2, r2, #16
     4c4:	4315      	orrs	r5, r2
     4c6:	78db      	ldrb	r3, [r3, #3]
     4c8:	061b      	lsls	r3, r3, #24
     4ca:	431d      	orrs	r5, r3
     4cc:	466b      	mov	r3, sp
     4ce:	3385      	adds	r3, #133	; 0x85
     4d0:	7819      	ldrb	r1, [r3, #0]
     4d2:	785a      	ldrb	r2, [r3, #1]
     4d4:	0212      	lsls	r2, r2, #8
     4d6:	430a      	orrs	r2, r1
     4d8:	7899      	ldrb	r1, [r3, #2]
     4da:	0409      	lsls	r1, r1, #16
     4dc:	430a      	orrs	r2, r1
     4de:	78db      	ldrb	r3, [r3, #3]
     4e0:	061b      	lsls	r3, r3, #24
     4e2:	4313      	orrs	r3, r2
     4e4:	4699      	mov	r9, r3
     4e6:	466b      	mov	r3, sp
     4e8:	3389      	adds	r3, #137	; 0x89
     4ea:	781a      	ldrb	r2, [r3, #0]
     4ec:	785e      	ldrb	r6, [r3, #1]
     4ee:	0236      	lsls	r6, r6, #8
     4f0:	4316      	orrs	r6, r2
     4f2:	789a      	ldrb	r2, [r3, #2]
     4f4:	0412      	lsls	r2, r2, #16
     4f6:	4316      	orrs	r6, r2
     4f8:	78db      	ldrb	r3, [r3, #3]
     4fa:	061b      	lsls	r3, r3, #24
     4fc:	431e      	orrs	r6, r3
     4fe:	466b      	mov	r3, sp
     500:	338d      	adds	r3, #141	; 0x8d
     502:	781a      	ldrb	r2, [r3, #0]
     504:	785c      	ldrb	r4, [r3, #1]
     506:	0224      	lsls	r4, r4, #8
     508:	4314      	orrs	r4, r2
     50a:	789a      	ldrb	r2, [r3, #2]
     50c:	0412      	lsls	r2, r2, #16
     50e:	4314      	orrs	r4, r2
     510:	78db      	ldrb	r3, [r3, #3]
     512:	061b      	lsls	r3, r3, #24
     514:	431c      	orrs	r4, r3
		
		if ((is_calibrated == 0b10101010) && !button_read_button(calibrate_button))
     516:	465b      	mov	r3, fp
     518:	2baa      	cmp	r3, #170	; 0xaa
     51a:	d134      	bne.n	586 <init_adxl_calibration+0x13a>
     51c:	1c38      	adds	r0, r7, #0
     51e:	4b23      	ldr	r3, [pc, #140]	; (5ac <init_adxl_calibration+0x160>)
     520:	4798      	blx	r3
     522:	2800      	cmp	r0, #0
     524:	d12f      	bne.n	586 <init_adxl_calibration+0x13a>
		{
			accelerometer = saved_calibration;
     526:	4653      	mov	r3, sl
     528:	9311      	str	r3, [sp, #68]	; 0x44
     52a:	4643      	mov	r3, r8
     52c:	9312      	str	r3, [sp, #72]	; 0x48
     52e:	9513      	str	r5, [sp, #76]	; 0x4c
     530:	464b      	mov	r3, r9
     532:	9314      	str	r3, [sp, #80]	; 0x50
     534:	9615      	str	r6, [sp, #84]	; 0x54
     536:	9416      	str	r4, [sp, #88]	; 0x58
     538:	481d      	ldr	r0, [pc, #116]	; (5b0 <init_adxl_calibration+0x164>)
     53a:	a90c      	add	r1, sp, #48	; 0x30
     53c:	2234      	movs	r2, #52	; 0x34
     53e:	4b1a      	ldr	r3, [pc, #104]	; (5a8 <init_adxl_calibration+0x15c>)
     540:	4798      	blx	r3
			printf("Sensor calibrated with saved values! Press button during start to recalibrate! X 0G: %.3f 1G: %.3f  Y 0G: %.3f 1G: %.3f  Z 0G: %.3f 1G: %.3f \n\r",
     542:	4f1c      	ldr	r7, [pc, #112]	; (5b4 <init_adxl_calibration+0x168>)
     544:	4650      	mov	r0, sl
     546:	47b8      	blx	r7
     548:	900a      	str	r0, [sp, #40]	; 0x28
     54a:	910b      	str	r1, [sp, #44]	; 0x2c
     54c:	4648      	mov	r0, r9
     54e:	47b8      	blx	r7
     550:	9000      	str	r0, [sp, #0]
     552:	9101      	str	r1, [sp, #4]
     554:	4640      	mov	r0, r8
     556:	47b8      	blx	r7
     558:	9002      	str	r0, [sp, #8]
     55a:	9103      	str	r1, [sp, #12]
     55c:	1c30      	adds	r0, r6, #0
     55e:	47b8      	blx	r7
     560:	9004      	str	r0, [sp, #16]
     562:	9105      	str	r1, [sp, #20]
     564:	1c28      	adds	r0, r5, #0
     566:	47b8      	blx	r7
     568:	9006      	str	r0, [sp, #24]
     56a:	9107      	str	r1, [sp, #28]
     56c:	1c20      	adds	r0, r4, #0
     56e:	47b8      	blx	r7
     570:	9008      	str	r0, [sp, #32]
     572:	9109      	str	r1, [sp, #36]	; 0x24
     574:	4810      	ldr	r0, [pc, #64]	; (5b8 <init_adxl_calibration+0x16c>)
     576:	9a0a      	ldr	r2, [sp, #40]	; 0x28
     578:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
     57a:	4910      	ldr	r1, [pc, #64]	; (5bc <init_adxl_calibration+0x170>)
     57c:	4788      	blx	r1
			saved_calibration.x_zero_g_point, saved_calibration.x_volt_per_one_g,
			saved_calibration.y_zero_g_point, saved_calibration.y_volt_per_one_g,
			saved_calibration.z_zero_g_point, saved_calibration.z_volt_per_one_g);
			set_disp_led_color(LED_WHITE);
     57e:	2005      	movs	r0, #5
     580:	4b0f      	ldr	r3, [pc, #60]	; (5c0 <init_adxl_calibration+0x174>)
     582:	4798      	blx	r3
     584:	e003      	b.n	58e <init_adxl_calibration+0x142>
		}else{
			calibrate_accelerometer(&accelerometer, calibrate_button);
     586:	480a      	ldr	r0, [pc, #40]	; (5b0 <init_adxl_calibration+0x164>)
     588:	1c39      	adds	r1, r7, #0
     58a:	4b0e      	ldr	r3, [pc, #56]	; (5c4 <init_adxl_calibration+0x178>)
     58c:	4798      	blx	r3
		}
}
     58e:	b029      	add	sp, #164	; 0xa4
     590:	bc3c      	pop	{r2, r3, r4, r5}
     592:	4690      	mov	r8, r2
     594:	4699      	mov	r9, r3
     596:	46a2      	mov	sl, r4
     598:	46ab      	mov	fp, r5
     59a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     59c:	00000421 	.word	0x00000421
     5a0:	00001939 	.word	0x00001939
     5a4:	000038fd 	.word	0x000038fd
     5a8:	00004479 	.word	0x00004479
     5ac:	000009ed 	.word	0x000009ed
     5b0:	20000604 	.word	0x20000604
     5b4:	0000af3d 	.word	0x0000af3d
     5b8:	0000b2a0 	.word	0x0000b2a0
     5bc:	0000449d 	.word	0x0000449d
     5c0:	000014fd 	.word	0x000014fd
     5c4:	000002b1 	.word	0x000002b1

000005c8 <adc_complete_callback>:
	adc_read_buffer_job(&adc_instance, &adc_val, 1);
}

//ADC callback. This is essentially a freerunning adc, just chose how many channels you want
void adc_complete_callback(struct adc_module *const module)
{
     5c8:	b510      	push	{r4, lr}
	static uint8_t curr_channel = 0;
	static const enum adc_positive_input inputs[4] = {ADC_POSITIVE_INPUT_PIN0, ADC_POSITIVE_INPUT_PIN4, ADC_POSITIVE_INPUT_PIN5, ADC_POSITIVE_INPUT_PIN6 };
	
	
// 	//Handle new value
	(callbacks)[curr_channel](adc_val);
     5ca:	4c14      	ldr	r4, [pc, #80]	; (61c <adc_complete_callback+0x54>)
     5cc:	7822      	ldrb	r2, [r4, #0]
     5ce:	4b14      	ldr	r3, [pc, #80]	; (620 <adc_complete_callback+0x58>)
     5d0:	681b      	ldr	r3, [r3, #0]
     5d2:	0092      	lsls	r2, r2, #2
     5d4:	4913      	ldr	r1, [pc, #76]	; (624 <adc_complete_callback+0x5c>)
     5d6:	8808      	ldrh	r0, [r1, #0]
     5d8:	58d3      	ldr	r3, [r2, r3]
     5da:	4798      	blx	r3

	//Restart reading
	curr_channel++;
     5dc:	7820      	ldrb	r0, [r4, #0]
     5de:	3001      	adds	r0, #1
	//wrap around num channels
	curr_channel %= num_channels;
     5e0:	b2c0      	uxtb	r0, r0
     5e2:	4b11      	ldr	r3, [pc, #68]	; (628 <adc_complete_callback+0x60>)
     5e4:	7819      	ldrb	r1, [r3, #0]
     5e6:	4b11      	ldr	r3, [pc, #68]	; (62c <adc_complete_callback+0x64>)
     5e8:	4798      	blx	r3
     5ea:	b2c9      	uxtb	r1, r1
     5ec:	7021      	strb	r1, [r4, #0]
	
	adc_set_positive_input(&adc_instance, inputs[curr_channel]);
     5ee:	4b10      	ldr	r3, [pc, #64]	; (630 <adc_complete_callback+0x68>)
     5f0:	5c59      	ldrb	r1, [r3, r1]
{
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     5f2:	4b10      	ldr	r3, [pc, #64]	; (634 <adc_complete_callback+0x6c>)
     5f4:	681b      	ldr	r3, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     5f6:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
     5f8:	b252      	sxtb	r2, r2
     5fa:	2a00      	cmp	r2, #0
     5fc:	dbfb      	blt.n	5f6 <adc_complete_callback+0x2e>
		/* Wait for synchronization */
	}

	/* Set positive input pin */
	adc_module->INPUTCTRL.reg =
			(adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) |
     5fe:	691a      	ldr	r2, [r3, #16]
     600:	201f      	movs	r0, #31
     602:	4382      	bics	r2, r0
     604:	430a      	orrs	r2, r1
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Set positive input pin */
	adc_module->INPUTCTRL.reg =
     606:	611a      	str	r2, [r3, #16]
     608:	7e5a      	ldrb	r2, [r3, #25]
			(adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) |
			(positive_input);

	while (adc_is_syncing(module_inst)) {
     60a:	b252      	sxtb	r2, r2
     60c:	2a00      	cmp	r2, #0
     60e:	dbfb      	blt.n	608 <adc_complete_callback+0x40>
	
	adc_read_buffer_job(&adc_instance , &adc_val, 1);
     610:	4808      	ldr	r0, [pc, #32]	; (634 <adc_complete_callback+0x6c>)
     612:	4904      	ldr	r1, [pc, #16]	; (624 <adc_complete_callback+0x5c>)
     614:	2201      	movs	r2, #1
     616:	4b08      	ldr	r3, [pc, #32]	; (638 <adc_complete_callback+0x70>)
     618:	4798      	blx	r3
}
     61a:	bd10      	pop	{r4, pc}
     61c:	200000cc 	.word	0x200000cc
     620:	20000a98 	.word	0x20000a98
     624:	20000200 	.word	0x20000200
     628:	20000000 	.word	0x20000000
     62c:	00008359 	.word	0x00008359
     630:	0000b330 	.word	0x0000b330
     634:	20000a78 	.word	0x20000a78
     638:	00001eb5 	.word	0x00001eb5
     63c:	00000000 	.word	0x00000000

00000640 <adc_to_volt>:
static uint8_t num_channels = 3;
//Callbacks for new value for a channel
void (**callbacks)(uint16_t);

inline float	adc_to_volt(uint16_t val)
{
     640:	b510      	push	{r4, lr}
	//Convert to voltage
	float volt = (float)val/ADC_MAX * VCC;
     642:	4b09      	ldr	r3, [pc, #36]	; (668 <adc_to_volt+0x28>)
     644:	4798      	blx	r3
     646:	4909      	ldr	r1, [pc, #36]	; (66c <adc_to_volt+0x2c>)
     648:	4b09      	ldr	r3, [pc, #36]	; (670 <adc_to_volt+0x30>)
     64a:	4798      	blx	r3
     64c:	4b09      	ldr	r3, [pc, #36]	; (674 <adc_to_volt+0x34>)
     64e:	4798      	blx	r3
     650:	4b04      	ldr	r3, [pc, #16]	; (664 <adc_to_volt+0x24>)
     652:	4a03      	ldr	r2, [pc, #12]	; (660 <adc_to_volt+0x20>)
     654:	4c08      	ldr	r4, [pc, #32]	; (678 <adc_to_volt+0x38>)
     656:	47a0      	blx	r4
     658:	4b08      	ldr	r3, [pc, #32]	; (67c <adc_to_volt+0x3c>)
     65a:	4798      	blx	r3
	
	return  volt;
}
     65c:	bd10      	pop	{r4, pc}
     65e:	46c0      	nop			; (mov r8, r8)
     660:	66666666 	.word	0x66666666
     664:	400a6666 	.word	0x400a6666
     668:	000092b1 	.word	0x000092b1
     66c:	477fff00 	.word	0x477fff00
     670:	000088b1 	.word	0x000088b1
     674:	0000af3d 	.word	0x0000af3d
     678:	0000a269 	.word	0x0000a269
     67c:	0000afe1 	.word	0x0000afe1

00000680 <configure_adc>:
//Call this with number of wanted channels and callbacks for each value
void configure_adc(uint8_t no_channels, void (*register_callbacks[])(uint16_t))
{
     680:	b5f0      	push	{r4, r5, r6, r7, lr}
     682:	b08f      	sub	sp, #60	; 0x3c
     684:	1c05      	adds	r5, r0, #0
     686:	1c0e      	adds	r6, r1, #0
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
     688:	ac02      	add	r4, sp, #8
     68a:	1c20      	adds	r0, r4, #0
     68c:	4b32      	ldr	r3, [pc, #200]	; (758 <configure_adc+0xd8>)
     68e:	4798      	blx	r3
	
	config_adc.gain_factor = ADC_GAIN_FACTOR_1X;
     690:	2300      	movs	r3, #0
     692:	60a3      	str	r3, [r4, #8]
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV512;
     694:	22e0      	movs	r2, #224	; 0xe0
     696:	00d2      	lsls	r2, r2, #3
     698:	8062      	strh	r2, [r4, #2]
	//Select reference
	config_adc.reference = ADC_REFCTRL_REFSEL_AREFA;
     69a:	2203      	movs	r2, #3
     69c:	7062      	strb	r2, [r4, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN0;
     69e:	7323      	strb	r3, [r4, #12]
	config_adc.resolution = ADC_RESOLUTION_16BIT;
     6a0:	2310      	movs	r3, #16
     6a2:	7123      	strb	r3, [r4, #4]
	
	adc_init(&adc_instance, ADC, &config_adc);
     6a4:	4f2d      	ldr	r7, [pc, #180]	; (75c <configure_adc+0xdc>)
     6a6:	1c38      	adds	r0, r7, #0
     6a8:	492d      	ldr	r1, [pc, #180]	; (760 <configure_adc+0xe0>)
     6aa:	1c22      	adds	r2, r4, #0
     6ac:	4b2d      	ldr	r3, [pc, #180]	; (764 <configure_adc+0xe4>)
     6ae:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     6b0:	683b      	ldr	r3, [r7, #0]
     6b2:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
     6b4:	b252      	sxtb	r2, r2
     6b6:	2a00      	cmp	r2, #0
     6b8:	dbfb      	blt.n	6b2 <configure_adc+0x32>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     6ba:	2180      	movs	r1, #128	; 0x80
     6bc:	0409      	lsls	r1, r1, #16
     6be:	4a2a      	ldr	r2, [pc, #168]	; (768 <configure_adc+0xe8>)
     6c0:	6011      	str	r1, [r2, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     6c2:	7819      	ldrb	r1, [r3, #0]
     6c4:	2202      	movs	r2, #2
     6c6:	430a      	orrs	r2, r1
     6c8:	701a      	strb	r2, [r3, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     6ca:	4b24      	ldr	r3, [pc, #144]	; (75c <configure_adc+0xdc>)
     6cc:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     6ce:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     6d0:	b25b      	sxtb	r3, r3
     6d2:	2b00      	cmp	r3, #0
     6d4:	dbfb      	blt.n	6ce <configure_adc+0x4e>
	
	adc_enable(&adc_instance);
	
	adc_register_callback(&adc_instance, adc_complete_callback, ADC_CALLBACK_READ_BUFFER);
     6d6:	4c21      	ldr	r4, [pc, #132]	; (75c <configure_adc+0xdc>)
     6d8:	1c20      	adds	r0, r4, #0
     6da:	4924      	ldr	r1, [pc, #144]	; (76c <configure_adc+0xec>)
     6dc:	2200      	movs	r2, #0
     6de:	4b24      	ldr	r3, [pc, #144]	; (770 <configure_adc+0xf0>)
     6e0:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback_mask |= (1 << callback_type);
     6e2:	7ee2      	ldrb	r2, [r4, #27]
     6e4:	2301      	movs	r3, #1
     6e6:	4313      	orrs	r3, r2
     6e8:	76e3      	strb	r3, [r4, #27]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     6ea:	a901      	add	r1, sp, #4
     6ec:	2200      	movs	r2, #0
     6ee:	704a      	strb	r2, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     6f0:	70ca      	strb	r2, [r1, #3]
	/* Configure the rest of the analog pins */
	struct system_pinmux_config config;
	system_pinmux_get_config_defaults(&config);
	
	/* Analog functions are all on MUX setting B */
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     6f2:	708a      	strb	r2, [r1, #2]
	
	//Set up vref to pin 3
	config.mux_position = MUX_PA03B_DAC_VREFP;
     6f4:	2201      	movs	r2, #1
     6f6:	700a      	strb	r2, [r1, #0]
	system_pinmux_pin_set_config(PIN_PA03, &config);
     6f8:	2003      	movs	r0, #3
     6fa:	4b1e      	ldr	r3, [pc, #120]	; (774 <configure_adc+0xf4>)
     6fc:	4798      	blx	r3
	
	//Todo: add switch case here for setting up number of channels: check!
	switch(no_channels)
     6fe:	2d03      	cmp	r5, #3
     700:	d013      	beq.n	72a <configure_adc+0xaa>
     702:	d802      	bhi.n	70a <configure_adc+0x8a>
     704:	2d02      	cmp	r5, #2
     706:	d016      	beq.n	736 <configure_adc+0xb6>
     708:	e01b      	b.n	742 <configure_adc+0xc2>
     70a:	2d04      	cmp	r5, #4
     70c:	d007      	beq.n	71e <configure_adc+0x9e>
     70e:	2d05      	cmp	r5, #5
     710:	d117      	bne.n	742 <configure_adc+0xc2>
	{
		//No breaks
		case 5:
			config.mux_position = MUX_PA07B_ADC_AIN7;
     712:	a901      	add	r1, sp, #4
     714:	2301      	movs	r3, #1
     716:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     718:	2004      	movs	r0, #4
     71a:	4b16      	ldr	r3, [pc, #88]	; (774 <configure_adc+0xf4>)
     71c:	4798      	blx	r3
		case 4:
			config.mux_position = MUX_PA06B_ADC_AIN6;
     71e:	a901      	add	r1, sp, #4
     720:	2301      	movs	r3, #1
     722:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA06, &config);
     724:	2006      	movs	r0, #6
     726:	4b13      	ldr	r3, [pc, #76]	; (774 <configure_adc+0xf4>)
     728:	4798      	blx	r3
		case 3:
			config.mux_position = MUX_PA05B_ADC_AIN5;
     72a:	a901      	add	r1, sp, #4
     72c:	2301      	movs	r3, #1
     72e:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA05, &config);
     730:	2005      	movs	r0, #5
     732:	4b10      	ldr	r3, [pc, #64]	; (774 <configure_adc+0xf4>)
     734:	4798      	blx	r3
		case 2:
			config.mux_position = MUX_PA04B_ADC_AIN4;
     736:	a901      	add	r1, sp, #4
     738:	2301      	movs	r3, #1
     73a:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     73c:	2004      	movs	r0, #4
     73e:	4b0d      	ldr	r3, [pc, #52]	; (774 <configure_adc+0xf4>)
     740:	4798      	blx	r3
			//No extra pins needed
		break;
	}
	
	//Set up callbacks and num channels
	num_channels = no_channels;
     742:	4b0d      	ldr	r3, [pc, #52]	; (778 <configure_adc+0xf8>)
     744:	701d      	strb	r5, [r3, #0]
	callbacks = register_callbacks;
     746:	4b0d      	ldr	r3, [pc, #52]	; (77c <configure_adc+0xfc>)
     748:	601e      	str	r6, [r3, #0]
	
	//Start reading
	adc_read_buffer_job(&adc_instance, &adc_val, 1);
     74a:	4804      	ldr	r0, [pc, #16]	; (75c <configure_adc+0xdc>)
     74c:	490c      	ldr	r1, [pc, #48]	; (780 <configure_adc+0x100>)
     74e:	2201      	movs	r2, #1
     750:	4b0c      	ldr	r3, [pc, #48]	; (784 <configure_adc+0x104>)
     752:	4798      	blx	r3
}
     754:	b00f      	add	sp, #60	; 0x3c
     756:	bdf0      	pop	{r4, r5, r6, r7, pc}
     758:	00001965 	.word	0x00001965
     75c:	20000a78 	.word	0x20000a78
     760:	42004000 	.word	0x42004000
     764:	000019ad 	.word	0x000019ad
     768:	e000e100 	.word	0xe000e100
     76c:	000005c9 	.word	0x000005c9
     770:	00001ea1 	.word	0x00001ea1
     774:	00003259 	.word	0x00003259
     778:	20000000 	.word	0x20000000
     77c:	20000a98 	.word	0x20000a98
     780:	20000200 	.word	0x20000200
     784:	00001eb5 	.word	0x00001eb5

00000788 <_rtc_calendar_time_to_register_value>:
 * \internal Convert time structure to register_value.
 */
static uint32_t _rtc_calendar_time_to_register_value(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
     788:	b510      	push	{r4, lr}
	/* Initialize return value. */
	uint32_t register_value;

	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
     78a:	88ca      	ldrh	r2, [r1, #6]
     78c:	88c3      	ldrh	r3, [r0, #6]
     78e:	1ad2      	subs	r2, r2, r3
     790:	0692      	lsls	r2, r2, #26

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
     792:	790c      	ldrb	r4, [r1, #4]
     794:	0464      	lsls	r4, r4, #17
	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
			RTC_MODE2_CLOCK_YEAR_Pos;

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);
     796:	794b      	ldrb	r3, [r1, #5]
     798:	059b      	lsls	r3, r3, #22
     79a:	4323      	orrs	r3, r4

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
     79c:	788c      	ldrb	r4, [r1, #2]
     79e:	0324      	lsls	r4, r4, #12

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
     7a0:	4323      	orrs	r3, r4

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
     7a2:	4313      	orrs	r3, r2

	/* Check if 24 h clock and set pm flag. */
	if (!(module->clock_24h) && (time->pm)) {
     7a4:	7902      	ldrb	r2, [r0, #4]
     7a6:	2a00      	cmp	r2, #0
     7a8:	d105      	bne.n	7b6 <_rtc_calendar_time_to_register_value+0x2e>
     7aa:	78ca      	ldrb	r2, [r1, #3]
     7ac:	2a00      	cmp	r2, #0
     7ae:	d002      	beq.n	7b6 <_rtc_calendar_time_to_register_value+0x2e>
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
     7b0:	2280      	movs	r2, #128	; 0x80
     7b2:	0252      	lsls	r2, r2, #9
     7b4:	4313      	orrs	r3, r2
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
     7b6:	7848      	ldrb	r0, [r1, #1]
     7b8:	0180      	lsls	r0, r0, #6

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
     7ba:	780a      	ldrb	r2, [r1, #0]
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
     7bc:	4310      	orrs	r0, r2

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
     7be:	4318      	orrs	r0, r3

	return register_value;
}
     7c0:	bd10      	pop	{r4, pc}
     7c2:	46c0      	nop			; (mov r8, r8)

000007c4 <_rtc_calendar_register_value_to_time>:
 */
static void _rtc_calendar_register_value_to_time(
		struct rtc_module *const module,
		const uint32_t register_value,
		struct rtc_calendar_time *const time)
{
     7c4:	b510      	push	{r4, lr}
	/* Set year plus value of initial year. */
	time->year = ((register_value & RTC_MODE2_CLOCK_YEAR_Msk) >>
     7c6:	0e8c      	lsrs	r4, r1, #26
     7c8:	88c3      	ldrh	r3, [r0, #6]
     7ca:	18e3      	adds	r3, r4, r3
     7cc:	80d3      	strh	r3, [r2, #6]
			RTC_MODE2_CLOCK_YEAR_Pos) + module->year_init_value;

	/* Set month value into time struct. */
	time->month = ((register_value & RTC_MODE2_CLOCK_MONTH_Msk) >>
     7ce:	018b      	lsls	r3, r1, #6
     7d0:	0f1b      	lsrs	r3, r3, #28
     7d2:	7153      	strb	r3, [r2, #5]
			RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into time struct. */
	time->day = ((register_value & RTC_MODE2_CLOCK_DAY_Msk) >>
     7d4:	028b      	lsls	r3, r1, #10
     7d6:	0edb      	lsrs	r3, r3, #27
     7d8:	7113      	strb	r3, [r2, #4]
			RTC_MODE2_CLOCK_DAY_Pos);

	if (module->clock_24h) {
     7da:	7903      	ldrb	r3, [r0, #4]
     7dc:	2b00      	cmp	r3, #0
     7de:	d003      	beq.n	7e8 <_rtc_calendar_register_value_to_time+0x24>
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
     7e0:	03cb      	lsls	r3, r1, #15
     7e2:	0edb      	lsrs	r3, r3, #27
     7e4:	7093      	strb	r3, [r2, #2]
     7e6:	e005      	b.n	7f4 <_rtc_calendar_register_value_to_time+0x30>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
     7e8:	040b      	lsls	r3, r1, #16
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
     7ea:	0f1b      	lsrs	r3, r3, #28
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
     7ec:	7093      	strb	r3, [r2, #2]
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
				RTC_MODE2_CLOCK_HOUR_Pos);

		/* Set pm flag */
		time->pm = ((register_value & RTC_MODE2_CLOCK_HOUR_PM) != 0);
     7ee:	03cb      	lsls	r3, r1, #15
     7f0:	0fdb      	lsrs	r3, r3, #31
     7f2:	70d3      	strb	r3, [r2, #3]
	}

	/* Set minute value into time struct. */
	time->minute = ((register_value & RTC_MODE2_CLOCK_MINUTE_Msk) >>
     7f4:	050b      	lsls	r3, r1, #20
     7f6:	0e9b      	lsrs	r3, r3, #26
     7f8:	7053      	strb	r3, [r2, #1]
			RTC_MODE2_CLOCK_MINUTE_Pos);

	/* Set second value into time struct. */
	time->second = ((register_value & RTC_MODE2_CLOCK_SECOND_Msk) >>
     7fa:	233f      	movs	r3, #63	; 0x3f
     7fc:	4019      	ands	r1, r3
     7fe:	7011      	strb	r1, [r2, #0]
			RTC_MODE2_CLOCK_SECOND_Pos);
}
     800:	bd10      	pop	{r4, pc}
     802:	46c0      	nop			; (mov r8, r8)

00000804 <rtc_calendar_reset>:
 * Resets the RTC module to hardware defaults.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void rtc_calendar_reset(struct rtc_module *const module)
{
     804:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     806:	6802      	ldr	r2, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     808:	2408      	movs	r4, #8
     80a:	2380      	movs	r3, #128	; 0x80
     80c:	490b      	ldr	r1, [pc, #44]	; (83c <rtc_calendar_reset+0x38>)
     80e:	50cc      	str	r4, [r1, r3]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     810:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     812:	7a8b      	ldrb	r3, [r1, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
     814:	b25b      	sxtb	r3, r3
     816:	2b00      	cmp	r3, #0
     818:	dbfb      	blt.n	812 <rtc_calendar_reset+0xe>
		/* Wait for synchronization */
	}

	/* Disable RTC module. */
	rtc_module->MODE2.CTRL.reg &= ~RTC_MODE2_CTRL_ENABLE;
     81a:	8813      	ldrh	r3, [r2, #0]
     81c:	2102      	movs	r1, #2
     81e:	438b      	bics	r3, r1
     820:	8013      	strh	r3, [r2, #0]

	/* Disable module before reset. */
	rtc_calendar_disable(module);

#if RTC_CALENDAR_ASYNC == true
	module->registered_callback = 0;
     822:	2300      	movs	r3, #0
     824:	7403      	strb	r3, [r0, #16]
	module->enabled_callback    = 0;
     826:	7443      	strb	r3, [r0, #17]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     828:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     82a:	7a8b      	ldrb	r3, [r1, #10]
#endif

	while (rtc_calendar_is_syncing(module)) {
     82c:	b25b      	sxtb	r3, r3
     82e:	2b00      	cmp	r3, #0
     830:	dbfb      	blt.n	82a <rtc_calendar_reset+0x26>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_SWRST;
     832:	8811      	ldrh	r1, [r2, #0]
     834:	2301      	movs	r3, #1
     836:	430b      	orrs	r3, r1
     838:	8013      	strh	r3, [r2, #0]
}
     83a:	bd10      	pop	{r4, pc}
     83c:	e000e100 	.word	0xe000e100

00000840 <rtc_calendar_set_time>:
 * \param[in] time  The time to set in the calendar.
 */
void rtc_calendar_set_time(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
     840:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     842:	6804      	ldr	r4, [r0, #0]

	uint32_t register_value = _rtc_calendar_time_to_register_value(module, time);
     844:	4b03      	ldr	r3, [pc, #12]	; (854 <rtc_calendar_set_time+0x14>)
     846:	4798      	blx	r3
     848:	7aa3      	ldrb	r3, [r4, #10]

	while (rtc_calendar_is_syncing(module)) {
     84a:	b25b      	sxtb	r3, r3
     84c:	2b00      	cmp	r3, #0
     84e:	dbfb      	blt.n	848 <rtc_calendar_set_time+0x8>
		/* Wait for synchronization */
	}

	/* Write value to register. */
	rtc_module->MODE2.CLOCK.reg = register_value;
     850:	6120      	str	r0, [r4, #16]
}
     852:	bd10      	pop	{r4, pc}
     854:	00000789 	.word	0x00000789

00000858 <rtc_calendar_set_alarm>:
 */
enum status_code rtc_calendar_set_alarm(
		struct rtc_module *const module,
		const struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
     858:	b570      	push	{r4, r5, r6, lr}
     85a:	1c0e      	adds	r6, r1, #0
     85c:	1c14      	adds	r4, r2, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     85e:	6805      	ldr	r5, [r0, #0]

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
     860:	2317      	movs	r3, #23
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
     862:	2a01      	cmp	r2, #1
     864:	d80d      	bhi.n	882 <rtc_calendar_set_alarm+0x2a>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Get register_value from time. */
	uint32_t register_value = _rtc_calendar_time_to_register_value(module, &(alarm->time));
     866:	4b08      	ldr	r3, [pc, #32]	; (888 <rtc_calendar_set_alarm+0x30>)
     868:	4798      	blx	r3
     86a:	7aab      	ldrb	r3, [r5, #10]

	while (rtc_calendar_is_syncing(module)) {
     86c:	b25b      	sxtb	r3, r3
     86e:	2b00      	cmp	r3, #0
     870:	dbfb      	blt.n	86a <rtc_calendar_set_alarm+0x12>
     872:	00e4      	lsls	r4, r4, #3
     874:	192d      	adds	r5, r5, r4
		/* Wait for synchronization */
	}

	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;
     876:	61a8      	str	r0, [r5, #24]

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
     878:	7a32      	ldrb	r2, [r6, #8]
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
	}
	

	return STATUS_OK;
     87a:	2300      	movs	r3, #0
	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
     87c:	2a06      	cmp	r2, #6
     87e:	d800      	bhi.n	882 <rtc_calendar_set_alarm+0x2a>
	{
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
     880:	772a      	strb	r2, [r5, #28]
	}
	

	return STATUS_OK;
}
     882:	1c18      	adds	r0, r3, #0
     884:	bd70      	pop	{r4, r5, r6, pc}
     886:	46c0      	nop			; (mov r8, r8)
     888:	00000789 	.word	0x00000789

0000088c <rtc_calendar_init>:
 */
void rtc_calendar_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_calendar_config *const config)
{
     88c:	b530      	push	{r4, r5, lr}
     88e:	b083      	sub	sp, #12
     890:	1c04      	adds	r4, r0, #0
     892:	1c15      	adds	r5, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     894:	6001      	str	r1, [r0, #0]
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     896:	4b1c      	ldr	r3, [pc, #112]	; (908 <rtc_calendar_init+0x7c>)
     898:	6999      	ldr	r1, [r3, #24]
     89a:	2220      	movs	r2, #32
     89c:	430a      	orrs	r2, r1
     89e:	619a      	str	r2, [r3, #24]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
     8a0:	a901      	add	r1, sp, #4
     8a2:	2302      	movs	r3, #2
     8a4:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
     8a6:	2004      	movs	r0, #4
     8a8:	4b18      	ldr	r3, [pc, #96]	; (90c <rtc_calendar_init+0x80>)
     8aa:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
     8ac:	2004      	movs	r0, #4
     8ae:	4b18      	ldr	r3, [pc, #96]	; (910 <rtc_calendar_init+0x84>)
     8b0:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_calendar_reset(module);
     8b2:	1c20      	adds	r0, r4, #0
     8b4:	4b17      	ldr	r3, [pc, #92]	; (914 <rtc_calendar_init+0x88>)
     8b6:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->clock_24h           = config->clock_24h;
     8b8:	792b      	ldrb	r3, [r5, #4]
     8ba:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
     8bc:	78eb      	ldrb	r3, [r5, #3]
     8be:	7163      	strb	r3, [r4, #5]
	module->year_init_value     = config->year_init_value;
     8c0:	88eb      	ldrh	r3, [r5, #6]
     8c2:	80e3      	strh	r3, [r4, #6]

#if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
     8c4:	4b14      	ldr	r3, [pc, #80]	; (918 <rtc_calendar_init+0x8c>)
     8c6:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     8c8:	6823      	ldr	r3, [r4, #0]

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
     8ca:	882a      	ldrh	r2, [r5, #0]

	/* Check clock mode. */
	if (!(config->clock_24h)) {
     8cc:	7929      	ldrb	r1, [r5, #4]
     8ce:	2900      	cmp	r1, #0
     8d0:	d002      	beq.n	8d8 <rtc_calendar_init+0x4c>

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
     8d2:	2108      	movs	r1, #8
     8d4:	430a      	orrs	r2, r1
     8d6:	e001      	b.n	8dc <rtc_calendar_init+0x50>

	/* Check clock mode. */
	if (!(config->clock_24h)) {
		/* Set clock mode 12h. */
		tmp_reg |= RTC_MODE2_CTRL_CLKREP;
     8d8:	2148      	movs	r1, #72	; 0x48
     8da:	430a      	orrs	r2, r1
	}

	/* Check for clear on compare match. */
	if (config->clear_on_match) {
     8dc:	78a9      	ldrb	r1, [r5, #2]
     8de:	2900      	cmp	r1, #0
     8e0:	d001      	beq.n	8e6 <rtc_calendar_init+0x5a>
		/* Set clear on compare match. */
		tmp_reg |= RTC_MODE2_CTRL_MATCHCLR;
     8e2:	2180      	movs	r1, #128	; 0x80
     8e4:	430a      	orrs	r2, r1
	}

	/* Set temporary value to register. */
	rtc_module->MODE2.CTRL.reg = tmp_reg;
     8e6:	801a      	strh	r2, [r3, #0]

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     8e8:	78ea      	ldrb	r2, [r5, #3]
     8ea:	2a00      	cmp	r2, #0
     8ec:	d004      	beq.n	8f8 <rtc_calendar_init+0x6c>
		/* Set continuously mode. */
		rtc_module->MODE2.READREQ.reg |= RTC_READREQ_RCONT;
     8ee:	8859      	ldrh	r1, [r3, #2]
     8f0:	2280      	movs	r2, #128	; 0x80
     8f2:	01d2      	lsls	r2, r2, #7
     8f4:	430a      	orrs	r2, r1
     8f6:	805a      	strh	r2, [r3, #2]
	}

	/* Set alarm time registers. */
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		rtc_calendar_set_alarm(module, &(config->alarm[i]), (enum rtc_calendar_alarm)i);
     8f8:	1c29      	adds	r1, r5, #0
     8fa:	3108      	adds	r1, #8
     8fc:	1c20      	adds	r0, r4, #0
     8fe:	2200      	movs	r2, #0
     900:	4b06      	ldr	r3, [pc, #24]	; (91c <rtc_calendar_init+0x90>)
     902:	4798      	blx	r3
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#endif

	/* Set config. */
	_rtc_calendar_set_config(module, config);
}
     904:	b003      	add	sp, #12
     906:	bd30      	pop	{r4, r5, pc}
     908:	40000400 	.word	0x40000400
     90c:	0000317d 	.word	0x0000317d
     910:	000030f1 	.word	0x000030f1
     914:	00000805 	.word	0x00000805
     918:	20000af4 	.word	0x20000af4
     91c:	00000859 	.word	0x00000859

00000920 <rtc_calendar_get_alarm>:
 */
enum status_code rtc_calendar_get_alarm(
		struct rtc_module *const module,
		struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
     920:	b538      	push	{r3, r4, r5, lr}
     922:	1c0c      	adds	r4, r1, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     924:	6801      	ldr	r1, [r0, #0]

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
     926:	2317      	movs	r3, #23
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
     928:	2a01      	cmp	r2, #1
     92a:	d808      	bhi.n	93e <rtc_calendar_get_alarm+0x1e>
     92c:	00d2      	lsls	r2, r2, #3
     92e:	188d      	adds	r5, r1, r2
		return STATUS_ERR_INVALID_ARG;
	}

	/* Read alarm value. */
	uint32_t register_value =
     930:	69a9      	ldr	r1, [r5, #24]
			rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg;

	/* Convert to time structure. */
	_rtc_calendar_register_value_to_time(module, register_value, &(alarm->time));
     932:	1c22      	adds	r2, r4, #0
     934:	4b03      	ldr	r3, [pc, #12]	; (944 <rtc_calendar_get_alarm+0x24>)
     936:	4798      	blx	r3

	/* Read alarm mask */
	alarm->mask = (enum rtc_calendar_alarm_mask)rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg;
     938:	7f2b      	ldrb	r3, [r5, #28]
     93a:	7223      	strb	r3, [r4, #8]

	return STATUS_OK;
     93c:	2300      	movs	r3, #0
}
     93e:	1c18      	adds	r0, r3, #0
     940:	bd38      	pop	{r3, r4, r5, pc}
     942:	46c0      	nop			; (mov r8, r8)
     944:	000007c5 	.word	0x000007c5

00000948 <rtc_calendar_register_callback>:
	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
		status = STATUS_OK;
	} else if (callback_type > RTC_NUM_OF_ALARMS) {
     948:	2a01      	cmp	r2, #1
     94a:	d901      	bls.n	950 <rtc_calendar_register_callback+0x8>
		/* Make sure alarm callback can be registered */
		status = STATUS_ERR_INVALID_ARG;
     94c:	2017      	movs	r0, #23
     94e:	e00a      	b.n	966 <rtc_calendar_register_callback+0x1e>
	}

	if (status == STATUS_OK) {
		/* Register callback */
		module->callbacks[callback_type] = callback;
     950:	1c93      	adds	r3, r2, #2
     952:	009b      	lsls	r3, r3, #2
     954:	5019      	str	r1, [r3, r0]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
     956:	7c03      	ldrb	r3, [r0, #16]
     958:	2101      	movs	r1, #1
     95a:	4091      	lsls	r1, r2
     95c:	1c0a      	adds	r2, r1, #0
     95e:	431a      	orrs	r2, r3
     960:	b2d2      	uxtb	r2, r2
     962:	7402      	strb	r2, [r0, #16]
		struct rtc_module *const module,
		rtc_calendar_callback_t callback,
		enum rtc_calendar_callback callback_type)
{

	enum status_code status = STATUS_OK;
     964:	2000      	movs	r0, #0
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
	}

	return status;
}
     966:	4770      	bx	lr

00000968 <rtc_calendar_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_calendar_enable_callback(
		struct rtc_module *const module,
		enum rtc_calendar_callback callback_type)
{
     968:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     96a:	6803      	ldr	r3, [r0, #0]

	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
     96c:	2901      	cmp	r1, #1
     96e:	d102      	bne.n	976 <rtc_calendar_enable_callback+0xe>
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_OVF;
     970:	2280      	movs	r2, #128	; 0x80
     972:	71da      	strb	r2, [r3, #7]
     974:	e004      	b.n	980 <rtc_calendar_enable_callback+0x18>
	} else {
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_ALARM(1 << callback_type);
     976:	2201      	movs	r2, #1
     978:	408a      	lsls	r2, r1
     97a:	2401      	movs	r4, #1
     97c:	4022      	ands	r2, r4
     97e:	71da      	strb	r2, [r3, #7]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
     980:	7c43      	ldrb	r3, [r0, #17]
     982:	2201      	movs	r2, #1
     984:	408a      	lsls	r2, r1
     986:	1c11      	adds	r1, r2, #0
     988:	4319      	orrs	r1, r3
     98a:	b2c9      	uxtb	r1, r1
     98c:	7441      	strb	r1, [r0, #17]
}
     98e:	bd10      	pop	{r4, pc}

00000990 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
     990:	b510      	push	{r4, lr}
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
	struct rtc_module *module = _rtc_instance[instance_index];
     992:	4b0e      	ldr	r3, [pc, #56]	; (9cc <RTC_Handler+0x3c>)
     994:	681b      	ldr	r3, [r3, #0]

	Rtc *const rtc_module = module->hw;
     996:	681c      	ldr	r4, [r3, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
     998:	7c5a      	ldrb	r2, [r3, #17]
	callback_mask &= module->registered_callback;
     99a:	7c19      	ldrb	r1, [r3, #16]
     99c:	1c08      	adds	r0, r1, #0
     99e:	4010      	ands	r0, r2

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE2.INTFLAG.reg;
     9a0:	7a22      	ldrb	r2, [r4, #8]
	interrupt_status &= rtc_module->MODE2.INTENSET.reg;
     9a2:	79e1      	ldrb	r1, [r4, #7]
     9a4:	400a      	ands	r2, r1

	if (interrupt_status & RTC_MODE2_INTFLAG_OVF) {
     9a6:	09d1      	lsrs	r1, r2, #7
     9a8:	d006      	beq.n	9b8 <RTC_Handler+0x28>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_OVERFLOW)) {
     9aa:	0781      	lsls	r1, r0, #30
     9ac:	d501      	bpl.n	9b2 <RTC_Handler+0x22>
			module->callbacks[RTC_CALENDAR_CALLBACK_OVERFLOW]();
     9ae:	68db      	ldr	r3, [r3, #12]
     9b0:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;
     9b2:	2380      	movs	r3, #128	; 0x80
     9b4:	7223      	strb	r3, [r4, #8]
     9b6:	e007      	b.n	9c8 <RTC_Handler+0x38>

	} else if (interrupt_status & RTC_MODE2_INTFLAG_ALARM(1 << 0)) {
     9b8:	07d1      	lsls	r1, r2, #31
     9ba:	d505      	bpl.n	9c8 <RTC_Handler+0x38>
		/* Alarm 0 interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_ALARM_0)) {
     9bc:	07c2      	lsls	r2, r0, #31
     9be:	d501      	bpl.n	9c4 <RTC_Handler+0x34>
			module->callbacks[RTC_CALENDAR_CALLBACK_ALARM_0]();
     9c0:	689b      	ldr	r3, [r3, #8]
     9c2:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 0);
     9c4:	2301      	movs	r3, #1
     9c6:	7223      	strb	r3, [r4, #8]
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
	_rtc_interrupt_handler(0);
}
     9c8:	bd10      	pop	{r4, pc}
     9ca:	46c0      	nop			; (mov r8, r8)
     9cc:	20000af4 	.word	0x20000af4

000009d0 <sim808_fail_to_connect_platform>:
 *  Author: jiut0001
 */ 

#include "bike.h"

void sim808_fail_to_connect_platform() {
     9d0:	b082      	sub	sp, #8
	//TODO: Write message to display
	volatile uint8_t result = 0;
     9d2:	2200      	movs	r2, #0
     9d4:	466b      	mov	r3, sp
     9d6:	71da      	strb	r2, [r3, #7]
}
     9d8:	b002      	add	sp, #8
     9da:	4770      	bx	lr

000009dc <main_platform>:

void main_platform() {
	
}
     9dc:	4770      	bx	lr
     9de:	46c0      	nop			; (mov r8, r8)

000009e0 <init_platform>:

void init_platform() {
	
}
     9e0:	4770      	bx	lr
     9e2:	46c0      	nop			; (mov r8, r8)

000009e4 <background_service_platform>:

void background_service_platform() {
	
}
     9e4:	4770      	bx	lr
     9e6:	46c0      	nop			; (mov r8, r8)

000009e8 <dummy>:

void dummy() {
	
}
     9e8:	4770      	bx	lr
     9ea:	46c0      	nop			; (mov r8, r8)

000009ec <button_read_button>:
	
}

//Read and handle buttonpress
bool button_read_button(button_lib_t * read_me)
{
     9ec:	1c03      	adds	r3, r0, #0
	if (read_me->pressed && !read_me->read)
     9ee:	7800      	ldrb	r0, [r0, #0]
     9f0:	b2c0      	uxtb	r0, r0
     9f2:	2800      	cmp	r0, #0
     9f4:	d006      	beq.n	a04 <button_read_button+0x18>
     9f6:	785a      	ldrb	r2, [r3, #1]
     9f8:	2a00      	cmp	r2, #0
     9fa:	d102      	bne.n	a02 <button_read_button+0x16>
	{
		read_me->read = true;
     9fc:	2201      	movs	r2, #1
     9fe:	705a      	strb	r2, [r3, #1]
		return true;
     a00:	e000      	b.n	a04 <button_read_button+0x18>
	}
	return false;
     a02:	2000      	movs	r0, #0
}
     a04:	4770      	bx	lr
     a06:	46c0      	nop			; (mov r8, r8)

00000a08 <wait_for_button_press>:

//Wait for button on display to be pressed
void wait_for_button_press(const button_lib_t * read_me)
{
     a08:	b538      	push	{r3, r4, r5, lr}
     a0a:	1c05      	adds	r5, r0, #0
	while (!button_read_button(read_me));
     a0c:	4c02      	ldr	r4, [pc, #8]	; (a18 <wait_for_button_press+0x10>)
     a0e:	1c28      	adds	r0, r5, #0
     a10:	47a0      	blx	r4
     a12:	2800      	cmp	r0, #0
     a14:	d0fb      	beq.n	a0e <wait_for_button_press+0x6>
}
     a16:	bd38      	pop	{r3, r4, r5, pc}
     a18:	000009ed 	.word	0x000009ed

00000a1c <gprs_buf_push>:
	buf->len = 200;
	buf->tail = 0;
	buf->head = 0;
}

void gprs_buf_push(log_entry entry, gprs_send_buffer *buf) {
     a1c:	b084      	sub	sp, #16
     a1e:	b5f0      	push	{r4, r5, r6, r7, lr}
     a20:	9005      	str	r0, [sp, #20]
     a22:	9106      	str	r1, [sp, #24]
     a24:	9207      	str	r2, [sp, #28]
     a26:	9308      	str	r3, [sp, #32]
     a28:	990b      	ldr	r1, [sp, #44]	; 0x2c
	buf->data.entries[buf->head] = entry;
     a2a:	4d0d      	ldr	r5, [pc, #52]	; (a60 <gprs_buf_push+0x44>)
     a2c:	5b4c      	ldrh	r4, [r1, r5]
     a2e:	0060      	lsls	r0, r4, #1
     a30:	1900      	adds	r0, r0, r4
     a32:	00c0      	lsls	r0, r0, #3
     a34:	1808      	adds	r0, r1, r0
     a36:	3010      	adds	r0, #16
     a38:	1c03      	adds	r3, r0, #0
     a3a:	aa05      	add	r2, sp, #20
     a3c:	cac1      	ldmia	r2!, {r0, r6, r7}
     a3e:	c3c1      	stmia	r3!, {r0, r6, r7}
     a40:	cac1      	ldmia	r2!, {r0, r6, r7}
     a42:	c3c1      	stmia	r3!, {r0, r6, r7}
	buf->head++;
     a44:	3401      	adds	r4, #1
     a46:	b2a4      	uxth	r4, r4
     a48:	534c      	strh	r4, [r1, r5]
	if(buf->head == buf->len) buf->head = 0;
     a4a:	4b06      	ldr	r3, [pc, #24]	; (a64 <gprs_buf_push+0x48>)
     a4c:	5acb      	ldrh	r3, [r1, r3]
     a4e:	42a3      	cmp	r3, r4
     a50:	d101      	bne.n	a56 <gprs_buf_push+0x3a>
     a52:	2200      	movs	r2, #0
     a54:	534a      	strh	r2, [r1, r5]

}
     a56:	bcf0      	pop	{r4, r5, r6, r7}
     a58:	bc08      	pop	{r3}
     a5a:	b004      	add	sp, #16
     a5c:	4718      	bx	r3
     a5e:	46c0      	nop			; (mov r8, r8)
     a60:	000017fa 	.word	0x000017fa
     a64:	000017f8 	.word	0x000017f8

00000a68 <gps_utils_raw_data_to_send_buffer>:
 * Created: 2015-10-15 15:04:36
 *  Author: jiut0001
 */ 
#include "gps_utils.h"

void gps_utils_raw_data_to_send_buffer(data_log *send_buf) {
     a68:	b530      	push	{r4, r5, lr}
     a6a:	b08b      	sub	sp, #44	; 0x2c
	log_entry entry;
	entry.time = gps_data.utc_time;
     a6c:	ab04      	add	r3, sp, #16
     a6e:	4a0c      	ldr	r2, [pc, #48]	; (aa0 <gps_utils_raw_data_to_send_buffer+0x38>)
     a70:	6890      	ldr	r0, [r2, #8]
	entry.lat = gps_data.lat;
     a72:	6911      	ldr	r1, [r2, #16]
     a74:	9105      	str	r1, [sp, #20]
	entry.lng = gps_data.lng;
     a76:	6954      	ldr	r4, [r2, #20]
     a78:	9406      	str	r4, [sp, #24]
	entry.speed = gps_data.ground_speed;
     a7a:	69d2      	ldr	r2, [r2, #28]
     a7c:	9207      	str	r2, [sp, #28]
	entry.inclination = 14;
     a7e:	220e      	movs	r2, #14
     a80:	741a      	strb	r2, [r3, #16]
	entry.g_force = 2.21;
     a82:	4a08      	ldr	r2, [pc, #32]	; (aa4 <gps_utils_raw_data_to_send_buffer+0x3c>)
     a84:	9209      	str	r2, [sp, #36]	; 0x24
	
	gprs_buf_push(entry, &gprs_log_buf);
     a86:	4a08      	ldr	r2, [pc, #32]	; (aa8 <gps_utils_raw_data_to_send_buffer+0x40>)
     a88:	9202      	str	r2, [sp, #8]
     a8a:	aa08      	add	r2, sp, #32
     a8c:	4669      	mov	r1, sp
     a8e:	ca30      	ldmia	r2!, {r4, r5}
     a90:	c130      	stmia	r1!, {r4, r5}
     a92:	9905      	ldr	r1, [sp, #20]
     a94:	9a06      	ldr	r2, [sp, #24]
     a96:	9b07      	ldr	r3, [sp, #28]
     a98:	4c04      	ldr	r4, [pc, #16]	; (aac <gps_utils_raw_data_to_send_buffer+0x44>)
     a9a:	47a0      	blx	r4
}
     a9c:	b00b      	add	sp, #44	; 0x2c
     a9e:	bd30      	pop	{r4, r5, pc}
     aa0:	20000abc 	.word	0x20000abc
     aa4:	400d70a4 	.word	0x400d70a4
     aa8:	20000c10 	.word	0x20000c10
     aac:	00000a1d 	.word	0x00000a1d

00000ab0 <gps_utils_coord_to_dec>:

//Convert from ddmm.mmmm to decimal coordinates
float gps_utils_coord_to_dec(char* val) {
     ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
     ab2:	b083      	sub	sp, #12
     ab4:	af00      	add	r7, sp, #0
     ab6:	1c04      	adds	r4, r0, #0
	float o;

	char minutes[8];
	
	char *dotPointer;
	dotPointer = strchr(val, '.');
     ab8:	212e      	movs	r1, #46	; 0x2e
     aba:	4b17      	ldr	r3, [pc, #92]	; (b18 <gps_utils_coord_to_dec+0x68>)
     abc:	4798      	blx	r3
	
	char degrees[dotPointer - val];
     abe:	1b06      	subs	r6, r0, r4
     ac0:	1df3      	adds	r3, r6, #7
     ac2:	08db      	lsrs	r3, r3, #3
     ac4:	00db      	lsls	r3, r3, #3
     ac6:	466a      	mov	r2, sp
     ac8:	1ad2      	subs	r2, r2, r3
     aca:	4695      	mov	sp, r2
	
	strncpy(minutes, dotPointer-2, 7);
     acc:	1e81      	subs	r1, r0, #2
     ace:	1c38      	adds	r0, r7, #0
     ad0:	2207      	movs	r2, #7
     ad2:	4d12      	ldr	r5, [pc, #72]	; (b1c <gps_utils_coord_to_dec+0x6c>)
     ad4:	47a8      	blx	r5
	strncpy(degrees, val, (dotPointer - val - 2));
     ad6:	1eb2      	subs	r2, r6, #2
     ad8:	4668      	mov	r0, sp
     ada:	1c21      	adds	r1, r4, #0
     adc:	47a8      	blx	r5
	
	o = atof(degrees) + (atof(minutes)/60.0);
     ade:	4668      	mov	r0, sp
     ae0:	4e0f      	ldr	r6, [pc, #60]	; (b20 <gps_utils_coord_to_dec+0x70>)
     ae2:	47b0      	blx	r6
     ae4:	1c04      	adds	r4, r0, #0
     ae6:	1c0d      	adds	r5, r1, #0
     ae8:	1c38      	adds	r0, r7, #0
     aea:	47b0      	blx	r6
     aec:	4b09      	ldr	r3, [pc, #36]	; (b14 <gps_utils_coord_to_dec+0x64>)
     aee:	4a08      	ldr	r2, [pc, #32]	; (b10 <gps_utils_coord_to_dec+0x60>)
     af0:	4e0c      	ldr	r6, [pc, #48]	; (b24 <gps_utils_coord_to_dec+0x74>)
     af2:	47b0      	blx	r6
     af4:	1c02      	adds	r2, r0, #0
     af6:	1c0b      	adds	r3, r1, #0
     af8:	1c20      	adds	r0, r4, #0
     afa:	1c29      	adds	r1, r5, #0
     afc:	4c0a      	ldr	r4, [pc, #40]	; (b28 <gps_utils_coord_to_dec+0x78>)
     afe:	47a0      	blx	r4
     b00:	4b0a      	ldr	r3, [pc, #40]	; (b2c <gps_utils_coord_to_dec+0x7c>)
     b02:	4798      	blx	r3
	
	return o;
     b04:	46bd      	mov	sp, r7
     b06:	b003      	add	sp, #12
     b08:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b0a:	46c0      	nop			; (mov r8, r8)
     b0c:	46c0      	nop			; (mov r8, r8)
     b0e:	46c0      	nop			; (mov r8, r8)
     b10:	00000000 	.word	0x00000000
     b14:	404e0000 	.word	0x404e0000
     b18:	000045f1 	.word	0x000045f1
     b1c:	0000462b 	.word	0x0000462b
     b20:	00004409 	.word	0x00004409
     b24:	00009995 	.word	0x00009995
     b28:	00009351 	.word	0x00009351
     b2c:	0000afe1 	.word	0x0000afe1

00000b30 <SIM808_response_gprs_get>:

void SIM808_response_gprs_set_post_data(volatile uint8_t success, volatile char *cmd) {
	last_command.expected_response = "OK";
}

void SIM808_response_gprs_get(volatile uint8_t success, volatile char *cmd) {
     b30:	b082      	sub	sp, #8
     b32:	466b      	mov	r3, sp
     b34:	71d8      	strb	r0, [r3, #7]
	last_command.expected_response = "+HTTPACTION";
     b36:	4a02      	ldr	r2, [pc, #8]	; (b40 <SIM808_response_gprs_get+0x10>)
     b38:	4b02      	ldr	r3, [pc, #8]	; (b44 <SIM808_response_gprs_get+0x14>)
     b3a:	605a      	str	r2, [r3, #4]
}
     b3c:	b002      	add	sp, #8
     b3e:	4770      	bx	lr
     b40:	0000b368 	.word	0x0000b368
     b44:	20000b5c 	.word	0x20000b5c

00000b48 <SIM808_response_gps_data>:

//Update GPS data
// TODO: Only update if success = 1
void SIM808_response_gps_data(volatile uint8_t success, volatile char *cmd) {
     b48:	b570      	push	{r4, r5, r6, lr}
     b4a:	b086      	sub	sp, #24
     b4c:	1c0c      	adds	r4, r1, #0
     b4e:	466b      	mov	r3, sp
     b50:	71d8      	strb	r0, [r3, #7]
	
	volatile uint8_t testVar = success;
     b52:	79d9      	ldrb	r1, [r3, #7]
	last_command.expected_response = "+HTTPACTION";
}

//Update GPS data
// TODO: Only update if success = 1
void SIM808_response_gps_data(volatile uint8_t success, volatile char *cmd) {
     b54:	3307      	adds	r3, #7
	
	volatile uint8_t testVar = success;
     b56:	b2c9      	uxtb	r1, r1
     b58:	466a      	mov	r2, sp
     b5a:	75d1      	strb	r1, [r2, #23]
	testVar = success;
     b5c:	781b      	ldrb	r3, [r3, #0]
     b5e:	b2db      	uxtb	r3, r3
     b60:	75d3      	strb	r3, [r2, #23]
	
	volatile char *comma;
	volatile char *position;
	char field[15];
	
	comma = strchr (cmd, ',');
     b62:	1c20      	adds	r0, r4, #0
     b64:	212c      	movs	r1, #44	; 0x2c
     b66:	4b3e      	ldr	r3, [pc, #248]	; (c60 <SIM808_response_gps_data+0x118>)
     b68:	4798      	blx	r3
	position = cmd;
	
	uint8_t j = 0;
	while (comma) {
     b6a:	2800      	cmp	r0, #0
     b6c:	d06e      	beq.n	c4c <SIM808_response_gps_data+0x104>
	char field[15];
	
	comma = strchr (cmd, ',');
	position = cmd;
	
	uint8_t j = 0;
     b6e:	2500      	movs	r5, #0
		// Add a NULL to the end of the string
		field[i] = '\0';
		
		
		//Bind the separated field to the gps_data struct object:
		switch(j) {
     b70:	4e3c      	ldr	r6, [pc, #240]	; (c64 <SIM808_response_gps_data+0x11c>)
     b72:	e066      	b.n	c42 <SIM808_response_gps_data+0xfa>
	uint8_t j = 0;
	while (comma) {
		int i = 0;

		while (position < comma) {
			field[i] = *position;
     b74:	7819      	ldrb	r1, [r3, #0]
     b76:	7011      	strb	r1, [r2, #0]
			i++;
			position++;
     b78:	3301      	adds	r3, #1
     b7a:	3201      	adds	r2, #1
	
	uint8_t j = 0;
	while (comma) {
		int i = 0;

		while (position < comma) {
     b7c:	4283      	cmp	r3, r0
     b7e:	d1f9      	bne.n	b74 <SIM808_response_gps_data+0x2c>
     b80:	1b01      	subs	r1, r0, r4
     b82:	1c04      	adds	r4, r0, #0
     b84:	e000      	b.n	b88 <SIM808_response_gps_data+0x40>
     b86:	2100      	movs	r1, #0
			i++;
			position++;
		}
		
		// Add a NULL to the end of the string
		field[i] = '\0';
     b88:	2200      	movs	r2, #0
     b8a:	ab02      	add	r3, sp, #8
     b8c:	545a      	strb	r2, [r3, r1]
		
		
		//Bind the separated field to the gps_data struct object:
		switch(j) {
     b8e:	2d0b      	cmp	r5, #11
     b90:	d84e      	bhi.n	c30 <SIM808_response_gps_data+0xe8>
     b92:	00ab      	lsls	r3, r5, #2
     b94:	58f3      	ldr	r3, [r6, r3]
     b96:	469f      	mov	pc, r3
			case 1:
			gps_data.utc_time = atoi(field);
     b98:	a802      	add	r0, sp, #8
     b9a:	4b33      	ldr	r3, [pc, #204]	; (c68 <SIM808_response_gps_data+0x120>)
     b9c:	4798      	blx	r3
     b9e:	4b33      	ldr	r3, [pc, #204]	; (c6c <SIM808_response_gps_data+0x124>)
     ba0:	6098      	str	r0, [r3, #8]
			break;
     ba2:	e045      	b.n	c30 <SIM808_response_gps_data+0xe8>
			case 2:
			gps_data.status = field[0];
     ba4:	ab02      	add	r3, sp, #8
     ba6:	781a      	ldrb	r2, [r3, #0]
     ba8:	4b30      	ldr	r3, [pc, #192]	; (c6c <SIM808_response_gps_data+0x124>)
     baa:	731a      	strb	r2, [r3, #12]
			break;
     bac:	e040      	b.n	c30 <SIM808_response_gps_data+0xe8>
			case 3:
			if(gps_data.status != 'V') {
     bae:	4b2f      	ldr	r3, [pc, #188]	; (c6c <SIM808_response_gps_data+0x124>)
     bb0:	7b1b      	ldrb	r3, [r3, #12]
     bb2:	2b56      	cmp	r3, #86	; 0x56
     bb4:	d005      	beq.n	bc2 <SIM808_response_gps_data+0x7a>
				gps_data.lat = gps_utils_coord_to_dec(field);
     bb6:	a802      	add	r0, sp, #8
     bb8:	4b2d      	ldr	r3, [pc, #180]	; (c70 <SIM808_response_gps_data+0x128>)
     bba:	4798      	blx	r3
     bbc:	4b2b      	ldr	r3, [pc, #172]	; (c6c <SIM808_response_gps_data+0x124>)
     bbe:	6118      	str	r0, [r3, #16]
     bc0:	e036      	b.n	c30 <SIM808_response_gps_data+0xe8>
			}
			else {
				gps_data.lat = 0;
     bc2:	2200      	movs	r2, #0
     bc4:	4b29      	ldr	r3, [pc, #164]	; (c6c <SIM808_response_gps_data+0x124>)
     bc6:	611a      	str	r2, [r3, #16]
     bc8:	e032      	b.n	c30 <SIM808_response_gps_data+0xe8>
			}
			break;
			case 4:
			gps_data.ns_indicator = field[0];
     bca:	ab02      	add	r3, sp, #8
     bcc:	781a      	ldrb	r2, [r3, #0]
     bce:	4b27      	ldr	r3, [pc, #156]	; (c6c <SIM808_response_gps_data+0x124>)
     bd0:	761a      	strb	r2, [r3, #24]
			break;
     bd2:	e02d      	b.n	c30 <SIM808_response_gps_data+0xe8>
			case 5:
			if(gps_data.status != 'V') {
     bd4:	4b25      	ldr	r3, [pc, #148]	; (c6c <SIM808_response_gps_data+0x124>)
     bd6:	7b1b      	ldrb	r3, [r3, #12]
     bd8:	2b56      	cmp	r3, #86	; 0x56
     bda:	d005      	beq.n	be8 <SIM808_response_gps_data+0xa0>
				gps_data.lng = gps_utils_coord_to_dec(field);
     bdc:	a802      	add	r0, sp, #8
     bde:	4b24      	ldr	r3, [pc, #144]	; (c70 <SIM808_response_gps_data+0x128>)
     be0:	4798      	blx	r3
     be2:	4b22      	ldr	r3, [pc, #136]	; (c6c <SIM808_response_gps_data+0x124>)
     be4:	6158      	str	r0, [r3, #20]
     be6:	e023      	b.n	c30 <SIM808_response_gps_data+0xe8>
			}
			else {
				gps_data.lng = 0;
     be8:	2200      	movs	r2, #0
     bea:	4b20      	ldr	r3, [pc, #128]	; (c6c <SIM808_response_gps_data+0x124>)
     bec:	615a      	str	r2, [r3, #20]
     bee:	e01f      	b.n	c30 <SIM808_response_gps_data+0xe8>
			}
			break;
			case 6:
			gps_data.ew_indicator = field[0];
     bf0:	ab02      	add	r3, sp, #8
     bf2:	781a      	ldrb	r2, [r3, #0]
     bf4:	4b1d      	ldr	r3, [pc, #116]	; (c6c <SIM808_response_gps_data+0x124>)
     bf6:	765a      	strb	r2, [r3, #25]
			break;
     bf8:	e01a      	b.n	c30 <SIM808_response_gps_data+0xe8>
			case 7:
			gps_data.ground_speed = atof(field);
     bfa:	a802      	add	r0, sp, #8
     bfc:	4b1d      	ldr	r3, [pc, #116]	; (c74 <SIM808_response_gps_data+0x12c>)
     bfe:	4798      	blx	r3
     c00:	4b1d      	ldr	r3, [pc, #116]	; (c78 <SIM808_response_gps_data+0x130>)
     c02:	4798      	blx	r3
     c04:	4b19      	ldr	r3, [pc, #100]	; (c6c <SIM808_response_gps_data+0x124>)
     c06:	61d8      	str	r0, [r3, #28]
			break;
     c08:	e012      	b.n	c30 <SIM808_response_gps_data+0xe8>
			case 8:
			gps_data.ground_course = atof(field);
     c0a:	a802      	add	r0, sp, #8
     c0c:	4b19      	ldr	r3, [pc, #100]	; (c74 <SIM808_response_gps_data+0x12c>)
     c0e:	4798      	blx	r3
     c10:	4b19      	ldr	r3, [pc, #100]	; (c78 <SIM808_response_gps_data+0x130>)
     c12:	4798      	blx	r3
     c14:	4b15      	ldr	r3, [pc, #84]	; (c6c <SIM808_response_gps_data+0x124>)
     c16:	6218      	str	r0, [r3, #32]
			break;
     c18:	e00a      	b.n	c30 <SIM808_response_gps_data+0xe8>
			case 9:
			gps_data.date = atoi(field);
     c1a:	a802      	add	r0, sp, #8
     c1c:	4912      	ldr	r1, [pc, #72]	; (c68 <SIM808_response_gps_data+0x120>)
     c1e:	4788      	blx	r1
     c20:	4b12      	ldr	r3, [pc, #72]	; (c6c <SIM808_response_gps_data+0x124>)
     c22:	6258      	str	r0, [r3, #36]	; 0x24
			break;
     c24:	e004      	b.n	c30 <SIM808_response_gps_data+0xe8>
			case 10:

			break;
			case 11:
			gps_data.mode = field[0];
     c26:	ab02      	add	r3, sp, #8
     c28:	781a      	ldrb	r2, [r3, #0]
     c2a:	2328      	movs	r3, #40	; 0x28
     c2c:	490f      	ldr	r1, [pc, #60]	; (c6c <SIM808_response_gps_data+0x124>)
     c2e:	54ca      	strb	r2, [r1, r3]
			default:
			break;
		}

		// Position is now the comma, skip it past
		position++;
     c30:	3401      	adds	r4, #1
		j++;
     c32:	3501      	adds	r5, #1
     c34:	b2ed      	uxtb	r5, r5
		comma = strchr (position, ',');
     c36:	1c20      	adds	r0, r4, #0
     c38:	212c      	movs	r1, #44	; 0x2c
     c3a:	4b09      	ldr	r3, [pc, #36]	; (c60 <SIM808_response_gps_data+0x118>)
     c3c:	4798      	blx	r3
	
	comma = strchr (cmd, ',');
	position = cmd;
	
	uint8_t j = 0;
	while (comma) {
     c3e:	2800      	cmp	r0, #0
     c40:	d004      	beq.n	c4c <SIM808_response_gps_data+0x104>
		int i = 0;

		while (position < comma) {
     c42:	4284      	cmp	r4, r0
     c44:	d29f      	bcs.n	b86 <SIM808_response_gps_data+0x3e>
     c46:	aa02      	add	r2, sp, #8
     c48:	1c23      	adds	r3, r4, #0
     c4a:	e793      	b.n	b74 <SIM808_response_gps_data+0x2c>
		position++;
		j++;
		comma = strchr (position, ',');
	}
	
	if(gps_data.status == 'A') {
     c4c:	4b07      	ldr	r3, [pc, #28]	; (c6c <SIM808_response_gps_data+0x124>)
     c4e:	7b1b      	ldrb	r3, [r3, #12]
     c50:	2b41      	cmp	r3, #65	; 0x41
     c52:	d102      	bne.n	c5a <SIM808_response_gps_data+0x112>
		gps_utils_raw_data_to_send_buffer(&gprs_log_buf);
     c54:	4809      	ldr	r0, [pc, #36]	; (c7c <SIM808_response_gps_data+0x134>)
     c56:	4b0a      	ldr	r3, [pc, #40]	; (c80 <SIM808_response_gps_data+0x138>)
     c58:	4798      	blx	r3
	}
}
     c5a:	b006      	add	sp, #24
     c5c:	bd70      	pop	{r4, r5, r6, pc}
     c5e:	46c0      	nop			; (mov r8, r8)
     c60:	000045f1 	.word	0x000045f1
     c64:	0000b334 	.word	0x0000b334
     c68:	00004413 	.word	0x00004413
     c6c:	20000abc 	.word	0x20000abc
     c70:	00000ab1 	.word	0x00000ab1
     c74:	00004409 	.word	0x00004409
     c78:	0000afe1 	.word	0x0000afe1
     c7c:	20000c10 	.word	0x20000c10
     c80:	00000a69 	.word	0x00000a69

00000c84 <rtc_match_callback>:
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar2);
	rtc_calendar_enable(&rtc_instance);
}
//Callback function:
 void rtc_match_callback(void)
{
     c84:	b538      	push	{r3, r4, r5, lr}
	
	/* Set new alarm in alarm_interval_sec seconds */
	static struct rtc_calendar_alarm_time alarm;
	rtc_calendar_get_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);
     c86:	4d0d      	ldr	r5, [pc, #52]	; (cbc <rtc_match_callback+0x38>)
     c88:	4c0d      	ldr	r4, [pc, #52]	; (cc0 <rtc_match_callback+0x3c>)
     c8a:	1c28      	adds	r0, r5, #0
     c8c:	1c21      	adds	r1, r4, #0
     c8e:	2200      	movs	r2, #0
     c90:	4b0c      	ldr	r3, [pc, #48]	; (cc4 <rtc_match_callback+0x40>)
     c92:	4798      	blx	r3
	//Disable updating mask
	alarm.mask = RTC_LIB_SKIP_MASK_MASK;
     c94:	2307      	movs	r3, #7
     c96:	7223      	strb	r3, [r4, #8]
	alarm.time.second += alarm_interval_sec;
     c98:	7820      	ldrb	r0, [r4, #0]
     c9a:	3001      	adds	r0, #1
	alarm.time.second = alarm.time.second % 60;
     c9c:	b2c0      	uxtb	r0, r0
     c9e:	213c      	movs	r1, #60	; 0x3c
     ca0:	4b09      	ldr	r3, [pc, #36]	; (cc8 <rtc_match_callback+0x44>)
     ca2:	4798      	blx	r3
     ca4:	7021      	strb	r1, [r4, #0]
	rtc_calendar_set_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);
     ca6:	1c28      	adds	r0, r5, #0
     ca8:	1c21      	adds	r1, r4, #0
     caa:	2200      	movs	r2, #0
     cac:	4b07      	ldr	r3, [pc, #28]	; (ccc <rtc_match_callback+0x48>)
     cae:	4798      	blx	r3
	
	if (*external_callback_func)
     cb0:	4b07      	ldr	r3, [pc, #28]	; (cd0 <rtc_match_callback+0x4c>)
     cb2:	681b      	ldr	r3, [r3, #0]
     cb4:	2b00      	cmp	r3, #0
     cb6:	d000      	beq.n	cba <rtc_match_callback+0x36>
	{
		external_callback_func();
     cb8:	4798      	blx	r3
	
	//get and print time
// 	struct rtc_calendar_time test;
// 	rtc_calendar_get_time(&rtc_instance, &test);
//	printf("\talarm!\r\n\r\nklockan r %02d:%02d:%02d %04d-%02d-%02d \n\r", test.hour, test.minute, test.second, test.year, test.month, test.day);
}
     cba:	bd38      	pop	{r3, r4, r5, pc}
     cbc:	20002444 	.word	0x20002444
     cc0:	200000d0 	.word	0x200000d0
     cc4:	00000921 	.word	0x00000921
     cc8:	00008359 	.word	0x00008359
     ccc:	00000859 	.word	0x00000859
     cd0:	20002458 	.word	0x20002458

00000cd4 <configure_rtc_calendar>:

//container for callback to application
void(*external_callback_func)(void);

 void configure_rtc_calendar(void)
{
     cd4:	b510      	push	{r4, lr}
     cd6:	b086      	sub	sp, #24
	/* Initialize and set time structure to default. */
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);

	/* Set defaults into configuration structure */
	config->prescaler           = RTC_CALENDAR_PRESCALER_DIV_1024;
     cd8:	aa01      	add	r2, sp, #4
     cda:	23a0      	movs	r3, #160	; 0xa0
     cdc:	011b      	lsls	r3, r3, #4
     cde:	8013      	strh	r3, [r2, #0]
	config->clear_on_match      = false;
     ce0:	2300      	movs	r3, #0
     ce2:	7093      	strb	r3, [r2, #2]
	config->continuously_update = false;
     ce4:	70d3      	strb	r3, [r2, #3]
	config->clock_24h           = false;
     ce6:	7113      	strb	r3, [r2, #4]
	config->year_init_value     = 2000;
     ce8:	21fa      	movs	r1, #250	; 0xfa
     cea:	00c9      	lsls	r1, r1, #3
     cec:	80d1      	strh	r1, [r2, #6]
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		config->alarm[i].time = time;
     cee:	a803      	add	r0, sp, #12
     cf0:	7003      	strb	r3, [r0, #0]
     cf2:	4668      	mov	r0, sp
     cf4:	7343      	strb	r3, [r0, #13]
     cf6:	4668      	mov	r0, sp
     cf8:	7383      	strb	r3, [r0, #14]
     cfa:	4668      	mov	r0, sp
     cfc:	73c3      	strb	r3, [r0, #15]
     cfe:	2301      	movs	r3, #1
     d00:	a804      	add	r0, sp, #16
     d02:	7003      	strb	r3, [r0, #0]
     d04:	4668      	mov	r0, sp
     d06:	7443      	strb	r3, [r0, #17]
     d08:	466b      	mov	r3, sp
     d0a:	8259      	strh	r1, [r3, #18]
		config->alarm[i].mask = RTC_CALENDAR_ALARM_MASK_YEAR;
     d0c:	2306      	movs	r3, #6
     d0e:	7413      	strb	r3, [r2, #16]
	/* Initialize RTC in calendar mode. */
	struct rtc_calendar_config config_rtc_calendar2;
	rtc_calendar_get_config_defaults(&config_rtc_calendar2);
	
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar2);
     d10:	4c09      	ldr	r4, [pc, #36]	; (d38 <configure_rtc_calendar+0x64>)
     d12:	1c20      	adds	r0, r4, #0
     d14:	4909      	ldr	r1, [pc, #36]	; (d3c <configure_rtc_calendar+0x68>)
     d16:	4b0a      	ldr	r3, [pc, #40]	; (d40 <configure_rtc_calendar+0x6c>)
     d18:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     d1a:	6821      	ldr	r1, [r4, #0]
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     d1c:	2208      	movs	r2, #8
     d1e:	4b09      	ldr	r3, [pc, #36]	; (d44 <configure_rtc_calendar+0x70>)
     d20:	601a      	str	r2, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     d22:	6822      	ldr	r2, [r4, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     d24:	7a93      	ldrb	r3, [r2, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
     d26:	b25b      	sxtb	r3, r3
     d28:	2b00      	cmp	r3, #0
     d2a:	dbfb      	blt.n	d24 <configure_rtc_calendar+0x50>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_ENABLE;
     d2c:	880a      	ldrh	r2, [r1, #0]
     d2e:	2302      	movs	r3, #2
     d30:	4313      	orrs	r3, r2
     d32:	800b      	strh	r3, [r1, #0]
	rtc_calendar_enable(&rtc_instance);
}
     d34:	b006      	add	sp, #24
     d36:	bd10      	pop	{r4, pc}
     d38:	20002444 	.word	0x20002444
     d3c:	40001400 	.word	0x40001400
     d40:	0000088d 	.word	0x0000088d
     d44:	e000e100 	.word	0xe000e100

00000d48 <configure_rtc_callbacks>:
// 	rtc_calendar_get_time(&rtc_instance, &test);
//	printf("\talarm!\r\n\r\nklockan r %02d:%02d:%02d %04d-%02d-%02d \n\r", test.hour, test.minute, test.second, test.year, test.month, test.day);
}

 void configure_rtc_callbacks( void(*callback_func)(void))
{
     d48:	b510      	push	{r4, lr}
	external_callback_func = callback_func;
     d4a:	4b06      	ldr	r3, [pc, #24]	; (d64 <configure_rtc_callbacks+0x1c>)
     d4c:	6018      	str	r0, [r3, #0]
	rtc_calendar_register_callback(	&rtc_instance, rtc_match_callback, RTC_CALENDAR_CALLBACK_ALARM_0);
     d4e:	4c06      	ldr	r4, [pc, #24]	; (d68 <configure_rtc_callbacks+0x20>)
     d50:	1c20      	adds	r0, r4, #0
     d52:	4906      	ldr	r1, [pc, #24]	; (d6c <configure_rtc_callbacks+0x24>)
     d54:	2200      	movs	r2, #0
     d56:	4b06      	ldr	r3, [pc, #24]	; (d70 <configure_rtc_callbacks+0x28>)
     d58:	4798      	blx	r3
	rtc_calendar_enable_callback(&rtc_instance, RTC_CALENDAR_CALLBACK_ALARM_0);
     d5a:	1c20      	adds	r0, r4, #0
     d5c:	2100      	movs	r1, #0
     d5e:	4b05      	ldr	r3, [pc, #20]	; (d74 <configure_rtc_callbacks+0x2c>)
     d60:	4798      	blx	r3
}
     d62:	bd10      	pop	{r4, pc}
     d64:	20002458 	.word	0x20002458
     d68:	20002444 	.word	0x20002444
     d6c:	00000c85 	.word	0x00000c85
     d70:	00000949 	.word	0x00000949
     d74:	00000969 	.word	0x00000969

00000d78 <rtc_simple_configuration>:

//Set RTC from arguments and do cleanup relevant to this project
void rtc_simple_configuration(uint8_t interval, void(*callback_func)(void))
{
     d78:	b570      	push	{r4, r5, r6, lr}
     d7a:	b086      	sub	sp, #24
     d7c:	1c0d      	adds	r5, r1, #0
 * \param[out] time  Time structure to initialize.
 */
static inline void rtc_calendar_get_time_defaults(
		struct rtc_calendar_time *const time)
{
	time->second = 0;
     d7e:	ac04      	add	r4, sp, #16
     d80:	2300      	movs	r3, #0
     d82:	7023      	strb	r3, [r4, #0]
	time->minute = 0;
     d84:	7063      	strb	r3, [r4, #1]
	time->hour   = 0;
     d86:	70a3      	strb	r3, [r4, #2]
	time->pm     = 0;
     d88:	70e3      	strb	r3, [r4, #3]
	time->day 	 = 1;
     d8a:	2601      	movs	r6, #1
     d8c:	7126      	strb	r6, [r4, #4]
	//Set up RTC
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);
	time.year = 2015;
     d8e:	4b0c      	ldr	r3, [pc, #48]	; (dc0 <rtc_simple_configuration+0x48>)
     d90:	80e3      	strh	r3, [r4, #6]
	time.month = 10;
     d92:	230a      	movs	r3, #10
     d94:	7163      	strb	r3, [r4, #5]
	time.day = 1;
	time.hour = 0;
	time.minute = 0;
	time.second = 0;
	/* Configure and enable RTC */
	configure_rtc_calendar();
     d96:	4b0b      	ldr	r3, [pc, #44]	; (dc4 <rtc_simple_configuration+0x4c>)
     d98:	4798      	blx	r3
	/* Configure and enable callback */
	configure_rtc_callbacks(callback_func);
     d9a:	1c28      	adds	r0, r5, #0
     d9c:	4b0a      	ldr	r3, [pc, #40]	; (dc8 <rtc_simple_configuration+0x50>)
     d9e:	4798      	blx	r3
	/* Set current time. */
	rtc_calendar_set_time(&rtc_instance, &time);
     da0:	4d0a      	ldr	r5, [pc, #40]	; (dcc <rtc_simple_configuration+0x54>)
     da2:	1c28      	adds	r0, r5, #0
     da4:	1c21      	adds	r1, r4, #0
     da6:	4b0a      	ldr	r3, [pc, #40]	; (dd0 <rtc_simple_configuration+0x58>)
     da8:	4798      	blx	r3
	struct rtc_calendar_alarm_time alarm;
	
	alarm.time = time;
     daa:	a901      	add	r1, sp, #4
     dac:	1c0b      	adds	r3, r1, #0
     dae:	cc05      	ldmia	r4!, {r0, r2}
     db0:	c305      	stmia	r3!, {r0, r2}
	alarm.mask = RTC_CALENDAR_ALARM_MASK_SEC;	//Match only on seconds
     db2:	720e      	strb	r6, [r1, #8]
	
	rtc_calendar_set_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);	
     db4:	1c28      	adds	r0, r5, #0
     db6:	2200      	movs	r2, #0
     db8:	4b06      	ldr	r3, [pc, #24]	; (dd4 <rtc_simple_configuration+0x5c>)
     dba:	4798      	blx	r3
     dbc:	b006      	add	sp, #24
     dbe:	bd70      	pop	{r4, r5, r6, pc}
     dc0:	000007df 	.word	0x000007df
     dc4:	00000cd5 	.word	0x00000cd5
     dc8:	00000d49 	.word	0x00000d49
     dcc:	20002444 	.word	0x20002444
     dd0:	00000841 	.word	0x00000841
     dd4:	00000859 	.word	0x00000859

00000dd8 <usart_write_callback>:
}

void usart_write_callback(struct usart_module *const usart_module)
{
	//Write callback
}
     dd8:	4770      	bx	lr
     dda:	46c0      	nop			; (mov r8, r8)

00000ddc <usart_read_callback>:
	
	return result;
}

void usart_read_callback(struct usart_module *const usart_module)
{
     ddc:	b508      	push	{r3, lr}
	if(incoming_byte[0] == '\n') {
     dde:	4b10      	ldr	r3, [pc, #64]	; (e20 <usart_read_callback+0x44>)
     de0:	781b      	ldrb	r3, [r3, #0]
     de2:	2b0a      	cmp	r3, #10
     de4:	d10a      	bne.n	dfc <usart_read_callback+0x20>
		if(SIM808_buf.position > 1) {
     de6:	2380      	movs	r3, #128	; 0x80
     de8:	4a0e      	ldr	r2, [pc, #56]	; (e24 <usart_read_callback+0x48>)
     dea:	5cd3      	ldrb	r3, [r2, r3]
     dec:	2b01      	cmp	r3, #1
     dee:	d911      	bls.n	e14 <usart_read_callback+0x38>
			SIM808_buf.command[SIM808_buf.position] = '\0';
     df0:	2100      	movs	r1, #0
     df2:	54d1      	strb	r1, [r2, r3]
			SIM808_buf.available = 1;
     df4:	2101      	movs	r1, #1
     df6:	2381      	movs	r3, #129	; 0x81
     df8:	54d1      	strb	r1, [r2, r3]
     dfa:	e00b      	b.n	e14 <usart_read_callback+0x38>
		}
	}
	else if(incoming_byte[0] != '\r'){
     dfc:	4b08      	ldr	r3, [pc, #32]	; (e20 <usart_read_callback+0x44>)
     dfe:	781b      	ldrb	r3, [r3, #0]
     e00:	2b0d      	cmp	r3, #13
     e02:	d007      	beq.n	e14 <usart_read_callback+0x38>
		SIM808_buf.command[SIM808_buf.position] = incoming_byte[0];
     e04:	4b07      	ldr	r3, [pc, #28]	; (e24 <usart_read_callback+0x48>)
     e06:	2280      	movs	r2, #128	; 0x80
     e08:	5c99      	ldrb	r1, [r3, r2]
     e0a:	4805      	ldr	r0, [pc, #20]	; (e20 <usart_read_callback+0x44>)
     e0c:	7800      	ldrb	r0, [r0, #0]
     e0e:	5458      	strb	r0, [r3, r1]
		SIM808_buf.position++;
     e10:	3101      	adds	r1, #1
     e12:	5499      	strb	r1, [r3, r2]
	}
	
	usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
     e14:	4804      	ldr	r0, [pc, #16]	; (e28 <usart_read_callback+0x4c>)
     e16:	4902      	ldr	r1, [pc, #8]	; (e20 <usart_read_callback+0x44>)
     e18:	2201      	movs	r2, #1
     e1a:	4b04      	ldr	r3, [pc, #16]	; (e2c <usart_read_callback+0x50>)
     e1c:	4798      	blx	r3
}
     e1e:	bd08      	pop	{r3, pc}
     e20:	20000b28 	.word	0x20000b28
     e24:	20000b8c 	.word	0x20000b8c
     e28:	20002410 	.word	0x20002410
     e2c:	00002a6d 	.word	0x00002a6d

00000e30 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
     e30:	b570      	push	{r4, r5, r6, lr}
     e32:	b082      	sub	sp, #8
     e34:	1c05      	adds	r5, r0, #0
     e36:	1c0e      	adds	r6, r1, #0
	uint16_t temp = 0;
     e38:	2200      	movs	r2, #0
     e3a:	466b      	mov	r3, sp
     e3c:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
     e3e:	4c06      	ldr	r4, [pc, #24]	; (e58 <usart_serial_getchar+0x28>)
     e40:	1c28      	adds	r0, r5, #0
     e42:	4669      	mov	r1, sp
     e44:	3106      	adds	r1, #6
     e46:	47a0      	blx	r4
     e48:	2800      	cmp	r0, #0
     e4a:	d1f9      	bne.n	e40 <usart_serial_getchar+0x10>

	*c = temp;
     e4c:	466b      	mov	r3, sp
     e4e:	3306      	adds	r3, #6
     e50:	881b      	ldrh	r3, [r3, #0]
     e52:	7033      	strb	r3, [r6, #0]
}
     e54:	b002      	add	sp, #8
     e56:	bd70      	pop	{r4, r5, r6, pc}
     e58:	0000298d 	.word	0x0000298d

00000e5c <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
     e5c:	b570      	push	{r4, r5, r6, lr}
     e5e:	1c06      	adds	r6, r0, #0
     e60:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=usart_write_wait(module, c));
     e62:	4c03      	ldr	r4, [pc, #12]	; (e70 <usart_serial_putchar+0x14>)
     e64:	1c30      	adds	r0, r6, #0
     e66:	1c29      	adds	r1, r5, #0
     e68:	47a0      	blx	r4
     e6a:	2800      	cmp	r0, #0
     e6c:	d1fa      	bne.n	e64 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
     e6e:	bd70      	pop	{r4, r5, r6, pc}
     e70:	00002961 	.word	0x00002961

00000e74 <sim808_send_command>:
	delay_ms(500);		

	return res;
}

void sim808_send_command(command cmd) {
     e74:	b570      	push	{r4, r5, r6, lr}
     e76:	b084      	sub	sp, #16
     e78:	466c      	mov	r4, sp
     e7a:	9000      	str	r0, [sp, #0]
     e7c:	9101      	str	r1, [sp, #4]
     e7e:	9202      	str	r2, [sp, #8]
	//uint8_t send_string_len = strlen(cmd.cmd)+2;
	//char send_string[50];
	last_command = cmd;
     e80:	4a05      	ldr	r2, [pc, #20]	; (e98 <sim808_send_command+0x24>)
     e82:	1c11      	adds	r1, r2, #0
     e84:	cc61      	ldmia	r4!, {r0, r5, r6}
     e86:	c161      	stmia	r1!, {r0, r5, r6}
     e88:	600b      	str	r3, [r1, #0]
	printf("%s\r\n", cmd.cmd);
     e8a:	4804      	ldr	r0, [pc, #16]	; (e9c <sim808_send_command+0x28>)
     e8c:	9900      	ldr	r1, [sp, #0]
     e8e:	4b04      	ldr	r3, [pc, #16]	; (ea0 <sim808_send_command+0x2c>)
     e90:	4798      	blx	r3
}
     e92:	b004      	add	sp, #16
     e94:	bd70      	pop	{r4, r5, r6, pc}
     e96:	46c0      	nop			; (mov r8, r8)
     e98:	20000b5c 	.word	0x20000b5c
     e9c:	0000b374 	.word	0x0000b374
     ea0:	0000449d 	.word	0x0000449d

00000ea4 <sim808_parse_response>:
	
	return 0;
	
}

uint8_t sim808_parse_response() {
     ea4:	b570      	push	{r4, r5, r6, lr}
     ea6:	b082      	sub	sp, #8
	volatile uint8_t result = 0;
     ea8:	2200      	movs	r2, #0
     eaa:	466b      	mov	r3, sp
     eac:	71da      	strb	r2, [r3, #7]
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
     eae:	4e24      	ldr	r6, [pc, #144]	; (f40 <sim808_parse_response+0x9c>)
     eb0:	2380      	movs	r3, #128	; 0x80
     eb2:	5cf3      	ldrb	r3, [r6, r3]
     eb4:	466c      	mov	r4, sp
     eb6:	71a3      	strb	r3, [r4, #6]
	volatile uint8_t resp_len = strlen(last_command.expected_response);
     eb8:	4b22      	ldr	r3, [pc, #136]	; (f44 <sim808_parse_response+0xa0>)
     eba:	685d      	ldr	r5, [r3, #4]
     ebc:	1c28      	adds	r0, r5, #0
     ebe:	4b22      	ldr	r3, [pc, #136]	; (f48 <sim808_parse_response+0xa4>)
     ec0:	4798      	blx	r3
     ec2:	b2c0      	uxtb	r0, r0
     ec4:	466b      	mov	r3, sp
     ec6:	7160      	strb	r0, [r4, #5]
	
	volatile char originalChar = SIM808_buf.command[resp_len];
     ec8:	7962      	ldrb	r2, [r4, #5]
}

uint8_t sim808_parse_response() {
	volatile uint8_t result = 0;
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
	volatile uint8_t resp_len = strlen(last_command.expected_response);
     eca:	3305      	adds	r3, #5
	
	volatile char originalChar = SIM808_buf.command[resp_len];
     ecc:	b2d2      	uxtb	r2, r2
     ece:	5cb1      	ldrb	r1, [r6, r2]
     ed0:	aa01      	add	r2, sp, #4
     ed2:	7011      	strb	r1, [r2, #0]
	if(cmp_cmd_len > resp_len) {
     ed4:	79a2      	ldrb	r2, [r4, #6]
     ed6:	781b      	ldrb	r3, [r3, #0]
     ed8:	b2d2      	uxtb	r2, r2
     eda:	429a      	cmp	r2, r3
     edc:	d905      	bls.n	eea <sim808_parse_response+0x46>
		SIM808_buf.command[resp_len] = '\0';
     ede:	466b      	mov	r3, sp
     ee0:	3305      	adds	r3, #5
     ee2:	781b      	ldrb	r3, [r3, #0]
     ee4:	b2db      	uxtb	r3, r3
     ee6:	2100      	movs	r1, #0
     ee8:	54f1      	strb	r1, [r6, r3]
	}
	
	if(strcmp(SIM808_buf.command, last_command.expected_response) == 0) {
     eea:	4815      	ldr	r0, [pc, #84]	; (f40 <sim808_parse_response+0x9c>)
     eec:	1c29      	adds	r1, r5, #0
     eee:	4b17      	ldr	r3, [pc, #92]	; (f4c <sim808_parse_response+0xa8>)
     ef0:	4798      	blx	r3
     ef2:	2800      	cmp	r0, #0
     ef4:	d102      	bne.n	efc <sim808_parse_response+0x58>
		result = 1;
     ef6:	2201      	movs	r2, #1
     ef8:	466b      	mov	r3, sp
     efa:	71da      	strb	r2, [r3, #7]
	}
	
	SIM808_buf.command[resp_len] = originalChar;	//Reset to original state after comparison
     efc:	466b      	mov	r3, sp
     efe:	3305      	adds	r3, #5
     f00:	781b      	ldrb	r3, [r3, #0]
     f02:	b2db      	uxtb	r3, r3
     f04:	aa01      	add	r2, sp, #4
     f06:	7811      	ldrb	r1, [r2, #0]
     f08:	4a0d      	ldr	r2, [pc, #52]	; (f40 <sim808_parse_response+0x9c>)
     f0a:	54d1      	strb	r1, [r2, r3]
	
	if(last_command.callback_enabled) {
     f0c:	4b0d      	ldr	r3, [pc, #52]	; (f44 <sim808_parse_response+0xa0>)
     f0e:	7a1b      	ldrb	r3, [r3, #8]
     f10:	2b00      	cmp	r3, #0
     f12:	d006      	beq.n	f22 <sim808_parse_response+0x7e>
		(*last_command.response_cb)(result, SIM808_buf.command);	
     f14:	466b      	mov	r3, sp
     f16:	79d8      	ldrb	r0, [r3, #7]
     f18:	b2c0      	uxtb	r0, r0
     f1a:	4b0a      	ldr	r3, [pc, #40]	; (f44 <sim808_parse_response+0xa0>)
     f1c:	68db      	ldr	r3, [r3, #12]
     f1e:	1c11      	adds	r1, r2, #0
     f20:	4798      	blx	r3
	}
	
	SIM808_buf.available = 0;
     f22:	4807      	ldr	r0, [pc, #28]	; (f40 <sim808_parse_response+0x9c>)
     f24:	2300      	movs	r3, #0
     f26:	2281      	movs	r2, #129	; 0x81
     f28:	5483      	strb	r3, [r0, r2]
	SIM808_buf.position = 0;
     f2a:	2280      	movs	r2, #128	; 0x80
     f2c:	5483      	strb	r3, [r0, r2]
	memset(SIM808_buf.command, 0, sizeof(unsigned char)*COMMAND_BUFFER_SIZE);
     f2e:	2100      	movs	r1, #0
     f30:	4b07      	ldr	r3, [pc, #28]	; (f50 <sim808_parse_response+0xac>)
     f32:	4798      	blx	r3
	
	return result;
     f34:	466b      	mov	r3, sp
     f36:	79d8      	ldrb	r0, [r3, #7]
     f38:	b2c0      	uxtb	r0, r0
}
     f3a:	b002      	add	sp, #8
     f3c:	bd70      	pop	{r4, r5, r6, pc}
     f3e:	46c0      	nop			; (mov r8, r8)
     f40:	20000b8c 	.word	0x20000b8c
     f44:	20000b5c 	.word	0x20000b5c
     f48:	0000461d 	.word	0x0000461d
     f4c:	00004609 	.word	0x00004609
     f50:	0000448b 	.word	0x0000448b

00000f54 <sim808_parse_response_wait>:
	//char send_string[50];
	last_command = cmd;
	printf("%s\r\n", cmd.cmd);
}

uint8_t sim808_parse_response_wait(uint16_t timeout) {
     f54:	b5f0      	push	{r4, r5, r6, r7, lr}
     f56:	b083      	sub	sp, #12
     f58:	1c05      	adds	r5, r0, #0
	volatile uint16_t i = 0;
     f5a:	466b      	mov	r3, sp
     f5c:	2200      	movs	r2, #0
     f5e:	80da      	strh	r2, [r3, #6]
     f60:	3306      	adds	r3, #6
	
	while(i < timeout) {
     f62:	881b      	ldrh	r3, [r3, #0]
     f64:	b29b      	uxth	r3, r3
     f66:	4298      	cmp	r0, r3
     f68:	d91c      	bls.n	fa4 <sim808_parse_response_wait+0x50>
		if(SIM808_buf.available == 1) {
     f6a:	2381      	movs	r3, #129	; 0x81
     f6c:	4a0f      	ldr	r2, [pc, #60]	; (fac <sim808_parse_response_wait+0x58>)
     f6e:	5cd3      	ldrb	r3, [r2, r3]
     f70:	2b01      	cmp	r3, #1
     f72:	d107      	bne.n	f84 <sim808_parse_response_wait+0x30>
     f74:	e003      	b.n	f7e <sim808_parse_response_wait+0x2a>
     f76:	2381      	movs	r3, #129	; 0x81
     f78:	5cfb      	ldrb	r3, [r7, r3]
     f7a:	2b01      	cmp	r3, #1
     f7c:	d106      	bne.n	f8c <sim808_parse_response_wait+0x38>
			return sim808_parse_response();
     f7e:	4b0c      	ldr	r3, [pc, #48]	; (fb0 <sim808_parse_response_wait+0x5c>)
     f80:	4798      	blx	r3
     f82:	e010      	b.n	fa6 <sim808_parse_response_wait+0x52>
		}
		delay_ms(1);
     f84:	4e0b      	ldr	r6, [pc, #44]	; (fb4 <sim808_parse_response_wait+0x60>)
		i++;
     f86:	466c      	mov	r4, sp
     f88:	3406      	adds	r4, #6

uint8_t sim808_parse_response_wait(uint16_t timeout) {
	volatile uint16_t i = 0;
	
	while(i < timeout) {
		if(SIM808_buf.available == 1) {
     f8a:	4f08      	ldr	r7, [pc, #32]	; (fac <sim808_parse_response_wait+0x58>)
			return sim808_parse_response();
		}
		delay_ms(1);
     f8c:	2001      	movs	r0, #1
     f8e:	47b0      	blx	r6
		i++;
     f90:	8823      	ldrh	r3, [r4, #0]
     f92:	3301      	adds	r3, #1
     f94:	b29b      	uxth	r3, r3
     f96:	8023      	strh	r3, [r4, #0]
}

uint8_t sim808_parse_response_wait(uint16_t timeout) {
	volatile uint16_t i = 0;
	
	while(i < timeout) {
     f98:	8823      	ldrh	r3, [r4, #0]
     f9a:	b29b      	uxth	r3, r3
     f9c:	42ab      	cmp	r3, r5
     f9e:	d3ea      	bcc.n	f76 <sim808_parse_response_wait+0x22>
		}
		delay_ms(1);
		i++;
	}
	
	return 0;
     fa0:	2000      	movs	r0, #0
     fa2:	e000      	b.n	fa6 <sim808_parse_response_wait+0x52>
     fa4:	2000      	movs	r0, #0
	
}
     fa6:	b003      	add	sp, #12
     fa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     faa:	46c0      	nop			; (mov r8, r8)
     fac:	20000b8c 	.word	0x20000b8c
     fb0:	00000ea5 	.word	0x00000ea5
     fb4:	00001939 	.word	0x00001939

00000fb8 <sim808_reset>:
	} while(connection == 0);


}

void sim808_reset() {
     fb8:	b570      	push	{r4, r5, r6, lr}

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     fba:	4d0e      	ldr	r5, [pc, #56]	; (ff4 <sim808_reset+0x3c>)
     fbc:	2680      	movs	r6, #128	; 0x80
     fbe:	0536      	lsls	r6, r6, #20
     fc0:	616e      	str	r6, [r5, #20]
	port_pin_set_output_level(SIM808_RESET_PIN, false);
	delay_ms(3000);
     fc2:	480d      	ldr	r0, [pc, #52]	; (ff8 <sim808_reset+0x40>)
     fc4:	4c0d      	ldr	r4, [pc, #52]	; (ffc <sim808_reset+0x44>)
     fc6:	47a0      	blx	r4
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     fc8:	61ae      	str	r6, [r5, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	delay_ms(100);
     fca:	2064      	movs	r0, #100	; 0x64
     fcc:	47a0      	blx	r4
	} else {
		port_base->OUTCLR.reg = pin_mask;
     fce:	616e      	str	r6, [r5, #20]
	port_pin_set_output_level(SIM808_RESET_PIN, false);
	delay_ms(4000);
     fd0:	20fa      	movs	r0, #250	; 0xfa
     fd2:	0100      	lsls	r0, r0, #4
     fd4:	47a0      	blx	r4
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     fd6:	61ae      	str	r6, [r5, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	
	sim808_send_command(CMD_GPS_PWR_ON);	//Enable GPS
     fd8:	4b09      	ldr	r3, [pc, #36]	; (1000 <sim808_reset+0x48>)
     fda:	6818      	ldr	r0, [r3, #0]
     fdc:	6859      	ldr	r1, [r3, #4]
     fde:	689a      	ldr	r2, [r3, #8]
     fe0:	68db      	ldr	r3, [r3, #12]
     fe2:	4d08      	ldr	r5, [pc, #32]	; (1004 <sim808_reset+0x4c>)
     fe4:	47a8      	blx	r5
	sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
     fe6:	20fa      	movs	r0, #250	; 0xfa
     fe8:	0040      	lsls	r0, r0, #1
     fea:	4b07      	ldr	r3, [pc, #28]	; (1008 <sim808_reset+0x50>)
     fec:	4798      	blx	r3
	delay_ms(200);
     fee:	20c8      	movs	r0, #200	; 0xc8
     ff0:	47a0      	blx	r4
}
     ff2:	bd70      	pop	{r4, r5, r6, pc}
     ff4:	41004400 	.word	0x41004400
     ff8:	00000bb8 	.word	0x00000bb8
     ffc:	00001939 	.word	0x00001939
    1000:	20000b3c 	.word	0x20000b3c
    1004:	00000e75 	.word	0x00000e75
    1008:	00000f55 	.word	0x00000f55

0000100c <sim808_init_http>:

void sim808_init_http() {
    100c:	b5f0      	push	{r4, r5, r6, r7, lr}
    100e:	4657      	mov	r7, sl
    1010:	464e      	mov	r6, r9
    1012:	4645      	mov	r5, r8
    1014:	b4e0      	push	{r5, r6, r7}
    1016:	b086      	sub	sp, #24
	volatile uint8_t result = 0;
    1018:	466b      	mov	r3, sp
    101a:	2200      	movs	r2, #0
    101c:	75da      	strb	r2, [r3, #23]
	uint8_t fail_counter = 0;
	result = 1;
    101e:	2101      	movs	r1, #1
    1020:	75d9      	strb	r1, [r3, #23]
	command cmd;
	cmd.expected_response = "OK";
    1022:	ab01      	add	r3, sp, #4
    1024:	4940      	ldr	r1, [pc, #256]	; (1128 <sim808_init_http+0x11c>)
    1026:	9102      	str	r1, [sp, #8]
	cmd.callback_enabled = 0;
    1028:	721a      	strb	r2, [r3, #8]
	delay_ms(200);
}

void sim808_init_http() {
	volatile uint8_t result = 0;
	uint8_t fail_counter = 0;
    102a:	4691      	mov	r9, r2
	command cmd;
	cmd.expected_response = "OK";
	cmd.callback_enabled = 0;
	
	do {
		cmd.cmd = "AT+SAPBR=3,1,\"CONTYPE\",\"GPRS\"";
    102c:	4b3f      	ldr	r3, [pc, #252]	; (112c <sim808_init_http+0x120>)
    102e:	469a      	mov	sl, r3
		sim808_send_command(cmd);
    1030:	4d3f      	ldr	r5, [pc, #252]	; (1130 <sim808_init_http+0x124>)
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    1032:	4c40      	ldr	r4, [pc, #256]	; (1134 <sim808_init_http+0x128>)
	cmd.expected_response = "OK";
	cmd.callback_enabled = 0;
	
	do {
		cmd.cmd = "AT+SAPBR=3,1,\"CONTYPE\",\"GPRS\"";
		sim808_send_command(cmd);
    1034:	4650      	mov	r0, sl
    1036:	9902      	ldr	r1, [sp, #8]
    1038:	9a03      	ldr	r2, [sp, #12]
    103a:	9b04      	ldr	r3, [sp, #16]
    103c:	47a8      	blx	r5
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    103e:	23fa      	movs	r3, #250	; 0xfa
    1040:	005b      	lsls	r3, r3, #1
    1042:	4698      	mov	r8, r3
    1044:	1c18      	adds	r0, r3, #0
    1046:	47a0      	blx	r4
		delay_ms(400);
    1048:	27c8      	movs	r7, #200	; 0xc8
    104a:	007f      	lsls	r7, r7, #1
    104c:	1c38      	adds	r0, r7, #0
    104e:	4e3a      	ldr	r6, [pc, #232]	; (1138 <sim808_init_http+0x12c>)
    1050:	47b0      	blx	r6
		
		cmd.cmd = "AT+SAPBR=3,1,\"APN\",\"online.telia.se\"";
		sim808_send_command(cmd);
    1052:	483a      	ldr	r0, [pc, #232]	; (113c <sim808_init_http+0x130>)
    1054:	9902      	ldr	r1, [sp, #8]
    1056:	9a03      	ldr	r2, [sp, #12]
    1058:	9b04      	ldr	r3, [sp, #16]
    105a:	47a8      	blx	r5
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    105c:	4640      	mov	r0, r8
    105e:	47a0      	blx	r4
		delay_ms(400);
    1060:	1c38      	adds	r0, r7, #0
    1062:	47b0      	blx	r6
			
		cmd.cmd = "AT+HTTPINIT";
		sim808_send_command(cmd);
    1064:	4836      	ldr	r0, [pc, #216]	; (1140 <sim808_init_http+0x134>)
    1066:	9902      	ldr	r1, [sp, #8]
    1068:	9a03      	ldr	r2, [sp, #12]
    106a:	9b04      	ldr	r3, [sp, #16]
    106c:	47a8      	blx	r5
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG);
    106e:	26fa      	movs	r6, #250	; 0xfa
    1070:	00f6      	lsls	r6, r6, #3
    1072:	1c30      	adds	r0, r6, #0
    1074:	47a0      	blx	r4

		cmd.cmd = "AT+HTTPPARA=\"CID\",1"; 							//Bearer profile identifier
		sim808_send_command(cmd);
    1076:	4833      	ldr	r0, [pc, #204]	; (1144 <sim808_init_http+0x138>)
    1078:	9902      	ldr	r1, [sp, #8]
    107a:	9a03      	ldr	r2, [sp, #12]
    107c:	9b04      	ldr	r3, [sp, #16]
    107e:	47a8      	blx	r5
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    1080:	1c30      	adds	r0, r6, #0
    1082:	47a0      	blx	r4
    1084:	2800      	cmp	r0, #0
    1086:	d102      	bne.n	108e <sim808_init_http+0x82>
    1088:	2200      	movs	r2, #0
    108a:	466b      	mov	r3, sp
    108c:	75da      	strb	r2, [r3, #23]
	
		cmd.cmd = "AT+HTTPPARA=\"UA\",\"FONA\"";					//User agent
		sim808_send_command(cmd);
    108e:	482e      	ldr	r0, [pc, #184]	; (1148 <sim808_init_http+0x13c>)
    1090:	9902      	ldr	r1, [sp, #8]
    1092:	9a03      	ldr	r2, [sp, #12]
    1094:	9b04      	ldr	r3, [sp, #16]
    1096:	4e26      	ldr	r6, [pc, #152]	; (1130 <sim808_init_http+0x124>)
    1098:	47b0      	blx	r6
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    109a:	20fa      	movs	r0, #250	; 0xfa
    109c:	00c0      	lsls	r0, r0, #3
    109e:	4b25      	ldr	r3, [pc, #148]	; (1134 <sim808_init_http+0x128>)
    10a0:	4798      	blx	r3
    10a2:	2800      	cmp	r0, #0
    10a4:	d102      	bne.n	10ac <sim808_init_http+0xa0>
    10a6:	2200      	movs	r2, #0
    10a8:	466b      	mov	r3, sp
    10aa:	75da      	strb	r2, [r3, #23]
	
		cmd.cmd = "AT+HTTPPARA=\"URL\",\"http://tripcomputer.azurewebsites.net/api/test/1\"";
		sim808_send_command(cmd);
    10ac:	4827      	ldr	r0, [pc, #156]	; (114c <sim808_init_http+0x140>)
    10ae:	9902      	ldr	r1, [sp, #8]
    10b0:	9a03      	ldr	r2, [sp, #12]
    10b2:	9b04      	ldr	r3, [sp, #16]
    10b4:	4e1e      	ldr	r6, [pc, #120]	; (1130 <sim808_init_http+0x124>)
    10b6:	47b0      	blx	r6
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    10b8:	20fa      	movs	r0, #250	; 0xfa
    10ba:	00c0      	lsls	r0, r0, #3
    10bc:	4b1d      	ldr	r3, [pc, #116]	; (1134 <sim808_init_http+0x128>)
    10be:	4798      	blx	r3
    10c0:	2800      	cmp	r0, #0
    10c2:	d102      	bne.n	10ca <sim808_init_http+0xbe>
    10c4:	2200      	movs	r2, #0
    10c6:	466b      	mov	r3, sp
    10c8:	75da      	strb	r2, [r3, #23]
	
		cmd.cmd = "AT+HTTPPARA=\"TIMEOUT\",30";
    10ca:	4821      	ldr	r0, [pc, #132]	; (1150 <sim808_init_http+0x144>)
    10cc:	9001      	str	r0, [sp, #4]
		sim808_send_command(cmd);
    10ce:	9902      	ldr	r1, [sp, #8]
    10d0:	9a03      	ldr	r2, [sp, #12]
    10d2:	9b04      	ldr	r3, [sp, #16]
    10d4:	4e16      	ldr	r6, [pc, #88]	; (1130 <sim808_init_http+0x124>)
    10d6:	47b0      	blx	r6
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    10d8:	20fa      	movs	r0, #250	; 0xfa
    10da:	00c0      	lsls	r0, r0, #3
    10dc:	4b15      	ldr	r3, [pc, #84]	; (1134 <sim808_init_http+0x128>)
    10de:	4798      	blx	r3
    10e0:	2800      	cmp	r0, #0
    10e2:	d102      	bne.n	10ea <sim808_init_http+0xde>
    10e4:	2200      	movs	r2, #0
    10e6:	466b      	mov	r3, sp
    10e8:	75da      	strb	r2, [r3, #23]
		
		if(result == 0) {
    10ea:	466b      	mov	r3, sp
    10ec:	3317      	adds	r3, #23
    10ee:	781b      	ldrb	r3, [r3, #0]
    10f0:	2b00      	cmp	r3, #0
    10f2:	d10d      	bne.n	1110 <sim808_init_http+0x104>
			if(fail_counter >= 3) {		//Could not connect to the network.
    10f4:	464b      	mov	r3, r9
    10f6:	2b02      	cmp	r3, #2
    10f8:	d901      	bls.n	10fe <sim808_init_http+0xf2>
				sim808_fail_to_connect_platform();
    10fa:	4b16      	ldr	r3, [pc, #88]	; (1154 <sim808_init_http+0x148>)
    10fc:	4798      	blx	r3
			}
			
			result = 1;
    10fe:	2201      	movs	r2, #1
    1100:	466b      	mov	r3, sp
    1102:	75da      	strb	r2, [r3, #23]
			fail_counter++;
    1104:	464b      	mov	r3, r9
    1106:	3301      	adds	r3, #1
    1108:	b2db      	uxtb	r3, r3
    110a:	4699      	mov	r9, r3
			sim808_reset();			
    110c:	4b12      	ldr	r3, [pc, #72]	; (1158 <sim808_init_http+0x14c>)
    110e:	4798      	blx	r3
		}
	} while(result == 0);
    1110:	466b      	mov	r3, sp
    1112:	3317      	adds	r3, #23
    1114:	781b      	ldrb	r3, [r3, #0]
    1116:	2b00      	cmp	r3, #0
    1118:	d08c      	beq.n	1034 <sim808_init_http+0x28>
}
    111a:	b006      	add	sp, #24
    111c:	bc1c      	pop	{r2, r3, r4}
    111e:	4690      	mov	r8, r2
    1120:	4699      	mov	r9, r3
    1122:	46a2      	mov	sl, r4
    1124:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1126:	46c0      	nop			; (mov r8, r8)
    1128:	0000b364 	.word	0x0000b364
    112c:	0000b37c 	.word	0x0000b37c
    1130:	00000e75 	.word	0x00000e75
    1134:	00000f55 	.word	0x00000f55
    1138:	00001939 	.word	0x00001939
    113c:	0000b39c 	.word	0x0000b39c
    1140:	0000b3c4 	.word	0x0000b3c4
    1144:	0000b3d0 	.word	0x0000b3d0
    1148:	0000b3e4 	.word	0x0000b3e4
    114c:	0000b3fc 	.word	0x0000b3fc
    1150:	0000b444 	.word	0x0000b444
    1154:	000009d1 	.word	0x000009d1
    1158:	00000fb9 	.word	0x00000fb9

0000115c <sim808_connect>:

uint8_t sim808_connect() {
    115c:	b5f0      	push	{r4, r5, r6, r7, lr}
    115e:	b087      	sub	sp, #28
	volatile uint8_t res = 1;
    1160:	2201      	movs	r2, #1
    1162:	466b      	mov	r3, sp
    1164:	75da      	strb	r2, [r3, #23]
	command cmd;
	cmd.expected_response = "OK";
    1166:	ac01      	add	r4, sp, #4
    1168:	4913      	ldr	r1, [pc, #76]	; (11b8 <sim808_connect+0x5c>)
    116a:	9102      	str	r1, [sp, #8]
	cmd.callback_enabled = 0;
    116c:	2300      	movs	r3, #0
    116e:	7223      	strb	r3, [r4, #8]
		
	cmd.cmd = "AT+SAPBR=0,1";									//Disconnect if connected
	sim808_send_command(cmd);
    1170:	4812      	ldr	r0, [pc, #72]	; (11bc <sim808_connect+0x60>)
    1172:	9a03      	ldr	r2, [sp, #12]
    1174:	9b04      	ldr	r3, [sp, #16]
    1176:	4f12      	ldr	r7, [pc, #72]	; (11c0 <sim808_connect+0x64>)
    1178:	47b8      	blx	r7
	sim808_parse_response_wait(SIM808_RECEIVE_DELAY_MEGALONG);
    117a:	4e12      	ldr	r6, [pc, #72]	; (11c4 <sim808_connect+0x68>)
    117c:	1c30      	adds	r0, r6, #0
    117e:	4d12      	ldr	r5, [pc, #72]	; (11c8 <sim808_connect+0x6c>)
    1180:	47a8      	blx	r5
	delay_ms(2000);
    1182:	20fa      	movs	r0, #250	; 0xfa
    1184:	00c0      	lsls	r0, r0, #3
    1186:	4b11      	ldr	r3, [pc, #68]	; (11cc <sim808_connect+0x70>)
    1188:	4798      	blx	r3
	
	cmd.cmd = "AT+SAPBR=1,1";									//Connect to network
    118a:	4811      	ldr	r0, [pc, #68]	; (11d0 <sim808_connect+0x74>)
    118c:	9001      	str	r0, [sp, #4]
	sim808_send_command(cmd);
    118e:	6861      	ldr	r1, [r4, #4]
    1190:	68a2      	ldr	r2, [r4, #8]
    1192:	68e3      	ldr	r3, [r4, #12]
    1194:	47b8      	blx	r7
	if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_MEGALONG)) res = 0;
    1196:	1c30      	adds	r0, r6, #0
    1198:	47a8      	blx	r5
    119a:	2800      	cmp	r0, #0
    119c:	d102      	bne.n	11a4 <sim808_connect+0x48>
    119e:	2200      	movs	r2, #0
    11a0:	466b      	mov	r3, sp
    11a2:	75da      	strb	r2, [r3, #23]
	delay_ms(500);		
    11a4:	20fa      	movs	r0, #250	; 0xfa
    11a6:	0040      	lsls	r0, r0, #1
    11a8:	4b08      	ldr	r3, [pc, #32]	; (11cc <sim808_connect+0x70>)
    11aa:	4798      	blx	r3

	return res;
    11ac:	466b      	mov	r3, sp
    11ae:	7dd8      	ldrb	r0, [r3, #23]
    11b0:	b2c0      	uxtb	r0, r0
}
    11b2:	b007      	add	sp, #28
    11b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    11b6:	46c0      	nop			; (mov r8, r8)
    11b8:	0000b364 	.word	0x0000b364
    11bc:	0000b460 	.word	0x0000b460
    11c0:	00000e75 	.word	0x00000e75
    11c4:	00002710 	.word	0x00002710
    11c8:	00000f55 	.word	0x00000f55
    11cc:	00001939 	.word	0x00001939
    11d0:	0000b470 	.word	0x0000b470

000011d4 <init_SIM808_uart>:
void usart_write_callback(struct usart_module *const usart_module)
{
	//Write callback
}

void init_SIM808_uart(void) {
    11d4:	b570      	push	{r4, r5, r6, lr}
    11d6:	b090      	sub	sp, #64	; 0x40
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    11d8:	2380      	movs	r3, #128	; 0x80
    11da:	05db      	lsls	r3, r3, #23
    11dc:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    11de:	2300      	movs	r3, #0
    11e0:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    11e2:	22ff      	movs	r2, #255	; 0xff
    11e4:	4668      	mov	r0, sp
    11e6:	8102      	strh	r2, [r0, #8]
	config->stopbits         = USART_STOPBITS_1;
    11e8:	2200      	movs	r2, #0
    11ea:	7283      	strb	r3, [r0, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    11ec:	72c3      	strb	r3, [r0, #11]
	config->baudrate         = 9600;
    11ee:	2196      	movs	r1, #150	; 0x96
    11f0:	0189      	lsls	r1, r1, #6
    11f2:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    11f4:	2101      	movs	r1, #1
    11f6:	2024      	movs	r0, #36	; 0x24
    11f8:	466c      	mov	r4, sp
    11fa:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    11fc:	2025      	movs	r0, #37	; 0x25
    11fe:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    1200:	2126      	movs	r1, #38	; 0x26
    1202:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    1204:	2127      	movs	r1, #39	; 0x27
    1206:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    1208:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    120a:	2188      	movs	r1, #136	; 0x88
    120c:	0349      	lsls	r1, r1, #13
    120e:	9103      	str	r1, [sp, #12]
	config->run_in_standby   = false;
    1210:	212c      	movs	r1, #44	; 0x2c
    1212:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    1214:	212d      	movs	r1, #45	; 0x2d
    1216:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    1218:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    121a:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    121c:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    121e:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    1220:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    1222:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    1224:	2313      	movs	r3, #19
    1226:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    1228:	7762      	strb	r2, [r4, #29]
	
	//Set clock to 8M
	uart_settings.generator_source = GCLK_GENERATOR_0;
	
	uart_settings.mux_setting = USART_RX_1_TX_2_XCK_3;
	uart_settings.pinmux_pad0 = PINMUX_PA10C_SERCOM0_PAD2; // Tx
    122a:	4b1f      	ldr	r3, [pc, #124]	; (12a8 <init_SIM808_uart+0xd4>)
    122c:	930c      	str	r3, [sp, #48]	; 0x30
	uart_settings.pinmux_pad1 = PINMUX_PA09C_SERCOM0_PAD1; // Rx
    122e:	4b1f      	ldr	r3, [pc, #124]	; (12ac <init_SIM808_uart+0xd8>)
    1230:	930d      	str	r3, [sp, #52]	; 0x34
	uart_settings.pinmux_pad2 = PINMUX_UNUSED;
    1232:	2301      	movs	r3, #1
    1234:	425b      	negs	r3, r3
    1236:	930e      	str	r3, [sp, #56]	; 0x38
	uart_settings.pinmux_pad3 = PINMUX_UNUSED;
    1238:	930f      	str	r3, [sp, #60]	; 0x3c
	uart_settings.baudrate = 9600;
	while (usart_init(&SIM808_usart, SERCOM0, &uart_settings) != STATUS_OK){}
    123a:	4e1d      	ldr	r6, [pc, #116]	; (12b0 <init_SIM808_uart+0xdc>)
    123c:	4d1d      	ldr	r5, [pc, #116]	; (12b4 <init_SIM808_uart+0xe0>)
    123e:	4c1e      	ldr	r4, [pc, #120]	; (12b8 <init_SIM808_uart+0xe4>)
    1240:	1c30      	adds	r0, r6, #0
    1242:	1c29      	adds	r1, r5, #0
    1244:	466a      	mov	r2, sp
    1246:	47a0      	blx	r4
    1248:	2800      	cmp	r0, #0
    124a:	d1f9      	bne.n	1240 <init_SIM808_uart+0x6c>
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    124c:	4c18      	ldr	r4, [pc, #96]	; (12b0 <init_SIM808_uart+0xdc>)
    124e:	4b1b      	ldr	r3, [pc, #108]	; (12bc <init_SIM808_uart+0xe8>)
    1250:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    1252:	4a1b      	ldr	r2, [pc, #108]	; (12c0 <init_SIM808_uart+0xec>)
    1254:	4b1b      	ldr	r3, [pc, #108]	; (12c4 <init_SIM808_uart+0xf0>)
    1256:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    1258:	4a1b      	ldr	r2, [pc, #108]	; (12c8 <init_SIM808_uart+0xf4>)
    125a:	4b1c      	ldr	r3, [pc, #112]	; (12cc <init_SIM808_uart+0xf8>)
    125c:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    125e:	1c20      	adds	r0, r4, #0
    1260:	4914      	ldr	r1, [pc, #80]	; (12b4 <init_SIM808_uart+0xe0>)
    1262:	466a      	mov	r2, sp
    1264:	4b14      	ldr	r3, [pc, #80]	; (12b8 <init_SIM808_uart+0xe4>)
    1266:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    1268:	4e19      	ldr	r6, [pc, #100]	; (12d0 <init_SIM808_uart+0xfc>)
    126a:	6833      	ldr	r3, [r6, #0]
    126c:	6898      	ldr	r0, [r3, #8]
    126e:	2100      	movs	r1, #0
    1270:	4d18      	ldr	r5, [pc, #96]	; (12d4 <init_SIM808_uart+0x100>)
    1272:	47a8      	blx	r5
	setbuf(stdin, NULL);
    1274:	6833      	ldr	r3, [r6, #0]
    1276:	6858      	ldr	r0, [r3, #4]
    1278:	2100      	movs	r1, #0
    127a:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    127c:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    127e:	1c28      	adds	r0, r5, #0
    1280:	4b15      	ldr	r3, [pc, #84]	; (12d8 <init_SIM808_uart+0x104>)
    1282:	4798      	blx	r3
    1284:	231f      	movs	r3, #31
    1286:	4018      	ands	r0, r3
    1288:	2301      	movs	r3, #1
    128a:	4083      	lsls	r3, r0
    128c:	1c18      	adds	r0, r3, #0
    128e:	4b13      	ldr	r3, [pc, #76]	; (12dc <init_SIM808_uart+0x108>)
    1290:	6018      	str	r0, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1292:	6822      	ldr	r2, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1294:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1296:	2b00      	cmp	r3, #0
    1298:	d1fc      	bne.n	1294 <init_SIM808_uart+0xc0>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    129a:	682a      	ldr	r2, [r5, #0]
    129c:	2302      	movs	r3, #2
    129e:	4313      	orrs	r3, r2
    12a0:	602b      	str	r3, [r5, #0]
	
	stdio_serial_init(&SIM808_usart, SERCOM0, &uart_settings);
	usart_enable(&SIM808_usart);
}
    12a2:	b010      	add	sp, #64	; 0x40
    12a4:	bd70      	pop	{r4, r5, r6, pc}
    12a6:	46c0      	nop			; (mov r8, r8)
    12a8:	000a0002 	.word	0x000a0002
    12ac:	00090002 	.word	0x00090002
    12b0:	20002410 	.word	0x20002410
    12b4:	42000800 	.word	0x42000800
    12b8:	00002669 	.word	0x00002669
    12bc:	200024cc 	.word	0x200024cc
    12c0:	00000e5d 	.word	0x00000e5d
    12c4:	200024c8 	.word	0x200024c8
    12c8:	00000e31 	.word	0x00000e31
    12cc:	200024c4 	.word	0x200024c4
    12d0:	20000070 	.word	0x20000070
    12d4:	000044d1 	.word	0x000044d1
    12d8:	00002589 	.word	0x00002589
    12dc:	e000e100 	.word	0xe000e100

000012e0 <init_sim808_usart_callbacks>:

void init_sim808_usart_callbacks(void)
{
    12e0:	b510      	push	{r4, lr}
	usart_register_callback(&SIM808_usart, usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
    12e2:	4c06      	ldr	r4, [pc, #24]	; (12fc <init_sim808_usart_callbacks+0x1c>)
    12e4:	1c20      	adds	r0, r4, #0
    12e6:	4906      	ldr	r1, [pc, #24]	; (1300 <init_sim808_usart_callbacks+0x20>)
    12e8:	2200      	movs	r2, #0
    12ea:	4b06      	ldr	r3, [pc, #24]	; (1304 <init_sim808_usart_callbacks+0x24>)
    12ec:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    12ee:	2331      	movs	r3, #49	; 0x31
    12f0:	5ce1      	ldrb	r1, [r4, r3]
    12f2:	2203      	movs	r2, #3
    12f4:	430a      	orrs	r2, r1
    12f6:	54e2      	strb	r2, [r4, r3]
	//usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
}
    12f8:	bd10      	pop	{r4, pc}
    12fa:	46c0      	nop			; (mov r8, r8)
    12fc:	20002410 	.word	0x20002410
    1300:	00000dd9 	.word	0x00000dd9
    1304:	00002a55 	.word	0x00002a55

00001308 <sim808_init_commands>:

void sim808_init_commands() {
    1308:	b510      	push	{r4, lr}
	CMD_RESET.cmd = "ATZ0";
    130a:	4919      	ldr	r1, [pc, #100]	; (1370 <sim808_init_commands+0x68>)
    130c:	4b19      	ldr	r3, [pc, #100]	; (1374 <sim808_init_commands+0x6c>)
    130e:	600b      	str	r3, [r1, #0]
	CMD_RESET.expected_response = "OK";
    1310:	4b19      	ldr	r3, [pc, #100]	; (1378 <sim808_init_commands+0x70>)
    1312:	604b      	str	r3, [r1, #4]
	CMD_RESET.callback_enabled = 0;
    1314:	2200      	movs	r2, #0
    1316:	720a      	strb	r2, [r1, #8]
	
	CMD_NO_ECHO.cmd = "ATE0";
    1318:	4918      	ldr	r1, [pc, #96]	; (137c <sim808_init_commands+0x74>)
    131a:	4819      	ldr	r0, [pc, #100]	; (1380 <sim808_init_commands+0x78>)
    131c:	6008      	str	r0, [r1, #0]
	CMD_NO_ECHO.expected_response = "OK";
    131e:	604b      	str	r3, [r1, #4]
	CMD_NO_ECHO.callback_enabled = 0;
    1320:	720a      	strb	r2, [r1, #8]
	
	CMD_GPS_PWR_ON.cmd = "AT+CGPSPWR=1";
    1322:	4918      	ldr	r1, [pc, #96]	; (1384 <sim808_init_commands+0x7c>)
    1324:	4818      	ldr	r0, [pc, #96]	; (1388 <sim808_init_commands+0x80>)
    1326:	6008      	str	r0, [r1, #0]
	CMD_GPS_PWR_ON.expected_response = "OK";
    1328:	604b      	str	r3, [r1, #4]
	CMD_GPS_PWR_ON.callback_enabled = 0;
    132a:	720a      	strb	r2, [r1, #8]
	
	CMD_GPS_PWR_OFF.cmd = "AT+CGPSPWR=0";
    132c:	4917      	ldr	r1, [pc, #92]	; (138c <sim808_init_commands+0x84>)
    132e:	4818      	ldr	r0, [pc, #96]	; (1390 <sim808_init_commands+0x88>)
    1330:	6008      	str	r0, [r1, #0]
	CMD_GPS_PWR_OFF.expected_response = "OK";
    1332:	604b      	str	r3, [r1, #4]
	CMD_GPS_PWR_OFF.callback_enabled = 0;
    1334:	720a      	strb	r2, [r1, #8]
	
	CMD_GET_GPS_DATA.cmd = "AT+CGPSINF=32";
    1336:	4917      	ldr	r1, [pc, #92]	; (1394 <sim808_init_commands+0x8c>)
    1338:	4817      	ldr	r0, [pc, #92]	; (1398 <sim808_init_commands+0x90>)
    133a:	6008      	str	r0, [r1, #0]
	CMD_GET_GPS_DATA.callback_enabled = 1;
    133c:	2001      	movs	r0, #1
    133e:	7208      	strb	r0, [r1, #8]
	CMD_GET_GPS_DATA.expected_response = "+CGPSINF";
    1340:	4c16      	ldr	r4, [pc, #88]	; (139c <sim808_init_commands+0x94>)
    1342:	604c      	str	r4, [r1, #4]
	CMD_GET_GPS_DATA.response_cb = &SIM808_response_gps_data;
    1344:	4c16      	ldr	r4, [pc, #88]	; (13a0 <sim808_init_commands+0x98>)
    1346:	60cc      	str	r4, [r1, #12]
	
	CMD_GET_GPS_FIX.cmd = "AT+CGPSSTATUS?";
    1348:	4916      	ldr	r1, [pc, #88]	; (13a4 <sim808_init_commands+0x9c>)
    134a:	4c17      	ldr	r4, [pc, #92]	; (13a8 <sim808_init_commands+0xa0>)
    134c:	600c      	str	r4, [r1, #0]
	CMD_GET_GPS_FIX.callback_enabled = 0;
    134e:	720a      	strb	r2, [r1, #8]
	CMD_GET_GPS_FIX.expected_response = "Location 3D";
    1350:	4c16      	ldr	r4, [pc, #88]	; (13ac <sim808_init_commands+0xa4>)
    1352:	604c      	str	r4, [r1, #4]
	
	CMD_GPRS_GET_REQ.cmd = "AT+HTTPACTION=0";
    1354:	4916      	ldr	r1, [pc, #88]	; (13b0 <sim808_init_commands+0xa8>)
    1356:	4c17      	ldr	r4, [pc, #92]	; (13b4 <sim808_init_commands+0xac>)
    1358:	600c      	str	r4, [r1, #0]
	CMD_GPRS_GET_REQ.callback_enabled = 1;
    135a:	7208      	strb	r0, [r1, #8]
	CMD_GPRS_GET_REQ.expected_response = "OK";
    135c:	604b      	str	r3, [r1, #4]
	CMD_GPRS_GET_REQ.response_cb = &SIM808_response_gprs_get;
    135e:	4816      	ldr	r0, [pc, #88]	; (13b8 <sim808_init_commands+0xb0>)
    1360:	60c8      	str	r0, [r1, #12]
	
	CMD_AT.cmd = "AT";
    1362:	4916      	ldr	r1, [pc, #88]	; (13bc <sim808_init_commands+0xb4>)
    1364:	4816      	ldr	r0, [pc, #88]	; (13c0 <sim808_init_commands+0xb8>)
    1366:	6008      	str	r0, [r1, #0]
	CMD_AT.callback_enabled = 0;
    1368:	720a      	strb	r2, [r1, #8]
	CMD_AT.expected_response = "OK";
    136a:	604b      	str	r3, [r1, #4]
    136c:	bd10      	pop	{r4, pc}
    136e:	46c0      	nop			; (mov r8, r8)
    1370:	20000b4c 	.word	0x20000b4c
    1374:	0000b480 	.word	0x0000b480
    1378:	0000b364 	.word	0x0000b364
    137c:	20000af8 	.word	0x20000af8
    1380:	0000b488 	.word	0x0000b488
    1384:	20000b3c 	.word	0x20000b3c
    1388:	0000b490 	.word	0x0000b490
    138c:	20000b7c 	.word	0x20000b7c
    1390:	0000b4a0 	.word	0x0000b4a0
    1394:	20000b18 	.word	0x20000b18
    1398:	0000b4b0 	.word	0x0000b4b0
    139c:	0000b4c0 	.word	0x0000b4c0
    13a0:	00000b49 	.word	0x00000b49
    13a4:	20000b08 	.word	0x20000b08
    13a8:	0000b4cc 	.word	0x0000b4cc
    13ac:	0000b4dc 	.word	0x0000b4dc
    13b0:	20000b2c 	.word	0x20000b2c
    13b4:	0000b4e8 	.word	0x0000b4e8
    13b8:	00000b31 	.word	0x00000b31
    13bc:	20000b6c 	.word	0x20000b6c
    13c0:	0000b4f8 	.word	0x0000b4f8

000013c4 <sim808_init>:
 */ 

#include "sim808_uart.h"
#include "platform.h"

void sim808_init() {
    13c4:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    13c6:	4937      	ldr	r1, [pc, #220]	; (14a4 <sim808_init+0xe0>)
    13c8:	2401      	movs	r4, #1
    13ca:	704c      	strb	r4, [r1, #1]
	config->powersave  = false;
    13cc:	2300      	movs	r3, #0
    13ce:	708b      	strb	r3, [r1, #2]
	uint8_t success;
	
	//Setup GSM key pin
	port_get_config_defaults(&pin_cfg);
	pin_cfg.direction = PORT_PIN_DIR_OUTPUT;
    13d0:	700c      	strb	r4, [r1, #0]
	port_pin_set_config(SIM808_RESET_PIN, &pin_cfg);
    13d2:	201b      	movs	r0, #27
    13d4:	4b34      	ldr	r3, [pc, #208]	; (14a8 <sim808_init+0xe4>)
    13d6:	4798      	blx	r3
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    13d8:	2280      	movs	r2, #128	; 0x80
    13da:	0512      	lsls	r2, r2, #20
    13dc:	4b33      	ldr	r3, [pc, #204]	; (14ac <sim808_init+0xe8>)
    13de:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	
	init_SIM808_uart();
    13e0:	4b33      	ldr	r3, [pc, #204]	; (14b0 <sim808_init+0xec>)
    13e2:	4798      	blx	r3
	init_sim808_usart_callbacks();
    13e4:	4b33      	ldr	r3, [pc, #204]	; (14b4 <sim808_init+0xf0>)
    13e6:	4798      	blx	r3
	sim808_init_commands();
    13e8:	4b33      	ldr	r3, [pc, #204]	; (14b8 <sim808_init+0xf4>)
    13ea:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    13ec:	4b33      	ldr	r3, [pc, #204]	; (14bc <sim808_init+0xf8>)
    13ee:	701c      	strb	r4, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    13f0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    13f4:	b662      	cpsie	i
	
	system_interrupt_enable_global();
	
	usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
    13f6:	4c32      	ldr	r4, [pc, #200]	; (14c0 <sim808_init+0xfc>)
    13f8:	1c20      	adds	r0, r4, #0
    13fa:	4932      	ldr	r1, [pc, #200]	; (14c4 <sim808_init+0x100>)
    13fc:	2201      	movs	r2, #1
    13fe:	4b32      	ldr	r3, [pc, #200]	; (14c8 <sim808_init+0x104>)
    1400:	4798      	blx	r3
	usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    1402:	1c20      	adds	r0, r4, #0
    1404:	4931      	ldr	r1, [pc, #196]	; (14cc <sim808_init+0x108>)
    1406:	2201      	movs	r2, #1
    1408:	4b31      	ldr	r3, [pc, #196]	; (14d0 <sim808_init+0x10c>)
    140a:	4798      	blx	r3
	
	//Check if turned off
	sim808_send_command(CMD_AT);
    140c:	4b31      	ldr	r3, [pc, #196]	; (14d4 <sim808_init+0x110>)
    140e:	6818      	ldr	r0, [r3, #0]
    1410:	6859      	ldr	r1, [r3, #4]
    1412:	689a      	ldr	r2, [r3, #8]
    1414:	68db      	ldr	r3, [r3, #12]
    1416:	4c30      	ldr	r4, [pc, #192]	; (14d8 <sim808_init+0x114>)
    1418:	47a0      	blx	r4
	if(sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL) == 0) {
    141a:	20fa      	movs	r0, #250	; 0xfa
    141c:	0040      	lsls	r0, r0, #1
    141e:	4b2f      	ldr	r3, [pc, #188]	; (14dc <sim808_init+0x118>)
    1420:	4798      	blx	r3
    1422:	2800      	cmp	r0, #0
    1424:	d10a      	bne.n	143c <sim808_init+0x78>
		//Enable the module if turned off:
		delay_ms(400);
    1426:	20c8      	movs	r0, #200	; 0xc8
    1428:	0040      	lsls	r0, r0, #1
    142a:	4e2d      	ldr	r6, [pc, #180]	; (14e0 <sim808_init+0x11c>)
    142c:	47b0      	blx	r6
	} else {
		port_base->OUTCLR.reg = pin_mask;
    142e:	4c1f      	ldr	r4, [pc, #124]	; (14ac <sim808_init+0xe8>)
    1430:	2580      	movs	r5, #128	; 0x80
    1432:	052d      	lsls	r5, r5, #20
    1434:	6165      	str	r5, [r4, #20]
		port_pin_set_output_level(SIM808_RESET_PIN, false);
		delay_ms(6000);
    1436:	482b      	ldr	r0, [pc, #172]	; (14e4 <sim808_init+0x120>)
    1438:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    143a:	61a5      	str	r5, [r4, #24]
{
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	module->callback_enable_mask &= ~(1 << callback_type);
    143c:	4c20      	ldr	r4, [pc, #128]	; (14c0 <sim808_init+0xfc>)
    143e:	2531      	movs	r5, #49	; 0x31
    1440:	5d63      	ldrb	r3, [r4, r5]
    1442:	2202      	movs	r2, #2
    1444:	4393      	bics	r3, r2
    1446:	5563      	strb	r3, [r4, r5]
	}

	do {
		usart_disable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
		success = 1;
		sim808_send_command(CMD_RESET);		
    1448:	4b27      	ldr	r3, [pc, #156]	; (14e8 <sim808_init+0x124>)
    144a:	6818      	ldr	r0, [r3, #0]
    144c:	6859      	ldr	r1, [r3, #4]
    144e:	689a      	ldr	r2, [r3, #8]
    1450:	68db      	ldr	r3, [r3, #12]
    1452:	4e21      	ldr	r6, [pc, #132]	; (14d8 <sim808_init+0x114>)
    1454:	47b0      	blx	r6
		delay_ms(400);
    1456:	20c8      	movs	r0, #200	; 0xc8
    1458:	0040      	lsls	r0, r0, #1
    145a:	4b21      	ldr	r3, [pc, #132]	; (14e0 <sim808_init+0x11c>)
    145c:	4798      	blx	r3
		sim808_send_command(CMD_NO_ECHO);	//Disable echo
    145e:	4b23      	ldr	r3, [pc, #140]	; (14ec <sim808_init+0x128>)
    1460:	6818      	ldr	r0, [r3, #0]
    1462:	6859      	ldr	r1, [r3, #4]
    1464:	689a      	ldr	r2, [r3, #8]
    1466:	68db      	ldr	r3, [r3, #12]
    1468:	47b0      	blx	r6
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    146a:	5d62      	ldrb	r2, [r4, r5]
    146c:	2302      	movs	r3, #2
    146e:	4313      	orrs	r3, r2
    1470:	5563      	strb	r3, [r4, r5]
		usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
		usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    1472:	1c20      	adds	r0, r4, #0
    1474:	4915      	ldr	r1, [pc, #84]	; (14cc <sim808_init+0x108>)
    1476:	2201      	movs	r2, #1
    1478:	4b15      	ldr	r3, [pc, #84]	; (14d0 <sim808_init+0x10c>)
    147a:	4798      	blx	r3
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    147c:	25fa      	movs	r5, #250	; 0xfa
    147e:	006d      	lsls	r5, r5, #1
    1480:	1c28      	adds	r0, r5, #0
    1482:	4c16      	ldr	r4, [pc, #88]	; (14dc <sim808_init+0x118>)
    1484:	47a0      	blx	r4
		sim808_send_command(CMD_GPS_PWR_ON);	//Enable GPS
    1486:	4b1a      	ldr	r3, [pc, #104]	; (14f0 <sim808_init+0x12c>)
    1488:	6818      	ldr	r0, [r3, #0]
    148a:	6859      	ldr	r1, [r3, #4]
    148c:	689a      	ldr	r2, [r3, #8]
    148e:	68db      	ldr	r3, [r3, #12]
    1490:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    1492:	1c28      	adds	r0, r5, #0
    1494:	47a0      	blx	r4
	} while(success == 0);
	
	uint8_t connection = 1;
	do {
		sim808_init_http();
    1496:	4d17      	ldr	r5, [pc, #92]	; (14f4 <sim808_init+0x130>)
		connection = sim808_connect();	
    1498:	4c17      	ldr	r4, [pc, #92]	; (14f8 <sim808_init+0x134>)
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
	} while(success == 0);
	
	uint8_t connection = 1;
	do {
		sim808_init_http();
    149a:	47a8      	blx	r5
		connection = sim808_connect();	
    149c:	47a0      	blx	r4
	} while(connection == 0);
    149e:	2800      	cmp	r0, #0
    14a0:	d0fb      	beq.n	149a <sim808_init+0xd6>


}
    14a2:	bd70      	pop	{r4, r5, r6, pc}
    14a4:	20000aec 	.word	0x20000aec
    14a8:	000021ad 	.word	0x000021ad
    14ac:	41004400 	.word	0x41004400
    14b0:	000011d5 	.word	0x000011d5
    14b4:	000012e1 	.word	0x000012e1
    14b8:	00001309 	.word	0x00001309
    14bc:	2000000c 	.word	0x2000000c
    14c0:	20002410 	.word	0x20002410
    14c4:	00000ddd 	.word	0x00000ddd
    14c8:	00002a55 	.word	0x00002a55
    14cc:	20000b28 	.word	0x20000b28
    14d0:	00002a6d 	.word	0x00002a6d
    14d4:	20000b6c 	.word	0x20000b6c
    14d8:	00000e75 	.word	0x00000e75
    14dc:	00000f55 	.word	0x00000f55
    14e0:	00001939 	.word	0x00001939
    14e4:	00001770 	.word	0x00001770
    14e8:	20000b4c 	.word	0x20000b4c
    14ec:	20000af8 	.word	0x20000af8
    14f0:	20000b3c 	.word	0x20000b3c
    14f4:	0000100d 	.word	0x0000100d
    14f8:	0000115d 	.word	0x0000115d

000014fc <set_disp_led_color>:
#define BCM_MIN_STEP 16


 void set_disp_led_color(LED_COLORS choice)
{
	sseg_leds.red_set = 0;
    14fc:	4b13      	ldr	r3, [pc, #76]	; (154c <set_disp_led_color+0x50>)
    14fe:	2200      	movs	r2, #0
    1500:	701a      	strb	r2, [r3, #0]
	sseg_leds.green_set = 0;
    1502:	705a      	strb	r2, [r3, #1]
	sseg_leds.blue_set = 0;
    1504:	709a      	strb	r2, [r3, #2]
	
	switch(choice)
    1506:	2805      	cmp	r0, #5
    1508:	d81e      	bhi.n	1548 <set_disp_led_color+0x4c>
    150a:	0080      	lsls	r0, r0, #2
    150c:	4b10      	ldr	r3, [pc, #64]	; (1550 <set_disp_led_color+0x54>)
    150e:	581b      	ldr	r3, [r3, r0]
    1510:	469f      	mov	pc, r3
	{
		case LED_RED:
		sseg_leds.red_set = 255;
    1512:	22ff      	movs	r2, #255	; 0xff
    1514:	4b0d      	ldr	r3, [pc, #52]	; (154c <set_disp_led_color+0x50>)
    1516:	701a      	strb	r2, [r3, #0]
		break;
    1518:	e016      	b.n	1548 <set_disp_led_color+0x4c>
		case LED_GREEN:
		sseg_leds.green_set = 255;
    151a:	22ff      	movs	r2, #255	; 0xff
    151c:	4b0b      	ldr	r3, [pc, #44]	; (154c <set_disp_led_color+0x50>)
    151e:	705a      	strb	r2, [r3, #1]
		break;
    1520:	e012      	b.n	1548 <set_disp_led_color+0x4c>
		case LED_BLUE:
		sseg_leds.blue_set = 255;
    1522:	22ff      	movs	r2, #255	; 0xff
    1524:	4b09      	ldr	r3, [pc, #36]	; (154c <set_disp_led_color+0x50>)
    1526:	709a      	strb	r2, [r3, #2]
		break;
    1528:	e00e      	b.n	1548 <set_disp_led_color+0x4c>
		case LED_PURPLE:
		sseg_leds.red_set = 255;
    152a:	4b08      	ldr	r3, [pc, #32]	; (154c <set_disp_led_color+0x50>)
    152c:	22ff      	movs	r2, #255	; 0xff
    152e:	701a      	strb	r2, [r3, #0]
		sseg_leds.blue_set = 255;
    1530:	709a      	strb	r2, [r3, #2]
		break;
    1532:	e009      	b.n	1548 <set_disp_led_color+0x4c>
		case LED_YELLOW:
		sseg_leds.green_set = 255;
    1534:	4b05      	ldr	r3, [pc, #20]	; (154c <set_disp_led_color+0x50>)
    1536:	22ff      	movs	r2, #255	; 0xff
    1538:	705a      	strb	r2, [r3, #1]
		sseg_leds.red_set = 255;
    153a:	701a      	strb	r2, [r3, #0]
		break;
    153c:	e004      	b.n	1548 <set_disp_led_color+0x4c>
		case LED_WHITE:
		sseg_leds.green_set = 111;
    153e:	4b03      	ldr	r3, [pc, #12]	; (154c <set_disp_led_color+0x50>)
    1540:	226f      	movs	r2, #111	; 0x6f
    1542:	705a      	strb	r2, [r3, #1]
		sseg_leds.red_set = 111;
    1544:	701a      	strb	r2, [r3, #0]
		sseg_leds.blue_set = 111;
    1546:	709a      	strb	r2, [r3, #2]
		break;
	}
}
    1548:	4770      	bx	lr
    154a:	46c0      	nop			; (mov r8, r8)
    154c:	20002494 	.word	0x20002494
    1550:	0000b4fc 	.word	0x0000b4fc
    1554:	00000000 	.word	0x00000000

00001558 <set_seg_disp_num>:
	 
	 return DISPLAY1[num%10];
 }
 
 void set_seg_disp_num(float num)
 {
    1558:	b5f0      	push	{r4, r5, r6, r7, lr}
    155a:	465f      	mov	r7, fp
    155c:	4656      	mov	r6, sl
    155e:	464d      	mov	r5, r9
    1560:	4644      	mov	r4, r8
    1562:	b4f0      	push	{r4, r5, r6, r7}
    1564:	b083      	sub	sp, #12
    1566:	1c04      	adds	r4, r0, #0
	 if (num < 0)
    1568:	2100      	movs	r1, #0
    156a:	4ba1      	ldr	r3, [pc, #644]	; (17f0 <set_seg_disp_num+0x298>)
    156c:	4798      	blx	r3
    156e:	2800      	cmp	r0, #0
    1570:	d002      	beq.n	1578 <set_seg_disp_num+0x20>
	 {
		 num =-num;
    1572:	2380      	movs	r3, #128	; 0x80
    1574:	061b      	lsls	r3, r3, #24
    1576:	18e4      	adds	r4, r4, r3
	 }
	 if (num > 999.99)
    1578:	1c20      	adds	r0, r4, #0
    157a:	4b9e      	ldr	r3, [pc, #632]	; (17f4 <set_seg_disp_num+0x29c>)
    157c:	4798      	blx	r3
    157e:	1c06      	adds	r6, r0, #0
    1580:	1c0f      	adds	r7, r1, #0
    1582:	4b96      	ldr	r3, [pc, #600]	; (17dc <set_seg_disp_num+0x284>)
    1584:	4a94      	ldr	r2, [pc, #592]	; (17d8 <set_seg_disp_num+0x280>)
    1586:	4d9c      	ldr	r5, [pc, #624]	; (17f8 <set_seg_disp_num+0x2a0>)
    1588:	47a8      	blx	r5
    158a:	2800      	cmp	r0, #0
    158c:	d035      	beq.n	15fa <set_seg_disp_num+0xa2>
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
    158e:	1c20      	adds	r0, r4, #0
    1590:	4b9a      	ldr	r3, [pc, #616]	; (17fc <set_seg_disp_num+0x2a4>)
    1592:	4798      	blx	r3
    1594:	4680      	mov	r8, r0
    1596:	4c9a      	ldr	r4, [pc, #616]	; (1800 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1598:	4d9a      	ldr	r5, [pc, #616]	; (1804 <set_seg_disp_num+0x2ac>)
	 {
		 num =-num;
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
    159a:	4b9b      	ldr	r3, [pc, #620]	; (1808 <set_seg_disp_num+0x2b0>)
    159c:	4699      	mov	r9, r3
    159e:	21fa      	movs	r1, #250	; 0xfa
    15a0:	0089      	lsls	r1, r1, #2
    15a2:	4798      	blx	r3
    15a4:	4f99      	ldr	r7, [pc, #612]	; (180c <set_seg_disp_num+0x2b4>)
    15a6:	210a      	movs	r1, #10
    15a8:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    15aa:	b2c8      	uxtb	r0, r1
    15ac:	4e98      	ldr	r6, [pc, #608]	; (1810 <set_seg_disp_num+0x2b8>)
    15ae:	210a      	movs	r1, #10
    15b0:	47b0      	blx	r6
    15b2:	b2c9      	uxtb	r1, r1
	 {
		 num =-num;
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
    15b4:	5c6b      	ldrb	r3, [r5, r1]
    15b6:	7023      	strb	r3, [r4, #0]
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
    15b8:	4640      	mov	r0, r8
    15ba:	2164      	movs	r1, #100	; 0x64
    15bc:	47c8      	blx	r9
    15be:	210a      	movs	r1, #10
    15c0:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    15c2:	b2c8      	uxtb	r0, r1
    15c4:	210a      	movs	r1, #10
    15c6:	47b0      	blx	r6
    15c8:	b2c9      	uxtb	r1, r1
		 num =-num;
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
    15ca:	5c6b      	ldrb	r3, [r5, r1]
    15cc:	7063      	strb	r3, [r4, #1]
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
    15ce:	4640      	mov	r0, r8
    15d0:	210a      	movs	r1, #10
    15d2:	47c8      	blx	r9
    15d4:	210a      	movs	r1, #10
    15d6:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    15d8:	b2c8      	uxtb	r0, r1
    15da:	210a      	movs	r1, #10
    15dc:	47b0      	blx	r6
    15de:	b2c9      	uxtb	r1, r1
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
    15e0:	5c6b      	ldrb	r3, [r5, r1]
    15e2:	70a3      	strb	r3, [r4, #2]
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
    15e4:	4640      	mov	r0, r8
    15e6:	210a      	movs	r1, #10
    15e8:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    15ea:	b2c8      	uxtb	r0, r1
    15ec:	210a      	movs	r1, #10
    15ee:	47b0      	blx	r6
    15f0:	b2c9      	uxtb	r1, r1
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
    15f2:	5c6b      	ldrb	r3, [r5, r1]
    15f4:	3b80      	subs	r3, #128	; 0x80
    15f6:	70e3      	strb	r3, [r4, #3]
    15f8:	e0de      	b.n	17b8 <set_seg_disp_num+0x260>
	 }else 	if (num > 99.99)
    15fa:	1c30      	adds	r0, r6, #0
    15fc:	1c39      	adds	r1, r7, #0
    15fe:	4a78      	ldr	r2, [pc, #480]	; (17e0 <set_seg_disp_num+0x288>)
    1600:	4b78      	ldr	r3, [pc, #480]	; (17e4 <set_seg_disp_num+0x28c>)
    1602:	4d7d      	ldr	r5, [pc, #500]	; (17f8 <set_seg_disp_num+0x2a0>)
    1604:	47a8      	blx	r5
    1606:	2800      	cmp	r0, #0
    1608:	d03c      	beq.n	1684 <set_seg_disp_num+0x12c>
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
    160a:	1c20      	adds	r0, r4, #0
    160c:	4b7b      	ldr	r3, [pc, #492]	; (17fc <set_seg_disp_num+0x2a4>)
    160e:	4798      	blx	r3
    1610:	4680      	mov	r8, r0
    1612:	4d7b      	ldr	r5, [pc, #492]	; (1800 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1614:	4e7b      	ldr	r6, [pc, #492]	; (1804 <set_seg_disp_num+0x2ac>)
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
    1616:	4b7c      	ldr	r3, [pc, #496]	; (1808 <set_seg_disp_num+0x2b0>)
    1618:	469a      	mov	sl, r3
    161a:	2164      	movs	r1, #100	; 0x64
    161c:	4798      	blx	r3
    161e:	4b7b      	ldr	r3, [pc, #492]	; (180c <set_seg_disp_num+0x2b4>)
    1620:	4699      	mov	r9, r3
    1622:	210a      	movs	r1, #10
    1624:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1626:	b2c8      	uxtb	r0, r1
    1628:	4f79      	ldr	r7, [pc, #484]	; (1810 <set_seg_disp_num+0x2b8>)
    162a:	210a      	movs	r1, #10
    162c:	47b8      	blx	r7
    162e:	b2c9      	uxtb	r1, r1
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
    1630:	5c73      	ldrb	r3, [r6, r1]
    1632:	702b      	strb	r3, [r5, #0]
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
    1634:	4640      	mov	r0, r8
    1636:	210a      	movs	r1, #10
    1638:	47d0      	blx	sl
    163a:	210a      	movs	r1, #10
    163c:	47c8      	blx	r9
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    163e:	b2c8      	uxtb	r0, r1
    1640:	210a      	movs	r1, #10
    1642:	47b8      	blx	r7
    1644:	b2c9      	uxtb	r1, r1
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
    1646:	5c73      	ldrb	r3, [r6, r1]
    1648:	706b      	strb	r3, [r5, #1]
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
    164a:	4640      	mov	r0, r8
    164c:	210a      	movs	r1, #10
    164e:	47c8      	blx	r9
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1650:	b2c8      	uxtb	r0, r1
    1652:	210a      	movs	r1, #10
    1654:	47b8      	blx	r7
    1656:	b2c9      	uxtb	r1, r1
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
    1658:	5c73      	ldrb	r3, [r6, r1]
    165a:	3b80      	subs	r3, #128	; 0x80
    165c:	70ab      	strb	r3, [r5, #2]
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
    165e:	4640      	mov	r0, r8
    1660:	4b6c      	ldr	r3, [pc, #432]	; (1814 <set_seg_disp_num+0x2bc>)
    1662:	4798      	blx	r3
    1664:	1c01      	adds	r1, r0, #0
    1666:	1c20      	adds	r0, r4, #0
    1668:	4b6b      	ldr	r3, [pc, #428]	; (1818 <set_seg_disp_num+0x2c0>)
    166a:	4798      	blx	r3
    166c:	496b      	ldr	r1, [pc, #428]	; (181c <set_seg_disp_num+0x2c4>)
    166e:	4b6c      	ldr	r3, [pc, #432]	; (1820 <set_seg_disp_num+0x2c8>)
    1670:	4798      	blx	r3
    1672:	4b6c      	ldr	r3, [pc, #432]	; (1824 <set_seg_disp_num+0x2cc>)
    1674:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1676:	b2c0      	uxtb	r0, r0
    1678:	210a      	movs	r1, #10
    167a:	47b8      	blx	r7
    167c:	b2c9      	uxtb	r1, r1
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
    167e:	5c73      	ldrb	r3, [r6, r1]
    1680:	70eb      	strb	r3, [r5, #3]
    1682:	e099      	b.n	17b8 <set_seg_disp_num+0x260>
	 }else if (num > 9.999)
    1684:	1c30      	adds	r0, r6, #0
    1686:	1c39      	adds	r1, r7, #0
    1688:	4a57      	ldr	r2, [pc, #348]	; (17e8 <set_seg_disp_num+0x290>)
    168a:	4b58      	ldr	r3, [pc, #352]	; (17ec <set_seg_disp_num+0x294>)
    168c:	4d5a      	ldr	r5, [pc, #360]	; (17f8 <set_seg_disp_num+0x2a0>)
    168e:	47a8      	blx	r5
    1690:	2800      	cmp	r0, #0
    1692:	d047      	beq.n	1724 <set_seg_disp_num+0x1cc>
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
    1694:	4b59      	ldr	r3, [pc, #356]	; (17fc <set_seg_disp_num+0x2a4>)
    1696:	469b      	mov	fp, r3
    1698:	1c20      	adds	r0, r4, #0
    169a:	4798      	blx	r3
    169c:	4680      	mov	r8, r0
    169e:	4d58      	ldr	r5, [pc, #352]	; (1800 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    16a0:	4e58      	ldr	r6, [pc, #352]	; (1804 <set_seg_disp_num+0x2ac>)
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
    16a2:	210a      	movs	r1, #10
    16a4:	4b58      	ldr	r3, [pc, #352]	; (1808 <set_seg_disp_num+0x2b0>)
    16a6:	4798      	blx	r3
    16a8:	4b58      	ldr	r3, [pc, #352]	; (180c <set_seg_disp_num+0x2b4>)
    16aa:	4699      	mov	r9, r3
    16ac:	210a      	movs	r1, #10
    16ae:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    16b0:	b2c8      	uxtb	r0, r1
    16b2:	4f57      	ldr	r7, [pc, #348]	; (1810 <set_seg_disp_num+0x2b8>)
    16b4:	210a      	movs	r1, #10
    16b6:	47b8      	blx	r7
    16b8:	b2c9      	uxtb	r1, r1
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
    16ba:	5c73      	ldrb	r3, [r6, r1]
    16bc:	702b      	strb	r3, [r5, #0]
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
    16be:	4640      	mov	r0, r8
    16c0:	210a      	movs	r1, #10
    16c2:	47c8      	blx	r9
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    16c4:	b2c8      	uxtb	r0, r1
    16c6:	210a      	movs	r1, #10
    16c8:	47b8      	blx	r7
    16ca:	b2c9      	uxtb	r1, r1
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
    16cc:	5c73      	ldrb	r3, [r6, r1]
    16ce:	3b80      	subs	r3, #128	; 0x80
    16d0:	706b      	strb	r3, [r5, #1]
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
    16d2:	4b50      	ldr	r3, [pc, #320]	; (1814 <set_seg_disp_num+0x2bc>)
    16d4:	469a      	mov	sl, r3
    16d6:	4640      	mov	r0, r8
    16d8:	4798      	blx	r3
    16da:	1c01      	adds	r1, r0, #0
    16dc:	4b4e      	ldr	r3, [pc, #312]	; (1818 <set_seg_disp_num+0x2c0>)
    16de:	4699      	mov	r9, r3
    16e0:	1c20      	adds	r0, r4, #0
    16e2:	4798      	blx	r3
    16e4:	4b4e      	ldr	r3, [pc, #312]	; (1820 <set_seg_disp_num+0x2c8>)
    16e6:	4698      	mov	r8, r3
    16e8:	494c      	ldr	r1, [pc, #304]	; (181c <set_seg_disp_num+0x2c4>)
    16ea:	4798      	blx	r3
    16ec:	4b4d      	ldr	r3, [pc, #308]	; (1824 <set_seg_disp_num+0x2cc>)
    16ee:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    16f0:	b2c0      	uxtb	r0, r0
    16f2:	210a      	movs	r1, #10
    16f4:	47b8      	blx	r7
    16f6:	b2c9      	uxtb	r1, r1
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
    16f8:	5c73      	ldrb	r3, [r6, r1]
    16fa:	70ab      	strb	r3, [r5, #2]
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    16fc:	1c20      	adds	r0, r4, #0
    16fe:	4947      	ldr	r1, [pc, #284]	; (181c <set_seg_disp_num+0x2c4>)
    1700:	47c0      	blx	r8
    1702:	1c04      	adds	r4, r0, #0
    1704:	47d8      	blx	fp
    1706:	47d0      	blx	sl
    1708:	1c01      	adds	r1, r0, #0
    170a:	1c20      	adds	r0, r4, #0
    170c:	47c8      	blx	r9
    170e:	4943      	ldr	r1, [pc, #268]	; (181c <set_seg_disp_num+0x2c4>)
    1710:	47c0      	blx	r8
    1712:	4b44      	ldr	r3, [pc, #272]	; (1824 <set_seg_disp_num+0x2cc>)
    1714:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1716:	b2c0      	uxtb	r0, r0
    1718:	210a      	movs	r1, #10
    171a:	47b8      	blx	r7
    171c:	b2c9      	uxtb	r1, r1
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    171e:	5c73      	ldrb	r3, [r6, r1]
    1720:	70eb      	strb	r3, [r5, #3]
    1722:	e049      	b.n	17b8 <set_seg_disp_num+0x260>
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
    1724:	4b35      	ldr	r3, [pc, #212]	; (17fc <set_seg_disp_num+0x2a4>)
    1726:	469a      	mov	sl, r3
    1728:	1c20      	adds	r0, r4, #0
    172a:	4798      	blx	r3
    172c:	1c05      	adds	r5, r0, #0
    172e:	4e34      	ldr	r6, [pc, #208]	; (1800 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1730:	4f34      	ldr	r7, [pc, #208]	; (1804 <set_seg_disp_num+0x2ac>)
    1732:	b2c0      	uxtb	r0, r0
    1734:	4b36      	ldr	r3, [pc, #216]	; (1810 <set_seg_disp_num+0x2b8>)
    1736:	4698      	mov	r8, r3
    1738:	210a      	movs	r1, #10
    173a:	4798      	blx	r3
    173c:	b2c9      	uxtb	r1, r1
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
    173e:	5c7b      	ldrb	r3, [r7, r1]
    1740:	3b80      	subs	r3, #128	; 0x80
    1742:	7033      	strb	r3, [r6, #0]
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
    1744:	4b33      	ldr	r3, [pc, #204]	; (1814 <set_seg_disp_num+0x2bc>)
    1746:	4699      	mov	r9, r3
    1748:	1c28      	adds	r0, r5, #0
    174a:	4798      	blx	r3
    174c:	1c01      	adds	r1, r0, #0
    174e:	1c20      	adds	r0, r4, #0
    1750:	4b31      	ldr	r3, [pc, #196]	; (1818 <set_seg_disp_num+0x2c0>)
    1752:	4798      	blx	r3
    1754:	4d32      	ldr	r5, [pc, #200]	; (1820 <set_seg_disp_num+0x2c8>)
    1756:	4931      	ldr	r1, [pc, #196]	; (181c <set_seg_disp_num+0x2c4>)
    1758:	47a8      	blx	r5
    175a:	4b32      	ldr	r3, [pc, #200]	; (1824 <set_seg_disp_num+0x2cc>)
    175c:	469b      	mov	fp, r3
    175e:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1760:	b2c0      	uxtb	r0, r0
    1762:	210a      	movs	r1, #10
    1764:	47c0      	blx	r8
    1766:	b2c9      	uxtb	r1, r1
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
    1768:	5c7b      	ldrb	r3, [r7, r1]
    176a:	7073      	strb	r3, [r6, #1]
		 sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    176c:	1c20      	adds	r0, r4, #0
    176e:	492b      	ldr	r1, [pc, #172]	; (181c <set_seg_disp_num+0x2c4>)
    1770:	47a8      	blx	r5
    1772:	9001      	str	r0, [sp, #4]
    1774:	47d0      	blx	sl
    1776:	47c8      	blx	r9
    1778:	1c01      	adds	r1, r0, #0
    177a:	9801      	ldr	r0, [sp, #4]
    177c:	4b26      	ldr	r3, [pc, #152]	; (1818 <set_seg_disp_num+0x2c0>)
    177e:	4798      	blx	r3
    1780:	4926      	ldr	r1, [pc, #152]	; (181c <set_seg_disp_num+0x2c4>)
    1782:	47a8      	blx	r5
    1784:	47d8      	blx	fp
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1786:	b2c0      	uxtb	r0, r0
    1788:	210a      	movs	r1, #10
    178a:	47c0      	blx	r8
    178c:	b2c9      	uxtb	r1, r1
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    178e:	5c7b      	ldrb	r3, [r7, r1]
    1790:	70b3      	strb	r3, [r6, #2]
		 sseg_num_num[3] = convert_to_7_seg((num * 100 - (int)(num* 100))*10);
    1792:	1c20      	adds	r0, r4, #0
    1794:	4924      	ldr	r1, [pc, #144]	; (1828 <set_seg_disp_num+0x2d0>)
    1796:	47a8      	blx	r5
    1798:	1c04      	adds	r4, r0, #0
    179a:	47d0      	blx	sl
    179c:	47c8      	blx	r9
    179e:	1c01      	adds	r1, r0, #0
    17a0:	1c20      	adds	r0, r4, #0
    17a2:	4b1d      	ldr	r3, [pc, #116]	; (1818 <set_seg_disp_num+0x2c0>)
    17a4:	4798      	blx	r3
    17a6:	491d      	ldr	r1, [pc, #116]	; (181c <set_seg_disp_num+0x2c4>)
    17a8:	47a8      	blx	r5
    17aa:	47d8      	blx	fp
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    17ac:	b2c0      	uxtb	r0, r0
    17ae:	210a      	movs	r1, #10
    17b0:	47c0      	blx	r8
    17b2:	b2c9      	uxtb	r1, r1
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 100 - (int)(num* 100))*10);
    17b4:	5c7b      	ldrb	r3, [r7, r1]
    17b6:	70f3      	strb	r3, [r6, #3]
	 }
	 //Failsafe for brightness, always turn display on at least the lowest brightness
	 if (sseg_brightness < BCM_MIN_STEP)
    17b8:	4b1c      	ldr	r3, [pc, #112]	; (182c <set_seg_disp_num+0x2d4>)
    17ba:	781b      	ldrb	r3, [r3, #0]
    17bc:	b2db      	uxtb	r3, r3
    17be:	2b0f      	cmp	r3, #15
    17c0:	d802      	bhi.n	17c8 <set_seg_disp_num+0x270>
	 {
		 sseg_brightness = BCM_MIN_STEP;
    17c2:	2210      	movs	r2, #16
    17c4:	4b19      	ldr	r3, [pc, #100]	; (182c <set_seg_disp_num+0x2d4>)
    17c6:	701a      	strb	r2, [r3, #0]
	 }

 }
    17c8:	b003      	add	sp, #12
    17ca:	bc3c      	pop	{r2, r3, r4, r5}
    17cc:	4690      	mov	r8, r2
    17ce:	4699      	mov	r9, r3
    17d0:	46a2      	mov	sl, r4
    17d2:	46ab      	mov	fp, r5
    17d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    17d6:	46c0      	nop			; (mov r8, r8)
    17d8:	851eb852 	.word	0x851eb852
    17dc:	408f3feb 	.word	0x408f3feb
    17e0:	28f5c28f 	.word	0x28f5c28f
    17e4:	4058ff5c 	.word	0x4058ff5c
    17e8:	ed916873 	.word	0xed916873
    17ec:	4023ff7c 	.word	0x4023ff7c
    17f0:	000084d1 	.word	0x000084d1
    17f4:	0000af3d 	.word	0x0000af3d
    17f8:	00008485 	.word	0x00008485
    17fc:	000091b9 	.word	0x000091b9
    1800:	20002498 	.word	0x20002498
    1804:	0000b514 	.word	0x0000b514
    1808:	0000836d 	.word	0x0000836d
    180c:	00008419 	.word	0x00008419
    1810:	00008359 	.word	0x00008359
    1814:	000091f9 	.word	0x000091f9
    1818:	00008ecd 	.word	0x00008ecd
    181c:	41200000 	.word	0x41200000
    1820:	00008c79 	.word	0x00008c79
    1824:	00008565 	.word	0x00008565
    1828:	42c80000 	.word	0x42c80000
    182c:	200024a0 	.word	0x200024a0

00001830 <configure_tc_bg>:
	tc_enable(&display_timer_instance);
}

//Set up timer, for fast periods
void configure_tc_bg(uint8_t period)
{
    1830:	b510      	push	{r4, lr}
    1832:	b08e      	sub	sp, #56	; 0x38
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    1834:	aa01      	add	r2, sp, #4
    1836:	2300      	movs	r3, #0
    1838:	2100      	movs	r1, #0
    183a:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    183c:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    183e:	2400      	movs	r4, #0
    1840:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    1842:	7054      	strb	r4, [r2, #1]

	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    1844:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    1846:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    1848:	7311      	strb	r1, [r2, #12]

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    184a:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    184c:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    184e:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    1850:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    1852:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    1854:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    1856:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    1858:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    185a:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    185c:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
    185e:	2304      	movs	r3, #4
    1860:	7093      	strb	r3, [r2, #2]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV64;
    1862:	23a0      	movs	r3, #160	; 0xa0
    1864:	00db      	lsls	r3, r3, #3
    1866:	8093      	strh	r3, [r2, #4]
	
	config_tc.counter_8_bit.compare_capture_channel[0] = period;
    1868:	232a      	movs	r3, #42	; 0x2a
    186a:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.period = period;
    186c:	2329      	movs	r3, #41	; 0x29
    186e:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.value = 0x00;
    1870:	2328      	movs	r3, #40	; 0x28
    1872:	54d4      	strb	r4, [r2, r3]
	
	config_tc.pwm_channel[0].enabled = false;
	tc_init(&display_timer_instance, TC3, &config_tc);
    1874:	4c07      	ldr	r4, [pc, #28]	; (1894 <configure_tc_bg+0x64>)
    1876:	1c20      	adds	r0, r4, #0
    1878:	4907      	ldr	r1, [pc, #28]	; (1898 <configure_tc_bg+0x68>)
    187a:	4b08      	ldr	r3, [pc, #32]	; (189c <configure_tc_bg+0x6c>)
    187c:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    187e:	6822      	ldr	r2, [r4, #0]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1880:	217f      	movs	r1, #127	; 0x7f
    1882:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    1884:	438b      	bics	r3, r1
    1886:	d1fc      	bne.n	1882 <configure_tc_bg+0x52>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    1888:	8811      	ldrh	r1, [r2, #0]
    188a:	2302      	movs	r3, #2
    188c:	430b      	orrs	r3, r1
    188e:	8013      	strh	r3, [r2, #0]
	tc_enable(&display_timer_instance);
}
    1890:	b00e      	add	sp, #56	; 0x38
    1892:	bd10      	pop	{r4, pc}
    1894:	20002478 	.word	0x20002478
    1898:	42002c00 	.word	0x42002c00
    189c:	000032ed 	.word	0x000032ed

000018a0 <configure_tc>:


//Set up timers:
void configure_tc( )
{
    18a0:	b508      	push	{r3, lr}

  //configure_tc_logger( );
  configure_tc_bg( 0xff);
    18a2:	20ff      	movs	r0, #255	; 0xff
    18a4:	4b01      	ldr	r3, [pc, #4]	; (18ac <configure_tc+0xc>)
    18a6:	4798      	blx	r3
}
    18a8:	bd08      	pop	{r3, pc}
    18aa:	46c0      	nop			; (mov r8, r8)
    18ac:	00001831 	.word	0x00001831

000018b0 <configure_tc_callbacks>:

//Register in callback
void configure_tc_callbacks(tc_callback_t callback_func)
{
    18b0:	b510      	push	{r4, lr}
    18b2:	1c01      	adds	r1, r0, #0
	tc_register_callback(	&display_timer_instance,	callback_func, TC_CALLBACK_OVERFLOW);
    18b4:	4c0c      	ldr	r4, [pc, #48]	; (18e8 <configure_tc_callbacks+0x38>)
    18b6:	1c20      	adds	r0, r4, #0
    18b8:	2200      	movs	r2, #0
    18ba:	4b0c      	ldr	r3, [pc, #48]	; (18ec <configure_tc_callbacks+0x3c>)
    18bc:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    18be:	6820      	ldr	r0, [r4, #0]
    18c0:	4b0b      	ldr	r3, [pc, #44]	; (18f0 <configure_tc_callbacks+0x40>)
    18c2:	4798      	blx	r3
	static uint8_t tc_interrupt_vectors[TC_INST_NUM] =
		{
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    18c4:	4b0b      	ldr	r3, [pc, #44]	; (18f4 <configure_tc_callbacks+0x44>)
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    18c6:	5c1b      	ldrb	r3, [r3, r0]
    18c8:	211f      	movs	r1, #31
    18ca:	4019      	ands	r1, r3
    18cc:	2301      	movs	r3, #1
    18ce:	1c1a      	adds	r2, r3, #0
    18d0:	408a      	lsls	r2, r1
    18d2:	1c11      	adds	r1, r2, #0
    18d4:	4a08      	ldr	r2, [pc, #32]	; (18f8 <configure_tc_callbacks+0x48>)
    18d6:	6011      	str	r1, [r2, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    18d8:	7e61      	ldrb	r1, [r4, #25]
    18da:	2201      	movs	r2, #1
    18dc:	430a      	orrs	r2, r1
    18de:	7662      	strb	r2, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    18e0:	6822      	ldr	r2, [r4, #0]
    18e2:	7353      	strb	r3, [r2, #13]
	tc_enable_callback(&display_timer_instance, TC_CALLBACK_OVERFLOW);
}
    18e4:	bd10      	pop	{r4, pc}
    18e6:	46c0      	nop			; (mov r8, r8)
    18e8:	20002478 	.word	0x20002478
    18ec:	00003561 	.word	0x00003561
    18f0:	000032b5 	.word	0x000032b5
    18f4:	0000b520 	.word	0x0000b520
    18f8:	e000e100 	.word	0xe000e100

000018fc <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    18fc:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    18fe:	2000      	movs	r0, #0
    1900:	4b08      	ldr	r3, [pc, #32]	; (1924 <delay_init+0x28>)
    1902:	4798      	blx	r3
	cycles_per_ms /= 1000;
    1904:	4c08      	ldr	r4, [pc, #32]	; (1928 <delay_init+0x2c>)
    1906:	21fa      	movs	r1, #250	; 0xfa
    1908:	0089      	lsls	r1, r1, #2
    190a:	47a0      	blx	r4
    190c:	4b07      	ldr	r3, [pc, #28]	; (192c <delay_init+0x30>)
    190e:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    1910:	21fa      	movs	r1, #250	; 0xfa
    1912:	0089      	lsls	r1, r1, #2
    1914:	47a0      	blx	r4
    1916:	4b06      	ldr	r3, [pc, #24]	; (1930 <delay_init+0x34>)
    1918:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    191a:	2205      	movs	r2, #5
    191c:	4b05      	ldr	r3, [pc, #20]	; (1934 <delay_init+0x38>)
    191e:	601a      	str	r2, [r3, #0]
}
    1920:	bd10      	pop	{r4, pc}
    1922:	46c0      	nop			; (mov r8, r8)
    1924:	00003065 	.word	0x00003065
    1928:	000082d1 	.word	0x000082d1
    192c:	20000008 	.word	0x20000008
    1930:	20000004 	.word	0x20000004
    1934:	e000e010 	.word	0xe000e010

00001938 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    1938:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    193a:	4b08      	ldr	r3, [pc, #32]	; (195c <delay_cycles_ms+0x24>)
    193c:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    193e:	4a08      	ldr	r2, [pc, #32]	; (1960 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    1940:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1942:	2180      	movs	r1, #128	; 0x80
    1944:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    1946:	e006      	b.n	1956 <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    1948:	2c00      	cmp	r4, #0
    194a:	d004      	beq.n	1956 <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    194c:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    194e:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1950:	6813      	ldr	r3, [r2, #0]
    1952:	420b      	tst	r3, r1
    1954:	d0fc      	beq.n	1950 <delay_cycles_ms+0x18>
    1956:	3801      	subs	r0, #1
    1958:	d2f6      	bcs.n	1948 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    195a:	bd30      	pop	{r4, r5, pc}
    195c:	20000008 	.word	0x20000008
    1960:	e000e010 	.word	0xe000e010

00001964 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    1964:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    1966:	2200      	movs	r2, #0
    1968:	2300      	movs	r3, #0
    196a:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
    196c:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
    196e:	2100      	movs	r1, #0
    1970:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    1972:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    1974:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
    1976:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
    1978:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
    197a:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
    197c:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
    197e:	24c0      	movs	r4, #192	; 0xc0
    1980:	0164      	lsls	r4, r4, #5
    1982:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    1984:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    1986:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
    1988:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
    198a:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
    198c:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    198e:	242a      	movs	r4, #42	; 0x2a
    1990:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
    1992:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
    1994:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
    1996:	2424      	movs	r4, #36	; 0x24
    1998:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    199a:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    199c:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
    199e:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
    19a0:	232b      	movs	r3, #43	; 0x2b
    19a2:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
    19a4:	232c      	movs	r3, #44	; 0x2c
    19a6:	54c1      	strb	r1, [r0, r3]
}
    19a8:	bd10      	pop	{r4, pc}
    19aa:	46c0      	nop			; (mov r8, r8)

000019ac <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    19ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    19ae:	465f      	mov	r7, fp
    19b0:	4656      	mov	r6, sl
    19b2:	464d      	mov	r5, r9
    19b4:	4644      	mov	r4, r8
    19b6:	b4f0      	push	{r4, r5, r6, r7}
    19b8:	b099      	sub	sp, #100	; 0x64
    19ba:	1c06      	adds	r6, r0, #0
    19bc:	1c14      	adds	r4, r2, #0
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    19be:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    19c0:	4bbc      	ldr	r3, [pc, #752]	; (1cb4 <adc_init+0x308>)
    19c2:	6a18      	ldr	r0, [r3, #32]
    19c4:	2280      	movs	r2, #128	; 0x80
    19c6:	0252      	lsls	r2, r2, #9
    19c8:	4302      	orrs	r2, r0
    19ca:	621a      	str	r2, [r3, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    19cc:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    19ce:	2005      	movs	r0, #5
	module_inst->hw = hw;

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    19d0:	07da      	lsls	r2, r3, #31
    19d2:	d500      	bpl.n	19d6 <adc_init+0x2a>
    19d4:	e1f6      	b.n	1dc4 <adc_init+0x418>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    19d6:	780b      	ldrb	r3, [r1, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    19d8:	201c      	movs	r0, #28
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    19da:	0799      	lsls	r1, r3, #30
    19dc:	d500      	bpl.n	19e0 <adc_init+0x34>
    19de:	e1f1      	b.n	1dc4 <adc_init+0x418>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    19e0:	7863      	ldrb	r3, [r4, #1]
    19e2:	7133      	strb	r3, [r6, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
    19e4:	2b00      	cmp	r3, #0
    19e6:	d000      	beq.n	19ea <adc_init+0x3e>
    19e8:	e1dc      	b.n	1da4 <adc_init+0x3f8>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
    19ea:	4bb3      	ldr	r3, [pc, #716]	; (1cb8 <adc_init+0x30c>)
    19ec:	6c19      	ldr	r1, [r3, #64]	; 0x40
    19ee:	2204      	movs	r2, #4
    19f0:	430a      	orrs	r2, r1
    19f2:	641a      	str	r2, [r3, #64]	; 0x40
    19f4:	e1d6      	b.n	1da4 <adc_init+0x3f8>
	module_inst->remaining_conversions = 0;
	module_inst->job_status = STATUS_OK;

	_adc_instances[0] = module_inst;

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    19f6:	7d23      	ldrb	r3, [r4, #20]
    19f8:	2b00      	cmp	r3, #0
    19fa:	d102      	bne.n	1a02 <adc_init+0x56>
			!config->freerunning) {
		module_inst->software_trigger = true;
    19fc:	2301      	movs	r3, #1
    19fe:	7773      	strb	r3, [r6, #29]
    1a00:	e001      	b.n	1a06 <adc_init+0x5a>
	} else {
		module_inst->software_trigger = false;
    1a02:	2300      	movs	r3, #0
    1a04:	7773      	strb	r3, [r6, #29]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    1a06:	6832      	ldr	r2, [r6, #0]
    1a08:	9201      	str	r2, [sp, #4]

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    1a0a:	7823      	ldrb	r3, [r4, #0]
    1a0c:	4668      	mov	r0, sp
    1a0e:	7203      	strb	r3, [r0, #8]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
    1a10:	201e      	movs	r0, #30
    1a12:	a902      	add	r1, sp, #8
    1a14:	4ba9      	ldr	r3, [pc, #676]	; (1cbc <adc_init+0x310>)
    1a16:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
    1a18:	201e      	movs	r0, #30
    1a1a:	4ba9      	ldr	r3, [pc, #676]	; (1cc0 <adc_init+0x314>)
    1a1c:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
    1a1e:	232c      	movs	r3, #44	; 0x2c
    1a20:	5ce3      	ldrb	r3, [r4, r3]
    1a22:	2b00      	cmp	r3, #0
    1a24:	d042      	beq.n	1aac <adc_init+0x100>
		uint8_t offset = config->pin_scan.offset_start_scan;
    1a26:	222b      	movs	r2, #43	; 0x2b
    1a28:	5ca5      	ldrb	r5, [r4, r2]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
    1a2a:	7b21      	ldrb	r1, [r4, #12]
    1a2c:	4688      	mov	r8, r1
	system_gclk_chan_enable(ADC_GCLK_ID);

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
    1a2e:	194a      	adds	r2, r1, r5
    1a30:	b2d2      	uxtb	r2, r2
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
    1a32:	18d3      	adds	r3, r2, r3
    1a34:	b2db      	uxtb	r3, r3
    1a36:	4699      	mov	r9, r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    1a38:	429a      	cmp	r2, r3
    1a3a:	d221      	bcs.n	1a80 <adc_init+0xd4>
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    1a3c:	4aa1      	ldr	r2, [pc, #644]	; (1cc4 <adc_init+0x318>)
    1a3e:	4693      	mov	fp, r2
    1a40:	4ba1      	ldr	r3, [pc, #644]	; (1cc8 <adc_init+0x31c>)
    1a42:	469a      	mov	sl, r3
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
    1a44:	270f      	movs	r7, #15
    1a46:	402f      	ands	r7, r5
    1a48:	7b23      	ldrb	r3, [r4, #12]
    1a4a:	18ff      	adds	r7, r7, r3
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    1a4c:	a804      	add	r0, sp, #16
    1a4e:	4659      	mov	r1, fp
    1a50:	2250      	movs	r2, #80	; 0x50
    1a52:	47d0      	blx	sl
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    1a54:	2f13      	cmp	r7, #19
    1a56:	d80c      	bhi.n	1a72 <adc_init+0xc6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    1a58:	00bf      	lsls	r7, r7, #2
    1a5a:	ab04      	add	r3, sp, #16
    1a5c:	58f8      	ldr	r0, [r7, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1a5e:	a903      	add	r1, sp, #12
    1a60:	2300      	movs	r3, #0
    1a62:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    1a64:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    1a66:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    1a68:	2301      	movs	r3, #1
    1a6a:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    1a6c:	b2c0      	uxtb	r0, r0
    1a6e:	4a97      	ldr	r2, [pc, #604]	; (1ccc <adc_init+0x320>)
    1a70:	4790      	blx	r2
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
    1a72:	3501      	adds	r5, #1
    1a74:	b2ed      	uxtb	r5, r5
    1a76:	4640      	mov	r0, r8
    1a78:	1943      	adds	r3, r0, r5
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    1a7a:	b2db      	uxtb	r3, r3
    1a7c:	454b      	cmp	r3, r9
    1a7e:	d3e1      	bcc.n	1a44 <adc_init+0x98>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
    1a80:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    1a82:	a804      	add	r0, sp, #16
    1a84:	498f      	ldr	r1, [pc, #572]	; (1cc4 <adc_init+0x318>)
    1a86:	2250      	movs	r2, #80	; 0x50
    1a88:	4b8f      	ldr	r3, [pc, #572]	; (1cc8 <adc_init+0x31c>)
    1a8a:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    1a8c:	2d13      	cmp	r5, #19
    1a8e:	d837      	bhi.n	1b00 <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    1a90:	00ad      	lsls	r5, r5, #2
    1a92:	ab04      	add	r3, sp, #16
    1a94:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1a96:	a903      	add	r1, sp, #12
    1a98:	2300      	movs	r3, #0
    1a9a:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    1a9c:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    1a9e:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    1aa0:	2301      	movs	r3, #1
    1aa2:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    1aa4:	b2c0      	uxtb	r0, r0
    1aa6:	4b89      	ldr	r3, [pc, #548]	; (1ccc <adc_init+0x320>)
    1aa8:	4798      	blx	r3
    1aaa:	e029      	b.n	1b00 <adc_init+0x154>
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
    1aac:	7b25      	ldrb	r5, [r4, #12]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    1aae:	a804      	add	r0, sp, #16
    1ab0:	4984      	ldr	r1, [pc, #528]	; (1cc4 <adc_init+0x318>)
    1ab2:	2250      	movs	r2, #80	; 0x50
    1ab4:	4b84      	ldr	r3, [pc, #528]	; (1cc8 <adc_init+0x31c>)
    1ab6:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    1ab8:	2d13      	cmp	r5, #19
    1aba:	d80c      	bhi.n	1ad6 <adc_init+0x12a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    1abc:	00ad      	lsls	r5, r5, #2
    1abe:	ab04      	add	r3, sp, #16
    1ac0:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1ac2:	a903      	add	r1, sp, #12
    1ac4:	2300      	movs	r3, #0
    1ac6:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    1ac8:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    1aca:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    1acc:	2301      	movs	r3, #1
    1ace:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    1ad0:	b2c0      	uxtb	r0, r0
    1ad2:	4b7e      	ldr	r3, [pc, #504]	; (1ccc <adc_init+0x320>)
    1ad4:	4798      	blx	r3
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
    1ad6:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    1ad8:	a804      	add	r0, sp, #16
    1ada:	497a      	ldr	r1, [pc, #488]	; (1cc4 <adc_init+0x318>)
    1adc:	2250      	movs	r2, #80	; 0x50
    1ade:	4b7a      	ldr	r3, [pc, #488]	; (1cc8 <adc_init+0x31c>)
    1ae0:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    1ae2:	2d13      	cmp	r5, #19
    1ae4:	d80c      	bhi.n	1b00 <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    1ae6:	00ad      	lsls	r5, r5, #2
    1ae8:	ab04      	add	r3, sp, #16
    1aea:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1aec:	a903      	add	r1, sp, #12
    1aee:	2300      	movs	r3, #0
    1af0:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    1af2:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    1af4:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    1af6:	2301      	movs	r3, #1
    1af8:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    1afa:	b2c0      	uxtb	r0, r0
    1afc:	4b73      	ldr	r3, [pc, #460]	; (1ccc <adc_init+0x320>)
    1afe:	4798      	blx	r3
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
    1b00:	7d63      	ldrb	r3, [r4, #21]
    1b02:	009b      	lsls	r3, r3, #2
    1b04:	b2db      	uxtb	r3, r3
    1b06:	9901      	ldr	r1, [sp, #4]
    1b08:	700b      	strb	r3, [r1, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
    1b0a:	7da3      	ldrb	r3, [r4, #22]
    1b0c:	01db      	lsls	r3, r3, #7

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);

	/* Configure reference */
	adc_module->REFCTRL.reg =
    1b0e:	7862      	ldrb	r2, [r4, #1]
    1b10:	4313      	orrs	r3, r2
    1b12:	b2db      	uxtb	r3, r3
    1b14:	704b      	strb	r3, [r1, #1]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    1b16:	7923      	ldrb	r3, [r4, #4]
    1b18:	2b34      	cmp	r3, #52	; 0x34
    1b1a:	d900      	bls.n	1b1e <adc_init+0x172>
    1b1c:	e140      	b.n	1da0 <adc_init+0x3f4>
    1b1e:	009b      	lsls	r3, r3, #2
    1b20:	4a6b      	ldr	r2, [pc, #428]	; (1cd0 <adc_init+0x324>)
    1b22:	58d3      	ldr	r3, [r2, r3]
    1b24:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    1b26:	2202      	movs	r2, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1b28:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    1b2a:	2301      	movs	r3, #1
    1b2c:	e01a      	b.n	1b64 <adc_init+0x1b8>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    1b2e:	7c63      	ldrb	r3, [r4, #17]
		accumulate = config->accumulate_samples;
    1b30:	7c22      	ldrb	r2, [r4, #16]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1b32:	2510      	movs	r5, #16
    1b34:	e016      	b.n	1b64 <adc_init+0x1b8>
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    1b36:	2206      	movs	r2, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1b38:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    1b3a:	2301      	movs	r3, #1
    1b3c:	e012      	b.n	1b64 <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    1b3e:	2208      	movs	r2, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1b40:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    1b42:	2300      	movs	r3, #0
    1b44:	e00e      	b.n	1b64 <adc_init+0x1b8>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    1b46:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_16BIT;
		break;
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    1b48:	2530      	movs	r5, #48	; 0x30
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    1b4a:	2300      	movs	r3, #0
    1b4c:	e00a      	b.n	1b64 <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    1b4e:	2200      	movs	r2, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    1b50:	2520      	movs	r5, #32
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    1b52:	2300      	movs	r3, #0
    1b54:	e006      	b.n	1b64 <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    1b56:	2200      	movs	r2, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    1b58:	2500      	movs	r5, #0
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    1b5a:	2300      	movs	r3, #0
    1b5c:	e002      	b.n	1b64 <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    1b5e:	2204      	movs	r2, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1b60:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    1b62:	2302      	movs	r3, #2
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    1b64:	011b      	lsls	r3, r3, #4
    1b66:	2170      	movs	r1, #112	; 0x70
    1b68:	400b      	ands	r3, r1
    1b6a:	4313      	orrs	r3, r2
    1b6c:	9a01      	ldr	r2, [sp, #4]
    1b6e:	7093      	strb	r3, [r2, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    1b70:	7de3      	ldrb	r3, [r4, #23]
		return STATUS_ERR_INVALID_ARG;
    1b72:	2017      	movs	r0, #23
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    1b74:	2b3f      	cmp	r3, #63	; 0x3f
    1b76:	d900      	bls.n	1b7a <adc_init+0x1ce>
    1b78:	e124      	b.n	1dc4 <adc_init+0x418>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
    1b7a:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1b7c:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1b7e:	7e53      	ldrb	r3, [r2, #25]
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
	}

	while (adc_is_syncing(module_inst)) {
    1b80:	b25b      	sxtb	r3, r3
    1b82:	2b00      	cmp	r3, #0
    1b84:	dbfb      	blt.n	1b7e <adc_init+0x1d2>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    1b86:	7ce2      	ldrb	r2, [r4, #19]
    1b88:	8863      	ldrh	r3, [r4, #2]
    1b8a:	4313      	orrs	r3, r2
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
    1b8c:	2224      	movs	r2, #36	; 0x24
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    1b8e:	5ca2      	ldrb	r2, [r4, r2]
    1b90:	00d2      	lsls	r2, r2, #3
    1b92:	4313      	orrs	r3, r2
    1b94:	7d22      	ldrb	r2, [r4, #20]
    1b96:	0092      	lsls	r2, r2, #2
    1b98:	4313      	orrs	r3, r2
    1b9a:	7ca2      	ldrb	r2, [r4, #18]
    1b9c:	0052      	lsls	r2, r2, #1
    1b9e:	4313      	orrs	r3, r2
    1ba0:	432b      	orrs	r3, r5
    1ba2:	9801      	ldr	r0, [sp, #4]
    1ba4:	8083      	strh	r3, [r0, #4]
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    1ba6:	7e23      	ldrb	r3, [r4, #24]
    1ba8:	2b00      	cmp	r3, #0
    1baa:	d101      	bne.n	1bb0 <adc_init+0x204>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1bac:	6831      	ldr	r1, [r6, #0]
    1bae:	e097      	b.n	1ce0 <adc_init+0x334>
		switch (resolution) {
    1bb0:	2d10      	cmp	r5, #16
    1bb2:	d05f      	beq.n	1c74 <adc_init+0x2c8>
    1bb4:	d802      	bhi.n	1bbc <adc_init+0x210>
    1bb6:	2d00      	cmp	r5, #0
    1bb8:	d03c      	beq.n	1c34 <adc_init+0x288>
    1bba:	e7f7      	b.n	1bac <adc_init+0x200>
    1bbc:	2d20      	cmp	r5, #32
    1bbe:	d019      	beq.n	1bf4 <adc_init+0x248>
    1bc0:	2d30      	cmp	r5, #48	; 0x30
    1bc2:	d1f3      	bne.n	1bac <adc_init+0x200>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    1bc4:	7ce2      	ldrb	r2, [r4, #19]
    1bc6:	2a00      	cmp	r2, #0
    1bc8:	d00a      	beq.n	1be0 <adc_init+0x234>
					(config->window.window_lower_value > 127 ||
    1bca:	69e2      	ldr	r2, [r4, #28]
    1bcc:	3280      	adds	r2, #128	; 0x80
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1bce:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    1bd0:	2aff      	cmp	r2, #255	; 0xff
    1bd2:	d900      	bls.n	1bd6 <adc_init+0x22a>
    1bd4:	e0f6      	b.n	1dc4 <adc_init+0x418>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
    1bd6:	6a22      	ldr	r2, [r4, #32]
    1bd8:	3280      	adds	r2, #128	; 0x80
    1bda:	2aff      	cmp	r2, #255	; 0xff
    1bdc:	d900      	bls.n	1be0 <adc_init+0x234>
    1bde:	e0f1      	b.n	1dc4 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1be0:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
    1be2:	69e1      	ldr	r1, [r4, #28]
    1be4:	29ff      	cmp	r1, #255	; 0xff
    1be6:	dd00      	ble.n	1bea <adc_init+0x23e>
    1be8:	e0ec      	b.n	1dc4 <adc_init+0x418>
    1bea:	6a22      	ldr	r2, [r4, #32]
    1bec:	2aff      	cmp	r2, #255	; 0xff
    1bee:	dd00      	ble.n	1bf2 <adc_init+0x246>
    1bf0:	e0e8      	b.n	1dc4 <adc_init+0x418>
    1bf2:	e7db      	b.n	1bac <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    1bf4:	7ce2      	ldrb	r2, [r4, #19]
    1bf6:	2a00      	cmp	r2, #0
    1bf8:	d011      	beq.n	1c1e <adc_init+0x272>
					(config->window.window_lower_value > 511 ||
    1bfa:	69e0      	ldr	r0, [r4, #28]
    1bfc:	2280      	movs	r2, #128	; 0x80
    1bfe:	0092      	lsls	r2, r2, #2
    1c00:	1881      	adds	r1, r0, r2
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1c02:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    1c04:	4a33      	ldr	r2, [pc, #204]	; (1cd4 <adc_init+0x328>)
    1c06:	4291      	cmp	r1, r2
    1c08:	d900      	bls.n	1c0c <adc_init+0x260>
    1c0a:	e0db      	b.n	1dc4 <adc_init+0x418>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    1c0c:	6a20      	ldr	r0, [r4, #32]
    1c0e:	2280      	movs	r2, #128	; 0x80
    1c10:	0092      	lsls	r2, r2, #2
    1c12:	1881      	adds	r1, r0, r2
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1c14:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    1c16:	4a2f      	ldr	r2, [pc, #188]	; (1cd4 <adc_init+0x328>)
    1c18:	4291      	cmp	r1, r2
    1c1a:	d900      	bls.n	1c1e <adc_init+0x272>
    1c1c:	e0d2      	b.n	1dc4 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1c1e:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
    1c20:	4a2c      	ldr	r2, [pc, #176]	; (1cd4 <adc_init+0x328>)
    1c22:	69e1      	ldr	r1, [r4, #28]
    1c24:	4291      	cmp	r1, r2
    1c26:	dd00      	ble.n	1c2a <adc_init+0x27e>
    1c28:	e0cc      	b.n	1dc4 <adc_init+0x418>
    1c2a:	6a21      	ldr	r1, [r4, #32]
    1c2c:	4291      	cmp	r1, r2
    1c2e:	dd00      	ble.n	1c32 <adc_init+0x286>
    1c30:	e0c8      	b.n	1dc4 <adc_init+0x418>
    1c32:	e7bb      	b.n	1bac <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    1c34:	7ce2      	ldrb	r2, [r4, #19]
    1c36:	2a00      	cmp	r2, #0
    1c38:	d011      	beq.n	1c5e <adc_init+0x2b2>
					(config->window.window_lower_value > 2047 ||
    1c3a:	69e2      	ldr	r2, [r4, #28]
    1c3c:	2080      	movs	r0, #128	; 0x80
    1c3e:	0100      	lsls	r0, r0, #4
    1c40:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1c42:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    1c44:	4a24      	ldr	r2, [pc, #144]	; (1cd8 <adc_init+0x32c>)
    1c46:	4291      	cmp	r1, r2
    1c48:	d900      	bls.n	1c4c <adc_init+0x2a0>
    1c4a:	e0bb      	b.n	1dc4 <adc_init+0x418>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    1c4c:	6a22      	ldr	r2, [r4, #32]
    1c4e:	2080      	movs	r0, #128	; 0x80
    1c50:	0100      	lsls	r0, r0, #4
    1c52:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1c54:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    1c56:	4a20      	ldr	r2, [pc, #128]	; (1cd8 <adc_init+0x32c>)
    1c58:	4291      	cmp	r1, r2
    1c5a:	d900      	bls.n	1c5e <adc_init+0x2b2>
    1c5c:	e0b2      	b.n	1dc4 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1c5e:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
    1c60:	4a1d      	ldr	r2, [pc, #116]	; (1cd8 <adc_init+0x32c>)
    1c62:	69e1      	ldr	r1, [r4, #28]
    1c64:	4291      	cmp	r1, r2
    1c66:	dd00      	ble.n	1c6a <adc_init+0x2be>
    1c68:	e0ac      	b.n	1dc4 <adc_init+0x418>
    1c6a:	6a21      	ldr	r1, [r4, #32]
    1c6c:	4291      	cmp	r1, r2
    1c6e:	dd00      	ble.n	1c72 <adc_init+0x2c6>
    1c70:	e0a8      	b.n	1dc4 <adc_init+0x418>
    1c72:	e79b      	b.n	1bac <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    1c74:	7ce2      	ldrb	r2, [r4, #19]
    1c76:	2a00      	cmp	r2, #0
    1c78:	d011      	beq.n	1c9e <adc_init+0x2f2>
					(config->window.window_lower_value > 32767 ||
    1c7a:	69e2      	ldr	r2, [r4, #28]
    1c7c:	2080      	movs	r0, #128	; 0x80
    1c7e:	0200      	lsls	r0, r0, #8
    1c80:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1c82:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    1c84:	4a15      	ldr	r2, [pc, #84]	; (1cdc <adc_init+0x330>)
    1c86:	4291      	cmp	r1, r2
    1c88:	d900      	bls.n	1c8c <adc_init+0x2e0>
    1c8a:	e09b      	b.n	1dc4 <adc_init+0x418>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    1c8c:	6a22      	ldr	r2, [r4, #32]
    1c8e:	2080      	movs	r0, #128	; 0x80
    1c90:	0200      	lsls	r0, r0, #8
    1c92:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1c94:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    1c96:	4a11      	ldr	r2, [pc, #68]	; (1cdc <adc_init+0x330>)
    1c98:	4291      	cmp	r1, r2
    1c9a:	d900      	bls.n	1c9e <adc_init+0x2f2>
    1c9c:	e092      	b.n	1dc4 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1c9e:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
    1ca0:	4a0e      	ldr	r2, [pc, #56]	; (1cdc <adc_init+0x330>)
    1ca2:	69e1      	ldr	r1, [r4, #28]
    1ca4:	4291      	cmp	r1, r2
    1ca6:	dd00      	ble.n	1caa <adc_init+0x2fe>
    1ca8:	e08c      	b.n	1dc4 <adc_init+0x418>
    1caa:	6a21      	ldr	r1, [r4, #32]
    1cac:	4291      	cmp	r1, r2
    1cae:	dd00      	ble.n	1cb2 <adc_init+0x306>
    1cb0:	e088      	b.n	1dc4 <adc_init+0x418>
    1cb2:	e77b      	b.n	1bac <adc_init+0x200>
    1cb4:	40000400 	.word	0x40000400
    1cb8:	40000800 	.word	0x40000800
    1cbc:	0000317d 	.word	0x0000317d
    1cc0:	000030f1 	.word	0x000030f1
    1cc4:	0000b5f8 	.word	0x0000b5f8
    1cc8:	00004479 	.word	0x00004479
    1ccc:	00003259 	.word	0x00003259
    1cd0:	0000b524 	.word	0x0000b524
    1cd4:	000003ff 	.word	0x000003ff
    1cd8:	00000fff 	.word	0x00000fff
    1cdc:	0000ffff 	.word	0x0000ffff

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1ce0:	7e4a      	ldrb	r2, [r1, #25]
			}
			break;
		}
	}

	while (adc_is_syncing(module_inst)) {
    1ce2:	b252      	sxtb	r2, r2
    1ce4:	2a00      	cmp	r2, #0
    1ce6:	dbfb      	blt.n	1ce0 <adc_init+0x334>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
    1ce8:	9a01      	ldr	r2, [sp, #4]
    1cea:	7213      	strb	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1cec:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1cee:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    1cf0:	b25b      	sxtb	r3, r3
    1cf2:	2b00      	cmp	r3, #0
    1cf4:	dbfb      	blt.n	1cee <adc_init+0x342>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
    1cf6:	8ba3      	ldrh	r3, [r4, #28]
    1cf8:	9801      	ldr	r0, [sp, #4]
    1cfa:	8383      	strh	r3, [r0, #28]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1cfc:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1cfe:	7e53      	ldrb	r3, [r2, #25]
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
    1d00:	b25b      	sxtb	r3, r3
    1d02:	2b00      	cmp	r3, #0
    1d04:	dbfb      	blt.n	1cfe <adc_init+0x352>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    1d06:	8c23      	ldrh	r3, [r4, #32]
    1d08:	9901      	ldr	r1, [sp, #4]
    1d0a:	840b      	strh	r3, [r1, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
    1d0c:	232c      	movs	r3, #44	; 0x2c
    1d0e:	5ce3      	ldrb	r3, [r4, r3]
	if (inputs_to_scan > 0) {
    1d10:	2b00      	cmp	r3, #0
    1d12:	d004      	beq.n	1d1e <adc_init+0x372>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
    1d14:	3b01      	subs	r3, #1
    1d16:	b2db      	uxtb	r3, r3
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    1d18:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    1d1a:	2b0f      	cmp	r3, #15
    1d1c:	d852      	bhi.n	1dc4 <adc_init+0x418>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
    1d1e:	222b      	movs	r2, #43	; 0x2b
    1d20:	5ca2      	ldrb	r2, [r4, r2]
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    1d22:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    1d24:	2a0f      	cmp	r2, #15
    1d26:	d84d      	bhi.n	1dc4 <adc_init+0x418>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1d28:	6831      	ldr	r1, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1d2a:	7e48      	ldrb	r0, [r1, #25]
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
	}

	while (adc_is_syncing(module_inst)) {
    1d2c:	b240      	sxtb	r0, r0
    1d2e:	2800      	cmp	r0, #0
    1d30:	dbfb      	blt.n	1d2a <adc_init+0x37e>
	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    1d32:	89e0      	ldrh	r0, [r4, #14]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    1d34:	7b21      	ldrb	r1, [r4, #12]
			config->gain_factor |
    1d36:	4301      	orrs	r1, r0
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
    1d38:	68a0      	ldr	r0, [r4, #8]
    1d3a:	4301      	orrs	r1, r0
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
    1d3c:	0512      	lsls	r2, r2, #20
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    1d3e:	430a      	orrs	r2, r1
    1d40:	041b      	lsls	r3, r3, #16
			config->negative_input |
    1d42:	4313      	orrs	r3, r2
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    1d44:	9901      	ldr	r1, [sp, #4]
    1d46:	610b      	str	r3, [r1, #16]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
			config->positive_input;

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    1d48:	232a      	movs	r3, #42	; 0x2a
    1d4a:	5ce3      	ldrb	r3, [r4, r3]
    1d4c:	750b      	strb	r3, [r1, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    1d4e:	230f      	movs	r3, #15
    1d50:	758b      	strb	r3, [r1, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    1d52:	2324      	movs	r3, #36	; 0x24
    1d54:	5ce3      	ldrb	r3, [r4, r3]
    1d56:	2b00      	cmp	r3, #0
    1d58:	d010      	beq.n	1d7c <adc_init+0x3d0>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    1d5a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
    1d5c:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    1d5e:	4a1d      	ldr	r2, [pc, #116]	; (1dd4 <adc_init+0x428>)
    1d60:	4293      	cmp	r3, r2
    1d62:	d82f      	bhi.n	1dc4 <adc_init+0x418>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    1d64:	848b      	strh	r3, [r1, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    1d66:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1d68:	2080      	movs	r0, #128	; 0x80
    1d6a:	0100      	lsls	r0, r0, #4
    1d6c:	1819      	adds	r1, r3, r0
    1d6e:	b289      	uxth	r1, r1
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
    1d70:	2017      	movs	r0, #23
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    1d72:	4a18      	ldr	r2, [pc, #96]	; (1dd4 <adc_init+0x428>)
    1d74:	4291      	cmp	r1, r2
    1d76:	d825      	bhi.n	1dc4 <adc_init+0x418>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    1d78:	9901      	ldr	r1, [sp, #4]
    1d7a:	84cb      	strh	r3, [r1, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
    1d7c:	4b16      	ldr	r3, [pc, #88]	; (1dd8 <adc_init+0x42c>)
    1d7e:	681a      	ldr	r2, [r3, #0]
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    1d80:	0152      	lsls	r2, r2, #5
    1d82:	23e0      	movs	r3, #224	; 0xe0
    1d84:	00db      	lsls	r3, r3, #3
    1d86:	401a      	ands	r2, r3
			ADC_CALIB_BIAS_CAL(
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
    1d88:	4b14      	ldr	r3, [pc, #80]	; (1ddc <adc_init+0x430>)
    1d8a:	6858      	ldr	r0, [r3, #4]
    1d8c:	0141      	lsls	r1, r0, #5
    1d8e:	681b      	ldr	r3, [r3, #0]
    1d90:	0edb      	lsrs	r3, r3, #27
    1d92:	430b      	orrs	r3, r1
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    1d94:	b2db      	uxtb	r3, r3
    1d96:	4313      	orrs	r3, r2
    1d98:	9901      	ldr	r1, [sp, #4]
    1d9a:	850b      	strh	r3, [r1, #40]	; 0x28
			) |
			ADC_CALIB_LINEARITY_CAL(
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
    1d9c:	2000      	movs	r0, #0
    1d9e:	e011      	b.n	1dc4 <adc_init+0x418>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    1da0:	2017      	movs	r0, #23
    1da2:	e00f      	b.n	1dc4 <adc_init+0x418>
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#if ADC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
    1da4:	2300      	movs	r3, #0
    1da6:	60b3      	str	r3, [r6, #8]
    1da8:	60f3      	str	r3, [r6, #12]
    1daa:	6133      	str	r3, [r6, #16]
	};

	module_inst->registered_callback_mask = 0;
    1dac:	76b3      	strb	r3, [r6, #26]
	module_inst->enabled_callback_mask = 0;
    1dae:	76f3      	strb	r3, [r6, #27]
	module_inst->remaining_conversions = 0;
    1db0:	8333      	strh	r3, [r6, #24]
	module_inst->job_status = STATUS_OK;
    1db2:	7733      	strb	r3, [r6, #28]

	_adc_instances[0] = module_inst;
    1db4:	4b0a      	ldr	r3, [pc, #40]	; (1de0 <adc_init+0x434>)
    1db6:	601e      	str	r6, [r3, #0]

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    1db8:	232a      	movs	r3, #42	; 0x2a
    1dba:	5ce3      	ldrb	r3, [r4, r3]
    1dbc:	2b00      	cmp	r3, #0
    1dbe:	d100      	bne.n	1dc2 <adc_init+0x416>
    1dc0:	e619      	b.n	19f6 <adc_init+0x4a>
    1dc2:	e61e      	b.n	1a02 <adc_init+0x56>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
    1dc4:	b019      	add	sp, #100	; 0x64
    1dc6:	bc3c      	pop	{r2, r3, r4, r5}
    1dc8:	4690      	mov	r8, r2
    1dca:	4699      	mov	r9, r3
    1dcc:	46a2      	mov	sl, r4
    1dce:	46ab      	mov	fp, r5
    1dd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1dd2:	46c0      	nop			; (mov r8, r8)
    1dd4:	00000fff 	.word	0x00000fff
    1dd8:	00806024 	.word	0x00806024
    1ddc:	00806020 	.word	0x00806020
    1de0:	200024a4 	.word	0x200024a4

00001de4 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
    1de4:	b538      	push	{r3, r4, r5, lr}

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
	struct adc_module *module = _adc_instances[instance];
    1de6:	4b2d      	ldr	r3, [pc, #180]	; (1e9c <ADC_Handler+0xb8>)
    1de8:	681c      	ldr	r4, [r3, #0]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
    1dea:	6823      	ldr	r3, [r4, #0]
    1dec:	7e1d      	ldrb	r5, [r3, #24]
    1dee:	b2ed      	uxtb	r5, r5

	if (flags & ADC_INTFLAG_RESRDY) {
    1df0:	07e9      	lsls	r1, r5, #31
    1df2:	d535      	bpl.n	1e60 <ADC_Handler+0x7c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    1df4:	7ee2      	ldrb	r2, [r4, #27]
    1df6:	07d1      	lsls	r1, r2, #31
    1df8:	d532      	bpl.n	1e60 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
    1dfa:	7ea2      	ldrb	r2, [r4, #26]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;

	if (flags & ADC_INTFLAG_RESRDY) {
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    1dfc:	07d1      	lsls	r1, r2, #31
    1dfe:	d52f      	bpl.n	1e60 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    1e00:	2201      	movs	r2, #1
    1e02:	761a      	strb	r2, [r3, #24]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1e04:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1e06:	7e53      	ldrb	r3, [r2, #25]

			while (adc_is_syncing(module)) {
    1e08:	b25b      	sxtb	r3, r3
    1e0a:	2b00      	cmp	r3, #0
    1e0c:	dbfb      	blt.n	1e06 <ADC_Handler+0x22>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
    1e0e:	6963      	ldr	r3, [r4, #20]
    1e10:	1c99      	adds	r1, r3, #2
    1e12:	6161      	str	r1, [r4, #20]
    1e14:	8b52      	ldrh	r2, [r2, #26]
    1e16:	b292      	uxth	r2, r2
    1e18:	801a      	strh	r2, [r3, #0]

			if (--module->remaining_conversions > 0) {
    1e1a:	8b23      	ldrh	r3, [r4, #24]
    1e1c:	3b01      	subs	r3, #1
    1e1e:	b29b      	uxth	r3, r3
    1e20:	8323      	strh	r3, [r4, #24]
    1e22:	2b00      	cmp	r3, #0
    1e24:	d011      	beq.n	1e4a <ADC_Handler+0x66>
				if (module->software_trigger == true) {
    1e26:	7f63      	ldrb	r3, [r4, #29]
    1e28:	2b00      	cmp	r3, #0
    1e2a:	d019      	beq.n	1e60 <ADC_Handler+0x7c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    1e2c:	6823      	ldr	r3, [r4, #0]
    1e2e:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
    1e30:	b252      	sxtb	r2, r2
    1e32:	2a00      	cmp	r2, #0
    1e34:	dbfb      	blt.n	1e2e <ADC_Handler+0x4a>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    1e36:	7b19      	ldrb	r1, [r3, #12]
    1e38:	2202      	movs	r2, #2
    1e3a:	430a      	orrs	r2, r1
    1e3c:	731a      	strb	r2, [r3, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1e3e:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1e40:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    1e42:	b25b      	sxtb	r3, r3
    1e44:	2b00      	cmp	r3, #0
    1e46:	dbfb      	blt.n	1e40 <ADC_Handler+0x5c>
    1e48:	e00a      	b.n	1e60 <ADC_Handler+0x7c>
					adc_start_conversion(module);
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
    1e4a:	7f23      	ldrb	r3, [r4, #28]
    1e4c:	2b05      	cmp	r3, #5
    1e4e:	d107      	bne.n	1e60 <ADC_Handler+0x7c>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
    1e50:	2300      	movs	r3, #0
    1e52:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
    1e54:	2301      	movs	r3, #1
    1e56:	6822      	ldr	r2, [r4, #0]
    1e58:	7593      	strb	r3, [r2, #22]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
    1e5a:	1c20      	adds	r0, r4, #0
    1e5c:	68a3      	ldr	r3, [r4, #8]
    1e5e:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
    1e60:	0769      	lsls	r1, r5, #29
    1e62:	d50b      	bpl.n	1e7c <ADC_Handler+0x98>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
    1e64:	2304      	movs	r3, #4
    1e66:	6822      	ldr	r2, [r4, #0]
    1e68:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    1e6a:	7ee3      	ldrb	r3, [r4, #27]
    1e6c:	0799      	lsls	r1, r3, #30
    1e6e:	d505      	bpl.n	1e7c <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
    1e70:	7ea3      	ldrb	r3, [r4, #26]
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    1e72:	079a      	lsls	r2, r3, #30
    1e74:	d502      	bpl.n	1e7c <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
			(module->callback[ADC_CALLBACK_WINDOW])(module);
    1e76:	1c20      	adds	r0, r4, #0
    1e78:	68e3      	ldr	r3, [r4, #12]
    1e7a:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
    1e7c:	07a9      	lsls	r1, r5, #30
    1e7e:	d50b      	bpl.n	1e98 <ADC_Handler+0xb4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    1e80:	2302      	movs	r3, #2
    1e82:	6822      	ldr	r2, [r4, #0]
    1e84:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    1e86:	7ee3      	ldrb	r3, [r4, #27]
    1e88:	0759      	lsls	r1, r3, #29
    1e8a:	d505      	bpl.n	1e98 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
    1e8c:	7ea3      	ldrb	r3, [r4, #26]

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    1e8e:	075a      	lsls	r2, r3, #29
    1e90:	d502      	bpl.n	1e98 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
    1e92:	6923      	ldr	r3, [r4, #16]
    1e94:	1c20      	adds	r0, r4, #0
    1e96:	4798      	blx	r3

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
	_adc_interrupt_handler(0);
}
    1e98:	bd38      	pop	{r3, r4, r5, pc}
    1e9a:	46c0      	nop			; (mov r8, r8)
    1e9c:	200024a4 	.word	0x200024a4

00001ea0 <adc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1ea0:	1c93      	adds	r3, r2, #2
    1ea2:	009b      	lsls	r3, r3, #2
    1ea4:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback_mask |= (1 << callback_type);
    1ea6:	2301      	movs	r3, #1
    1ea8:	4093      	lsls	r3, r2
    1eaa:	1c1a      	adds	r2, r3, #0
    1eac:	7e83      	ldrb	r3, [r0, #26]
    1eae:	431a      	orrs	r2, r3
    1eb0:	7682      	strb	r2, [r0, #26]
}
    1eb2:	4770      	bx	lr

00001eb4 <adc_read_buffer_job>:
 */
enum status_code adc_read_buffer_job(
		struct adc_module *const module_inst,
		uint16_t *buffer,
		uint16_t samples)
{
    1eb4:	b510      	push	{r4, lr}
    1eb6:	1c03      	adds	r3, r0, #0
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    1eb8:	8b04      	ldrh	r4, [r0, #24]
    1eba:	b2a4      	uxth	r4, r4
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
    1ebc:	2005      	movs	r0, #5
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    1ebe:	2c00      	cmp	r4, #0
    1ec0:	d11d      	bne.n	1efe <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
    1ec2:	7f18      	ldrb	r0, [r3, #28]
    1ec4:	b2c0      	uxtb	r0, r0
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    1ec6:	2805      	cmp	r0, #5
    1ec8:	d019      	beq.n	1efe <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
	}

	module_inst->job_status = STATUS_BUSY;
    1eca:	2005      	movs	r0, #5
    1ecc:	7718      	strb	r0, [r3, #28]
	module_inst->remaining_conversions = samples;
    1ece:	831a      	strh	r2, [r3, #24]
	module_inst->job_buffer = buffer;
    1ed0:	6159      	str	r1, [r3, #20]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENSET.reg = interrupt;
    1ed2:	2201      	movs	r2, #1
    1ed4:	6819      	ldr	r1, [r3, #0]
    1ed6:	75ca      	strb	r2, [r1, #23]

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
    1ed8:	7f5a      	ldrb	r2, [r3, #29]
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
    1eda:	2000      	movs	r0, #0
	module_inst->remaining_conversions = samples;
	module_inst->job_buffer = buffer;

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
    1edc:	2a00      	cmp	r2, #0
    1ede:	d00e      	beq.n	1efe <adc_read_buffer_job+0x4a>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    1ee0:	681a      	ldr	r2, [r3, #0]
    1ee2:	7e51      	ldrb	r1, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    1ee4:	b249      	sxtb	r1, r1
    1ee6:	2900      	cmp	r1, #0
    1ee8:	dbfb      	blt.n	1ee2 <adc_read_buffer_job+0x2e>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    1eea:	7b10      	ldrb	r0, [r2, #12]
    1eec:	2102      	movs	r1, #2
    1eee:	4301      	orrs	r1, r0
    1ef0:	7311      	strb	r1, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1ef2:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1ef4:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    1ef6:	b25b      	sxtb	r3, r3
    1ef8:	2b00      	cmp	r3, #0
    1efa:	dbfb      	blt.n	1ef4 <adc_read_buffer_job+0x40>
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
    1efc:	2000      	movs	r0, #0
}
    1efe:	bd10      	pop	{r4, pc}

00001f00 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    1f00:	b510      	push	{r4, lr}
    1f02:	1c02      	adds	r2, r0, #0
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    1f04:	4b1c      	ldr	r3, [pc, #112]	; (1f78 <nvm_set_config+0x78>)
    1f06:	69d8      	ldr	r0, [r3, #28]
    1f08:	2104      	movs	r1, #4
    1f0a:	4301      	orrs	r1, r0
    1f0c:	61d9      	str	r1, [r3, #28]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    1f0e:	4b1b      	ldr	r3, [pc, #108]	; (1f7c <nvm_set_config+0x7c>)
    1f10:	8b18      	ldrh	r0, [r3, #24]
    1f12:	2120      	movs	r1, #32
    1f14:	31ff      	adds	r1, #255	; 0xff
    1f16:	4301      	orrs	r1, r0
    1f18:	8319      	strh	r1, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    1f1a:	7d1b      	ldrb	r3, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    1f1c:	2005      	movs	r0, #5

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    1f1e:	07d9      	lsls	r1, r3, #31
    1f20:	d528      	bpl.n	1f74 <nvm_set_config+0x74>
		return STATUS_BUSY;
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    1f22:	7811      	ldrb	r1, [r2, #0]
    1f24:	0209      	lsls	r1, r1, #8
    1f26:	23c0      	movs	r3, #192	; 0xc0
    1f28:	009b      	lsls	r3, r3, #2
    1f2a:	4019      	ands	r1, r3
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    1f2c:	7853      	ldrb	r3, [r2, #1]
    1f2e:	01db      	lsls	r3, r3, #7
		return STATUS_BUSY;
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    1f30:	20ff      	movs	r0, #255	; 0xff
    1f32:	4003      	ands	r3, r0
    1f34:	4319      	orrs	r1, r3
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    1f36:	78d3      	ldrb	r3, [r2, #3]
    1f38:	049b      	lsls	r3, r3, #18
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    1f3a:	4319      	orrs	r1, r3
			NVMCTRL_CTRLB_RWS(config->wait_states) |
    1f3c:	7893      	ldrb	r3, [r2, #2]
    1f3e:	005b      	lsls	r3, r3, #1
    1f40:	201e      	movs	r0, #30
    1f42:	4003      	ands	r3, r0
    1f44:	4319      	orrs	r1, r3
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
    1f46:	7910      	ldrb	r0, [r2, #4]
    1f48:	0400      	lsls	r0, r0, #16
    1f4a:	23c0      	movs	r3, #192	; 0xc0
    1f4c:	029b      	lsls	r3, r3, #10
    1f4e:	4003      	ands	r3, r0
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    1f50:	4319      	orrs	r1, r3
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
    1f52:	4b0a      	ldr	r3, [pc, #40]	; (1f7c <nvm_set_config+0x7c>)
    1f54:	6059      	str	r1, [r3, #4]
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);


	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    1f56:	6898      	ldr	r0, [r3, #8]
    1f58:	0340      	lsls	r0, r0, #13
    1f5a:	0f40      	lsrs	r0, r0, #29
    1f5c:	4908      	ldr	r1, [pc, #32]	; (1f80 <nvm_set_config+0x80>)
    1f5e:	2408      	movs	r4, #8
    1f60:	4084      	lsls	r4, r0
    1f62:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    1f64:	6898      	ldr	r0, [r3, #8]
    1f66:	8048      	strh	r0, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    1f68:	7852      	ldrb	r2, [r2, #1]
    1f6a:	710a      	strb	r2, [r1, #4]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    1f6c:	8b18      	ldrh	r0, [r3, #24]
    1f6e:	05c0      	lsls	r0, r0, #23
		return STATUS_ERR_IO;
    1f70:	0fc0      	lsrs	r0, r0, #31
    1f72:	0100      	lsls	r0, r0, #4
	}

	return STATUS_OK;
}
    1f74:	bd10      	pop	{r4, pc}
    1f76:	46c0      	nop			; (mov r8, r8)
    1f78:	40000400 	.word	0x40000400
    1f7c:	41004000 	.word	0x41004000
    1f80:	200000dc 	.word	0x200000dc

00001f84 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    1f84:	b530      	push	{r4, r5, lr}
	uint32_t temp;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)){
    1f86:	4b1d      	ldr	r3, [pc, #116]	; (1ffc <nvm_execute_command+0x78>)
    1f88:	885a      	ldrh	r2, [r3, #2]
    1f8a:	881b      	ldrh	r3, [r3, #0]
    1f8c:	435a      	muls	r2, r3
		return STATUS_ERR_BAD_ADDRESS;
    1f8e:	2318      	movs	r3, #24
		const uint32_t parameter)
{
	uint32_t temp;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)){
    1f90:	428a      	cmp	r2, r1
    1f92:	d331      	bcc.n	1ff8 <nvm_execute_command+0x74>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* turn off cache before issuing flash commands */
	temp = nvm_module->CTRLB.reg;
    1f94:	4b1a      	ldr	r3, [pc, #104]	; (2000 <STACK_SIZE>)
    1f96:	685c      	ldr	r4, [r3, #4]
	nvm_module->CTRLB.reg = temp | NVMCTRL_CTRLB_CACHEDIS;
    1f98:	2280      	movs	r2, #128	; 0x80
    1f9a:	02d2      	lsls	r2, r2, #11
    1f9c:	4322      	orrs	r2, r4
    1f9e:	605a      	str	r2, [r3, #4]

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    1fa0:	8b1d      	ldrh	r5, [r3, #24]
    1fa2:	2220      	movs	r2, #32
    1fa4:	32ff      	adds	r2, #255	; 0xff
    1fa6:	432a      	orrs	r2, r5
    1fa8:	831a      	strh	r2, [r3, #24]
    1faa:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    1fac:	2305      	movs	r3, #5

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    1fae:	07d5      	lsls	r5, r2, #31
    1fb0:	d522      	bpl.n	1ff8 <nvm_execute_command+0x74>
		return STATUS_BUSY;
	}

	switch (command) {
    1fb2:	2845      	cmp	r0, #69	; 0x45
    1fb4:	d81f      	bhi.n	1ff6 <nvm_execute_command+0x72>
    1fb6:	0083      	lsls	r3, r0, #2
    1fb8:	4a12      	ldr	r2, [pc, #72]	; (2004 <STACK_SIZE+0x4>)
    1fba:	58d3      	ldr	r3, [r2, r3]
    1fbc:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    1fbe:	4b10      	ldr	r3, [pc, #64]	; (2000 <STACK_SIZE>)
    1fc0:	8b1a      	ldrh	r2, [r3, #24]
				return STATUS_ERR_IO;
    1fc2:	2310      	movs	r3, #16
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    1fc4:	05d5      	lsls	r5, r2, #23
    1fc6:	d417      	bmi.n	1ff8 <nvm_execute_command+0x74>
				return STATUS_ERR_IO;
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    1fc8:	0889      	lsrs	r1, r1, #2
    1fca:	0049      	lsls	r1, r1, #1
    1fcc:	4b0c      	ldr	r3, [pc, #48]	; (2000 <STACK_SIZE>)
    1fce:	61d9      	str	r1, [r3, #28]
			break;
    1fd0:	e003      	b.n	1fda <nvm_execute_command+0x56>
		case NVM_COMMAND_WRITE_PAGE:
		case NVM_COMMAND_LOCK_REGION:
		case NVM_COMMAND_UNLOCK_REGION:

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    1fd2:	0889      	lsrs	r1, r1, #2
    1fd4:	0049      	lsls	r1, r1, #1
    1fd6:	4b0a      	ldr	r3, [pc, #40]	; (2000 <STACK_SIZE>)
    1fd8:	61d9      	str	r1, [r3, #28]
		default:
			return STATUS_ERR_INVALID_ARG;
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    1fda:	23a5      	movs	r3, #165	; 0xa5
    1fdc:	021b      	lsls	r3, r3, #8
    1fde:	4318      	orrs	r0, r3
    1fe0:	4b07      	ldr	r3, [pc, #28]	; (2000 <STACK_SIZE>)
    1fe2:	8018      	strh	r0, [r3, #0]
    1fe4:	1c19      	adds	r1, r3, #0
    1fe6:	2201      	movs	r2, #1
    1fe8:	7d0b      	ldrb	r3, [r1, #20]

	/* Wait for the nvm controller to become ready */
	while (!nvm_is_ready()) {
    1fea:	4213      	tst	r3, r2
    1fec:	d0fc      	beq.n	1fe8 <nvm_execute_command+0x64>
	}

	/* restore the setting */
	nvm_module->CTRLB.reg = temp;
    1fee:	4b04      	ldr	r3, [pc, #16]	; (2000 <STACK_SIZE>)
    1ff0:	605c      	str	r4, [r3, #4]

	return STATUS_OK;
    1ff2:	2300      	movs	r3, #0
    1ff4:	e000      	b.n	1ff8 <nvm_execute_command+0x74>
		case NVM_COMMAND_ENTER_LOW_POWER_MODE:
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			return STATUS_ERR_INVALID_ARG;
    1ff6:	2317      	movs	r3, #23

	/* restore the setting */
	nvm_module->CTRLB.reg = temp;

	return STATUS_OK;
}
    1ff8:	1c18      	adds	r0, r3, #0
    1ffa:	bd30      	pop	{r4, r5, pc}
    1ffc:	200000dc 	.word	0x200000dc
    2000:	41004000 	.word	0x41004000
    2004:	0000b648 	.word	0x0000b648

00002008 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    2008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    200a:	1c05      	adds	r5, r0, #0
	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    200c:	4b1d      	ldr	r3, [pc, #116]	; (2084 <nvm_write_buffer+0x7c>)
    200e:	881c      	ldrh	r4, [r3, #0]
    2010:	885b      	ldrh	r3, [r3, #2]
    2012:	4363      	muls	r3, r4
		return STATUS_ERR_BAD_ADDRESS;
    2014:	2018      	movs	r0, #24
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
	/* Check if the destination address is valid */
	if (destination_address >
    2016:	42ab      	cmp	r3, r5
    2018:	d333      	bcc.n	2082 <nvm_write_buffer+0x7a>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
    201a:	1e63      	subs	r3, r4, #1
    201c:	422b      	tst	r3, r5
    201e:	d130      	bne.n	2082 <nvm_write_buffer+0x7a>
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    2020:	2017      	movs	r0, #23
	if (destination_address & (_nvm_dev.page_size - 1)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
    2022:	4294      	cmp	r4, r2
    2024:	d32d      	bcc.n	2082 <nvm_write_buffer+0x7a>
    2026:	4b18      	ldr	r3, [pc, #96]	; (2088 <nvm_write_buffer+0x80>)
    2028:	7d1b      	ldrb	r3, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    202a:	2005      	movs	r0, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    202c:	07dc      	lsls	r4, r3, #31
    202e:	d528      	bpl.n	2082 <nvm_write_buffer+0x7a>
		return STATUS_BUSY;
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    2030:	4816      	ldr	r0, [pc, #88]	; (208c <nvm_write_buffer+0x84>)
    2032:	4b15      	ldr	r3, [pc, #84]	; (2088 <nvm_write_buffer+0x80>)
    2034:	8018      	strh	r0, [r3, #0]
    2036:	1c1c      	adds	r4, r3, #0
    2038:	2001      	movs	r0, #1
    203a:	7d23      	ldrb	r3, [r4, #20]

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
    203c:	4203      	tst	r3, r0
    203e:	d0fc      	beq.n	203a <nvm_write_buffer+0x32>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    2040:	4b11      	ldr	r3, [pc, #68]	; (2088 <nvm_write_buffer+0x80>)
    2042:	8b1c      	ldrh	r4, [r3, #24]
    2044:	2020      	movs	r0, #32
    2046:	30ff      	adds	r0, #255	; 0xff
    2048:	4320      	orrs	r0, r4
    204a:	8318      	strh	r0, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
    204c:	0868      	lsrs	r0, r5, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    204e:	2a00      	cmp	r2, #0
    2050:	d012      	beq.n	2078 <nvm_write_buffer+0x70>
    2052:	0040      	lsls	r0, r0, #1
    2054:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    2056:	1e56      	subs	r6, r2, #1
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    2058:	5ccc      	ldrb	r4, [r1, r3]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    205a:	42b3      	cmp	r3, r6
    205c:	da03      	bge.n	2066 <nvm_write_buffer+0x5e>
			data |= (buffer[i + 1] << 8);
    205e:	18cf      	adds	r7, r1, r3
    2060:	787f      	ldrb	r7, [r7, #1]
    2062:	023f      	lsls	r7, r7, #8
    2064:	433c      	orrs	r4, r7
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
    2066:	8004      	strh	r4, [r0, #0]

	uint32_t nvm_address = destination_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    2068:	3302      	adds	r3, #2
    206a:	b29b      	uxth	r3, r3
    206c:	3002      	adds	r0, #2
    206e:	429a      	cmp	r2, r3
    2070:	d8f2      	bhi.n	2058 <nvm_write_buffer+0x50>
	if (length < NVMCTRL_PAGE_SIZE) {
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
	}

	return STATUS_OK;
    2072:	2000      	movs	r0, #0
		NVM_MEMORY[nvm_address++] = data;
	}

	/* Perform a manual NVM write when the length of data to be programmed is
	 * less than page size */
	if (length < NVMCTRL_PAGE_SIZE) {
    2074:	2a3f      	cmp	r2, #63	; 0x3f
    2076:	d804      	bhi.n	2082 <nvm_write_buffer+0x7a>
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
    2078:	2004      	movs	r0, #4
    207a:	1c29      	adds	r1, r5, #0
    207c:	2200      	movs	r2, #0
    207e:	4b04      	ldr	r3, [pc, #16]	; (2090 <nvm_write_buffer+0x88>)
    2080:	4798      	blx	r3
				destination_address, 0);
	}

	return STATUS_OK;
}
    2082:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2084:	200000dc 	.word	0x200000dc
    2088:	41004000 	.word	0x41004000
    208c:	ffffa544 	.word	0xffffa544
    2090:	00001f85 	.word	0x00001f85

00002094 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    2094:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    2096:	4b19      	ldr	r3, [pc, #100]	; (20fc <nvm_read_buffer+0x68>)
    2098:	881c      	ldrh	r4, [r3, #0]
    209a:	885d      	ldrh	r5, [r3, #2]
    209c:	4365      	muls	r5, r4
		return STATUS_ERR_BAD_ADDRESS;
    209e:	2318      	movs	r3, #24
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
	/* Check if the source address is valid */
	if (source_address >
    20a0:	4285      	cmp	r5, r0
    20a2:	d329      	bcc.n	20f8 <nvm_read_buffer+0x64>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the read address is not aligned to the start of a page */
	if (source_address & (_nvm_dev.page_size - 1)) {
    20a4:	1e65      	subs	r5, r4, #1
    20a6:	4205      	tst	r5, r0
    20a8:	d126      	bne.n	20f8 <nvm_read_buffer+0x64>
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    20aa:	2317      	movs	r3, #23
	if (source_address & (_nvm_dev.page_size - 1)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
    20ac:	4294      	cmp	r4, r2
    20ae:	d323      	bcc.n	20f8 <nvm_read_buffer+0x64>
    20b0:	4b13      	ldr	r3, [pc, #76]	; (2100 <nvm_read_buffer+0x6c>)
    20b2:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    20b4:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    20b6:	07e5      	lsls	r5, r4, #31
    20b8:	d51e      	bpl.n	20f8 <nvm_read_buffer+0x64>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    20ba:	4b11      	ldr	r3, [pc, #68]	; (2100 <nvm_read_buffer+0x6c>)
    20bc:	8b1d      	ldrh	r5, [r3, #24]
    20be:	2420      	movs	r4, #32
    20c0:	34ff      	adds	r4, #255	; 0xff
    20c2:	432c      	orrs	r4, r5
    20c4:	831c      	strh	r4, [r3, #24]

	uint32_t page_address = source_address / 2;
    20c6:	0840      	lsrs	r0, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    20c8:	2a00      	cmp	r2, #0
    20ca:	d012      	beq.n	20f2 <nvm_read_buffer+0x5e>
    20cc:	0040      	lsls	r0, r0, #1
    20ce:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    20d0:	1e56      	subs	r6, r2, #1
    20d2:	181c      	adds	r4, r3, r0

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		/* Fetch next 16-bit chunk from the NVM memory space */
		uint16_t data = NVM_MEMORY[page_address++];
    20d4:	8825      	ldrh	r5, [r4, #0]
    20d6:	b2ad      	uxth	r5, r5

		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);
    20d8:	041c      	lsls	r4, r3, #16
    20da:	0c24      	lsrs	r4, r4, #16
    20dc:	550d      	strb	r5, [r1, r4]

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    20de:	42b4      	cmp	r4, r6
    20e0:	da02      	bge.n	20e8 <nvm_read_buffer+0x54>
			buffer[i + 1] = (data >> 8);
    20e2:	190c      	adds	r4, r1, r4
    20e4:	0a2d      	lsrs	r5, r5, #8
    20e6:	7065      	strb	r5, [r4, #1]
    20e8:	3302      	adds	r3, #2

	uint32_t page_address = source_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    20ea:	b29c      	uxth	r4, r3
    20ec:	42a2      	cmp	r2, r4
    20ee:	d8f0      	bhi.n	20d2 <nvm_read_buffer+0x3e>
    20f0:	e001      	b.n	20f6 <nvm_read_buffer+0x62>
		if (i < (length - 1)) {
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
    20f2:	2300      	movs	r3, #0
    20f4:	e000      	b.n	20f8 <nvm_read_buffer+0x64>
    20f6:	2300      	movs	r3, #0
}
    20f8:	1c18      	adds	r0, r3, #0
    20fa:	bd70      	pop	{r4, r5, r6, pc}
    20fc:	200000dc 	.word	0x200000dc
    2100:	41004000 	.word	0x41004000

00002104 <nvm_erase_row>:
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    2104:	4b0e      	ldr	r3, [pc, #56]	; (2140 <nvm_erase_row+0x3c>)
    2106:	881a      	ldrh	r2, [r3, #0]
    2108:	8859      	ldrh	r1, [r3, #2]
    210a:	4351      	muls	r1, r2
		return STATUS_ERR_BAD_ADDRESS;
    210c:	2318      	movs	r3, #24
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
	/* Check if the row address is valid */
	if (row_address >
    210e:	4281      	cmp	r1, r0
    2110:	d314      	bcc.n	213c <nvm_erase_row+0x38>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    2112:	0092      	lsls	r2, r2, #2
    2114:	3a01      	subs	r2, #1
    2116:	4210      	tst	r0, r2
    2118:	d110      	bne.n	213c <nvm_erase_row+0x38>
    211a:	4b0a      	ldr	r3, [pc, #40]	; (2144 <nvm_erase_row+0x40>)
    211c:	7d1a      	ldrb	r2, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    211e:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    2120:	07d1      	lsls	r1, r2, #31
    2122:	d50b      	bpl.n	213c <nvm_erase_row+0x38>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    2124:	4b07      	ldr	r3, [pc, #28]	; (2144 <nvm_erase_row+0x40>)
    2126:	8b19      	ldrh	r1, [r3, #24]
    2128:	2220      	movs	r2, #32
    212a:	32ff      	adds	r2, #255	; 0xff
    212c:	430a      	orrs	r2, r1
    212e:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    2130:	0880      	lsrs	r0, r0, #2
    2132:	0040      	lsls	r0, r0, #1
    2134:	61d8      	str	r0, [r3, #28]
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
    2136:	4a04      	ldr	r2, [pc, #16]	; (2148 <nvm_erase_row+0x44>)
    2138:	801a      	strh	r2, [r3, #0]

	return STATUS_OK;
    213a:	2300      	movs	r3, #0
}
    213c:	1c18      	adds	r0, r3, #0
    213e:	4770      	bx	lr
    2140:	200000dc 	.word	0x200000dc
    2144:	41004000 	.word	0x41004000
    2148:	ffffa502 	.word	0xffffa502

0000214c <nvm_get_parameters>:

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    214c:	4b15      	ldr	r3, [pc, #84]	; (21a4 <nvm_get_parameters+0x58>)
    214e:	8b19      	ldrh	r1, [r3, #24]
    2150:	2220      	movs	r2, #32
    2152:	32ff      	adds	r2, #255	; 0xff
    2154:	430a      	orrs	r2, r1
    2156:	831a      	strh	r2, [r3, #24]

	/* Read out from the PARAM register */
	uint32_t param_reg = nvm_module->PARAM.reg;
    2158:	689b      	ldr	r3, [r3, #8]

	/* Mask out page size exponent and convert to a number of bytes */
	parameters->page_size =
			8 << ((param_reg & NVMCTRL_PARAM_PSZ_Msk) >> NVMCTRL_PARAM_PSZ_Pos);
    215a:	035a      	lsls	r2, r3, #13
    215c:	0f52      	lsrs	r2, r2, #29
    215e:	2108      	movs	r1, #8
    2160:	4091      	lsls	r1, r2

	/* Read out from the PARAM register */
	uint32_t param_reg = nvm_module->PARAM.reg;

	/* Mask out page size exponent and convert to a number of bytes */
	parameters->page_size =
    2162:	7001      	strb	r1, [r0, #0]
			8 << ((param_reg & NVMCTRL_PARAM_PSZ_Msk) >> NVMCTRL_PARAM_PSZ_Pos);

	/* Mask out number of pages count */
	parameters->nvm_number_of_pages =
    2164:	8043      	strh	r3, [r0, #2]
			(param_reg & NVMCTRL_PARAM_NVMP_Msk) >> NVMCTRL_PARAM_NVMP_Pos;

	/* Read the current EEPROM fuse value from the USER row */
	uint16_t eeprom_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_EEPROM_SIZE_Pos / 16] &
    2166:	4b10      	ldr	r3, [pc, #64]	; (21a8 <nvm_get_parameters+0x5c>)
    2168:	881b      	ldrh	r3, [r3, #0]
    216a:	065b      	lsls	r3, r3, #25
			NVMCTRL_FUSES_EEPROM_SIZE_Msk) >> NVMCTRL_FUSES_EEPROM_SIZE_Pos;
    216c:	0f5b      	lsrs	r3, r3, #29

	/* Translate the EEPROM fuse byte value to a number of NVM pages */
	if (eeprom_fuse_value == 7) {
    216e:	b29a      	uxth	r2, r3
    2170:	2a07      	cmp	r2, #7
    2172:	d102      	bne.n	217a <nvm_get_parameters+0x2e>
		parameters->eeprom_number_of_pages = 0;
    2174:	2300      	movs	r3, #0
    2176:	6043      	str	r3, [r0, #4]
    2178:	e004      	b.n	2184 <nvm_get_parameters+0x38>
	}
	else {
		parameters->eeprom_number_of_pages =
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
    217a:	2206      	movs	r2, #6
    217c:	1ad3      	subs	r3, r2, r3
    217e:	2204      	movs	r2, #4
    2180:	409a      	lsls	r2, r3
	/* Translate the EEPROM fuse byte value to a number of NVM pages */
	if (eeprom_fuse_value == 7) {
		parameters->eeprom_number_of_pages = 0;
	}
	else {
		parameters->eeprom_number_of_pages =
    2182:	6042      	str	r2, [r0, #4]
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
	}

	/* Read the current BOOTSZ fuse value from the USER row */
	uint16_t boot_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_BOOTPROT_Pos / 16] &
    2184:	4b08      	ldr	r3, [pc, #32]	; (21a8 <nvm_get_parameters+0x5c>)
    2186:	881a      	ldrh	r2, [r3, #0]
		parameters->eeprom_number_of_pages =
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
	}

	/* Read the current BOOTSZ fuse value from the USER row */
	uint16_t boot_fuse_value =
    2188:	2307      	movs	r3, #7
    218a:	4013      	ands	r3, r2
			(NVM_USER_MEMORY[NVMCTRL_FUSES_BOOTPROT_Pos / 16] &
			NVMCTRL_FUSES_BOOTPROT_Msk) >> NVMCTRL_FUSES_BOOTPROT_Pos;

	/* Translate the BOOTSZ fuse byte value to a number of NVM pages */
	if (boot_fuse_value == 7) {
    218c:	2b07      	cmp	r3, #7
    218e:	d102      	bne.n	2196 <nvm_get_parameters+0x4a>
		parameters->bootloader_number_of_pages = 0;
    2190:	2300      	movs	r3, #0
    2192:	6083      	str	r3, [r0, #8]
    2194:	e004      	b.n	21a0 <nvm_get_parameters+0x54>
	}
	else {
		parameters->bootloader_number_of_pages =
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
    2196:	2207      	movs	r2, #7
    2198:	1ad3      	subs	r3, r2, r3
    219a:	2204      	movs	r2, #4
    219c:	409a      	lsls	r2, r3
	/* Translate the BOOTSZ fuse byte value to a number of NVM pages */
	if (boot_fuse_value == 7) {
		parameters->bootloader_number_of_pages = 0;
	}
	else {
		parameters->bootloader_number_of_pages =
    219e:	6082      	str	r2, [r0, #8]
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
	}
}
    21a0:	4770      	bx	lr
    21a2:	46c0      	nop			; (mov r8, r8)
    21a4:	41004000 	.word	0x41004000
    21a8:	00804000 	.word	0x00804000

000021ac <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    21ac:	b500      	push	{lr}
    21ae:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    21b0:	ab01      	add	r3, sp, #4
    21b2:	2280      	movs	r2, #128	; 0x80
    21b4:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    21b6:	780a      	ldrb	r2, [r1, #0]
    21b8:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    21ba:	784a      	ldrb	r2, [r1, #1]
    21bc:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    21be:	788a      	ldrb	r2, [r1, #2]
    21c0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    21c2:	1c19      	adds	r1, r3, #0
    21c4:	4b01      	ldr	r3, [pc, #4]	; (21cc <port_pin_set_config+0x20>)
    21c6:	4798      	blx	r3
}
    21c8:	b003      	add	sp, #12
    21ca:	bd00      	pop	{pc}
    21cc:	00003259 	.word	0x00003259

000021d0 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    21d0:	b510      	push	{r4, lr}
    21d2:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    21d4:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    21d6:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    21d8:	4299      	cmp	r1, r3
    21da:	d30c      	bcc.n	21f6 <_sercom_get_sync_baud_val+0x26>
    21dc:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    21de:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
    21e0:	1c60      	adds	r0, r4, #1
    21e2:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    21e4:	428b      	cmp	r3, r1
    21e6:	d801      	bhi.n	21ec <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
    21e8:	1c04      	adds	r4, r0, #0
    21ea:	e7f8      	b.n	21de <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    21ec:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    21ee:	2cff      	cmp	r4, #255	; 0xff
    21f0:	d801      	bhi.n	21f6 <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    21f2:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    21f4:	2000      	movs	r0, #0
	}
}
    21f6:	bd10      	pop	{r4, pc}

000021f8 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    21f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    21fa:	465f      	mov	r7, fp
    21fc:	4656      	mov	r6, sl
    21fe:	464d      	mov	r5, r9
    2200:	4644      	mov	r4, r8
    2202:	b4f0      	push	{r4, r5, r6, r7}
    2204:	b087      	sub	sp, #28
    2206:	1c06      	adds	r6, r0, #0
    2208:	1c0d      	adds	r5, r1, #0
    220a:	9204      	str	r2, [sp, #16]
    220c:	aa10      	add	r2, sp, #64	; 0x40
    220e:	7810      	ldrb	r0, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    2210:	1c32      	adds	r2, r6, #0
    2212:	4342      	muls	r2, r0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2214:	2440      	movs	r4, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    2216:	428a      	cmp	r2, r1
    2218:	d900      	bls.n	221c <_sercom_get_async_baud_val+0x24>
    221a:	e0b3      	b.n	2384 <_sercom_get_async_baud_val+0x18c>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    221c:	2b00      	cmp	r3, #0
    221e:	d14b      	bne.n	22b8 <_sercom_get_async_baud_val+0xc0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    2220:	2100      	movs	r1, #0
    2222:	1c32      	adds	r2, r6, #0
    2224:	4c5e      	ldr	r4, [pc, #376]	; (23a0 <_sercom_get_async_baud_val+0x1a8>)
    2226:	47a0      	blx	r4
    2228:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    222a:	1c2e      	adds	r6, r5, #0
    222c:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    222e:	2000      	movs	r0, #0
    2230:	2100      	movs	r1, #0
    2232:	2200      	movs	r2, #0
    2234:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    2236:	243f      	movs	r4, #63	; 0x3f
    2238:	46a4      	mov	ip, r4
		bit_shift = (uint64_t)1 << i;
    223a:	2501      	movs	r5, #1
    223c:	46a8      	mov	r8, r5
    223e:	9002      	str	r0, [sp, #8]
    2240:	9103      	str	r1, [sp, #12]
    2242:	4661      	mov	r1, ip
    2244:	3920      	subs	r1, #32
    2246:	d403      	bmi.n	2250 <_sercom_get_async_baud_val+0x58>
    2248:	4640      	mov	r0, r8
    224a:	4088      	lsls	r0, r1
    224c:	4681      	mov	r9, r0
    224e:	e005      	b.n	225c <_sercom_get_async_baud_val+0x64>
    2250:	2120      	movs	r1, #32
    2252:	4665      	mov	r5, ip
    2254:	1b4c      	subs	r4, r1, r5
    2256:	4640      	mov	r0, r8
    2258:	40e0      	lsrs	r0, r4
    225a:	4681      	mov	r9, r0
    225c:	4641      	mov	r1, r8
    225e:	4664      	mov	r4, ip
    2260:	40a1      	lsls	r1, r4
    2262:	468a      	mov	sl, r1

		r = r << 1;
    2264:	1c10      	adds	r0, r2, #0
    2266:	1c19      	adds	r1, r3, #0
    2268:	1880      	adds	r0, r0, r2
    226a:	4159      	adcs	r1, r3
    226c:	1c02      	adds	r2, r0, #0
    226e:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    2270:	465d      	mov	r5, fp
    2272:	464c      	mov	r4, r9
    2274:	4225      	tst	r5, r4
    2276:	d002      	beq.n	227e <_sercom_get_async_baud_val+0x86>
			r |= 0x01;
    2278:	4642      	mov	r2, r8
    227a:	4302      	orrs	r2, r0
    227c:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    227e:	429f      	cmp	r7, r3
    2280:	d80c      	bhi.n	229c <_sercom_get_async_baud_val+0xa4>
    2282:	d101      	bne.n	2288 <_sercom_get_async_baud_val+0x90>
    2284:	4296      	cmp	r6, r2
    2286:	d809      	bhi.n	229c <_sercom_get_async_baud_val+0xa4>
			r = r - d;
    2288:	1b92      	subs	r2, r2, r6
    228a:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    228c:	4650      	mov	r0, sl
    228e:	9d02      	ldr	r5, [sp, #8]
    2290:	4328      	orrs	r0, r5
    2292:	4649      	mov	r1, r9
    2294:	9c03      	ldr	r4, [sp, #12]
    2296:	4321      	orrs	r1, r4
    2298:	9002      	str	r0, [sp, #8]
    229a:	9103      	str	r1, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    229c:	4665      	mov	r5, ip
    229e:	3d01      	subs	r5, #1
    22a0:	46ac      	mov	ip, r5
    22a2:	d2ce      	bcs.n	2242 <_sercom_get_async_baud_val+0x4a>
    22a4:	9802      	ldr	r0, [sp, #8]
    22a6:	9903      	ldr	r1, [sp, #12]

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
    22a8:	4b3c      	ldr	r3, [pc, #240]	; (239c <_sercom_get_async_baud_val+0x1a4>)
    22aa:	4a3b      	ldr	r2, [pc, #236]	; (2398 <_sercom_get_async_baud_val+0x1a0>)
    22ac:	1a12      	subs	r2, r2, r0
    22ae:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    22b0:	0c12      	lsrs	r2, r2, #16
    22b2:	041b      	lsls	r3, r3, #16
    22b4:	431a      	orrs	r2, r3
    22b6:	e062      	b.n	237e <_sercom_get_async_baud_val+0x186>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    22b8:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    22ba:	2b01      	cmp	r3, #1
    22bc:	d15f      	bne.n	237e <_sercom_get_async_baud_val+0x186>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    22be:	0f4f      	lsrs	r7, r1, #29
    22c0:	46b9      	mov	r9, r7
    22c2:	00cd      	lsls	r5, r1, #3
    22c4:	46ab      	mov	fp, r5
			temp2 = ((uint64_t)baudrate * sample_num);
    22c6:	2100      	movs	r1, #0
    22c8:	1c32      	adds	r2, r6, #0
    22ca:	2300      	movs	r3, #0
    22cc:	4c34      	ldr	r4, [pc, #208]	; (23a0 <_sercom_get_async_baud_val+0x1a8>)
    22ce:	47a0      	blx	r4
    22d0:	1c06      	adds	r6, r0, #0
    22d2:	1c0f      	adds	r7, r1, #0
    22d4:	2300      	movs	r3, #0
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    22d6:	2501      	movs	r5, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    22d8:	9602      	str	r6, [sp, #8]
    22da:	9703      	str	r7, [sp, #12]
    22dc:	469a      	mov	sl, r3
    22de:	4650      	mov	r0, sl
    22e0:	b2c0      	uxtb	r0, r0
    22e2:	9005      	str	r0, [sp, #20]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    22e4:	2100      	movs	r1, #0
    22e6:	4688      	mov	r8, r1
    22e8:	2200      	movs	r2, #0
    22ea:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    22ec:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    22ee:	1c27      	adds	r7, r4, #0
    22f0:	3f20      	subs	r7, #32
    22f2:	d403      	bmi.n	22fc <_sercom_get_async_baud_val+0x104>
    22f4:	1c2e      	adds	r6, r5, #0
    22f6:	40be      	lsls	r6, r7
    22f8:	9601      	str	r6, [sp, #4]
    22fa:	e004      	b.n	2306 <_sercom_get_async_baud_val+0x10e>
    22fc:	2020      	movs	r0, #32
    22fe:	1b07      	subs	r7, r0, r4
    2300:	1c29      	adds	r1, r5, #0
    2302:	40f9      	lsrs	r1, r7
    2304:	9101      	str	r1, [sp, #4]
    2306:	1c2e      	adds	r6, r5, #0
    2308:	40a6      	lsls	r6, r4
    230a:	9600      	str	r6, [sp, #0]

		r = r << 1;
    230c:	1c10      	adds	r0, r2, #0
    230e:	1c19      	adds	r1, r3, #0
    2310:	1880      	adds	r0, r0, r2
    2312:	4159      	adcs	r1, r3
    2314:	1c02      	adds	r2, r0, #0
    2316:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    2318:	465f      	mov	r7, fp
    231a:	4037      	ands	r7, r6
    231c:	46bc      	mov	ip, r7
    231e:	9e01      	ldr	r6, [sp, #4]
    2320:	464f      	mov	r7, r9
    2322:	403e      	ands	r6, r7
    2324:	4667      	mov	r7, ip
    2326:	433e      	orrs	r6, r7
    2328:	d002      	beq.n	2330 <_sercom_get_async_baud_val+0x138>
			r |= 0x01;
    232a:	1c2a      	adds	r2, r5, #0
    232c:	4302      	orrs	r2, r0
    232e:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    2330:	9803      	ldr	r0, [sp, #12]
    2332:	4298      	cmp	r0, r3
    2334:	d80b      	bhi.n	234e <_sercom_get_async_baud_val+0x156>
    2336:	d102      	bne.n	233e <_sercom_get_async_baud_val+0x146>
    2338:	9902      	ldr	r1, [sp, #8]
    233a:	4291      	cmp	r1, r2
    233c:	d807      	bhi.n	234e <_sercom_get_async_baud_val+0x156>
			r = r - d;
    233e:	9e02      	ldr	r6, [sp, #8]
    2340:	9f03      	ldr	r7, [sp, #12]
    2342:	1b92      	subs	r2, r2, r6
    2344:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    2346:	4647      	mov	r7, r8
    2348:	9800      	ldr	r0, [sp, #0]
    234a:	4307      	orrs	r7, r0
    234c:	46b8      	mov	r8, r7
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    234e:	3c01      	subs	r4, #1
    2350:	d2cd      	bcs.n	22ee <_sercom_get_async_baud_val+0xf6>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    2352:	4641      	mov	r1, r8
    2354:	4652      	mov	r2, sl
    2356:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    2358:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    235a:	4c12      	ldr	r4, [pc, #72]	; (23a4 <_sercom_get_async_baud_val+0x1ac>)
    235c:	42a3      	cmp	r3, r4
    235e:	d908      	bls.n	2372 <_sercom_get_async_baud_val+0x17a>
    2360:	9a05      	ldr	r2, [sp, #20]
    2362:	3201      	adds	r2, #1
    2364:	b2d2      	uxtb	r2, r2
    2366:	9205      	str	r2, [sp, #20]
    2368:	2601      	movs	r6, #1
    236a:	44b2      	add	sl, r6
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    236c:	4657      	mov	r7, sl
    236e:	2f08      	cmp	r7, #8
    2370:	d1b5      	bne.n	22de <_sercom_get_async_baud_val+0xe6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2372:	2440      	movs	r4, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    2374:	9805      	ldr	r0, [sp, #20]
    2376:	2808      	cmp	r0, #8
    2378:	d004      	beq.n	2384 <_sercom_get_async_baud_val+0x18c>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    237a:	0342      	lsls	r2, r0, #13
    237c:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    237e:	9c04      	ldr	r4, [sp, #16]
    2380:	8022      	strh	r2, [r4, #0]
	return STATUS_OK;
    2382:	2400      	movs	r4, #0
}
    2384:	1c20      	adds	r0, r4, #0
    2386:	b007      	add	sp, #28
    2388:	bc3c      	pop	{r2, r3, r4, r5}
    238a:	4690      	mov	r8, r2
    238c:	4699      	mov	r9, r3
    238e:	46a2      	mov	sl, r4
    2390:	46ab      	mov	fp, r5
    2392:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2394:	46c0      	nop			; (mov r8, r8)
    2396:	46c0      	nop			; (mov r8, r8)
    2398:	00000000 	.word	0x00000000
    239c:	00000001 	.word	0x00000001
    23a0:	00008521 	.word	0x00008521
    23a4:	00001fff 	.word	0x00001fff

000023a8 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    23a8:	b510      	push	{r4, lr}
    23aa:	b082      	sub	sp, #8
    23ac:	1c04      	adds	r4, r0, #0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    23ae:	4b0f      	ldr	r3, [pc, #60]	; (23ec <sercom_set_gclk_generator+0x44>)
    23b0:	781b      	ldrb	r3, [r3, #0]
    23b2:	2b00      	cmp	r3, #0
    23b4:	d001      	beq.n	23ba <sercom_set_gclk_generator+0x12>
    23b6:	2900      	cmp	r1, #0
    23b8:	d00d      	beq.n	23d6 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    23ba:	a901      	add	r1, sp, #4
    23bc:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    23be:	2013      	movs	r0, #19
    23c0:	4b0b      	ldr	r3, [pc, #44]	; (23f0 <sercom_set_gclk_generator+0x48>)
    23c2:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    23c4:	2013      	movs	r0, #19
    23c6:	4b0b      	ldr	r3, [pc, #44]	; (23f4 <sercom_set_gclk_generator+0x4c>)
    23c8:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    23ca:	4b08      	ldr	r3, [pc, #32]	; (23ec <sercom_set_gclk_generator+0x44>)
    23cc:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    23ce:	2201      	movs	r2, #1
    23d0:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    23d2:	2000      	movs	r0, #0
    23d4:	e007      	b.n	23e6 <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
    23d6:	4b05      	ldr	r3, [pc, #20]	; (23ec <sercom_set_gclk_generator+0x44>)
    23d8:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    23da:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    23dc:	1b14      	subs	r4, r2, r4
    23de:	1e62      	subs	r2, r4, #1
    23e0:	4194      	sbcs	r4, r2
    23e2:	4264      	negs	r4, r4
    23e4:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    23e6:	b002      	add	sp, #8
    23e8:	bd10      	pop	{r4, pc}
    23ea:	46c0      	nop			; (mov r8, r8)
    23ec:	200000e4 	.word	0x200000e4
    23f0:	0000317d 	.word	0x0000317d
    23f4:	000030f1 	.word	0x000030f1

000023f8 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    23f8:	4b2e      	ldr	r3, [pc, #184]	; (24b4 <_sercom_get_default_pad+0xbc>)
    23fa:	4298      	cmp	r0, r3
    23fc:	d01c      	beq.n	2438 <_sercom_get_default_pad+0x40>
    23fe:	d803      	bhi.n	2408 <_sercom_get_default_pad+0x10>
    2400:	4b2d      	ldr	r3, [pc, #180]	; (24b8 <_sercom_get_default_pad+0xc0>)
    2402:	4298      	cmp	r0, r3
    2404:	d007      	beq.n	2416 <_sercom_get_default_pad+0x1e>
    2406:	e04a      	b.n	249e <_sercom_get_default_pad+0xa6>
    2408:	4b2c      	ldr	r3, [pc, #176]	; (24bc <_sercom_get_default_pad+0xc4>)
    240a:	4298      	cmp	r0, r3
    240c:	d025      	beq.n	245a <_sercom_get_default_pad+0x62>
    240e:	4b2c      	ldr	r3, [pc, #176]	; (24c0 <_sercom_get_default_pad+0xc8>)
    2410:	4298      	cmp	r0, r3
    2412:	d033      	beq.n	247c <_sercom_get_default_pad+0x84>
    2414:	e043      	b.n	249e <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2416:	2901      	cmp	r1, #1
    2418:	d043      	beq.n	24a2 <_sercom_get_default_pad+0xaa>
    241a:	2900      	cmp	r1, #0
    241c:	d004      	beq.n	2428 <_sercom_get_default_pad+0x30>
    241e:	2902      	cmp	r1, #2
    2420:	d006      	beq.n	2430 <_sercom_get_default_pad+0x38>
    2422:	2903      	cmp	r1, #3
    2424:	d006      	beq.n	2434 <_sercom_get_default_pad+0x3c>
    2426:	e001      	b.n	242c <_sercom_get_default_pad+0x34>
    2428:	4826      	ldr	r0, [pc, #152]	; (24c4 <_sercom_get_default_pad+0xcc>)
    242a:	e041      	b.n	24b0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    242c:	2000      	movs	r0, #0
    242e:	e03f      	b.n	24b0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2430:	4825      	ldr	r0, [pc, #148]	; (24c8 <_sercom_get_default_pad+0xd0>)
    2432:	e03d      	b.n	24b0 <_sercom_get_default_pad+0xb8>
    2434:	4825      	ldr	r0, [pc, #148]	; (24cc <_sercom_get_default_pad+0xd4>)
    2436:	e03b      	b.n	24b0 <_sercom_get_default_pad+0xb8>
    2438:	2901      	cmp	r1, #1
    243a:	d034      	beq.n	24a6 <_sercom_get_default_pad+0xae>
    243c:	2900      	cmp	r1, #0
    243e:	d004      	beq.n	244a <_sercom_get_default_pad+0x52>
    2440:	2902      	cmp	r1, #2
    2442:	d006      	beq.n	2452 <_sercom_get_default_pad+0x5a>
    2444:	2903      	cmp	r1, #3
    2446:	d006      	beq.n	2456 <_sercom_get_default_pad+0x5e>
    2448:	e001      	b.n	244e <_sercom_get_default_pad+0x56>
    244a:	2003      	movs	r0, #3
    244c:	e030      	b.n	24b0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    244e:	2000      	movs	r0, #0
    2450:	e02e      	b.n	24b0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2452:	481f      	ldr	r0, [pc, #124]	; (24d0 <_sercom_get_default_pad+0xd8>)
    2454:	e02c      	b.n	24b0 <_sercom_get_default_pad+0xb8>
    2456:	481f      	ldr	r0, [pc, #124]	; (24d4 <_sercom_get_default_pad+0xdc>)
    2458:	e02a      	b.n	24b0 <_sercom_get_default_pad+0xb8>
    245a:	2901      	cmp	r1, #1
    245c:	d025      	beq.n	24aa <_sercom_get_default_pad+0xb2>
    245e:	2900      	cmp	r1, #0
    2460:	d004      	beq.n	246c <_sercom_get_default_pad+0x74>
    2462:	2902      	cmp	r1, #2
    2464:	d006      	beq.n	2474 <_sercom_get_default_pad+0x7c>
    2466:	2903      	cmp	r1, #3
    2468:	d006      	beq.n	2478 <_sercom_get_default_pad+0x80>
    246a:	e001      	b.n	2470 <_sercom_get_default_pad+0x78>
    246c:	481a      	ldr	r0, [pc, #104]	; (24d8 <_sercom_get_default_pad+0xe0>)
    246e:	e01f      	b.n	24b0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    2470:	2000      	movs	r0, #0
    2472:	e01d      	b.n	24b0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2474:	4819      	ldr	r0, [pc, #100]	; (24dc <_sercom_get_default_pad+0xe4>)
    2476:	e01b      	b.n	24b0 <_sercom_get_default_pad+0xb8>
    2478:	4819      	ldr	r0, [pc, #100]	; (24e0 <_sercom_get_default_pad+0xe8>)
    247a:	e019      	b.n	24b0 <_sercom_get_default_pad+0xb8>
    247c:	2901      	cmp	r1, #1
    247e:	d016      	beq.n	24ae <_sercom_get_default_pad+0xb6>
    2480:	2900      	cmp	r1, #0
    2482:	d004      	beq.n	248e <_sercom_get_default_pad+0x96>
    2484:	2902      	cmp	r1, #2
    2486:	d006      	beq.n	2496 <_sercom_get_default_pad+0x9e>
    2488:	2903      	cmp	r1, #3
    248a:	d006      	beq.n	249a <_sercom_get_default_pad+0xa2>
    248c:	e001      	b.n	2492 <_sercom_get_default_pad+0x9a>
    248e:	4815      	ldr	r0, [pc, #84]	; (24e4 <_sercom_get_default_pad+0xec>)
    2490:	e00e      	b.n	24b0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    2492:	2000      	movs	r0, #0
    2494:	e00c      	b.n	24b0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2496:	4814      	ldr	r0, [pc, #80]	; (24e8 <_sercom_get_default_pad+0xf0>)
    2498:	e00a      	b.n	24b0 <_sercom_get_default_pad+0xb8>
    249a:	4814      	ldr	r0, [pc, #80]	; (24ec <_sercom_get_default_pad+0xf4>)
    249c:	e008      	b.n	24b0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    249e:	2000      	movs	r0, #0
    24a0:	e006      	b.n	24b0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    24a2:	4813      	ldr	r0, [pc, #76]	; (24f0 <_sercom_get_default_pad+0xf8>)
    24a4:	e004      	b.n	24b0 <_sercom_get_default_pad+0xb8>
    24a6:	4813      	ldr	r0, [pc, #76]	; (24f4 <_sercom_get_default_pad+0xfc>)
    24a8:	e002      	b.n	24b0 <_sercom_get_default_pad+0xb8>
    24aa:	4813      	ldr	r0, [pc, #76]	; (24f8 <_sercom_get_default_pad+0x100>)
    24ac:	e000      	b.n	24b0 <_sercom_get_default_pad+0xb8>
    24ae:	4813      	ldr	r0, [pc, #76]	; (24fc <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
    24b0:	4770      	bx	lr
    24b2:	46c0      	nop			; (mov r8, r8)
    24b4:	42000c00 	.word	0x42000c00
    24b8:	42000800 	.word	0x42000800
    24bc:	42001000 	.word	0x42001000
    24c0:	42001400 	.word	0x42001400
    24c4:	00040003 	.word	0x00040003
    24c8:	00060003 	.word	0x00060003
    24cc:	00070003 	.word	0x00070003
    24d0:	001e0003 	.word	0x001e0003
    24d4:	001f0003 	.word	0x001f0003
    24d8:	00080003 	.word	0x00080003
    24dc:	000a0003 	.word	0x000a0003
    24e0:	000b0003 	.word	0x000b0003
    24e4:	00100003 	.word	0x00100003
    24e8:	00120003 	.word	0x00120003
    24ec:	00130003 	.word	0x00130003
    24f0:	00050003 	.word	0x00050003
    24f4:	00010003 	.word	0x00010003
    24f8:	00090003 	.word	0x00090003
    24fc:	00110003 	.word	0x00110003

00002500 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    2500:	b570      	push	{r4, r5, r6, lr}
    2502:	b084      	sub	sp, #16
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    2504:	4a0e      	ldr	r2, [pc, #56]	; (2540 <_sercom_get_sercom_inst_index+0x40>)
    2506:	4669      	mov	r1, sp
    2508:	ca70      	ldmia	r2!, {r4, r5, r6}
    250a:	c170      	stmia	r1!, {r4, r5, r6}
    250c:	6812      	ldr	r2, [r2, #0]
    250e:	600a      	str	r2, [r1, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    2510:	1c03      	adds	r3, r0, #0
    2512:	9a00      	ldr	r2, [sp, #0]
    2514:	4282      	cmp	r2, r0
    2516:	d00f      	beq.n	2538 <_sercom_get_sercom_inst_index+0x38>
    2518:	9c01      	ldr	r4, [sp, #4]
    251a:	4284      	cmp	r4, r0
    251c:	d008      	beq.n	2530 <_sercom_get_sercom_inst_index+0x30>
    251e:	9d02      	ldr	r5, [sp, #8]
    2520:	4285      	cmp	r5, r0
    2522:	d007      	beq.n	2534 <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    2524:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    2526:	9e03      	ldr	r6, [sp, #12]
    2528:	429e      	cmp	r6, r3
    252a:	d107      	bne.n	253c <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    252c:	2003      	movs	r0, #3
    252e:	e004      	b.n	253a <_sercom_get_sercom_inst_index+0x3a>
    2530:	2001      	movs	r0, #1
    2532:	e002      	b.n	253a <_sercom_get_sercom_inst_index+0x3a>
    2534:	2002      	movs	r0, #2
    2536:	e000      	b.n	253a <_sercom_get_sercom_inst_index+0x3a>
    2538:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    253a:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given */
	Assert(false);
	return 0;
}
    253c:	b004      	add	sp, #16
    253e:	bd70      	pop	{r4, r5, r6, pc}
    2540:	0000b760 	.word	0x0000b760

00002544 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    2544:	4770      	bx	lr
    2546:	46c0      	nop			; (mov r8, r8)

00002548 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    2548:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    254a:	4b0b      	ldr	r3, [pc, #44]	; (2578 <_sercom_set_handler+0x30>)
    254c:	781b      	ldrb	r3, [r3, #0]
    254e:	2b00      	cmp	r3, #0
    2550:	d10e      	bne.n	2570 <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2552:	4c0a      	ldr	r4, [pc, #40]	; (257c <_sercom_set_handler+0x34>)
    2554:	4d0a      	ldr	r5, [pc, #40]	; (2580 <_sercom_set_handler+0x38>)
    2556:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    2558:	4b0a      	ldr	r3, [pc, #40]	; (2584 <_sercom_set_handler+0x3c>)
    255a:	2200      	movs	r2, #0
    255c:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    255e:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    2560:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2562:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    2564:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2566:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    2568:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    256a:	2201      	movs	r2, #1
    256c:	4b02      	ldr	r3, [pc, #8]	; (2578 <_sercom_set_handler+0x30>)
    256e:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    2570:	0080      	lsls	r0, r0, #2
    2572:	4b02      	ldr	r3, [pc, #8]	; (257c <_sercom_set_handler+0x34>)
    2574:	50c1      	str	r1, [r0, r3]
}
    2576:	bd30      	pop	{r4, r5, pc}
    2578:	200000e8 	.word	0x200000e8
    257c:	200000ec 	.word	0x200000ec
    2580:	00002545 	.word	0x00002545
    2584:	200024a8 	.word	0x200024a8

00002588 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    2588:	b530      	push	{r4, r5, lr}
    258a:	b083      	sub	sp, #12
    258c:	1c05      	adds	r5, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    258e:	ac01      	add	r4, sp, #4
    2590:	1c20      	adds	r0, r4, #0
    2592:	4905      	ldr	r1, [pc, #20]	; (25a8 <_sercom_get_interrupt_vector+0x20>)
    2594:	2204      	movs	r2, #4
    2596:	4b05      	ldr	r3, [pc, #20]	; (25ac <_sercom_get_interrupt_vector+0x24>)
    2598:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    259a:	1c28      	adds	r0, r5, #0
    259c:	4b04      	ldr	r3, [pc, #16]	; (25b0 <_sercom_get_interrupt_vector+0x28>)
    259e:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    25a0:	5620      	ldrsb	r0, [r4, r0]
}
    25a2:	b003      	add	sp, #12
    25a4:	bd30      	pop	{r4, r5, pc}
    25a6:	46c0      	nop			; (mov r8, r8)
    25a8:	0000b770 	.word	0x0000b770
    25ac:	00004479 	.word	0x00004479
    25b0:	00002501 	.word	0x00002501

000025b4 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    25b4:	b508      	push	{r3, lr}
    25b6:	4b02      	ldr	r3, [pc, #8]	; (25c0 <SERCOM0_Handler+0xc>)
    25b8:	681b      	ldr	r3, [r3, #0]
    25ba:	2000      	movs	r0, #0
    25bc:	4798      	blx	r3
    25be:	bd08      	pop	{r3, pc}
    25c0:	200000ec 	.word	0x200000ec

000025c4 <SERCOM1_Handler>:
    25c4:	b508      	push	{r3, lr}
    25c6:	4b02      	ldr	r3, [pc, #8]	; (25d0 <SERCOM1_Handler+0xc>)
    25c8:	685b      	ldr	r3, [r3, #4]
    25ca:	2001      	movs	r0, #1
    25cc:	4798      	blx	r3
    25ce:	bd08      	pop	{r3, pc}
    25d0:	200000ec 	.word	0x200000ec

000025d4 <SERCOM2_Handler>:
    25d4:	b508      	push	{r3, lr}
    25d6:	4b02      	ldr	r3, [pc, #8]	; (25e0 <SERCOM2_Handler+0xc>)
    25d8:	689b      	ldr	r3, [r3, #8]
    25da:	2002      	movs	r0, #2
    25dc:	4798      	blx	r3
    25de:	bd08      	pop	{r3, pc}
    25e0:	200000ec 	.word	0x200000ec

000025e4 <SERCOM3_Handler>:
    25e4:	b508      	push	{r3, lr}
    25e6:	4b02      	ldr	r3, [pc, #8]	; (25f0 <SERCOM3_Handler+0xc>)
    25e8:	68db      	ldr	r3, [r3, #12]
    25ea:	2003      	movs	r0, #3
    25ec:	4798      	blx	r3
    25ee:	bd08      	pop	{r3, pc}
    25f0:	200000ec 	.word	0x200000ec

000025f4 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    25f4:	4770      	bx	lr
    25f6:	46c0      	nop			; (mov r8, r8)

000025f8 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    25f8:	4b0c      	ldr	r3, [pc, #48]	; (262c <cpu_irq_enter_critical+0x34>)
    25fa:	681b      	ldr	r3, [r3, #0]
    25fc:	2b00      	cmp	r3, #0
    25fe:	d110      	bne.n	2622 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    2600:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    2604:	2b00      	cmp	r3, #0
    2606:	d109      	bne.n	261c <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    2608:	b672      	cpsid	i
    260a:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    260e:	2200      	movs	r2, #0
    2610:	4b07      	ldr	r3, [pc, #28]	; (2630 <cpu_irq_enter_critical+0x38>)
    2612:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    2614:	2201      	movs	r2, #1
    2616:	4b07      	ldr	r3, [pc, #28]	; (2634 <cpu_irq_enter_critical+0x3c>)
    2618:	701a      	strb	r2, [r3, #0]
    261a:	e002      	b.n	2622 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    261c:	2200      	movs	r2, #0
    261e:	4b05      	ldr	r3, [pc, #20]	; (2634 <cpu_irq_enter_critical+0x3c>)
    2620:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    2622:	4b02      	ldr	r3, [pc, #8]	; (262c <cpu_irq_enter_critical+0x34>)
    2624:	681a      	ldr	r2, [r3, #0]
    2626:	3201      	adds	r2, #1
    2628:	601a      	str	r2, [r3, #0]
}
    262a:	4770      	bx	lr
    262c:	200000fc 	.word	0x200000fc
    2630:	2000000c 	.word	0x2000000c
    2634:	20000100 	.word	0x20000100

00002638 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    2638:	4b08      	ldr	r3, [pc, #32]	; (265c <cpu_irq_leave_critical+0x24>)
    263a:	681a      	ldr	r2, [r3, #0]
    263c:	3a01      	subs	r2, #1
    263e:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    2640:	681b      	ldr	r3, [r3, #0]
    2642:	2b00      	cmp	r3, #0
    2644:	d109      	bne.n	265a <cpu_irq_leave_critical+0x22>
    2646:	4b06      	ldr	r3, [pc, #24]	; (2660 <cpu_irq_leave_critical+0x28>)
    2648:	781b      	ldrb	r3, [r3, #0]
    264a:	2b00      	cmp	r3, #0
    264c:	d005      	beq.n	265a <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    264e:	2201      	movs	r2, #1
    2650:	4b04      	ldr	r3, [pc, #16]	; (2664 <cpu_irq_leave_critical+0x2c>)
    2652:	701a      	strb	r2, [r3, #0]
    2654:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    2658:	b662      	cpsie	i
	}
}
    265a:	4770      	bx	lr
    265c:	200000fc 	.word	0x200000fc
    2660:	20000100 	.word	0x20000100
    2664:	2000000c 	.word	0x2000000c

00002668 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    2668:	b5f0      	push	{r4, r5, r6, r7, lr}
    266a:	465f      	mov	r7, fp
    266c:	4656      	mov	r6, sl
    266e:	464d      	mov	r5, r9
    2670:	4644      	mov	r4, r8
    2672:	b4f0      	push	{r4, r5, r6, r7}
    2674:	b093      	sub	sp, #76	; 0x4c
    2676:	1c05      	adds	r5, r0, #0
    2678:	1c0c      	adds	r4, r1, #0
    267a:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    267c:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    267e:	1c08      	adds	r0, r1, #0
    2680:	4ba9      	ldr	r3, [pc, #676]	; (2928 <usart_init+0x2c0>)
    2682:	4798      	blx	r3
    2684:	1c02      	adds	r2, r0, #0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    2686:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    2688:	2005      	movs	r0, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    268a:	07d9      	lsls	r1, r3, #31
    268c:	d500      	bpl.n	2690 <usart_init+0x28>
    268e:	e143      	b.n	2918 <usart_init+0x2b0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    2690:	6823      	ldr	r3, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    2692:	201c      	movs	r0, #28
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    2694:	079f      	lsls	r7, r3, #30
    2696:	d500      	bpl.n	269a <usart_init+0x32>
    2698:	e13e      	b.n	2918 <usart_init+0x2b0>
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    269a:	4ba4      	ldr	r3, [pc, #656]	; (292c <usart_init+0x2c4>)
    269c:	6a18      	ldr	r0, [r3, #32]
#else
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    269e:	1c91      	adds	r1, r2, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    26a0:	2701      	movs	r7, #1
    26a2:	408f      	lsls	r7, r1
    26a4:	1c39      	adds	r1, r7, #0
    26a6:	4301      	orrs	r1, r0
    26a8:	6219      	str	r1, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    26aa:	a911      	add	r1, sp, #68	; 0x44
    26ac:	272d      	movs	r7, #45	; 0x2d
    26ae:	5df3      	ldrb	r3, [r6, r7]
    26b0:	700b      	strb	r3, [r1, #0]
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    26b2:	3214      	adds	r2, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    26b4:	b2d2      	uxtb	r2, r2
    26b6:	4690      	mov	r8, r2
    26b8:	1c10      	adds	r0, r2, #0
    26ba:	4b9d      	ldr	r3, [pc, #628]	; (2930 <usart_init+0x2c8>)
    26bc:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    26be:	4640      	mov	r0, r8
    26c0:	4b9c      	ldr	r3, [pc, #624]	; (2934 <usart_init+0x2cc>)
    26c2:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    26c4:	5df0      	ldrb	r0, [r6, r7]
    26c6:	2100      	movs	r1, #0
    26c8:	4b9b      	ldr	r3, [pc, #620]	; (2938 <usart_init+0x2d0>)
    26ca:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    26cc:	7af3      	ldrb	r3, [r6, #11]
    26ce:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    26d0:	2324      	movs	r3, #36	; 0x24
    26d2:	5cf3      	ldrb	r3, [r6, r3]
    26d4:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    26d6:	2325      	movs	r3, #37	; 0x25
    26d8:	5cf3      	ldrb	r3, [r6, r3]
    26da:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    26dc:	7ef3      	ldrb	r3, [r6, #27]
    26de:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    26e0:	7f33      	ldrb	r3, [r6, #28]
    26e2:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    26e4:	6829      	ldr	r1, [r5, #0]
    26e6:	4688      	mov	r8, r1

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    26e8:	1c08      	adds	r0, r1, #0
    26ea:	4b8f      	ldr	r3, [pc, #572]	; (2928 <usart_init+0x2c0>)
    26ec:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    26ee:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    26f0:	2200      	movs	r2, #0
    26f2:	466b      	mov	r3, sp
    26f4:	85da      	strh	r2, [r3, #46]	; 0x2e

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    26f6:	8a32      	ldrh	r2, [r6, #16]
    26f8:	9203      	str	r2, [sp, #12]
    26fa:	2380      	movs	r3, #128	; 0x80
    26fc:	01db      	lsls	r3, r3, #7
    26fe:	429a      	cmp	r2, r3
    2700:	d021      	beq.n	2746 <usart_init+0xde>
    2702:	2380      	movs	r3, #128	; 0x80
    2704:	01db      	lsls	r3, r3, #7
    2706:	429a      	cmp	r2, r3
    2708:	d804      	bhi.n	2714 <usart_init+0xac>
    270a:	2380      	movs	r3, #128	; 0x80
    270c:	019b      	lsls	r3, r3, #6
    270e:	429a      	cmp	r2, r3
    2710:	d011      	beq.n	2736 <usart_init+0xce>
    2712:	e008      	b.n	2726 <usart_init+0xbe>
    2714:	23c0      	movs	r3, #192	; 0xc0
    2716:	01db      	lsls	r3, r3, #7
    2718:	9f03      	ldr	r7, [sp, #12]
    271a:	429f      	cmp	r7, r3
    271c:	d00f      	beq.n	273e <usart_init+0xd6>
    271e:	2380      	movs	r3, #128	; 0x80
    2720:	021b      	lsls	r3, r3, #8
    2722:	429f      	cmp	r7, r3
    2724:	d003      	beq.n	272e <usart_init+0xc6>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    2726:	2710      	movs	r7, #16
    2728:	9708      	str	r7, [sp, #32]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    272a:	2700      	movs	r7, #0
    272c:	e00e      	b.n	274c <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    272e:	2703      	movs	r7, #3
    2730:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    2732:	2700      	movs	r7, #0
    2734:	e00a      	b.n	274c <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    2736:	2710      	movs	r7, #16
    2738:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    273a:	2701      	movs	r7, #1
    273c:	e006      	b.n	274c <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    273e:	2708      	movs	r7, #8
    2740:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    2742:	2701      	movs	r7, #1
    2744:	e002      	b.n	274c <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    2746:	2708      	movs	r7, #8
    2748:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    274a:	2700      	movs	r7, #0
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    274c:	6831      	ldr	r1, [r6, #0]
    274e:	9104      	str	r1, [sp, #16]
		(uint32_t)config->mux_setting |
    2750:	68f2      	ldr	r2, [r6, #12]
    2752:	9205      	str	r2, [sp, #20]
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    2754:	6973      	ldr	r3, [r6, #20]
    2756:	9306      	str	r3, [sp, #24]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    2758:	7e31      	ldrb	r1, [r6, #24]
    275a:	468a      	mov	sl, r1
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    275c:	2326      	movs	r3, #38	; 0x26
    275e:	5cf3      	ldrb	r3, [r6, r3]
    2760:	469b      	mov	fp, r3

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    2762:	6872      	ldr	r2, [r6, #4]
    2764:	4691      	mov	r9, r2
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    2766:	2a00      	cmp	r2, #0
    2768:	d013      	beq.n	2792 <usart_init+0x12a>
    276a:	2380      	movs	r3, #128	; 0x80
    276c:	055b      	lsls	r3, r3, #21
    276e:	429a      	cmp	r2, r3
    2770:	d12e      	bne.n	27d0 <usart_init+0x168>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    2772:	2327      	movs	r3, #39	; 0x27
    2774:	5cf3      	ldrb	r3, [r6, r3]
    2776:	2b00      	cmp	r3, #0
    2778:	d12e      	bne.n	27d8 <usart_init+0x170>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    277a:	6a37      	ldr	r7, [r6, #32]
    277c:	b2c0      	uxtb	r0, r0
    277e:	4b6f      	ldr	r3, [pc, #444]	; (293c <usart_init+0x2d4>)
    2780:	4798      	blx	r3
    2782:	1c01      	adds	r1, r0, #0
    2784:	1c38      	adds	r0, r7, #0
    2786:	466a      	mov	r2, sp
    2788:	322e      	adds	r2, #46	; 0x2e
    278a:	4b6d      	ldr	r3, [pc, #436]	; (2940 <usart_init+0x2d8>)
    278c:	4798      	blx	r3
    278e:	1c03      	adds	r3, r0, #0
    2790:	e01f      	b.n	27d2 <usart_init+0x16a>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    2792:	2327      	movs	r3, #39	; 0x27
    2794:	5cf3      	ldrb	r3, [r6, r3]
    2796:	2b00      	cmp	r3, #0
    2798:	d00a      	beq.n	27b0 <usart_init+0x148>
				status_code =
    279a:	9908      	ldr	r1, [sp, #32]
    279c:	9100      	str	r1, [sp, #0]
    279e:	6a30      	ldr	r0, [r6, #32]
    27a0:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    27a2:	466a      	mov	r2, sp
    27a4:	322e      	adds	r2, #46	; 0x2e
    27a6:	1c3b      	adds	r3, r7, #0
    27a8:	4f66      	ldr	r7, [pc, #408]	; (2944 <usart_init+0x2dc>)
    27aa:	47b8      	blx	r7
    27ac:	1c03      	adds	r3, r0, #0
    27ae:	e010      	b.n	27d2 <usart_init+0x16a>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    27b0:	6a31      	ldr	r1, [r6, #32]
    27b2:	9109      	str	r1, [sp, #36]	; 0x24
    27b4:	b2c0      	uxtb	r0, r0
    27b6:	4b61      	ldr	r3, [pc, #388]	; (293c <usart_init+0x2d4>)
    27b8:	4798      	blx	r3
    27ba:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    27bc:	9a08      	ldr	r2, [sp, #32]
    27be:	9200      	str	r2, [sp, #0]
    27c0:	9809      	ldr	r0, [sp, #36]	; 0x24
    27c2:	466a      	mov	r2, sp
    27c4:	322e      	adds	r2, #46	; 0x2e
    27c6:	1c3b      	adds	r3, r7, #0
    27c8:	4f5e      	ldr	r7, [pc, #376]	; (2944 <usart_init+0x2dc>)
    27ca:	47b8      	blx	r7
    27cc:	1c03      	adds	r3, r0, #0
    27ce:	e000      	b.n	27d2 <usart_init+0x16a>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    27d0:	2300      	movs	r3, #0
    27d2:	1e18      	subs	r0, r3, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    27d4:	d000      	beq.n	27d8 <usart_init+0x170>
    27d6:	e09f      	b.n	2918 <usart_init+0x2b0>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    27d8:	7e73      	ldrb	r3, [r6, #25]
    27da:	2b00      	cmp	r3, #0
    27dc:	d002      	beq.n	27e4 <usart_init+0x17c>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    27de:	7eb3      	ldrb	r3, [r6, #26]
    27e0:	4641      	mov	r1, r8
    27e2:	738b      	strb	r3, [r1, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    27e4:	682a      	ldr	r2, [r5, #0]
    27e6:	9f03      	ldr	r7, [sp, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    27e8:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    27ea:	2b00      	cmp	r3, #0
    27ec:	d1fc      	bne.n	27e8 <usart_init+0x180>
    27ee:	9703      	str	r7, [sp, #12]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    27f0:	466b      	mov	r3, sp
    27f2:	332e      	adds	r3, #46	; 0x2e
    27f4:	881b      	ldrh	r3, [r3, #0]
    27f6:	4642      	mov	r2, r8
    27f8:	8193      	strh	r3, [r2, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    27fa:	9b05      	ldr	r3, [sp, #20]
    27fc:	9f04      	ldr	r7, [sp, #16]
    27fe:	433b      	orrs	r3, r7
		(uint32_t)config->mux_setting |
    2800:	9f06      	ldr	r7, [sp, #24]
    2802:	433b      	orrs	r3, r7
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    2804:	4649      	mov	r1, r9
    2806:	430b      	orrs	r3, r1
		config->sample_rate |
    2808:	9f03      	ldr	r7, [sp, #12]
    280a:	431f      	orrs	r7, r3
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    280c:	4652      	mov	r2, sl
    280e:	0213      	lsls	r3, r2, #8
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    2810:	431f      	orrs	r7, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    2812:	4659      	mov	r1, fp
    2814:	074b      	lsls	r3, r1, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= transfer_mode;
    2816:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    2818:	2327      	movs	r3, #39	; 0x27
    281a:	5cf3      	ldrb	r3, [r6, r3]
    281c:	2b00      	cmp	r3, #0
    281e:	d101      	bne.n	2824 <usart_init+0x1bc>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    2820:	2304      	movs	r3, #4
    2822:	431f      	orrs	r7, r3
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    2824:	7f31      	ldrb	r1, [r6, #28]
    2826:	0249      	lsls	r1, r1, #9
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    2828:	7e73      	ldrb	r3, [r6, #25]
    282a:	029b      	lsls	r3, r3, #10
    282c:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    282e:	7f73      	ldrb	r3, [r6, #29]
    2830:	021b      	lsls	r3, r3, #8
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    2832:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    2834:	2324      	movs	r3, #36	; 0x24
    2836:	5cf3      	ldrb	r3, [r6, r3]
    2838:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    283a:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    283c:	2325      	movs	r3, #37	; 0x25
    283e:	5cf3      	ldrb	r3, [r6, r3]
    2840:	041b      	lsls	r3, r3, #16
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    2842:	4319      	orrs	r1, r3
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    2844:	7af3      	ldrb	r3, [r6, #11]
    2846:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    2848:	8933      	ldrh	r3, [r6, #8]
    284a:	2bff      	cmp	r3, #255	; 0xff
    284c:	d004      	beq.n	2858 <usart_init+0x1f0>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    284e:	2280      	movs	r2, #128	; 0x80
    2850:	0452      	lsls	r2, r2, #17
    2852:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    2854:	4319      	orrs	r1, r3
    2856:	e005      	b.n	2864 <usart_init+0x1fc>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    2858:	7ef3      	ldrb	r3, [r6, #27]
    285a:	2b00      	cmp	r3, #0
    285c:	d002      	beq.n	2864 <usart_init+0x1fc>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    285e:	2380      	movs	r3, #128	; 0x80
    2860:	04db      	lsls	r3, r3, #19
    2862:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    2864:	232c      	movs	r3, #44	; 0x2c
    2866:	5cf3      	ldrb	r3, [r6, r3]
    2868:	2b00      	cmp	r3, #0
    286a:	d103      	bne.n	2874 <usart_init+0x20c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    286c:	4b36      	ldr	r3, [pc, #216]	; (2948 <usart_init+0x2e0>)
    286e:	789b      	ldrb	r3, [r3, #2]
    2870:	079a      	lsls	r2, r3, #30
    2872:	d501      	bpl.n	2878 <usart_init+0x210>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    2874:	2380      	movs	r3, #128	; 0x80
    2876:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2878:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    287a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    287c:	2b00      	cmp	r3, #0
    287e:	d1fc      	bne.n	287a <usart_init+0x212>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    2880:	4643      	mov	r3, r8
    2882:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2884:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2886:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2888:	2b00      	cmp	r3, #0
    288a:	d1fc      	bne.n	2886 <usart_init+0x21e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    288c:	4641      	mov	r1, r8
    288e:	600f      	str	r7, [r1, #0]
    2890:	ab10      	add	r3, sp, #64	; 0x40
    2892:	2280      	movs	r2, #128	; 0x80
    2894:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2896:	2200      	movs	r2, #0
    2898:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    289a:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    289c:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    289e:	6b32      	ldr	r2, [r6, #48]	; 0x30
    28a0:	920c      	str	r2, [sp, #48]	; 0x30
    28a2:	6b73      	ldr	r3, [r6, #52]	; 0x34
    28a4:	930d      	str	r3, [sp, #52]	; 0x34
    28a6:	6bb7      	ldr	r7, [r6, #56]	; 0x38
    28a8:	970e      	str	r7, [sp, #56]	; 0x38
    28aa:	6bf6      	ldr	r6, [r6, #60]	; 0x3c
    28ac:	960f      	str	r6, [sp, #60]	; 0x3c
    28ae:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    28b0:	ae10      	add	r6, sp, #64	; 0x40
    28b2:	b2f9      	uxtb	r1, r7
    28b4:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    28b6:	aa0c      	add	r2, sp, #48	; 0x30
    28b8:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    28ba:	2800      	cmp	r0, #0
    28bc:	d102      	bne.n	28c4 <usart_init+0x25c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    28be:	1c20      	adds	r0, r4, #0
    28c0:	4a22      	ldr	r2, [pc, #136]	; (294c <usart_init+0x2e4>)
    28c2:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    28c4:	1c43      	adds	r3, r0, #1
    28c6:	d005      	beq.n	28d4 <usart_init+0x26c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    28c8:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    28ca:	0c00      	lsrs	r0, r0, #16
    28cc:	b2c0      	uxtb	r0, r0
    28ce:	1c31      	adds	r1, r6, #0
    28d0:	4a1f      	ldr	r2, [pc, #124]	; (2950 <usart_init+0x2e8>)
    28d2:	4790      	blx	r2
    28d4:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    28d6:	2f04      	cmp	r7, #4
    28d8:	d1eb      	bne.n	28b2 <usart_init+0x24a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    28da:	2300      	movs	r3, #0
    28dc:	60eb      	str	r3, [r5, #12]
    28de:	612b      	str	r3, [r5, #16]
    28e0:	616b      	str	r3, [r5, #20]
    28e2:	61ab      	str	r3, [r5, #24]
    28e4:	61eb      	str	r3, [r5, #28]
    28e6:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    28e8:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    28ea:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    28ec:	2200      	movs	r2, #0
    28ee:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    28f0:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    28f2:	2330      	movs	r3, #48	; 0x30
    28f4:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    28f6:	2331      	movs	r3, #49	; 0x31
    28f8:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    28fa:	2332      	movs	r3, #50	; 0x32
    28fc:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    28fe:	2333      	movs	r3, #51	; 0x33
    2900:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    2902:	6828      	ldr	r0, [r5, #0]
    2904:	4b08      	ldr	r3, [pc, #32]	; (2928 <usart_init+0x2c0>)
    2906:	4798      	blx	r3
    2908:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    290a:	4912      	ldr	r1, [pc, #72]	; (2954 <usart_init+0x2ec>)
    290c:	4b12      	ldr	r3, [pc, #72]	; (2958 <usart_init+0x2f0>)
    290e:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    2910:	00a4      	lsls	r4, r4, #2
    2912:	4b12      	ldr	r3, [pc, #72]	; (295c <usart_init+0x2f4>)
    2914:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    2916:	2000      	movs	r0, #0
}
    2918:	b013      	add	sp, #76	; 0x4c
    291a:	bc3c      	pop	{r2, r3, r4, r5}
    291c:	4690      	mov	r8, r2
    291e:	4699      	mov	r9, r3
    2920:	46a2      	mov	sl, r4
    2922:	46ab      	mov	fp, r5
    2924:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2926:	46c0      	nop			; (mov r8, r8)
    2928:	00002501 	.word	0x00002501
    292c:	40000400 	.word	0x40000400
    2930:	0000317d 	.word	0x0000317d
    2934:	000030f1 	.word	0x000030f1
    2938:	000023a9 	.word	0x000023a9
    293c:	00003199 	.word	0x00003199
    2940:	000021d1 	.word	0x000021d1
    2944:	000021f9 	.word	0x000021f9
    2948:	41002000 	.word	0x41002000
    294c:	000023f9 	.word	0x000023f9
    2950:	00003259 	.word	0x00003259
    2954:	00002a8d 	.word	0x00002a8d
    2958:	00002549 	.word	0x00002549
    295c:	200024a8 	.word	0x200024a8

00002960 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    2960:	b510      	push	{r4, lr}
    2962:	1c02      	adds	r2, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2964:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    2966:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    2968:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    296a:	2c00      	cmp	r4, #0
    296c:	d00d      	beq.n	298a <usart_write_wait+0x2a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    296e:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
    2970:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    2972:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    2974:	2a00      	cmp	r2, #0
    2976:	d108      	bne.n	298a <usart_write_wait+0x2a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2978:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    297a:	2a00      	cmp	r2, #0
    297c:	d1fc      	bne.n	2978 <usart_write_wait+0x18>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    297e:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    2980:	2102      	movs	r1, #2
    2982:	7e1a      	ldrb	r2, [r3, #24]
    2984:	420a      	tst	r2, r1
    2986:	d0fc      	beq.n	2982 <usart_write_wait+0x22>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    2988:	2000      	movs	r0, #0
}
    298a:	bd10      	pop	{r4, pc}

0000298c <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    298c:	b510      	push	{r4, lr}
    298e:	1c03      	adds	r3, r0, #0

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2990:	6804      	ldr	r4, [r0, #0]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    2992:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    2994:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    2996:	2a00      	cmp	r2, #0
    2998:	d033      	beq.n	2a02 <usart_read_wait+0x76>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    299a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    299c:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    299e:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    29a0:	2b00      	cmp	r3, #0
    29a2:	d12e      	bne.n	2a02 <usart_read_wait+0x76>
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    29a4:	7e23      	ldrb	r3, [r4, #24]
    29a6:	075a      	lsls	r2, r3, #29
    29a8:	d52b      	bpl.n	2a02 <usart_read_wait+0x76>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    29aa:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    29ac:	2b00      	cmp	r3, #0
    29ae:	d1fc      	bne.n	29aa <usart_read_wait+0x1e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    29b0:	8b63      	ldrh	r3, [r4, #26]
    29b2:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    29b4:	069a      	lsls	r2, r3, #26
    29b6:	d021      	beq.n	29fc <usart_read_wait+0x70>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    29b8:	079a      	lsls	r2, r3, #30
    29ba:	d503      	bpl.n	29c4 <usart_read_wait+0x38>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    29bc:	2302      	movs	r3, #2
    29be:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_FORMAT;
    29c0:	201a      	movs	r0, #26
    29c2:	e01e      	b.n	2a02 <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    29c4:	075a      	lsls	r2, r3, #29
    29c6:	d503      	bpl.n	29d0 <usart_read_wait+0x44>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    29c8:	2304      	movs	r3, #4
    29ca:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_OVERFLOW;
    29cc:	201e      	movs	r0, #30
    29ce:	e018      	b.n	2a02 <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    29d0:	07da      	lsls	r2, r3, #31
    29d2:	d503      	bpl.n	29dc <usart_read_wait+0x50>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    29d4:	2301      	movs	r3, #1
    29d6:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_DATA;
    29d8:	2013      	movs	r0, #19
    29da:	e012      	b.n	2a02 <usart_read_wait+0x76>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    29dc:	06da      	lsls	r2, r3, #27
    29de:	d505      	bpl.n	29ec <usart_read_wait+0x60>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    29e0:	8b62      	ldrh	r2, [r4, #26]
    29e2:	2310      	movs	r3, #16
    29e4:	4313      	orrs	r3, r2
    29e6:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PROTOCOL;
    29e8:	2042      	movs	r0, #66	; 0x42
    29ea:	e00a      	b.n	2a02 <usart_read_wait+0x76>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    29ec:	069a      	lsls	r2, r3, #26
    29ee:	d505      	bpl.n	29fc <usart_read_wait+0x70>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    29f0:	8b62      	ldrh	r2, [r4, #26]
    29f2:	2320      	movs	r3, #32
    29f4:	4313      	orrs	r3, r2
    29f6:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PACKET_COLLISION;
    29f8:	2041      	movs	r0, #65	; 0x41
    29fa:	e002      	b.n	2a02 <usart_read_wait+0x76>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    29fc:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    29fe:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    2a00:	2000      	movs	r0, #0
}
    2a02:	bd10      	pop	{r4, pc}

00002a04 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    2a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2a06:	1c04      	adds	r4, r0, #0
    2a08:	1c0e      	adds	r6, r1, #0
    2a0a:	1c17      	adds	r7, r2, #0
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2a0c:	6805      	ldr	r5, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2a0e:	4b0f      	ldr	r3, [pc, #60]	; (2a4c <_usart_read_buffer+0x48>)
    2a10:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    2a12:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    2a14:	b29b      	uxth	r3, r3
    2a16:	2b00      	cmp	r3, #0
    2a18:	d003      	beq.n	2a22 <_usart_read_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2a1a:	4b0d      	ldr	r3, [pc, #52]	; (2a50 <_usart_read_buffer+0x4c>)
    2a1c:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    2a1e:	2005      	movs	r0, #5
    2a20:	e013      	b.n	2a4a <_usart_read_buffer+0x46>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
    2a22:	85a7      	strh	r7, [r4, #44]	; 0x2c
    2a24:	4b0a      	ldr	r3, [pc, #40]	; (2a50 <_usart_read_buffer+0x4c>)
    2a26:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->rx_buffer_ptr              = rx_data;
    2a28:	6266      	str	r6, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    2a2a:	2205      	movs	r2, #5
    2a2c:	2332      	movs	r3, #50	; 0x32
    2a2e:	54e2      	strb	r2, [r4, r3]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    2a30:	2304      	movs	r3, #4
    2a32:	75ab      	strb	r3, [r5, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
    2a34:	7a23      	ldrb	r3, [r4, #8]
    2a36:	2b00      	cmp	r3, #0
    2a38:	d001      	beq.n	2a3e <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    2a3a:	2320      	movs	r3, #32
    2a3c:	75ab      	strb	r3, [r5, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    2a3e:	7a63      	ldrb	r3, [r4, #9]
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
    2a40:	2000      	movs	r0, #0
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    2a42:	2b00      	cmp	r3, #0
    2a44:	d001      	beq.n	2a4a <_usart_read_buffer+0x46>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    2a46:	2308      	movs	r3, #8
    2a48:	75ab      	strb	r3, [r5, #22]
	}
#endif

	return STATUS_OK;
}
    2a4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2a4c:	000025f9 	.word	0x000025f9
    2a50:	00002639 	.word	0x00002639

00002a54 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    2a54:	1c93      	adds	r3, r2, #2
    2a56:	009b      	lsls	r3, r3, #2
    2a58:	18c3      	adds	r3, r0, r3
    2a5a:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    2a5c:	2301      	movs	r3, #1
    2a5e:	4093      	lsls	r3, r2
    2a60:	1c1a      	adds	r2, r3, #0
    2a62:	2330      	movs	r3, #48	; 0x30
    2a64:	5cc1      	ldrb	r1, [r0, r3]
    2a66:	430a      	orrs	r2, r1
    2a68:	54c2      	strb	r2, [r0, r3]
}
    2a6a:	4770      	bx	lr

00002a6c <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    2a6c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    2a6e:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    2a70:	2a00      	cmp	r2, #0
    2a72:	d006      	beq.n	2a82 <usart_read_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    2a74:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    2a76:	231c      	movs	r3, #28
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    2a78:	2c00      	cmp	r4, #0
    2a7a:	d002      	beq.n	2a82 <usart_read_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
    2a7c:	4b02      	ldr	r3, [pc, #8]	; (2a88 <usart_read_buffer_job+0x1c>)
    2a7e:	4798      	blx	r3
    2a80:	1c03      	adds	r3, r0, #0
}
    2a82:	1c18      	adds	r0, r3, #0
    2a84:	bd10      	pop	{r4, pc}
    2a86:	46c0      	nop			; (mov r8, r8)
    2a88:	00002a05 	.word	0x00002a05

00002a8c <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    2a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    2a8e:	0080      	lsls	r0, r0, #2
    2a90:	4b64      	ldr	r3, [pc, #400]	; (2c24 <_usart_interrupt_handler+0x198>)
    2a92:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    2a94:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2a96:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2a98:	2b00      	cmp	r3, #0
    2a9a:	d1fc      	bne.n	2a96 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    2a9c:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    2a9e:	7da6      	ldrb	r6, [r4, #22]
    2aa0:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
    2aa2:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
    2aa4:	5ceb      	ldrb	r3, [r5, r3]
    2aa6:	2230      	movs	r2, #48	; 0x30
    2aa8:	5caf      	ldrb	r7, [r5, r2]
    2aaa:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    2aac:	07f1      	lsls	r1, r6, #31
    2aae:	d520      	bpl.n	2af2 <_usart_interrupt_handler+0x66>
		if (module->remaining_tx_buffer_length) {
    2ab0:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    2ab2:	b29b      	uxth	r3, r3
    2ab4:	2b00      	cmp	r3, #0
    2ab6:	d01a      	beq.n	2aee <_usart_interrupt_handler+0x62>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2ab8:	6aab      	ldr	r3, [r5, #40]	; 0x28
    2aba:	781a      	ldrb	r2, [r3, #0]
    2abc:	b2d2      	uxtb	r2, r2
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    2abe:	1c59      	adds	r1, r3, #1
    2ac0:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    2ac2:	7969      	ldrb	r1, [r5, #5]
    2ac4:	2901      	cmp	r1, #1
    2ac6:	d104      	bne.n	2ad2 <_usart_interrupt_handler+0x46>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    2ac8:	7859      	ldrb	r1, [r3, #1]
    2aca:	0209      	lsls	r1, r1, #8
    2acc:	430a      	orrs	r2, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    2ace:	3302      	adds	r3, #2
    2ad0:	62ab      	str	r3, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    2ad2:	05d3      	lsls	r3, r2, #23
    2ad4:	0ddb      	lsrs	r3, r3, #23
    2ad6:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    2ad8:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    2ada:	3b01      	subs	r3, #1
    2adc:	b29b      	uxth	r3, r3
    2ade:	85eb      	strh	r3, [r5, #46]	; 0x2e
    2ae0:	2b00      	cmp	r3, #0
    2ae2:	d106      	bne.n	2af2 <_usart_interrupt_handler+0x66>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2ae4:	2301      	movs	r3, #1
    2ae6:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    2ae8:	2302      	movs	r3, #2
    2aea:	75a3      	strb	r3, [r4, #22]
    2aec:	e001      	b.n	2af2 <_usart_interrupt_handler+0x66>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2aee:	2301      	movs	r3, #1
    2af0:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    2af2:	07b2      	lsls	r2, r6, #30
    2af4:	d509      	bpl.n	2b0a <_usart_interrupt_handler+0x7e>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    2af6:	2302      	movs	r3, #2
    2af8:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    2afa:	2200      	movs	r2, #0
    2afc:	2333      	movs	r3, #51	; 0x33
    2afe:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    2b00:	07fb      	lsls	r3, r7, #31
    2b02:	d502      	bpl.n	2b0a <_usart_interrupt_handler+0x7e>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    2b04:	1c28      	adds	r0, r5, #0
    2b06:	68e9      	ldr	r1, [r5, #12]
    2b08:	4788      	blx	r1

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    2b0a:	0772      	lsls	r2, r6, #29
    2b0c:	d56a      	bpl.n	2be4 <_usart_interrupt_handler+0x158>

		if (module->remaining_rx_buffer_length) {
    2b0e:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    2b10:	b29b      	uxth	r3, r3
    2b12:	2b00      	cmp	r3, #0
    2b14:	d064      	beq.n	2be0 <_usart_interrupt_handler+0x154>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2b16:	8b63      	ldrh	r3, [r4, #26]
    2b18:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    2b1a:	0719      	lsls	r1, r3, #28
    2b1c:	d402      	bmi.n	2b24 <_usart_interrupt_handler+0x98>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2b1e:	223f      	movs	r2, #63	; 0x3f
    2b20:	4013      	ands	r3, r2
    2b22:	e001      	b.n	2b28 <_usart_interrupt_handler+0x9c>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    2b24:	2237      	movs	r2, #55	; 0x37
    2b26:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    2b28:	2b00      	cmp	r3, #0
    2b2a:	d037      	beq.n	2b9c <_usart_interrupt_handler+0x110>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    2b2c:	079a      	lsls	r2, r3, #30
    2b2e:	d507      	bpl.n	2b40 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    2b30:	221a      	movs	r2, #26
    2b32:	2332      	movs	r3, #50	; 0x32
    2b34:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
    2b36:	8b62      	ldrh	r2, [r4, #26]
    2b38:	2302      	movs	r3, #2
    2b3a:	4313      	orrs	r3, r2
    2b3c:	8363      	strh	r3, [r4, #26]
    2b3e:	e027      	b.n	2b90 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2b40:	0759      	lsls	r1, r3, #29
    2b42:	d507      	bpl.n	2b54 <_usart_interrupt_handler+0xc8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    2b44:	221e      	movs	r2, #30
    2b46:	2332      	movs	r3, #50	; 0x32
    2b48:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
    2b4a:	8b62      	ldrh	r2, [r4, #26]
    2b4c:	2304      	movs	r3, #4
    2b4e:	4313      	orrs	r3, r2
    2b50:	8363      	strh	r3, [r4, #26]
    2b52:	e01d      	b.n	2b90 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    2b54:	07da      	lsls	r2, r3, #31
    2b56:	d507      	bpl.n	2b68 <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    2b58:	2213      	movs	r2, #19
    2b5a:	2332      	movs	r3, #50	; 0x32
    2b5c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
    2b5e:	8b62      	ldrh	r2, [r4, #26]
    2b60:	2301      	movs	r3, #1
    2b62:	4313      	orrs	r3, r2
    2b64:	8363      	strh	r3, [r4, #26]
    2b66:	e013      	b.n	2b90 <_usart_interrupt_handler+0x104>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    2b68:	06d9      	lsls	r1, r3, #27
    2b6a:	d507      	bpl.n	2b7c <_usart_interrupt_handler+0xf0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    2b6c:	2242      	movs	r2, #66	; 0x42
    2b6e:	2332      	movs	r3, #50	; 0x32
    2b70:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    2b72:	8b62      	ldrh	r2, [r4, #26]
    2b74:	2310      	movs	r3, #16
    2b76:	4313      	orrs	r3, r2
    2b78:	8363      	strh	r3, [r4, #26]
    2b7a:	e009      	b.n	2b90 <_usart_interrupt_handler+0x104>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    2b7c:	2220      	movs	r2, #32
    2b7e:	421a      	tst	r2, r3
    2b80:	d006      	beq.n	2b90 <_usart_interrupt_handler+0x104>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    2b82:	2241      	movs	r2, #65	; 0x41
    2b84:	2332      	movs	r3, #50	; 0x32
    2b86:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    2b88:	8b62      	ldrh	r2, [r4, #26]
    2b8a:	2320      	movs	r3, #32
    2b8c:	4313      	orrs	r3, r2
    2b8e:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    2b90:	077a      	lsls	r2, r7, #29
    2b92:	d527      	bpl.n	2be4 <_usart_interrupt_handler+0x158>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    2b94:	1c28      	adds	r0, r5, #0
    2b96:	696b      	ldr	r3, [r5, #20]
    2b98:	4798      	blx	r3
    2b9a:	e023      	b.n	2be4 <_usart_interrupt_handler+0x158>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    2b9c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
    2b9e:	05d2      	lsls	r2, r2, #23
    2ba0:	0dd2      	lsrs	r2, r2, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    2ba2:	b2d3      	uxtb	r3, r2
    2ba4:	6a69      	ldr	r1, [r5, #36]	; 0x24
    2ba6:	700b      	strb	r3, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    2ba8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    2baa:	1c59      	adds	r1, r3, #1
    2bac:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    2bae:	7969      	ldrb	r1, [r5, #5]
    2bb0:	2901      	cmp	r1, #1
    2bb2:	d104      	bne.n	2bbe <_usart_interrupt_handler+0x132>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    2bb4:	0a12      	lsrs	r2, r2, #8
    2bb6:	705a      	strb	r2, [r3, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    2bb8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    2bba:	3301      	adds	r3, #1
    2bbc:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    2bbe:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    2bc0:	3b01      	subs	r3, #1
    2bc2:	b29b      	uxth	r3, r3
    2bc4:	85ab      	strh	r3, [r5, #44]	; 0x2c
    2bc6:	2b00      	cmp	r3, #0
    2bc8:	d10c      	bne.n	2be4 <_usart_interrupt_handler+0x158>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    2bca:	2304      	movs	r3, #4
    2bcc:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    2bce:	2200      	movs	r2, #0
    2bd0:	2332      	movs	r3, #50	; 0x32
    2bd2:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    2bd4:	07ba      	lsls	r2, r7, #30
    2bd6:	d505      	bpl.n	2be4 <_usart_interrupt_handler+0x158>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    2bd8:	1c28      	adds	r0, r5, #0
    2bda:	692b      	ldr	r3, [r5, #16]
    2bdc:	4798      	blx	r3
    2bde:	e001      	b.n	2be4 <_usart_interrupt_handler+0x158>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    2be0:	2304      	movs	r3, #4
    2be2:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    2be4:	06f1      	lsls	r1, r6, #27
    2be6:	d507      	bpl.n	2bf8 <_usart_interrupt_handler+0x16c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    2be8:	2310      	movs	r3, #16
    2bea:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    2bec:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    2bee:	06fa      	lsls	r2, r7, #27
    2bf0:	d502      	bpl.n	2bf8 <_usart_interrupt_handler+0x16c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    2bf2:	1c28      	adds	r0, r5, #0
    2bf4:	69eb      	ldr	r3, [r5, #28]
    2bf6:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    2bf8:	06b1      	lsls	r1, r6, #26
    2bfa:	d507      	bpl.n	2c0c <_usart_interrupt_handler+0x180>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    2bfc:	2320      	movs	r3, #32
    2bfe:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    2c00:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    2c02:	073a      	lsls	r2, r7, #28
    2c04:	d502      	bpl.n	2c0c <_usart_interrupt_handler+0x180>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    2c06:	1c28      	adds	r0, r5, #0
    2c08:	69ab      	ldr	r3, [r5, #24]
    2c0a:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    2c0c:	0731      	lsls	r1, r6, #28
    2c0e:	d507      	bpl.n	2c20 <_usart_interrupt_handler+0x194>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    2c10:	2308      	movs	r3, #8
    2c12:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    2c14:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    2c16:	06ba      	lsls	r2, r7, #26
    2c18:	d502      	bpl.n	2c20 <_usart_interrupt_handler+0x194>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    2c1a:	6a2b      	ldr	r3, [r5, #32]
    2c1c:	1c28      	adds	r0, r5, #0
    2c1e:	4798      	blx	r3
		}
	}
#endif
}
    2c20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2c22:	46c0      	nop			; (mov r8, r8)
    2c24:	200024a8 	.word	0x200024a8

00002c28 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2c28:	b508      	push	{r3, lr}
	switch (clock_source) {
    2c2a:	2808      	cmp	r0, #8
    2c2c:	d834      	bhi.n	2c98 <system_clock_source_get_hz+0x70>
    2c2e:	0080      	lsls	r0, r0, #2
    2c30:	4b1b      	ldr	r3, [pc, #108]	; (2ca0 <system_clock_source_get_hz+0x78>)
    2c32:	581b      	ldr	r3, [r3, r0]
    2c34:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    2c36:	2080      	movs	r0, #128	; 0x80
    2c38:	0200      	lsls	r0, r0, #8
    2c3a:	e030      	b.n	2c9e <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    2c3c:	4b19      	ldr	r3, [pc, #100]	; (2ca4 <system_clock_source_get_hz+0x7c>)
    2c3e:	6918      	ldr	r0, [r3, #16]
    2c40:	e02d      	b.n	2c9e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    2c42:	4b19      	ldr	r3, [pc, #100]	; (2ca8 <system_clock_source_get_hz+0x80>)
    2c44:	6a18      	ldr	r0, [r3, #32]
    2c46:	0580      	lsls	r0, r0, #22
    2c48:	0f80      	lsrs	r0, r0, #30
    2c4a:	4b18      	ldr	r3, [pc, #96]	; (2cac <system_clock_source_get_hz+0x84>)
    2c4c:	40c3      	lsrs	r3, r0
    2c4e:	1c18      	adds	r0, r3, #0
    2c50:	e025      	b.n	2c9e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    2c52:	4b14      	ldr	r3, [pc, #80]	; (2ca4 <system_clock_source_get_hz+0x7c>)
    2c54:	6958      	ldr	r0, [r3, #20]
    2c56:	e022      	b.n	2c9e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2c58:	4b12      	ldr	r3, [pc, #72]	; (2ca4 <system_clock_source_get_hz+0x7c>)
    2c5a:	681b      	ldr	r3, [r3, #0]
    2c5c:	2002      	movs	r0, #2
    2c5e:	4018      	ands	r0, r3
    2c60:	d01d      	beq.n	2c9e <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2c62:	4911      	ldr	r1, [pc, #68]	; (2ca8 <system_clock_source_get_hz+0x80>)
    2c64:	2210      	movs	r2, #16
    2c66:	68cb      	ldr	r3, [r1, #12]
    2c68:	421a      	tst	r2, r3
    2c6a:	d0fc      	beq.n	2c66 <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    2c6c:	4b0d      	ldr	r3, [pc, #52]	; (2ca4 <system_clock_source_get_hz+0x7c>)
    2c6e:	681b      	ldr	r3, [r3, #0]
    2c70:	075a      	lsls	r2, r3, #29
    2c72:	d513      	bpl.n	2c9c <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2c74:	2000      	movs	r0, #0
    2c76:	4b0e      	ldr	r3, [pc, #56]	; (2cb0 <system_clock_source_get_hz+0x88>)
    2c78:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    2c7a:	4b0a      	ldr	r3, [pc, #40]	; (2ca4 <system_clock_source_get_hz+0x7c>)
    2c7c:	689b      	ldr	r3, [r3, #8]
    2c7e:	041b      	lsls	r3, r3, #16
    2c80:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2c82:	4358      	muls	r0, r3
    2c84:	e00b      	b.n	2c9e <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2c86:	2350      	movs	r3, #80	; 0x50
    2c88:	4a07      	ldr	r2, [pc, #28]	; (2ca8 <system_clock_source_get_hz+0x80>)
    2c8a:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    2c8c:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2c8e:	075a      	lsls	r2, r3, #29
    2c90:	d505      	bpl.n	2c9e <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    2c92:	4b04      	ldr	r3, [pc, #16]	; (2ca4 <system_clock_source_get_hz+0x7c>)
    2c94:	68d8      	ldr	r0, [r3, #12]
    2c96:	e002      	b.n	2c9e <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    2c98:	2000      	movs	r0, #0
    2c9a:	e000      	b.n	2c9e <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    2c9c:	4805      	ldr	r0, [pc, #20]	; (2cb4 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    2c9e:	bd08      	pop	{r3, pc}
    2ca0:	0000b774 	.word	0x0000b774
    2ca4:	20000104 	.word	0x20000104
    2ca8:	40000800 	.word	0x40000800
    2cac:	007a1200 	.word	0x007a1200
    2cb0:	00003199 	.word	0x00003199
    2cb4:	02dc6c00 	.word	0x02dc6c00

00002cb8 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    2cb8:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    2cba:	4b0c      	ldr	r3, [pc, #48]	; (2cec <system_clock_source_osc8m_set_config+0x34>)
    2cbc:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    2cbe:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2cc0:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    2cc2:	7840      	ldrb	r0, [r0, #1]
    2cc4:	2201      	movs	r2, #1
    2cc6:	4010      	ands	r0, r2
    2cc8:	0180      	lsls	r0, r0, #6
    2cca:	2640      	movs	r6, #64	; 0x40
    2ccc:	43b4      	bics	r4, r6
    2cce:	4304      	orrs	r4, r0
    2cd0:	402a      	ands	r2, r5
    2cd2:	01d0      	lsls	r0, r2, #7
    2cd4:	2280      	movs	r2, #128	; 0x80
    2cd6:	4394      	bics	r4, r2
    2cd8:	1c22      	adds	r2, r4, #0
    2cda:	4302      	orrs	r2, r0
    2cdc:	2003      	movs	r0, #3
    2cde:	4001      	ands	r1, r0
    2ce0:	0209      	lsls	r1, r1, #8
    2ce2:	4803      	ldr	r0, [pc, #12]	; (2cf0 <system_clock_source_osc8m_set_config+0x38>)
    2ce4:	4002      	ands	r2, r0
    2ce6:	430a      	orrs	r2, r1
    2ce8:	621a      	str	r2, [r3, #32]
}
    2cea:	bd70      	pop	{r4, r5, r6, pc}
    2cec:	40000800 	.word	0x40000800
    2cf0:	fffffcff 	.word	0xfffffcff

00002cf4 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    2cf4:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2cf6:	7a02      	ldrb	r2, [r0, #8]
    2cf8:	0692      	lsls	r2, r2, #26
    2cfa:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    2cfc:	8943      	ldrh	r3, [r0, #10]
    2cfe:	059b      	lsls	r3, r3, #22
    2d00:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2d02:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    2d04:	4b18      	ldr	r3, [pc, #96]	; (2d68 <system_clock_source_dfll_set_config+0x74>)
    2d06:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    2d08:	8881      	ldrh	r1, [r0, #4]
    2d0a:	8842      	ldrh	r2, [r0, #2]
    2d0c:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    2d0e:	79c4      	ldrb	r4, [r0, #7]
    2d10:	7982      	ldrb	r2, [r0, #6]
    2d12:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    2d14:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    2d16:	7841      	ldrb	r1, [r0, #1]
    2d18:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    2d1a:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    2d1c:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    2d1e:	7803      	ldrb	r3, [r0, #0]
    2d20:	2b04      	cmp	r3, #4
    2d22:	d10f      	bne.n	2d44 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2d24:	7b02      	ldrb	r2, [r0, #12]
    2d26:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2d28:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2d2a:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2d2c:	89c3      	ldrh	r3, [r0, #14]
    2d2e:	041b      	lsls	r3, r3, #16
    2d30:	490e      	ldr	r1, [pc, #56]	; (2d6c <system_clock_source_dfll_set_config+0x78>)
    2d32:	400b      	ands	r3, r1
    2d34:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    2d36:	4b0c      	ldr	r3, [pc, #48]	; (2d68 <system_clock_source_dfll_set_config+0x74>)
    2d38:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    2d3a:	6819      	ldr	r1, [r3, #0]
    2d3c:	2204      	movs	r2, #4
    2d3e:	430a      	orrs	r2, r1
    2d40:	601a      	str	r2, [r3, #0]
    2d42:	e010      	b.n	2d66 <system_clock_source_dfll_set_config+0x72>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    2d44:	2b20      	cmp	r3, #32
    2d46:	d10e      	bne.n	2d66 <system_clock_source_dfll_set_config+0x72>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2d48:	7b02      	ldrb	r2, [r0, #12]
    2d4a:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2d4c:	8a03      	ldrh	r3, [r0, #16]
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2d4e:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2d50:	89c3      	ldrh	r3, [r0, #14]
    2d52:	041b      	lsls	r3, r3, #16
    2d54:	4905      	ldr	r1, [pc, #20]	; (2d6c <system_clock_source_dfll_set_config+0x78>)
    2d56:	400b      	ands	r3, r1
    2d58:	431a      	orrs	r2, r3
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    2d5a:	4b03      	ldr	r3, [pc, #12]	; (2d68 <system_clock_source_dfll_set_config+0x74>)
    2d5c:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    2d5e:	681a      	ldr	r2, [r3, #0]
    2d60:	4903      	ldr	r1, [pc, #12]	; (2d70 <system_clock_source_dfll_set_config+0x7c>)
    2d62:	430a      	orrs	r2, r1
    2d64:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    2d66:	bd10      	pop	{r4, pc}
    2d68:	20000104 	.word	0x20000104
    2d6c:	03ff0000 	.word	0x03ff0000
    2d70:	00000424 	.word	0x00000424

00002d74 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2d74:	2808      	cmp	r0, #8
    2d76:	d849      	bhi.n	2e0c <system_clock_source_enable+0x98>
    2d78:	0080      	lsls	r0, r0, #2
    2d7a:	4b25      	ldr	r3, [pc, #148]	; (2e10 <system_clock_source_enable+0x9c>)
    2d7c:	581b      	ldr	r3, [r3, r0]
    2d7e:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    2d80:	2000      	movs	r0, #0
    2d82:	e044      	b.n	2e0e <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    2d84:	4b23      	ldr	r3, [pc, #140]	; (2e14 <system_clock_source_enable+0xa0>)
    2d86:	6a19      	ldr	r1, [r3, #32]
    2d88:	2202      	movs	r2, #2
    2d8a:	430a      	orrs	r2, r1
    2d8c:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    2d8e:	2000      	movs	r0, #0
    2d90:	e03d      	b.n	2e0e <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    2d92:	4b20      	ldr	r3, [pc, #128]	; (2e14 <system_clock_source_enable+0xa0>)
    2d94:	6999      	ldr	r1, [r3, #24]
    2d96:	2202      	movs	r2, #2
    2d98:	430a      	orrs	r2, r1
    2d9a:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2d9c:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    2d9e:	e036      	b.n	2e0e <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    2da0:	4b1c      	ldr	r3, [pc, #112]	; (2e14 <system_clock_source_enable+0xa0>)
    2da2:	8a19      	ldrh	r1, [r3, #16]
    2da4:	2202      	movs	r2, #2
    2da6:	430a      	orrs	r2, r1
    2da8:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2daa:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    2dac:	e02f      	b.n	2e0e <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    2dae:	4b19      	ldr	r3, [pc, #100]	; (2e14 <system_clock_source_enable+0xa0>)
    2db0:	8a99      	ldrh	r1, [r3, #20]
    2db2:	2202      	movs	r2, #2
    2db4:	430a      	orrs	r2, r1
    2db6:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2db8:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    2dba:	e028      	b.n	2e0e <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2dbc:	4a16      	ldr	r2, [pc, #88]	; (2e18 <system_clock_source_enable+0xa4>)
    2dbe:	6811      	ldr	r1, [r2, #0]
    2dc0:	2302      	movs	r3, #2
    2dc2:	4319      	orrs	r1, r3
    2dc4:	6011      	str	r1, [r2, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    2dc6:	4a13      	ldr	r2, [pc, #76]	; (2e14 <system_clock_source_enable+0xa0>)
    2dc8:	8493      	strh	r3, [r2, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2dca:	1c11      	adds	r1, r2, #0
    2dcc:	2210      	movs	r2, #16
    2dce:	68cb      	ldr	r3, [r1, #12]
    2dd0:	421a      	tst	r2, r3
    2dd2:	d0fc      	beq.n	2dce <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2dd4:	4a10      	ldr	r2, [pc, #64]	; (2e18 <system_clock_source_enable+0xa4>)
    2dd6:	6891      	ldr	r1, [r2, #8]
    2dd8:	4b0e      	ldr	r3, [pc, #56]	; (2e14 <system_clock_source_enable+0xa0>)
    2dda:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2ddc:	6852      	ldr	r2, [r2, #4]
    2dde:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    2de0:	2200      	movs	r2, #0
    2de2:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2de4:	1c19      	adds	r1, r3, #0
    2de6:	2210      	movs	r2, #16
    2de8:	68cb      	ldr	r3, [r1, #12]
    2dea:	421a      	tst	r2, r3
    2dec:	d0fc      	beq.n	2de8 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2dee:	4b0a      	ldr	r3, [pc, #40]	; (2e18 <system_clock_source_enable+0xa4>)
    2df0:	681a      	ldr	r2, [r3, #0]
    2df2:	b292      	uxth	r2, r2
    2df4:	4b07      	ldr	r3, [pc, #28]	; (2e14 <system_clock_source_enable+0xa0>)
    2df6:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2df8:	2000      	movs	r0, #0
    2dfa:	e008      	b.n	2e0e <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    2dfc:	4a05      	ldr	r2, [pc, #20]	; (2e14 <system_clock_source_enable+0xa0>)
    2dfe:	2344      	movs	r3, #68	; 0x44
    2e00:	5cd0      	ldrb	r0, [r2, r3]
    2e02:	2102      	movs	r1, #2
    2e04:	4301      	orrs	r1, r0
    2e06:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2e08:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    2e0a:	e000      	b.n	2e0e <system_clock_source_enable+0x9a>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2e0c:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    2e0e:	4770      	bx	lr
    2e10:	0000b798 	.word	0x0000b798
    2e14:	40000800 	.word	0x40000800
    2e18:	20000104 	.word	0x20000104

00002e1c <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2e1c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2e1e:	464f      	mov	r7, r9
    2e20:	4646      	mov	r6, r8
    2e22:	b4c0      	push	{r6, r7}
    2e24:	b08b      	sub	sp, #44	; 0x2c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2e26:	22c2      	movs	r2, #194	; 0xc2
    2e28:	00d2      	lsls	r2, r2, #3
    2e2a:	4b3c      	ldr	r3, [pc, #240]	; (2f1c <system_clock_init+0x100>)
    2e2c:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2e2e:	4b3c      	ldr	r3, [pc, #240]	; (2f20 <system_clock_init+0x104>)
    2e30:	685a      	ldr	r2, [r3, #4]
    2e32:	211e      	movs	r1, #30
    2e34:	438a      	bics	r2, r1
    2e36:	2102      	movs	r1, #2
    2e38:	430a      	orrs	r2, r1
    2e3a:	605a      	str	r2, [r3, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    2e3c:	2201      	movs	r2, #1
    2e3e:	ab01      	add	r3, sp, #4
    2e40:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2e42:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    2e44:	4d37      	ldr	r5, [pc, #220]	; (2f24 <system_clock_init+0x108>)
    2e46:	b2e0      	uxtb	r0, r4
    2e48:	a901      	add	r1, sp, #4
    2e4a:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2e4c:	3401      	adds	r4, #1
    2e4e:	2c25      	cmp	r4, #37	; 0x25
    2e50:	d1f9      	bne.n	2e46 <system_clock_init+0x2a>
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    2e52:	ab05      	add	r3, sp, #20
    2e54:	2100      	movs	r1, #0
    2e56:	7019      	strb	r1, [r3, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    2e58:	2200      	movs	r2, #0
    2e5a:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    2e5c:	8099      	strh	r1, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    2e5e:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    2e60:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
	config->fine_value      = 0xff / 4; /* Midpoint */
    2e62:	213f      	movs	r1, #63	; 0x3f
    2e64:	8159      	strh	r1, [r3, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
	config->fine_max_step   = 1;
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    2e66:	2106      	movs	r1, #6
    2e68:	8219      	strh	r1, [r3, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
    2e6a:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    2e6c:	4b2e      	ldr	r3, [pc, #184]	; (2f28 <system_clock_init+0x10c>)
    2e6e:	681b      	ldr	r3, [r3, #0]
    2e70:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    2e72:	2b3f      	cmp	r3, #63	; 0x3f
    2e74:	d100      	bne.n	2e78 <system_clock_init+0x5c>
		coarse = 0x1f;
    2e76:	231f      	movs	r3, #31
	}
	dfll_conf.coarse_value = coarse;
    2e78:	a805      	add	r0, sp, #20
    2e7a:	7203      	strb	r3, [r0, #8]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    2e7c:	2307      	movs	r3, #7
    2e7e:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    2e80:	233f      	movs	r3, #63	; 0x3f
    2e82:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    2e84:	4b29      	ldr	r3, [pc, #164]	; (2f2c <system_clock_init+0x110>)
    2e86:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    2e88:	a804      	add	r0, sp, #16
    2e8a:	2500      	movs	r5, #0
    2e8c:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    2e8e:	2301      	movs	r3, #1
    2e90:	4699      	mov	r9, r3
    2e92:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2e94:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    2e96:	4b26      	ldr	r3, [pc, #152]	; (2f30 <system_clock_init+0x114>)
    2e98:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2e9a:	2006      	movs	r0, #6
    2e9c:	4e25      	ldr	r6, [pc, #148]	; (2f34 <system_clock_init+0x118>)
    2e9e:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2ea0:	4b25      	ldr	r3, [pc, #148]	; (2f38 <system_clock_init+0x11c>)
    2ea2:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    2ea4:	ac01      	add	r4, sp, #4
    2ea6:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    2ea8:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    2eaa:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    2eac:	2304      	movs	r3, #4
    2eae:	7023      	strb	r3, [r4, #0]
    2eb0:	2320      	movs	r3, #32
    2eb2:	9302      	str	r3, [sp, #8]
    2eb4:	2002      	movs	r0, #2
    2eb6:	1c21      	adds	r1, r4, #0
    2eb8:	4b20      	ldr	r3, [pc, #128]	; (2f3c <system_clock_init+0x120>)
    2eba:	4698      	mov	r8, r3
    2ebc:	4798      	blx	r3
    2ebe:	2002      	movs	r0, #2
    2ec0:	4f1f      	ldr	r7, [pc, #124]	; (2f40 <system_clock_init+0x124>)
    2ec2:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    2ec4:	464b      	mov	r3, r9
    2ec6:	6063      	str	r3, [r4, #4]
	config->high_when_disabled = false;
    2ec8:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2eca:	2306      	movs	r3, #6
    2ecc:	7023      	strb	r3, [r4, #0]
#endif
	config->run_in_standby     = false;
    2ece:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    2ed0:	7265      	strb	r5, [r4, #9]
    2ed2:	2003      	movs	r0, #3
    2ed4:	1c21      	adds	r1, r4, #0
    2ed6:	47c0      	blx	r8
    2ed8:	2003      	movs	r0, #3
    2eda:	47b8      	blx	r7
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    2edc:	2007      	movs	r0, #7
    2ede:	47b0      	blx	r6

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    2ee0:	490e      	ldr	r1, [pc, #56]	; (2f1c <system_clock_init+0x100>)
    2ee2:	2210      	movs	r2, #16
    2ee4:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    2ee6:	421a      	tst	r2, r3
    2ee8:	d0fc      	beq.n	2ee4 <system_clock_init+0xc8>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    2eea:	4a16      	ldr	r2, [pc, #88]	; (2f44 <system_clock_init+0x128>)
    2eec:	2300      	movs	r3, #0
    2eee:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    2ef0:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    2ef2:	7293      	strb	r3, [r2, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    2ef4:	72d3      	strb	r3, [r2, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    2ef6:	a901      	add	r1, sp, #4
    2ef8:	2201      	movs	r2, #1
    2efa:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    2efc:	704b      	strb	r3, [r1, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2efe:	2206      	movs	r2, #6
    2f00:	700a      	strb	r2, [r1, #0]
#endif
	config->run_in_standby     = false;
    2f02:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    2f04:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2f06:	2000      	movs	r0, #0
    2f08:	4b0c      	ldr	r3, [pc, #48]	; (2f3c <system_clock_init+0x120>)
    2f0a:	4798      	blx	r3
    2f0c:	2000      	movs	r0, #0
    2f0e:	4b0c      	ldr	r3, [pc, #48]	; (2f40 <system_clock_init+0x124>)
    2f10:	4798      	blx	r3
#endif
}
    2f12:	b00b      	add	sp, #44	; 0x2c
    2f14:	bc0c      	pop	{r2, r3}
    2f16:	4690      	mov	r8, r2
    2f18:	4699      	mov	r9, r3
    2f1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2f1c:	40000800 	.word	0x40000800
    2f20:	41004000 	.word	0x41004000
    2f24:	0000317d 	.word	0x0000317d
    2f28:	00806024 	.word	0x00806024
    2f2c:	00002cf5 	.word	0x00002cf5
    2f30:	00002cb9 	.word	0x00002cb9
    2f34:	00002d75 	.word	0x00002d75
    2f38:	00002f49 	.word	0x00002f49
    2f3c:	00002f6d 	.word	0x00002f6d
    2f40:	00003021 	.word	0x00003021
    2f44:	40000400 	.word	0x40000400

00002f48 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    2f48:	4b06      	ldr	r3, [pc, #24]	; (2f64 <system_gclk_init+0x1c>)
    2f4a:	6999      	ldr	r1, [r3, #24]
    2f4c:	2208      	movs	r2, #8
    2f4e:	430a      	orrs	r2, r1
    2f50:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2f52:	2201      	movs	r2, #1
    2f54:	4b04      	ldr	r3, [pc, #16]	; (2f68 <system_gclk_init+0x20>)
    2f56:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2f58:	1c19      	adds	r1, r3, #0
    2f5a:	780b      	ldrb	r3, [r1, #0]
    2f5c:	4213      	tst	r3, r2
    2f5e:	d1fc      	bne.n	2f5a <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2f60:	4770      	bx	lr
    2f62:	46c0      	nop			; (mov r8, r8)
    2f64:	40000400 	.word	0x40000400
    2f68:	40000c00 	.word	0x40000c00

00002f6c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2f6e:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2f70:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2f72:	780d      	ldrb	r5, [r1, #0]
    2f74:	022d      	lsls	r5, r5, #8
    2f76:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2f78:	784b      	ldrb	r3, [r1, #1]
    2f7a:	2b00      	cmp	r3, #0
    2f7c:	d002      	beq.n	2f84 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2f7e:	2380      	movs	r3, #128	; 0x80
    2f80:	02db      	lsls	r3, r3, #11
    2f82:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2f84:	7a4b      	ldrb	r3, [r1, #9]
    2f86:	2b00      	cmp	r3, #0
    2f88:	d002      	beq.n	2f90 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2f8a:	2380      	movs	r3, #128	; 0x80
    2f8c:	031b      	lsls	r3, r3, #12
    2f8e:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2f90:	684c      	ldr	r4, [r1, #4]
    2f92:	2c01      	cmp	r4, #1
    2f94:	d917      	bls.n	2fc6 <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2f96:	1e63      	subs	r3, r4, #1
    2f98:	421c      	tst	r4, r3
    2f9a:	d10f      	bne.n	2fbc <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2f9c:	2c02      	cmp	r4, #2
    2f9e:	d906      	bls.n	2fae <system_gclk_gen_set_config+0x42>
    2fa0:	2302      	movs	r3, #2
    2fa2:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2fa4:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    2fa6:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2fa8:	429c      	cmp	r4, r3
    2faa:	d8fb      	bhi.n	2fa4 <system_gclk_gen_set_config+0x38>
    2fac:	e000      	b.n	2fb0 <system_gclk_gen_set_config+0x44>
    2fae:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2fb0:	0217      	lsls	r7, r2, #8
    2fb2:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2fb4:	2380      	movs	r3, #128	; 0x80
    2fb6:	035b      	lsls	r3, r3, #13
    2fb8:	431d      	orrs	r5, r3
    2fba:	e004      	b.n	2fc6 <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    2fbc:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    2fbe:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2fc0:	2380      	movs	r3, #128	; 0x80
    2fc2:	029b      	lsls	r3, r3, #10
    2fc4:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2fc6:	7a0b      	ldrb	r3, [r1, #8]
    2fc8:	2b00      	cmp	r3, #0
    2fca:	d002      	beq.n	2fd2 <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2fcc:	2380      	movs	r3, #128	; 0x80
    2fce:	039b      	lsls	r3, r3, #14
    2fd0:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2fd2:	4a0f      	ldr	r2, [pc, #60]	; (3010 <system_gclk_gen_set_config+0xa4>)
    2fd4:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    2fd6:	b25b      	sxtb	r3, r3
    2fd8:	2b00      	cmp	r3, #0
    2fda:	dbfb      	blt.n	2fd4 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2fdc:	4b0d      	ldr	r3, [pc, #52]	; (3014 <system_gclk_gen_set_config+0xa8>)
    2fde:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2fe0:	4b0d      	ldr	r3, [pc, #52]	; (3018 <system_gclk_gen_set_config+0xac>)
    2fe2:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2fe4:	4a0a      	ldr	r2, [pc, #40]	; (3010 <system_gclk_gen_set_config+0xa4>)
    2fe6:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2fe8:	b25b      	sxtb	r3, r3
    2fea:	2b00      	cmp	r3, #0
    2fec:	dbfb      	blt.n	2fe6 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    2fee:	4b08      	ldr	r3, [pc, #32]	; (3010 <system_gclk_gen_set_config+0xa4>)
    2ff0:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2ff2:	1c1a      	adds	r2, r3, #0
    2ff4:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    2ff6:	b25b      	sxtb	r3, r3
    2ff8:	2b00      	cmp	r3, #0
    2ffa:	dbfb      	blt.n	2ff4 <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    2ffc:	4b04      	ldr	r3, [pc, #16]	; (3010 <system_gclk_gen_set_config+0xa4>)
    2ffe:	6859      	ldr	r1, [r3, #4]
    3000:	2280      	movs	r2, #128	; 0x80
    3002:	0252      	lsls	r2, r2, #9
    3004:	400a      	ands	r2, r1
    3006:	4315      	orrs	r5, r2
    3008:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    300a:	4b04      	ldr	r3, [pc, #16]	; (301c <system_gclk_gen_set_config+0xb0>)
    300c:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    300e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3010:	40000c00 	.word	0x40000c00
    3014:	000025f9 	.word	0x000025f9
    3018:	40000c08 	.word	0x40000c08
    301c:	00002639 	.word	0x00002639

00003020 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    3020:	b510      	push	{r4, lr}
    3022:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3024:	4a0b      	ldr	r2, [pc, #44]	; (3054 <system_gclk_gen_enable+0x34>)
    3026:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    3028:	b25b      	sxtb	r3, r3
    302a:	2b00      	cmp	r3, #0
    302c:	dbfb      	blt.n	3026 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    302e:	4b0a      	ldr	r3, [pc, #40]	; (3058 <system_gclk_gen_enable+0x38>)
    3030:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    3032:	4b0a      	ldr	r3, [pc, #40]	; (305c <system_gclk_gen_enable+0x3c>)
    3034:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3036:	4a07      	ldr	r2, [pc, #28]	; (3054 <system_gclk_gen_enable+0x34>)
    3038:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    303a:	b25b      	sxtb	r3, r3
    303c:	2b00      	cmp	r3, #0
    303e:	dbfb      	blt.n	3038 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    3040:	4b04      	ldr	r3, [pc, #16]	; (3054 <system_gclk_gen_enable+0x34>)
    3042:	6859      	ldr	r1, [r3, #4]
    3044:	2280      	movs	r2, #128	; 0x80
    3046:	0252      	lsls	r2, r2, #9
    3048:	430a      	orrs	r2, r1
    304a:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    304c:	4b04      	ldr	r3, [pc, #16]	; (3060 <system_gclk_gen_enable+0x40>)
    304e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    3050:	bd10      	pop	{r4, pc}
    3052:	46c0      	nop			; (mov r8, r8)
    3054:	40000c00 	.word	0x40000c00
    3058:	000025f9 	.word	0x000025f9
    305c:	40000c04 	.word	0x40000c04
    3060:	00002639 	.word	0x00002639

00003064 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    3064:	b570      	push	{r4, r5, r6, lr}
    3066:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3068:	4a1a      	ldr	r2, [pc, #104]	; (30d4 <system_gclk_gen_get_hz+0x70>)
    306a:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    306c:	b25b      	sxtb	r3, r3
    306e:	2b00      	cmp	r3, #0
    3070:	dbfb      	blt.n	306a <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3072:	4b19      	ldr	r3, [pc, #100]	; (30d8 <system_gclk_gen_get_hz+0x74>)
    3074:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    3076:	4b19      	ldr	r3, [pc, #100]	; (30dc <system_gclk_gen_get_hz+0x78>)
    3078:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    307a:	4a16      	ldr	r2, [pc, #88]	; (30d4 <system_gclk_gen_get_hz+0x70>)
    307c:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    307e:	b25b      	sxtb	r3, r3
    3080:	2b00      	cmp	r3, #0
    3082:	dbfb      	blt.n	307c <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    3084:	4e13      	ldr	r6, [pc, #76]	; (30d4 <system_gclk_gen_get_hz+0x70>)
    3086:	6870      	ldr	r0, [r6, #4]
    3088:	04c0      	lsls	r0, r0, #19
    308a:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    308c:	4b14      	ldr	r3, [pc, #80]	; (30e0 <system_gclk_gen_get_hz+0x7c>)
    308e:	4798      	blx	r3
    3090:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    3092:	4b12      	ldr	r3, [pc, #72]	; (30dc <system_gclk_gen_get_hz+0x78>)
    3094:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    3096:	6876      	ldr	r6, [r6, #4]
    3098:	02f6      	lsls	r6, r6, #11
    309a:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    309c:	4b11      	ldr	r3, [pc, #68]	; (30e4 <system_gclk_gen_get_hz+0x80>)
    309e:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    30a0:	4a0c      	ldr	r2, [pc, #48]	; (30d4 <system_gclk_gen_get_hz+0x70>)
    30a2:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    30a4:	b25b      	sxtb	r3, r3
    30a6:	2b00      	cmp	r3, #0
    30a8:	dbfb      	blt.n	30a2 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    30aa:	4b0a      	ldr	r3, [pc, #40]	; (30d4 <system_gclk_gen_get_hz+0x70>)
    30ac:	689c      	ldr	r4, [r3, #8]
    30ae:	0a24      	lsrs	r4, r4, #8
    30b0:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    30b2:	4b0d      	ldr	r3, [pc, #52]	; (30e8 <system_gclk_gen_get_hz+0x84>)
    30b4:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    30b6:	2e00      	cmp	r6, #0
    30b8:	d107      	bne.n	30ca <system_gclk_gen_get_hz+0x66>
    30ba:	2c01      	cmp	r4, #1
    30bc:	d907      	bls.n	30ce <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    30be:	1c28      	adds	r0, r5, #0
    30c0:	1c21      	adds	r1, r4, #0
    30c2:	4b0a      	ldr	r3, [pc, #40]	; (30ec <system_gclk_gen_get_hz+0x88>)
    30c4:	4798      	blx	r3
    30c6:	1c05      	adds	r5, r0, #0
    30c8:	e001      	b.n	30ce <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    30ca:	3401      	adds	r4, #1
    30cc:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    30ce:	1c28      	adds	r0, r5, #0
    30d0:	bd70      	pop	{r4, r5, r6, pc}
    30d2:	46c0      	nop			; (mov r8, r8)
    30d4:	40000c00 	.word	0x40000c00
    30d8:	000025f9 	.word	0x000025f9
    30dc:	40000c04 	.word	0x40000c04
    30e0:	00002c29 	.word	0x00002c29
    30e4:	40000c08 	.word	0x40000c08
    30e8:	00002639 	.word	0x00002639
    30ec:	000082d1 	.word	0x000082d1

000030f0 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    30f0:	b510      	push	{r4, lr}
    30f2:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    30f4:	4b06      	ldr	r3, [pc, #24]	; (3110 <system_gclk_chan_enable+0x20>)
    30f6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    30f8:	4b06      	ldr	r3, [pc, #24]	; (3114 <system_gclk_chan_enable+0x24>)
    30fa:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    30fc:	4b06      	ldr	r3, [pc, #24]	; (3118 <system_gclk_chan_enable+0x28>)
    30fe:	8859      	ldrh	r1, [r3, #2]
    3100:	2280      	movs	r2, #128	; 0x80
    3102:	01d2      	lsls	r2, r2, #7
    3104:	430a      	orrs	r2, r1
    3106:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3108:	4b04      	ldr	r3, [pc, #16]	; (311c <system_gclk_chan_enable+0x2c>)
    310a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    310c:	bd10      	pop	{r4, pc}
    310e:	46c0      	nop			; (mov r8, r8)
    3110:	000025f9 	.word	0x000025f9
    3114:	40000c02 	.word	0x40000c02
    3118:	40000c00 	.word	0x40000c00
    311c:	00002639 	.word	0x00002639

00003120 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    3120:	b510      	push	{r4, lr}
    3122:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3124:	4b0f      	ldr	r3, [pc, #60]	; (3164 <system_gclk_chan_disable+0x44>)
    3126:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    3128:	4b0f      	ldr	r3, [pc, #60]	; (3168 <system_gclk_chan_disable+0x48>)
    312a:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    312c:	4b0f      	ldr	r3, [pc, #60]	; (316c <system_gclk_chan_disable+0x4c>)
    312e:	8858      	ldrh	r0, [r3, #2]
    3130:	0500      	lsls	r0, r0, #20
    3132:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    3134:	8859      	ldrh	r1, [r3, #2]
    3136:	4a0e      	ldr	r2, [pc, #56]	; (3170 <system_gclk_chan_disable+0x50>)
    3138:	400a      	ands	r2, r1
    313a:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    313c:	8859      	ldrh	r1, [r3, #2]
    313e:	4a0d      	ldr	r2, [pc, #52]	; (3174 <system_gclk_chan_disable+0x54>)
    3140:	400a      	ands	r2, r1
    3142:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    3144:	1c19      	adds	r1, r3, #0
    3146:	2280      	movs	r2, #128	; 0x80
    3148:	01d2      	lsls	r2, r2, #7
    314a:	884b      	ldrh	r3, [r1, #2]
    314c:	4213      	tst	r3, r2
    314e:	d1fc      	bne.n	314a <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    3150:	4b06      	ldr	r3, [pc, #24]	; (316c <system_gclk_chan_disable+0x4c>)
    3152:	0201      	lsls	r1, r0, #8
    3154:	8858      	ldrh	r0, [r3, #2]
    3156:	4a06      	ldr	r2, [pc, #24]	; (3170 <system_gclk_chan_disable+0x50>)
    3158:	4002      	ands	r2, r0
    315a:	430a      	orrs	r2, r1
    315c:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    315e:	4b06      	ldr	r3, [pc, #24]	; (3178 <system_gclk_chan_disable+0x58>)
    3160:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    3162:	bd10      	pop	{r4, pc}
    3164:	000025f9 	.word	0x000025f9
    3168:	40000c02 	.word	0x40000c02
    316c:	40000c00 	.word	0x40000c00
    3170:	fffff0ff 	.word	0xfffff0ff
    3174:	ffffbfff 	.word	0xffffbfff
    3178:	00002639 	.word	0x00002639

0000317c <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    317c:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    317e:	780c      	ldrb	r4, [r1, #0]
    3180:	0224      	lsls	r4, r4, #8
    3182:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    3184:	4b02      	ldr	r3, [pc, #8]	; (3190 <system_gclk_chan_set_config+0x14>)
    3186:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    3188:	b2a4      	uxth	r4, r4
    318a:	4b02      	ldr	r3, [pc, #8]	; (3194 <system_gclk_chan_set_config+0x18>)
    318c:	805c      	strh	r4, [r3, #2]
}
    318e:	bd10      	pop	{r4, pc}
    3190:	00003121 	.word	0x00003121
    3194:	40000c00 	.word	0x40000c00

00003198 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    3198:	b510      	push	{r4, lr}
    319a:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    319c:	4b06      	ldr	r3, [pc, #24]	; (31b8 <system_gclk_chan_get_hz+0x20>)
    319e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    31a0:	4b06      	ldr	r3, [pc, #24]	; (31bc <system_gclk_chan_get_hz+0x24>)
    31a2:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    31a4:	4b06      	ldr	r3, [pc, #24]	; (31c0 <system_gclk_chan_get_hz+0x28>)
    31a6:	885c      	ldrh	r4, [r3, #2]
    31a8:	0524      	lsls	r4, r4, #20
    31aa:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    31ac:	4b05      	ldr	r3, [pc, #20]	; (31c4 <system_gclk_chan_get_hz+0x2c>)
    31ae:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    31b0:	1c20      	adds	r0, r4, #0
    31b2:	4b05      	ldr	r3, [pc, #20]	; (31c8 <system_gclk_chan_get_hz+0x30>)
    31b4:	4798      	blx	r3
}
    31b6:	bd10      	pop	{r4, pc}
    31b8:	000025f9 	.word	0x000025f9
    31bc:	40000c02 	.word	0x40000c02
    31c0:	40000c00 	.word	0x40000c00
    31c4:	00002639 	.word	0x00002639
    31c8:	00003065 	.word	0x00003065

000031cc <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    31cc:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    31ce:	78d3      	ldrb	r3, [r2, #3]
    31d0:	2b00      	cmp	r3, #0
    31d2:	d11e      	bne.n	3212 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    31d4:	7813      	ldrb	r3, [r2, #0]
    31d6:	2b80      	cmp	r3, #128	; 0x80
    31d8:	d004      	beq.n	31e4 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    31da:	061b      	lsls	r3, r3, #24
    31dc:	2480      	movs	r4, #128	; 0x80
    31de:	0264      	lsls	r4, r4, #9
    31e0:	4323      	orrs	r3, r4
    31e2:	e000      	b.n	31e6 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    31e4:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    31e6:	7854      	ldrb	r4, [r2, #1]
    31e8:	2502      	movs	r5, #2
    31ea:	43ac      	bics	r4, r5
    31ec:	d10a      	bne.n	3204 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    31ee:	7894      	ldrb	r4, [r2, #2]
    31f0:	2c00      	cmp	r4, #0
    31f2:	d103      	bne.n	31fc <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    31f4:	2480      	movs	r4, #128	; 0x80
    31f6:	02a4      	lsls	r4, r4, #10
    31f8:	4323      	orrs	r3, r4
    31fa:	e002      	b.n	3202 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    31fc:	24c0      	movs	r4, #192	; 0xc0
    31fe:	02e4      	lsls	r4, r4, #11
    3200:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    3202:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    3204:	7854      	ldrb	r4, [r2, #1]
    3206:	3c01      	subs	r4, #1
    3208:	2c01      	cmp	r4, #1
    320a:	d804      	bhi.n	3216 <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    320c:	4c11      	ldr	r4, [pc, #68]	; (3254 <_system_pinmux_config+0x88>)
    320e:	4023      	ands	r3, r4
    3210:	e001      	b.n	3216 <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    3212:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    3214:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    3216:	040d      	lsls	r5, r1, #16
    3218:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    321a:	24a0      	movs	r4, #160	; 0xa0
    321c:	05e4      	lsls	r4, r4, #23
    321e:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    3220:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3222:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    3224:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3226:	24d0      	movs	r4, #208	; 0xd0
    3228:	0624      	lsls	r4, r4, #24
    322a:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    322c:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    322e:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    3230:	78d4      	ldrb	r4, [r2, #3]
    3232:	2c00      	cmp	r4, #0
    3234:	d10c      	bne.n	3250 <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    3236:	035c      	lsls	r4, r3, #13
    3238:	d505      	bpl.n	3246 <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    323a:	7893      	ldrb	r3, [r2, #2]
    323c:	2b01      	cmp	r3, #1
    323e:	d101      	bne.n	3244 <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    3240:	6181      	str	r1, [r0, #24]
    3242:	e000      	b.n	3246 <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    3244:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    3246:	7853      	ldrb	r3, [r2, #1]
    3248:	3b01      	subs	r3, #1
    324a:	2b01      	cmp	r3, #1
    324c:	d800      	bhi.n	3250 <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    324e:	6081      	str	r1, [r0, #8]
		}
	}
}
    3250:	bd30      	pop	{r4, r5, pc}
    3252:	46c0      	nop			; (mov r8, r8)
    3254:	fffbffff 	.word	0xfffbffff

00003258 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    3258:	b508      	push	{r3, lr}
    325a:	1c03      	adds	r3, r0, #0
    325c:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    325e:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    3260:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3262:	2900      	cmp	r1, #0
    3264:	d103      	bne.n	326e <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    3266:	0958      	lsrs	r0, r3, #5
    3268:	01c0      	lsls	r0, r0, #7
    326a:	4904      	ldr	r1, [pc, #16]	; (327c <system_pinmux_pin_set_config+0x24>)
    326c:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    326e:	211f      	movs	r1, #31
    3270:	400b      	ands	r3, r1
    3272:	2101      	movs	r1, #1
    3274:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    3276:	4b02      	ldr	r3, [pc, #8]	; (3280 <system_pinmux_pin_set_config+0x28>)
    3278:	4798      	blx	r3
}
    327a:	bd08      	pop	{r3, pc}
    327c:	41004400 	.word	0x41004400
    3280:	000031cd 	.word	0x000031cd

00003284 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    3284:	4770      	bx	lr
    3286:	46c0      	nop			; (mov r8, r8)

00003288 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    3288:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    328a:	4b05      	ldr	r3, [pc, #20]	; (32a0 <system_init+0x18>)
    328c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    328e:	4b05      	ldr	r3, [pc, #20]	; (32a4 <system_init+0x1c>)
    3290:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    3292:	4b05      	ldr	r3, [pc, #20]	; (32a8 <system_init+0x20>)
    3294:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    3296:	4b05      	ldr	r3, [pc, #20]	; (32ac <system_init+0x24>)
    3298:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    329a:	4b05      	ldr	r3, [pc, #20]	; (32b0 <system_init+0x28>)
    329c:	4798      	blx	r3
}
    329e:	bd08      	pop	{r3, pc}
    32a0:	00002e1d 	.word	0x00002e1d
    32a4:	000025f5 	.word	0x000025f5
    32a8:	00003285 	.word	0x00003285
    32ac:	00003285 	.word	0x00003285
    32b0:	00003285 	.word	0x00003285

000032b4 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    32b4:	b570      	push	{r4, r5, r6, lr}
    32b6:	b084      	sub	sp, #16
    32b8:	1c01      	adds	r1, r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    32ba:	ab01      	add	r3, sp, #4
    32bc:	4a0a      	ldr	r2, [pc, #40]	; (32e8 <_tc_get_inst_index+0x34>)
    32be:	ca70      	ldmia	r2!, {r4, r5, r6}
    32c0:	c370      	stmia	r3!, {r4, r5, r6}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    32c2:	9b01      	ldr	r3, [sp, #4]
    32c4:	4283      	cmp	r3, r0
    32c6:	d00a      	beq.n	32de <_tc_get_inst_index+0x2a>
    32c8:	9c02      	ldr	r4, [sp, #8]
    32ca:	4284      	cmp	r4, r0
    32cc:	d005      	beq.n	32da <_tc_get_inst_index+0x26>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    32ce:	2000      	movs	r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    32d0:	9d03      	ldr	r5, [sp, #12]
    32d2:	428d      	cmp	r5, r1
    32d4:	d105      	bne.n	32e2 <_tc_get_inst_index+0x2e>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    32d6:	2002      	movs	r0, #2
    32d8:	e002      	b.n	32e0 <_tc_get_inst_index+0x2c>
    32da:	2001      	movs	r0, #1
    32dc:	e000      	b.n	32e0 <_tc_get_inst_index+0x2c>
    32de:	2000      	movs	r0, #0
		if (hw == tc_modules[i]) {
			return i;
    32e0:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    32e2:	b004      	add	sp, #16
    32e4:	bd70      	pop	{r4, r5, r6, pc}
    32e6:	46c0      	nop			; (mov r8, r8)
    32e8:	0000b7bc 	.word	0x0000b7bc

000032ec <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    32ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    32ee:	464f      	mov	r7, r9
    32f0:	4646      	mov	r6, r8
    32f2:	b4c0      	push	{r6, r7}
    32f4:	b087      	sub	sp, #28
    32f6:	1c04      	adds	r4, r0, #0
    32f8:	1c0d      	adds	r5, r1, #0
    32fa:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    32fc:	1c08      	adds	r0, r1, #0
    32fe:	4b90      	ldr	r3, [pc, #576]	; (3540 <tc_init+0x254>)
    3300:	4798      	blx	r3
    3302:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    3304:	4f8f      	ldr	r7, [pc, #572]	; (3544 <tc_init+0x258>)
    3306:	1c39      	adds	r1, r7, #0
    3308:	310c      	adds	r1, #12
    330a:	a805      	add	r0, sp, #20
    330c:	2203      	movs	r2, #3
    330e:	4e8e      	ldr	r6, [pc, #568]	; (3548 <tc_init+0x25c>)
    3310:	47b0      	blx	r6
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    3312:	1c39      	adds	r1, r7, #0
    3314:	3110      	adds	r1, #16
    3316:	a803      	add	r0, sp, #12
    3318:	2206      	movs	r2, #6
    331a:	47b0      	blx	r6
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    331c:	2300      	movs	r3, #0
    331e:	60a3      	str	r3, [r4, #8]
    3320:	60e3      	str	r3, [r4, #12]
    3322:	6123      	str	r3, [r4, #16]
    3324:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    3326:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    3328:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    332a:	4648      	mov	r0, r9
    332c:	0082      	lsls	r2, r0, #2
    332e:	4b87      	ldr	r3, [pc, #540]	; (354c <tc_init+0x260>)
    3330:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    3332:	6025      	str	r5, [r4, #0]

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    3334:	4641      	mov	r1, r8
    3336:	788b      	ldrb	r3, [r1, #2]
    3338:	2b08      	cmp	r3, #8
    333a:	d104      	bne.n	3346 <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    333c:	2017      	movs	r0, #23

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    333e:	464a      	mov	r2, r9
    3340:	07d2      	lsls	r2, r2, #31
    3342:	d400      	bmi.n	3346 <tc_init+0x5a>
    3344:	e0f6      	b.n	3534 <tc_init+0x248>
	}

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    3346:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    3348:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    334a:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    334c:	07d9      	lsls	r1, r3, #31
    334e:	d500      	bpl.n	3352 <tc_init+0x66>
    3350:	e0f0      	b.n	3534 <tc_init+0x248>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    3352:	7beb      	ldrb	r3, [r5, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    3354:	201c      	movs	r0, #28
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    3356:	06da      	lsls	r2, r3, #27
    3358:	d500      	bpl.n	335c <tc_init+0x70>
    335a:	e0eb      	b.n	3534 <tc_init+0x248>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    335c:	882b      	ldrh	r3, [r5, #0]
    335e:	0799      	lsls	r1, r3, #30
    3360:	d500      	bpl.n	3364 <tc_init+0x78>
    3362:	e0e7      	b.n	3534 <tc_init+0x248>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    3364:	4642      	mov	r2, r8
    3366:	7c13      	ldrb	r3, [r2, #16]
    3368:	2b00      	cmp	r3, #0
    336a:	d00c      	beq.n	3386 <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    336c:	a902      	add	r1, sp, #8
    336e:	2301      	movs	r3, #1
    3370:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    3372:	2200      	movs	r2, #0
    3374:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    3376:	4640      	mov	r0, r8
    3378:	6980      	ldr	r0, [r0, #24]
    337a:	7008      	strb	r0, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    337c:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    337e:	4642      	mov	r2, r8
    3380:	7d10      	ldrb	r0, [r2, #20]
    3382:	4b73      	ldr	r3, [pc, #460]	; (3550 <tc_init+0x264>)
    3384:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    3386:	4640      	mov	r0, r8
    3388:	7f03      	ldrb	r3, [r0, #28]
    338a:	2b00      	cmp	r3, #0
    338c:	d00b      	beq.n	33a6 <tc_init+0xba>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    338e:	a902      	add	r1, sp, #8
    3390:	2301      	movs	r3, #1
    3392:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    3394:	2200      	movs	r2, #0
    3396:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    3398:	6a42      	ldr	r2, [r0, #36]	; 0x24
    339a:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    339c:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    339e:	6a03      	ldr	r3, [r0, #32]
    33a0:	b2d8      	uxtb	r0, r3
    33a2:	4b6b      	ldr	r3, [pc, #428]	; (3550 <tc_init+0x264>)
    33a4:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    33a6:	4b6b      	ldr	r3, [pc, #428]	; (3554 <tc_init+0x268>)
    33a8:	6a19      	ldr	r1, [r3, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    33aa:	4648      	mov	r0, r9
    33ac:	0042      	lsls	r2, r0, #1
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    33ae:	a803      	add	r0, sp, #12
    33b0:	5a12      	ldrh	r2, [r2, r0]
    33b2:	430a      	orrs	r2, r1
    33b4:	621a      	str	r2, [r3, #32]
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    33b6:	4641      	mov	r1, r8
    33b8:	788b      	ldrb	r3, [r1, #2]
    33ba:	2b08      	cmp	r3, #8
    33bc:	d108      	bne.n	33d0 <tc_init+0xe4>
    33be:	4b65      	ldr	r3, [pc, #404]	; (3554 <tc_init+0x268>)
    33c0:	6a1a      	ldr	r2, [r3, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    33c2:	4648      	mov	r0, r9
    33c4:	3001      	adds	r0, #1
    33c6:	0040      	lsls	r0, r0, #1

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    33c8:	a903      	add	r1, sp, #12
    33ca:	5a41      	ldrh	r1, [r0, r1]
    33cc:	430a      	orrs	r2, r1
    33ce:	621a      	str	r2, [r3, #32]
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    33d0:	a901      	add	r1, sp, #4
    33d2:	4642      	mov	r2, r8
    33d4:	7813      	ldrb	r3, [r2, #0]
    33d6:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    33d8:	ab05      	add	r3, sp, #20
    33da:	4648      	mov	r0, r9
    33dc:	5c1e      	ldrb	r6, [r3, r0]
    33de:	1c30      	adds	r0, r6, #0
    33e0:	4b5d      	ldr	r3, [pc, #372]	; (3558 <tc_init+0x26c>)
    33e2:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    33e4:	1c30      	adds	r0, r6, #0
    33e6:	4b5d      	ldr	r3, [pc, #372]	; (355c <tc_init+0x270>)
    33e8:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    33ea:	4641      	mov	r1, r8
    33ec:	8888      	ldrh	r0, [r1, #4]
    33ee:	890b      	ldrh	r3, [r1, #8]
    33f0:	4303      	orrs	r3, r0
    33f2:	7988      	ldrb	r0, [r1, #6]
    33f4:	788a      	ldrb	r2, [r1, #2]
    33f6:	4310      	orrs	r0, r2
    33f8:	4318      	orrs	r0, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    33fa:	784b      	ldrb	r3, [r1, #1]
    33fc:	2b00      	cmp	r3, #0
    33fe:	d002      	beq.n	3406 <tc_init+0x11a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    3400:	2380      	movs	r3, #128	; 0x80
    3402:	011b      	lsls	r3, r3, #4
    3404:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3406:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3408:	227f      	movs	r2, #127	; 0x7f
    340a:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    340c:	4393      	bics	r3, r2
    340e:	d1fc      	bne.n	340a <tc_init+0x11e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    3410:	8028      	strh	r0, [r5, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    3412:	4642      	mov	r2, r8
    3414:	7b50      	ldrb	r0, [r2, #13]
	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
    3416:	1e43      	subs	r3, r0, #1
    3418:	4198      	sbcs	r0, r3
    341a:	0080      	lsls	r0, r0, #2
	/* Set ctrlb register */
	if (config->oneshot) {
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
	}

	if (config->count_direction) {
    341c:	7b93      	ldrb	r3, [r2, #14]
    341e:	2b00      	cmp	r3, #0
    3420:	d001      	beq.n	3426 <tc_init+0x13a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    3422:	2301      	movs	r3, #1
    3424:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3426:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3428:	227f      	movs	r2, #127	; 0x7f
    342a:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    342c:	4393      	bics	r3, r2
    342e:	d1fc      	bne.n	342a <tc_init+0x13e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    3430:	23ff      	movs	r3, #255	; 0xff
    3432:	712b      	strb	r3, [r5, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    3434:	2800      	cmp	r0, #0
    3436:	d005      	beq.n	3444 <tc_init+0x158>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3438:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    343a:	227f      	movs	r2, #127	; 0x7f
    343c:	7bcb      	ldrb	r3, [r1, #15]
		while (tc_is_syncing(module_inst)) {
    343e:	4393      	bics	r3, r2
    3440:	d1fc      	bne.n	343c <tc_init+0x150>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    3442:	7168      	strb	r0, [r5, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    3444:	4643      	mov	r3, r8
    3446:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    3448:	7adb      	ldrb	r3, [r3, #11]
    344a:	2b00      	cmp	r3, #0
    344c:	d001      	beq.n	3452 <tc_init+0x166>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    344e:	2310      	movs	r3, #16
    3450:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    3452:	4641      	mov	r1, r8
    3454:	7b0b      	ldrb	r3, [r1, #12]
    3456:	2b00      	cmp	r3, #0
    3458:	d001      	beq.n	345e <tc_init+0x172>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    345a:	2320      	movs	r3, #32
    345c:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    345e:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3460:	227f      	movs	r2, #127	; 0x7f
    3462:	7bcb      	ldrb	r3, [r1, #15]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    3464:	4393      	bics	r3, r2
    3466:	d1fc      	bne.n	3462 <tc_init+0x176>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    3468:	71a8      	strb	r0, [r5, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    346a:	6822      	ldr	r2, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    346c:	217f      	movs	r1, #127	; 0x7f
    346e:	7bd3      	ldrb	r3, [r2, #15]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    3470:	438b      	bics	r3, r1
    3472:	d1fc      	bne.n	346e <tc_init+0x182>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    3474:	7923      	ldrb	r3, [r4, #4]
    3476:	2b04      	cmp	r3, #4
    3478:	d005      	beq.n	3486 <tc_init+0x19a>
    347a:	2b08      	cmp	r3, #8
    347c:	d041      	beq.n	3502 <tc_init+0x216>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    347e:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    3480:	2b00      	cmp	r3, #0
    3482:	d157      	bne.n	3534 <tc_init+0x248>
    3484:	e024      	b.n	34d0 <tc_init+0x1e4>
    3486:	217f      	movs	r1, #127	; 0x7f
    3488:	7bd3      	ldrb	r3, [r2, #15]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    348a:	438b      	bics	r3, r1
    348c:	d1fc      	bne.n	3488 <tc_init+0x19c>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    348e:	2328      	movs	r3, #40	; 0x28
    3490:	4642      	mov	r2, r8
    3492:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    3494:	742b      	strb	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3496:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3498:	227f      	movs	r2, #127	; 0x7f
    349a:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    349c:	4393      	bics	r3, r2
    349e:	d1fc      	bne.n	349a <tc_init+0x1ae>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    34a0:	2329      	movs	r3, #41	; 0x29
    34a2:	4640      	mov	r0, r8
    34a4:	5cc3      	ldrb	r3, [r0, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    34a6:	752b      	strb	r3, [r5, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    34a8:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    34aa:	227f      	movs	r2, #127	; 0x7f
    34ac:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    34ae:	4393      	bics	r3, r2
    34b0:	d1fc      	bne.n	34ac <tc_init+0x1c0>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    34b2:	232a      	movs	r3, #42	; 0x2a
    34b4:	4641      	mov	r1, r8
    34b6:	5ccb      	ldrb	r3, [r1, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    34b8:	762b      	strb	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    34ba:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    34bc:	227f      	movs	r2, #127	; 0x7f
    34be:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    34c0:	4393      	bics	r3, r2
    34c2:	d1fc      	bne.n	34be <tc_init+0x1d2>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    34c4:	232b      	movs	r3, #43	; 0x2b
    34c6:	4642      	mov	r2, r8
    34c8:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    34ca:	766b      	strb	r3, [r5, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    34cc:	2000      	movs	r0, #0
    34ce:	e031      	b.n	3534 <tc_init+0x248>
    34d0:	217f      	movs	r1, #127	; 0x7f
    34d2:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    34d4:	438b      	bics	r3, r1
    34d6:	d1fc      	bne.n	34d2 <tc_init+0x1e6>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    34d8:	4640      	mov	r0, r8
    34da:	8d03      	ldrh	r3, [r0, #40]	; 0x28
    34dc:	822b      	strh	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    34de:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    34e0:	227f      	movs	r2, #127	; 0x7f
    34e2:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    34e4:	4393      	bics	r3, r2
    34e6:	d1fc      	bne.n	34e2 <tc_init+0x1f6>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    34e8:	4641      	mov	r1, r8
    34ea:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    34ec:	832b      	strh	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    34ee:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    34f0:	227f      	movs	r2, #127	; 0x7f
    34f2:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    34f4:	4393      	bics	r3, r2
    34f6:	d1fc      	bne.n	34f2 <tc_init+0x206>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    34f8:	4642      	mov	r2, r8
    34fa:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    34fc:	836b      	strh	r3, [r5, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    34fe:	2000      	movs	r0, #0
    3500:	e018      	b.n	3534 <tc_init+0x248>
    3502:	217f      	movs	r1, #127	; 0x7f
    3504:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    3506:	438b      	bics	r3, r1
    3508:	d1fc      	bne.n	3504 <tc_init+0x218>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    350a:	4643      	mov	r3, r8
    350c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    350e:	612b      	str	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3510:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3512:	227f      	movs	r2, #127	; 0x7f
    3514:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    3516:	4393      	bics	r3, r2
    3518:	d1fc      	bne.n	3514 <tc_init+0x228>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    351a:	4640      	mov	r0, r8
    351c:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    351e:	61a8      	str	r0, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3520:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3522:	227f      	movs	r2, #127	; 0x7f
    3524:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    3526:	4393      	bics	r3, r2
    3528:	d1fc      	bne.n	3524 <tc_init+0x238>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    352a:	4641      	mov	r1, r8
    352c:	6b0b      	ldr	r3, [r1, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    352e:	61eb      	str	r3, [r5, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    3530:	2000      	movs	r0, #0
    3532:	e7ff      	b.n	3534 <tc_init+0x248>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    3534:	b007      	add	sp, #28
    3536:	bc0c      	pop	{r2, r3}
    3538:	4690      	mov	r8, r2
    353a:	4699      	mov	r9, r3
    353c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    353e:	46c0      	nop			; (mov r8, r8)
    3540:	000032b5 	.word	0x000032b5
    3544:	0000b7bc 	.word	0x0000b7bc
    3548:	00004479 	.word	0x00004479
    354c:	200024b8 	.word	0x200024b8
    3550:	00003259 	.word	0x00003259
    3554:	40000400 	.word	0x40000400
    3558:	0000317d 	.word	0x0000317d
    355c:	000030f1 	.word	0x000030f1

00003560 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    3560:	1c93      	adds	r3, r2, #2
    3562:	009b      	lsls	r3, r3, #2
    3564:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    3566:	2a02      	cmp	r2, #2
    3568:	d104      	bne.n	3574 <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    356a:	7e02      	ldrb	r2, [r0, #24]
    356c:	2310      	movs	r3, #16
    356e:	4313      	orrs	r3, r2
    3570:	7603      	strb	r3, [r0, #24]
    3572:	e00c      	b.n	358e <tc_register_callback+0x2e>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    3574:	2a03      	cmp	r2, #3
    3576:	d104      	bne.n	3582 <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    3578:	7e02      	ldrb	r2, [r0, #24]
    357a:	2320      	movs	r3, #32
    357c:	4313      	orrs	r3, r2
    357e:	7603      	strb	r3, [r0, #24]
    3580:	e005      	b.n	358e <tc_register_callback+0x2e>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    3582:	2301      	movs	r3, #1
    3584:	4093      	lsls	r3, r2
    3586:	1c1a      	adds	r2, r3, #0
    3588:	7e03      	ldrb	r3, [r0, #24]
    358a:	431a      	orrs	r2, r3
    358c:	7602      	strb	r2, [r0, #24]
	}
	return STATUS_OK;
}
    358e:	2000      	movs	r0, #0
    3590:	4770      	bx	lr
    3592:	46c0      	nop			; (mov r8, r8)

00003594 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler.
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    3594:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    3596:	0080      	lsls	r0, r0, #2
    3598:	4b14      	ldr	r3, [pc, #80]	; (35ec <_tc_interrupt_handler+0x58>)
    359a:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    359c:	6822      	ldr	r2, [r4, #0]
    359e:	7b95      	ldrb	r5, [r2, #14]
    35a0:	7e23      	ldrb	r3, [r4, #24]
    35a2:	401d      	ands	r5, r3
    35a4:	7e63      	ldrb	r3, [r4, #25]
    35a6:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    35a8:	07eb      	lsls	r3, r5, #31
    35aa:	d505      	bpl.n	35b8 <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    35ac:	1c20      	adds	r0, r4, #0
    35ae:	68a2      	ldr	r2, [r4, #8]
    35b0:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    35b2:	2301      	movs	r3, #1
    35b4:	6822      	ldr	r2, [r4, #0]
    35b6:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    35b8:	07ab      	lsls	r3, r5, #30
    35ba:	d505      	bpl.n	35c8 <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    35bc:	1c20      	adds	r0, r4, #0
    35be:	68e2      	ldr	r2, [r4, #12]
    35c0:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    35c2:	2302      	movs	r3, #2
    35c4:	6822      	ldr	r2, [r4, #0]
    35c6:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    35c8:	06eb      	lsls	r3, r5, #27
    35ca:	d505      	bpl.n	35d8 <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    35cc:	1c20      	adds	r0, r4, #0
    35ce:	6922      	ldr	r2, [r4, #16]
    35d0:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    35d2:	2310      	movs	r3, #16
    35d4:	6822      	ldr	r2, [r4, #0]
    35d6:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    35d8:	06ab      	lsls	r3, r5, #26
    35da:	d505      	bpl.n	35e8 <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    35dc:	1c20      	adds	r0, r4, #0
    35de:	6962      	ldr	r2, [r4, #20]
    35e0:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    35e2:	6823      	ldr	r3, [r4, #0]
    35e4:	2220      	movs	r2, #32
    35e6:	739a      	strb	r2, [r3, #14]
	}
}
    35e8:	bd38      	pop	{r3, r4, r5, pc}
    35ea:	46c0      	nop			; (mov r8, r8)
    35ec:	200024b8 	.word	0x200024b8

000035f0 <TC3_Handler>:
		void TC##n##_Handler(void) \
		{ \
			_tc_interrupt_handler(m); \
		}

MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    35f0:	b508      	push	{r3, lr}
    35f2:	2000      	movs	r0, #0
    35f4:	4b01      	ldr	r3, [pc, #4]	; (35fc <TC3_Handler+0xc>)
    35f6:	4798      	blx	r3
    35f8:	bd08      	pop	{r3, pc}
    35fa:	46c0      	nop			; (mov r8, r8)
    35fc:	00003595 	.word	0x00003595

00003600 <TC4_Handler>:
    3600:	b508      	push	{r3, lr}
    3602:	2001      	movs	r0, #1
    3604:	4b01      	ldr	r3, [pc, #4]	; (360c <TC4_Handler+0xc>)
    3606:	4798      	blx	r3
    3608:	bd08      	pop	{r3, pc}
    360a:	46c0      	nop			; (mov r8, r8)
    360c:	00003595 	.word	0x00003595

00003610 <TC5_Handler>:
    3610:	b508      	push	{r3, lr}
    3612:	2002      	movs	r0, #2
    3614:	4b01      	ldr	r3, [pc, #4]	; (361c <TC5_Handler+0xc>)
    3616:	4798      	blx	r3
    3618:	bd08      	pop	{r3, pc}
    361a:	46c0      	nop			; (mov r8, r8)
    361c:	00003595 	.word	0x00003595

00003620 <_eeprom_emulator_update_page_mapping>:

/**
 * \brief Creates a map in SRAM to translate logical EEPROM pages to physical FLASH pages
 */
static void _eeprom_emulator_update_page_mapping(void)
{
    3620:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
    3622:	4b25      	ldr	r3, [pc, #148]	; (36b8 <_eeprom_emulator_update_page_mapping+0x98>)
    3624:	8918      	ldrh	r0, [r3, #8]
    3626:	2800      	cmp	r0, #0
    3628:	d03a      	beq.n	36a0 <_eeprom_emulator_update_page_mapping+0x80>
		/* Read in the logical page stored in the current physical page */
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;

		/* If the logical page number is valid, add it to the mapping */
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
				(logical_page < _eeprom_instance.logical_pages)) {
    362a:	7a9f      	ldrb	r7, [r3, #10]
    362c:	685a      	ldr	r2, [r3, #4]
    362e:	2300      	movs	r3, #0
 */
static void _eeprom_emulator_update_page_mapping(void)
{
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
		if (c == EEPROM_MASTER_PAGE_NUMBER) {
    3630:	1e45      	subs	r5, r0, #1
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;

		/* If the logical page number is valid, add it to the mapping */
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
				(logical_page < _eeprom_instance.logical_pages)) {
			_eeprom_instance.page_map[logical_page] = c;
    3632:	4e21      	ldr	r6, [pc, #132]	; (36b8 <_eeprom_emulator_update_page_mapping+0x98>)
 */
static void _eeprom_emulator_update_page_mapping(void)
{
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
		if (c == EEPROM_MASTER_PAGE_NUMBER) {
    3634:	42ab      	cmp	r3, r5
    3636:	d006      	beq.n	3646 <_eeprom_emulator_update_page_mapping+0x26>
			continue;
		}

		/* Read in the logical page stored in the current physical page */
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;
    3638:	7811      	ldrb	r1, [r2, #0]

		/* If the logical page number is valid, add it to the mapping */
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
    363a:	29ff      	cmp	r1, #255	; 0xff
    363c:	d003      	beq.n	3646 <_eeprom_emulator_update_page_mapping+0x26>
    363e:	42b9      	cmp	r1, r7
    3640:	d201      	bcs.n	3646 <_eeprom_emulator_update_page_mapping+0x26>
				(logical_page < _eeprom_instance.logical_pages)) {
			_eeprom_instance.page_map[logical_page] = c;
    3642:	1871      	adds	r1, r6, r1
    3644:	72cb      	strb	r3, [r1, #11]
    3646:	3301      	adds	r3, #1
    3648:	3240      	adds	r2, #64	; 0x40
 * \brief Creates a map in SRAM to translate logical EEPROM pages to physical FLASH pages
 */
static void _eeprom_emulator_update_page_mapping(void)
{
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
    364a:	b299      	uxth	r1, r3
    364c:	4288      	cmp	r0, r1
    364e:	d8f1      	bhi.n	3634 <_eeprom_emulator_update_page_mapping+0x14>
		}
	}

	/* Use an invalid page number as the spare row until a valid one has been
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;
    3650:	213f      	movs	r1, #63	; 0x3f
    3652:	2387      	movs	r3, #135	; 0x87
    3654:	4a18      	ldr	r2, [pc, #96]	; (36b8 <_eeprom_emulator_update_page_mapping+0x98>)
    3656:	54d1      	strb	r1, [r2, r3]

	/* Scan through all physical rows, to find an erased row to use as the
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    3658:	0886      	lsrs	r6, r0, #2
    365a:	d02c      	beq.n	36b6 <_eeprom_emulator_update_page_mapping+0x96>

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
    365c:	6854      	ldr	r4, [r2, #4]
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;

	/* Scan through all physical rows, to find an erased row to use as the
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    365e:	2100      	movs	r1, #0

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
    3660:	2300      	movs	r3, #0
    3662:	2501      	movs	r5, #1

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
			uint16_t physical_page = (c * NVMCTRL_ROW_PAGES) + c2;

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    3664:	3801      	subs	r0, #1
    3666:	2700      	movs	r7, #0
    3668:	46ac      	mov	ip, r5
    366a:	e001      	b.n	3670 <_eeprom_emulator_update_page_mapping+0x50>
    366c:	1c3b      	adds	r3, r7, #0
    366e:	4665      	mov	r5, ip
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
			uint16_t physical_page = (c * NVMCTRL_ROW_PAGES) + c2;
    3670:	008a      	lsls	r2, r1, #2
    3672:	189a      	adds	r2, r3, r2
    3674:	b292      	uxth	r2, r2

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    3676:	4282      	cmp	r2, r0
    3678:	d003      	beq.n	3682 <_eeprom_emulator_update_page_mapping+0x62>
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
    367a:	0192      	lsls	r2, r2, #6
    367c:	5d12      	ldrb	r2, [r2, r4]
    367e:	2aff      	cmp	r2, #255	; 0xff
    3680:	d113      	bne.n	36aa <_eeprom_emulator_update_page_mapping+0x8a>
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    3682:	3301      	adds	r3, #1
    3684:	b2db      	uxtb	r3, r3
    3686:	2b03      	cmp	r3, #3
    3688:	d9f2      	bls.n	3670 <_eeprom_emulator_update_page_mapping+0x50>
				spare_row_found = false;
			}
		}

		/* If we've now found the spare row, store it and abort the search */
		if (spare_row_found == true) {
    368a:	2d00      	cmp	r5, #0
    368c:	d003      	beq.n	3696 <_eeprom_emulator_update_page_mapping+0x76>
			_eeprom_instance.spare_row = c;
    368e:	2387      	movs	r3, #135	; 0x87
    3690:	4a09      	ldr	r2, [pc, #36]	; (36b8 <_eeprom_emulator_update_page_mapping+0x98>)
    3692:	54d1      	strb	r1, [r2, r3]
			break;
    3694:	e00f      	b.n	36b6 <_eeprom_emulator_update_page_mapping+0x96>
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;

	/* Scan through all physical rows, to find an erased row to use as the
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    3696:	3101      	adds	r1, #1
    3698:	b289      	uxth	r1, r1
    369a:	42b1      	cmp	r1, r6
    369c:	d3e6      	bcc.n	366c <_eeprom_emulator_update_page_mapping+0x4c>
    369e:	e00a      	b.n	36b6 <_eeprom_emulator_update_page_mapping+0x96>
		}
	}

	/* Use an invalid page number as the spare row until a valid one has been
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;
    36a0:	213f      	movs	r1, #63	; 0x3f
    36a2:	2387      	movs	r3, #135	; 0x87
    36a4:	4a04      	ldr	r2, [pc, #16]	; (36b8 <_eeprom_emulator_update_page_mapping+0x98>)
    36a6:	54d1      	strb	r1, [r2, r3]
    36a8:	e005      	b.n	36b6 <_eeprom_emulator_update_page_mapping+0x96>
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    36aa:	3301      	adds	r3, #1
    36ac:	b2db      	uxtb	r3, r3
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
					EEPROM_INVALID_PAGE_NUMBER) {
				spare_row_found = false;
    36ae:	1c3d      	adds	r5, r7, #0
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    36b0:	2b03      	cmp	r3, #3
    36b2:	d9dd      	bls.n	3670 <_eeprom_emulator_update_page_mapping+0x50>
    36b4:	e7ef      	b.n	3696 <_eeprom_emulator_update_page_mapping+0x76>
		if (spare_row_found == true) {
			_eeprom_instance.spare_row = c;
			break;
		}
	}
}
    36b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    36b8:	2000011c 	.word	0x2000011c

000036bc <_eeprom_emulator_nvm_read_page>:
 *  \param[out] data           Destination buffer to fill with the read data
 */
static void _eeprom_emulator_nvm_read_page(
		const uint16_t physical_page,
		void* const data)
{
    36bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    36be:	1c0f      	adds	r7, r1, #0
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_read_buffer(
				(uint32_t)&_eeprom_instance.flash[physical_page],
    36c0:	0186      	lsls	r6, r0, #6
    36c2:	4d05      	ldr	r5, [pc, #20]	; (36d8 <_eeprom_emulator_nvm_read_page+0x1c>)
		void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_read_buffer(
    36c4:	4c05      	ldr	r4, [pc, #20]	; (36dc <_eeprom_emulator_nvm_read_page+0x20>)
				(uint32_t)&_eeprom_instance.flash[physical_page],
    36c6:	686b      	ldr	r3, [r5, #4]
    36c8:	1998      	adds	r0, r3, r6
		void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_read_buffer(
    36ca:	1c39      	adds	r1, r7, #0
    36cc:	2240      	movs	r2, #64	; 0x40
    36ce:	47a0      	blx	r4
				(uint32_t)&_eeprom_instance.flash[physical_page],
				(uint8_t*)data,
				NVMCTRL_PAGE_SIZE);
	} while (error_code == STATUS_BUSY);
    36d0:	2805      	cmp	r0, #5
    36d2:	d0f8      	beq.n	36c6 <_eeprom_emulator_nvm_read_page+0xa>
}
    36d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    36d6:	46c0      	nop			; (mov r8, r8)
    36d8:	2000011c 	.word	0x2000011c
    36dc:	00002095 	.word	0x00002095

000036e0 <_eeprom_emulator_nvm_erase_row>:
 *
 *  \param[in] row  Physical row in EEPROM space to erase
 */
static void _eeprom_emulator_nvm_erase_row(
		const uint8_t row)
{
    36e0:	b570      	push	{r4, r5, r6, lr}
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_erase_row(
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
    36e2:	0206      	lsls	r6, r0, #8
    36e4:	4d03      	ldr	r5, [pc, #12]	; (36f4 <_eeprom_emulator_nvm_erase_row+0x14>)
		const uint8_t row)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_erase_row(
    36e6:	4c04      	ldr	r4, [pc, #16]	; (36f8 <_eeprom_emulator_nvm_erase_row+0x18>)
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
    36e8:	686b      	ldr	r3, [r5, #4]
    36ea:	1998      	adds	r0, r3, r6
		const uint8_t row)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_erase_row(
    36ec:	47a0      	blx	r4
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
	} while (error_code == STATUS_BUSY);
    36ee:	2805      	cmp	r0, #5
    36f0:	d0fa      	beq.n	36e8 <_eeprom_emulator_nvm_erase_row+0x8>
}
    36f2:	bd70      	pop	{r4, r5, r6, pc}
    36f4:	2000011c 	.word	0x2000011c
    36f8:	00002105 	.word	0x00002105

000036fc <_eeprom_emulator_nvm_fill_cache>:
 *  \param[in] data           Data to write to the physical memory page
 */
static void _eeprom_emulator_nvm_fill_cache(
		const uint16_t physical_page,
		const void* const data)
{
    36fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    36fe:	1c0f      	adds	r7, r1, #0
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_write_buffer(
				(uint32_t)&_eeprom_instance.flash[physical_page],
    3700:	0186      	lsls	r6, r0, #6
    3702:	4d05      	ldr	r5, [pc, #20]	; (3718 <_eeprom_emulator_nvm_fill_cache+0x1c>)
		const void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_write_buffer(
    3704:	4c05      	ldr	r4, [pc, #20]	; (371c <_eeprom_emulator_nvm_fill_cache+0x20>)
				(uint32_t)&_eeprom_instance.flash[physical_page],
    3706:	686b      	ldr	r3, [r5, #4]
    3708:	1998      	adds	r0, r3, r6
		const void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_write_buffer(
    370a:	1c39      	adds	r1, r7, #0
    370c:	2240      	movs	r2, #64	; 0x40
    370e:	47a0      	blx	r4
				(uint32_t)&_eeprom_instance.flash[physical_page],
				(uint8_t*)data,
				NVMCTRL_PAGE_SIZE);
	} while (error_code == STATUS_BUSY);
    3710:	2805      	cmp	r0, #5
    3712:	d0f8      	beq.n	3706 <_eeprom_emulator_nvm_fill_cache+0xa>
}
    3714:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3716:	46c0      	nop			; (mov r8, r8)
    3718:	2000011c 	.word	0x2000011c
    371c:	00002009 	.word	0x00002009

00003720 <_eeprom_emulator_nvm_commit_cache>:
 *
 *  \param[in] physical_page  Physical page in EEPROM space to commit
 */
static void _eeprom_emulator_nvm_commit_cache(
		const uint16_t physical_page)
{
    3720:	b570      	push	{r4, r5, r6, lr}
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_execute_command(
				NVM_COMMAND_WRITE_PAGE,
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
    3722:	0186      	lsls	r6, r0, #6
    3724:	4d04      	ldr	r5, [pc, #16]	; (3738 <_eeprom_emulator_nvm_commit_cache+0x18>)
		const uint16_t physical_page)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_execute_command(
    3726:	4c05      	ldr	r4, [pc, #20]	; (373c <_eeprom_emulator_nvm_commit_cache+0x1c>)
				NVM_COMMAND_WRITE_PAGE,
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
    3728:	686b      	ldr	r3, [r5, #4]
    372a:	1999      	adds	r1, r3, r6
		const uint16_t physical_page)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_execute_command(
    372c:	2004      	movs	r0, #4
    372e:	2200      	movs	r2, #0
    3730:	47a0      	blx	r4
				NVM_COMMAND_WRITE_PAGE,
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
	} while (error_code == STATUS_BUSY);
    3732:	2805      	cmp	r0, #5
    3734:	d0f8      	beq.n	3728 <_eeprom_emulator_nvm_commit_cache+0x8>
}
    3736:	bd70      	pop	{r4, r5, r6, pc}
    3738:	2000011c 	.word	0x2000011c
    373c:	00001f85 	.word	0x00001f85

00003740 <eeprom_emulator_init>:
 *                                formatted
 * \retval STATUS_ERR_IO          EEPROM data is incompatible with this version
 *                                or scheme of the EEPROM emulator
 */
enum status_code eeprom_emulator_init(void)
{
    3740:	b530      	push	{r4, r5, lr}
    3742:	b099      	sub	sp, #100	; 0x64
{
	/* Sanity check the parameters */
	Assert(config);

	/* Write the default configuration for the NVM configuration */
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    3744:	ab16      	add	r3, sp, #88	; 0x58
    3746:	2200      	movs	r2, #0
    3748:	701a      	strb	r2, [r3, #0]
	config->manual_page_write = false;
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    374a:	492e      	ldr	r1, [pc, #184]	; (3804 <eeprom_emulator_init+0xc4>)
    374c:	6849      	ldr	r1, [r1, #4]
    374e:	06c9      	lsls	r1, r1, #27
    3750:	0f09      	lsrs	r1, r1, #28
    3752:	7099      	strb	r1, [r3, #2]
	config->disable_cache     = false;
    3754:	70da      	strb	r2, [r3, #3]
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    3756:	711a      	strb	r2, [r3, #4]

	/* Retrieve the NVM controller configuration - enable manual page writing
	 * mode so that the emulator has exclusive control over page writes to
	 * allow for caching */
	nvm_get_config_defaults(&config);
	config.manual_page_write = true;
    3758:	2201      	movs	r2, #1
    375a:	705a      	strb	r2, [r3, #1]

	/* Apply new NVM configuration */
	do {
		error_code = nvm_set_config(&config);
    375c:	4c2a      	ldr	r4, [pc, #168]	; (3808 <eeprom_emulator_init+0xc8>)
    375e:	a816      	add	r0, sp, #88	; 0x58
    3760:	47a0      	blx	r4
	} while (error_code == STATUS_BUSY);
    3762:	2805      	cmp	r0, #5
    3764:	d0fb      	beq.n	375e <eeprom_emulator_init+0x1e>

	/* Get the NVM controller configuration parameters */
	nvm_get_parameters(&parameters);
    3766:	a813      	add	r0, sp, #76	; 0x4c
    3768:	4b28      	ldr	r3, [pc, #160]	; (380c <eeprom_emulator_init+0xcc>)
    376a:	4798      	blx	r3

	/* Ensure the device fuses are configured for at least one master page row,
	 * one user EEPROM data row and one spare row */
	if (parameters.eeprom_number_of_pages < (3 * NVMCTRL_ROW_PAGES)) {
    376c:	9b14      	ldr	r3, [sp, #80]	; 0x50
		return STATUS_ERR_NO_MEMORY;
    376e:	2016      	movs	r0, #22
	/* Get the NVM controller configuration parameters */
	nvm_get_parameters(&parameters);

	/* Ensure the device fuses are configured for at least one master page row,
	 * one user EEPROM data row and one spare row */
	if (parameters.eeprom_number_of_pages < (3 * NVMCTRL_ROW_PAGES)) {
    3770:	2b0b      	cmp	r3, #11
    3772:	d944      	bls.n	37fe <eeprom_emulator_init+0xbe>
	/* Configure the EEPROM instance physical and logical number of pages:
	 *  - One row is reserved for the master page
	 *  - One row is reserved for the spare row
	 *  - Two logical pages can be stored in one physical row
	 */
	_eeprom_instance.physical_pages =
    3774:	4c26      	ldr	r4, [pc, #152]	; (3810 <eeprom_emulator_init+0xd0>)
    3776:	8123      	strh	r3, [r4, #8]
			parameters.eeprom_number_of_pages;
	_eeprom_instance.logical_pages  =
			(parameters.eeprom_number_of_pages - (2 * NVMCTRL_ROW_PAGES)) / 2;
    3778:	1c1a      	adds	r2, r3, #0
    377a:	3a08      	subs	r2, #8
    377c:	0852      	lsrs	r2, r2, #1
	 *  - One row is reserved for the spare row
	 *  - Two logical pages can be stored in one physical row
	 */
	_eeprom_instance.physical_pages =
			parameters.eeprom_number_of_pages;
	_eeprom_instance.logical_pages  =
    377e:	72a2      	strb	r2, [r4, #10]

	/* Configure the EEPROM instance starting physical address in FLASH and
	 * pre-compute the index of the first page in FLASH used for EEPROM */
	_eeprom_instance.flash =
			(void*)(FLASH_SIZE -
			((uint32_t)_eeprom_instance.physical_pages * NVMCTRL_PAGE_SIZE));
    3780:	041b      	lsls	r3, r3, #16
			(parameters.eeprom_number_of_pages - (2 * NVMCTRL_ROW_PAGES)) / 2;

	/* Configure the EEPROM instance starting physical address in FLASH and
	 * pre-compute the index of the first page in FLASH used for EEPROM */
	_eeprom_instance.flash =
			(void*)(FLASH_SIZE -
    3782:	0a9b      	lsrs	r3, r3, #10
    3784:	425b      	negs	r3, r3
    3786:	2080      	movs	r0, #128	; 0x80
    3788:	02c0      	lsls	r0, r0, #11
    378a:	181b      	adds	r3, r3, r0
	_eeprom_instance.logical_pages  =
			(parameters.eeprom_number_of_pages - (2 * NVMCTRL_ROW_PAGES)) / 2;

	/* Configure the EEPROM instance starting physical address in FLASH and
	 * pre-compute the index of the first page in FLASH used for EEPROM */
	_eeprom_instance.flash =
    378c:	6063      	str	r3, [r4, #4]
			(void*)(FLASH_SIZE -
			((uint32_t)_eeprom_instance.physical_pages * NVMCTRL_PAGE_SIZE));

	/* Clear EEPROM page write cache on initialization */
	_eeprom_instance.cache_active = false;
    378e:	2200      	movs	r2, #0
    3790:	23c8      	movs	r3, #200	; 0xc8
    3792:	54e2      	strb	r2, [r4, r3]

	/* Scan physical memory and re-create logical to physical page mapping
	 * table to locate logical pages of EEPROM data in physical FLASH */
	_eeprom_emulator_update_page_mapping();
    3794:	4b1f      	ldr	r3, [pc, #124]	; (3814 <eeprom_emulator_init+0xd4>)
    3796:	4798      	blx	r3

	/* Could not find spare row - abort as the memory appears to be corrupt */
	if (_eeprom_instance.spare_row == EEPROM_INVALID_ROW_NUMBER) {
    3798:	2387      	movs	r3, #135	; 0x87
    379a:	5ce3      	ldrb	r3, [r4, r3]
		return STATUS_ERR_BAD_FORMAT;
    379c:	201a      	movs	r0, #26
	/* Scan physical memory and re-create logical to physical page mapping
	 * table to locate logical pages of EEPROM data in physical FLASH */
	_eeprom_emulator_update_page_mapping();

	/* Could not find spare row - abort as the memory appears to be corrupt */
	if (_eeprom_instance.spare_row == EEPROM_INVALID_ROW_NUMBER) {
    379e:	2b3f      	cmp	r3, #63	; 0x3f
    37a0:	d02d      	beq.n	37fe <eeprom_emulator_init+0xbe>
 * \retval STATUS_ERR_IO          Master page indicates the data is incompatible
 *                                with this version of the EEPROM emulator
 */
static enum status_code _eeprom_emulator_verify_master_page(void)
{
	const uint32_t magic_key[] = EEPROM_MAGIC_KEY;
    37a2:	466b      	mov	r3, sp
    37a4:	4a1c      	ldr	r2, [pc, #112]	; (3818 <eeprom_emulator_init+0xd8>)
    37a6:	ca31      	ldmia	r2!, {r0, r4, r5}
    37a8:	c331      	stmia	r3!, {r0, r4, r5}
	struct _eeprom_master_page master_page;

	/* Copy the master page to the RAM buffer so that it can be inspected */
	_eeprom_emulator_nvm_read_page(EEPROM_MASTER_PAGE_NUMBER, &master_page);
    37aa:	4b19      	ldr	r3, [pc, #100]	; (3810 <eeprom_emulator_init+0xd0>)
    37ac:	8918      	ldrh	r0, [r3, #8]
    37ae:	3801      	subs	r0, #1
    37b0:	b280      	uxth	r0, r0
    37b2:	a903      	add	r1, sp, #12
    37b4:	4b19      	ldr	r3, [pc, #100]	; (381c <eeprom_emulator_init+0xdc>)
    37b6:	4798      	blx	r3

	/* Verify magic key is correct in the master page header */
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
		if (master_page.magic_key[c] != magic_key[c]) {
    37b8:	9a03      	ldr	r2, [sp, #12]
    37ba:	9b00      	ldr	r3, [sp, #0]
    37bc:	429a      	cmp	r2, r3
    37be:	d119      	bne.n	37f4 <eeprom_emulator_init+0xb4>
    37c0:	9c04      	ldr	r4, [sp, #16]
    37c2:	9d01      	ldr	r5, [sp, #4]
    37c4:	42ac      	cmp	r4, r5
    37c6:	d117      	bne.n	37f8 <eeprom_emulator_init+0xb8>
    37c8:	9805      	ldr	r0, [sp, #20]
    37ca:	9a02      	ldr	r2, [sp, #8]
    37cc:	4290      	cmp	r0, r2
    37ce:	d115      	bne.n	37fc <eeprom_emulator_init+0xbc>
			return STATUS_ERR_BAD_FORMAT;
		}
	}

	/* Verify emulator ID in header to ensure the same scheme is used */
	if (master_page.emulator_id   != EEPROM_EMULATOR_ID) {
    37d0:	ab03      	add	r3, sp, #12
    37d2:	7bdb      	ldrb	r3, [r3, #15]
		return STATUS_ERR_IO;
    37d4:	2010      	movs	r0, #16
			return STATUS_ERR_BAD_FORMAT;
		}
	}

	/* Verify emulator ID in header to ensure the same scheme is used */
	if (master_page.emulator_id   != EEPROM_EMULATOR_ID) {
    37d6:	2b01      	cmp	r3, #1
    37d8:	d111      	bne.n	37fe <eeprom_emulator_init+0xbe>
		return STATUS_ERR_IO;
	}

	/* Verify major version in header to ensure the same version is used */
	if (master_page.major_version != EEPROM_MAJOR_VERSION) {
    37da:	ab03      	add	r3, sp, #12
    37dc:	7b1b      	ldrb	r3, [r3, #12]
    37de:	2b01      	cmp	r3, #1
    37e0:	d10d      	bne.n	37fe <eeprom_emulator_init+0xbe>
		return STATUS_ERR_IO;
	}

	/* Verify minor version in header to ensure the same version is used */
	if (master_page.minor_version != EEPROM_MINOR_VERSION) {
    37e2:	ab03      	add	r3, sp, #12
    37e4:	7b5b      	ldrb	r3, [r3, #13]
    37e6:	2b00      	cmp	r3, #0
    37e8:	d109      	bne.n	37fe <eeprom_emulator_init+0xbe>
	if (error_code != STATUS_OK) {
		return error_code;
	}

	/* Mark initialization as complete */
	_eeprom_instance.initialized = true;
    37ea:	2201      	movs	r2, #1
    37ec:	4b08      	ldr	r3, [pc, #32]	; (3810 <eeprom_emulator_init+0xd0>)
    37ee:	701a      	strb	r2, [r3, #0]

	return error_code;
    37f0:	2000      	movs	r0, #0
    37f2:	e004      	b.n	37fe <eeprom_emulator_init+0xbe>
	_eeprom_emulator_nvm_read_page(EEPROM_MASTER_PAGE_NUMBER, &master_page);

	/* Verify magic key is correct in the master page header */
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
		if (master_page.magic_key[c] != magic_key[c]) {
			return STATUS_ERR_BAD_FORMAT;
    37f4:	201a      	movs	r0, #26
    37f6:	e002      	b.n	37fe <eeprom_emulator_init+0xbe>
    37f8:	201a      	movs	r0, #26
    37fa:	e000      	b.n	37fe <eeprom_emulator_init+0xbe>
    37fc:	201a      	movs	r0, #26

	/* Mark initialization as complete */
	_eeprom_instance.initialized = true;

	return error_code;
}
    37fe:	b019      	add	sp, #100	; 0x64
    3800:	bd30      	pop	{r4, r5, pc}
    3802:	46c0      	nop			; (mov r8, r8)
    3804:	41004000 	.word	0x41004000
    3808:	00001f01 	.word	0x00001f01
    380c:	0000214d 	.word	0x0000214d
    3810:	2000011c 	.word	0x2000011c
    3814:	00003621 	.word	0x00003621
    3818:	0000b7d4 	.word	0x0000b7d4
    381c:	000036bd 	.word	0x000036bd

00003820 <eeprom_emulator_erase_memory>:
 *
 * Erases and re-initializes the emulated EEPROM memory space, destroying any
 * existing data.
 */
void eeprom_emulator_erase_memory(void)
{
    3820:	b570      	push	{r4, r5, r6, lr}
    3822:	b094      	sub	sp, #80	; 0x50
static void _eeprom_emulator_format_memory(void)
{
	uint16_t logical_page = 0;

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
    3824:	4c2e      	ldr	r4, [pc, #184]	; (38e0 <eeprom_emulator_erase_memory+0xc0>)
    3826:	2200      	movs	r2, #0
    3828:	2387      	movs	r3, #135	; 0x87
    382a:	54e2      	strb	r2, [r4, r3]
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);
    382c:	2000      	movs	r0, #0
    382e:	4b2d      	ldr	r3, [pc, #180]	; (38e4 <eeprom_emulator_erase_memory+0xc4>)
    3830:	4798      	blx	r3

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
			physical_page < _eeprom_instance.physical_pages; physical_page++) {
    3832:	8925      	ldrh	r5, [r4, #8]

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    3834:	2d04      	cmp	r5, #4
    3836:	d924      	bls.n	3882 <eeprom_emulator_erase_memory+0x62>
/**
 * \brief Initializes the emulated EEPROM memory, destroying the current contents.
 */
static void _eeprom_emulator_format_memory(void)
{
	uint16_t logical_page = 0;
    3838:	2600      	movs	r6, #0

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    383a:	2404      	movs	r4, #4
			physical_page < _eeprom_instance.physical_pages; physical_page++) {

		if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    383c:	3d01      	subs	r5, #1
    383e:	42ac      	cmp	r4, r5
    3840:	d019      	beq.n	3876 <eeprom_emulator_erase_memory+0x56>
			continue;
		}

		/* If we are at the first page in a new row, erase the entire row */
		if ((physical_page % NVMCTRL_ROW_PAGES) == 0) {
    3842:	2303      	movs	r3, #3
    3844:	4023      	ands	r3, r4
    3846:	d104      	bne.n	3852 <eeprom_emulator_erase_memory+0x32>
			_eeprom_emulator_nvm_erase_row(physical_page / NVMCTRL_ROW_PAGES);
    3848:	08a0      	lsrs	r0, r4, #2
    384a:	b2c0      	uxtb	r0, r0
    384c:	4b25      	ldr	r3, [pc, #148]	; (38e4 <eeprom_emulator_erase_memory+0xc4>)
    384e:	4798      	blx	r3
    3850:	e001      	b.n	3856 <eeprom_emulator_erase_memory+0x36>
		}

		/* Two logical pages are stored in each physical row; program in a
		 * pair of initialized but blank set of emulated EEPROM pages */
		if ((physical_page % NVMCTRL_ROW_PAGES) < 2) {
    3852:	2b01      	cmp	r3, #1
    3854:	d80f      	bhi.n	3876 <eeprom_emulator_erase_memory+0x56>
			/* Make a buffer to hold the initialized EEPROM page */
			struct _eeprom_page data;
			memset(&data, 0xFF, sizeof(data));
    3856:	ad04      	add	r5, sp, #16
    3858:	1c28      	adds	r0, r5, #0
    385a:	21ff      	movs	r1, #255	; 0xff
    385c:	2240      	movs	r2, #64	; 0x40
    385e:	4b22      	ldr	r3, [pc, #136]	; (38e8 <eeprom_emulator_erase_memory+0xc8>)
    3860:	4798      	blx	r3

			/* Set up the new EEPROM row's header */
			data.header.logical_page = logical_page;
    3862:	702e      	strb	r6, [r5, #0]

			/* Write the page out to physical memory */
			_eeprom_emulator_nvm_fill_cache(physical_page, &data);
    3864:	1c20      	adds	r0, r4, #0
    3866:	1c29      	adds	r1, r5, #0
    3868:	4b20      	ldr	r3, [pc, #128]	; (38ec <eeprom_emulator_erase_memory+0xcc>)
    386a:	4798      	blx	r3
			_eeprom_emulator_nvm_commit_cache(physical_page);
    386c:	1c20      	adds	r0, r4, #0
    386e:	4920      	ldr	r1, [pc, #128]	; (38f0 <eeprom_emulator_erase_memory+0xd0>)
    3870:	4788      	blx	r1

			/* Increment the logical EEPROM page address now that the current
			 * address' page has been initialized */
			logical_page++;
    3872:	3601      	adds	r6, #1
    3874:	b2b6      	uxth	r6, r6
	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
			physical_page < _eeprom_instance.physical_pages; physical_page++) {
    3876:	3401      	adds	r4, #1
    3878:	b2a4      	uxth	r4, r4
    387a:	4b19      	ldr	r3, [pc, #100]	; (38e0 <eeprom_emulator_erase_memory+0xc0>)
    387c:	891d      	ldrh	r5, [r3, #8]

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    387e:	42a5      	cmp	r5, r4
    3880:	d8dc      	bhi.n	383c <eeprom_emulator_erase_memory+0x1c>
 * Creates a new master page in emulated EEPROM, giving information on the
 * emulator used to store the EEPROM data.
 */
static void _eeprom_emulator_create_master_page(void)
{
	const uint32_t magic_key[] = EEPROM_MAGIC_KEY;
    3882:	ae01      	add	r6, sp, #4
    3884:	4b1b      	ldr	r3, [pc, #108]	; (38f4 <eeprom_emulator_erase_memory+0xd4>)
    3886:	1c32      	adds	r2, r6, #0
    3888:	cb13      	ldmia	r3!, {r0, r1, r4}
    388a:	c213      	stmia	r2!, {r0, r1, r4}

	struct _eeprom_master_page master_page;
	memset(&master_page, 0xFF, sizeof(master_page));
    388c:	ac04      	add	r4, sp, #16
    388e:	1c20      	adds	r0, r4, #0
    3890:	21ff      	movs	r1, #255	; 0xff
    3892:	223d      	movs	r2, #61	; 0x3d
    3894:	4b14      	ldr	r3, [pc, #80]	; (38e8 <eeprom_emulator_erase_memory+0xc8>)
    3896:	4798      	blx	r3

	/* Fill out the magic key header to indicate an initialized master page */
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
		master_page.magic_key[c] = magic_key[c];
    3898:	9b01      	ldr	r3, [sp, #4]
    389a:	9304      	str	r3, [sp, #16]
    389c:	6870      	ldr	r0, [r6, #4]
    389e:	6060      	str	r0, [r4, #4]
    38a0:	68b6      	ldr	r6, [r6, #8]
    38a2:	60a6      	str	r6, [r4, #8]
	}

	/* Update master header with version information of this emulator */
	master_page.emulator_id   = EEPROM_EMULATOR_ID;
    38a4:	2301      	movs	r3, #1
    38a6:	73e3      	strb	r3, [r4, #15]
	master_page.major_version = EEPROM_MAJOR_VERSION;
    38a8:	7323      	strb	r3, [r4, #12]
	master_page.minor_version = EEPROM_MINOR_VERSION;
    38aa:	2300      	movs	r3, #0
    38ac:	7363      	strb	r3, [r4, #13]
	master_page.revision      = EEPROM_REVISION;
    38ae:	73a3      	strb	r3, [r4, #14]

	_eeprom_emulator_nvm_erase_row(
			EEPROM_MASTER_PAGE_NUMBER / NVMCTRL_ROW_PAGES);
    38b0:	3d01      	subs	r5, #1
    38b2:	17e8      	asrs	r0, r5, #31
    38b4:	0f80      	lsrs	r0, r0, #30
    38b6:	1945      	adds	r5, r0, r5
    38b8:	10a8      	asrs	r0, r5, #2
	master_page.emulator_id   = EEPROM_EMULATOR_ID;
	master_page.major_version = EEPROM_MAJOR_VERSION;
	master_page.minor_version = EEPROM_MINOR_VERSION;
	master_page.revision      = EEPROM_REVISION;

	_eeprom_emulator_nvm_erase_row(
    38ba:	b2c0      	uxtb	r0, r0
    38bc:	4b09      	ldr	r3, [pc, #36]	; (38e4 <eeprom_emulator_erase_memory+0xc4>)
    38be:	4798      	blx	r3
			EEPROM_MASTER_PAGE_NUMBER / NVMCTRL_ROW_PAGES);

	/* Write the new master page data to physical memory */
	_eeprom_emulator_nvm_fill_cache(EEPROM_MASTER_PAGE_NUMBER, &master_page);
    38c0:	4d07      	ldr	r5, [pc, #28]	; (38e0 <eeprom_emulator_erase_memory+0xc0>)
    38c2:	8928      	ldrh	r0, [r5, #8]
    38c4:	3801      	subs	r0, #1
    38c6:	b280      	uxth	r0, r0
    38c8:	1c21      	adds	r1, r4, #0
    38ca:	4b08      	ldr	r3, [pc, #32]	; (38ec <eeprom_emulator_erase_memory+0xcc>)
    38cc:	4798      	blx	r3
	_eeprom_emulator_nvm_commit_cache(EEPROM_MASTER_PAGE_NUMBER);
    38ce:	8928      	ldrh	r0, [r5, #8]
    38d0:	3801      	subs	r0, #1
    38d2:	b280      	uxth	r0, r0
    38d4:	4b06      	ldr	r3, [pc, #24]	; (38f0 <eeprom_emulator_erase_memory+0xd0>)
    38d6:	4798      	blx	r3

	/* Write EEPROM emulation master block */
	_eeprom_emulator_create_master_page();

	/* Map the newly created EEPROM memory block */
	_eeprom_emulator_update_page_mapping();
    38d8:	4b07      	ldr	r3, [pc, #28]	; (38f8 <eeprom_emulator_erase_memory+0xd8>)
    38da:	4798      	blx	r3
}
    38dc:	b014      	add	sp, #80	; 0x50
    38de:	bd70      	pop	{r4, r5, r6, pc}
    38e0:	2000011c 	.word	0x2000011c
    38e4:	000036e1 	.word	0x000036e1
    38e8:	0000448b 	.word	0x0000448b
    38ec:	000036fd 	.word	0x000036fd
    38f0:	00003721 	.word	0x00003721
    38f4:	0000b7d4 	.word	0x0000b7d4
    38f8:	00003621 	.word	0x00003621

000038fc <eeprom_emulator_read_page>:
 *                                      EEPROM memory space was supplied
 */
enum status_code eeprom_emulator_read_page(
		const uint8_t logical_page,
		uint8_t *const data)
{
    38fc:	b510      	push	{r4, lr}
    38fe:	b090      	sub	sp, #64	; 0x40
    3900:	1c0c      	adds	r4, r1, #0
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    3902:	4b15      	ldr	r3, [pc, #84]	; (3958 <eeprom_emulator_read_page+0x5c>)
    3904:	781a      	ldrb	r2, [r3, #0]
		return STATUS_ERR_NOT_INITIALIZED;
    3906:	231f      	movs	r3, #31
enum status_code eeprom_emulator_read_page(
		const uint8_t logical_page,
		uint8_t *const data)
{
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    3908:	2a00      	cmp	r2, #0
    390a:	d021      	beq.n	3950 <eeprom_emulator_read_page+0x54>
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the read address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    390c:	4b12      	ldr	r3, [pc, #72]	; (3958 <eeprom_emulator_read_page+0x5c>)
    390e:	7a9a      	ldrb	r2, [r3, #10]
		return STATUS_ERR_BAD_ADDRESS;
    3910:	2318      	movs	r3, #24
	if (_eeprom_instance.initialized == false) {
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the read address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    3912:	4282      	cmp	r2, r0
    3914:	d91c      	bls.n	3950 <eeprom_emulator_read_page+0x54>
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the page to read is currently cached (and potentially out of
	 * sync/newer than the physical memory) */
	if ((_eeprom_instance.cache_active == true) &&
    3916:	23c8      	movs	r3, #200	; 0xc8
    3918:	4a0f      	ldr	r2, [pc, #60]	; (3958 <eeprom_emulator_read_page+0x5c>)
    391a:	5cd3      	ldrb	r3, [r2, r3]
    391c:	2b00      	cmp	r3, #0
    391e:	d00b      	beq.n	3938 <eeprom_emulator_read_page+0x3c>
		 (_eeprom_instance.cache.header.logical_page == logical_page)) {
    3920:	2388      	movs	r3, #136	; 0x88
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the page to read is currently cached (and potentially out of
	 * sync/newer than the physical memory) */
	if ((_eeprom_instance.cache_active == true) &&
    3922:	5cd3      	ldrb	r3, [r2, r3]
    3924:	4283      	cmp	r3, r0
    3926:	d107      	bne.n	3938 <eeprom_emulator_read_page+0x3c>
		 (_eeprom_instance.cache.header.logical_page == logical_page)) {
		/* Copy the potentially newer cached data into the user buffer */
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
    3928:	1c08      	adds	r0, r1, #0
    392a:	1c11      	adds	r1, r2, #0
    392c:	318c      	adds	r1, #140	; 0x8c
    392e:	223c      	movs	r2, #60	; 0x3c
    3930:	4b0a      	ldr	r3, [pc, #40]	; (395c <eeprom_emulator_read_page+0x60>)
    3932:	4798      	blx	r3

		/* Copy the data portion of the read page to the user's buffer */
		memcpy(data, temp.data, EEPROM_PAGE_SIZE);
	}

	return STATUS_OK;
    3934:	2300      	movs	r3, #0
	/* Check if the page to read is currently cached (and potentially out of
	 * sync/newer than the physical memory) */
	if ((_eeprom_instance.cache_active == true) &&
		 (_eeprom_instance.cache.header.logical_page == logical_page)) {
		/* Copy the potentially newer cached data into the user buffer */
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
    3936:	e00b      	b.n	3950 <eeprom_emulator_read_page+0x54>
	} else {
		struct _eeprom_page temp;

		/* Copy the data from non-volatile memory into the temporary buffer */
		_eeprom_emulator_nvm_read_page(
				_eeprom_instance.page_map[logical_page], &temp);
    3938:	4b07      	ldr	r3, [pc, #28]	; (3958 <eeprom_emulator_read_page+0x5c>)
    393a:	1818      	adds	r0, r3, r0
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
	} else {
		struct _eeprom_page temp;

		/* Copy the data from non-volatile memory into the temporary buffer */
		_eeprom_emulator_nvm_read_page(
    393c:	7ac0      	ldrb	r0, [r0, #11]
    393e:	4669      	mov	r1, sp
    3940:	4b07      	ldr	r3, [pc, #28]	; (3960 <eeprom_emulator_read_page+0x64>)
    3942:	4798      	blx	r3
				_eeprom_instance.page_map[logical_page], &temp);

		/* Copy the data portion of the read page to the user's buffer */
		memcpy(data, temp.data, EEPROM_PAGE_SIZE);
    3944:	1c20      	adds	r0, r4, #0
    3946:	a901      	add	r1, sp, #4
    3948:	223c      	movs	r2, #60	; 0x3c
    394a:	4b04      	ldr	r3, [pc, #16]	; (395c <eeprom_emulator_read_page+0x60>)
    394c:	4798      	blx	r3
	}

	return STATUS_OK;
    394e:	2300      	movs	r3, #0
}
    3950:	1c18      	adds	r0, r3, #0
    3952:	b010      	add	sp, #64	; 0x40
    3954:	bd10      	pop	{r4, pc}
    3956:	46c0      	nop			; (mov r8, r8)
    3958:	2000011c 	.word	0x2000011c
    395c:	00004479 	.word	0x00004479
    3960:	000036bd 	.word	0x000036bd

00003964 <eeprom_emulator_commit_page_buffer>:
 *       data loss.
 *
 * \return Status code indicating the status of the operation.
 */
enum status_code eeprom_emulator_commit_page_buffer(void)
{
    3964:	b510      	push	{r4, lr}
	enum status_code error_code = STATUS_OK;

	/* If cache is inactive, no need to commit anything to physical memory */
	if (_eeprom_instance.cache_active == false) {
    3966:	23c8      	movs	r3, #200	; 0xc8
    3968:	4a07      	ldr	r2, [pc, #28]	; (3988 <eeprom_emulator_commit_page_buffer+0x24>)
    396a:	5cd3      	ldrb	r3, [r2, r3]
    396c:	2b00      	cmp	r3, #0
    396e:	d009      	beq.n	3984 <eeprom_emulator_commit_page_buffer+0x20>

	uint8_t cached_logical_page = _eeprom_instance.cache.header.logical_page;

	/* Perform the page write to commit the NVM page buffer to FLASH */
	_eeprom_emulator_nvm_commit_cache(
			_eeprom_instance.page_map[cached_logical_page]);
    3970:	1c14      	adds	r4, r2, #0
	/* If cache is inactive, no need to commit anything to physical memory */
	if (_eeprom_instance.cache_active == false) {
		return STATUS_OK;
	}

	uint8_t cached_logical_page = _eeprom_instance.cache.header.logical_page;
    3972:	2388      	movs	r3, #136	; 0x88

	/* Perform the page write to commit the NVM page buffer to FLASH */
	_eeprom_emulator_nvm_commit_cache(
			_eeprom_instance.page_map[cached_logical_page]);
    3974:	5cd3      	ldrb	r3, [r2, r3]
    3976:	18d3      	adds	r3, r2, r3
	}

	uint8_t cached_logical_page = _eeprom_instance.cache.header.logical_page;

	/* Perform the page write to commit the NVM page buffer to FLASH */
	_eeprom_emulator_nvm_commit_cache(
    3978:	7ad8      	ldrb	r0, [r3, #11]
    397a:	4b04      	ldr	r3, [pc, #16]	; (398c <eeprom_emulator_commit_page_buffer+0x28>)
    397c:	4798      	blx	r3
			_eeprom_instance.page_map[cached_logical_page]);

	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active = false;
    397e:	2200      	movs	r2, #0
    3980:	23c8      	movs	r3, #200	; 0xc8
    3982:	54e2      	strb	r2, [r4, r3]

	return error_code;
}
    3984:	2000      	movs	r0, #0
    3986:	bd10      	pop	{r4, pc}
    3988:	2000011c 	.word	0x2000011c
    398c:	00003721 	.word	0x00003721

00003990 <eeprom_emulator_write_page>:
 *                                      EEPROM memory space was supplied
 */
enum status_code eeprom_emulator_write_page(
		const uint8_t logical_page,
		const uint8_t *const data)
{
    3990:	b5f0      	push	{r4, r5, r6, r7, lr}
    3992:	465f      	mov	r7, fp
    3994:	4656      	mov	r6, sl
    3996:	464d      	mov	r5, r9
    3998:	4644      	mov	r4, r8
    399a:	b4f0      	push	{r4, r5, r6, r7}
    399c:	b085      	sub	sp, #20
    399e:	1c04      	adds	r4, r0, #0
    39a0:	1c0d      	adds	r5, r1, #0
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    39a2:	4b5b      	ldr	r3, [pc, #364]	; (3b10 <eeprom_emulator_write_page+0x180>)
    39a4:	781b      	ldrb	r3, [r3, #0]
		return STATUS_ERR_NOT_INITIALIZED;
    39a6:	201f      	movs	r0, #31
enum status_code eeprom_emulator_write_page(
		const uint8_t logical_page,
		const uint8_t *const data)
{
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    39a8:	2b00      	cmp	r3, #0
    39aa:	d100      	bne.n	39ae <eeprom_emulator_write_page+0x1e>
    39ac:	e0a8      	b.n	3b00 <eeprom_emulator_write_page+0x170>
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the write address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    39ae:	4b58      	ldr	r3, [pc, #352]	; (3b10 <eeprom_emulator_write_page+0x180>)
    39b0:	7a9b      	ldrb	r3, [r3, #10]
		return STATUS_ERR_BAD_ADDRESS;
    39b2:	2018      	movs	r0, #24
	if (_eeprom_instance.initialized == false) {
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the write address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    39b4:	42a3      	cmp	r3, r4
    39b6:	d800      	bhi.n	39ba <eeprom_emulator_write_page+0x2a>
    39b8:	e0a2      	b.n	3b00 <eeprom_emulator_write_page+0x170>
	}

	/* Check if the cache is active and the currently cached page is not the
	 * page that is being written (if not, we need to commit and cache the new
	 * page) */
	if ((_eeprom_instance.cache_active == true) &&
    39ba:	23c8      	movs	r3, #200	; 0xc8
    39bc:	4a54      	ldr	r2, [pc, #336]	; (3b10 <eeprom_emulator_write_page+0x180>)
    39be:	5cd3      	ldrb	r3, [r2, r3]
    39c0:	2b00      	cmp	r3, #0
    39c2:	d005      	beq.n	39d0 <eeprom_emulator_write_page+0x40>
			(_eeprom_instance.cache.header.logical_page != logical_page)) {
    39c4:	2388      	movs	r3, #136	; 0x88
	}

	/* Check if the cache is active and the currently cached page is not the
	 * page that is being written (if not, we need to commit and cache the new
	 * page) */
	if ((_eeprom_instance.cache_active == true) &&
    39c6:	5cd3      	ldrb	r3, [r2, r3]
    39c8:	42a3      	cmp	r3, r4
    39ca:	d001      	beq.n	39d0 <eeprom_emulator_write_page+0x40>
			(_eeprom_instance.cache.header.logical_page != logical_page)) {
		/* Commit the currently cached data buffer to non-volatile memory */
		eeprom_emulator_commit_page_buffer();
    39cc:	4b51      	ldr	r3, [pc, #324]	; (3b14 <eeprom_emulator_write_page+0x184>)
    39ce:	4798      	blx	r3
	}

	/* Check if we have space in the current page location's physical row for
	 * a new version, and if so get the new page index */
	uint8_t new_page = 0;
	bool page_spare  = _eeprom_emulator_is_page_free_on_row(
    39d0:	4b4f      	ldr	r3, [pc, #316]	; (3b10 <eeprom_emulator_write_page+0x180>)
    39d2:	191b      	adds	r3, r3, r4
    39d4:	7adb      	ldrb	r3, [r3, #11]
static bool _eeprom_emulator_is_page_free_on_row(
		const uint8_t start_physical_page,
		uint8_t *const free_physical_page)
{
	/* Convert physical page number to a FLASH row and page within the row */
	uint8_t row         = (start_physical_page / NVMCTRL_ROW_PAGES);
    39d6:	089e      	lsrs	r6, r3, #2
	uint8_t page_in_row = (start_physical_page % NVMCTRL_ROW_PAGES);
    39d8:	2203      	movs	r2, #3
    39da:	4013      	ands	r3, r2

	/* Look in the current row for a page that isn't currently used */
	for (uint8_t c = page_in_row; c < NVMCTRL_ROW_PAGES; c++) {
    39dc:	2b03      	cmp	r3, #3
    39de:	d875      	bhi.n	3acc <eeprom_emulator_write_page+0x13c>
		/* Calculate the page number for the current page being examined */
		uint8_t page = (row * NVMCTRL_ROW_PAGES) + c;
    39e0:	00b0      	lsls	r0, r6, #2
    39e2:	18c7      	adds	r7, r0, r3
    39e4:	b2ff      	uxtb	r7, r7

		/* If the page is free, pass it to the caller and exit */
		if (_eeprom_instance.flash[page].header.logical_page ==
    39e6:	4a4a      	ldr	r2, [pc, #296]	; (3b10 <eeprom_emulator_write_page+0x180>)
    39e8:	6851      	ldr	r1, [r2, #4]
    39ea:	01ba      	lsls	r2, r7, #6
    39ec:	5c52      	ldrb	r2, [r2, r1]
    39ee:	2aff      	cmp	r2, #255	; 0xff
    39f0:	d106      	bne.n	3a00 <eeprom_emulator_write_page+0x70>
    39f2:	e056      	b.n	3aa2 <eeprom_emulator_write_page+0x112>
    39f4:	18c7      	adds	r7, r0, r3
    39f6:	b2ff      	uxtb	r7, r7
    39f8:	01ba      	lsls	r2, r7, #6
    39fa:	5c52      	ldrb	r2, [r2, r1]
    39fc:	2aff      	cmp	r2, #255	; 0xff
    39fe:	d050      	beq.n	3aa2 <eeprom_emulator_write_page+0x112>
	/* Convert physical page number to a FLASH row and page within the row */
	uint8_t row         = (start_physical_page / NVMCTRL_ROW_PAGES);
	uint8_t page_in_row = (start_physical_page % NVMCTRL_ROW_PAGES);

	/* Look in the current row for a page that isn't currently used */
	for (uint8_t c = page_in_row; c < NVMCTRL_ROW_PAGES; c++) {
    3a00:	3301      	adds	r3, #1
    3a02:	b2db      	uxtb	r3, r3
    3a04:	2b04      	cmp	r3, #4
    3a06:	d1f5      	bne.n	39f4 <eeprom_emulator_write_page+0x64>
    3a08:	e060      	b.n	3acc <eeprom_emulator_write_page+0x13c>
	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
				page_trans[c].physical_page =
    3a0a:	704a      	strb	r2, [r1, #1]
    3a0c:	3302      	adds	r3, #2

	page_trans[1].logical_page  = row_data[1].header.logical_page;
	page_trans[1].physical_page = (row_number * NVMCTRL_ROW_PAGES) + 1;

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
    3a0e:	4563      	cmp	r3, ip
    3a10:	d009      	beq.n	3a26 <eeprom_emulator_write_page+0x96>
    3a12:	1c19      	adds	r1, r3, #0
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    3a14:	7818      	ldrb	r0, [r3, #0]
    3a16:	42b8      	cmp	r0, r7
    3a18:	d101      	bne.n	3a1e <eeprom_emulator_write_page+0x8e>
				page_trans[c].physical_page =
    3a1a:	4650      	mov	r0, sl
    3a1c:	7058      	strb	r0, [r3, #1]

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    3a1e:	7808      	ldrb	r0, [r1, #0]
    3a20:	4548      	cmp	r0, r9
    3a22:	d1f3      	bne.n	3a0c <eeprom_emulator_write_page+0x7c>
    3a24:	e7f1      	b.n	3a0a <eeprom_emulator_write_page+0x7a>

	page_trans[1].logical_page  = row_data[1].header.logical_page;
	page_trans[1].physical_page = (row_number * NVMCTRL_ROW_PAGES) + 1;

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
    3a26:	2700      	movs	r7, #0

			/* Write data to SRAM cache */
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
		} else {
			/* Copy existing EEPROM page to cache buffer wholesale */
			_eeprom_emulator_nvm_read_page(
    3a28:	4939      	ldr	r1, [pc, #228]	; (3b10 <eeprom_emulator_write_page+0x180>)
    3a2a:	3188      	adds	r1, #136	; 0x88
    3a2c:	9100      	str	r1, [sp, #0]
		if (logical_page == page_trans[c].logical_page) {
			/* Fill out new (updated) logical page's header in the cache */
			_eeprom_instance.cache.header.logical_page = logical_page;

			/* Write data to SRAM cache */
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
    3a2e:	4a38      	ldr	r2, [pc, #224]	; (3b10 <eeprom_emulator_write_page+0x180>)
    3a30:	328c      	adds	r2, #140	; 0x8c
    3a32:	9201      	str	r2, [sp, #4]
    3a34:	46b3      	mov	fp, r6
    3a36:	46a1      	mov	r9, r4
    3a38:	4644      	mov	r4, r8
    3a3a:	46aa      	mov	sl, r5

	/* Need to move both saved logical pages stored in the same row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Find the physical page index for the new spare row pages */
		uint32_t new_page =
				((_eeprom_instance.spare_row * NVMCTRL_ROW_PAGES) + c);
    3a3c:	2387      	movs	r3, #135	; 0x87
    3a3e:	4834      	ldr	r0, [pc, #208]	; (3b10 <eeprom_emulator_write_page+0x180>)
    3a40:	5cc6      	ldrb	r6, [r0, r3]
    3a42:	00b6      	lsls	r6, r6, #2
    3a44:	19f6      	adds	r6, r6, r7

		/* Commit any cached data to physical non-volatile memory */
		eeprom_emulator_commit_page_buffer();
    3a46:	4933      	ldr	r1, [pc, #204]	; (3b14 <eeprom_emulator_write_page+0x184>)
    3a48:	4788      	blx	r1
    3a4a:	46a0      	mov	r8, r4

		/* Check if we we are looking at the page the calling function wishes
		 * to change during the move operation */
		if (logical_page == page_trans[c].logical_page) {
    3a4c:	7823      	ldrb	r3, [r4, #0]
    3a4e:	454b      	cmp	r3, r9
    3a50:	d109      	bne.n	3a66 <eeprom_emulator_write_page+0xd6>
			/* Fill out new (updated) logical page's header in the cache */
			_eeprom_instance.cache.header.logical_page = logical_page;
    3a52:	2388      	movs	r3, #136	; 0x88
    3a54:	4648      	mov	r0, r9
    3a56:	4a2e      	ldr	r2, [pc, #184]	; (3b10 <eeprom_emulator_write_page+0x180>)
    3a58:	54d0      	strb	r0, [r2, r3]

			/* Write data to SRAM cache */
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
    3a5a:	9801      	ldr	r0, [sp, #4]
    3a5c:	4651      	mov	r1, sl
    3a5e:	223c      	movs	r2, #60	; 0x3c
    3a60:	4b2d      	ldr	r3, [pc, #180]	; (3b18 <eeprom_emulator_write_page+0x188>)
    3a62:	4798      	blx	r3
    3a64:	e003      	b.n	3a6e <eeprom_emulator_write_page+0xde>
		} else {
			/* Copy existing EEPROM page to cache buffer wholesale */
			_eeprom_emulator_nvm_read_page(
    3a66:	7860      	ldrb	r0, [r4, #1]
    3a68:	9900      	ldr	r1, [sp, #0]
    3a6a:	4b2c      	ldr	r3, [pc, #176]	; (3b1c <eeprom_emulator_write_page+0x18c>)
    3a6c:	4798      	blx	r3
		}

		/* Fill the physical NVM buffer with the new data so that it can be
		 * quickly committed in the future if needed due to a low power
		 * condition */
		_eeprom_emulator_nvm_fill_cache(new_page, &_eeprom_instance.cache);
    3a6e:	b2b0      	uxth	r0, r6
    3a70:	4d27      	ldr	r5, [pc, #156]	; (3b10 <eeprom_emulator_write_page+0x180>)
    3a72:	1c29      	adds	r1, r5, #0
    3a74:	3188      	adds	r1, #136	; 0x88
    3a76:	4b2a      	ldr	r3, [pc, #168]	; (3b20 <eeprom_emulator_write_page+0x190>)
    3a78:	4798      	blx	r3

		/* Update the page map with the new page location and indicate that
		 * the cache now holds new data */
		_eeprom_instance.page_map[page_trans[c].logical_page] = new_page;
    3a7a:	4641      	mov	r1, r8
    3a7c:	780b      	ldrb	r3, [r1, #0]
    3a7e:	18eb      	adds	r3, r5, r3
    3a80:	72de      	strb	r6, [r3, #11]
		_eeprom_instance.cache_active = true;
    3a82:	2201      	movs	r2, #1
    3a84:	23c8      	movs	r3, #200	; 0xc8
    3a86:	54ea      	strb	r2, [r5, r3]
    3a88:	3701      	adds	r7, #1
    3a8a:	3402      	adds	r4, #2
			}
		}
	}

	/* Need to move both saved logical pages stored in the same row */
	for (uint8_t c = 0; c < 2; c++) {
    3a8c:	2f02      	cmp	r7, #2
    3a8e:	d1d5      	bne.n	3a3c <eeprom_emulator_write_page+0xac>
    3a90:	465e      	mov	r6, fp
		_eeprom_instance.page_map[page_trans[c].logical_page] = new_page;
		_eeprom_instance.cache_active = true;
	}

	/* Erase the row that was moved and set it as the new spare row */
	_eeprom_emulator_nvm_erase_row(row_number);
    3a92:	4658      	mov	r0, fp
    3a94:	4b23      	ldr	r3, [pc, #140]	; (3b24 <eeprom_emulator_write_page+0x194>)
    3a96:	4798      	blx	r3

	/* Keep the index of the new spare row */
	_eeprom_instance.spare_row = row_number;
    3a98:	2387      	movs	r3, #135	; 0x87
    3a9a:	4a1d      	ldr	r2, [pc, #116]	; (3b10 <eeprom_emulator_write_page+0x180>)
    3a9c:	54d6      	strb	r6, [r2, r3]
				_eeprom_instance.page_map[logical_page] / NVMCTRL_ROW_PAGES,
				logical_page,
				data);

		/* New data is now written and the cache is updated, exit */
		return STATUS_OK;
    3a9e:	2000      	movs	r0, #0
    3aa0:	e02e      	b.n	3b00 <eeprom_emulator_write_page+0x170>
	}

	/* Update the page cache header section with the new page header */
	_eeprom_instance.cache.header.logical_page = logical_page;
    3aa2:	4e1b      	ldr	r6, [pc, #108]	; (3b10 <eeprom_emulator_write_page+0x180>)
    3aa4:	2388      	movs	r3, #136	; 0x88
    3aa6:	54f4      	strb	r4, [r6, r3]

	/* Update the page cache contents with the new data */
	memcpy(&_eeprom_instance.cache.data,
    3aa8:	1c30      	adds	r0, r6, #0
    3aaa:	308c      	adds	r0, #140	; 0x8c
    3aac:	1c29      	adds	r1, r5, #0
    3aae:	223c      	movs	r2, #60	; 0x3c
    3ab0:	4b19      	ldr	r3, [pc, #100]	; (3b18 <eeprom_emulator_write_page+0x188>)
    3ab2:	4798      	blx	r3
			data,
			EEPROM_PAGE_SIZE);

	/* Fill the physical NVM buffer with the new data so that it can be quickly
	 * committed in the future if needed due to a low power condition */
	_eeprom_emulator_nvm_fill_cache(new_page, &_eeprom_instance.cache);
    3ab4:	1c31      	adds	r1, r6, #0
    3ab6:	3188      	adds	r1, #136	; 0x88
    3ab8:	1c38      	adds	r0, r7, #0
    3aba:	4b19      	ldr	r3, [pc, #100]	; (3b20 <eeprom_emulator_write_page+0x190>)
    3abc:	4798      	blx	r3

	/* Update the cache parameters and mark the cache as active */
	_eeprom_instance.page_map[logical_page] = new_page;
    3abe:	1934      	adds	r4, r6, r4
    3ac0:	72e7      	strb	r7, [r4, #11]
	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active           = true;
    3ac2:	2201      	movs	r2, #1
    3ac4:	23c8      	movs	r3, #200	; 0xc8
    3ac6:	54f2      	strb	r2, [r6, r3]

	return STATUS_OK;
    3ac8:	2000      	movs	r0, #0
    3aca:	e019      	b.n	3b00 <eeprom_emulator_write_page+0x170>
		uint8_t logical_page;
		uint8_t physical_page;
	} page_trans[2];

	const struct _eeprom_page *row_data =
			(struct _eeprom_page *)&_eeprom_instance.flash[row_number * NVMCTRL_ROW_PAGES];
    3acc:	0231      	lsls	r1, r6, #8
	struct {
		uint8_t logical_page;
		uint8_t physical_page;
	} page_trans[2];

	const struct _eeprom_page *row_data =
    3ace:	4b10      	ldr	r3, [pc, #64]	; (3b10 <eeprom_emulator_write_page+0x180>)
    3ad0:	685b      	ldr	r3, [r3, #4]
    3ad2:	1859      	adds	r1, r3, r1
			(struct _eeprom_page *)&_eeprom_instance.flash[row_number * NVMCTRL_ROW_PAGES];

	/* There should be two logical pages of data in each row, possibly with
	 * multiple revisions (right-most version is the newest). Start by assuming
	 * the left-most two pages contain the newest page revisions. */
	page_trans[0].logical_page  = row_data[0].header.logical_page;
    3ad4:	ab03      	add	r3, sp, #12
    3ad6:	780a      	ldrb	r2, [r1, #0]
    3ad8:	701a      	strb	r2, [r3, #0]
	page_trans[0].physical_page = (row_number * NVMCTRL_ROW_PAGES);
    3ada:	00b2      	lsls	r2, r6, #2
    3adc:	705a      	strb	r2, [r3, #1]

	page_trans[1].logical_page  = row_data[1].header.logical_page;
    3ade:	2040      	movs	r0, #64	; 0x40
    3ae0:	5c08      	ldrb	r0, [r1, r0]
    3ae2:	7098      	strb	r0, [r3, #2]
	page_trans[1].physical_page = (row_number * NVMCTRL_ROW_PAGES) + 1;
    3ae4:	1c50      	adds	r0, r2, #1
    3ae6:	70d8      	strb	r0, [r3, #3]
    3ae8:	4698      	mov	r8, r3
    3aea:	a804      	add	r0, sp, #16
    3aec:	4684      	mov	ip, r0

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    3aee:	2080      	movs	r0, #128	; 0x80
    3af0:	5c0f      	ldrb	r7, [r1, r0]
    3af2:	20c0      	movs	r0, #192	; 0xc0
    3af4:	5c08      	ldrb	r0, [r1, r0]
    3af6:	4681      	mov	r9, r0
				page_trans[c].physical_page =
    3af8:	1c91      	adds	r1, r2, #2
    3afa:	468a      	mov	sl, r1
    3afc:	3203      	adds	r2, #3
    3afe:	e788      	b.n	3a12 <eeprom_emulator_write_page+0x82>
	_eeprom_instance.page_map[logical_page] = new_page;
	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active           = true;

	return STATUS_OK;
}
    3b00:	b005      	add	sp, #20
    3b02:	bc3c      	pop	{r2, r3, r4, r5}
    3b04:	4690      	mov	r8, r2
    3b06:	4699      	mov	r9, r3
    3b08:	46a2      	mov	sl, r4
    3b0a:	46ab      	mov	fp, r5
    3b0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3b0e:	46c0      	nop			; (mov r8, r8)
    3b10:	2000011c 	.word	0x2000011c
    3b14:	00003965 	.word	0x00003965
    3b18:	00004479 	.word	0x00004479
    3b1c:	000036bd 	.word	0x000036bd
    3b20:	000036fd 	.word	0x000036fd
    3b24:	000036e1 	.word	0x000036e1

00003b28 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    3b28:	e7fe      	b.n	3b28 <Dummy_Handler>
    3b2a:	46c0      	nop			; (mov r8, r8)

00003b2c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    3b2c:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    3b2e:	4b2c      	ldr	r3, [pc, #176]	; (3be0 <Reset_Handler+0xb4>)
    3b30:	4a2c      	ldr	r2, [pc, #176]	; (3be4 <Reset_Handler+0xb8>)
    3b32:	429a      	cmp	r2, r3
    3b34:	d003      	beq.n	3b3e <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    3b36:	4b2c      	ldr	r3, [pc, #176]	; (3be8 <Reset_Handler+0xbc>)
    3b38:	4a29      	ldr	r2, [pc, #164]	; (3be0 <Reset_Handler+0xb4>)
    3b3a:	429a      	cmp	r2, r3
    3b3c:	d304      	bcc.n	3b48 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    3b3e:	4b2b      	ldr	r3, [pc, #172]	; (3bec <Reset_Handler+0xc0>)
    3b40:	4a2b      	ldr	r2, [pc, #172]	; (3bf0 <Reset_Handler+0xc4>)
    3b42:	429a      	cmp	r2, r3
    3b44:	d310      	bcc.n	3b68 <Reset_Handler+0x3c>
    3b46:	e01b      	b.n	3b80 <Reset_Handler+0x54>
    3b48:	4b2a      	ldr	r3, [pc, #168]	; (3bf4 <Reset_Handler+0xc8>)
    3b4a:	4827      	ldr	r0, [pc, #156]	; (3be8 <Reset_Handler+0xbc>)
    3b4c:	3003      	adds	r0, #3
    3b4e:	1ac0      	subs	r0, r0, r3
    3b50:	0880      	lsrs	r0, r0, #2
    3b52:	3001      	adds	r0, #1
    3b54:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    3b56:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    3b58:	4921      	ldr	r1, [pc, #132]	; (3be0 <Reset_Handler+0xb4>)
    3b5a:	4a22      	ldr	r2, [pc, #136]	; (3be4 <Reset_Handler+0xb8>)
    3b5c:	58d4      	ldr	r4, [r2, r3]
    3b5e:	50cc      	str	r4, [r1, r3]
    3b60:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    3b62:	4283      	cmp	r3, r0
    3b64:	d1fa      	bne.n	3b5c <Reset_Handler+0x30>
    3b66:	e7ea      	b.n	3b3e <Reset_Handler+0x12>
    3b68:	4b21      	ldr	r3, [pc, #132]	; (3bf0 <Reset_Handler+0xc4>)
    3b6a:	1d1a      	adds	r2, r3, #4
    3b6c:	491f      	ldr	r1, [pc, #124]	; (3bec <Reset_Handler+0xc0>)
    3b6e:	3103      	adds	r1, #3
    3b70:	1a89      	subs	r1, r1, r2
    3b72:	0889      	lsrs	r1, r1, #2
    3b74:	0089      	lsls	r1, r1, #2
    3b76:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    3b78:	2100      	movs	r1, #0
    3b7a:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    3b7c:	4293      	cmp	r3, r2
    3b7e:	d1fc      	bne.n	3b7a <Reset_Handler+0x4e>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    3b80:	4b1d      	ldr	r3, [pc, #116]	; (3bf8 <Reset_Handler+0xcc>)
    3b82:	21ff      	movs	r1, #255	; 0xff
    3b84:	4a1d      	ldr	r2, [pc, #116]	; (3bfc <Reset_Handler+0xd0>)
    3b86:	438a      	bics	r2, r1
    3b88:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    3b8a:	2102      	movs	r1, #2
    3b8c:	2390      	movs	r3, #144	; 0x90
    3b8e:	005b      	lsls	r3, r3, #1
    3b90:	4a1b      	ldr	r2, [pc, #108]	; (3c00 <Reset_Handler+0xd4>)
    3b92:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    3b94:	4b1b      	ldr	r3, [pc, #108]	; (3c04 <Reset_Handler+0xd8>)
    3b96:	78d8      	ldrb	r0, [r3, #3]
    3b98:	2103      	movs	r1, #3
    3b9a:	4388      	bics	r0, r1
    3b9c:	2202      	movs	r2, #2
    3b9e:	4310      	orrs	r0, r2
    3ba0:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    3ba2:	78dd      	ldrb	r5, [r3, #3]
    3ba4:	240c      	movs	r4, #12
    3ba6:	43a5      	bics	r5, r4
    3ba8:	2008      	movs	r0, #8
    3baa:	4305      	orrs	r5, r0
    3bac:	70dd      	strb	r5, [r3, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    3bae:	4b16      	ldr	r3, [pc, #88]	; (3c08 <Reset_Handler+0xdc>)
    3bb0:	7b9e      	ldrb	r6, [r3, #14]
    3bb2:	2530      	movs	r5, #48	; 0x30
    3bb4:	43ae      	bics	r6, r5
    3bb6:	2520      	movs	r5, #32
    3bb8:	4335      	orrs	r5, r6
    3bba:	739d      	strb	r5, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    3bbc:	7b9d      	ldrb	r5, [r3, #14]
    3bbe:	43a5      	bics	r5, r4
    3bc0:	4328      	orrs	r0, r5
    3bc2:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    3bc4:	7b98      	ldrb	r0, [r3, #14]
    3bc6:	4388      	bics	r0, r1
    3bc8:	4302      	orrs	r2, r0
    3bca:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    3bcc:	4b0f      	ldr	r3, [pc, #60]	; (3c0c <Reset_Handler+0xe0>)
    3bce:	6859      	ldr	r1, [r3, #4]
    3bd0:	2280      	movs	r2, #128	; 0x80
    3bd2:	430a      	orrs	r2, r1
    3bd4:	605a      	str	r2, [r3, #4]

        /* Initialize the C library */
        __libc_init_array();
    3bd6:	4b0e      	ldr	r3, [pc, #56]	; (3c10 <Reset_Handler+0xe4>)
    3bd8:	4798      	blx	r3

        /* Branch to main function */
        main();
    3bda:	4b0e      	ldr	r3, [pc, #56]	; (3c14 <Reset_Handler+0xe8>)
    3bdc:	4798      	blx	r3
    3bde:	e7fe      	b.n	3bde <Reset_Handler+0xb2>
    3be0:	20000000 	.word	0x20000000
    3be4:	0000bc5c 	.word	0x0000bc5c
    3be8:	200000b0 	.word	0x200000b0
    3bec:	200024d4 	.word	0x200024d4
    3bf0:	200000b0 	.word	0x200000b0
    3bf4:	20000004 	.word	0x20000004
    3bf8:	e000ed00 	.word	0xe000ed00
    3bfc:	00000000 	.word	0x00000000
    3c00:	41007000 	.word	0x41007000
    3c04:	41005000 	.word	0x41005000
    3c08:	41004800 	.word	0x41004800
    3c0c:	41004000 	.word	0x41004000
    3c10:	0000442d 	.word	0x0000442d
    3c14:	00003d25 	.word	0x00003d25

00003c18 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    3c18:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c1a:	4647      	mov	r7, r8
    3c1c:	b480      	push	{r7}
    3c1e:	1c0c      	adds	r4, r1, #0
    3c20:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    3c22:	2800      	cmp	r0, #0
    3c24:	d10c      	bne.n	3c40 <_read+0x28>
		return -1;
	}

	for (; len > 0; --len) {
    3c26:	2a00      	cmp	r2, #0
    3c28:	dd0d      	ble.n	3c46 <_read+0x2e>
    3c2a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    3c2c:	4e09      	ldr	r6, [pc, #36]	; (3c54 <_read+0x3c>)
    3c2e:	4d0a      	ldr	r5, [pc, #40]	; (3c58 <_read+0x40>)
    3c30:	6830      	ldr	r0, [r6, #0]
    3c32:	1c21      	adds	r1, r4, #0
    3c34:	682b      	ldr	r3, [r5, #0]
    3c36:	4798      	blx	r3
		ptr++;
    3c38:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    3c3a:	42bc      	cmp	r4, r7
    3c3c:	d1f8      	bne.n	3c30 <_read+0x18>
    3c3e:	e004      	b.n	3c4a <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    3c40:	2001      	movs	r0, #1
    3c42:	4240      	negs	r0, r0
    3c44:	e002      	b.n	3c4c <_read+0x34>
	}

	for (; len > 0; --len) {
    3c46:	2000      	movs	r0, #0
    3c48:	e000      	b.n	3c4c <_read+0x34>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    3c4a:	4640      	mov	r0, r8
	}
	return nChars;
}
    3c4c:	bc04      	pop	{r2}
    3c4e:	4690      	mov	r8, r2
    3c50:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3c52:	46c0      	nop			; (mov r8, r8)
    3c54:	200024cc 	.word	0x200024cc
    3c58:	200024c4 	.word	0x200024c4

00003c5c <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    3c5c:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c5e:	4647      	mov	r7, r8
    3c60:	b480      	push	{r7}
    3c62:	1c0e      	adds	r6, r1, #0
    3c64:	1c15      	adds	r5, r2, #0
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    3c66:	3801      	subs	r0, #1
    3c68:	2802      	cmp	r0, #2
    3c6a:	d810      	bhi.n	3c8e <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    3c6c:	2a00      	cmp	r2, #0
    3c6e:	d011      	beq.n	3c94 <_write+0x38>
    3c70:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    3c72:	4b0d      	ldr	r3, [pc, #52]	; (3ca8 <_write+0x4c>)
    3c74:	4698      	mov	r8, r3
    3c76:	4f0d      	ldr	r7, [pc, #52]	; (3cac <_write+0x50>)
    3c78:	4643      	mov	r3, r8
    3c7a:	6818      	ldr	r0, [r3, #0]
    3c7c:	5d31      	ldrb	r1, [r6, r4]
    3c7e:	683b      	ldr	r3, [r7, #0]
    3c80:	4798      	blx	r3
    3c82:	2800      	cmp	r0, #0
    3c84:	db08      	blt.n	3c98 <_write+0x3c>
			return -1;
		}
		++nChars;
    3c86:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    3c88:	42a5      	cmp	r5, r4
    3c8a:	d1f5      	bne.n	3c78 <_write+0x1c>
    3c8c:	e007      	b.n	3c9e <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    3c8e:	2001      	movs	r0, #1
    3c90:	4240      	negs	r0, r0
    3c92:	e005      	b.n	3ca0 <_write+0x44>
	}

	for (; len != 0; --len) {
    3c94:	2000      	movs	r0, #0
    3c96:	e003      	b.n	3ca0 <_write+0x44>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    3c98:	2001      	movs	r0, #1
    3c9a:	4240      	negs	r0, r0
    3c9c:	e000      	b.n	3ca0 <_write+0x44>
		}
		++nChars;
    3c9e:	1c20      	adds	r0, r4, #0
	}
	return nChars;
}
    3ca0:	bc04      	pop	{r2}
    3ca2:	4690      	mov	r8, r2
    3ca4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3ca6:	46c0      	nop			; (mov r8, r8)
    3ca8:	200024cc 	.word	0x200024cc
    3cac:	200024c8 	.word	0x200024c8

00003cb0 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    3cb0:	4b06      	ldr	r3, [pc, #24]	; (3ccc <_sbrk+0x1c>)
    3cb2:	681b      	ldr	r3, [r3, #0]
    3cb4:	2b00      	cmp	r3, #0
    3cb6:	d102      	bne.n	3cbe <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    3cb8:	4a05      	ldr	r2, [pc, #20]	; (3cd0 <_sbrk+0x20>)
    3cba:	4b04      	ldr	r3, [pc, #16]	; (3ccc <_sbrk+0x1c>)
    3cbc:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    3cbe:	4a03      	ldr	r2, [pc, #12]	; (3ccc <_sbrk+0x1c>)
    3cc0:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    3cc2:	1818      	adds	r0, r3, r0
    3cc4:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    3cc6:	1c18      	adds	r0, r3, #0
    3cc8:	4770      	bx	lr
    3cca:	46c0      	nop			; (mov r8, r8)
    3ccc:	200001e8 	.word	0x200001e8
    3cd0:	200044d8 	.word	0x200044d8

00003cd4 <_close>:
	return -1;
}

extern int _close(int file)
{
	return -1;
    3cd4:	2001      	movs	r0, #1
}
    3cd6:	4240      	negs	r0, r0
    3cd8:	4770      	bx	lr
    3cda:	46c0      	nop			; (mov r8, r8)

00003cdc <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    3cdc:	2380      	movs	r3, #128	; 0x80
    3cde:	019b      	lsls	r3, r3, #6
    3ce0:	604b      	str	r3, [r1, #4]

	return 0;
}
    3ce2:	2000      	movs	r0, #0
    3ce4:	4770      	bx	lr
    3ce6:	46c0      	nop			; (mov r8, r8)

00003ce8 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    3ce8:	2001      	movs	r0, #1
    3cea:	4770      	bx	lr

00003cec <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    3cec:	2000      	movs	r0, #0
    3cee:	4770      	bx	lr

00003cf0 <update_adxl_gforce_x>:
 void recalculate_accelerometer_values(void);

//Glue functions
static inline void update_adxl_gforce_x(uint16_t adc_value)
{
	accelerometer.raw_values.x = adc_value;
    3cf0:	4b01      	ldr	r3, [pc, #4]	; (3cf8 <update_adxl_gforce_x+0x8>)
    3cf2:	8018      	strh	r0, [r3, #0]
//	accelerometer.scaled_gforce.x	= adc_to_g_force(adc_value, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
}
    3cf4:	4770      	bx	lr
    3cf6:	46c0      	nop			; (mov r8, r8)
    3cf8:	20000604 	.word	0x20000604

00003cfc <update_adxl_gforce_y>:
static inline void update_adxl_gforce_y(uint16_t adc_value)
{
	accelerometer.raw_values.y = adc_value;
    3cfc:	4b01      	ldr	r3, [pc, #4]	; (3d04 <update_adxl_gforce_y+0x8>)
    3cfe:	8058      	strh	r0, [r3, #2]
//	accelerometer.scaled_gforce.y	= adc_to_g_force(adc_value, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
}
    3d00:	4770      	bx	lr
    3d02:	46c0      	nop			; (mov r8, r8)
    3d04:	20000604 	.word	0x20000604

00003d08 <update_adxl_gforce_z>:
static inline void update_adxl_gforce_z(uint16_t adc_value)
{
	accelerometer.raw_values.z = adc_value;
    3d08:	4b01      	ldr	r3, [pc, #4]	; (3d10 <update_adxl_gforce_z+0x8>)
    3d0a:	8098      	strh	r0, [r3, #4]
//	accelerometer.scaled_gforce.z	= adc_to_g_force(adc_value, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
}
    3d0c:	4770      	bx	lr
    3d0e:	46c0      	nop			; (mov r8, r8)
    3d10:	20000604 	.word	0x20000604

00003d14 <tc_callback_logger_service>:
//Callback for updating display on platform
static void tc_callback_logger_service(void)
{
	/* Do something on RTC alarm match here */
	//port_pin_toggle_output_level(LED_RTC);
}
    3d14:	4770      	bx	lr
    3d16:	46c0      	nop			; (mov r8, r8)

00003d18 <tc_callback_bg_service>:
//Include glue file
#include "platform.h"

//Callback for updating display on platform
static void tc_callback_bg_service(struct tc_module *const module_inst)
{
    3d18:	b508      	push	{r3, lr}
	background_service_platform();
    3d1a:	4b01      	ldr	r3, [pc, #4]	; (3d20 <tc_callback_bg_service+0x8>)
    3d1c:	4798      	blx	r3
}
    3d1e:	bd08      	pop	{r3, pc}
    3d20:	000009e5 	.word	0x000009e5

00003d24 <main>:
	//port_pin_toggle_output_level(LED_RTC);
}


int main (void)
{
    3d24:	b530      	push	{r4, r5, lr}
    3d26:	b087      	sub	sp, #28
	//Start and set up system
	system_init();
    3d28:	4b13      	ldr	r3, [pc, #76]	; (3d78 <main+0x54>)
    3d2a:	4798      	blx	r3
	delay_init();
    3d2c:	4b13      	ldr	r3, [pc, #76]	; (3d7c <main+0x58>)
    3d2e:	4798      	blx	r3
	
	//Timer set up
	configure_tc();
    3d30:	4b13      	ldr	r3, [pc, #76]	; (3d80 <main+0x5c>)
    3d32:	4798      	blx	r3
	configure_tc_callbacks(tc_callback_bg_service);
    3d34:	4813      	ldr	r0, [pc, #76]	; (3d84 <main+0x60>)
    3d36:	4b14      	ldr	r3, [pc, #80]	; (3d88 <main+0x64>)
    3d38:	4798      	blx	r3
	
	//Set up adc
	void (*adc_callbacks[6])(uint16_t) = {update_adxl_gforce_z, update_adxl_gforce_y, update_adxl_gforce_x};
    3d3a:	2300      	movs	r3, #0
    3d3c:	9303      	str	r3, [sp, #12]
    3d3e:	9304      	str	r3, [sp, #16]
    3d40:	9305      	str	r3, [sp, #20]
    3d42:	4b12      	ldr	r3, [pc, #72]	; (3d8c <main+0x68>)
    3d44:	9300      	str	r3, [sp, #0]
    3d46:	4b12      	ldr	r3, [pc, #72]	; (3d90 <main+0x6c>)
    3d48:	9301      	str	r3, [sp, #4]
    3d4a:	4b12      	ldr	r3, [pc, #72]	; (3d94 <main+0x70>)
    3d4c:	9302      	str	r3, [sp, #8]
	configure_adc(3, adc_callbacks);
    3d4e:	2003      	movs	r0, #3
    3d50:	4669      	mov	r1, sp
    3d52:	4b11      	ldr	r3, [pc, #68]	; (3d98 <main+0x74>)
    3d54:	4798      	blx	r3
	
	sim808_init();
    3d56:	4b11      	ldr	r3, [pc, #68]	; (3d9c <main+0x78>)
    3d58:	4798      	blx	r3
	
	//setup for platform
	init_platform();
    3d5a:	4b11      	ldr	r3, [pc, #68]	; (3da0 <main+0x7c>)
    3d5c:	4798      	blx	r3
	
	//Wait some for button read and then calibrate adxl
	init_adxl_calibration(adxl_calibrate_button_platform);
    3d5e:	4811      	ldr	r0, [pc, #68]	; (3da4 <main+0x80>)
    3d60:	4b11      	ldr	r3, [pc, #68]	; (3da8 <main+0x84>)
    3d62:	4798      	blx	r3
	
	//Start rtc for logging interval
	rtc_simple_configuration(1, tc_callback_logger_service);
    3d64:	2001      	movs	r0, #1
    3d66:	4911      	ldr	r1, [pc, #68]	; (3dac <main+0x88>)
    3d68:	4b11      	ldr	r3, [pc, #68]	; (3db0 <main+0x8c>)
    3d6a:	4798      	blx	r3
	while (true) 
	{
		/* Infinite loop */

			//Update floats from accelerometer
			recalculate_accelerometer_values();
    3d6c:	4d11      	ldr	r5, [pc, #68]	; (3db4 <main+0x90>)
			
			//Run platform specifics
			main_platform();
    3d6e:	4c12      	ldr	r4, [pc, #72]	; (3db8 <main+0x94>)
	while (true) 
	{
		/* Infinite loop */

			//Update floats from accelerometer
			recalculate_accelerometer_values();
    3d70:	47a8      	blx	r5
			
			//Run platform specifics
			main_platform();
    3d72:	47a0      	blx	r4
    3d74:	e7fc      	b.n	3d70 <main+0x4c>
    3d76:	46c0      	nop			; (mov r8, r8)
    3d78:	00003289 	.word	0x00003289
    3d7c:	000018fd 	.word	0x000018fd
    3d80:	000018a1 	.word	0x000018a1
    3d84:	00003d19 	.word	0x00003d19
    3d88:	000018b1 	.word	0x000018b1
    3d8c:	00003d09 	.word	0x00003d09
    3d90:	00003cfd 	.word	0x00003cfd
    3d94:	00003cf1 	.word	0x00003cf1
    3d98:	00000681 	.word	0x00000681
    3d9c:	000013c5 	.word	0x000013c5
    3da0:	000009e1 	.word	0x000009e1
    3da4:	200001ec 	.word	0x200001ec
    3da8:	0000044d 	.word	0x0000044d
    3dac:	00003d15 	.word	0x00003d15
    3db0:	00000d79 	.word	0x00000d79
    3db4:	00000111 	.word	0x00000111
    3db8:	000009dd 	.word	0x000009dd
    3dbc:	00000000 	.word	0x00000000

00003dc0 <atan>:
    3dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3dc2:	4656      	mov	r6, sl
    3dc4:	464d      	mov	r5, r9
    3dc6:	4644      	mov	r4, r8
    3dc8:	465f      	mov	r7, fp
    3dca:	4bc5      	ldr	r3, [pc, #788]	; (40e0 <atan+0x320>)
    3dcc:	b4f0      	push	{r4, r5, r6, r7}
    3dce:	004e      	lsls	r6, r1, #1
    3dd0:	4681      	mov	r9, r0
    3dd2:	4688      	mov	r8, r1
    3dd4:	468a      	mov	sl, r1
    3dd6:	0876      	lsrs	r6, r6, #1
    3dd8:	429e      	cmp	r6, r3
    3dda:	dd0c      	ble.n	3df6 <atan+0x36>
    3ddc:	4bc1      	ldr	r3, [pc, #772]	; (40e4 <atan+0x324>)
    3dde:	429e      	cmp	r6, r3
    3de0:	dd00      	ble.n	3de4 <atan+0x24>
    3de2:	e0a7      	b.n	3f34 <atan+0x174>
    3de4:	d100      	bne.n	3de8 <atan+0x28>
    3de6:	e0a2      	b.n	3f2e <atan+0x16e>
    3de8:	4650      	mov	r0, sl
    3dea:	4abf      	ldr	r2, [pc, #764]	; (40e8 <atan+0x328>)
    3dec:	2800      	cmp	r0, #0
    3dee:	dc00      	bgt.n	3df2 <atan+0x32>
    3df0:	e0e3      	b.n	3fba <atan+0x1fa>
    3df2:	4bbe      	ldr	r3, [pc, #760]	; (40ec <atan+0x32c>)
    3df4:	e0a6      	b.n	3f44 <atan+0x184>
    3df6:	4bbe      	ldr	r3, [pc, #760]	; (40f0 <atan+0x330>)
    3df8:	429e      	cmp	r6, r3
    3dfa:	dd00      	ble.n	3dfe <atan+0x3e>
    3dfc:	e0b8      	b.n	3f70 <atan+0x1b0>
    3dfe:	4bbd      	ldr	r3, [pc, #756]	; (40f4 <atan+0x334>)
    3e00:	429e      	cmp	r6, r3
    3e02:	dc00      	bgt.n	3e06 <atan+0x46>
    3e04:	e0a6      	b.n	3f54 <atan+0x194>
    3e06:	2401      	movs	r4, #1
    3e08:	4264      	negs	r4, r4
    3e0a:	46a3      	mov	fp, r4
    3e0c:	464a      	mov	r2, r9
    3e0e:	4643      	mov	r3, r8
    3e10:	4648      	mov	r0, r9
    3e12:	4641      	mov	r1, r8
    3e14:	f006 fa28 	bl	a268 <__aeabi_dmul>
    3e18:	1c06      	adds	r6, r0, #0
    3e1a:	1c0f      	adds	r7, r1, #0
    3e1c:	1c32      	adds	r2, r6, #0
    3e1e:	1c3b      	adds	r3, r7, #0
    3e20:	f006 fa22 	bl	a268 <__aeabi_dmul>
    3e24:	4b8f      	ldr	r3, [pc, #572]	; (4064 <atan+0x2a4>)
    3e26:	4a8e      	ldr	r2, [pc, #568]	; (4060 <atan+0x2a0>)
    3e28:	1c04      	adds	r4, r0, #0
    3e2a:	1c0d      	adds	r5, r1, #0
    3e2c:	f006 fa1c 	bl	a268 <__aeabi_dmul>
    3e30:	4a8d      	ldr	r2, [pc, #564]	; (4068 <atan+0x2a8>)
    3e32:	4b8e      	ldr	r3, [pc, #568]	; (406c <atan+0x2ac>)
    3e34:	f005 fa8c 	bl	9350 <__aeabi_dadd>
    3e38:	1c22      	adds	r2, r4, #0
    3e3a:	1c2b      	adds	r3, r5, #0
    3e3c:	f006 fa14 	bl	a268 <__aeabi_dmul>
    3e40:	4a8b      	ldr	r2, [pc, #556]	; (4070 <atan+0x2b0>)
    3e42:	4b8c      	ldr	r3, [pc, #560]	; (4074 <atan+0x2b4>)
    3e44:	f005 fa84 	bl	9350 <__aeabi_dadd>
    3e48:	1c22      	adds	r2, r4, #0
    3e4a:	1c2b      	adds	r3, r5, #0
    3e4c:	f006 fa0c 	bl	a268 <__aeabi_dmul>
    3e50:	4a89      	ldr	r2, [pc, #548]	; (4078 <atan+0x2b8>)
    3e52:	4b8a      	ldr	r3, [pc, #552]	; (407c <atan+0x2bc>)
    3e54:	f005 fa7c 	bl	9350 <__aeabi_dadd>
    3e58:	1c22      	adds	r2, r4, #0
    3e5a:	1c2b      	adds	r3, r5, #0
    3e5c:	f006 fa04 	bl	a268 <__aeabi_dmul>
    3e60:	4a87      	ldr	r2, [pc, #540]	; (4080 <atan+0x2c0>)
    3e62:	4b88      	ldr	r3, [pc, #544]	; (4084 <atan+0x2c4>)
    3e64:	f005 fa74 	bl	9350 <__aeabi_dadd>
    3e68:	1c22      	adds	r2, r4, #0
    3e6a:	1c2b      	adds	r3, r5, #0
    3e6c:	f006 f9fc 	bl	a268 <__aeabi_dmul>
    3e70:	4a85      	ldr	r2, [pc, #532]	; (4088 <atan+0x2c8>)
    3e72:	4b86      	ldr	r3, [pc, #536]	; (408c <atan+0x2cc>)
    3e74:	f005 fa6c 	bl	9350 <__aeabi_dadd>
    3e78:	1c32      	adds	r2, r6, #0
    3e7a:	1c3b      	adds	r3, r7, #0
    3e7c:	f006 f9f4 	bl	a268 <__aeabi_dmul>
    3e80:	4a83      	ldr	r2, [pc, #524]	; (4090 <atan+0x2d0>)
    3e82:	4b84      	ldr	r3, [pc, #528]	; (4094 <atan+0x2d4>)
    3e84:	1c06      	adds	r6, r0, #0
    3e86:	1c0f      	adds	r7, r1, #0
    3e88:	1c20      	adds	r0, r4, #0
    3e8a:	1c29      	adds	r1, r5, #0
    3e8c:	f006 f9ec 	bl	a268 <__aeabi_dmul>
    3e90:	4a81      	ldr	r2, [pc, #516]	; (4098 <atan+0x2d8>)
    3e92:	4b82      	ldr	r3, [pc, #520]	; (409c <atan+0x2dc>)
    3e94:	f006 fc78 	bl	a788 <__aeabi_dsub>
    3e98:	1c22      	adds	r2, r4, #0
    3e9a:	1c2b      	adds	r3, r5, #0
    3e9c:	f006 f9e4 	bl	a268 <__aeabi_dmul>
    3ea0:	4a7f      	ldr	r2, [pc, #508]	; (40a0 <atan+0x2e0>)
    3ea2:	4b80      	ldr	r3, [pc, #512]	; (40a4 <atan+0x2e4>)
    3ea4:	f006 fc70 	bl	a788 <__aeabi_dsub>
    3ea8:	1c22      	adds	r2, r4, #0
    3eaa:	1c2b      	adds	r3, r5, #0
    3eac:	f006 f9dc 	bl	a268 <__aeabi_dmul>
    3eb0:	4a7d      	ldr	r2, [pc, #500]	; (40a8 <atan+0x2e8>)
    3eb2:	4b7e      	ldr	r3, [pc, #504]	; (40ac <atan+0x2ec>)
    3eb4:	f006 fc68 	bl	a788 <__aeabi_dsub>
    3eb8:	1c22      	adds	r2, r4, #0
    3eba:	1c2b      	adds	r3, r5, #0
    3ebc:	f006 f9d4 	bl	a268 <__aeabi_dmul>
    3ec0:	4a7b      	ldr	r2, [pc, #492]	; (40b0 <atan+0x2f0>)
    3ec2:	4b7c      	ldr	r3, [pc, #496]	; (40b4 <atan+0x2f4>)
    3ec4:	f006 fc60 	bl	a788 <__aeabi_dsub>
    3ec8:	1c22      	adds	r2, r4, #0
    3eca:	1c2b      	adds	r3, r5, #0
    3ecc:	f006 f9cc 	bl	a268 <__aeabi_dmul>
    3ed0:	1c02      	adds	r2, r0, #0
    3ed2:	4658      	mov	r0, fp
    3ed4:	1c0b      	adds	r3, r1, #0
    3ed6:	3001      	adds	r0, #1
    3ed8:	d100      	bne.n	3edc <atan+0x11c>
    3eda:	e070      	b.n	3fbe <atan+0x1fe>
    3edc:	4659      	mov	r1, fp
    3ede:	00cc      	lsls	r4, r1, #3
    3ee0:	1c30      	adds	r0, r6, #0
    3ee2:	1c39      	adds	r1, r7, #0
    3ee4:	f005 fa34 	bl	9350 <__aeabi_dadd>
    3ee8:	464a      	mov	r2, r9
    3eea:	4643      	mov	r3, r8
    3eec:	f006 f9bc 	bl	a268 <__aeabi_dmul>
    3ef0:	4d81      	ldr	r5, [pc, #516]	; (40f8 <atan+0x338>)
    3ef2:	1c0b      	adds	r3, r1, #0
    3ef4:	4981      	ldr	r1, [pc, #516]	; (40fc <atan+0x33c>)
    3ef6:	192d      	adds	r5, r5, r4
    3ef8:	1c02      	adds	r2, r0, #0
    3efa:	190c      	adds	r4, r1, r4
    3efc:	1c10      	adds	r0, r2, #0
    3efe:	1c19      	adds	r1, r3, #0
    3f00:	6822      	ldr	r2, [r4, #0]
    3f02:	6863      	ldr	r3, [r4, #4]
    3f04:	f006 fc40 	bl	a788 <__aeabi_dsub>
    3f08:	464a      	mov	r2, r9
    3f0a:	4643      	mov	r3, r8
    3f0c:	f006 fc3c 	bl	a788 <__aeabi_dsub>
    3f10:	1c02      	adds	r2, r0, #0
    3f12:	1c0b      	adds	r3, r1, #0
    3f14:	6828      	ldr	r0, [r5, #0]
    3f16:	6869      	ldr	r1, [r5, #4]
    3f18:	f006 fc36 	bl	a788 <__aeabi_dsub>
    3f1c:	1c02      	adds	r2, r0, #0
    3f1e:	4650      	mov	r0, sl
    3f20:	1c0b      	adds	r3, r1, #0
    3f22:	2800      	cmp	r0, #0
    3f24:	da0e      	bge.n	3f44 <atan+0x184>
    3f26:	2080      	movs	r0, #128	; 0x80
    3f28:	0600      	lsls	r0, r0, #24
    3f2a:	180b      	adds	r3, r1, r0
    3f2c:	e00a      	b.n	3f44 <atan+0x184>
    3f2e:	2800      	cmp	r0, #0
    3f30:	d100      	bne.n	3f34 <atan+0x174>
    3f32:	e759      	b.n	3de8 <atan+0x28>
    3f34:	464a      	mov	r2, r9
    3f36:	4643      	mov	r3, r8
    3f38:	4648      	mov	r0, r9
    3f3a:	4641      	mov	r1, r8
    3f3c:	f005 fa08 	bl	9350 <__aeabi_dadd>
    3f40:	1c02      	adds	r2, r0, #0
    3f42:	1c0b      	adds	r3, r1, #0
    3f44:	1c10      	adds	r0, r2, #0
    3f46:	1c19      	adds	r1, r3, #0
    3f48:	bc3c      	pop	{r2, r3, r4, r5}
    3f4a:	4690      	mov	r8, r2
    3f4c:	4699      	mov	r9, r3
    3f4e:	46a2      	mov	sl, r4
    3f50:	46ab      	mov	fp, r5
    3f52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3f54:	4a58      	ldr	r2, [pc, #352]	; (40b8 <atan+0x2f8>)
    3f56:	4b59      	ldr	r3, [pc, #356]	; (40bc <atan+0x2fc>)
    3f58:	f005 f9fa 	bl	9350 <__aeabi_dadd>
    3f5c:	4a58      	ldr	r2, [pc, #352]	; (40c0 <atan+0x300>)
    3f5e:	4b59      	ldr	r3, [pc, #356]	; (40c4 <atan+0x304>)
    3f60:	f004 fa90 	bl	8484 <__aeabi_dcmpgt>
    3f64:	2800      	cmp	r0, #0
    3f66:	d100      	bne.n	3f6a <atan+0x1aa>
    3f68:	e74d      	b.n	3e06 <atan+0x46>
    3f6a:	464a      	mov	r2, r9
    3f6c:	4643      	mov	r3, r8
    3f6e:	e7e9      	b.n	3f44 <atan+0x184>
    3f70:	f000 f8ce 	bl	4110 <fabs>
    3f74:	4b62      	ldr	r3, [pc, #392]	; (4100 <atan+0x340>)
    3f76:	1c04      	adds	r4, r0, #0
    3f78:	1c0d      	adds	r5, r1, #0
    3f7a:	429e      	cmp	r6, r3
    3f7c:	dc30      	bgt.n	3fe0 <atan+0x220>
    3f7e:	4b61      	ldr	r3, [pc, #388]	; (4104 <atan+0x344>)
    3f80:	429e      	cmp	r6, r3
    3f82:	dc56      	bgt.n	4032 <atan+0x272>
    3f84:	1c22      	adds	r2, r4, #0
    3f86:	1c2b      	adds	r3, r5, #0
    3f88:	f005 f9e2 	bl	9350 <__aeabi_dadd>
    3f8c:	4a4c      	ldr	r2, [pc, #304]	; (40c0 <atan+0x300>)
    3f8e:	4b4d      	ldr	r3, [pc, #308]	; (40c4 <atan+0x304>)
    3f90:	f006 fbfa 	bl	a788 <__aeabi_dsub>
    3f94:	4a4c      	ldr	r2, [pc, #304]	; (40c8 <atan+0x308>)
    3f96:	4b4d      	ldr	r3, [pc, #308]	; (40cc <atan+0x30c>)
    3f98:	1c06      	adds	r6, r0, #0
    3f9a:	1c0f      	adds	r7, r1, #0
    3f9c:	1c20      	adds	r0, r4, #0
    3f9e:	1c29      	adds	r1, r5, #0
    3fa0:	f005 f9d6 	bl	9350 <__aeabi_dadd>
    3fa4:	1c02      	adds	r2, r0, #0
    3fa6:	1c0b      	adds	r3, r1, #0
    3fa8:	1c30      	adds	r0, r6, #0
    3faa:	1c39      	adds	r1, r7, #0
    3fac:	f005 fcf2 	bl	9994 <__aeabi_ddiv>
    3fb0:	4688      	mov	r8, r1
    3fb2:	2100      	movs	r1, #0
    3fb4:	4681      	mov	r9, r0
    3fb6:	468b      	mov	fp, r1
    3fb8:	e728      	b.n	3e0c <atan+0x4c>
    3fba:	4b53      	ldr	r3, [pc, #332]	; (4108 <atan+0x348>)
    3fbc:	e7c2      	b.n	3f44 <atan+0x184>
    3fbe:	1c30      	adds	r0, r6, #0
    3fc0:	1c39      	adds	r1, r7, #0
    3fc2:	f005 f9c5 	bl	9350 <__aeabi_dadd>
    3fc6:	464a      	mov	r2, r9
    3fc8:	4643      	mov	r3, r8
    3fca:	f006 f94d 	bl	a268 <__aeabi_dmul>
    3fce:	1c02      	adds	r2, r0, #0
    3fd0:	1c0b      	adds	r3, r1, #0
    3fd2:	4648      	mov	r0, r9
    3fd4:	4641      	mov	r1, r8
    3fd6:	f006 fbd7 	bl	a788 <__aeabi_dsub>
    3fda:	1c02      	adds	r2, r0, #0
    3fdc:	1c0b      	adds	r3, r1, #0
    3fde:	e7b1      	b.n	3f44 <atan+0x184>
    3fe0:	4b4a      	ldr	r3, [pc, #296]	; (410c <atan+0x34c>)
    3fe2:	429e      	cmp	r6, r3
    3fe4:	dc1a      	bgt.n	401c <atan+0x25c>
    3fe6:	4a3a      	ldr	r2, [pc, #232]	; (40d0 <atan+0x310>)
    3fe8:	4b3a      	ldr	r3, [pc, #232]	; (40d4 <atan+0x314>)
    3fea:	f006 fbcd 	bl	a788 <__aeabi_dsub>
    3fee:	4a38      	ldr	r2, [pc, #224]	; (40d0 <atan+0x310>)
    3ff0:	4b38      	ldr	r3, [pc, #224]	; (40d4 <atan+0x314>)
    3ff2:	1c06      	adds	r6, r0, #0
    3ff4:	1c0f      	adds	r7, r1, #0
    3ff6:	1c20      	adds	r0, r4, #0
    3ff8:	1c29      	adds	r1, r5, #0
    3ffa:	f006 f935 	bl	a268 <__aeabi_dmul>
    3ffe:	4a30      	ldr	r2, [pc, #192]	; (40c0 <atan+0x300>)
    4000:	4b30      	ldr	r3, [pc, #192]	; (40c4 <atan+0x304>)
    4002:	f005 f9a5 	bl	9350 <__aeabi_dadd>
    4006:	1c02      	adds	r2, r0, #0
    4008:	1c0b      	adds	r3, r1, #0
    400a:	1c30      	adds	r0, r6, #0
    400c:	1c39      	adds	r1, r7, #0
    400e:	f005 fcc1 	bl	9994 <__aeabi_ddiv>
    4012:	4681      	mov	r9, r0
    4014:	2002      	movs	r0, #2
    4016:	4688      	mov	r8, r1
    4018:	4683      	mov	fp, r0
    401a:	e6f7      	b.n	3e0c <atan+0x4c>
    401c:	482e      	ldr	r0, [pc, #184]	; (40d8 <atan+0x318>)
    401e:	492f      	ldr	r1, [pc, #188]	; (40dc <atan+0x31c>)
    4020:	1c22      	adds	r2, r4, #0
    4022:	1c2b      	adds	r3, r5, #0
    4024:	f005 fcb6 	bl	9994 <__aeabi_ddiv>
    4028:	4688      	mov	r8, r1
    402a:	2103      	movs	r1, #3
    402c:	4681      	mov	r9, r0
    402e:	468b      	mov	fp, r1
    4030:	e6ec      	b.n	3e0c <atan+0x4c>
    4032:	4a23      	ldr	r2, [pc, #140]	; (40c0 <atan+0x300>)
    4034:	4b23      	ldr	r3, [pc, #140]	; (40c4 <atan+0x304>)
    4036:	f006 fba7 	bl	a788 <__aeabi_dsub>
    403a:	4a21      	ldr	r2, [pc, #132]	; (40c0 <atan+0x300>)
    403c:	4b21      	ldr	r3, [pc, #132]	; (40c4 <atan+0x304>)
    403e:	1c06      	adds	r6, r0, #0
    4040:	1c0f      	adds	r7, r1, #0
    4042:	1c20      	adds	r0, r4, #0
    4044:	1c29      	adds	r1, r5, #0
    4046:	f005 f983 	bl	9350 <__aeabi_dadd>
    404a:	1c0b      	adds	r3, r1, #0
    404c:	1c02      	adds	r2, r0, #0
    404e:	1c39      	adds	r1, r7, #0
    4050:	1c30      	adds	r0, r6, #0
    4052:	f005 fc9f 	bl	9994 <__aeabi_ddiv>
    4056:	2301      	movs	r3, #1
    4058:	4681      	mov	r9, r0
    405a:	4688      	mov	r8, r1
    405c:	469b      	mov	fp, r3
    405e:	e6d5      	b.n	3e0c <atan+0x4c>
    4060:	e322da11 	.word	0xe322da11
    4064:	3f90ad3a 	.word	0x3f90ad3a
    4068:	24760deb 	.word	0x24760deb
    406c:	3fa97b4b 	.word	0x3fa97b4b
    4070:	a0d03d51 	.word	0xa0d03d51
    4074:	3fb10d66 	.word	0x3fb10d66
    4078:	c54c206e 	.word	0xc54c206e
    407c:	3fb745cd 	.word	0x3fb745cd
    4080:	920083ff 	.word	0x920083ff
    4084:	3fc24924 	.word	0x3fc24924
    4088:	5555550d 	.word	0x5555550d
    408c:	3fd55555 	.word	0x3fd55555
    4090:	2c6a6c2f 	.word	0x2c6a6c2f
    4094:	bfa2b444 	.word	0xbfa2b444
    4098:	52defd9a 	.word	0x52defd9a
    409c:	3fadde2d 	.word	0x3fadde2d
    40a0:	af749a6d 	.word	0xaf749a6d
    40a4:	3fb3b0f2 	.word	0x3fb3b0f2
    40a8:	fe231671 	.word	0xfe231671
    40ac:	3fbc71c6 	.word	0x3fbc71c6
    40b0:	9998ebc4 	.word	0x9998ebc4
    40b4:	3fc99999 	.word	0x3fc99999
    40b8:	8800759c 	.word	0x8800759c
    40bc:	7e37e43c 	.word	0x7e37e43c
    40c0:	00000000 	.word	0x00000000
    40c4:	3ff00000 	.word	0x3ff00000
    40c8:	00000000 	.word	0x00000000
    40cc:	40000000 	.word	0x40000000
    40d0:	00000000 	.word	0x00000000
    40d4:	3ff80000 	.word	0x3ff80000
    40d8:	00000000 	.word	0x00000000
    40dc:	bff00000 	.word	0xbff00000
    40e0:	440fffff 	.word	0x440fffff
    40e4:	7ff00000 	.word	0x7ff00000
    40e8:	54442d18 	.word	0x54442d18
    40ec:	3ff921fb 	.word	0x3ff921fb
    40f0:	3fdbffff 	.word	0x3fdbffff
    40f4:	3e1fffff 	.word	0x3e1fffff
    40f8:	0000b800 	.word	0x0000b800
    40fc:	0000b7e0 	.word	0x0000b7e0
    4100:	3ff2ffff 	.word	0x3ff2ffff
    4104:	3fe5ffff 	.word	0x3fe5ffff
    4108:	bff921fb 	.word	0xbff921fb
    410c:	40037fff 	.word	0x40037fff

00004110 <fabs>:
    4110:	004b      	lsls	r3, r1, #1
    4112:	0859      	lsrs	r1, r3, #1
    4114:	4770      	bx	lr
    4116:	46c0      	nop			; (mov r8, r8)

00004118 <sqrt>:
    4118:	b5f0      	push	{r4, r5, r6, r7, lr}
    411a:	4647      	mov	r7, r8
    411c:	b480      	push	{r7}
    411e:	b08a      	sub	sp, #40	; 0x28
    4120:	1c04      	adds	r4, r0, #0
    4122:	1c0d      	adds	r5, r1, #0
    4124:	f000 f858 	bl	41d8 <__ieee754_sqrt>
    4128:	4a29      	ldr	r2, [pc, #164]	; (41d0 <sqrt+0xb8>)
    412a:	2300      	movs	r3, #0
    412c:	56d3      	ldrsb	r3, [r2, r3]
    412e:	4690      	mov	r8, r2
    4130:	1c06      	adds	r6, r0, #0
    4132:	1c0f      	adds	r7, r1, #0
    4134:	3301      	adds	r3, #1
    4136:	d00d      	beq.n	4154 <sqrt+0x3c>
    4138:	1c20      	adds	r0, r4, #0
    413a:	1c29      	adds	r1, r5, #0
    413c:	f000 f932 	bl	43a4 <__fpclassifyd>
    4140:	2800      	cmp	r0, #0
    4142:	d007      	beq.n	4154 <sqrt+0x3c>
    4144:	1c20      	adds	r0, r4, #0
    4146:	1c29      	adds	r1, r5, #0
    4148:	4b20      	ldr	r3, [pc, #128]	; (41cc <sqrt+0xb4>)
    414a:	4a1f      	ldr	r2, [pc, #124]	; (41c8 <sqrt+0xb0>)
    414c:	f004 f986 	bl	845c <__aeabi_dcmplt>
    4150:	2800      	cmp	r0, #0
    4152:	d105      	bne.n	4160 <sqrt+0x48>
    4154:	1c30      	adds	r0, r6, #0
    4156:	1c39      	adds	r1, r7, #0
    4158:	b00a      	add	sp, #40	; 0x28
    415a:	bc04      	pop	{r2}
    415c:	4690      	mov	r8, r2
    415e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4160:	2301      	movs	r3, #1
    4162:	9300      	str	r3, [sp, #0]
    4164:	4b1b      	ldr	r3, [pc, #108]	; (41d4 <sqrt+0xbc>)
    4166:	9404      	str	r4, [sp, #16]
    4168:	9505      	str	r5, [sp, #20]
    416a:	9301      	str	r3, [sp, #4]
    416c:	2300      	movs	r3, #0
    416e:	9308      	str	r3, [sp, #32]
    4170:	4643      	mov	r3, r8
    4172:	9402      	str	r4, [sp, #8]
    4174:	9503      	str	r5, [sp, #12]
    4176:	781c      	ldrb	r4, [r3, #0]
    4178:	2c00      	cmp	r4, #0
    417a:	d10e      	bne.n	419a <sqrt+0x82>
    417c:	4b13      	ldr	r3, [pc, #76]	; (41cc <sqrt+0xb4>)
    417e:	4a12      	ldr	r2, [pc, #72]	; (41c8 <sqrt+0xb0>)
    4180:	9206      	str	r2, [sp, #24]
    4182:	9307      	str	r3, [sp, #28]
    4184:	4668      	mov	r0, sp
    4186:	f000 f93d 	bl	4404 <matherr>
    418a:	2800      	cmp	r0, #0
    418c:	d00f      	beq.n	41ae <sqrt+0x96>
    418e:	9b08      	ldr	r3, [sp, #32]
    4190:	2b00      	cmp	r3, #0
    4192:	d111      	bne.n	41b8 <sqrt+0xa0>
    4194:	9e06      	ldr	r6, [sp, #24]
    4196:	9f07      	ldr	r7, [sp, #28]
    4198:	e7dc      	b.n	4154 <sqrt+0x3c>
    419a:	490c      	ldr	r1, [pc, #48]	; (41cc <sqrt+0xb4>)
    419c:	480a      	ldr	r0, [pc, #40]	; (41c8 <sqrt+0xb0>)
    419e:	1c02      	adds	r2, r0, #0
    41a0:	1c0b      	adds	r3, r1, #0
    41a2:	f005 fbf7 	bl	9994 <__aeabi_ddiv>
    41a6:	9006      	str	r0, [sp, #24]
    41a8:	9107      	str	r1, [sp, #28]
    41aa:	2c02      	cmp	r4, #2
    41ac:	d1ea      	bne.n	4184 <sqrt+0x6c>
    41ae:	f000 f937 	bl	4420 <__errno>
    41b2:	2321      	movs	r3, #33	; 0x21
    41b4:	6003      	str	r3, [r0, #0]
    41b6:	e7ea      	b.n	418e <sqrt+0x76>
    41b8:	f000 f932 	bl	4420 <__errno>
    41bc:	9c08      	ldr	r4, [sp, #32]
    41be:	6004      	str	r4, [r0, #0]
    41c0:	e7e8      	b.n	4194 <sqrt+0x7c>
    41c2:	46c0      	nop			; (mov r8, r8)
    41c4:	46c0      	nop			; (mov r8, r8)
    41c6:	46c0      	nop			; (mov r8, r8)
	...
    41d0:	2000000d 	.word	0x2000000d
    41d4:	0000b820 	.word	0x0000b820

000041d8 <__ieee754_sqrt>:
    41d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    41da:	465f      	mov	r7, fp
    41dc:	4656      	mov	r6, sl
    41de:	464d      	mov	r5, r9
    41e0:	4644      	mov	r4, r8
    41e2:	b4f0      	push	{r4, r5, r6, r7}
    41e4:	4e6c      	ldr	r6, [pc, #432]	; (4398 <__ieee754_sqrt+0x1c0>)
    41e6:	1c0d      	adds	r5, r1, #0
    41e8:	1c37      	adds	r7, r6, #0
    41ea:	b083      	sub	sp, #12
    41ec:	1c04      	adds	r4, r0, #0
    41ee:	1c02      	adds	r2, r0, #0
    41f0:	1c0b      	adds	r3, r1, #0
    41f2:	402f      	ands	r7, r5
    41f4:	42b7      	cmp	r7, r6
    41f6:	d100      	bne.n	41fa <__ieee754_sqrt+0x22>
    41f8:	e0ad      	b.n	4356 <__ieee754_sqrt+0x17e>
    41fa:	2900      	cmp	r1, #0
    41fc:	dc00      	bgt.n	4200 <__ieee754_sqrt+0x28>
    41fe:	e08b      	b.n	4318 <__ieee754_sqrt+0x140>
    4200:	152f      	asrs	r7, r5, #20
    4202:	d100      	bne.n	4206 <__ieee754_sqrt+0x2e>
    4204:	e094      	b.n	4330 <__ieee754_sqrt+0x158>
    4206:	4d65      	ldr	r5, [pc, #404]	; (439c <__ieee754_sqrt+0x1c4>)
    4208:	0309      	lsls	r1, r1, #12
    420a:	2380      	movs	r3, #128	; 0x80
    420c:	0b09      	lsrs	r1, r1, #12
    420e:	035b      	lsls	r3, r3, #13
    4210:	197f      	adds	r7, r7, r5
    4212:	430b      	orrs	r3, r1
    4214:	07fe      	lsls	r6, r7, #31
    4216:	d500      	bpl.n	421a <__ieee754_sqrt+0x42>
    4218:	e070      	b.n	42fc <__ieee754_sqrt+0x124>
    421a:	107f      	asrs	r7, r7, #1
    421c:	0fc2      	lsrs	r2, r0, #31
    421e:	46b8      	mov	r8, r7
    4220:	005b      	lsls	r3, r3, #1
    4222:	2700      	movs	r7, #0
    4224:	2180      	movs	r1, #128	; 0x80
    4226:	189b      	adds	r3, r3, r2
    4228:	2416      	movs	r4, #22
    422a:	0042      	lsls	r2, r0, #1
    422c:	9700      	str	r7, [sp, #0]
    422e:	2000      	movs	r0, #0
    4230:	0389      	lsls	r1, r1, #14
    4232:	1845      	adds	r5, r0, r1
    4234:	429d      	cmp	r5, r3
    4236:	dc04      	bgt.n	4242 <__ieee754_sqrt+0x6a>
    4238:	1868      	adds	r0, r5, r1
    423a:	1b5b      	subs	r3, r3, r5
    423c:	9d00      	ldr	r5, [sp, #0]
    423e:	186d      	adds	r5, r5, r1
    4240:	9500      	str	r5, [sp, #0]
    4242:	0fd5      	lsrs	r5, r2, #31
    4244:	005b      	lsls	r3, r3, #1
    4246:	3c01      	subs	r4, #1
    4248:	195b      	adds	r3, r3, r5
    424a:	0052      	lsls	r2, r2, #1
    424c:	0849      	lsrs	r1, r1, #1
    424e:	2c00      	cmp	r4, #0
    4250:	d1ef      	bne.n	4232 <__ieee754_sqrt+0x5a>
    4252:	2180      	movs	r1, #128	; 0x80
    4254:	2600      	movs	r6, #0
    4256:	0609      	lsls	r1, r1, #24
    4258:	2520      	movs	r5, #32
    425a:	9601      	str	r6, [sp, #4]
    425c:	46b4      	mov	ip, r6
    425e:	4689      	mov	r9, r1
    4260:	e009      	b.n	4276 <__ieee754_sqrt+0x9e>
    4262:	4283      	cmp	r3, r0
    4264:	d046      	beq.n	42f4 <__ieee754_sqrt+0x11c>
    4266:	0fd4      	lsrs	r4, r2, #31
    4268:	005b      	lsls	r3, r3, #1
    426a:	3d01      	subs	r5, #1
    426c:	191b      	adds	r3, r3, r4
    426e:	0052      	lsls	r2, r2, #1
    4270:	0849      	lsrs	r1, r1, #1
    4272:	2d00      	cmp	r5, #0
    4274:	d01c      	beq.n	42b0 <__ieee754_sqrt+0xd8>
    4276:	4666      	mov	r6, ip
    4278:	198c      	adds	r4, r1, r6
    427a:	4283      	cmp	r3, r0
    427c:	ddf1      	ble.n	4262 <__ieee754_sqrt+0x8a>
    427e:	1867      	adds	r7, r4, r1
    4280:	0fe6      	lsrs	r6, r4, #31
    4282:	46bc      	mov	ip, r7
    4284:	07f6      	lsls	r6, r6, #31
    4286:	4682      	mov	sl, r0
    4288:	454e      	cmp	r6, r9
    428a:	d02c      	beq.n	42e6 <__ieee754_sqrt+0x10e>
    428c:	1a1b      	subs	r3, r3, r0
    428e:	42a2      	cmp	r2, r4
    4290:	4180      	sbcs	r0, r0
    4292:	4240      	negs	r0, r0
    4294:	9f01      	ldr	r7, [sp, #4]
    4296:	1a1b      	subs	r3, r3, r0
    4298:	1b12      	subs	r2, r2, r4
    429a:	187f      	adds	r7, r7, r1
    429c:	0fd4      	lsrs	r4, r2, #31
    429e:	005b      	lsls	r3, r3, #1
    42a0:	3d01      	subs	r5, #1
    42a2:	9701      	str	r7, [sp, #4]
    42a4:	4650      	mov	r0, sl
    42a6:	191b      	adds	r3, r3, r4
    42a8:	0052      	lsls	r2, r2, #1
    42aa:	0849      	lsrs	r1, r1, #1
    42ac:	2d00      	cmp	r5, #0
    42ae:	d1e2      	bne.n	4276 <__ieee754_sqrt+0x9e>
    42b0:	4313      	orrs	r3, r2
    42b2:	d128      	bne.n	4306 <__ieee754_sqrt+0x12e>
    42b4:	9801      	ldr	r0, [sp, #4]
    42b6:	0843      	lsrs	r3, r0, #1
    42b8:	9d00      	ldr	r5, [sp, #0]
    42ba:	4e39      	ldr	r6, [pc, #228]	; (43a0 <__ieee754_sqrt+0x1c8>)
    42bc:	106a      	asrs	r2, r5, #1
    42be:	1992      	adds	r2, r2, r6
    42c0:	07ed      	lsls	r5, r5, #31
    42c2:	d502      	bpl.n	42ca <__ieee754_sqrt+0xf2>
    42c4:	2180      	movs	r1, #128	; 0x80
    42c6:	0609      	lsls	r1, r1, #24
    42c8:	430b      	orrs	r3, r1
    42ca:	4640      	mov	r0, r8
    42cc:	0507      	lsls	r7, r0, #20
    42ce:	18b9      	adds	r1, r7, r2
    42d0:	1c1c      	adds	r4, r3, #0
    42d2:	1c0d      	adds	r5, r1, #0
    42d4:	1c20      	adds	r0, r4, #0
    42d6:	1c29      	adds	r1, r5, #0
    42d8:	b003      	add	sp, #12
    42da:	bc3c      	pop	{r2, r3, r4, r5}
    42dc:	4690      	mov	r8, r2
    42de:	4699      	mov	r9, r3
    42e0:	46a2      	mov	sl, r4
    42e2:	46ab      	mov	fp, r5
    42e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    42e6:	0fff      	lsrs	r7, r7, #31
    42e8:	07ff      	lsls	r7, r7, #31
    42ea:	427e      	negs	r6, r7
    42ec:	417e      	adcs	r6, r7
    42ee:	46b2      	mov	sl, r6
    42f0:	4482      	add	sl, r0
    42f2:	e7cb      	b.n	428c <__ieee754_sqrt+0xb4>
    42f4:	4294      	cmp	r4, r2
    42f6:	d9c2      	bls.n	427e <__ieee754_sqrt+0xa6>
    42f8:	1c18      	adds	r0, r3, #0
    42fa:	e7b4      	b.n	4266 <__ieee754_sqrt+0x8e>
    42fc:	0fc2      	lsrs	r2, r0, #31
    42fe:	005b      	lsls	r3, r3, #1
    4300:	189b      	adds	r3, r3, r2
    4302:	0040      	lsls	r0, r0, #1
    4304:	e789      	b.n	421a <__ieee754_sqrt+0x42>
    4306:	9901      	ldr	r1, [sp, #4]
    4308:	3101      	adds	r1, #1
    430a:	d02f      	beq.n	436c <__ieee754_sqrt+0x194>
    430c:	9c01      	ldr	r4, [sp, #4]
    430e:	2301      	movs	r3, #1
    4310:	4023      	ands	r3, r4
    4312:	191b      	adds	r3, r3, r4
    4314:	085b      	lsrs	r3, r3, #1
    4316:	e7cf      	b.n	42b8 <__ieee754_sqrt+0xe0>
    4318:	006b      	lsls	r3, r5, #1
    431a:	085b      	lsrs	r3, r3, #1
    431c:	431a      	orrs	r2, r3
    431e:	d0d9      	beq.n	42d4 <__ieee754_sqrt+0xfc>
    4320:	2700      	movs	r7, #0
    4322:	2900      	cmp	r1, #0
    4324:	d12b      	bne.n	437e <__ieee754_sqrt+0x1a6>
    4326:	0ac1      	lsrs	r1, r0, #11
    4328:	3f15      	subs	r7, #21
    432a:	0540      	lsls	r0, r0, #21
    432c:	2900      	cmp	r1, #0
    432e:	d0fa      	beq.n	4326 <__ieee754_sqrt+0x14e>
    4330:	2280      	movs	r2, #128	; 0x80
    4332:	0352      	lsls	r2, r2, #13
    4334:	4211      	tst	r1, r2
    4336:	d11e      	bne.n	4376 <__ieee754_sqrt+0x19e>
    4338:	2300      	movs	r3, #0
    433a:	0049      	lsls	r1, r1, #1
    433c:	3301      	adds	r3, #1
    433e:	4211      	tst	r1, r2
    4340:	d0fb      	beq.n	433a <__ieee754_sqrt+0x162>
    4342:	2401      	movs	r4, #1
    4344:	2220      	movs	r2, #32
    4346:	1ae4      	subs	r4, r4, r3
    4348:	1ad2      	subs	r2, r2, r3
    434a:	193f      	adds	r7, r7, r4
    434c:	1c04      	adds	r4, r0, #0
    434e:	40d4      	lsrs	r4, r2
    4350:	4321      	orrs	r1, r4
    4352:	4098      	lsls	r0, r3
    4354:	e757      	b.n	4206 <__ieee754_sqrt+0x2e>
    4356:	1c20      	adds	r0, r4, #0
    4358:	1c29      	adds	r1, r5, #0
    435a:	f005 ff85 	bl	a268 <__aeabi_dmul>
    435e:	1c22      	adds	r2, r4, #0
    4360:	1c2b      	adds	r3, r5, #0
    4362:	f004 fff5 	bl	9350 <__aeabi_dadd>
    4366:	1c04      	adds	r4, r0, #0
    4368:	1c0d      	adds	r5, r1, #0
    436a:	e7b3      	b.n	42d4 <__ieee754_sqrt+0xfc>
    436c:	9a00      	ldr	r2, [sp, #0]
    436e:	2300      	movs	r3, #0
    4370:	3201      	adds	r2, #1
    4372:	9200      	str	r2, [sp, #0]
    4374:	e7a0      	b.n	42b8 <__ieee754_sqrt+0xe0>
    4376:	2220      	movs	r2, #32
    4378:	2401      	movs	r4, #1
    437a:	2300      	movs	r3, #0
    437c:	e7e5      	b.n	434a <__ieee754_sqrt+0x172>
    437e:	1c22      	adds	r2, r4, #0
    4380:	1c2b      	adds	r3, r5, #0
    4382:	1c20      	adds	r0, r4, #0
    4384:	1c29      	adds	r1, r5, #0
    4386:	f006 f9ff 	bl	a788 <__aeabi_dsub>
    438a:	1c02      	adds	r2, r0, #0
    438c:	1c0b      	adds	r3, r1, #0
    438e:	f005 fb01 	bl	9994 <__aeabi_ddiv>
    4392:	1c04      	adds	r4, r0, #0
    4394:	1c0d      	adds	r5, r1, #0
    4396:	e79d      	b.n	42d4 <__ieee754_sqrt+0xfc>
    4398:	7ff00000 	.word	0x7ff00000
    439c:	fffffc01 	.word	0xfffffc01
    43a0:	3fe00000 	.word	0x3fe00000

000043a4 <__fpclassifyd>:
    43a4:	1c0b      	adds	r3, r1, #0
    43a6:	1c01      	adds	r1, r0, #0
    43a8:	1c02      	adds	r2, r0, #0
    43aa:	b530      	push	{r4, r5, lr}
    43ac:	4319      	orrs	r1, r3
    43ae:	2002      	movs	r0, #2
    43b0:	2900      	cmp	r1, #0
    43b2:	d100      	bne.n	43b6 <__fpclassifyd+0x12>
    43b4:	bd30      	pop	{r4, r5, pc}
    43b6:	2180      	movs	r1, #128	; 0x80
    43b8:	0609      	lsls	r1, r1, #24
    43ba:	428b      	cmp	r3, r1
    43bc:	d016      	beq.n	43ec <__fpclassifyd+0x48>
    43be:	490d      	ldr	r1, [pc, #52]	; (43f4 <__fpclassifyd+0x50>)
    43c0:	2004      	movs	r0, #4
    43c2:	185c      	adds	r4, r3, r1
    43c4:	490c      	ldr	r1, [pc, #48]	; (43f8 <__fpclassifyd+0x54>)
    43c6:	428c      	cmp	r4, r1
    43c8:	d9f4      	bls.n	43b4 <__fpclassifyd+0x10>
    43ca:	4d0c      	ldr	r5, [pc, #48]	; (43fc <__fpclassifyd+0x58>)
    43cc:	195c      	adds	r4, r3, r5
    43ce:	428c      	cmp	r4, r1
    43d0:	d9f0      	bls.n	43b4 <__fpclassifyd+0x10>
    43d2:	4c0b      	ldr	r4, [pc, #44]	; (4400 <__fpclassifyd+0x5c>)
    43d4:	0059      	lsls	r1, r3, #1
    43d6:	0849      	lsrs	r1, r1, #1
    43d8:	2003      	movs	r0, #3
    43da:	42a1      	cmp	r1, r4
    43dc:	d9ea      	bls.n	43b4 <__fpclassifyd+0x10>
    43de:	4c07      	ldr	r4, [pc, #28]	; (43fc <__fpclassifyd+0x58>)
    43e0:	2000      	movs	r0, #0
    43e2:	42a1      	cmp	r1, r4
    43e4:	d1e6      	bne.n	43b4 <__fpclassifyd+0x10>
    43e6:	4250      	negs	r0, r2
    43e8:	4150      	adcs	r0, r2
    43ea:	e7e3      	b.n	43b4 <__fpclassifyd+0x10>
    43ec:	2a00      	cmp	r2, #0
    43ee:	d0e1      	beq.n	43b4 <__fpclassifyd+0x10>
    43f0:	e7ef      	b.n	43d2 <__fpclassifyd+0x2e>
    43f2:	46c0      	nop			; (mov r8, r8)
    43f4:	fff00000 	.word	0xfff00000
    43f8:	7fdfffff 	.word	0x7fdfffff
    43fc:	7ff00000 	.word	0x7ff00000
    4400:	000fffff 	.word	0x000fffff

00004404 <matherr>:
    4404:	2000      	movs	r0, #0
    4406:	4770      	bx	lr

00004408 <atof>:
    4408:	b508      	push	{r3, lr}
    440a:	2100      	movs	r1, #0
    440c:	f000 ff74 	bl	52f8 <strtod>
    4410:	bd08      	pop	{r3, pc}

00004412 <atoi>:
    4412:	b508      	push	{r3, lr}
    4414:	2100      	movs	r1, #0
    4416:	220a      	movs	r2, #10
    4418:	f001 f804 	bl	5424 <strtol>
    441c:	bd08      	pop	{r3, pc}
	...

00004420 <__errno>:
    4420:	4b01      	ldr	r3, [pc, #4]	; (4428 <__errno+0x8>)
    4422:	6818      	ldr	r0, [r3, #0]
    4424:	4770      	bx	lr
    4426:	46c0      	nop			; (mov r8, r8)
    4428:	20000070 	.word	0x20000070

0000442c <__libc_init_array>:
    442c:	b570      	push	{r4, r5, r6, lr}
    442e:	4b0e      	ldr	r3, [pc, #56]	; (4468 <__libc_init_array+0x3c>)
    4430:	4d0e      	ldr	r5, [pc, #56]	; (446c <__libc_init_array+0x40>)
    4432:	2400      	movs	r4, #0
    4434:	1aed      	subs	r5, r5, r3
    4436:	10ad      	asrs	r5, r5, #2
    4438:	1c1e      	adds	r6, r3, #0
    443a:	42ac      	cmp	r4, r5
    443c:	d004      	beq.n	4448 <__libc_init_array+0x1c>
    443e:	00a3      	lsls	r3, r4, #2
    4440:	58f3      	ldr	r3, [r6, r3]
    4442:	4798      	blx	r3
    4444:	3401      	adds	r4, #1
    4446:	e7f8      	b.n	443a <__libc_init_array+0xe>
    4448:	f007 fbf8 	bl	bc3c <_init>
    444c:	4b08      	ldr	r3, [pc, #32]	; (4470 <__libc_init_array+0x44>)
    444e:	4d09      	ldr	r5, [pc, #36]	; (4474 <__libc_init_array+0x48>)
    4450:	2400      	movs	r4, #0
    4452:	1aed      	subs	r5, r5, r3
    4454:	10ad      	asrs	r5, r5, #2
    4456:	1c1e      	adds	r6, r3, #0
    4458:	42ac      	cmp	r4, r5
    445a:	d004      	beq.n	4466 <__libc_init_array+0x3a>
    445c:	00a3      	lsls	r3, r4, #2
    445e:	58f3      	ldr	r3, [r6, r3]
    4460:	4798      	blx	r3
    4462:	3401      	adds	r4, #1
    4464:	e7f8      	b.n	4458 <__libc_init_array+0x2c>
    4466:	bd70      	pop	{r4, r5, r6, pc}
    4468:	0000bc48 	.word	0x0000bc48
    446c:	0000bc48 	.word	0x0000bc48
    4470:	0000bc48 	.word	0x0000bc48
    4474:	0000bc4c 	.word	0x0000bc4c

00004478 <memcpy>:
    4478:	b510      	push	{r4, lr}
    447a:	2300      	movs	r3, #0
    447c:	4293      	cmp	r3, r2
    447e:	d003      	beq.n	4488 <memcpy+0x10>
    4480:	5ccc      	ldrb	r4, [r1, r3]
    4482:	54c4      	strb	r4, [r0, r3]
    4484:	3301      	adds	r3, #1
    4486:	e7f9      	b.n	447c <memcpy+0x4>
    4488:	bd10      	pop	{r4, pc}

0000448a <memset>:
    448a:	1c03      	adds	r3, r0, #0
    448c:	1882      	adds	r2, r0, r2
    448e:	4293      	cmp	r3, r2
    4490:	d002      	beq.n	4498 <memset+0xe>
    4492:	7019      	strb	r1, [r3, #0]
    4494:	3301      	adds	r3, #1
    4496:	e7fa      	b.n	448e <memset+0x4>
    4498:	4770      	bx	lr
	...

0000449c <iprintf>:
    449c:	b40f      	push	{r0, r1, r2, r3}
    449e:	4b0b      	ldr	r3, [pc, #44]	; (44cc <iprintf+0x30>)
    44a0:	b513      	push	{r0, r1, r4, lr}
    44a2:	681c      	ldr	r4, [r3, #0]
    44a4:	2c00      	cmp	r4, #0
    44a6:	d005      	beq.n	44b4 <iprintf+0x18>
    44a8:	69a3      	ldr	r3, [r4, #24]
    44aa:	2b00      	cmp	r3, #0
    44ac:	d102      	bne.n	44b4 <iprintf+0x18>
    44ae:	1c20      	adds	r0, r4, #0
    44b0:	f002 fd88 	bl	6fc4 <__sinit>
    44b4:	ab05      	add	r3, sp, #20
    44b6:	68a1      	ldr	r1, [r4, #8]
    44b8:	1c20      	adds	r0, r4, #0
    44ba:	9a04      	ldr	r2, [sp, #16]
    44bc:	9301      	str	r3, [sp, #4]
    44be:	f000 ffe7 	bl	5490 <_vfiprintf_r>
    44c2:	bc16      	pop	{r1, r2, r4}
    44c4:	bc08      	pop	{r3}
    44c6:	b004      	add	sp, #16
    44c8:	4718      	bx	r3
    44ca:	46c0      	nop			; (mov r8, r8)
    44cc:	20000070 	.word	0x20000070

000044d0 <setbuf>:
    44d0:	b508      	push	{r3, lr}
    44d2:	424a      	negs	r2, r1
    44d4:	414a      	adcs	r2, r1
    44d6:	2380      	movs	r3, #128	; 0x80
    44d8:	0052      	lsls	r2, r2, #1
    44da:	00db      	lsls	r3, r3, #3
    44dc:	f000 f802 	bl	44e4 <setvbuf>
    44e0:	bd08      	pop	{r3, pc}
	...

000044e4 <setvbuf>:
    44e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    44e6:	1c1e      	adds	r6, r3, #0
    44e8:	4b3c      	ldr	r3, [pc, #240]	; (45dc <setvbuf+0xf8>)
    44ea:	1c04      	adds	r4, r0, #0
    44ec:	681d      	ldr	r5, [r3, #0]
    44ee:	1c0f      	adds	r7, r1, #0
    44f0:	9201      	str	r2, [sp, #4]
    44f2:	2d00      	cmp	r5, #0
    44f4:	d005      	beq.n	4502 <setvbuf+0x1e>
    44f6:	69aa      	ldr	r2, [r5, #24]
    44f8:	2a00      	cmp	r2, #0
    44fa:	d102      	bne.n	4502 <setvbuf+0x1e>
    44fc:	1c28      	adds	r0, r5, #0
    44fe:	f002 fd61 	bl	6fc4 <__sinit>
    4502:	4b37      	ldr	r3, [pc, #220]	; (45e0 <setvbuf+0xfc>)
    4504:	429c      	cmp	r4, r3
    4506:	d101      	bne.n	450c <setvbuf+0x28>
    4508:	686c      	ldr	r4, [r5, #4]
    450a:	e008      	b.n	451e <setvbuf+0x3a>
    450c:	4b35      	ldr	r3, [pc, #212]	; (45e4 <setvbuf+0x100>)
    450e:	429c      	cmp	r4, r3
    4510:	d101      	bne.n	4516 <setvbuf+0x32>
    4512:	68ac      	ldr	r4, [r5, #8]
    4514:	e003      	b.n	451e <setvbuf+0x3a>
    4516:	4b34      	ldr	r3, [pc, #208]	; (45e8 <setvbuf+0x104>)
    4518:	429c      	cmp	r4, r3
    451a:	d100      	bne.n	451e <setvbuf+0x3a>
    451c:	68ec      	ldr	r4, [r5, #12]
    451e:	9b01      	ldr	r3, [sp, #4]
    4520:	2b02      	cmp	r3, #2
    4522:	d857      	bhi.n	45d4 <setvbuf+0xf0>
    4524:	2e00      	cmp	r6, #0
    4526:	db55      	blt.n	45d4 <setvbuf+0xf0>
    4528:	1c28      	adds	r0, r5, #0
    452a:	1c21      	adds	r1, r4, #0
    452c:	f002 fcca 	bl	6ec4 <_fflush_r>
    4530:	2300      	movs	r3, #0
    4532:	6063      	str	r3, [r4, #4]
    4534:	61a3      	str	r3, [r4, #24]
    4536:	89a3      	ldrh	r3, [r4, #12]
    4538:	061a      	lsls	r2, r3, #24
    453a:	d503      	bpl.n	4544 <setvbuf+0x60>
    453c:	1c28      	adds	r0, r5, #0
    453e:	6921      	ldr	r1, [r4, #16]
    4540:	f003 fd3a 	bl	7fb8 <_free_r>
    4544:	89a3      	ldrh	r3, [r4, #12]
    4546:	2283      	movs	r2, #131	; 0x83
    4548:	4393      	bics	r3, r2
    454a:	81a3      	strh	r3, [r4, #12]
    454c:	9b01      	ldr	r3, [sp, #4]
    454e:	2b02      	cmp	r3, #2
    4550:	d013      	beq.n	457a <setvbuf+0x96>
    4552:	2f00      	cmp	r7, #0
    4554:	d125      	bne.n	45a2 <setvbuf+0xbe>
    4556:	2e00      	cmp	r6, #0
    4558:	d101      	bne.n	455e <setvbuf+0x7a>
    455a:	2680      	movs	r6, #128	; 0x80
    455c:	00f6      	lsls	r6, r6, #3
    455e:	1c30      	adds	r0, r6, #0
    4560:	f003 f908 	bl	7774 <malloc>
    4564:	1e07      	subs	r7, r0, #0
    4566:	d118      	bne.n	459a <setvbuf+0xb6>
    4568:	2080      	movs	r0, #128	; 0x80
    456a:	00c0      	lsls	r0, r0, #3
    456c:	f003 f902 	bl	7774 <malloc>
    4570:	1e07      	subs	r7, r0, #0
    4572:	d110      	bne.n	4596 <setvbuf+0xb2>
    4574:	2001      	movs	r0, #1
    4576:	4240      	negs	r0, r0
    4578:	e000      	b.n	457c <setvbuf+0x98>
    457a:	2000      	movs	r0, #0
    457c:	89a3      	ldrh	r3, [r4, #12]
    457e:	2202      	movs	r2, #2
    4580:	4313      	orrs	r3, r2
    4582:	81a3      	strh	r3, [r4, #12]
    4584:	2300      	movs	r3, #0
    4586:	60a3      	str	r3, [r4, #8]
    4588:	1c23      	adds	r3, r4, #0
    458a:	3347      	adds	r3, #71	; 0x47
    458c:	6023      	str	r3, [r4, #0]
    458e:	6123      	str	r3, [r4, #16]
    4590:	2301      	movs	r3, #1
    4592:	6163      	str	r3, [r4, #20]
    4594:	e020      	b.n	45d8 <setvbuf+0xf4>
    4596:	2680      	movs	r6, #128	; 0x80
    4598:	00f6      	lsls	r6, r6, #3
    459a:	89a3      	ldrh	r3, [r4, #12]
    459c:	2280      	movs	r2, #128	; 0x80
    459e:	4313      	orrs	r3, r2
    45a0:	81a3      	strh	r3, [r4, #12]
    45a2:	9a01      	ldr	r2, [sp, #4]
    45a4:	2a01      	cmp	r2, #1
    45a6:	d104      	bne.n	45b2 <setvbuf+0xce>
    45a8:	89a3      	ldrh	r3, [r4, #12]
    45aa:	4313      	orrs	r3, r2
    45ac:	81a3      	strh	r3, [r4, #12]
    45ae:	4273      	negs	r3, r6
    45b0:	61a3      	str	r3, [r4, #24]
    45b2:	4b0e      	ldr	r3, [pc, #56]	; (45ec <setvbuf+0x108>)
    45b4:	2000      	movs	r0, #0
    45b6:	62ab      	str	r3, [r5, #40]	; 0x28
    45b8:	89a3      	ldrh	r3, [r4, #12]
    45ba:	6027      	str	r7, [r4, #0]
    45bc:	6127      	str	r7, [r4, #16]
    45be:	6166      	str	r6, [r4, #20]
    45c0:	071a      	lsls	r2, r3, #28
    45c2:	d509      	bpl.n	45d8 <setvbuf+0xf4>
    45c4:	2203      	movs	r2, #3
    45c6:	4013      	ands	r3, r2
    45c8:	425a      	negs	r2, r3
    45ca:	4153      	adcs	r3, r2
    45cc:	425b      	negs	r3, r3
    45ce:	401e      	ands	r6, r3
    45d0:	60a6      	str	r6, [r4, #8]
    45d2:	e001      	b.n	45d8 <setvbuf+0xf4>
    45d4:	2001      	movs	r0, #1
    45d6:	4240      	negs	r0, r0
    45d8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    45da:	46c0      	nop			; (mov r8, r8)
    45dc:	20000070 	.word	0x20000070
    45e0:	0000b9d4 	.word	0x0000b9d4
    45e4:	0000b9f4 	.word	0x0000b9f4
    45e8:	0000ba14 	.word	0x0000ba14
    45ec:	00006f1d 	.word	0x00006f1d

000045f0 <strchr>:
    45f0:	b2c9      	uxtb	r1, r1
    45f2:	7803      	ldrb	r3, [r0, #0]
    45f4:	2b00      	cmp	r3, #0
    45f6:	d003      	beq.n	4600 <strchr+0x10>
    45f8:	428b      	cmp	r3, r1
    45fa:	d004      	beq.n	4606 <strchr+0x16>
    45fc:	3001      	adds	r0, #1
    45fe:	e7f8      	b.n	45f2 <strchr+0x2>
    4600:	2900      	cmp	r1, #0
    4602:	d000      	beq.n	4606 <strchr+0x16>
    4604:	1c18      	adds	r0, r3, #0
    4606:	4770      	bx	lr

00004608 <strcmp>:
    4608:	7802      	ldrb	r2, [r0, #0]
    460a:	780b      	ldrb	r3, [r1, #0]
    460c:	3001      	adds	r0, #1
    460e:	3101      	adds	r1, #1
    4610:	2a00      	cmp	r2, #0
    4612:	d001      	beq.n	4618 <strcmp+0x10>
    4614:	429a      	cmp	r2, r3
    4616:	d0f7      	beq.n	4608 <strcmp>
    4618:	1ad0      	subs	r0, r2, r3
    461a:	4770      	bx	lr

0000461c <strlen>:
    461c:	2300      	movs	r3, #0
    461e:	5cc2      	ldrb	r2, [r0, r3]
    4620:	3301      	adds	r3, #1
    4622:	2a00      	cmp	r2, #0
    4624:	d1fb      	bne.n	461e <strlen+0x2>
    4626:	1e58      	subs	r0, r3, #1
    4628:	4770      	bx	lr

0000462a <strncpy>:
    462a:	b530      	push	{r4, r5, lr}
    462c:	1c03      	adds	r3, r0, #0
    462e:	2a00      	cmp	r2, #0
    4630:	d007      	beq.n	4642 <strncpy+0x18>
    4632:	780c      	ldrb	r4, [r1, #0]
    4634:	3301      	adds	r3, #1
    4636:	1e5d      	subs	r5, r3, #1
    4638:	3a01      	subs	r2, #1
    463a:	702c      	strb	r4, [r5, #0]
    463c:	3101      	adds	r1, #1
    463e:	2c00      	cmp	r4, #0
    4640:	d1f5      	bne.n	462e <strncpy+0x4>
    4642:	189a      	adds	r2, r3, r2
    4644:	4293      	cmp	r3, r2
    4646:	d003      	beq.n	4650 <strncpy+0x26>
    4648:	2100      	movs	r1, #0
    464a:	7019      	strb	r1, [r3, #0]
    464c:	3301      	adds	r3, #1
    464e:	e7f9      	b.n	4644 <strncpy+0x1a>
    4650:	bd30      	pop	{r4, r5, pc}

00004652 <match>:
    4652:	b530      	push	{r4, r5, lr}
    4654:	6802      	ldr	r2, [r0, #0]
    4656:	780c      	ldrb	r4, [r1, #0]
    4658:	3201      	adds	r2, #1
    465a:	2c00      	cmp	r4, #0
    465c:	d00a      	beq.n	4674 <match+0x22>
    465e:	7813      	ldrb	r3, [r2, #0]
    4660:	1c1d      	adds	r5, r3, #0
    4662:	3d41      	subs	r5, #65	; 0x41
    4664:	2d19      	cmp	r5, #25
    4666:	d800      	bhi.n	466a <match+0x18>
    4668:	3320      	adds	r3, #32
    466a:	3101      	adds	r1, #1
    466c:	42a3      	cmp	r3, r4
    466e:	d0f2      	beq.n	4656 <match+0x4>
    4670:	2000      	movs	r0, #0
    4672:	e001      	b.n	4678 <match+0x26>
    4674:	6002      	str	r2, [r0, #0]
    4676:	2001      	movs	r0, #1
    4678:	bd30      	pop	{r4, r5, pc}
	...

0000467c <sulp>:
    467c:	b570      	push	{r4, r5, r6, lr}
    467e:	1c16      	adds	r6, r2, #0
    4680:	1c0d      	adds	r5, r1, #0
    4682:	f003 fb63 	bl	7d4c <__ulp>
    4686:	2e00      	cmp	r6, #0
    4688:	d00b      	beq.n	46a2 <sulp+0x26>
    468a:	006b      	lsls	r3, r5, #1
    468c:	0d5b      	lsrs	r3, r3, #21
    468e:	226b      	movs	r2, #107	; 0x6b
    4690:	1ad3      	subs	r3, r2, r3
    4692:	2b00      	cmp	r3, #0
    4694:	dd05      	ble.n	46a2 <sulp+0x26>
    4696:	4d03      	ldr	r5, [pc, #12]	; (46a4 <sulp+0x28>)
    4698:	051c      	lsls	r4, r3, #20
    469a:	1963      	adds	r3, r4, r5
    469c:	2200      	movs	r2, #0
    469e:	f005 fde3 	bl	a268 <__aeabi_dmul>
    46a2:	bd70      	pop	{r4, r5, r6, pc}
    46a4:	3ff00000 	.word	0x3ff00000

000046a8 <_strtod_r>:
    46a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    46aa:	4fbe      	ldr	r7, [pc, #760]	; (49a4 <_strtod_r+0x2fc>)
    46ac:	4ebc      	ldr	r6, [pc, #752]	; (49a0 <_strtod_r+0x2f8>)
    46ae:	b0a1      	sub	sp, #132	; 0x84
    46b0:	2300      	movs	r3, #0
    46b2:	9008      	str	r0, [sp, #32]
    46b4:	910a      	str	r1, [sp, #40]	; 0x28
    46b6:	9219      	str	r2, [sp, #100]	; 0x64
    46b8:	931c      	str	r3, [sp, #112]	; 0x70
    46ba:	911b      	str	r1, [sp, #108]	; 0x6c
    46bc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    46be:	7813      	ldrb	r3, [r2, #0]
    46c0:	2b0d      	cmp	r3, #13
    46c2:	d805      	bhi.n	46d0 <_strtod_r+0x28>
    46c4:	2b09      	cmp	r3, #9
    46c6:	d215      	bcs.n	46f4 <_strtod_r+0x4c>
    46c8:	2b00      	cmp	r3, #0
    46ca:	d100      	bne.n	46ce <_strtod_r+0x26>
    46cc:	e1c1      	b.n	4a52 <_strtod_r+0x3aa>
    46ce:	e014      	b.n	46fa <_strtod_r+0x52>
    46d0:	2b2b      	cmp	r3, #43	; 0x2b
    46d2:	d007      	beq.n	46e4 <_strtod_r+0x3c>
    46d4:	2b2d      	cmp	r3, #45	; 0x2d
    46d6:	d002      	beq.n	46de <_strtod_r+0x36>
    46d8:	2b20      	cmp	r3, #32
    46da:	d10e      	bne.n	46fa <_strtod_r+0x52>
    46dc:	e00a      	b.n	46f4 <_strtod_r+0x4c>
    46de:	2401      	movs	r4, #1
    46e0:	9416      	str	r4, [sp, #88]	; 0x58
    46e2:	e001      	b.n	46e8 <_strtod_r+0x40>
    46e4:	2500      	movs	r5, #0
    46e6:	9516      	str	r5, [sp, #88]	; 0x58
    46e8:	1c53      	adds	r3, r2, #1
    46ea:	931b      	str	r3, [sp, #108]	; 0x6c
    46ec:	7853      	ldrb	r3, [r2, #1]
    46ee:	2b00      	cmp	r3, #0
    46f0:	d105      	bne.n	46fe <_strtod_r+0x56>
    46f2:	e1ae      	b.n	4a52 <_strtod_r+0x3aa>
    46f4:	3201      	adds	r2, #1
    46f6:	921b      	str	r2, [sp, #108]	; 0x6c
    46f8:	e7e0      	b.n	46bc <_strtod_r+0x14>
    46fa:	2400      	movs	r4, #0
    46fc:	9416      	str	r4, [sp, #88]	; 0x58
    46fe:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    4700:	2400      	movs	r4, #0
    4702:	782b      	ldrb	r3, [r5, #0]
    4704:	940d      	str	r4, [sp, #52]	; 0x34
    4706:	2b30      	cmp	r3, #48	; 0x30
    4708:	d15a      	bne.n	47c0 <_strtod_r+0x118>
    470a:	786b      	ldrb	r3, [r5, #1]
    470c:	2b58      	cmp	r3, #88	; 0x58
    470e:	d001      	beq.n	4714 <_strtod_r+0x6c>
    4710:	2b78      	cmp	r3, #120	; 0x78
    4712:	d149      	bne.n	47a8 <_strtod_r+0x100>
    4714:	9c16      	ldr	r4, [sp, #88]	; 0x58
    4716:	ab1c      	add	r3, sp, #112	; 0x70
    4718:	9300      	str	r3, [sp, #0]
    471a:	9401      	str	r4, [sp, #4]
    471c:	9808      	ldr	r0, [sp, #32]
    471e:	a91b      	add	r1, sp, #108	; 0x6c
    4720:	4aa1      	ldr	r2, [pc, #644]	; (49a8 <_strtod_r+0x300>)
    4722:	ab1d      	add	r3, sp, #116	; 0x74
    4724:	f002 fd09 	bl	713a <__gethex>
    4728:	2407      	movs	r4, #7
    472a:	9007      	str	r0, [sp, #28]
    472c:	4004      	ands	r4, r0
    472e:	d101      	bne.n	4734 <_strtod_r+0x8c>
    4730:	f000 fdb0 	bl	5294 <_strtod_r+0xbec>
    4734:	2c06      	cmp	r4, #6
    4736:	d102      	bne.n	473e <_strtod_r+0x96>
    4738:	3501      	adds	r5, #1
    473a:	951b      	str	r5, [sp, #108]	; 0x6c
    473c:	e18b      	b.n	4a56 <_strtod_r+0x3ae>
    473e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    4740:	2a00      	cmp	r2, #0
    4742:	d007      	beq.n	4754 <_strtod_r+0xac>
    4744:	a81e      	add	r0, sp, #120	; 0x78
    4746:	2135      	movs	r1, #53	; 0x35
    4748:	f003 fbf0 	bl	7f2c <__copybits>
    474c:	9808      	ldr	r0, [sp, #32]
    474e:	991c      	ldr	r1, [sp, #112]	; 0x70
    4750:	f003 f85d 	bl	780e <_Bfree>
    4754:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    4756:	2c06      	cmp	r4, #6
    4758:	d81c      	bhi.n	4794 <_strtod_r+0xec>
    475a:	1c20      	adds	r0, r4, #0
    475c:	f003 fdae 	bl	82bc <__gnu_thumb1_case_uqi>
    4760:	14070a04 	.word	0x14070a04
    4764:	0a17      	.short	0x0a17
    4766:	04          	.byte	0x04
    4767:	00          	.byte	0x00
    4768:	2700      	movs	r7, #0
    476a:	1c3e      	adds	r6, r7, #0
    476c:	e012      	b.n	4794 <_strtod_r+0xec>
    476e:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    4770:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    4772:	e00f      	b.n	4794 <_strtod_r+0xec>
    4774:	488d      	ldr	r0, [pc, #564]	; (49ac <_strtod_r+0x304>)
    4776:	4a8e      	ldr	r2, [pc, #568]	; (49b0 <_strtod_r+0x308>)
    4778:	181b      	adds	r3, r3, r0
    477a:	991f      	ldr	r1, [sp, #124]	; 0x7c
    477c:	051b      	lsls	r3, r3, #20
    477e:	400a      	ands	r2, r1
    4780:	1c1f      	adds	r7, r3, #0
    4782:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    4784:	4317      	orrs	r7, r2
    4786:	e005      	b.n	4794 <_strtod_r+0xec>
    4788:	4f8a      	ldr	r7, [pc, #552]	; (49b4 <_strtod_r+0x30c>)
    478a:	2600      	movs	r6, #0
    478c:	e002      	b.n	4794 <_strtod_r+0xec>
    478e:	2301      	movs	r3, #1
    4790:	4f89      	ldr	r7, [pc, #548]	; (49b8 <_strtod_r+0x310>)
    4792:	425e      	negs	r6, r3
    4794:	9c07      	ldr	r4, [sp, #28]
    4796:	0724      	lsls	r4, r4, #28
    4798:	d401      	bmi.n	479e <_strtod_r+0xf6>
    479a:	f000 fd7b 	bl	5294 <_strtod_r+0xbec>
    479e:	2380      	movs	r3, #128	; 0x80
    47a0:	061b      	lsls	r3, r3, #24
    47a2:	431f      	orrs	r7, r3
    47a4:	f000 fd76 	bl	5294 <_strtod_r+0xbec>
    47a8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    47aa:	1c5a      	adds	r2, r3, #1
    47ac:	921b      	str	r2, [sp, #108]	; 0x6c
    47ae:	785b      	ldrb	r3, [r3, #1]
    47b0:	2b30      	cmp	r3, #48	; 0x30
    47b2:	d0f9      	beq.n	47a8 <_strtod_r+0x100>
    47b4:	2b00      	cmp	r3, #0
    47b6:	d101      	bne.n	47bc <_strtod_r+0x114>
    47b8:	f000 fd6c 	bl	5294 <_strtod_r+0xbec>
    47bc:	2501      	movs	r5, #1
    47be:	950d      	str	r5, [sp, #52]	; 0x34
    47c0:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    47c2:	2500      	movs	r5, #0
    47c4:	9410      	str	r4, [sp, #64]	; 0x40
    47c6:	950b      	str	r5, [sp, #44]	; 0x2c
    47c8:	950e      	str	r5, [sp, #56]	; 0x38
    47ca:	9509      	str	r5, [sp, #36]	; 0x24
    47cc:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    47ce:	7825      	ldrb	r5, [r4, #0]
    47d0:	1c2b      	adds	r3, r5, #0
    47d2:	3b30      	subs	r3, #48	; 0x30
    47d4:	b2da      	uxtb	r2, r3
    47d6:	2a09      	cmp	r2, #9
    47d8:	d812      	bhi.n	4800 <_strtod_r+0x158>
    47da:	9d09      	ldr	r5, [sp, #36]	; 0x24
    47dc:	220a      	movs	r2, #10
    47de:	2d08      	cmp	r5, #8
    47e0:	dc04      	bgt.n	47ec <_strtod_r+0x144>
    47e2:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    47e4:	436a      	muls	r2, r5
    47e6:	189b      	adds	r3, r3, r2
    47e8:	930e      	str	r3, [sp, #56]	; 0x38
    47ea:	e003      	b.n	47f4 <_strtod_r+0x14c>
    47ec:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    47ee:	436a      	muls	r2, r5
    47f0:	189b      	adds	r3, r3, r2
    47f2:	930b      	str	r3, [sp, #44]	; 0x2c
    47f4:	9d09      	ldr	r5, [sp, #36]	; 0x24
    47f6:	3401      	adds	r4, #1
    47f8:	3501      	adds	r5, #1
    47fa:	9509      	str	r5, [sp, #36]	; 0x24
    47fc:	941b      	str	r4, [sp, #108]	; 0x6c
    47fe:	e7e5      	b.n	47cc <_strtod_r+0x124>
    4800:	9808      	ldr	r0, [sp, #32]
    4802:	f002 ff63 	bl	76cc <_localeconv_r>
    4806:	6800      	ldr	r0, [r0, #0]
    4808:	9007      	str	r0, [sp, #28]
    480a:	9808      	ldr	r0, [sp, #32]
    480c:	f002 ff5e 	bl	76cc <_localeconv_r>
    4810:	6800      	ldr	r0, [r0, #0]
    4812:	f7ff ff03 	bl	461c <strlen>
    4816:	9907      	ldr	r1, [sp, #28]
    4818:	1c02      	adds	r2, r0, #0
    481a:	1c20      	adds	r0, r4, #0
    481c:	f003 fcc6 	bl	81ac <strncmp>
    4820:	1e04      	subs	r4, r0, #0
    4822:	d006      	beq.n	4832 <_strtod_r+0x18a>
    4824:	9c09      	ldr	r4, [sp, #36]	; 0x24
    4826:	2000      	movs	r0, #0
    4828:	1c2b      	adds	r3, r5, #0
    482a:	9407      	str	r4, [sp, #28]
    482c:	4684      	mov	ip, r0
    482e:	900c      	str	r0, [sp, #48]	; 0x30
    4830:	e063      	b.n	48fa <_strtod_r+0x252>
    4832:	9808      	ldr	r0, [sp, #32]
    4834:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    4836:	f002 ff49 	bl	76cc <_localeconv_r>
    483a:	6800      	ldr	r0, [r0, #0]
    483c:	f7ff feee 	bl	461c <strlen>
    4840:	182d      	adds	r5, r5, r0
    4842:	951b      	str	r5, [sp, #108]	; 0x6c
    4844:	782b      	ldrb	r3, [r5, #0]
    4846:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4848:	1e28      	subs	r0, r5, #0
    484a:	d148      	bne.n	48de <_strtod_r+0x236>
    484c:	2b30      	cmp	r3, #48	; 0x30
    484e:	d105      	bne.n	485c <_strtod_r+0x1b4>
    4850:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    4852:	3001      	adds	r0, #1
    4854:	1c5a      	adds	r2, r3, #1
    4856:	921b      	str	r2, [sp, #108]	; 0x6c
    4858:	785b      	ldrb	r3, [r3, #1]
    485a:	e7f7      	b.n	484c <_strtod_r+0x1a4>
    485c:	1c1a      	adds	r2, r3, #0
    485e:	3a31      	subs	r2, #49	; 0x31
    4860:	2a08      	cmp	r2, #8
    4862:	d845      	bhi.n	48f0 <_strtod_r+0x248>
    4864:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    4866:	4684      	mov	ip, r0
    4868:	2000      	movs	r0, #0
    486a:	9410      	str	r4, [sp, #64]	; 0x40
    486c:	9007      	str	r0, [sp, #28]
    486e:	3b30      	subs	r3, #48	; 0x30
    4870:	1c42      	adds	r2, r0, #1
    4872:	2b00      	cmp	r3, #0
    4874:	d02d      	beq.n	48d2 <_strtod_r+0x22a>
    4876:	9907      	ldr	r1, [sp, #28]
    4878:	4494      	add	ip, r2
    487a:	9d07      	ldr	r5, [sp, #28]
    487c:	3101      	adds	r1, #1
    487e:	1b4c      	subs	r4, r1, r5
    4880:	4294      	cmp	r4, r2
    4882:	da0e      	bge.n	48a2 <_strtod_r+0x1fa>
    4884:	1e4c      	subs	r4, r1, #1
    4886:	2c08      	cmp	r4, #8
    4888:	dc04      	bgt.n	4894 <_strtod_r+0x1ec>
    488a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    488c:	240a      	movs	r4, #10
    488e:	4365      	muls	r5, r4
    4890:	950e      	str	r5, [sp, #56]	; 0x38
    4892:	e7f2      	b.n	487a <_strtod_r+0x1d2>
    4894:	2910      	cmp	r1, #16
    4896:	dcf0      	bgt.n	487a <_strtod_r+0x1d2>
    4898:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    489a:	240a      	movs	r4, #10
    489c:	4365      	muls	r5, r4
    489e:	950b      	str	r5, [sp, #44]	; 0x2c
    48a0:	e7eb      	b.n	487a <_strtod_r+0x1d2>
    48a2:	43c2      	mvns	r2, r0
    48a4:	17d2      	asrs	r2, r2, #31
    48a6:	4010      	ands	r0, r2
    48a8:	1828      	adds	r0, r5, r0
    48aa:	1c44      	adds	r4, r0, #1
    48ac:	9407      	str	r4, [sp, #28]
    48ae:	2808      	cmp	r0, #8
    48b0:	dc06      	bgt.n	48c0 <_strtod_r+0x218>
    48b2:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    48b4:	220a      	movs	r2, #10
    48b6:	436a      	muls	r2, r5
    48b8:	18d2      	adds	r2, r2, r3
    48ba:	920e      	str	r2, [sp, #56]	; 0x38
    48bc:	2200      	movs	r2, #0
    48be:	e008      	b.n	48d2 <_strtod_r+0x22a>
    48c0:	9c07      	ldr	r4, [sp, #28]
    48c2:	2200      	movs	r2, #0
    48c4:	2c10      	cmp	r4, #16
    48c6:	dc04      	bgt.n	48d2 <_strtod_r+0x22a>
    48c8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    48ca:	210a      	movs	r1, #10
    48cc:	4369      	muls	r1, r5
    48ce:	18c9      	adds	r1, r1, r3
    48d0:	910b      	str	r1, [sp, #44]	; 0x2c
    48d2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    48d4:	1c10      	adds	r0, r2, #0
    48d6:	1c59      	adds	r1, r3, #1
    48d8:	911b      	str	r1, [sp, #108]	; 0x6c
    48da:	785b      	ldrb	r3, [r3, #1]
    48dc:	e003      	b.n	48e6 <_strtod_r+0x23e>
    48de:	9d09      	ldr	r5, [sp, #36]	; 0x24
    48e0:	1c20      	adds	r0, r4, #0
    48e2:	9507      	str	r5, [sp, #28]
    48e4:	46a4      	mov	ip, r4
    48e6:	1c1a      	adds	r2, r3, #0
    48e8:	3a30      	subs	r2, #48	; 0x30
    48ea:	2a09      	cmp	r2, #9
    48ec:	d9bf      	bls.n	486e <_strtod_r+0x1c6>
    48ee:	e002      	b.n	48f6 <_strtod_r+0x24e>
    48f0:	2400      	movs	r4, #0
    48f2:	9407      	str	r4, [sp, #28]
    48f4:	46a4      	mov	ip, r4
    48f6:	2101      	movs	r1, #1
    48f8:	910c      	str	r1, [sp, #48]	; 0x30
    48fa:	2220      	movs	r2, #32
    48fc:	1c19      	adds	r1, r3, #0
    48fe:	4391      	bics	r1, r2
    4900:	2200      	movs	r2, #0
    4902:	2945      	cmp	r1, #69	; 0x45
    4904:	d15f      	bne.n	49c6 <_strtod_r+0x31e>
    4906:	9b07      	ldr	r3, [sp, #28]
    4908:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    490a:	4303      	orrs	r3, r0
    490c:	4323      	orrs	r3, r4
    490e:	4293      	cmp	r3, r2
    4910:	d100      	bne.n	4914 <_strtod_r+0x26c>
    4912:	e09e      	b.n	4a52 <_strtod_r+0x3aa>
    4914:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    4916:	1c2b      	adds	r3, r5, #0
    4918:	3301      	adds	r3, #1
    491a:	931b      	str	r3, [sp, #108]	; 0x6c
    491c:	786b      	ldrb	r3, [r5, #1]
    491e:	950a      	str	r5, [sp, #40]	; 0x28
    4920:	2b2b      	cmp	r3, #43	; 0x2b
    4922:	d003      	beq.n	492c <_strtod_r+0x284>
    4924:	2b2d      	cmp	r3, #45	; 0x2d
    4926:	d003      	beq.n	4930 <_strtod_r+0x288>
    4928:	9211      	str	r2, [sp, #68]	; 0x44
    492a:	e008      	b.n	493e <_strtod_r+0x296>
    492c:	9211      	str	r2, [sp, #68]	; 0x44
    492e:	e001      	b.n	4934 <_strtod_r+0x28c>
    4930:	2101      	movs	r1, #1
    4932:	9111      	str	r1, [sp, #68]	; 0x44
    4934:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4936:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    4938:	3302      	adds	r3, #2
    493a:	931b      	str	r3, [sp, #108]	; 0x6c
    493c:	78a3      	ldrb	r3, [r4, #2]
    493e:	1c1a      	adds	r2, r3, #0
    4940:	3a30      	subs	r2, #48	; 0x30
    4942:	2a09      	cmp	r2, #9
    4944:	d83c      	bhi.n	49c0 <_strtod_r+0x318>
    4946:	2b30      	cmp	r3, #48	; 0x30
    4948:	d104      	bne.n	4954 <_strtod_r+0x2ac>
    494a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    494c:	1c5a      	adds	r2, r3, #1
    494e:	921b      	str	r2, [sp, #108]	; 0x6c
    4950:	785b      	ldrb	r3, [r3, #1]
    4952:	e7f8      	b.n	4946 <_strtod_r+0x29e>
    4954:	1c1c      	adds	r4, r3, #0
    4956:	3c31      	subs	r4, #49	; 0x31
    4958:	2200      	movs	r2, #0
    495a:	2c08      	cmp	r4, #8
    495c:	d833      	bhi.n	49c6 <_strtod_r+0x31e>
    495e:	1c1d      	adds	r5, r3, #0
    4960:	991b      	ldr	r1, [sp, #108]	; 0x6c
    4962:	3d30      	subs	r5, #48	; 0x30
    4964:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    4966:	1c5a      	adds	r2, r3, #1
    4968:	921b      	str	r2, [sp, #108]	; 0x6c
    496a:	785b      	ldrb	r3, [r3, #1]
    496c:	1c1c      	adds	r4, r3, #0
    496e:	3c30      	subs	r4, #48	; 0x30
    4970:	2c09      	cmp	r4, #9
    4972:	d804      	bhi.n	497e <_strtod_r+0x2d6>
    4974:	220a      	movs	r2, #10
    4976:	4355      	muls	r5, r2
    4978:	18ed      	adds	r5, r5, r3
    497a:	3d30      	subs	r5, #48	; 0x30
    497c:	e7f2      	b.n	4964 <_strtod_r+0x2bc>
    497e:	1a52      	subs	r2, r2, r1
    4980:	920f      	str	r2, [sp, #60]	; 0x3c
    4982:	4c0e      	ldr	r4, [pc, #56]	; (49bc <_strtod_r+0x314>)
    4984:	990f      	ldr	r1, [sp, #60]	; 0x3c
    4986:	1c22      	adds	r2, r4, #0
    4988:	2908      	cmp	r1, #8
    498a:	dc03      	bgt.n	4994 <_strtod_r+0x2ec>
    498c:	1e2a      	subs	r2, r5, #0
    498e:	42a2      	cmp	r2, r4
    4990:	dd00      	ble.n	4994 <_strtod_r+0x2ec>
    4992:	1c22      	adds	r2, r4, #0
    4994:	9c11      	ldr	r4, [sp, #68]	; 0x44
    4996:	2c00      	cmp	r4, #0
    4998:	d015      	beq.n	49c6 <_strtod_r+0x31e>
    499a:	4252      	negs	r2, r2
    499c:	e013      	b.n	49c6 <_strtod_r+0x31e>
    499e:	46c0      	nop			; (mov r8, r8)
	...
    49a8:	0000b858 	.word	0x0000b858
    49ac:	00000433 	.word	0x00000433
    49b0:	ffefffff 	.word	0xffefffff
    49b4:	7ff00000 	.word	0x7ff00000
    49b8:	7fffffff 	.word	0x7fffffff
    49bc:	00004e1f 	.word	0x00004e1f
    49c0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    49c2:	2200      	movs	r2, #0
    49c4:	951b      	str	r5, [sp, #108]	; 0x6c
    49c6:	9c07      	ldr	r4, [sp, #28]
    49c8:	2c00      	cmp	r4, #0
    49ca:	d148      	bne.n	4a5e <_strtod_r+0x3b6>
    49cc:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    49ce:	4328      	orrs	r0, r5
    49d0:	d001      	beq.n	49d6 <_strtod_r+0x32e>
    49d2:	f000 fc5f 	bl	5294 <_strtod_r+0xbec>
    49d6:	980c      	ldr	r0, [sp, #48]	; 0x30
    49d8:	2800      	cmp	r0, #0
    49da:	d13a      	bne.n	4a52 <_strtod_r+0x3aa>
    49dc:	2b4e      	cmp	r3, #78	; 0x4e
    49de:	d01c      	beq.n	4a1a <_strtod_r+0x372>
    49e0:	dc02      	bgt.n	49e8 <_strtod_r+0x340>
    49e2:	2b49      	cmp	r3, #73	; 0x49
    49e4:	d005      	beq.n	49f2 <_strtod_r+0x34a>
    49e6:	e034      	b.n	4a52 <_strtod_r+0x3aa>
    49e8:	2b69      	cmp	r3, #105	; 0x69
    49ea:	d002      	beq.n	49f2 <_strtod_r+0x34a>
    49ec:	2b6e      	cmp	r3, #110	; 0x6e
    49ee:	d014      	beq.n	4a1a <_strtod_r+0x372>
    49f0:	e02f      	b.n	4a52 <_strtod_r+0x3aa>
    49f2:	a81b      	add	r0, sp, #108	; 0x6c
    49f4:	49a8      	ldr	r1, [pc, #672]	; (4c98 <_strtod_r+0x5f0>)
    49f6:	f7ff fe2c 	bl	4652 <match>
    49fa:	2800      	cmp	r0, #0
    49fc:	d029      	beq.n	4a52 <_strtod_r+0x3aa>
    49fe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    4a00:	a81b      	add	r0, sp, #108	; 0x6c
    4a02:	3b01      	subs	r3, #1
    4a04:	49a5      	ldr	r1, [pc, #660]	; (4c9c <_strtod_r+0x5f4>)
    4a06:	931b      	str	r3, [sp, #108]	; 0x6c
    4a08:	f7ff fe23 	bl	4652 <match>
    4a0c:	2800      	cmp	r0, #0
    4a0e:	d102      	bne.n	4a16 <_strtod_r+0x36e>
    4a10:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    4a12:	3301      	adds	r3, #1
    4a14:	931b      	str	r3, [sp, #108]	; 0x6c
    4a16:	4fa2      	ldr	r7, [pc, #648]	; (4ca0 <_strtod_r+0x5f8>)
    4a18:	e018      	b.n	4a4c <_strtod_r+0x3a4>
    4a1a:	a81b      	add	r0, sp, #108	; 0x6c
    4a1c:	49a1      	ldr	r1, [pc, #644]	; (4ca4 <_strtod_r+0x5fc>)
    4a1e:	f7ff fe18 	bl	4652 <match>
    4a22:	2800      	cmp	r0, #0
    4a24:	d015      	beq.n	4a52 <_strtod_r+0x3aa>
    4a26:	991b      	ldr	r1, [sp, #108]	; 0x6c
    4a28:	780b      	ldrb	r3, [r1, #0]
    4a2a:	2b28      	cmp	r3, #40	; 0x28
    4a2c:	d10d      	bne.n	4a4a <_strtod_r+0x3a2>
    4a2e:	a81b      	add	r0, sp, #108	; 0x6c
    4a30:	499d      	ldr	r1, [pc, #628]	; (4ca8 <_strtod_r+0x600>)
    4a32:	aa1e      	add	r2, sp, #120	; 0x78
    4a34:	f002 fdb1 	bl	759a <__hexnan>
    4a38:	2805      	cmp	r0, #5
    4a3a:	d106      	bne.n	4a4a <_strtod_r+0x3a2>
    4a3c:	4a98      	ldr	r2, [pc, #608]	; (4ca0 <_strtod_r+0x5f8>)
    4a3e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    4a40:	1c17      	adds	r7, r2, #0
    4a42:	431f      	orrs	r7, r3
    4a44:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    4a46:	f000 fc25 	bl	5294 <_strtod_r+0xbec>
    4a4a:	4f98      	ldr	r7, [pc, #608]	; (4cac <_strtod_r+0x604>)
    4a4c:	2600      	movs	r6, #0
    4a4e:	f000 fc21 	bl	5294 <_strtod_r+0xbec>
    4a52:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    4a54:	941b      	str	r4, [sp, #108]	; 0x6c
    4a56:	2500      	movs	r5, #0
    4a58:	9516      	str	r5, [sp, #88]	; 0x58
    4a5a:	f000 fc1b 	bl	5294 <_strtod_r+0xbec>
    4a5e:	4664      	mov	r4, ip
    4a60:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4a62:	1b14      	subs	r4, r2, r4
    4a64:	940a      	str	r4, [sp, #40]	; 0x28
    4a66:	2d00      	cmp	r5, #0
    4a68:	d101      	bne.n	4a6e <_strtod_r+0x3c6>
    4a6a:	9c07      	ldr	r4, [sp, #28]
    4a6c:	9409      	str	r4, [sp, #36]	; 0x24
    4a6e:	9c07      	ldr	r4, [sp, #28]
    4a70:	2c10      	cmp	r4, #16
    4a72:	dd00      	ble.n	4a76 <_strtod_r+0x3ce>
    4a74:	2410      	movs	r4, #16
    4a76:	980e      	ldr	r0, [sp, #56]	; 0x38
    4a78:	f006 fa2c 	bl	aed4 <__aeabi_ui2d>
    4a7c:	1c06      	adds	r6, r0, #0
    4a7e:	1c0f      	adds	r7, r1, #0
    4a80:	2c09      	cmp	r4, #9
    4a82:	dd15      	ble.n	4ab0 <_strtod_r+0x408>
    4a84:	1c23      	adds	r3, r4, #0
    4a86:	4a8a      	ldr	r2, [pc, #552]	; (4cb0 <_strtod_r+0x608>)
    4a88:	3b09      	subs	r3, #9
    4a8a:	00db      	lsls	r3, r3, #3
    4a8c:	18d3      	adds	r3, r2, r3
    4a8e:	681a      	ldr	r2, [r3, #0]
    4a90:	685b      	ldr	r3, [r3, #4]
    4a92:	f005 fbe9 	bl	a268 <__aeabi_dmul>
    4a96:	1c06      	adds	r6, r0, #0
    4a98:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4a9a:	1c0f      	adds	r7, r1, #0
    4a9c:	f006 fa1a 	bl	aed4 <__aeabi_ui2d>
    4aa0:	1c02      	adds	r2, r0, #0
    4aa2:	1c0b      	adds	r3, r1, #0
    4aa4:	1c30      	adds	r0, r6, #0
    4aa6:	1c39      	adds	r1, r7, #0
    4aa8:	f004 fc52 	bl	9350 <__aeabi_dadd>
    4aac:	1c06      	adds	r6, r0, #0
    4aae:	1c0f      	adds	r7, r1, #0
    4ab0:	9d07      	ldr	r5, [sp, #28]
    4ab2:	2d0f      	cmp	r5, #15
    4ab4:	dc3a      	bgt.n	4b2c <_strtod_r+0x484>
    4ab6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4ab8:	2d00      	cmp	r5, #0
    4aba:	d101      	bne.n	4ac0 <_strtod_r+0x418>
    4abc:	f000 fbea 	bl	5294 <_strtod_r+0xbec>
    4ac0:	dd26      	ble.n	4b10 <_strtod_r+0x468>
    4ac2:	2d16      	cmp	r5, #22
    4ac4:	dc07      	bgt.n	4ad6 <_strtod_r+0x42e>
    4ac6:	4b7a      	ldr	r3, [pc, #488]	; (4cb0 <_strtod_r+0x608>)
    4ac8:	00ea      	lsls	r2, r5, #3
    4aca:	189a      	adds	r2, r3, r2
    4acc:	6810      	ldr	r0, [r2, #0]
    4ace:	6851      	ldr	r1, [r2, #4]
    4ad0:	1c3b      	adds	r3, r7, #0
    4ad2:	1c32      	adds	r2, r6, #0
    4ad4:	e017      	b.n	4b06 <_strtod_r+0x45e>
    4ad6:	9d07      	ldr	r5, [sp, #28]
    4ad8:	2325      	movs	r3, #37	; 0x25
    4ada:	1b5b      	subs	r3, r3, r5
    4adc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4ade:	429d      	cmp	r5, r3
    4ae0:	dc24      	bgt.n	4b2c <_strtod_r+0x484>
    4ae2:	9c07      	ldr	r4, [sp, #28]
    4ae4:	220f      	movs	r2, #15
    4ae6:	1b15      	subs	r5, r2, r4
    4ae8:	4c71      	ldr	r4, [pc, #452]	; (4cb0 <_strtod_r+0x608>)
    4aea:	00eb      	lsls	r3, r5, #3
    4aec:	18e3      	adds	r3, r4, r3
    4aee:	6818      	ldr	r0, [r3, #0]
    4af0:	6859      	ldr	r1, [r3, #4]
    4af2:	1c32      	adds	r2, r6, #0
    4af4:	1c3b      	adds	r3, r7, #0
    4af6:	f005 fbb7 	bl	a268 <__aeabi_dmul>
    4afa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4afc:	1b57      	subs	r7, r2, r5
    4afe:	00ff      	lsls	r7, r7, #3
    4b00:	19e4      	adds	r4, r4, r7
    4b02:	6822      	ldr	r2, [r4, #0]
    4b04:	6863      	ldr	r3, [r4, #4]
    4b06:	f005 fbaf 	bl	a268 <__aeabi_dmul>
    4b0a:	1c06      	adds	r6, r0, #0
    4b0c:	1c0f      	adds	r7, r1, #0
    4b0e:	e3c1      	b.n	5294 <_strtod_r+0xbec>
    4b10:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4b12:	3516      	adds	r5, #22
    4b14:	db0a      	blt.n	4b2c <_strtod_r+0x484>
    4b16:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    4b18:	4b65      	ldr	r3, [pc, #404]	; (4cb0 <_strtod_r+0x608>)
    4b1a:	00e2      	lsls	r2, r4, #3
    4b1c:	1a9a      	subs	r2, r3, r2
    4b1e:	1c30      	adds	r0, r6, #0
    4b20:	1c39      	adds	r1, r7, #0
    4b22:	6853      	ldr	r3, [r2, #4]
    4b24:	6812      	ldr	r2, [r2, #0]
    4b26:	f004 ff35 	bl	9994 <__aeabi_ddiv>
    4b2a:	e7ee      	b.n	4b0a <_strtod_r+0x462>
    4b2c:	9d07      	ldr	r5, [sp, #28]
    4b2e:	1b2c      	subs	r4, r5, r4
    4b30:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4b32:	192c      	adds	r4, r5, r4
    4b34:	2c00      	cmp	r4, #0
    4b36:	dd56      	ble.n	4be6 <_strtod_r+0x53e>
    4b38:	230f      	movs	r3, #15
    4b3a:	4023      	ands	r3, r4
    4b3c:	d00a      	beq.n	4b54 <_strtod_r+0x4ac>
    4b3e:	4a5c      	ldr	r2, [pc, #368]	; (4cb0 <_strtod_r+0x608>)
    4b40:	00db      	lsls	r3, r3, #3
    4b42:	18d3      	adds	r3, r2, r3
    4b44:	6818      	ldr	r0, [r3, #0]
    4b46:	6859      	ldr	r1, [r3, #4]
    4b48:	1c32      	adds	r2, r6, #0
    4b4a:	1c3b      	adds	r3, r7, #0
    4b4c:	f005 fb8c 	bl	a268 <__aeabi_dmul>
    4b50:	1c06      	adds	r6, r0, #0
    4b52:	1c0f      	adds	r7, r1, #0
    4b54:	230f      	movs	r3, #15
    4b56:	439c      	bics	r4, r3
    4b58:	d100      	bne.n	4b5c <_strtod_r+0x4b4>
    4b5a:	e0b7      	b.n	4ccc <_strtod_r+0x624>
    4b5c:	239a      	movs	r3, #154	; 0x9a
    4b5e:	005b      	lsls	r3, r3, #1
    4b60:	429c      	cmp	r4, r3
    4b62:	dd0e      	ble.n	4b82 <_strtod_r+0x4da>
    4b64:	2400      	movs	r4, #0
    4b66:	9407      	str	r4, [sp, #28]
    4b68:	9409      	str	r4, [sp, #36]	; 0x24
    4b6a:	9410      	str	r4, [sp, #64]	; 0x40
    4b6c:	940e      	str	r4, [sp, #56]	; 0x38
    4b6e:	9d08      	ldr	r5, [sp, #32]
    4b70:	9c10      	ldr	r4, [sp, #64]	; 0x40
    4b72:	2322      	movs	r3, #34	; 0x22
    4b74:	2600      	movs	r6, #0
    4b76:	602b      	str	r3, [r5, #0]
    4b78:	4f49      	ldr	r7, [pc, #292]	; (4ca0 <_strtod_r+0x5f8>)
    4b7a:	42b4      	cmp	r4, r6
    4b7c:	d000      	beq.n	4b80 <_strtod_r+0x4d8>
    4b7e:	e375      	b.n	526c <_strtod_r+0xbc4>
    4b80:	e388      	b.n	5294 <_strtod_r+0xbec>
    4b82:	1124      	asrs	r4, r4, #4
    4b84:	1c30      	adds	r0, r6, #0
    4b86:	1c39      	adds	r1, r7, #0
    4b88:	2500      	movs	r5, #0
    4b8a:	2c01      	cmp	r4, #1
    4b8c:	dd0b      	ble.n	4ba6 <_strtod_r+0x4fe>
    4b8e:	07e2      	lsls	r2, r4, #31
    4b90:	d506      	bpl.n	4ba0 <_strtod_r+0x4f8>
    4b92:	4b48      	ldr	r3, [pc, #288]	; (4cb4 <_strtod_r+0x60c>)
    4b94:	00ea      	lsls	r2, r5, #3
    4b96:	18d3      	adds	r3, r2, r3
    4b98:	681a      	ldr	r2, [r3, #0]
    4b9a:	685b      	ldr	r3, [r3, #4]
    4b9c:	f005 fb64 	bl	a268 <__aeabi_dmul>
    4ba0:	3501      	adds	r5, #1
    4ba2:	1064      	asrs	r4, r4, #1
    4ba4:	e7f1      	b.n	4b8a <_strtod_r+0x4e2>
    4ba6:	4b44      	ldr	r3, [pc, #272]	; (4cb8 <_strtod_r+0x610>)
    4ba8:	00ed      	lsls	r5, r5, #3
    4baa:	18cf      	adds	r7, r1, r3
    4bac:	4b41      	ldr	r3, [pc, #260]	; (4cb4 <_strtod_r+0x60c>)
    4bae:	1c06      	adds	r6, r0, #0
    4bb0:	195d      	adds	r5, r3, r5
    4bb2:	1c32      	adds	r2, r6, #0
    4bb4:	1c3b      	adds	r3, r7, #0
    4bb6:	6828      	ldr	r0, [r5, #0]
    4bb8:	6869      	ldr	r1, [r5, #4]
    4bba:	f005 fb55 	bl	a268 <__aeabi_dmul>
    4bbe:	4b38      	ldr	r3, [pc, #224]	; (4ca0 <_strtod_r+0x5f8>)
    4bc0:	1c0f      	adds	r7, r1, #0
    4bc2:	400b      	ands	r3, r1
    4bc4:	493d      	ldr	r1, [pc, #244]	; (4cbc <_strtod_r+0x614>)
    4bc6:	1c06      	adds	r6, r0, #0
    4bc8:	428b      	cmp	r3, r1
    4bca:	d8cb      	bhi.n	4b64 <_strtod_r+0x4bc>
    4bcc:	493c      	ldr	r1, [pc, #240]	; (4cc0 <_strtod_r+0x618>)
    4bce:	428b      	cmp	r3, r1
    4bd0:	d903      	bls.n	4bda <_strtod_r+0x532>
    4bd2:	2301      	movs	r3, #1
    4bd4:	4f3b      	ldr	r7, [pc, #236]	; (4cc4 <_strtod_r+0x61c>)
    4bd6:	425e      	negs	r6, r3
    4bd8:	e002      	b.n	4be0 <_strtod_r+0x538>
    4bda:	25d4      	movs	r5, #212	; 0xd4
    4bdc:	04ad      	lsls	r5, r5, #18
    4bde:	197f      	adds	r7, r7, r5
    4be0:	2400      	movs	r4, #0
    4be2:	940b      	str	r4, [sp, #44]	; 0x2c
    4be4:	e074      	b.n	4cd0 <_strtod_r+0x628>
    4be6:	2c00      	cmp	r4, #0
    4be8:	d070      	beq.n	4ccc <_strtod_r+0x624>
    4bea:	4264      	negs	r4, r4
    4bec:	230f      	movs	r3, #15
    4bee:	4023      	ands	r3, r4
    4bf0:	d00a      	beq.n	4c08 <_strtod_r+0x560>
    4bf2:	4a2f      	ldr	r2, [pc, #188]	; (4cb0 <_strtod_r+0x608>)
    4bf4:	00db      	lsls	r3, r3, #3
    4bf6:	18d3      	adds	r3, r2, r3
    4bf8:	1c30      	adds	r0, r6, #0
    4bfa:	1c39      	adds	r1, r7, #0
    4bfc:	681a      	ldr	r2, [r3, #0]
    4bfe:	685b      	ldr	r3, [r3, #4]
    4c00:	f004 fec8 	bl	9994 <__aeabi_ddiv>
    4c04:	1c06      	adds	r6, r0, #0
    4c06:	1c0f      	adds	r7, r1, #0
    4c08:	1124      	asrs	r4, r4, #4
    4c0a:	d05f      	beq.n	4ccc <_strtod_r+0x624>
    4c0c:	2c1f      	cmp	r4, #31
    4c0e:	dd05      	ble.n	4c1c <_strtod_r+0x574>
    4c10:	2500      	movs	r5, #0
    4c12:	9507      	str	r5, [sp, #28]
    4c14:	9509      	str	r5, [sp, #36]	; 0x24
    4c16:	9510      	str	r5, [sp, #64]	; 0x40
    4c18:	950e      	str	r5, [sp, #56]	; 0x38
    4c1a:	e121      	b.n	4e60 <_strtod_r+0x7b8>
    4c1c:	06e3      	lsls	r3, r4, #27
    4c1e:	256a      	movs	r5, #106	; 0x6a
    4c20:	17db      	asrs	r3, r3, #31
    4c22:	401d      	ands	r5, r3
    4c24:	950b      	str	r5, [sp, #44]	; 0x2c
    4c26:	4d28      	ldr	r5, [pc, #160]	; (4cc8 <_strtod_r+0x620>)
    4c28:	1c30      	adds	r0, r6, #0
    4c2a:	1c39      	adds	r1, r7, #0
    4c2c:	2c00      	cmp	r4, #0
    4c2e:	dd08      	ble.n	4c42 <_strtod_r+0x59a>
    4c30:	07e2      	lsls	r2, r4, #31
    4c32:	d503      	bpl.n	4c3c <_strtod_r+0x594>
    4c34:	682a      	ldr	r2, [r5, #0]
    4c36:	686b      	ldr	r3, [r5, #4]
    4c38:	f005 fb16 	bl	a268 <__aeabi_dmul>
    4c3c:	1064      	asrs	r4, r4, #1
    4c3e:	3508      	adds	r5, #8
    4c40:	e7f4      	b.n	4c2c <_strtod_r+0x584>
    4c42:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4c44:	1c06      	adds	r6, r0, #0
    4c46:	1c0f      	adds	r7, r1, #0
    4c48:	2c00      	cmp	r4, #0
    4c4a:	d017      	beq.n	4c7c <_strtod_r+0x5d4>
    4c4c:	004b      	lsls	r3, r1, #1
    4c4e:	0d5b      	lsrs	r3, r3, #21
    4c50:	216b      	movs	r1, #107	; 0x6b
    4c52:	1acb      	subs	r3, r1, r3
    4c54:	2b00      	cmp	r3, #0
    4c56:	dd11      	ble.n	4c7c <_strtod_r+0x5d4>
    4c58:	2b1f      	cmp	r3, #31
    4c5a:	dd0b      	ble.n	4c74 <_strtod_r+0x5cc>
    4c5c:	2600      	movs	r6, #0
    4c5e:	2b34      	cmp	r3, #52	; 0x34
    4c60:	dd02      	ble.n	4c68 <_strtod_r+0x5c0>
    4c62:	23dc      	movs	r3, #220	; 0xdc
    4c64:	049f      	lsls	r7, r3, #18
    4c66:	e009      	b.n	4c7c <_strtod_r+0x5d4>
    4c68:	2101      	movs	r1, #1
    4c6a:	3b20      	subs	r3, #32
    4c6c:	4249      	negs	r1, r1
    4c6e:	4099      	lsls	r1, r3
    4c70:	400f      	ands	r7, r1
    4c72:	e003      	b.n	4c7c <_strtod_r+0x5d4>
    4c74:	2201      	movs	r2, #1
    4c76:	4252      	negs	r2, r2
    4c78:	409a      	lsls	r2, r3
    4c7a:	4016      	ands	r6, r2
    4c7c:	1c30      	adds	r0, r6, #0
    4c7e:	1c39      	adds	r1, r7, #0
    4c80:	4b04      	ldr	r3, [pc, #16]	; (4c94 <_strtod_r+0x5ec>)
    4c82:	4a03      	ldr	r2, [pc, #12]	; (4c90 <_strtod_r+0x5e8>)
    4c84:	f003 fbe4 	bl	8450 <__aeabi_dcmpeq>
    4c88:	2800      	cmp	r0, #0
    4c8a:	d1c1      	bne.n	4c10 <_strtod_r+0x568>
    4c8c:	e020      	b.n	4cd0 <_strtod_r+0x628>
    4c8e:	46c0      	nop			; (mov r8, r8)
	...
    4c98:	0000b896 	.word	0x0000b896
    4c9c:	0000b9c9 	.word	0x0000b9c9
    4ca0:	7ff00000 	.word	0x7ff00000
    4ca4:	0000b89e 	.word	0x0000b89e
    4ca8:	0000b86c 	.word	0x0000b86c
    4cac:	fff80000 	.word	0xfff80000
    4cb0:	0000ba40 	.word	0x0000ba40
    4cb4:	0000bb08 	.word	0x0000bb08
    4cb8:	fcb00000 	.word	0xfcb00000
    4cbc:	7ca00000 	.word	0x7ca00000
    4cc0:	7c900000 	.word	0x7c900000
    4cc4:	7fefffff 	.word	0x7fefffff
    4cc8:	0000b830 	.word	0x0000b830
    4ccc:	2500      	movs	r5, #0
    4cce:	950b      	str	r5, [sp, #44]	; 0x2c
    4cd0:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    4cd2:	9808      	ldr	r0, [sp, #32]
    4cd4:	9400      	str	r4, [sp, #0]
    4cd6:	9910      	ldr	r1, [sp, #64]	; 0x40
    4cd8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4cda:	9b07      	ldr	r3, [sp, #28]
    4cdc:	f002 fdee 	bl	78bc <__s2b>
    4ce0:	9010      	str	r0, [sp, #64]	; 0x40
    4ce2:	2800      	cmp	r0, #0
    4ce4:	d100      	bne.n	4ce8 <_strtod_r+0x640>
    4ce6:	e73d      	b.n	4b64 <_strtod_r+0x4bc>
    4ce8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4cea:	2400      	movs	r4, #0
    4cec:	426b      	negs	r3, r5
    4cee:	17ea      	asrs	r2, r5, #31
    4cf0:	4013      	ands	r3, r2
    4cf2:	9317      	str	r3, [sp, #92]	; 0x5c
    4cf4:	9407      	str	r4, [sp, #28]
    4cf6:	9409      	str	r4, [sp, #36]	; 0x24
    4cf8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    4cfa:	9808      	ldr	r0, [sp, #32]
    4cfc:	686d      	ldr	r5, [r5, #4]
    4cfe:	1c29      	adds	r1, r5, #0
    4d00:	9506      	str	r5, [sp, #24]
    4d02:	f002 fd4c 	bl	779e <_Balloc>
    4d06:	900e      	str	r0, [sp, #56]	; 0x38
    4d08:	2800      	cmp	r0, #0
    4d0a:	d100      	bne.n	4d0e <_strtod_r+0x666>
    4d0c:	e72f      	b.n	4b6e <_strtod_r+0x4c6>
    4d0e:	9810      	ldr	r0, [sp, #64]	; 0x40
    4d10:	9910      	ldr	r1, [sp, #64]	; 0x40
    4d12:	6900      	ldr	r0, [r0, #16]
    4d14:	310c      	adds	r1, #12
    4d16:	1c02      	adds	r2, r0, #0
    4d18:	980e      	ldr	r0, [sp, #56]	; 0x38
    4d1a:	3202      	adds	r2, #2
    4d1c:	0092      	lsls	r2, r2, #2
    4d1e:	300c      	adds	r0, #12
    4d20:	f7ff fbaa 	bl	4478 <memcpy>
    4d24:	ab1d      	add	r3, sp, #116	; 0x74
    4d26:	9300      	str	r3, [sp, #0]
    4d28:	ab1e      	add	r3, sp, #120	; 0x78
    4d2a:	9301      	str	r3, [sp, #4]
    4d2c:	9808      	ldr	r0, [sp, #32]
    4d2e:	1c32      	adds	r2, r6, #0
    4d30:	1c3b      	adds	r3, r7, #0
    4d32:	9612      	str	r6, [sp, #72]	; 0x48
    4d34:	9713      	str	r7, [sp, #76]	; 0x4c
    4d36:	f003 f87d 	bl	7e34 <__d2b>
    4d3a:	901c      	str	r0, [sp, #112]	; 0x70
    4d3c:	2800      	cmp	r0, #0
    4d3e:	d100      	bne.n	4d42 <_strtod_r+0x69a>
    4d40:	e715      	b.n	4b6e <_strtod_r+0x4c6>
    4d42:	9808      	ldr	r0, [sp, #32]
    4d44:	2101      	movs	r1, #1
    4d46:	f002 fe42 	bl	79ce <__i2b>
    4d4a:	9009      	str	r0, [sp, #36]	; 0x24
    4d4c:	2800      	cmp	r0, #0
    4d4e:	d100      	bne.n	4d52 <_strtod_r+0x6aa>
    4d50:	e70d      	b.n	4b6e <_strtod_r+0x4c6>
    4d52:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4d54:	2400      	movs	r4, #0
    4d56:	940d      	str	r4, [sp, #52]	; 0x34
    4d58:	42ac      	cmp	r4, r5
    4d5a:	da00      	bge.n	4d5e <_strtod_r+0x6b6>
    4d5c:	950d      	str	r5, [sp, #52]	; 0x34
    4d5e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    4d60:	2b00      	cmp	r3, #0
    4d62:	da00      	bge.n	4d66 <_strtod_r+0x6be>
    4d64:	e086      	b.n	4e74 <_strtod_r+0x7cc>
    4d66:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    4d68:	990d      	ldr	r1, [sp, #52]	; 0x34
    4d6a:	18ec      	adds	r4, r5, r3
    4d6c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4d6e:	981e      	ldr	r0, [sp, #120]	; 0x78
    4d70:	1b5b      	subs	r3, r3, r5
    4d72:	2536      	movs	r5, #54	; 0x36
    4d74:	181a      	adds	r2, r3, r0
    4d76:	1a2d      	subs	r5, r5, r0
    4d78:	48c7      	ldr	r0, [pc, #796]	; (5098 <_strtod_r+0x9f0>)
    4d7a:	2301      	movs	r3, #1
    4d7c:	4282      	cmp	r2, r0
    4d7e:	db00      	blt.n	4d82 <_strtod_r+0x6da>
    4d80:	e082      	b.n	4e88 <_strtod_r+0x7e0>
    4d82:	1a80      	subs	r0, r0, r2
    4d84:	1a2d      	subs	r5, r5, r0
    4d86:	281f      	cmp	r0, #31
    4d88:	dc78      	bgt.n	4e7c <_strtod_r+0x7d4>
    4d8a:	4083      	lsls	r3, r0
    4d8c:	2000      	movs	r0, #0
    4d8e:	9318      	str	r3, [sp, #96]	; 0x60
    4d90:	9011      	str	r0, [sp, #68]	; 0x44
    4d92:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4d94:	1963      	adds	r3, r4, r5
    4d96:	194d      	adds	r5, r1, r5
    4d98:	930c      	str	r3, [sp, #48]	; 0x30
    4d9a:	182d      	adds	r5, r5, r0
    4d9c:	42a3      	cmp	r3, r4
    4d9e:	dd00      	ble.n	4da2 <_strtod_r+0x6fa>
    4da0:	1c23      	adds	r3, r4, #0
    4da2:	42ab      	cmp	r3, r5
    4da4:	dd00      	ble.n	4da8 <_strtod_r+0x700>
    4da6:	1c2b      	adds	r3, r5, #0
    4da8:	2b00      	cmp	r3, #0
    4daa:	dd04      	ble.n	4db6 <_strtod_r+0x70e>
    4dac:	990c      	ldr	r1, [sp, #48]	; 0x30
    4dae:	1aed      	subs	r5, r5, r3
    4db0:	1ac9      	subs	r1, r1, r3
    4db2:	910c      	str	r1, [sp, #48]	; 0x30
    4db4:	1ae4      	subs	r4, r4, r3
    4db6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    4db8:	2a00      	cmp	r2, #0
    4dba:	d169      	bne.n	4e90 <_strtod_r+0x7e8>
    4dbc:	980c      	ldr	r0, [sp, #48]	; 0x30
    4dbe:	2800      	cmp	r0, #0
    4dc0:	dc7e      	bgt.n	4ec0 <_strtod_r+0x818>
    4dc2:	990d      	ldr	r1, [sp, #52]	; 0x34
    4dc4:	2900      	cmp	r1, #0
    4dc6:	d000      	beq.n	4dca <_strtod_r+0x722>
    4dc8:	e084      	b.n	4ed4 <_strtod_r+0x82c>
    4dca:	2d00      	cmp	r5, #0
    4dcc:	dd00      	ble.n	4dd0 <_strtod_r+0x728>
    4dce:	e08b      	b.n	4ee8 <_strtod_r+0x840>
    4dd0:	2c00      	cmp	r4, #0
    4dd2:	dd00      	ble.n	4dd6 <_strtod_r+0x72e>
    4dd4:	e092      	b.n	4efc <_strtod_r+0x854>
    4dd6:	9808      	ldr	r0, [sp, #32]
    4dd8:	991c      	ldr	r1, [sp, #112]	; 0x70
    4dda:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    4ddc:	f002 ff4f 	bl	7c7e <__mdiff>
    4de0:	9007      	str	r0, [sp, #28]
    4de2:	2800      	cmp	r0, #0
    4de4:	d100      	bne.n	4de8 <_strtod_r+0x740>
    4de6:	e6c2      	b.n	4b6e <_strtod_r+0x4c6>
    4de8:	68c4      	ldr	r4, [r0, #12]
    4dea:	2500      	movs	r5, #0
    4dec:	60c5      	str	r5, [r0, #12]
    4dee:	9909      	ldr	r1, [sp, #36]	; 0x24
    4df0:	940f      	str	r4, [sp, #60]	; 0x3c
    4df2:	f002 ff29 	bl	7c48 <__mcmp>
    4df6:	42a8      	cmp	r0, r5
    4df8:	db00      	blt.n	4dfc <_strtod_r+0x754>
    4dfa:	e08e      	b.n	4f1a <_strtod_r+0x872>
    4dfc:	42ac      	cmp	r4, r5
    4dfe:	d000      	beq.n	4e02 <_strtod_r+0x75a>
    4e00:	e21f      	b.n	5242 <_strtod_r+0xb9a>
    4e02:	42ae      	cmp	r6, r5
    4e04:	d000      	beq.n	4e08 <_strtod_r+0x760>
    4e06:	e21c      	b.n	5242 <_strtod_r+0xb9a>
    4e08:	033b      	lsls	r3, r7, #12
    4e0a:	42ab      	cmp	r3, r5
    4e0c:	d000      	beq.n	4e10 <_strtod_r+0x768>
    4e0e:	e218      	b.n	5242 <_strtod_r+0xb9a>
    4e10:	4aa2      	ldr	r2, [pc, #648]	; (509c <_strtod_r+0x9f4>)
    4e12:	23d6      	movs	r3, #214	; 0xd6
    4e14:	403a      	ands	r2, r7
    4e16:	04db      	lsls	r3, r3, #19
    4e18:	429a      	cmp	r2, r3
    4e1a:	d800      	bhi.n	4e1e <_strtod_r+0x776>
    4e1c:	e211      	b.n	5242 <_strtod_r+0xb9a>
    4e1e:	9807      	ldr	r0, [sp, #28]
    4e20:	6940      	ldr	r0, [r0, #20]
    4e22:	42a8      	cmp	r0, r5
    4e24:	d074      	beq.n	4f10 <_strtod_r+0x868>
    4e26:	9907      	ldr	r1, [sp, #28]
    4e28:	9808      	ldr	r0, [sp, #32]
    4e2a:	2201      	movs	r2, #1
    4e2c:	f002 feba 	bl	7ba4 <__lshift>
    4e30:	9909      	ldr	r1, [sp, #36]	; 0x24
    4e32:	9007      	str	r0, [sp, #28]
    4e34:	f002 ff08 	bl	7c48 <__mcmp>
    4e38:	2800      	cmp	r0, #0
    4e3a:	dc00      	bgt.n	4e3e <_strtod_r+0x796>
    4e3c:	e201      	b.n	5242 <_strtod_r+0xb9a>
    4e3e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4e40:	4b96      	ldr	r3, [pc, #600]	; (509c <_strtod_r+0x9f4>)
    4e42:	2c00      	cmp	r4, #0
    4e44:	d100      	bne.n	4e48 <_strtod_r+0x7a0>
    4e46:	e099      	b.n	4f7c <_strtod_r+0x8d4>
    4e48:	1c1a      	adds	r2, r3, #0
    4e4a:	21d6      	movs	r1, #214	; 0xd6
    4e4c:	403a      	ands	r2, r7
    4e4e:	04c9      	lsls	r1, r1, #19
    4e50:	428a      	cmp	r2, r1
    4e52:	d900      	bls.n	4e56 <_strtod_r+0x7ae>
    4e54:	e092      	b.n	4f7c <_strtod_r+0x8d4>
    4e56:	23dc      	movs	r3, #220	; 0xdc
    4e58:	049b      	lsls	r3, r3, #18
    4e5a:	429a      	cmp	r2, r3
    4e5c:	d900      	bls.n	4e60 <_strtod_r+0x7b8>
    4e5e:	e1f3      	b.n	5248 <_strtod_r+0xba0>
    4e60:	9d08      	ldr	r5, [sp, #32]
    4e62:	9c10      	ldr	r4, [sp, #64]	; 0x40
    4e64:	2322      	movs	r3, #34	; 0x22
    4e66:	4f83      	ldr	r7, [pc, #524]	; (5074 <_strtod_r+0x9cc>)
    4e68:	4e81      	ldr	r6, [pc, #516]	; (5070 <_strtod_r+0x9c8>)
    4e6a:	602b      	str	r3, [r5, #0]
    4e6c:	2c00      	cmp	r4, #0
    4e6e:	d000      	beq.n	4e72 <_strtod_r+0x7ca>
    4e70:	e1fc      	b.n	526c <_strtod_r+0xbc4>
    4e72:	e20f      	b.n	5294 <_strtod_r+0xbec>
    4e74:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    4e76:	1ae1      	subs	r1, r4, r3
    4e78:	9c17      	ldr	r4, [sp, #92]	; 0x5c
    4e7a:	e777      	b.n	4d6c <_strtod_r+0x6c4>
    4e7c:	4888      	ldr	r0, [pc, #544]	; (50a0 <_strtod_r+0x9f8>)
    4e7e:	1a82      	subs	r2, r0, r2
    4e80:	1c18      	adds	r0, r3, #0
    4e82:	4090      	lsls	r0, r2
    4e84:	9011      	str	r0, [sp, #68]	; 0x44
    4e86:	e001      	b.n	4e8c <_strtod_r+0x7e4>
    4e88:	2200      	movs	r2, #0
    4e8a:	9211      	str	r2, [sp, #68]	; 0x44
    4e8c:	9318      	str	r3, [sp, #96]	; 0x60
    4e8e:	e780      	b.n	4d92 <_strtod_r+0x6ea>
    4e90:	9808      	ldr	r0, [sp, #32]
    4e92:	9909      	ldr	r1, [sp, #36]	; 0x24
    4e94:	f002 fe34 	bl	7b00 <__pow5mult>
    4e98:	9009      	str	r0, [sp, #36]	; 0x24
    4e9a:	2800      	cmp	r0, #0
    4e9c:	d100      	bne.n	4ea0 <_strtod_r+0x7f8>
    4e9e:	e666      	b.n	4b6e <_strtod_r+0x4c6>
    4ea0:	9808      	ldr	r0, [sp, #32]
    4ea2:	9909      	ldr	r1, [sp, #36]	; 0x24
    4ea4:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    4ea6:	f002 fd9b 	bl	79e0 <__multiply>
    4eaa:	900f      	str	r0, [sp, #60]	; 0x3c
    4eac:	2800      	cmp	r0, #0
    4eae:	d100      	bne.n	4eb2 <_strtod_r+0x80a>
    4eb0:	e65d      	b.n	4b6e <_strtod_r+0x4c6>
    4eb2:	9808      	ldr	r0, [sp, #32]
    4eb4:	991c      	ldr	r1, [sp, #112]	; 0x70
    4eb6:	f002 fcaa 	bl	780e <_Bfree>
    4eba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    4ebc:	931c      	str	r3, [sp, #112]	; 0x70
    4ebe:	e77d      	b.n	4dbc <_strtod_r+0x714>
    4ec0:	9808      	ldr	r0, [sp, #32]
    4ec2:	991c      	ldr	r1, [sp, #112]	; 0x70
    4ec4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4ec6:	f002 fe6d 	bl	7ba4 <__lshift>
    4eca:	901c      	str	r0, [sp, #112]	; 0x70
    4ecc:	2800      	cmp	r0, #0
    4ece:	d000      	beq.n	4ed2 <_strtod_r+0x82a>
    4ed0:	e777      	b.n	4dc2 <_strtod_r+0x71a>
    4ed2:	e64c      	b.n	4b6e <_strtod_r+0x4c6>
    4ed4:	9808      	ldr	r0, [sp, #32]
    4ed6:	990e      	ldr	r1, [sp, #56]	; 0x38
    4ed8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    4eda:	f002 fe11 	bl	7b00 <__pow5mult>
    4ede:	900e      	str	r0, [sp, #56]	; 0x38
    4ee0:	2800      	cmp	r0, #0
    4ee2:	d000      	beq.n	4ee6 <_strtod_r+0x83e>
    4ee4:	e771      	b.n	4dca <_strtod_r+0x722>
    4ee6:	e642      	b.n	4b6e <_strtod_r+0x4c6>
    4ee8:	9808      	ldr	r0, [sp, #32]
    4eea:	990e      	ldr	r1, [sp, #56]	; 0x38
    4eec:	1c2a      	adds	r2, r5, #0
    4eee:	f002 fe59 	bl	7ba4 <__lshift>
    4ef2:	900e      	str	r0, [sp, #56]	; 0x38
    4ef4:	2800      	cmp	r0, #0
    4ef6:	d000      	beq.n	4efa <_strtod_r+0x852>
    4ef8:	e76a      	b.n	4dd0 <_strtod_r+0x728>
    4efa:	e638      	b.n	4b6e <_strtod_r+0x4c6>
    4efc:	9808      	ldr	r0, [sp, #32]
    4efe:	9909      	ldr	r1, [sp, #36]	; 0x24
    4f00:	1c22      	adds	r2, r4, #0
    4f02:	f002 fe4f 	bl	7ba4 <__lshift>
    4f06:	9009      	str	r0, [sp, #36]	; 0x24
    4f08:	2800      	cmp	r0, #0
    4f0a:	d000      	beq.n	4f0e <_strtod_r+0x866>
    4f0c:	e763      	b.n	4dd6 <_strtod_r+0x72e>
    4f0e:	e62e      	b.n	4b6e <_strtod_r+0x4c6>
    4f10:	9907      	ldr	r1, [sp, #28]
    4f12:	6909      	ldr	r1, [r1, #16]
    4f14:	2901      	cmp	r1, #1
    4f16:	dc86      	bgt.n	4e26 <_strtod_r+0x77e>
    4f18:	e193      	b.n	5242 <_strtod_r+0xb9a>
    4f1a:	2800      	cmp	r0, #0
    4f1c:	d165      	bne.n	4fea <_strtod_r+0x942>
    4f1e:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    4f20:	033a      	lsls	r2, r7, #12
    4f22:	2c00      	cmp	r4, #0
    4f24:	d025      	beq.n	4f72 <_strtod_r+0x8ca>
    4f26:	495f      	ldr	r1, [pc, #380]	; (50a4 <_strtod_r+0x9fc>)
    4f28:	1c3b      	adds	r3, r7, #0
    4f2a:	0b12      	lsrs	r2, r2, #12
    4f2c:	428a      	cmp	r2, r1
    4f2e:	d12e      	bne.n	4f8e <_strtod_r+0x8e6>
    4f30:	2101      	movs	r1, #1
    4f32:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4f34:	4249      	negs	r1, r1
    4f36:	1c30      	adds	r0, r6, #0
    4f38:	1c0a      	adds	r2, r1, #0
    4f3a:	2d00      	cmp	r5, #0
    4f3c:	d00a      	beq.n	4f54 <_strtod_r+0x8ac>
    4f3e:	4c57      	ldr	r4, [pc, #348]	; (509c <_strtod_r+0x9f4>)
    4f40:	25d4      	movs	r5, #212	; 0xd4
    4f42:	403c      	ands	r4, r7
    4f44:	04ed      	lsls	r5, r5, #19
    4f46:	42ac      	cmp	r4, r5
    4f48:	d804      	bhi.n	4f54 <_strtod_r+0x8ac>
    4f4a:	0d24      	lsrs	r4, r4, #20
    4f4c:	226b      	movs	r2, #107	; 0x6b
    4f4e:	1b12      	subs	r2, r2, r4
    4f50:	4091      	lsls	r1, r2
    4f52:	1c0a      	adds	r2, r1, #0
    4f54:	4290      	cmp	r0, r2
    4f56:	d11a      	bne.n	4f8e <_strtod_r+0x8e6>
    4f58:	4a53      	ldr	r2, [pc, #332]	; (50a8 <_strtod_r+0xa00>)
    4f5a:	4293      	cmp	r3, r2
    4f5c:	d102      	bne.n	4f64 <_strtod_r+0x8bc>
    4f5e:	3001      	adds	r0, #1
    4f60:	d100      	bne.n	4f64 <_strtod_r+0x8bc>
    4f62:	e604      	b.n	4b6e <_strtod_r+0x4c6>
    4f64:	4a4d      	ldr	r2, [pc, #308]	; (509c <_strtod_r+0x9f4>)
    4f66:	2080      	movs	r0, #128	; 0x80
    4f68:	4013      	ands	r3, r2
    4f6a:	0340      	lsls	r0, r0, #13
    4f6c:	181f      	adds	r7, r3, r0
    4f6e:	2600      	movs	r6, #0
    4f70:	e167      	b.n	5242 <_strtod_r+0xb9a>
    4f72:	2a00      	cmp	r2, #0
    4f74:	d10b      	bne.n	4f8e <_strtod_r+0x8e6>
    4f76:	2e00      	cmp	r6, #0
    4f78:	d109      	bne.n	4f8e <_strtod_r+0x8e6>
    4f7a:	e760      	b.n	4e3e <_strtod_r+0x796>
    4f7c:	4d4b      	ldr	r5, [pc, #300]	; (50ac <_strtod_r+0xa04>)
    4f7e:	4a49      	ldr	r2, [pc, #292]	; (50a4 <_strtod_r+0x9fc>)
    4f80:	403b      	ands	r3, r7
    4f82:	195b      	adds	r3, r3, r5
    4f84:	1c17      	adds	r7, r2, #0
    4f86:	431f      	orrs	r7, r3
    4f88:	2301      	movs	r3, #1
    4f8a:	425e      	negs	r6, r3
    4f8c:	e159      	b.n	5242 <_strtod_r+0xb9a>
    4f8e:	9c11      	ldr	r4, [sp, #68]	; 0x44
    4f90:	2c00      	cmp	r4, #0
    4f92:	d003      	beq.n	4f9c <_strtod_r+0x8f4>
    4f94:	423c      	tst	r4, r7
    4f96:	d100      	bne.n	4f9a <_strtod_r+0x8f2>
    4f98:	e153      	b.n	5242 <_strtod_r+0xb9a>
    4f9a:	e003      	b.n	4fa4 <_strtod_r+0x8fc>
    4f9c:	9d18      	ldr	r5, [sp, #96]	; 0x60
    4f9e:	4235      	tst	r5, r6
    4fa0:	d100      	bne.n	4fa4 <_strtod_r+0x8fc>
    4fa2:	e14e      	b.n	5242 <_strtod_r+0xb9a>
    4fa4:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    4fa6:	1c30      	adds	r0, r6, #0
    4fa8:	1c39      	adds	r1, r7, #0
    4faa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4fac:	2c00      	cmp	r4, #0
    4fae:	d00a      	beq.n	4fc6 <_strtod_r+0x91e>
    4fb0:	f7ff fb64 	bl	467c <sulp>
    4fb4:	1c02      	adds	r2, r0, #0
    4fb6:	1c0b      	adds	r3, r1, #0
    4fb8:	9812      	ldr	r0, [sp, #72]	; 0x48
    4fba:	9913      	ldr	r1, [sp, #76]	; 0x4c
    4fbc:	f004 f9c8 	bl	9350 <__aeabi_dadd>
    4fc0:	1c06      	adds	r6, r0, #0
    4fc2:	1c0f      	adds	r7, r1, #0
    4fc4:	e13d      	b.n	5242 <_strtod_r+0xb9a>
    4fc6:	f7ff fb59 	bl	467c <sulp>
    4fca:	1c02      	adds	r2, r0, #0
    4fcc:	1c0b      	adds	r3, r1, #0
    4fce:	9812      	ldr	r0, [sp, #72]	; 0x48
    4fd0:	9913      	ldr	r1, [sp, #76]	; 0x4c
    4fd2:	f005 fbd9 	bl	a788 <__aeabi_dsub>
    4fd6:	4b27      	ldr	r3, [pc, #156]	; (5074 <_strtod_r+0x9cc>)
    4fd8:	4a25      	ldr	r2, [pc, #148]	; (5070 <_strtod_r+0x9c8>)
    4fda:	1c06      	adds	r6, r0, #0
    4fdc:	1c0f      	adds	r7, r1, #0
    4fde:	f003 fa37 	bl	8450 <__aeabi_dcmpeq>
    4fe2:	2800      	cmp	r0, #0
    4fe4:	d000      	beq.n	4fe8 <_strtod_r+0x940>
    4fe6:	e73b      	b.n	4e60 <_strtod_r+0x7b8>
    4fe8:	e12b      	b.n	5242 <_strtod_r+0xb9a>
    4fea:	9807      	ldr	r0, [sp, #28]
    4fec:	9909      	ldr	r1, [sp, #36]	; 0x24
    4fee:	f002 ff79 	bl	7ee4 <__ratio>
    4ff2:	4a21      	ldr	r2, [pc, #132]	; (5078 <_strtod_r+0x9d0>)
    4ff4:	4b21      	ldr	r3, [pc, #132]	; (507c <_strtod_r+0x9d4>)
    4ff6:	1c04      	adds	r4, r0, #0
    4ff8:	1c0d      	adds	r5, r1, #0
    4ffa:	f003 fa39 	bl	8470 <__aeabi_dcmple>
    4ffe:	2800      	cmp	r0, #0
    5000:	d05a      	beq.n	50b8 <_strtod_r+0xa10>
    5002:	980f      	ldr	r0, [sp, #60]	; 0x3c
    5004:	2800      	cmp	r0, #0
    5006:	d006      	beq.n	5016 <_strtod_r+0x96e>
    5008:	4a29      	ldr	r2, [pc, #164]	; (50b0 <_strtod_r+0xa08>)
    500a:	2100      	movs	r1, #0
    500c:	4c1c      	ldr	r4, [pc, #112]	; (5080 <_strtod_r+0x9d8>)
    500e:	4d1d      	ldr	r5, [pc, #116]	; (5084 <_strtod_r+0x9dc>)
    5010:	910c      	str	r1, [sp, #48]	; 0x30
    5012:	920d      	str	r2, [sp, #52]	; 0x34
    5014:	e061      	b.n	50da <_strtod_r+0xa32>
    5016:	2e00      	cmp	r6, #0
    5018:	d102      	bne.n	5020 <_strtod_r+0x978>
    501a:	033b      	lsls	r3, r7, #12
    501c:	d105      	bne.n	502a <_strtod_r+0x982>
    501e:	e00b      	b.n	5038 <_strtod_r+0x990>
    5020:	2e01      	cmp	r6, #1
    5022:	d102      	bne.n	502a <_strtod_r+0x982>
    5024:	2f00      	cmp	r7, #0
    5026:	d100      	bne.n	502a <_strtod_r+0x982>
    5028:	e71a      	b.n	4e60 <_strtod_r+0x7b8>
    502a:	4821      	ldr	r0, [pc, #132]	; (50b0 <_strtod_r+0xa08>)
    502c:	2300      	movs	r3, #0
    502e:	4c16      	ldr	r4, [pc, #88]	; (5088 <_strtod_r+0x9e0>)
    5030:	4d16      	ldr	r5, [pc, #88]	; (508c <_strtod_r+0x9e4>)
    5032:	930c      	str	r3, [sp, #48]	; 0x30
    5034:	900d      	str	r0, [sp, #52]	; 0x34
    5036:	e050      	b.n	50da <_strtod_r+0xa32>
    5038:	1c20      	adds	r0, r4, #0
    503a:	1c29      	adds	r1, r5, #0
    503c:	4a10      	ldr	r2, [pc, #64]	; (5080 <_strtod_r+0x9d8>)
    503e:	4b11      	ldr	r3, [pc, #68]	; (5084 <_strtod_r+0x9dc>)
    5040:	f003 fa0c 	bl	845c <__aeabi_dcmplt>
    5044:	2800      	cmp	r0, #0
    5046:	d108      	bne.n	505a <_strtod_r+0x9b2>
    5048:	1c20      	adds	r0, r4, #0
    504a:	1c29      	adds	r1, r5, #0
    504c:	4a10      	ldr	r2, [pc, #64]	; (5090 <_strtod_r+0x9e8>)
    504e:	4b11      	ldr	r3, [pc, #68]	; (5094 <_strtod_r+0x9ec>)
    5050:	f005 f90a 	bl	a268 <__aeabi_dmul>
    5054:	900c      	str	r0, [sp, #48]	; 0x30
    5056:	910d      	str	r1, [sp, #52]	; 0x34
    5058:	e003      	b.n	5062 <_strtod_r+0x9ba>
    505a:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    505c:	4d15      	ldr	r5, [pc, #84]	; (50b4 <_strtod_r+0xa0c>)
    505e:	940c      	str	r4, [sp, #48]	; 0x30
    5060:	950d      	str	r5, [sp, #52]	; 0x34
    5062:	980d      	ldr	r0, [sp, #52]	; 0x34
    5064:	2180      	movs	r1, #128	; 0x80
    5066:	0609      	lsls	r1, r1, #24
    5068:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    506a:	1845      	adds	r5, r0, r1
    506c:	e035      	b.n	50da <_strtod_r+0xa32>
    506e:	46c0      	nop			; (mov r8, r8)
	...
    507c:	40000000 	.word	0x40000000
    5080:	00000000 	.word	0x00000000
    5084:	3ff00000 	.word	0x3ff00000
    5088:	00000000 	.word	0x00000000
    508c:	bff00000 	.word	0xbff00000
    5090:	00000000 	.word	0x00000000
    5094:	3fe00000 	.word	0x3fe00000
    5098:	fffffc03 	.word	0xfffffc03
    509c:	7ff00000 	.word	0x7ff00000
    50a0:	fffffbe3 	.word	0xfffffbe3
    50a4:	000fffff 	.word	0x000fffff
    50a8:	7fefffff 	.word	0x7fefffff
    50ac:	fff00000 	.word	0xfff00000
    50b0:	3ff00000 	.word	0x3ff00000
    50b4:	3fe00000 	.word	0x3fe00000
    50b8:	1c20      	adds	r0, r4, #0
    50ba:	4b80      	ldr	r3, [pc, #512]	; (52bc <_strtod_r+0xc14>)
    50bc:	4a7e      	ldr	r2, [pc, #504]	; (52b8 <_strtod_r+0xc10>)
    50be:	1c29      	adds	r1, r5, #0
    50c0:	f005 f8d2 	bl	a268 <__aeabi_dmul>
    50c4:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    50c6:	900c      	str	r0, [sp, #48]	; 0x30
    50c8:	910d      	str	r1, [sp, #52]	; 0x34
    50ca:	1c0b      	adds	r3, r1, #0
    50cc:	2c00      	cmp	r4, #0
    50ce:	d102      	bne.n	50d6 <_strtod_r+0xa2e>
    50d0:	2580      	movs	r5, #128	; 0x80
    50d2:	062d      	lsls	r5, r5, #24
    50d4:	194b      	adds	r3, r1, r5
    50d6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    50d8:	1c1d      	adds	r5, r3, #0
    50da:	4881      	ldr	r0, [pc, #516]	; (52e0 <_strtod_r+0xc38>)
    50dc:	4b81      	ldr	r3, [pc, #516]	; (52e4 <_strtod_r+0xc3c>)
    50de:	4038      	ands	r0, r7
    50e0:	9011      	str	r0, [sp, #68]	; 0x44
    50e2:	4298      	cmp	r0, r3
    50e4:	d12b      	bne.n	513e <_strtod_r+0xa96>
    50e6:	9912      	ldr	r1, [sp, #72]	; 0x48
    50e8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    50ea:	9114      	str	r1, [sp, #80]	; 0x50
    50ec:	9215      	str	r2, [sp, #84]	; 0x54
    50ee:	4a7e      	ldr	r2, [pc, #504]	; (52e8 <_strtod_r+0xc40>)
    50f0:	1c30      	adds	r0, r6, #0
    50f2:	18bf      	adds	r7, r7, r2
    50f4:	1c39      	adds	r1, r7, #0
    50f6:	f002 fe29 	bl	7d4c <__ulp>
    50fa:	1c02      	adds	r2, r0, #0
    50fc:	1c0b      	adds	r3, r1, #0
    50fe:	1c20      	adds	r0, r4, #0
    5100:	1c29      	adds	r1, r5, #0
    5102:	f005 f8b1 	bl	a268 <__aeabi_dmul>
    5106:	1c02      	adds	r2, r0, #0
    5108:	1c0b      	adds	r3, r1, #0
    510a:	1c30      	adds	r0, r6, #0
    510c:	1c39      	adds	r1, r7, #0
    510e:	f004 f91f 	bl	9350 <__aeabi_dadd>
    5112:	4a73      	ldr	r2, [pc, #460]	; (52e0 <_strtod_r+0xc38>)
    5114:	4b75      	ldr	r3, [pc, #468]	; (52ec <_strtod_r+0xc44>)
    5116:	1c06      	adds	r6, r0, #0
    5118:	400a      	ands	r2, r1
    511a:	429a      	cmp	r2, r3
    511c:	d90b      	bls.n	5136 <_strtod_r+0xa8e>
    511e:	4b74      	ldr	r3, [pc, #464]	; (52f0 <_strtod_r+0xc48>)
    5120:	9c15      	ldr	r4, [sp, #84]	; 0x54
    5122:	429c      	cmp	r4, r3
    5124:	d103      	bne.n	512e <_strtod_r+0xa86>
    5126:	9d14      	ldr	r5, [sp, #80]	; 0x50
    5128:	3501      	adds	r5, #1
    512a:	d100      	bne.n	512e <_strtod_r+0xa86>
    512c:	e51f      	b.n	4b6e <_strtod_r+0x4c6>
    512e:	2301      	movs	r3, #1
    5130:	4f6f      	ldr	r7, [pc, #444]	; (52f0 <_strtod_r+0xc48>)
    5132:	425e      	negs	r6, r3
    5134:	e074      	b.n	5220 <_strtod_r+0xb78>
    5136:	20d4      	movs	r0, #212	; 0xd4
    5138:	0480      	lsls	r0, r0, #18
    513a:	180f      	adds	r7, r1, r0
    513c:	e03a      	b.n	51b4 <_strtod_r+0xb0c>
    513e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5140:	2900      	cmp	r1, #0
    5142:	d025      	beq.n	5190 <_strtod_r+0xae8>
    5144:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5146:	23d4      	movs	r3, #212	; 0xd4
    5148:	04db      	lsls	r3, r3, #19
    514a:	429a      	cmp	r2, r3
    514c:	d820      	bhi.n	5190 <_strtod_r+0xae8>
    514e:	980c      	ldr	r0, [sp, #48]	; 0x30
    5150:	990d      	ldr	r1, [sp, #52]	; 0x34
    5152:	4a5b      	ldr	r2, [pc, #364]	; (52c0 <_strtod_r+0xc18>)
    5154:	4b5b      	ldr	r3, [pc, #364]	; (52c4 <_strtod_r+0xc1c>)
    5156:	f003 f98b 	bl	8470 <__aeabi_dcmple>
    515a:	2800      	cmp	r0, #0
    515c:	d013      	beq.n	5186 <_strtod_r+0xade>
    515e:	980c      	ldr	r0, [sp, #48]	; 0x30
    5160:	990d      	ldr	r1, [sp, #52]	; 0x34
    5162:	f003 fa19 	bl	8598 <__aeabi_d2uiz>
    5166:	2800      	cmp	r0, #0
    5168:	d100      	bne.n	516c <_strtod_r+0xac4>
    516a:	2001      	movs	r0, #1
    516c:	f005 feb2 	bl	aed4 <__aeabi_ui2d>
    5170:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    5172:	900c      	str	r0, [sp, #48]	; 0x30
    5174:	910d      	str	r1, [sp, #52]	; 0x34
    5176:	1c0b      	adds	r3, r1, #0
    5178:	2c00      	cmp	r4, #0
    517a:	d102      	bne.n	5182 <_strtod_r+0xada>
    517c:	2580      	movs	r5, #128	; 0x80
    517e:	062d      	lsls	r5, r5, #24
    5180:	194b      	adds	r3, r1, r5
    5182:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    5184:	1c1d      	adds	r5, r3, #0
    5186:	20d6      	movs	r0, #214	; 0xd6
    5188:	04c0      	lsls	r0, r0, #19
    518a:	9911      	ldr	r1, [sp, #68]	; 0x44
    518c:	182b      	adds	r3, r5, r0
    518e:	1a5d      	subs	r5, r3, r1
    5190:	9812      	ldr	r0, [sp, #72]	; 0x48
    5192:	9913      	ldr	r1, [sp, #76]	; 0x4c
    5194:	f002 fdda 	bl	7d4c <__ulp>
    5198:	1c02      	adds	r2, r0, #0
    519a:	1c0b      	adds	r3, r1, #0
    519c:	1c20      	adds	r0, r4, #0
    519e:	1c29      	adds	r1, r5, #0
    51a0:	f005 f862 	bl	a268 <__aeabi_dmul>
    51a4:	1c02      	adds	r2, r0, #0
    51a6:	1c0b      	adds	r3, r1, #0
    51a8:	9812      	ldr	r0, [sp, #72]	; 0x48
    51aa:	9913      	ldr	r1, [sp, #76]	; 0x4c
    51ac:	f004 f8d0 	bl	9350 <__aeabi_dadd>
    51b0:	1c06      	adds	r6, r0, #0
    51b2:	1c0f      	adds	r7, r1, #0
    51b4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    51b6:	9712      	str	r7, [sp, #72]	; 0x48
    51b8:	2c00      	cmp	r4, #0
    51ba:	d131      	bne.n	5220 <_strtod_r+0xb78>
    51bc:	4b48      	ldr	r3, [pc, #288]	; (52e0 <_strtod_r+0xc38>)
    51be:	9d11      	ldr	r5, [sp, #68]	; 0x44
    51c0:	403b      	ands	r3, r7
    51c2:	429d      	cmp	r5, r3
    51c4:	d12c      	bne.n	5220 <_strtod_r+0xb78>
    51c6:	990d      	ldr	r1, [sp, #52]	; 0x34
    51c8:	980c      	ldr	r0, [sp, #48]	; 0x30
    51ca:	f005 fe11 	bl	adf0 <__aeabi_d2iz>
    51ce:	f005 fe43 	bl	ae58 <__aeabi_i2d>
    51d2:	1c02      	adds	r2, r0, #0
    51d4:	1c0b      	adds	r3, r1, #0
    51d6:	980c      	ldr	r0, [sp, #48]	; 0x30
    51d8:	990d      	ldr	r1, [sp, #52]	; 0x34
    51da:	f005 fad5 	bl	a788 <__aeabi_dsub>
    51de:	1c04      	adds	r4, r0, #0
    51e0:	980f      	ldr	r0, [sp, #60]	; 0x3c
    51e2:	1c0d      	adds	r5, r1, #0
    51e4:	2800      	cmp	r0, #0
    51e6:	d104      	bne.n	51f2 <_strtod_r+0xb4a>
    51e8:	2e00      	cmp	r6, #0
    51ea:	d102      	bne.n	51f2 <_strtod_r+0xb4a>
    51ec:	9912      	ldr	r1, [sp, #72]	; 0x48
    51ee:	030b      	lsls	r3, r1, #12
    51f0:	d00e      	beq.n	5210 <_strtod_r+0xb68>
    51f2:	1c20      	adds	r0, r4, #0
    51f4:	1c29      	adds	r1, r5, #0
    51f6:	4a34      	ldr	r2, [pc, #208]	; (52c8 <_strtod_r+0xc20>)
    51f8:	4b34      	ldr	r3, [pc, #208]	; (52cc <_strtod_r+0xc24>)
    51fa:	f003 f92f 	bl	845c <__aeabi_dcmplt>
    51fe:	2800      	cmp	r0, #0
    5200:	d134      	bne.n	526c <_strtod_r+0xbc4>
    5202:	1c20      	adds	r0, r4, #0
    5204:	1c29      	adds	r1, r5, #0
    5206:	4a32      	ldr	r2, [pc, #200]	; (52d0 <_strtod_r+0xc28>)
    5208:	4b32      	ldr	r3, [pc, #200]	; (52d4 <_strtod_r+0xc2c>)
    520a:	f003 f93b 	bl	8484 <__aeabi_dcmpgt>
    520e:	e005      	b.n	521c <_strtod_r+0xb74>
    5210:	1c20      	adds	r0, r4, #0
    5212:	1c29      	adds	r1, r5, #0
    5214:	4a30      	ldr	r2, [pc, #192]	; (52d8 <_strtod_r+0xc30>)
    5216:	4b31      	ldr	r3, [pc, #196]	; (52dc <_strtod_r+0xc34>)
    5218:	f003 f920 	bl	845c <__aeabi_dcmplt>
    521c:	2800      	cmp	r0, #0
    521e:	d125      	bne.n	526c <_strtod_r+0xbc4>
    5220:	9808      	ldr	r0, [sp, #32]
    5222:	991c      	ldr	r1, [sp, #112]	; 0x70
    5224:	f002 faf3 	bl	780e <_Bfree>
    5228:	9808      	ldr	r0, [sp, #32]
    522a:	990e      	ldr	r1, [sp, #56]	; 0x38
    522c:	f002 faef 	bl	780e <_Bfree>
    5230:	9808      	ldr	r0, [sp, #32]
    5232:	9909      	ldr	r1, [sp, #36]	; 0x24
    5234:	f002 faeb 	bl	780e <_Bfree>
    5238:	9808      	ldr	r0, [sp, #32]
    523a:	9907      	ldr	r1, [sp, #28]
    523c:	f002 fae7 	bl	780e <_Bfree>
    5240:	e55a      	b.n	4cf8 <_strtod_r+0x650>
    5242:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5244:	2c00      	cmp	r4, #0
    5246:	d011      	beq.n	526c <_strtod_r+0xbc4>
    5248:	4d2a      	ldr	r5, [pc, #168]	; (52f4 <_strtod_r+0xc4c>)
    524a:	2000      	movs	r0, #0
    524c:	9014      	str	r0, [sp, #80]	; 0x50
    524e:	9515      	str	r5, [sp, #84]	; 0x54
    5250:	1c30      	adds	r0, r6, #0
    5252:	1c39      	adds	r1, r7, #0
    5254:	9a14      	ldr	r2, [sp, #80]	; 0x50
    5256:	9b15      	ldr	r3, [sp, #84]	; 0x54
    5258:	f005 f806 	bl	a268 <__aeabi_dmul>
    525c:	1c06      	adds	r6, r0, #0
    525e:	1c0f      	adds	r7, r1, #0
    5260:	d104      	bne.n	526c <_strtod_r+0xbc4>
    5262:	2800      	cmp	r0, #0
    5264:	d102      	bne.n	526c <_strtod_r+0xbc4>
    5266:	9c08      	ldr	r4, [sp, #32]
    5268:	2322      	movs	r3, #34	; 0x22
    526a:	6023      	str	r3, [r4, #0]
    526c:	9808      	ldr	r0, [sp, #32]
    526e:	991c      	ldr	r1, [sp, #112]	; 0x70
    5270:	f002 facd 	bl	780e <_Bfree>
    5274:	9808      	ldr	r0, [sp, #32]
    5276:	990e      	ldr	r1, [sp, #56]	; 0x38
    5278:	f002 fac9 	bl	780e <_Bfree>
    527c:	9808      	ldr	r0, [sp, #32]
    527e:	9909      	ldr	r1, [sp, #36]	; 0x24
    5280:	f002 fac5 	bl	780e <_Bfree>
    5284:	9808      	ldr	r0, [sp, #32]
    5286:	9910      	ldr	r1, [sp, #64]	; 0x40
    5288:	f002 fac1 	bl	780e <_Bfree>
    528c:	9808      	ldr	r0, [sp, #32]
    528e:	9907      	ldr	r1, [sp, #28]
    5290:	f002 fabd 	bl	780e <_Bfree>
    5294:	9d19      	ldr	r5, [sp, #100]	; 0x64
    5296:	2d00      	cmp	r5, #0
    5298:	d001      	beq.n	529e <_strtod_r+0xbf6>
    529a:	981b      	ldr	r0, [sp, #108]	; 0x6c
    529c:	6028      	str	r0, [r5, #0]
    529e:	9c16      	ldr	r4, [sp, #88]	; 0x58
    52a0:	1c32      	adds	r2, r6, #0
    52a2:	1c3b      	adds	r3, r7, #0
    52a4:	2c00      	cmp	r4, #0
    52a6:	d002      	beq.n	52ae <_strtod_r+0xc06>
    52a8:	2580      	movs	r5, #128	; 0x80
    52aa:	062d      	lsls	r5, r5, #24
    52ac:	197b      	adds	r3, r7, r5
    52ae:	1c10      	adds	r0, r2, #0
    52b0:	1c19      	adds	r1, r3, #0
    52b2:	b021      	add	sp, #132	; 0x84
    52b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    52b6:	46c0      	nop			; (mov r8, r8)
    52b8:	00000000 	.word	0x00000000
    52bc:	3fe00000 	.word	0x3fe00000
    52c0:	ffc00000 	.word	0xffc00000
    52c4:	41dfffff 	.word	0x41dfffff
    52c8:	94a03595 	.word	0x94a03595
    52cc:	3fdfffff 	.word	0x3fdfffff
    52d0:	35afe535 	.word	0x35afe535
    52d4:	3fe00000 	.word	0x3fe00000
    52d8:	94a03595 	.word	0x94a03595
    52dc:	3fcfffff 	.word	0x3fcfffff
    52e0:	7ff00000 	.word	0x7ff00000
    52e4:	7fe00000 	.word	0x7fe00000
    52e8:	fcb00000 	.word	0xfcb00000
    52ec:	7c9fffff 	.word	0x7c9fffff
    52f0:	7fefffff 	.word	0x7fefffff
    52f4:	39500000 	.word	0x39500000

000052f8 <strtod>:
    52f8:	b508      	push	{r3, lr}
    52fa:	1c0a      	adds	r2, r1, #0
    52fc:	4903      	ldr	r1, [pc, #12]	; (530c <strtod+0x14>)
    52fe:	1c03      	adds	r3, r0, #0
    5300:	6808      	ldr	r0, [r1, #0]
    5302:	1c19      	adds	r1, r3, #0
    5304:	f7ff f9d0 	bl	46a8 <_strtod_r>
    5308:	bd08      	pop	{r3, pc}
    530a:	46c0      	nop			; (mov r8, r8)
    530c:	20000070 	.word	0x20000070

00005310 <_strtol_r>:
    5310:	b5f0      	push	{r4, r5, r6, r7, lr}
    5312:	1c1d      	adds	r5, r3, #0
    5314:	4b42      	ldr	r3, [pc, #264]	; (5420 <_strtol_r+0x110>)
    5316:	b087      	sub	sp, #28
    5318:	681b      	ldr	r3, [r3, #0]
    531a:	9005      	str	r0, [sp, #20]
    531c:	9302      	str	r3, [sp, #8]
    531e:	9103      	str	r1, [sp, #12]
    5320:	9201      	str	r2, [sp, #4]
    5322:	1c0b      	adds	r3, r1, #0
    5324:	781c      	ldrb	r4, [r3, #0]
    5326:	9f02      	ldr	r7, [sp, #8]
    5328:	1c5e      	adds	r6, r3, #1
    532a:	193a      	adds	r2, r7, r4
    532c:	7851      	ldrb	r1, [r2, #1]
    532e:	2208      	movs	r2, #8
    5330:	400a      	ands	r2, r1
    5332:	d001      	beq.n	5338 <_strtol_r+0x28>
    5334:	1c33      	adds	r3, r6, #0
    5336:	e7f5      	b.n	5324 <_strtol_r+0x14>
    5338:	2c2d      	cmp	r4, #45	; 0x2d
    533a:	d104      	bne.n	5346 <_strtol_r+0x36>
    533c:	2701      	movs	r7, #1
    533e:	1c9e      	adds	r6, r3, #2
    5340:	785c      	ldrb	r4, [r3, #1]
    5342:	9700      	str	r7, [sp, #0]
    5344:	e004      	b.n	5350 <_strtol_r+0x40>
    5346:	9200      	str	r2, [sp, #0]
    5348:	2c2b      	cmp	r4, #43	; 0x2b
    534a:	d101      	bne.n	5350 <_strtol_r+0x40>
    534c:	785c      	ldrb	r4, [r3, #1]
    534e:	1c9e      	adds	r6, r3, #2
    5350:	2310      	movs	r3, #16
    5352:	1c2a      	adds	r2, r5, #0
    5354:	439a      	bics	r2, r3
    5356:	d111      	bne.n	537c <_strtol_r+0x6c>
    5358:	2c30      	cmp	r4, #48	; 0x30
    535a:	d108      	bne.n	536e <_strtol_r+0x5e>
    535c:	7832      	ldrb	r2, [r6, #0]
    535e:	2120      	movs	r1, #32
    5360:	438a      	bics	r2, r1
    5362:	2a58      	cmp	r2, #88	; 0x58
    5364:	d107      	bne.n	5376 <_strtol_r+0x66>
    5366:	7874      	ldrb	r4, [r6, #1]
    5368:	1c1d      	adds	r5, r3, #0
    536a:	3602      	adds	r6, #2
    536c:	e006      	b.n	537c <_strtol_r+0x6c>
    536e:	2d00      	cmp	r5, #0
    5370:	d104      	bne.n	537c <_strtol_r+0x6c>
    5372:	250a      	movs	r5, #10
    5374:	e002      	b.n	537c <_strtol_r+0x6c>
    5376:	2d00      	cmp	r5, #0
    5378:	d100      	bne.n	537c <_strtol_r+0x6c>
    537a:	2508      	movs	r5, #8
    537c:	9f00      	ldr	r7, [sp, #0]
    537e:	1c29      	adds	r1, r5, #0
    5380:	427b      	negs	r3, r7
    5382:	417b      	adcs	r3, r7
    5384:	2780      	movs	r7, #128	; 0x80
    5386:	063f      	lsls	r7, r7, #24
    5388:	1aff      	subs	r7, r7, r3
    538a:	1c38      	adds	r0, r7, #0
    538c:	f002 ffe4 	bl	8358 <__aeabi_uidivmod>
    5390:	1c38      	adds	r0, r7, #0
    5392:	9104      	str	r1, [sp, #16]
    5394:	1c29      	adds	r1, r5, #0
    5396:	f002 ff9b 	bl	82d0 <__aeabi_uidiv>
    539a:	2300      	movs	r3, #0
    539c:	1c02      	adds	r2, r0, #0
    539e:	1c18      	adds	r0, r3, #0
    53a0:	9f02      	ldr	r7, [sp, #8]
    53a2:	1939      	adds	r1, r7, r4
    53a4:	7849      	ldrb	r1, [r1, #1]
    53a6:	074f      	lsls	r7, r1, #29
    53a8:	d501      	bpl.n	53ae <_strtol_r+0x9e>
    53aa:	3c30      	subs	r4, #48	; 0x30
    53ac:	e007      	b.n	53be <_strtol_r+0xae>
    53ae:	2703      	movs	r7, #3
    53b0:	400f      	ands	r7, r1
    53b2:	d017      	beq.n	53e4 <_strtol_r+0xd4>
    53b4:	2157      	movs	r1, #87	; 0x57
    53b6:	2f01      	cmp	r7, #1
    53b8:	d100      	bne.n	53bc <_strtol_r+0xac>
    53ba:	2137      	movs	r1, #55	; 0x37
    53bc:	1a64      	subs	r4, r4, r1
    53be:	42ac      	cmp	r4, r5
    53c0:	da10      	bge.n	53e4 <_strtol_r+0xd4>
    53c2:	1c59      	adds	r1, r3, #1
    53c4:	d00b      	beq.n	53de <_strtol_r+0xce>
    53c6:	4290      	cmp	r0, r2
    53c8:	d807      	bhi.n	53da <_strtol_r+0xca>
    53ca:	d102      	bne.n	53d2 <_strtol_r+0xc2>
    53cc:	9f04      	ldr	r7, [sp, #16]
    53ce:	42bc      	cmp	r4, r7
    53d0:	dc03      	bgt.n	53da <_strtol_r+0xca>
    53d2:	4368      	muls	r0, r5
    53d4:	2301      	movs	r3, #1
    53d6:	1820      	adds	r0, r4, r0
    53d8:	e001      	b.n	53de <_strtol_r+0xce>
    53da:	2301      	movs	r3, #1
    53dc:	425b      	negs	r3, r3
    53de:	7834      	ldrb	r4, [r6, #0]
    53e0:	3601      	adds	r6, #1
    53e2:	e7dd      	b.n	53a0 <_strtol_r+0x90>
    53e4:	9f00      	ldr	r7, [sp, #0]
    53e6:	1c59      	adds	r1, r3, #1
    53e8:	d10b      	bne.n	5402 <_strtol_r+0xf2>
    53ea:	2080      	movs	r0, #128	; 0x80
    53ec:	427b      	negs	r3, r7
    53ee:	417b      	adcs	r3, r7
    53f0:	0600      	lsls	r0, r0, #24
    53f2:	9f05      	ldr	r7, [sp, #20]
    53f4:	1ac0      	subs	r0, r0, r3
    53f6:	2322      	movs	r3, #34	; 0x22
    53f8:	603b      	str	r3, [r7, #0]
    53fa:	9f01      	ldr	r7, [sp, #4]
    53fc:	2f00      	cmp	r7, #0
    53fe:	d109      	bne.n	5414 <_strtol_r+0x104>
    5400:	e00b      	b.n	541a <_strtol_r+0x10a>
    5402:	2f00      	cmp	r7, #0
    5404:	d000      	beq.n	5408 <_strtol_r+0xf8>
    5406:	4240      	negs	r0, r0
    5408:	9f01      	ldr	r7, [sp, #4]
    540a:	2f00      	cmp	r7, #0
    540c:	d005      	beq.n	541a <_strtol_r+0x10a>
    540e:	9a03      	ldr	r2, [sp, #12]
    5410:	2b00      	cmp	r3, #0
    5412:	d000      	beq.n	5416 <_strtol_r+0x106>
    5414:	1e72      	subs	r2, r6, #1
    5416:	9f01      	ldr	r7, [sp, #4]
    5418:	603a      	str	r2, [r7, #0]
    541a:	b007      	add	sp, #28
    541c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    541e:	46c0      	nop			; (mov r8, r8)
    5420:	20000074 	.word	0x20000074

00005424 <strtol>:
    5424:	b538      	push	{r3, r4, r5, lr}
    5426:	1c13      	adds	r3, r2, #0
    5428:	4a04      	ldr	r2, [pc, #16]	; (543c <strtol+0x18>)
    542a:	1c05      	adds	r5, r0, #0
    542c:	1c0c      	adds	r4, r1, #0
    542e:	6810      	ldr	r0, [r2, #0]
    5430:	1c29      	adds	r1, r5, #0
    5432:	1c22      	adds	r2, r4, #0
    5434:	f7ff ff6c 	bl	5310 <_strtol_r>
    5438:	bd38      	pop	{r3, r4, r5, pc}
    543a:	46c0      	nop			; (mov r8, r8)
    543c:	20000070 	.word	0x20000070

00005440 <__sfputc_r>:
    5440:	6893      	ldr	r3, [r2, #8]
    5442:	b510      	push	{r4, lr}
    5444:	3b01      	subs	r3, #1
    5446:	6093      	str	r3, [r2, #8]
    5448:	2b00      	cmp	r3, #0
    544a:	da05      	bge.n	5458 <__sfputc_r+0x18>
    544c:	6994      	ldr	r4, [r2, #24]
    544e:	42a3      	cmp	r3, r4
    5450:	db08      	blt.n	5464 <__sfputc_r+0x24>
    5452:	b2cb      	uxtb	r3, r1
    5454:	2b0a      	cmp	r3, #10
    5456:	d005      	beq.n	5464 <__sfputc_r+0x24>
    5458:	6813      	ldr	r3, [r2, #0]
    545a:	1c58      	adds	r0, r3, #1
    545c:	6010      	str	r0, [r2, #0]
    545e:	7019      	strb	r1, [r3, #0]
    5460:	b2c8      	uxtb	r0, r1
    5462:	e001      	b.n	5468 <__sfputc_r+0x28>
    5464:	f000 fd72 	bl	5f4c <__swbuf_r>
    5468:	bd10      	pop	{r4, pc}

0000546a <__sfputs_r>:
    546a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    546c:	1c06      	adds	r6, r0, #0
    546e:	1c0f      	adds	r7, r1, #0
    5470:	1c14      	adds	r4, r2, #0
    5472:	18d5      	adds	r5, r2, r3
    5474:	42ac      	cmp	r4, r5
    5476:	d008      	beq.n	548a <__sfputs_r+0x20>
    5478:	7821      	ldrb	r1, [r4, #0]
    547a:	1c30      	adds	r0, r6, #0
    547c:	1c3a      	adds	r2, r7, #0
    547e:	f7ff ffdf 	bl	5440 <__sfputc_r>
    5482:	3401      	adds	r4, #1
    5484:	1c43      	adds	r3, r0, #1
    5486:	d1f5      	bne.n	5474 <__sfputs_r+0xa>
    5488:	e000      	b.n	548c <__sfputs_r+0x22>
    548a:	2000      	movs	r0, #0
    548c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00005490 <_vfiprintf_r>:
    5490:	b5f0      	push	{r4, r5, r6, r7, lr}
    5492:	b09f      	sub	sp, #124	; 0x7c
    5494:	1c06      	adds	r6, r0, #0
    5496:	1c0f      	adds	r7, r1, #0
    5498:	9203      	str	r2, [sp, #12]
    549a:	9305      	str	r3, [sp, #20]
    549c:	2800      	cmp	r0, #0
    549e:	d004      	beq.n	54aa <_vfiprintf_r+0x1a>
    54a0:	6981      	ldr	r1, [r0, #24]
    54a2:	2900      	cmp	r1, #0
    54a4:	d101      	bne.n	54aa <_vfiprintf_r+0x1a>
    54a6:	f001 fd8d 	bl	6fc4 <__sinit>
    54aa:	4b75      	ldr	r3, [pc, #468]	; (5680 <_vfiprintf_r+0x1f0>)
    54ac:	429f      	cmp	r7, r3
    54ae:	d101      	bne.n	54b4 <_vfiprintf_r+0x24>
    54b0:	6877      	ldr	r7, [r6, #4]
    54b2:	e008      	b.n	54c6 <_vfiprintf_r+0x36>
    54b4:	4b73      	ldr	r3, [pc, #460]	; (5684 <_vfiprintf_r+0x1f4>)
    54b6:	429f      	cmp	r7, r3
    54b8:	d101      	bne.n	54be <_vfiprintf_r+0x2e>
    54ba:	68b7      	ldr	r7, [r6, #8]
    54bc:	e003      	b.n	54c6 <_vfiprintf_r+0x36>
    54be:	4b72      	ldr	r3, [pc, #456]	; (5688 <_vfiprintf_r+0x1f8>)
    54c0:	429f      	cmp	r7, r3
    54c2:	d100      	bne.n	54c6 <_vfiprintf_r+0x36>
    54c4:	68f7      	ldr	r7, [r6, #12]
    54c6:	89bb      	ldrh	r3, [r7, #12]
    54c8:	071a      	lsls	r2, r3, #28
    54ca:	d50a      	bpl.n	54e2 <_vfiprintf_r+0x52>
    54cc:	693b      	ldr	r3, [r7, #16]
    54ce:	2b00      	cmp	r3, #0
    54d0:	d007      	beq.n	54e2 <_vfiprintf_r+0x52>
    54d2:	ad06      	add	r5, sp, #24
    54d4:	2300      	movs	r3, #0
    54d6:	616b      	str	r3, [r5, #20]
    54d8:	2320      	movs	r3, #32
    54da:	766b      	strb	r3, [r5, #25]
    54dc:	2330      	movs	r3, #48	; 0x30
    54de:	76ab      	strb	r3, [r5, #26]
    54e0:	e03b      	b.n	555a <_vfiprintf_r+0xca>
    54e2:	1c30      	adds	r0, r6, #0
    54e4:	1c39      	adds	r1, r7, #0
    54e6:	f000 fd89 	bl	5ffc <__swsetup_r>
    54ea:	2800      	cmp	r0, #0
    54ec:	d0f1      	beq.n	54d2 <_vfiprintf_r+0x42>
    54ee:	2001      	movs	r0, #1
    54f0:	4240      	negs	r0, r0
    54f2:	e0c2      	b.n	567a <_vfiprintf_r+0x1ea>
    54f4:	9a05      	ldr	r2, [sp, #20]
    54f6:	1d11      	adds	r1, r2, #4
    54f8:	6812      	ldr	r2, [r2, #0]
    54fa:	9105      	str	r1, [sp, #20]
    54fc:	2a00      	cmp	r2, #0
    54fe:	db76      	blt.n	55ee <_vfiprintf_r+0x15e>
    5500:	9209      	str	r2, [sp, #36]	; 0x24
    5502:	3401      	adds	r4, #1
    5504:	7823      	ldrb	r3, [r4, #0]
    5506:	2b2e      	cmp	r3, #46	; 0x2e
    5508:	d100      	bne.n	550c <_vfiprintf_r+0x7c>
    550a:	e081      	b.n	5610 <_vfiprintf_r+0x180>
    550c:	7821      	ldrb	r1, [r4, #0]
    550e:	485f      	ldr	r0, [pc, #380]	; (568c <_vfiprintf_r+0x1fc>)
    5510:	2203      	movs	r2, #3
    5512:	f002 f939 	bl	7788 <memchr>
    5516:	2800      	cmp	r0, #0
    5518:	d007      	beq.n	552a <_vfiprintf_r+0x9a>
    551a:	495c      	ldr	r1, [pc, #368]	; (568c <_vfiprintf_r+0x1fc>)
    551c:	682a      	ldr	r2, [r5, #0]
    551e:	1a43      	subs	r3, r0, r1
    5520:	2040      	movs	r0, #64	; 0x40
    5522:	4098      	lsls	r0, r3
    5524:	4310      	orrs	r0, r2
    5526:	6028      	str	r0, [r5, #0]
    5528:	3401      	adds	r4, #1
    552a:	7821      	ldrb	r1, [r4, #0]
    552c:	1c63      	adds	r3, r4, #1
    552e:	4858      	ldr	r0, [pc, #352]	; (5690 <_vfiprintf_r+0x200>)
    5530:	2206      	movs	r2, #6
    5532:	9303      	str	r3, [sp, #12]
    5534:	7629      	strb	r1, [r5, #24]
    5536:	f002 f927 	bl	7788 <memchr>
    553a:	2800      	cmp	r0, #0
    553c:	d100      	bne.n	5540 <_vfiprintf_r+0xb0>
    553e:	e08a      	b.n	5656 <_vfiprintf_r+0x1c6>
    5540:	4b54      	ldr	r3, [pc, #336]	; (5694 <_vfiprintf_r+0x204>)
    5542:	2b00      	cmp	r3, #0
    5544:	d17e      	bne.n	5644 <_vfiprintf_r+0x1b4>
    5546:	9b05      	ldr	r3, [sp, #20]
    5548:	2207      	movs	r2, #7
    554a:	3307      	adds	r3, #7
    554c:	4393      	bics	r3, r2
    554e:	3308      	adds	r3, #8
    5550:	9305      	str	r3, [sp, #20]
    5552:	696a      	ldr	r2, [r5, #20]
    5554:	9904      	ldr	r1, [sp, #16]
    5556:	1853      	adds	r3, r2, r1
    5558:	616b      	str	r3, [r5, #20]
    555a:	9c03      	ldr	r4, [sp, #12]
    555c:	7823      	ldrb	r3, [r4, #0]
    555e:	2b00      	cmp	r3, #0
    5560:	d104      	bne.n	556c <_vfiprintf_r+0xdc>
    5562:	9903      	ldr	r1, [sp, #12]
    5564:	1a61      	subs	r1, r4, r1
    5566:	9102      	str	r1, [sp, #8]
    5568:	d010      	beq.n	558c <_vfiprintf_r+0xfc>
    556a:	e003      	b.n	5574 <_vfiprintf_r+0xe4>
    556c:	2b25      	cmp	r3, #37	; 0x25
    556e:	d0f8      	beq.n	5562 <_vfiprintf_r+0xd2>
    5570:	3401      	adds	r4, #1
    5572:	e7f3      	b.n	555c <_vfiprintf_r+0xcc>
    5574:	1c30      	adds	r0, r6, #0
    5576:	1c39      	adds	r1, r7, #0
    5578:	9a03      	ldr	r2, [sp, #12]
    557a:	9b02      	ldr	r3, [sp, #8]
    557c:	f7ff ff75 	bl	546a <__sfputs_r>
    5580:	3001      	adds	r0, #1
    5582:	d075      	beq.n	5670 <_vfiprintf_r+0x1e0>
    5584:	696a      	ldr	r2, [r5, #20]
    5586:	9902      	ldr	r1, [sp, #8]
    5588:	1853      	adds	r3, r2, r1
    558a:	616b      	str	r3, [r5, #20]
    558c:	7823      	ldrb	r3, [r4, #0]
    558e:	2b00      	cmp	r3, #0
    5590:	d06e      	beq.n	5670 <_vfiprintf_r+0x1e0>
    5592:	2201      	movs	r2, #1
    5594:	4252      	negs	r2, r2
    5596:	606a      	str	r2, [r5, #4]
    5598:	466a      	mov	r2, sp
    559a:	2300      	movs	r3, #0
    559c:	325b      	adds	r2, #91	; 0x5b
    559e:	3401      	adds	r4, #1
    55a0:	602b      	str	r3, [r5, #0]
    55a2:	60eb      	str	r3, [r5, #12]
    55a4:	60ab      	str	r3, [r5, #8]
    55a6:	7013      	strb	r3, [r2, #0]
    55a8:	65ab      	str	r3, [r5, #88]	; 0x58
    55aa:	7821      	ldrb	r1, [r4, #0]
    55ac:	483a      	ldr	r0, [pc, #232]	; (5698 <_vfiprintf_r+0x208>)
    55ae:	2205      	movs	r2, #5
    55b0:	f002 f8ea 	bl	7788 <memchr>
    55b4:	2800      	cmp	r0, #0
    55b6:	d008      	beq.n	55ca <_vfiprintf_r+0x13a>
    55b8:	4a37      	ldr	r2, [pc, #220]	; (5698 <_vfiprintf_r+0x208>)
    55ba:	3401      	adds	r4, #1
    55bc:	1a83      	subs	r3, r0, r2
    55be:	2001      	movs	r0, #1
    55c0:	4098      	lsls	r0, r3
    55c2:	682b      	ldr	r3, [r5, #0]
    55c4:	4318      	orrs	r0, r3
    55c6:	6028      	str	r0, [r5, #0]
    55c8:	e7ef      	b.n	55aa <_vfiprintf_r+0x11a>
    55ca:	682b      	ldr	r3, [r5, #0]
    55cc:	06d9      	lsls	r1, r3, #27
    55ce:	d503      	bpl.n	55d8 <_vfiprintf_r+0x148>
    55d0:	466a      	mov	r2, sp
    55d2:	2120      	movs	r1, #32
    55d4:	325b      	adds	r2, #91	; 0x5b
    55d6:	7011      	strb	r1, [r2, #0]
    55d8:	071a      	lsls	r2, r3, #28
    55da:	d503      	bpl.n	55e4 <_vfiprintf_r+0x154>
    55dc:	466a      	mov	r2, sp
    55de:	212b      	movs	r1, #43	; 0x2b
    55e0:	325b      	adds	r2, #91	; 0x5b
    55e2:	7011      	strb	r1, [r2, #0]
    55e4:	7822      	ldrb	r2, [r4, #0]
    55e6:	2a2a      	cmp	r2, #42	; 0x2a
    55e8:	d084      	beq.n	54f4 <_vfiprintf_r+0x64>
    55ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
    55ec:	e005      	b.n	55fa <_vfiprintf_r+0x16a>
    55ee:	4252      	negs	r2, r2
    55f0:	60ea      	str	r2, [r5, #12]
    55f2:	2202      	movs	r2, #2
    55f4:	4313      	orrs	r3, r2
    55f6:	602b      	str	r3, [r5, #0]
    55f8:	e783      	b.n	5502 <_vfiprintf_r+0x72>
    55fa:	7822      	ldrb	r2, [r4, #0]
    55fc:	3a30      	subs	r2, #48	; 0x30
    55fe:	2a09      	cmp	r2, #9
    5600:	d804      	bhi.n	560c <_vfiprintf_r+0x17c>
    5602:	210a      	movs	r1, #10
    5604:	434b      	muls	r3, r1
    5606:	3401      	adds	r4, #1
    5608:	189b      	adds	r3, r3, r2
    560a:	e7f6      	b.n	55fa <_vfiprintf_r+0x16a>
    560c:	9309      	str	r3, [sp, #36]	; 0x24
    560e:	e779      	b.n	5504 <_vfiprintf_r+0x74>
    5610:	7863      	ldrb	r3, [r4, #1]
    5612:	2b2a      	cmp	r3, #42	; 0x2a
    5614:	d109      	bne.n	562a <_vfiprintf_r+0x19a>
    5616:	9b05      	ldr	r3, [sp, #20]
    5618:	3402      	adds	r4, #2
    561a:	1d1a      	adds	r2, r3, #4
    561c:	681b      	ldr	r3, [r3, #0]
    561e:	9205      	str	r2, [sp, #20]
    5620:	2b00      	cmp	r3, #0
    5622:	da0d      	bge.n	5640 <_vfiprintf_r+0x1b0>
    5624:	2301      	movs	r3, #1
    5626:	425b      	negs	r3, r3
    5628:	e00a      	b.n	5640 <_vfiprintf_r+0x1b0>
    562a:	3401      	adds	r4, #1
    562c:	2300      	movs	r3, #0
    562e:	7822      	ldrb	r2, [r4, #0]
    5630:	3a30      	subs	r2, #48	; 0x30
    5632:	2a09      	cmp	r2, #9
    5634:	d804      	bhi.n	5640 <_vfiprintf_r+0x1b0>
    5636:	210a      	movs	r1, #10
    5638:	434b      	muls	r3, r1
    563a:	3401      	adds	r4, #1
    563c:	189b      	adds	r3, r3, r2
    563e:	e7f6      	b.n	562e <_vfiprintf_r+0x19e>
    5640:	9307      	str	r3, [sp, #28]
    5642:	e763      	b.n	550c <_vfiprintf_r+0x7c>
    5644:	ab05      	add	r3, sp, #20
    5646:	9300      	str	r3, [sp, #0]
    5648:	1c30      	adds	r0, r6, #0
    564a:	1c29      	adds	r1, r5, #0
    564c:	1c3a      	adds	r2, r7, #0
    564e:	4b13      	ldr	r3, [pc, #76]	; (569c <_vfiprintf_r+0x20c>)
    5650:	f000 f8c6 	bl	57e0 <_printf_float>
    5654:	e007      	b.n	5666 <_vfiprintf_r+0x1d6>
    5656:	ab05      	add	r3, sp, #20
    5658:	9300      	str	r3, [sp, #0]
    565a:	1c30      	adds	r0, r6, #0
    565c:	1c29      	adds	r1, r5, #0
    565e:	1c3a      	adds	r2, r7, #0
    5660:	4b0e      	ldr	r3, [pc, #56]	; (569c <_vfiprintf_r+0x20c>)
    5662:	f000 fb5d 	bl	5d20 <_printf_i>
    5666:	9004      	str	r0, [sp, #16]
    5668:	9904      	ldr	r1, [sp, #16]
    566a:	3101      	adds	r1, #1
    566c:	d000      	beq.n	5670 <_vfiprintf_r+0x1e0>
    566e:	e770      	b.n	5552 <_vfiprintf_r+0xc2>
    5670:	89bb      	ldrh	r3, [r7, #12]
    5672:	065a      	lsls	r2, r3, #25
    5674:	d500      	bpl.n	5678 <_vfiprintf_r+0x1e8>
    5676:	e73a      	b.n	54ee <_vfiprintf_r+0x5e>
    5678:	980b      	ldr	r0, [sp, #44]	; 0x2c
    567a:	b01f      	add	sp, #124	; 0x7c
    567c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    567e:	46c0      	nop			; (mov r8, r8)
    5680:	0000b9d4 	.word	0x0000b9d4
    5684:	0000b9f4 	.word	0x0000b9f4
    5688:	0000ba14 	.word	0x0000ba14
    568c:	0000b886 	.word	0x0000b886
    5690:	0000b88a 	.word	0x0000b88a
    5694:	000057e1 	.word	0x000057e1
    5698:	0000b880 	.word	0x0000b880
    569c:	0000546b 	.word	0x0000546b

000056a0 <__cvt>:
    56a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    56a2:	b08b      	sub	sp, #44	; 0x2c
    56a4:	1c16      	adds	r6, r2, #0
    56a6:	1c1c      	adds	r4, r3, #0
    56a8:	9912      	ldr	r1, [sp, #72]	; 0x48
    56aa:	d504      	bpl.n	56b6 <__cvt+0x16>
    56ac:	2280      	movs	r2, #128	; 0x80
    56ae:	0612      	lsls	r2, r2, #24
    56b0:	18a4      	adds	r4, r4, r2
    56b2:	232d      	movs	r3, #45	; 0x2d
    56b4:	e000      	b.n	56b8 <__cvt+0x18>
    56b6:	2300      	movs	r3, #0
    56b8:	9f14      	ldr	r7, [sp, #80]	; 0x50
    56ba:	700b      	strb	r3, [r1, #0]
    56bc:	2320      	movs	r3, #32
    56be:	439f      	bics	r7, r3
    56c0:	2f46      	cmp	r7, #70	; 0x46
    56c2:	d008      	beq.n	56d6 <__cvt+0x36>
    56c4:	1c3a      	adds	r2, r7, #0
    56c6:	3a45      	subs	r2, #69	; 0x45
    56c8:	4251      	negs	r1, r2
    56ca:	414a      	adcs	r2, r1
    56cc:	9910      	ldr	r1, [sp, #64]	; 0x40
    56ce:	2302      	movs	r3, #2
    56d0:	1889      	adds	r1, r1, r2
    56d2:	9110      	str	r1, [sp, #64]	; 0x40
    56d4:	e000      	b.n	56d8 <__cvt+0x38>
    56d6:	2303      	movs	r3, #3
    56d8:	9300      	str	r3, [sp, #0]
    56da:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    56dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
    56de:	9302      	str	r3, [sp, #8]
    56e0:	ab08      	add	r3, sp, #32
    56e2:	9303      	str	r3, [sp, #12]
    56e4:	ab09      	add	r3, sp, #36	; 0x24
    56e6:	9201      	str	r2, [sp, #4]
    56e8:	9304      	str	r3, [sp, #16]
    56ea:	1c32      	adds	r2, r6, #0
    56ec:	1c23      	adds	r3, r4, #0
    56ee:	f000 fd83 	bl	61f8 <_dtoa_r>
    56f2:	1c05      	adds	r5, r0, #0
    56f4:	2f47      	cmp	r7, #71	; 0x47
    56f6:	d102      	bne.n	56fe <__cvt+0x5e>
    56f8:	9911      	ldr	r1, [sp, #68]	; 0x44
    56fa:	07c9      	lsls	r1, r1, #31
    56fc:	d52c      	bpl.n	5758 <__cvt+0xb8>
    56fe:	9910      	ldr	r1, [sp, #64]	; 0x40
    5700:	1869      	adds	r1, r5, r1
    5702:	9107      	str	r1, [sp, #28]
    5704:	2f46      	cmp	r7, #70	; 0x46
    5706:	d114      	bne.n	5732 <__cvt+0x92>
    5708:	782b      	ldrb	r3, [r5, #0]
    570a:	2b30      	cmp	r3, #48	; 0x30
    570c:	d10c      	bne.n	5728 <__cvt+0x88>
    570e:	1c30      	adds	r0, r6, #0
    5710:	1c21      	adds	r1, r4, #0
    5712:	4b16      	ldr	r3, [pc, #88]	; (576c <__cvt+0xcc>)
    5714:	4a14      	ldr	r2, [pc, #80]	; (5768 <__cvt+0xc8>)
    5716:	f002 fe9b 	bl	8450 <__aeabi_dcmpeq>
    571a:	2800      	cmp	r0, #0
    571c:	d104      	bne.n	5728 <__cvt+0x88>
    571e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5720:	2301      	movs	r3, #1
    5722:	9913      	ldr	r1, [sp, #76]	; 0x4c
    5724:	1a9b      	subs	r3, r3, r2
    5726:	600b      	str	r3, [r1, #0]
    5728:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    572a:	9907      	ldr	r1, [sp, #28]
    572c:	6813      	ldr	r3, [r2, #0]
    572e:	18c9      	adds	r1, r1, r3
    5730:	9107      	str	r1, [sp, #28]
    5732:	1c30      	adds	r0, r6, #0
    5734:	1c21      	adds	r1, r4, #0
    5736:	4b0d      	ldr	r3, [pc, #52]	; (576c <__cvt+0xcc>)
    5738:	4a0b      	ldr	r2, [pc, #44]	; (5768 <__cvt+0xc8>)
    573a:	f002 fe89 	bl	8450 <__aeabi_dcmpeq>
    573e:	2800      	cmp	r0, #0
    5740:	d001      	beq.n	5746 <__cvt+0xa6>
    5742:	9a07      	ldr	r2, [sp, #28]
    5744:	9209      	str	r2, [sp, #36]	; 0x24
    5746:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5748:	9907      	ldr	r1, [sp, #28]
    574a:	428b      	cmp	r3, r1
    574c:	d204      	bcs.n	5758 <__cvt+0xb8>
    574e:	1c5a      	adds	r2, r3, #1
    5750:	9209      	str	r2, [sp, #36]	; 0x24
    5752:	2230      	movs	r2, #48	; 0x30
    5754:	701a      	strb	r2, [r3, #0]
    5756:	e7f6      	b.n	5746 <__cvt+0xa6>
    5758:	9b09      	ldr	r3, [sp, #36]	; 0x24
    575a:	1c28      	adds	r0, r5, #0
    575c:	1b5a      	subs	r2, r3, r5
    575e:	9b15      	ldr	r3, [sp, #84]	; 0x54
    5760:	601a      	str	r2, [r3, #0]
    5762:	b00b      	add	sp, #44	; 0x2c
    5764:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5766:	46c0      	nop			; (mov r8, r8)
	...

00005770 <__exponent>:
    5770:	b5f0      	push	{r4, r5, r6, r7, lr}
    5772:	232b      	movs	r3, #43	; 0x2b
    5774:	b085      	sub	sp, #20
    5776:	1c05      	adds	r5, r0, #0
    5778:	1c0c      	adds	r4, r1, #0
    577a:	7002      	strb	r2, [r0, #0]
    577c:	1c86      	adds	r6, r0, #2
    577e:	2900      	cmp	r1, #0
    5780:	da01      	bge.n	5786 <__exponent+0x16>
    5782:	424c      	negs	r4, r1
    5784:	232d      	movs	r3, #45	; 0x2d
    5786:	706b      	strb	r3, [r5, #1]
    5788:	2c09      	cmp	r4, #9
    578a:	dd1e      	ble.n	57ca <__exponent+0x5a>
    578c:	466f      	mov	r7, sp
    578e:	370e      	adds	r7, #14
    5790:	1c20      	adds	r0, r4, #0
    5792:	210a      	movs	r1, #10
    5794:	9701      	str	r7, [sp, #4]
    5796:	f002 fe3f 	bl	8418 <__aeabi_idivmod>
    579a:	3130      	adds	r1, #48	; 0x30
    579c:	7039      	strb	r1, [r7, #0]
    579e:	1c20      	adds	r0, r4, #0
    57a0:	210a      	movs	r1, #10
    57a2:	f002 fde3 	bl	836c <__aeabi_idiv>
    57a6:	3f01      	subs	r7, #1
    57a8:	1e04      	subs	r4, r0, #0
    57aa:	2c09      	cmp	r4, #9
    57ac:	dcf0      	bgt.n	5790 <__exponent+0x20>
    57ae:	9b01      	ldr	r3, [sp, #4]
    57b0:	3430      	adds	r4, #48	; 0x30
    57b2:	3b01      	subs	r3, #1
    57b4:	701c      	strb	r4, [r3, #0]
    57b6:	466a      	mov	r2, sp
    57b8:	320f      	adds	r2, #15
    57ba:	1c30      	adds	r0, r6, #0
    57bc:	4293      	cmp	r3, r2
    57be:	d209      	bcs.n	57d4 <__exponent+0x64>
    57c0:	781a      	ldrb	r2, [r3, #0]
    57c2:	3301      	adds	r3, #1
    57c4:	7032      	strb	r2, [r6, #0]
    57c6:	3601      	adds	r6, #1
    57c8:	e7f5      	b.n	57b6 <__exponent+0x46>
    57ca:	2330      	movs	r3, #48	; 0x30
    57cc:	18e4      	adds	r4, r4, r3
    57ce:	7033      	strb	r3, [r6, #0]
    57d0:	1cb0      	adds	r0, r6, #2
    57d2:	7074      	strb	r4, [r6, #1]
    57d4:	1b40      	subs	r0, r0, r5
    57d6:	b005      	add	sp, #20
    57d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    57da:	0000      	movs	r0, r0
    57dc:	0000      	movs	r0, r0
	...

000057e0 <_printf_float>:
    57e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    57e2:	b093      	sub	sp, #76	; 0x4c
    57e4:	1c0c      	adds	r4, r1, #0
    57e6:	920a      	str	r2, [sp, #40]	; 0x28
    57e8:	930b      	str	r3, [sp, #44]	; 0x2c
    57ea:	9e18      	ldr	r6, [sp, #96]	; 0x60
    57ec:	1c05      	adds	r5, r0, #0
    57ee:	f001 ff6d 	bl	76cc <_localeconv_r>
    57f2:	6800      	ldr	r0, [r0, #0]
    57f4:	900c      	str	r0, [sp, #48]	; 0x30
    57f6:	f7fe ff11 	bl	461c <strlen>
    57fa:	2300      	movs	r3, #0
    57fc:	9310      	str	r3, [sp, #64]	; 0x40
    57fe:	6833      	ldr	r3, [r6, #0]
    5800:	2207      	movs	r2, #7
    5802:	3307      	adds	r3, #7
    5804:	4393      	bics	r3, r2
    5806:	1c1a      	adds	r2, r3, #0
    5808:	3208      	adds	r2, #8
    580a:	900d      	str	r0, [sp, #52]	; 0x34
    580c:	7e27      	ldrb	r7, [r4, #24]
    580e:	6818      	ldr	r0, [r3, #0]
    5810:	6859      	ldr	r1, [r3, #4]
    5812:	6032      	str	r2, [r6, #0]
    5814:	64a0      	str	r0, [r4, #72]	; 0x48
    5816:	64e1      	str	r1, [r4, #76]	; 0x4c
    5818:	f7fe fdc4 	bl	43a4 <__fpclassifyd>
    581c:	2801      	cmp	r0, #1
    581e:	d119      	bne.n	5854 <_printf_float+0x74>
    5820:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    5822:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    5824:	4bb9      	ldr	r3, [pc, #740]	; (5b0c <_printf_float+0x32c>)
    5826:	4ab8      	ldr	r2, [pc, #736]	; (5b08 <_printf_float+0x328>)
    5828:	f002 fe18 	bl	845c <__aeabi_dcmplt>
    582c:	2800      	cmp	r0, #0
    582e:	d003      	beq.n	5838 <_printf_float+0x58>
    5830:	1c23      	adds	r3, r4, #0
    5832:	222d      	movs	r2, #45	; 0x2d
    5834:	3343      	adds	r3, #67	; 0x43
    5836:	701a      	strb	r2, [r3, #0]
    5838:	2f47      	cmp	r7, #71	; 0x47
    583a:	d801      	bhi.n	5840 <_printf_float+0x60>
    583c:	4eb4      	ldr	r6, [pc, #720]	; (5b10 <_printf_float+0x330>)
    583e:	e000      	b.n	5842 <_printf_float+0x62>
    5840:	4eb4      	ldr	r6, [pc, #720]	; (5b14 <_printf_float+0x334>)
    5842:	2303      	movs	r3, #3
    5844:	6820      	ldr	r0, [r4, #0]
    5846:	6123      	str	r3, [r4, #16]
    5848:	2304      	movs	r3, #4
    584a:	4398      	bics	r0, r3
    584c:	2100      	movs	r1, #0
    584e:	6020      	str	r0, [r4, #0]
    5850:	9109      	str	r1, [sp, #36]	; 0x24
    5852:	e091      	b.n	5978 <_printf_float+0x198>
    5854:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    5856:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    5858:	f7fe fda4 	bl	43a4 <__fpclassifyd>
    585c:	6823      	ldr	r3, [r4, #0]
    585e:	2800      	cmp	r0, #0
    5860:	d10c      	bne.n	587c <_printf_float+0x9c>
    5862:	2f47      	cmp	r7, #71	; 0x47
    5864:	d801      	bhi.n	586a <_printf_float+0x8a>
    5866:	4eac      	ldr	r6, [pc, #688]	; (5b18 <_printf_float+0x338>)
    5868:	e000      	b.n	586c <_printf_float+0x8c>
    586a:	4eac      	ldr	r6, [pc, #688]	; (5b1c <_printf_float+0x33c>)
    586c:	2203      	movs	r2, #3
    586e:	6122      	str	r2, [r4, #16]
    5870:	2204      	movs	r2, #4
    5872:	4393      	bics	r3, r2
    5874:	2200      	movs	r2, #0
    5876:	6023      	str	r3, [r4, #0]
    5878:	9209      	str	r2, [sp, #36]	; 0x24
    587a:	e07d      	b.n	5978 <_printf_float+0x198>
    587c:	6862      	ldr	r2, [r4, #4]
    587e:	1c56      	adds	r6, r2, #1
    5880:	d101      	bne.n	5886 <_printf_float+0xa6>
    5882:	2206      	movs	r2, #6
    5884:	e007      	b.n	5896 <_printf_float+0xb6>
    5886:	2120      	movs	r1, #32
    5888:	1c38      	adds	r0, r7, #0
    588a:	4388      	bics	r0, r1
    588c:	2847      	cmp	r0, #71	; 0x47
    588e:	d103      	bne.n	5898 <_printf_float+0xb8>
    5890:	2a00      	cmp	r2, #0
    5892:	d101      	bne.n	5898 <_printf_float+0xb8>
    5894:	2201      	movs	r2, #1
    5896:	6062      	str	r2, [r4, #4]
    5898:	2280      	movs	r2, #128	; 0x80
    589a:	00d2      	lsls	r2, r2, #3
    589c:	4313      	orrs	r3, r2
    589e:	6023      	str	r3, [r4, #0]
    58a0:	9301      	str	r3, [sp, #4]
    58a2:	466b      	mov	r3, sp
    58a4:	333b      	adds	r3, #59	; 0x3b
    58a6:	9302      	str	r3, [sp, #8]
    58a8:	ab0f      	add	r3, sp, #60	; 0x3c
    58aa:	6861      	ldr	r1, [r4, #4]
    58ac:	9303      	str	r3, [sp, #12]
    58ae:	ab10      	add	r3, sp, #64	; 0x40
    58b0:	9305      	str	r3, [sp, #20]
    58b2:	2300      	movs	r3, #0
    58b4:	9100      	str	r1, [sp, #0]
    58b6:	9306      	str	r3, [sp, #24]
    58b8:	9704      	str	r7, [sp, #16]
    58ba:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    58bc:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    58be:	1c28      	adds	r0, r5, #0
    58c0:	f7ff feee 	bl	56a0 <__cvt>
    58c4:	2320      	movs	r3, #32
    58c6:	1c3a      	adds	r2, r7, #0
    58c8:	1c06      	adds	r6, r0, #0
    58ca:	439a      	bics	r2, r3
    58cc:	990f      	ldr	r1, [sp, #60]	; 0x3c
    58ce:	2a47      	cmp	r2, #71	; 0x47
    58d0:	d107      	bne.n	58e2 <_printf_float+0x102>
    58d2:	1ccb      	adds	r3, r1, #3
    58d4:	db02      	blt.n	58dc <_printf_float+0xfc>
    58d6:	6860      	ldr	r0, [r4, #4]
    58d8:	4281      	cmp	r1, r0
    58da:	dd2e      	ble.n	593a <_printf_float+0x15a>
    58dc:	3f02      	subs	r7, #2
    58de:	b2ff      	uxtb	r7, r7
    58e0:	e001      	b.n	58e6 <_printf_float+0x106>
    58e2:	2f65      	cmp	r7, #101	; 0x65
    58e4:	d812      	bhi.n	590c <_printf_float+0x12c>
    58e6:	1c20      	adds	r0, r4, #0
    58e8:	3901      	subs	r1, #1
    58ea:	1c3a      	adds	r2, r7, #0
    58ec:	3050      	adds	r0, #80	; 0x50
    58ee:	910f      	str	r1, [sp, #60]	; 0x3c
    58f0:	f7ff ff3e 	bl	5770 <__exponent>
    58f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
    58f6:	9009      	str	r0, [sp, #36]	; 0x24
    58f8:	18c2      	adds	r2, r0, r3
    58fa:	6122      	str	r2, [r4, #16]
    58fc:	2b01      	cmp	r3, #1
    58fe:	dc02      	bgt.n	5906 <_printf_float+0x126>
    5900:	6821      	ldr	r1, [r4, #0]
    5902:	07c9      	lsls	r1, r1, #31
    5904:	d52f      	bpl.n	5966 <_printf_float+0x186>
    5906:	3201      	adds	r2, #1
    5908:	6122      	str	r2, [r4, #16]
    590a:	e02c      	b.n	5966 <_printf_float+0x186>
    590c:	2f66      	cmp	r7, #102	; 0x66
    590e:	d115      	bne.n	593c <_printf_float+0x15c>
    5910:	6863      	ldr	r3, [r4, #4]
    5912:	2900      	cmp	r1, #0
    5914:	dd08      	ble.n	5928 <_printf_float+0x148>
    5916:	6121      	str	r1, [r4, #16]
    5918:	2b00      	cmp	r3, #0
    591a:	d102      	bne.n	5922 <_printf_float+0x142>
    591c:	6822      	ldr	r2, [r4, #0]
    591e:	07d2      	lsls	r2, r2, #31
    5920:	d51d      	bpl.n	595e <_printf_float+0x17e>
    5922:	3301      	adds	r3, #1
    5924:	18c9      	adds	r1, r1, r3
    5926:	e011      	b.n	594c <_printf_float+0x16c>
    5928:	2b00      	cmp	r3, #0
    592a:	d103      	bne.n	5934 <_printf_float+0x154>
    592c:	6820      	ldr	r0, [r4, #0]
    592e:	2201      	movs	r2, #1
    5930:	4210      	tst	r0, r2
    5932:	d000      	beq.n	5936 <_printf_float+0x156>
    5934:	1c9a      	adds	r2, r3, #2
    5936:	6122      	str	r2, [r4, #16]
    5938:	e011      	b.n	595e <_printf_float+0x17e>
    593a:	2767      	movs	r7, #103	; 0x67
    593c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    593e:	4291      	cmp	r1, r2
    5940:	db06      	blt.n	5950 <_printf_float+0x170>
    5942:	6822      	ldr	r2, [r4, #0]
    5944:	6121      	str	r1, [r4, #16]
    5946:	07d2      	lsls	r2, r2, #31
    5948:	d509      	bpl.n	595e <_printf_float+0x17e>
    594a:	3101      	adds	r1, #1
    594c:	6121      	str	r1, [r4, #16]
    594e:	e006      	b.n	595e <_printf_float+0x17e>
    5950:	2301      	movs	r3, #1
    5952:	2900      	cmp	r1, #0
    5954:	dc01      	bgt.n	595a <_printf_float+0x17a>
    5956:	2302      	movs	r3, #2
    5958:	1a5b      	subs	r3, r3, r1
    595a:	18d3      	adds	r3, r2, r3
    595c:	6123      	str	r3, [r4, #16]
    595e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5960:	2000      	movs	r0, #0
    5962:	65a3      	str	r3, [r4, #88]	; 0x58
    5964:	9009      	str	r0, [sp, #36]	; 0x24
    5966:	466b      	mov	r3, sp
    5968:	333b      	adds	r3, #59	; 0x3b
    596a:	781b      	ldrb	r3, [r3, #0]
    596c:	2b00      	cmp	r3, #0
    596e:	d003      	beq.n	5978 <_printf_float+0x198>
    5970:	1c23      	adds	r3, r4, #0
    5972:	222d      	movs	r2, #45	; 0x2d
    5974:	3343      	adds	r3, #67	; 0x43
    5976:	701a      	strb	r2, [r3, #0]
    5978:	990b      	ldr	r1, [sp, #44]	; 0x2c
    597a:	1c28      	adds	r0, r5, #0
    597c:	9100      	str	r1, [sp, #0]
    597e:	aa11      	add	r2, sp, #68	; 0x44
    5980:	1c21      	adds	r1, r4, #0
    5982:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5984:	f000 f958 	bl	5c38 <_printf_common>
    5988:	3001      	adds	r0, #1
    598a:	d102      	bne.n	5992 <_printf_float+0x1b2>
    598c:	2001      	movs	r0, #1
    598e:	4240      	negs	r0, r0
    5990:	e14c      	b.n	5c2c <_printf_float+0x44c>
    5992:	6822      	ldr	r2, [r4, #0]
    5994:	0553      	lsls	r3, r2, #21
    5996:	d404      	bmi.n	59a2 <_printf_float+0x1c2>
    5998:	1c28      	adds	r0, r5, #0
    599a:	990a      	ldr	r1, [sp, #40]	; 0x28
    599c:	1c32      	adds	r2, r6, #0
    599e:	6923      	ldr	r3, [r4, #16]
    59a0:	e067      	b.n	5a72 <_printf_float+0x292>
    59a2:	2f65      	cmp	r7, #101	; 0x65
    59a4:	d800      	bhi.n	59a8 <_printf_float+0x1c8>
    59a6:	e0e0      	b.n	5b6a <_printf_float+0x38a>
    59a8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    59aa:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    59ac:	4b57      	ldr	r3, [pc, #348]	; (5b0c <_printf_float+0x32c>)
    59ae:	4a56      	ldr	r2, [pc, #344]	; (5b08 <_printf_float+0x328>)
    59b0:	f002 fd4e 	bl	8450 <__aeabi_dcmpeq>
    59b4:	2800      	cmp	r0, #0
    59b6:	d02b      	beq.n	5a10 <_printf_float+0x230>
    59b8:	1c28      	adds	r0, r5, #0
    59ba:	990a      	ldr	r1, [sp, #40]	; 0x28
    59bc:	4a58      	ldr	r2, [pc, #352]	; (5b20 <_printf_float+0x340>)
    59be:	2301      	movs	r3, #1
    59c0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    59c2:	47b0      	blx	r6
    59c4:	3001      	adds	r0, #1
    59c6:	d0e1      	beq.n	598c <_printf_float+0x1ac>
    59c8:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    59ca:	9810      	ldr	r0, [sp, #64]	; 0x40
    59cc:	4287      	cmp	r7, r0
    59ce:	db07      	blt.n	59e0 <_printf_float+0x200>
    59d0:	6821      	ldr	r1, [r4, #0]
    59d2:	07c9      	lsls	r1, r1, #31
    59d4:	d404      	bmi.n	59e0 <_printf_float+0x200>
    59d6:	6827      	ldr	r7, [r4, #0]
    59d8:	07bf      	lsls	r7, r7, #30
    59da:	d500      	bpl.n	59de <_printf_float+0x1fe>
    59dc:	e10e      	b.n	5bfc <_printf_float+0x41c>
    59de:	e113      	b.n	5c08 <_printf_float+0x428>
    59e0:	1c28      	adds	r0, r5, #0
    59e2:	990a      	ldr	r1, [sp, #40]	; 0x28
    59e4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    59e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    59e8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    59ea:	47b0      	blx	r6
    59ec:	3001      	adds	r0, #1
    59ee:	d0cd      	beq.n	598c <_printf_float+0x1ac>
    59f0:	2600      	movs	r6, #0
    59f2:	9b10      	ldr	r3, [sp, #64]	; 0x40
    59f4:	3b01      	subs	r3, #1
    59f6:	429e      	cmp	r6, r3
    59f8:	daed      	bge.n	59d6 <_printf_float+0x1f6>
    59fa:	1c22      	adds	r2, r4, #0
    59fc:	1c28      	adds	r0, r5, #0
    59fe:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a00:	321a      	adds	r2, #26
    5a02:	2301      	movs	r3, #1
    5a04:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5a06:	47b8      	blx	r7
    5a08:	3001      	adds	r0, #1
    5a0a:	d0bf      	beq.n	598c <_printf_float+0x1ac>
    5a0c:	3601      	adds	r6, #1
    5a0e:	e7f0      	b.n	59f2 <_printf_float+0x212>
    5a10:	980f      	ldr	r0, [sp, #60]	; 0x3c
    5a12:	2800      	cmp	r0, #0
    5a14:	dc30      	bgt.n	5a78 <_printf_float+0x298>
    5a16:	1c28      	adds	r0, r5, #0
    5a18:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a1a:	4a41      	ldr	r2, [pc, #260]	; (5b20 <_printf_float+0x340>)
    5a1c:	2301      	movs	r3, #1
    5a1e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5a20:	47b8      	blx	r7
    5a22:	3001      	adds	r0, #1
    5a24:	d0b2      	beq.n	598c <_printf_float+0x1ac>
    5a26:	980f      	ldr	r0, [sp, #60]	; 0x3c
    5a28:	2800      	cmp	r0, #0
    5a2a:	d105      	bne.n	5a38 <_printf_float+0x258>
    5a2c:	9910      	ldr	r1, [sp, #64]	; 0x40
    5a2e:	2900      	cmp	r1, #0
    5a30:	d102      	bne.n	5a38 <_printf_float+0x258>
    5a32:	6822      	ldr	r2, [r4, #0]
    5a34:	07d2      	lsls	r2, r2, #31
    5a36:	d5ce      	bpl.n	59d6 <_printf_float+0x1f6>
    5a38:	1c28      	adds	r0, r5, #0
    5a3a:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5a3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    5a40:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5a42:	47b8      	blx	r7
    5a44:	3001      	adds	r0, #1
    5a46:	d0a1      	beq.n	598c <_printf_float+0x1ac>
    5a48:	2700      	movs	r7, #0
    5a4a:	980f      	ldr	r0, [sp, #60]	; 0x3c
    5a4c:	9709      	str	r7, [sp, #36]	; 0x24
    5a4e:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5a50:	4243      	negs	r3, r0
    5a52:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a54:	1c28      	adds	r0, r5, #0
    5a56:	429f      	cmp	r7, r3
    5a58:	da09      	bge.n	5a6e <_printf_float+0x28e>
    5a5a:	1c22      	adds	r2, r4, #0
    5a5c:	321a      	adds	r2, #26
    5a5e:	2301      	movs	r3, #1
    5a60:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5a62:	47b8      	blx	r7
    5a64:	3001      	adds	r0, #1
    5a66:	d091      	beq.n	598c <_printf_float+0x1ac>
    5a68:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5a6a:	3701      	adds	r7, #1
    5a6c:	e7ed      	b.n	5a4a <_printf_float+0x26a>
    5a6e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5a70:	1c32      	adds	r2, r6, #0
    5a72:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5a74:	47b0      	blx	r6
    5a76:	e0b5      	b.n	5be4 <_printf_float+0x404>
    5a78:	9f10      	ldr	r7, [sp, #64]	; 0x40
    5a7a:	6da3      	ldr	r3, [r4, #88]	; 0x58
    5a7c:	9708      	str	r7, [sp, #32]
    5a7e:	429f      	cmp	r7, r3
    5a80:	dd00      	ble.n	5a84 <_printf_float+0x2a4>
    5a82:	9308      	str	r3, [sp, #32]
    5a84:	9f08      	ldr	r7, [sp, #32]
    5a86:	2f00      	cmp	r7, #0
    5a88:	dc01      	bgt.n	5a8e <_printf_float+0x2ae>
    5a8a:	2700      	movs	r7, #0
    5a8c:	e014      	b.n	5ab8 <_printf_float+0x2d8>
    5a8e:	1c28      	adds	r0, r5, #0
    5a90:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a92:	1c32      	adds	r2, r6, #0
    5a94:	9b08      	ldr	r3, [sp, #32]
    5a96:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5a98:	47b8      	blx	r7
    5a9a:	3001      	adds	r0, #1
    5a9c:	d1f5      	bne.n	5a8a <_printf_float+0x2aa>
    5a9e:	e775      	b.n	598c <_printf_float+0x1ac>
    5aa0:	1c22      	adds	r2, r4, #0
    5aa2:	1c28      	adds	r0, r5, #0
    5aa4:	990a      	ldr	r1, [sp, #40]	; 0x28
    5aa6:	321a      	adds	r2, #26
    5aa8:	2301      	movs	r3, #1
    5aaa:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5aac:	47b8      	blx	r7
    5aae:	3001      	adds	r0, #1
    5ab0:	d100      	bne.n	5ab4 <_printf_float+0x2d4>
    5ab2:	e76b      	b.n	598c <_printf_float+0x1ac>
    5ab4:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5ab6:	3701      	adds	r7, #1
    5ab8:	9709      	str	r7, [sp, #36]	; 0x24
    5aba:	9f08      	ldr	r7, [sp, #32]
    5abc:	6da3      	ldr	r3, [r4, #88]	; 0x58
    5abe:	43fa      	mvns	r2, r7
    5ac0:	17d2      	asrs	r2, r2, #31
    5ac2:	403a      	ands	r2, r7
    5ac4:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5ac6:	1a9a      	subs	r2, r3, r2
    5ac8:	4297      	cmp	r7, r2
    5aca:	dbe9      	blt.n	5aa0 <_printf_float+0x2c0>
    5acc:	980f      	ldr	r0, [sp, #60]	; 0x3c
    5ace:	9910      	ldr	r1, [sp, #64]	; 0x40
    5ad0:	18f3      	adds	r3, r6, r3
    5ad2:	9309      	str	r3, [sp, #36]	; 0x24
    5ad4:	4288      	cmp	r0, r1
    5ad6:	db0e      	blt.n	5af6 <_printf_float+0x316>
    5ad8:	6822      	ldr	r2, [r4, #0]
    5ada:	07d2      	lsls	r2, r2, #31
    5adc:	d40b      	bmi.n	5af6 <_printf_float+0x316>
    5ade:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5ae0:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    5ae2:	18f6      	adds	r6, r6, r3
    5ae4:	1bdb      	subs	r3, r3, r7
    5ae6:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5ae8:	1bf6      	subs	r6, r6, r7
    5aea:	429e      	cmp	r6, r3
    5aec:	dd00      	ble.n	5af0 <_printf_float+0x310>
    5aee:	1c1e      	adds	r6, r3, #0
    5af0:	2e00      	cmp	r6, #0
    5af2:	dc17      	bgt.n	5b24 <_printf_float+0x344>
    5af4:	e01f      	b.n	5b36 <_printf_float+0x356>
    5af6:	1c28      	adds	r0, r5, #0
    5af8:	990a      	ldr	r1, [sp, #40]	; 0x28
    5afa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5afc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    5afe:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5b00:	47b8      	blx	r7
    5b02:	3001      	adds	r0, #1
    5b04:	d1eb      	bne.n	5ade <_printf_float+0x2fe>
    5b06:	e741      	b.n	598c <_printf_float+0x1ac>
	...
    5b10:	0000b891 	.word	0x0000b891
    5b14:	0000b895 	.word	0x0000b895
    5b18:	0000b899 	.word	0x0000b899
    5b1c:	0000b89d 	.word	0x0000b89d
    5b20:	0000b8a1 	.word	0x0000b8a1
    5b24:	1c28      	adds	r0, r5, #0
    5b26:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b28:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5b2a:	1c33      	adds	r3, r6, #0
    5b2c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5b2e:	47b8      	blx	r7
    5b30:	3001      	adds	r0, #1
    5b32:	d100      	bne.n	5b36 <_printf_float+0x356>
    5b34:	e72a      	b.n	598c <_printf_float+0x1ac>
    5b36:	2700      	movs	r7, #0
    5b38:	e00b      	b.n	5b52 <_printf_float+0x372>
    5b3a:	1c22      	adds	r2, r4, #0
    5b3c:	1c28      	adds	r0, r5, #0
    5b3e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b40:	321a      	adds	r2, #26
    5b42:	2301      	movs	r3, #1
    5b44:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5b46:	47b8      	blx	r7
    5b48:	3001      	adds	r0, #1
    5b4a:	d100      	bne.n	5b4e <_printf_float+0x36e>
    5b4c:	e71e      	b.n	598c <_printf_float+0x1ac>
    5b4e:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5b50:	3701      	adds	r7, #1
    5b52:	9709      	str	r7, [sp, #36]	; 0x24
    5b54:	9810      	ldr	r0, [sp, #64]	; 0x40
    5b56:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5b58:	43f3      	mvns	r3, r6
    5b5a:	17db      	asrs	r3, r3, #31
    5b5c:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5b5e:	1a42      	subs	r2, r0, r1
    5b60:	4033      	ands	r3, r6
    5b62:	1ad3      	subs	r3, r2, r3
    5b64:	429f      	cmp	r7, r3
    5b66:	dbe8      	blt.n	5b3a <_printf_float+0x35a>
    5b68:	e735      	b.n	59d6 <_printf_float+0x1f6>
    5b6a:	9810      	ldr	r0, [sp, #64]	; 0x40
    5b6c:	2801      	cmp	r0, #1
    5b6e:	dc02      	bgt.n	5b76 <_printf_float+0x396>
    5b70:	2301      	movs	r3, #1
    5b72:	421a      	tst	r2, r3
    5b74:	d03a      	beq.n	5bec <_printf_float+0x40c>
    5b76:	1c28      	adds	r0, r5, #0
    5b78:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b7a:	1c32      	adds	r2, r6, #0
    5b7c:	2301      	movs	r3, #1
    5b7e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5b80:	47b8      	blx	r7
    5b82:	3001      	adds	r0, #1
    5b84:	d100      	bne.n	5b88 <_printf_float+0x3a8>
    5b86:	e701      	b.n	598c <_printf_float+0x1ac>
    5b88:	1c28      	adds	r0, r5, #0
    5b8a:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b8c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5b8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    5b90:	47b8      	blx	r7
    5b92:	3001      	adds	r0, #1
    5b94:	d100      	bne.n	5b98 <_printf_float+0x3b8>
    5b96:	e6f9      	b.n	598c <_printf_float+0x1ac>
    5b98:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    5b9a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    5b9c:	4b25      	ldr	r3, [pc, #148]	; (5c34 <_printf_float+0x454>)
    5b9e:	4a24      	ldr	r2, [pc, #144]	; (5c30 <_printf_float+0x450>)
    5ba0:	f002 fc56 	bl	8450 <__aeabi_dcmpeq>
    5ba4:	2800      	cmp	r0, #0
    5ba6:	d001      	beq.n	5bac <_printf_float+0x3cc>
    5ba8:	2600      	movs	r6, #0
    5baa:	e010      	b.n	5bce <_printf_float+0x3ee>
    5bac:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5bae:	1c72      	adds	r2, r6, #1
    5bb0:	3b01      	subs	r3, #1
    5bb2:	1c28      	adds	r0, r5, #0
    5bb4:	990a      	ldr	r1, [sp, #40]	; 0x28
    5bb6:	e01c      	b.n	5bf2 <_printf_float+0x412>
    5bb8:	1c22      	adds	r2, r4, #0
    5bba:	1c28      	adds	r0, r5, #0
    5bbc:	990a      	ldr	r1, [sp, #40]	; 0x28
    5bbe:	321a      	adds	r2, #26
    5bc0:	2301      	movs	r3, #1
    5bc2:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5bc4:	47b8      	blx	r7
    5bc6:	3001      	adds	r0, #1
    5bc8:	d100      	bne.n	5bcc <_printf_float+0x3ec>
    5bca:	e6df      	b.n	598c <_printf_float+0x1ac>
    5bcc:	3601      	adds	r6, #1
    5bce:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5bd0:	3b01      	subs	r3, #1
    5bd2:	429e      	cmp	r6, r3
    5bd4:	dbf0      	blt.n	5bb8 <_printf_float+0x3d8>
    5bd6:	1c22      	adds	r2, r4, #0
    5bd8:	1c28      	adds	r0, r5, #0
    5bda:	990a      	ldr	r1, [sp, #40]	; 0x28
    5bdc:	3250      	adds	r2, #80	; 0x50
    5bde:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5be0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5be2:	47b8      	blx	r7
    5be4:	3001      	adds	r0, #1
    5be6:	d000      	beq.n	5bea <_printf_float+0x40a>
    5be8:	e6f5      	b.n	59d6 <_printf_float+0x1f6>
    5bea:	e6cf      	b.n	598c <_printf_float+0x1ac>
    5bec:	990a      	ldr	r1, [sp, #40]	; 0x28
    5bee:	1c28      	adds	r0, r5, #0
    5bf0:	1c32      	adds	r2, r6, #0
    5bf2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5bf4:	47b0      	blx	r6
    5bf6:	3001      	adds	r0, #1
    5bf8:	d1ed      	bne.n	5bd6 <_printf_float+0x3f6>
    5bfa:	e6c7      	b.n	598c <_printf_float+0x1ac>
    5bfc:	2600      	movs	r6, #0
    5bfe:	68e0      	ldr	r0, [r4, #12]
    5c00:	9911      	ldr	r1, [sp, #68]	; 0x44
    5c02:	1a43      	subs	r3, r0, r1
    5c04:	429e      	cmp	r6, r3
    5c06:	db05      	blt.n	5c14 <_printf_float+0x434>
    5c08:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5c0a:	68e0      	ldr	r0, [r4, #12]
    5c0c:	4298      	cmp	r0, r3
    5c0e:	da0d      	bge.n	5c2c <_printf_float+0x44c>
    5c10:	1c18      	adds	r0, r3, #0
    5c12:	e00b      	b.n	5c2c <_printf_float+0x44c>
    5c14:	1c22      	adds	r2, r4, #0
    5c16:	1c28      	adds	r0, r5, #0
    5c18:	990a      	ldr	r1, [sp, #40]	; 0x28
    5c1a:	3219      	adds	r2, #25
    5c1c:	2301      	movs	r3, #1
    5c1e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5c20:	47b8      	blx	r7
    5c22:	3001      	adds	r0, #1
    5c24:	d100      	bne.n	5c28 <_printf_float+0x448>
    5c26:	e6b1      	b.n	598c <_printf_float+0x1ac>
    5c28:	3601      	adds	r6, #1
    5c2a:	e7e8      	b.n	5bfe <_printf_float+0x41e>
    5c2c:	b013      	add	sp, #76	; 0x4c
    5c2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00005c38 <_printf_common>:
    5c38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5c3a:	1c15      	adds	r5, r2, #0
    5c3c:	9301      	str	r3, [sp, #4]
    5c3e:	690a      	ldr	r2, [r1, #16]
    5c40:	688b      	ldr	r3, [r1, #8]
    5c42:	1c06      	adds	r6, r0, #0
    5c44:	1c0c      	adds	r4, r1, #0
    5c46:	4293      	cmp	r3, r2
    5c48:	da00      	bge.n	5c4c <_printf_common+0x14>
    5c4a:	1c13      	adds	r3, r2, #0
    5c4c:	1c22      	adds	r2, r4, #0
    5c4e:	602b      	str	r3, [r5, #0]
    5c50:	3243      	adds	r2, #67	; 0x43
    5c52:	7812      	ldrb	r2, [r2, #0]
    5c54:	2a00      	cmp	r2, #0
    5c56:	d001      	beq.n	5c5c <_printf_common+0x24>
    5c58:	3301      	adds	r3, #1
    5c5a:	602b      	str	r3, [r5, #0]
    5c5c:	6820      	ldr	r0, [r4, #0]
    5c5e:	0680      	lsls	r0, r0, #26
    5c60:	d502      	bpl.n	5c68 <_printf_common+0x30>
    5c62:	682b      	ldr	r3, [r5, #0]
    5c64:	3302      	adds	r3, #2
    5c66:	602b      	str	r3, [r5, #0]
    5c68:	6821      	ldr	r1, [r4, #0]
    5c6a:	2706      	movs	r7, #6
    5c6c:	400f      	ands	r7, r1
    5c6e:	d01f      	beq.n	5cb0 <_printf_common+0x78>
    5c70:	1c23      	adds	r3, r4, #0
    5c72:	3343      	adds	r3, #67	; 0x43
    5c74:	781b      	ldrb	r3, [r3, #0]
    5c76:	1e5a      	subs	r2, r3, #1
    5c78:	4193      	sbcs	r3, r2
    5c7a:	6822      	ldr	r2, [r4, #0]
    5c7c:	0692      	lsls	r2, r2, #26
    5c7e:	d51f      	bpl.n	5cc0 <_printf_common+0x88>
    5c80:	18e1      	adds	r1, r4, r3
    5c82:	3140      	adds	r1, #64	; 0x40
    5c84:	2030      	movs	r0, #48	; 0x30
    5c86:	70c8      	strb	r0, [r1, #3]
    5c88:	1c21      	adds	r1, r4, #0
    5c8a:	1c5a      	adds	r2, r3, #1
    5c8c:	3145      	adds	r1, #69	; 0x45
    5c8e:	7809      	ldrb	r1, [r1, #0]
    5c90:	18a2      	adds	r2, r4, r2
    5c92:	3240      	adds	r2, #64	; 0x40
    5c94:	3302      	adds	r3, #2
    5c96:	70d1      	strb	r1, [r2, #3]
    5c98:	e012      	b.n	5cc0 <_printf_common+0x88>
    5c9a:	1c22      	adds	r2, r4, #0
    5c9c:	1c30      	adds	r0, r6, #0
    5c9e:	9901      	ldr	r1, [sp, #4]
    5ca0:	3219      	adds	r2, #25
    5ca2:	2301      	movs	r3, #1
    5ca4:	9f08      	ldr	r7, [sp, #32]
    5ca6:	47b8      	blx	r7
    5ca8:	3001      	adds	r0, #1
    5caa:	d011      	beq.n	5cd0 <_printf_common+0x98>
    5cac:	9f00      	ldr	r7, [sp, #0]
    5cae:	3701      	adds	r7, #1
    5cb0:	9700      	str	r7, [sp, #0]
    5cb2:	68e0      	ldr	r0, [r4, #12]
    5cb4:	6829      	ldr	r1, [r5, #0]
    5cb6:	9f00      	ldr	r7, [sp, #0]
    5cb8:	1a43      	subs	r3, r0, r1
    5cba:	429f      	cmp	r7, r3
    5cbc:	dbed      	blt.n	5c9a <_printf_common+0x62>
    5cbe:	e7d7      	b.n	5c70 <_printf_common+0x38>
    5cc0:	1c22      	adds	r2, r4, #0
    5cc2:	1c30      	adds	r0, r6, #0
    5cc4:	9901      	ldr	r1, [sp, #4]
    5cc6:	3243      	adds	r2, #67	; 0x43
    5cc8:	9f08      	ldr	r7, [sp, #32]
    5cca:	47b8      	blx	r7
    5ccc:	3001      	adds	r0, #1
    5cce:	d102      	bne.n	5cd6 <_printf_common+0x9e>
    5cd0:	2001      	movs	r0, #1
    5cd2:	4240      	negs	r0, r0
    5cd4:	e023      	b.n	5d1e <_printf_common+0xe6>
    5cd6:	6820      	ldr	r0, [r4, #0]
    5cd8:	2106      	movs	r1, #6
    5cda:	682b      	ldr	r3, [r5, #0]
    5cdc:	68e2      	ldr	r2, [r4, #12]
    5cde:	4001      	ands	r1, r0
    5ce0:	2500      	movs	r5, #0
    5ce2:	2904      	cmp	r1, #4
    5ce4:	d103      	bne.n	5cee <_printf_common+0xb6>
    5ce6:	1ad5      	subs	r5, r2, r3
    5ce8:	43eb      	mvns	r3, r5
    5cea:	17db      	asrs	r3, r3, #31
    5cec:	401d      	ands	r5, r3
    5cee:	68a2      	ldr	r2, [r4, #8]
    5cf0:	6923      	ldr	r3, [r4, #16]
    5cf2:	429a      	cmp	r2, r3
    5cf4:	dd01      	ble.n	5cfa <_printf_common+0xc2>
    5cf6:	1ad3      	subs	r3, r2, r3
    5cf8:	18ed      	adds	r5, r5, r3
    5cfa:	2700      	movs	r7, #0
    5cfc:	9700      	str	r7, [sp, #0]
    5cfe:	9f00      	ldr	r7, [sp, #0]
    5d00:	42af      	cmp	r7, r5
    5d02:	da0b      	bge.n	5d1c <_printf_common+0xe4>
    5d04:	1c22      	adds	r2, r4, #0
    5d06:	1c30      	adds	r0, r6, #0
    5d08:	9901      	ldr	r1, [sp, #4]
    5d0a:	321a      	adds	r2, #26
    5d0c:	2301      	movs	r3, #1
    5d0e:	9f08      	ldr	r7, [sp, #32]
    5d10:	47b8      	blx	r7
    5d12:	3001      	adds	r0, #1
    5d14:	d0dc      	beq.n	5cd0 <_printf_common+0x98>
    5d16:	9f00      	ldr	r7, [sp, #0]
    5d18:	3701      	adds	r7, #1
    5d1a:	e7ef      	b.n	5cfc <_printf_common+0xc4>
    5d1c:	2000      	movs	r0, #0
    5d1e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00005d20 <_printf_i>:
    5d20:	b5f0      	push	{r4, r5, r6, r7, lr}
    5d22:	1c0d      	adds	r5, r1, #0
    5d24:	b08b      	sub	sp, #44	; 0x2c
    5d26:	3543      	adds	r5, #67	; 0x43
    5d28:	9206      	str	r2, [sp, #24]
    5d2a:	9005      	str	r0, [sp, #20]
    5d2c:	9307      	str	r3, [sp, #28]
    5d2e:	9504      	str	r5, [sp, #16]
    5d30:	7e0b      	ldrb	r3, [r1, #24]
    5d32:	1c0c      	adds	r4, r1, #0
    5d34:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5d36:	2b6e      	cmp	r3, #110	; 0x6e
    5d38:	d100      	bne.n	5d3c <_printf_i+0x1c>
    5d3a:	e0a7      	b.n	5e8c <_printf_i+0x16c>
    5d3c:	d811      	bhi.n	5d62 <_printf_i+0x42>
    5d3e:	2b63      	cmp	r3, #99	; 0x63
    5d40:	d022      	beq.n	5d88 <_printf_i+0x68>
    5d42:	d809      	bhi.n	5d58 <_printf_i+0x38>
    5d44:	2b00      	cmp	r3, #0
    5d46:	d100      	bne.n	5d4a <_printf_i+0x2a>
    5d48:	e0b0      	b.n	5eac <_printf_i+0x18c>
    5d4a:	2b58      	cmp	r3, #88	; 0x58
    5d4c:	d000      	beq.n	5d50 <_printf_i+0x30>
    5d4e:	e0c0      	b.n	5ed2 <_printf_i+0x1b2>
    5d50:	3145      	adds	r1, #69	; 0x45
    5d52:	700b      	strb	r3, [r1, #0]
    5d54:	4d7b      	ldr	r5, [pc, #492]	; (5f44 <_printf_i+0x224>)
    5d56:	e04e      	b.n	5df6 <_printf_i+0xd6>
    5d58:	2b64      	cmp	r3, #100	; 0x64
    5d5a:	d01c      	beq.n	5d96 <_printf_i+0x76>
    5d5c:	2b69      	cmp	r3, #105	; 0x69
    5d5e:	d01a      	beq.n	5d96 <_printf_i+0x76>
    5d60:	e0b7      	b.n	5ed2 <_printf_i+0x1b2>
    5d62:	2b73      	cmp	r3, #115	; 0x73
    5d64:	d100      	bne.n	5d68 <_printf_i+0x48>
    5d66:	e0a5      	b.n	5eb4 <_printf_i+0x194>
    5d68:	d809      	bhi.n	5d7e <_printf_i+0x5e>
    5d6a:	2b6f      	cmp	r3, #111	; 0x6f
    5d6c:	d029      	beq.n	5dc2 <_printf_i+0xa2>
    5d6e:	2b70      	cmp	r3, #112	; 0x70
    5d70:	d000      	beq.n	5d74 <_printf_i+0x54>
    5d72:	e0ae      	b.n	5ed2 <_printf_i+0x1b2>
    5d74:	680e      	ldr	r6, [r1, #0]
    5d76:	2320      	movs	r3, #32
    5d78:	4333      	orrs	r3, r6
    5d7a:	600b      	str	r3, [r1, #0]
    5d7c:	e036      	b.n	5dec <_printf_i+0xcc>
    5d7e:	2b75      	cmp	r3, #117	; 0x75
    5d80:	d01f      	beq.n	5dc2 <_printf_i+0xa2>
    5d82:	2b78      	cmp	r3, #120	; 0x78
    5d84:	d032      	beq.n	5dec <_printf_i+0xcc>
    5d86:	e0a4      	b.n	5ed2 <_printf_i+0x1b2>
    5d88:	6813      	ldr	r3, [r2, #0]
    5d8a:	1c0d      	adds	r5, r1, #0
    5d8c:	1d19      	adds	r1, r3, #4
    5d8e:	3542      	adds	r5, #66	; 0x42
    5d90:	6011      	str	r1, [r2, #0]
    5d92:	681b      	ldr	r3, [r3, #0]
    5d94:	e09f      	b.n	5ed6 <_printf_i+0x1b6>
    5d96:	6821      	ldr	r1, [r4, #0]
    5d98:	6813      	ldr	r3, [r2, #0]
    5d9a:	060e      	lsls	r6, r1, #24
    5d9c:	d503      	bpl.n	5da6 <_printf_i+0x86>
    5d9e:	1d19      	adds	r1, r3, #4
    5da0:	6011      	str	r1, [r2, #0]
    5da2:	681e      	ldr	r6, [r3, #0]
    5da4:	e005      	b.n	5db2 <_printf_i+0x92>
    5da6:	0648      	lsls	r0, r1, #25
    5da8:	d5f9      	bpl.n	5d9e <_printf_i+0x7e>
    5daa:	1d19      	adds	r1, r3, #4
    5dac:	6011      	str	r1, [r2, #0]
    5dae:	2100      	movs	r1, #0
    5db0:	5e5e      	ldrsh	r6, [r3, r1]
    5db2:	4b64      	ldr	r3, [pc, #400]	; (5f44 <_printf_i+0x224>)
    5db4:	2e00      	cmp	r6, #0
    5db6:	da3b      	bge.n	5e30 <_printf_i+0x110>
    5db8:	9d04      	ldr	r5, [sp, #16]
    5dba:	222d      	movs	r2, #45	; 0x2d
    5dbc:	4276      	negs	r6, r6
    5dbe:	702a      	strb	r2, [r5, #0]
    5dc0:	e036      	b.n	5e30 <_printf_i+0x110>
    5dc2:	6821      	ldr	r1, [r4, #0]
    5dc4:	6813      	ldr	r3, [r2, #0]
    5dc6:	060e      	lsls	r6, r1, #24
    5dc8:	d503      	bpl.n	5dd2 <_printf_i+0xb2>
    5dca:	1d19      	adds	r1, r3, #4
    5dcc:	6011      	str	r1, [r2, #0]
    5dce:	681e      	ldr	r6, [r3, #0]
    5dd0:	e004      	b.n	5ddc <_printf_i+0xbc>
    5dd2:	0648      	lsls	r0, r1, #25
    5dd4:	d5f9      	bpl.n	5dca <_printf_i+0xaa>
    5dd6:	1d19      	adds	r1, r3, #4
    5dd8:	881e      	ldrh	r6, [r3, #0]
    5dda:	6011      	str	r1, [r2, #0]
    5ddc:	4b59      	ldr	r3, [pc, #356]	; (5f44 <_printf_i+0x224>)
    5dde:	7e22      	ldrb	r2, [r4, #24]
    5de0:	9303      	str	r3, [sp, #12]
    5de2:	2708      	movs	r7, #8
    5de4:	2a6f      	cmp	r2, #111	; 0x6f
    5de6:	d01e      	beq.n	5e26 <_printf_i+0x106>
    5de8:	270a      	movs	r7, #10
    5dea:	e01c      	b.n	5e26 <_printf_i+0x106>
    5dec:	1c23      	adds	r3, r4, #0
    5dee:	2178      	movs	r1, #120	; 0x78
    5df0:	3345      	adds	r3, #69	; 0x45
    5df2:	4d55      	ldr	r5, [pc, #340]	; (5f48 <_printf_i+0x228>)
    5df4:	7019      	strb	r1, [r3, #0]
    5df6:	6811      	ldr	r1, [r2, #0]
    5df8:	6823      	ldr	r3, [r4, #0]
    5dfa:	1d08      	adds	r0, r1, #4
    5dfc:	9503      	str	r5, [sp, #12]
    5dfe:	6010      	str	r0, [r2, #0]
    5e00:	061e      	lsls	r6, r3, #24
    5e02:	d501      	bpl.n	5e08 <_printf_i+0xe8>
    5e04:	680e      	ldr	r6, [r1, #0]
    5e06:	e002      	b.n	5e0e <_printf_i+0xee>
    5e08:	0658      	lsls	r0, r3, #25
    5e0a:	d5fb      	bpl.n	5e04 <_printf_i+0xe4>
    5e0c:	880e      	ldrh	r6, [r1, #0]
    5e0e:	07d9      	lsls	r1, r3, #31
    5e10:	d502      	bpl.n	5e18 <_printf_i+0xf8>
    5e12:	2220      	movs	r2, #32
    5e14:	4313      	orrs	r3, r2
    5e16:	6023      	str	r3, [r4, #0]
    5e18:	2710      	movs	r7, #16
    5e1a:	2e00      	cmp	r6, #0
    5e1c:	d103      	bne.n	5e26 <_printf_i+0x106>
    5e1e:	6822      	ldr	r2, [r4, #0]
    5e20:	2320      	movs	r3, #32
    5e22:	439a      	bics	r2, r3
    5e24:	6022      	str	r2, [r4, #0]
    5e26:	1c23      	adds	r3, r4, #0
    5e28:	2200      	movs	r2, #0
    5e2a:	3343      	adds	r3, #67	; 0x43
    5e2c:	701a      	strb	r2, [r3, #0]
    5e2e:	e001      	b.n	5e34 <_printf_i+0x114>
    5e30:	9303      	str	r3, [sp, #12]
    5e32:	270a      	movs	r7, #10
    5e34:	6863      	ldr	r3, [r4, #4]
    5e36:	60a3      	str	r3, [r4, #8]
    5e38:	2b00      	cmp	r3, #0
    5e3a:	db03      	blt.n	5e44 <_printf_i+0x124>
    5e3c:	6825      	ldr	r5, [r4, #0]
    5e3e:	2204      	movs	r2, #4
    5e40:	4395      	bics	r5, r2
    5e42:	6025      	str	r5, [r4, #0]
    5e44:	2e00      	cmp	r6, #0
    5e46:	d102      	bne.n	5e4e <_printf_i+0x12e>
    5e48:	9d04      	ldr	r5, [sp, #16]
    5e4a:	2b00      	cmp	r3, #0
    5e4c:	d00e      	beq.n	5e6c <_printf_i+0x14c>
    5e4e:	9d04      	ldr	r5, [sp, #16]
    5e50:	1c30      	adds	r0, r6, #0
    5e52:	1c39      	adds	r1, r7, #0
    5e54:	f002 fa80 	bl	8358 <__aeabi_uidivmod>
    5e58:	9803      	ldr	r0, [sp, #12]
    5e5a:	3d01      	subs	r5, #1
    5e5c:	5c43      	ldrb	r3, [r0, r1]
    5e5e:	1c30      	adds	r0, r6, #0
    5e60:	702b      	strb	r3, [r5, #0]
    5e62:	1c39      	adds	r1, r7, #0
    5e64:	f002 fa34 	bl	82d0 <__aeabi_uidiv>
    5e68:	1e06      	subs	r6, r0, #0
    5e6a:	d1f1      	bne.n	5e50 <_printf_i+0x130>
    5e6c:	2f08      	cmp	r7, #8
    5e6e:	d109      	bne.n	5e84 <_printf_i+0x164>
    5e70:	6821      	ldr	r1, [r4, #0]
    5e72:	07c9      	lsls	r1, r1, #31
    5e74:	d506      	bpl.n	5e84 <_printf_i+0x164>
    5e76:	6862      	ldr	r2, [r4, #4]
    5e78:	6923      	ldr	r3, [r4, #16]
    5e7a:	429a      	cmp	r2, r3
    5e7c:	dc02      	bgt.n	5e84 <_printf_i+0x164>
    5e7e:	3d01      	subs	r5, #1
    5e80:	2330      	movs	r3, #48	; 0x30
    5e82:	702b      	strb	r3, [r5, #0]
    5e84:	9e04      	ldr	r6, [sp, #16]
    5e86:	1b73      	subs	r3, r6, r5
    5e88:	6123      	str	r3, [r4, #16]
    5e8a:	e02a      	b.n	5ee2 <_printf_i+0x1c2>
    5e8c:	6808      	ldr	r0, [r1, #0]
    5e8e:	6813      	ldr	r3, [r2, #0]
    5e90:	6949      	ldr	r1, [r1, #20]
    5e92:	0605      	lsls	r5, r0, #24
    5e94:	d504      	bpl.n	5ea0 <_printf_i+0x180>
    5e96:	1d18      	adds	r0, r3, #4
    5e98:	6010      	str	r0, [r2, #0]
    5e9a:	681b      	ldr	r3, [r3, #0]
    5e9c:	6019      	str	r1, [r3, #0]
    5e9e:	e005      	b.n	5eac <_printf_i+0x18c>
    5ea0:	0646      	lsls	r6, r0, #25
    5ea2:	d5f8      	bpl.n	5e96 <_printf_i+0x176>
    5ea4:	1d18      	adds	r0, r3, #4
    5ea6:	6010      	str	r0, [r2, #0]
    5ea8:	681b      	ldr	r3, [r3, #0]
    5eaa:	8019      	strh	r1, [r3, #0]
    5eac:	2300      	movs	r3, #0
    5eae:	6123      	str	r3, [r4, #16]
    5eb0:	9d04      	ldr	r5, [sp, #16]
    5eb2:	e016      	b.n	5ee2 <_printf_i+0x1c2>
    5eb4:	6813      	ldr	r3, [r2, #0]
    5eb6:	1d19      	adds	r1, r3, #4
    5eb8:	6011      	str	r1, [r2, #0]
    5eba:	681d      	ldr	r5, [r3, #0]
    5ebc:	1c28      	adds	r0, r5, #0
    5ebe:	f7fe fbad 	bl	461c <strlen>
    5ec2:	6863      	ldr	r3, [r4, #4]
    5ec4:	6120      	str	r0, [r4, #16]
    5ec6:	4298      	cmp	r0, r3
    5ec8:	d900      	bls.n	5ecc <_printf_i+0x1ac>
    5eca:	6123      	str	r3, [r4, #16]
    5ecc:	6920      	ldr	r0, [r4, #16]
    5ece:	6060      	str	r0, [r4, #4]
    5ed0:	e004      	b.n	5edc <_printf_i+0x1bc>
    5ed2:	1c25      	adds	r5, r4, #0
    5ed4:	3542      	adds	r5, #66	; 0x42
    5ed6:	702b      	strb	r3, [r5, #0]
    5ed8:	2301      	movs	r3, #1
    5eda:	6123      	str	r3, [r4, #16]
    5edc:	9e04      	ldr	r6, [sp, #16]
    5ede:	2300      	movs	r3, #0
    5ee0:	7033      	strb	r3, [r6, #0]
    5ee2:	9e07      	ldr	r6, [sp, #28]
    5ee4:	9805      	ldr	r0, [sp, #20]
    5ee6:	9600      	str	r6, [sp, #0]
    5ee8:	1c21      	adds	r1, r4, #0
    5eea:	aa09      	add	r2, sp, #36	; 0x24
    5eec:	9b06      	ldr	r3, [sp, #24]
    5eee:	f7ff fea3 	bl	5c38 <_printf_common>
    5ef2:	3001      	adds	r0, #1
    5ef4:	d102      	bne.n	5efc <_printf_i+0x1dc>
    5ef6:	2001      	movs	r0, #1
    5ef8:	4240      	negs	r0, r0
    5efa:	e021      	b.n	5f40 <_printf_i+0x220>
    5efc:	1c2a      	adds	r2, r5, #0
    5efe:	9805      	ldr	r0, [sp, #20]
    5f00:	9906      	ldr	r1, [sp, #24]
    5f02:	6923      	ldr	r3, [r4, #16]
    5f04:	9d07      	ldr	r5, [sp, #28]
    5f06:	47a8      	blx	r5
    5f08:	3001      	adds	r0, #1
    5f0a:	d0f4      	beq.n	5ef6 <_printf_i+0x1d6>
    5f0c:	6826      	ldr	r6, [r4, #0]
    5f0e:	07b6      	lsls	r6, r6, #30
    5f10:	d405      	bmi.n	5f1e <_printf_i+0x1fe>
    5f12:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5f14:	68e0      	ldr	r0, [r4, #12]
    5f16:	4298      	cmp	r0, r3
    5f18:	da12      	bge.n	5f40 <_printf_i+0x220>
    5f1a:	1c18      	adds	r0, r3, #0
    5f1c:	e010      	b.n	5f40 <_printf_i+0x220>
    5f1e:	2500      	movs	r5, #0
    5f20:	68e0      	ldr	r0, [r4, #12]
    5f22:	9909      	ldr	r1, [sp, #36]	; 0x24
    5f24:	1a43      	subs	r3, r0, r1
    5f26:	429d      	cmp	r5, r3
    5f28:	daf3      	bge.n	5f12 <_printf_i+0x1f2>
    5f2a:	1c22      	adds	r2, r4, #0
    5f2c:	9805      	ldr	r0, [sp, #20]
    5f2e:	9906      	ldr	r1, [sp, #24]
    5f30:	3219      	adds	r2, #25
    5f32:	2301      	movs	r3, #1
    5f34:	9e07      	ldr	r6, [sp, #28]
    5f36:	47b0      	blx	r6
    5f38:	3001      	adds	r0, #1
    5f3a:	d0dc      	beq.n	5ef6 <_printf_i+0x1d6>
    5f3c:	3501      	adds	r5, #1
    5f3e:	e7ef      	b.n	5f20 <_printf_i+0x200>
    5f40:	b00b      	add	sp, #44	; 0x2c
    5f42:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5f44:	0000b8a3 	.word	0x0000b8a3
    5f48:	0000b8b4 	.word	0x0000b8b4

00005f4c <__swbuf_r>:
    5f4c:	b570      	push	{r4, r5, r6, lr}
    5f4e:	1c05      	adds	r5, r0, #0
    5f50:	1c0e      	adds	r6, r1, #0
    5f52:	1c14      	adds	r4, r2, #0
    5f54:	2800      	cmp	r0, #0
    5f56:	d004      	beq.n	5f62 <__swbuf_r+0x16>
    5f58:	6982      	ldr	r2, [r0, #24]
    5f5a:	2a00      	cmp	r2, #0
    5f5c:	d101      	bne.n	5f62 <__swbuf_r+0x16>
    5f5e:	f001 f831 	bl	6fc4 <__sinit>
    5f62:	4b23      	ldr	r3, [pc, #140]	; (5ff0 <__swbuf_r+0xa4>)
    5f64:	429c      	cmp	r4, r3
    5f66:	d101      	bne.n	5f6c <__swbuf_r+0x20>
    5f68:	686c      	ldr	r4, [r5, #4]
    5f6a:	e008      	b.n	5f7e <__swbuf_r+0x32>
    5f6c:	4b21      	ldr	r3, [pc, #132]	; (5ff4 <__swbuf_r+0xa8>)
    5f6e:	429c      	cmp	r4, r3
    5f70:	d101      	bne.n	5f76 <__swbuf_r+0x2a>
    5f72:	68ac      	ldr	r4, [r5, #8]
    5f74:	e003      	b.n	5f7e <__swbuf_r+0x32>
    5f76:	4b20      	ldr	r3, [pc, #128]	; (5ff8 <__swbuf_r+0xac>)
    5f78:	429c      	cmp	r4, r3
    5f7a:	d100      	bne.n	5f7e <__swbuf_r+0x32>
    5f7c:	68ec      	ldr	r4, [r5, #12]
    5f7e:	69a3      	ldr	r3, [r4, #24]
    5f80:	60a3      	str	r3, [r4, #8]
    5f82:	89a3      	ldrh	r3, [r4, #12]
    5f84:	071a      	lsls	r2, r3, #28
    5f86:	d50a      	bpl.n	5f9e <__swbuf_r+0x52>
    5f88:	6923      	ldr	r3, [r4, #16]
    5f8a:	2b00      	cmp	r3, #0
    5f8c:	d007      	beq.n	5f9e <__swbuf_r+0x52>
    5f8e:	6822      	ldr	r2, [r4, #0]
    5f90:	6923      	ldr	r3, [r4, #16]
    5f92:	b2f6      	uxtb	r6, r6
    5f94:	1ad0      	subs	r0, r2, r3
    5f96:	6962      	ldr	r2, [r4, #20]
    5f98:	4290      	cmp	r0, r2
    5f9a:	db0f      	blt.n	5fbc <__swbuf_r+0x70>
    5f9c:	e008      	b.n	5fb0 <__swbuf_r+0x64>
    5f9e:	1c28      	adds	r0, r5, #0
    5fa0:	1c21      	adds	r1, r4, #0
    5fa2:	f000 f82b 	bl	5ffc <__swsetup_r>
    5fa6:	2800      	cmp	r0, #0
    5fa8:	d0f1      	beq.n	5f8e <__swbuf_r+0x42>
    5faa:	2001      	movs	r0, #1
    5fac:	4240      	negs	r0, r0
    5fae:	e01d      	b.n	5fec <__swbuf_r+0xa0>
    5fb0:	1c28      	adds	r0, r5, #0
    5fb2:	1c21      	adds	r1, r4, #0
    5fb4:	f000 ff86 	bl	6ec4 <_fflush_r>
    5fb8:	2800      	cmp	r0, #0
    5fba:	d1f6      	bne.n	5faa <__swbuf_r+0x5e>
    5fbc:	68a3      	ldr	r3, [r4, #8]
    5fbe:	3001      	adds	r0, #1
    5fc0:	3b01      	subs	r3, #1
    5fc2:	60a3      	str	r3, [r4, #8]
    5fc4:	6823      	ldr	r3, [r4, #0]
    5fc6:	1c5a      	adds	r2, r3, #1
    5fc8:	6022      	str	r2, [r4, #0]
    5fca:	701e      	strb	r6, [r3, #0]
    5fcc:	6963      	ldr	r3, [r4, #20]
    5fce:	4298      	cmp	r0, r3
    5fd0:	d005      	beq.n	5fde <__swbuf_r+0x92>
    5fd2:	89a3      	ldrh	r3, [r4, #12]
    5fd4:	1c30      	adds	r0, r6, #0
    5fd6:	07da      	lsls	r2, r3, #31
    5fd8:	d508      	bpl.n	5fec <__swbuf_r+0xa0>
    5fda:	2e0a      	cmp	r6, #10
    5fdc:	d106      	bne.n	5fec <__swbuf_r+0xa0>
    5fde:	1c28      	adds	r0, r5, #0
    5fe0:	1c21      	adds	r1, r4, #0
    5fe2:	f000 ff6f 	bl	6ec4 <_fflush_r>
    5fe6:	2800      	cmp	r0, #0
    5fe8:	d1df      	bne.n	5faa <__swbuf_r+0x5e>
    5fea:	1c30      	adds	r0, r6, #0
    5fec:	bd70      	pop	{r4, r5, r6, pc}
    5fee:	46c0      	nop			; (mov r8, r8)
    5ff0:	0000b9d4 	.word	0x0000b9d4
    5ff4:	0000b9f4 	.word	0x0000b9f4
    5ff8:	0000ba14 	.word	0x0000ba14

00005ffc <__swsetup_r>:
    5ffc:	4b34      	ldr	r3, [pc, #208]	; (60d0 <__swsetup_r+0xd4>)
    5ffe:	b570      	push	{r4, r5, r6, lr}
    6000:	681d      	ldr	r5, [r3, #0]
    6002:	1c06      	adds	r6, r0, #0
    6004:	1c0c      	adds	r4, r1, #0
    6006:	2d00      	cmp	r5, #0
    6008:	d005      	beq.n	6016 <__swsetup_r+0x1a>
    600a:	69a9      	ldr	r1, [r5, #24]
    600c:	2900      	cmp	r1, #0
    600e:	d102      	bne.n	6016 <__swsetup_r+0x1a>
    6010:	1c28      	adds	r0, r5, #0
    6012:	f000 ffd7 	bl	6fc4 <__sinit>
    6016:	4b2f      	ldr	r3, [pc, #188]	; (60d4 <__swsetup_r+0xd8>)
    6018:	429c      	cmp	r4, r3
    601a:	d101      	bne.n	6020 <__swsetup_r+0x24>
    601c:	686c      	ldr	r4, [r5, #4]
    601e:	e008      	b.n	6032 <__swsetup_r+0x36>
    6020:	4b2d      	ldr	r3, [pc, #180]	; (60d8 <__swsetup_r+0xdc>)
    6022:	429c      	cmp	r4, r3
    6024:	d101      	bne.n	602a <__swsetup_r+0x2e>
    6026:	68ac      	ldr	r4, [r5, #8]
    6028:	e003      	b.n	6032 <__swsetup_r+0x36>
    602a:	4b2c      	ldr	r3, [pc, #176]	; (60dc <__swsetup_r+0xe0>)
    602c:	429c      	cmp	r4, r3
    602e:	d100      	bne.n	6032 <__swsetup_r+0x36>
    6030:	68ec      	ldr	r4, [r5, #12]
    6032:	89a2      	ldrh	r2, [r4, #12]
    6034:	b293      	uxth	r3, r2
    6036:	0719      	lsls	r1, r3, #28
    6038:	d421      	bmi.n	607e <__swsetup_r+0x82>
    603a:	06d9      	lsls	r1, r3, #27
    603c:	d405      	bmi.n	604a <__swsetup_r+0x4e>
    603e:	2309      	movs	r3, #9
    6040:	6033      	str	r3, [r6, #0]
    6042:	2340      	movs	r3, #64	; 0x40
    6044:	431a      	orrs	r2, r3
    6046:	81a2      	strh	r2, [r4, #12]
    6048:	e03f      	b.n	60ca <__swsetup_r+0xce>
    604a:	075a      	lsls	r2, r3, #29
    604c:	d513      	bpl.n	6076 <__swsetup_r+0x7a>
    604e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6050:	2900      	cmp	r1, #0
    6052:	d008      	beq.n	6066 <__swsetup_r+0x6a>
    6054:	1c23      	adds	r3, r4, #0
    6056:	3344      	adds	r3, #68	; 0x44
    6058:	4299      	cmp	r1, r3
    605a:	d002      	beq.n	6062 <__swsetup_r+0x66>
    605c:	1c30      	adds	r0, r6, #0
    605e:	f001 ffab 	bl	7fb8 <_free_r>
    6062:	2300      	movs	r3, #0
    6064:	6363      	str	r3, [r4, #52]	; 0x34
    6066:	89a3      	ldrh	r3, [r4, #12]
    6068:	2224      	movs	r2, #36	; 0x24
    606a:	4393      	bics	r3, r2
    606c:	81a3      	strh	r3, [r4, #12]
    606e:	2300      	movs	r3, #0
    6070:	6063      	str	r3, [r4, #4]
    6072:	6923      	ldr	r3, [r4, #16]
    6074:	6023      	str	r3, [r4, #0]
    6076:	89a3      	ldrh	r3, [r4, #12]
    6078:	2208      	movs	r2, #8
    607a:	4313      	orrs	r3, r2
    607c:	81a3      	strh	r3, [r4, #12]
    607e:	6921      	ldr	r1, [r4, #16]
    6080:	2900      	cmp	r1, #0
    6082:	d10b      	bne.n	609c <__swsetup_r+0xa0>
    6084:	89a3      	ldrh	r3, [r4, #12]
    6086:	22a0      	movs	r2, #160	; 0xa0
    6088:	0092      	lsls	r2, r2, #2
    608a:	401a      	ands	r2, r3
    608c:	2380      	movs	r3, #128	; 0x80
    608e:	009b      	lsls	r3, r3, #2
    6090:	429a      	cmp	r2, r3
    6092:	d003      	beq.n	609c <__swsetup_r+0xa0>
    6094:	1c30      	adds	r0, r6, #0
    6096:	1c21      	adds	r1, r4, #0
    6098:	f001 fb1c 	bl	76d4 <__smakebuf_r>
    609c:	89a3      	ldrh	r3, [r4, #12]
    609e:	2201      	movs	r2, #1
    60a0:	401a      	ands	r2, r3
    60a2:	d005      	beq.n	60b0 <__swsetup_r+0xb4>
    60a4:	6961      	ldr	r1, [r4, #20]
    60a6:	2200      	movs	r2, #0
    60a8:	60a2      	str	r2, [r4, #8]
    60aa:	424a      	negs	r2, r1
    60ac:	61a2      	str	r2, [r4, #24]
    60ae:	e003      	b.n	60b8 <__swsetup_r+0xbc>
    60b0:	0799      	lsls	r1, r3, #30
    60b2:	d400      	bmi.n	60b6 <__swsetup_r+0xba>
    60b4:	6962      	ldr	r2, [r4, #20]
    60b6:	60a2      	str	r2, [r4, #8]
    60b8:	6922      	ldr	r2, [r4, #16]
    60ba:	2000      	movs	r0, #0
    60bc:	4282      	cmp	r2, r0
    60be:	d106      	bne.n	60ce <__swsetup_r+0xd2>
    60c0:	0619      	lsls	r1, r3, #24
    60c2:	d504      	bpl.n	60ce <__swsetup_r+0xd2>
    60c4:	2240      	movs	r2, #64	; 0x40
    60c6:	4313      	orrs	r3, r2
    60c8:	81a3      	strh	r3, [r4, #12]
    60ca:	2001      	movs	r0, #1
    60cc:	4240      	negs	r0, r0
    60ce:	bd70      	pop	{r4, r5, r6, pc}
    60d0:	20000070 	.word	0x20000070
    60d4:	0000b9d4 	.word	0x0000b9d4
    60d8:	0000b9f4 	.word	0x0000b9f4
    60dc:	0000ba14 	.word	0x0000ba14

000060e0 <quorem>:
    60e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    60e2:	b089      	sub	sp, #36	; 0x24
    60e4:	9106      	str	r1, [sp, #24]
    60e6:	690b      	ldr	r3, [r1, #16]
    60e8:	6901      	ldr	r1, [r0, #16]
    60ea:	1c05      	adds	r5, r0, #0
    60ec:	2600      	movs	r6, #0
    60ee:	4299      	cmp	r1, r3
    60f0:	db7f      	blt.n	61f2 <quorem+0x112>
    60f2:	9c06      	ldr	r4, [sp, #24]
    60f4:	1e5f      	subs	r7, r3, #1
    60f6:	3414      	adds	r4, #20
    60f8:	9404      	str	r4, [sp, #16]
    60fa:	9904      	ldr	r1, [sp, #16]
    60fc:	00bc      	lsls	r4, r7, #2
    60fe:	1909      	adds	r1, r1, r4
    6100:	1c02      	adds	r2, r0, #0
    6102:	680b      	ldr	r3, [r1, #0]
    6104:	3214      	adds	r2, #20
    6106:	9105      	str	r1, [sp, #20]
    6108:	1914      	adds	r4, r2, r4
    610a:	1c19      	adds	r1, r3, #0
    610c:	3101      	adds	r1, #1
    610e:	6820      	ldr	r0, [r4, #0]
    6110:	9203      	str	r2, [sp, #12]
    6112:	f002 f8dd 	bl	82d0 <__aeabi_uidiv>
    6116:	9002      	str	r0, [sp, #8]
    6118:	42b0      	cmp	r0, r6
    611a:	d038      	beq.n	618e <quorem+0xae>
    611c:	9904      	ldr	r1, [sp, #16]
    611e:	9b03      	ldr	r3, [sp, #12]
    6120:	468c      	mov	ip, r1
    6122:	9601      	str	r6, [sp, #4]
    6124:	9607      	str	r6, [sp, #28]
    6126:	4662      	mov	r2, ip
    6128:	3204      	adds	r2, #4
    612a:	4694      	mov	ip, r2
    612c:	3a04      	subs	r2, #4
    612e:	ca40      	ldmia	r2!, {r6}
    6130:	9902      	ldr	r1, [sp, #8]
    6132:	b2b0      	uxth	r0, r6
    6134:	4348      	muls	r0, r1
    6136:	0c31      	lsrs	r1, r6, #16
    6138:	9e02      	ldr	r6, [sp, #8]
    613a:	9a01      	ldr	r2, [sp, #4]
    613c:	4371      	muls	r1, r6
    613e:	1810      	adds	r0, r2, r0
    6140:	0c02      	lsrs	r2, r0, #16
    6142:	1851      	adds	r1, r2, r1
    6144:	0c0a      	lsrs	r2, r1, #16
    6146:	9201      	str	r2, [sp, #4]
    6148:	681a      	ldr	r2, [r3, #0]
    614a:	b280      	uxth	r0, r0
    614c:	b296      	uxth	r6, r2
    614e:	9a07      	ldr	r2, [sp, #28]
    6150:	b289      	uxth	r1, r1
    6152:	18b6      	adds	r6, r6, r2
    6154:	1a30      	subs	r0, r6, r0
    6156:	681e      	ldr	r6, [r3, #0]
    6158:	0c32      	lsrs	r2, r6, #16
    615a:	1a52      	subs	r2, r2, r1
    615c:	1406      	asrs	r6, r0, #16
    615e:	1992      	adds	r2, r2, r6
    6160:	1411      	asrs	r1, r2, #16
    6162:	b280      	uxth	r0, r0
    6164:	0412      	lsls	r2, r2, #16
    6166:	9e05      	ldr	r6, [sp, #20]
    6168:	4310      	orrs	r0, r2
    616a:	9107      	str	r1, [sp, #28]
    616c:	c301      	stmia	r3!, {r0}
    616e:	4566      	cmp	r6, ip
    6170:	d2d9      	bcs.n	6126 <quorem+0x46>
    6172:	6821      	ldr	r1, [r4, #0]
    6174:	2900      	cmp	r1, #0
    6176:	d10a      	bne.n	618e <quorem+0xae>
    6178:	9e03      	ldr	r6, [sp, #12]
    617a:	3c04      	subs	r4, #4
    617c:	42b4      	cmp	r4, r6
    617e:	d801      	bhi.n	6184 <quorem+0xa4>
    6180:	612f      	str	r7, [r5, #16]
    6182:	e004      	b.n	618e <quorem+0xae>
    6184:	6821      	ldr	r1, [r4, #0]
    6186:	2900      	cmp	r1, #0
    6188:	d1fa      	bne.n	6180 <quorem+0xa0>
    618a:	3f01      	subs	r7, #1
    618c:	e7f4      	b.n	6178 <quorem+0x98>
    618e:	1c28      	adds	r0, r5, #0
    6190:	9906      	ldr	r1, [sp, #24]
    6192:	f001 fd59 	bl	7c48 <__mcmp>
    6196:	2800      	cmp	r0, #0
    6198:	db2a      	blt.n	61f0 <quorem+0x110>
    619a:	9c02      	ldr	r4, [sp, #8]
    619c:	9a03      	ldr	r2, [sp, #12]
    619e:	3401      	adds	r4, #1
    61a0:	9b04      	ldr	r3, [sp, #16]
    61a2:	9402      	str	r4, [sp, #8]
    61a4:	2400      	movs	r4, #0
    61a6:	6811      	ldr	r1, [r2, #0]
    61a8:	cb40      	ldmia	r3!, {r6}
    61aa:	b288      	uxth	r0, r1
    61ac:	1900      	adds	r0, r0, r4
    61ae:	6814      	ldr	r4, [r2, #0]
    61b0:	b2b1      	uxth	r1, r6
    61b2:	1a40      	subs	r0, r0, r1
    61b4:	0c36      	lsrs	r6, r6, #16
    61b6:	0c21      	lsrs	r1, r4, #16
    61b8:	1b89      	subs	r1, r1, r6
    61ba:	1404      	asrs	r4, r0, #16
    61bc:	1909      	adds	r1, r1, r4
    61be:	140c      	asrs	r4, r1, #16
    61c0:	b280      	uxth	r0, r0
    61c2:	0409      	lsls	r1, r1, #16
    61c4:	9e05      	ldr	r6, [sp, #20]
    61c6:	4301      	orrs	r1, r0
    61c8:	c202      	stmia	r2!, {r1}
    61ca:	429e      	cmp	r6, r3
    61cc:	d2eb      	bcs.n	61a6 <quorem+0xc6>
    61ce:	9c03      	ldr	r4, [sp, #12]
    61d0:	00bb      	lsls	r3, r7, #2
    61d2:	18e3      	adds	r3, r4, r3
    61d4:	681e      	ldr	r6, [r3, #0]
    61d6:	2e00      	cmp	r6, #0
    61d8:	d10a      	bne.n	61f0 <quorem+0x110>
    61da:	9c03      	ldr	r4, [sp, #12]
    61dc:	3b04      	subs	r3, #4
    61de:	42a3      	cmp	r3, r4
    61e0:	d801      	bhi.n	61e6 <quorem+0x106>
    61e2:	612f      	str	r7, [r5, #16]
    61e4:	e004      	b.n	61f0 <quorem+0x110>
    61e6:	681e      	ldr	r6, [r3, #0]
    61e8:	2e00      	cmp	r6, #0
    61ea:	d1fa      	bne.n	61e2 <quorem+0x102>
    61ec:	3f01      	subs	r7, #1
    61ee:	e7f4      	b.n	61da <quorem+0xfa>
    61f0:	9e02      	ldr	r6, [sp, #8]
    61f2:	1c30      	adds	r0, r6, #0
    61f4:	b009      	add	sp, #36	; 0x24
    61f6:	bdf0      	pop	{r4, r5, r6, r7, pc}

000061f8 <_dtoa_r>:
    61f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    61fa:	6a44      	ldr	r4, [r0, #36]	; 0x24
    61fc:	b09b      	sub	sp, #108	; 0x6c
    61fe:	9007      	str	r0, [sp, #28]
    6200:	9d23      	ldr	r5, [sp, #140]	; 0x8c
    6202:	9204      	str	r2, [sp, #16]
    6204:	9305      	str	r3, [sp, #20]
    6206:	2c00      	cmp	r4, #0
    6208:	d108      	bne.n	621c <_dtoa_r+0x24>
    620a:	2010      	movs	r0, #16
    620c:	f001 fab2 	bl	7774 <malloc>
    6210:	9907      	ldr	r1, [sp, #28]
    6212:	6248      	str	r0, [r1, #36]	; 0x24
    6214:	6044      	str	r4, [r0, #4]
    6216:	6084      	str	r4, [r0, #8]
    6218:	6004      	str	r4, [r0, #0]
    621a:	60c4      	str	r4, [r0, #12]
    621c:	9c07      	ldr	r4, [sp, #28]
    621e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6220:	6819      	ldr	r1, [r3, #0]
    6222:	2900      	cmp	r1, #0
    6224:	d00a      	beq.n	623c <_dtoa_r+0x44>
    6226:	685b      	ldr	r3, [r3, #4]
    6228:	2201      	movs	r2, #1
    622a:	409a      	lsls	r2, r3
    622c:	604b      	str	r3, [r1, #4]
    622e:	608a      	str	r2, [r1, #8]
    6230:	1c20      	adds	r0, r4, #0
    6232:	f001 faec 	bl	780e <_Bfree>
    6236:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6238:	2200      	movs	r2, #0
    623a:	601a      	str	r2, [r3, #0]
    623c:	9805      	ldr	r0, [sp, #20]
    623e:	2800      	cmp	r0, #0
    6240:	da05      	bge.n	624e <_dtoa_r+0x56>
    6242:	2301      	movs	r3, #1
    6244:	602b      	str	r3, [r5, #0]
    6246:	0043      	lsls	r3, r0, #1
    6248:	085b      	lsrs	r3, r3, #1
    624a:	9305      	str	r3, [sp, #20]
    624c:	e001      	b.n	6252 <_dtoa_r+0x5a>
    624e:	2300      	movs	r3, #0
    6250:	602b      	str	r3, [r5, #0]
    6252:	9e05      	ldr	r6, [sp, #20]
    6254:	4bbe      	ldr	r3, [pc, #760]	; (6550 <_dtoa_r+0x358>)
    6256:	1c32      	adds	r2, r6, #0
    6258:	401a      	ands	r2, r3
    625a:	429a      	cmp	r2, r3
    625c:	d118      	bne.n	6290 <_dtoa_r+0x98>
    625e:	4bbd      	ldr	r3, [pc, #756]	; (6554 <_dtoa_r+0x35c>)
    6260:	9c22      	ldr	r4, [sp, #136]	; 0x88
    6262:	9d04      	ldr	r5, [sp, #16]
    6264:	6023      	str	r3, [r4, #0]
    6266:	2d00      	cmp	r5, #0
    6268:	d101      	bne.n	626e <_dtoa_r+0x76>
    626a:	0336      	lsls	r6, r6, #12
    626c:	d001      	beq.n	6272 <_dtoa_r+0x7a>
    626e:	48ba      	ldr	r0, [pc, #744]	; (6558 <_dtoa_r+0x360>)
    6270:	e000      	b.n	6274 <_dtoa_r+0x7c>
    6272:	48ba      	ldr	r0, [pc, #744]	; (655c <_dtoa_r+0x364>)
    6274:	9c24      	ldr	r4, [sp, #144]	; 0x90
    6276:	2c00      	cmp	r4, #0
    6278:	d101      	bne.n	627e <_dtoa_r+0x86>
    627a:	f000 fd93 	bl	6da4 <_dtoa_r+0xbac>
    627e:	78c2      	ldrb	r2, [r0, #3]
    6280:	1cc3      	adds	r3, r0, #3
    6282:	2a00      	cmp	r2, #0
    6284:	d000      	beq.n	6288 <_dtoa_r+0x90>
    6286:	3305      	adds	r3, #5
    6288:	9d24      	ldr	r5, [sp, #144]	; 0x90
    628a:	602b      	str	r3, [r5, #0]
    628c:	f000 fd8a 	bl	6da4 <_dtoa_r+0xbac>
    6290:	9c04      	ldr	r4, [sp, #16]
    6292:	9d05      	ldr	r5, [sp, #20]
    6294:	4ba5      	ldr	r3, [pc, #660]	; (652c <_dtoa_r+0x334>)
    6296:	4aa4      	ldr	r2, [pc, #656]	; (6528 <_dtoa_r+0x330>)
    6298:	1c20      	adds	r0, r4, #0
    629a:	1c29      	adds	r1, r5, #0
    629c:	f002 f8d8 	bl	8450 <__aeabi_dcmpeq>
    62a0:	1e07      	subs	r7, r0, #0
    62a2:	d00c      	beq.n	62be <_dtoa_r+0xc6>
    62a4:	9c22      	ldr	r4, [sp, #136]	; 0x88
    62a6:	9d24      	ldr	r5, [sp, #144]	; 0x90
    62a8:	2301      	movs	r3, #1
    62aa:	6023      	str	r3, [r4, #0]
    62ac:	2d00      	cmp	r5, #0
    62ae:	d101      	bne.n	62b4 <_dtoa_r+0xbc>
    62b0:	f000 fd75 	bl	6d9e <_dtoa_r+0xba6>
    62b4:	48aa      	ldr	r0, [pc, #680]	; (6560 <_dtoa_r+0x368>)
    62b6:	6028      	str	r0, [r5, #0]
    62b8:	3801      	subs	r0, #1
    62ba:	f000 fd73 	bl	6da4 <_dtoa_r+0xbac>
    62be:	ab19      	add	r3, sp, #100	; 0x64
    62c0:	9300      	str	r3, [sp, #0]
    62c2:	ab18      	add	r3, sp, #96	; 0x60
    62c4:	9301      	str	r3, [sp, #4]
    62c6:	9807      	ldr	r0, [sp, #28]
    62c8:	1c2b      	adds	r3, r5, #0
    62ca:	1c22      	adds	r2, r4, #0
    62cc:	f001 fdb2 	bl	7e34 <__d2b>
    62d0:	0073      	lsls	r3, r6, #1
    62d2:	900a      	str	r0, [sp, #40]	; 0x28
    62d4:	0d5b      	lsrs	r3, r3, #21
    62d6:	d009      	beq.n	62ec <_dtoa_r+0xf4>
    62d8:	1c20      	adds	r0, r4, #0
    62da:	4ca2      	ldr	r4, [pc, #648]	; (6564 <_dtoa_r+0x36c>)
    62dc:	032a      	lsls	r2, r5, #12
    62de:	0b12      	lsrs	r2, r2, #12
    62e0:	1c21      	adds	r1, r4, #0
    62e2:	4311      	orrs	r1, r2
    62e4:	4aa0      	ldr	r2, [pc, #640]	; (6568 <_dtoa_r+0x370>)
    62e6:	9716      	str	r7, [sp, #88]	; 0x58
    62e8:	189e      	adds	r6, r3, r2
    62ea:	e01b      	b.n	6324 <_dtoa_r+0x12c>
    62ec:	9b18      	ldr	r3, [sp, #96]	; 0x60
    62ee:	9c19      	ldr	r4, [sp, #100]	; 0x64
    62f0:	191d      	adds	r5, r3, r4
    62f2:	4b9e      	ldr	r3, [pc, #632]	; (656c <_dtoa_r+0x374>)
    62f4:	429d      	cmp	r5, r3
    62f6:	db09      	blt.n	630c <_dtoa_r+0x114>
    62f8:	499d      	ldr	r1, [pc, #628]	; (6570 <_dtoa_r+0x378>)
    62fa:	9a04      	ldr	r2, [sp, #16]
    62fc:	4b9d      	ldr	r3, [pc, #628]	; (6574 <_dtoa_r+0x37c>)
    62fe:	1868      	adds	r0, r5, r1
    6300:	40c2      	lsrs	r2, r0
    6302:	1b5b      	subs	r3, r3, r5
    6304:	1c10      	adds	r0, r2, #0
    6306:	409e      	lsls	r6, r3
    6308:	4330      	orrs	r0, r6
    630a:	e004      	b.n	6316 <_dtoa_r+0x11e>
    630c:	489a      	ldr	r0, [pc, #616]	; (6578 <_dtoa_r+0x380>)
    630e:	9b04      	ldr	r3, [sp, #16]
    6310:	1b40      	subs	r0, r0, r5
    6312:	4083      	lsls	r3, r0
    6314:	1c18      	adds	r0, r3, #0
    6316:	f004 fddd 	bl	aed4 <__aeabi_ui2d>
    631a:	4c98      	ldr	r4, [pc, #608]	; (657c <_dtoa_r+0x384>)
    631c:	1e6e      	subs	r6, r5, #1
    631e:	2501      	movs	r5, #1
    6320:	1909      	adds	r1, r1, r4
    6322:	9516      	str	r5, [sp, #88]	; 0x58
    6324:	4a82      	ldr	r2, [pc, #520]	; (6530 <_dtoa_r+0x338>)
    6326:	4b83      	ldr	r3, [pc, #524]	; (6534 <_dtoa_r+0x33c>)
    6328:	f004 fa2e 	bl	a788 <__aeabi_dsub>
    632c:	4a82      	ldr	r2, [pc, #520]	; (6538 <_dtoa_r+0x340>)
    632e:	4b83      	ldr	r3, [pc, #524]	; (653c <_dtoa_r+0x344>)
    6330:	f003 ff9a 	bl	a268 <__aeabi_dmul>
    6334:	4a82      	ldr	r2, [pc, #520]	; (6540 <_dtoa_r+0x348>)
    6336:	4b83      	ldr	r3, [pc, #524]	; (6544 <_dtoa_r+0x34c>)
    6338:	f003 f80a 	bl	9350 <__aeabi_dadd>
    633c:	1c04      	adds	r4, r0, #0
    633e:	1c30      	adds	r0, r6, #0
    6340:	1c0d      	adds	r5, r1, #0
    6342:	f004 fd89 	bl	ae58 <__aeabi_i2d>
    6346:	4a80      	ldr	r2, [pc, #512]	; (6548 <_dtoa_r+0x350>)
    6348:	4b80      	ldr	r3, [pc, #512]	; (654c <_dtoa_r+0x354>)
    634a:	f003 ff8d 	bl	a268 <__aeabi_dmul>
    634e:	1c02      	adds	r2, r0, #0
    6350:	1c0b      	adds	r3, r1, #0
    6352:	1c20      	adds	r0, r4, #0
    6354:	1c29      	adds	r1, r5, #0
    6356:	f002 fffb 	bl	9350 <__aeabi_dadd>
    635a:	1c04      	adds	r4, r0, #0
    635c:	1c0d      	adds	r5, r1, #0
    635e:	f004 fd47 	bl	adf0 <__aeabi_d2iz>
    6362:	4b72      	ldr	r3, [pc, #456]	; (652c <_dtoa_r+0x334>)
    6364:	4a70      	ldr	r2, [pc, #448]	; (6528 <_dtoa_r+0x330>)
    6366:	9006      	str	r0, [sp, #24]
    6368:	1c29      	adds	r1, r5, #0
    636a:	1c20      	adds	r0, r4, #0
    636c:	f002 f876 	bl	845c <__aeabi_dcmplt>
    6370:	2800      	cmp	r0, #0
    6372:	d00d      	beq.n	6390 <_dtoa_r+0x198>
    6374:	9806      	ldr	r0, [sp, #24]
    6376:	f004 fd6f 	bl	ae58 <__aeabi_i2d>
    637a:	1c0b      	adds	r3, r1, #0
    637c:	1c02      	adds	r2, r0, #0
    637e:	1c29      	adds	r1, r5, #0
    6380:	1c20      	adds	r0, r4, #0
    6382:	f002 f865 	bl	8450 <__aeabi_dcmpeq>
    6386:	9c06      	ldr	r4, [sp, #24]
    6388:	4243      	negs	r3, r0
    638a:	4143      	adcs	r3, r0
    638c:	1ae4      	subs	r4, r4, r3
    638e:	9406      	str	r4, [sp, #24]
    6390:	9c06      	ldr	r4, [sp, #24]
    6392:	2501      	movs	r5, #1
    6394:	9513      	str	r5, [sp, #76]	; 0x4c
    6396:	2c16      	cmp	r4, #22
    6398:	d810      	bhi.n	63bc <_dtoa_r+0x1c4>
    639a:	4a79      	ldr	r2, [pc, #484]	; (6580 <_dtoa_r+0x388>)
    639c:	00e3      	lsls	r3, r4, #3
    639e:	18d3      	adds	r3, r2, r3
    63a0:	6818      	ldr	r0, [r3, #0]
    63a2:	6859      	ldr	r1, [r3, #4]
    63a4:	9a04      	ldr	r2, [sp, #16]
    63a6:	9b05      	ldr	r3, [sp, #20]
    63a8:	f002 f86c 	bl	8484 <__aeabi_dcmpgt>
    63ac:	2800      	cmp	r0, #0
    63ae:	d004      	beq.n	63ba <_dtoa_r+0x1c2>
    63b0:	3c01      	subs	r4, #1
    63b2:	2500      	movs	r5, #0
    63b4:	9406      	str	r4, [sp, #24]
    63b6:	9513      	str	r5, [sp, #76]	; 0x4c
    63b8:	e000      	b.n	63bc <_dtoa_r+0x1c4>
    63ba:	9013      	str	r0, [sp, #76]	; 0x4c
    63bc:	9818      	ldr	r0, [sp, #96]	; 0x60
    63be:	2400      	movs	r4, #0
    63c0:	1b86      	subs	r6, r0, r6
    63c2:	1c35      	adds	r5, r6, #0
    63c4:	9402      	str	r4, [sp, #8]
    63c6:	3d01      	subs	r5, #1
    63c8:	9509      	str	r5, [sp, #36]	; 0x24
    63ca:	d504      	bpl.n	63d6 <_dtoa_r+0x1de>
    63cc:	9c09      	ldr	r4, [sp, #36]	; 0x24
    63ce:	2500      	movs	r5, #0
    63d0:	4264      	negs	r4, r4
    63d2:	9402      	str	r4, [sp, #8]
    63d4:	9509      	str	r5, [sp, #36]	; 0x24
    63d6:	9c06      	ldr	r4, [sp, #24]
    63d8:	2c00      	cmp	r4, #0
    63da:	db06      	blt.n	63ea <_dtoa_r+0x1f2>
    63dc:	9d09      	ldr	r5, [sp, #36]	; 0x24
    63de:	9412      	str	r4, [sp, #72]	; 0x48
    63e0:	192d      	adds	r5, r5, r4
    63e2:	2400      	movs	r4, #0
    63e4:	9509      	str	r5, [sp, #36]	; 0x24
    63e6:	940d      	str	r4, [sp, #52]	; 0x34
    63e8:	e007      	b.n	63fa <_dtoa_r+0x202>
    63ea:	9c06      	ldr	r4, [sp, #24]
    63ec:	9d02      	ldr	r5, [sp, #8]
    63ee:	1b2d      	subs	r5, r5, r4
    63f0:	9502      	str	r5, [sp, #8]
    63f2:	4265      	negs	r5, r4
    63f4:	2400      	movs	r4, #0
    63f6:	950d      	str	r5, [sp, #52]	; 0x34
    63f8:	9412      	str	r4, [sp, #72]	; 0x48
    63fa:	9d20      	ldr	r5, [sp, #128]	; 0x80
    63fc:	2401      	movs	r4, #1
    63fe:	2d09      	cmp	r5, #9
    6400:	d824      	bhi.n	644c <_dtoa_r+0x254>
    6402:	2d05      	cmp	r5, #5
    6404:	dd02      	ble.n	640c <_dtoa_r+0x214>
    6406:	3d04      	subs	r5, #4
    6408:	9520      	str	r5, [sp, #128]	; 0x80
    640a:	2400      	movs	r4, #0
    640c:	9820      	ldr	r0, [sp, #128]	; 0x80
    640e:	3802      	subs	r0, #2
    6410:	2803      	cmp	r0, #3
    6412:	d823      	bhi.n	645c <_dtoa_r+0x264>
    6414:	f001 ff52 	bl	82bc <__gnu_thumb1_case_uqi>
    6418:	04020e06 	.word	0x04020e06
    641c:	2501      	movs	r5, #1
    641e:	e002      	b.n	6426 <_dtoa_r+0x22e>
    6420:	2501      	movs	r5, #1
    6422:	e008      	b.n	6436 <_dtoa_r+0x23e>
    6424:	2500      	movs	r5, #0
    6426:	9510      	str	r5, [sp, #64]	; 0x40
    6428:	9d21      	ldr	r5, [sp, #132]	; 0x84
    642a:	2d00      	cmp	r5, #0
    642c:	dd1f      	ble.n	646e <_dtoa_r+0x276>
    642e:	950c      	str	r5, [sp, #48]	; 0x30
    6430:	9508      	str	r5, [sp, #32]
    6432:	e009      	b.n	6448 <_dtoa_r+0x250>
    6434:	2500      	movs	r5, #0
    6436:	9510      	str	r5, [sp, #64]	; 0x40
    6438:	9806      	ldr	r0, [sp, #24]
    643a:	9d21      	ldr	r5, [sp, #132]	; 0x84
    643c:	182d      	adds	r5, r5, r0
    643e:	950c      	str	r5, [sp, #48]	; 0x30
    6440:	3501      	adds	r5, #1
    6442:	9508      	str	r5, [sp, #32]
    6444:	2d00      	cmp	r5, #0
    6446:	dd18      	ble.n	647a <_dtoa_r+0x282>
    6448:	1c2b      	adds	r3, r5, #0
    644a:	e017      	b.n	647c <_dtoa_r+0x284>
    644c:	4263      	negs	r3, r4
    644e:	2500      	movs	r5, #0
    6450:	930c      	str	r3, [sp, #48]	; 0x30
    6452:	9308      	str	r3, [sp, #32]
    6454:	9520      	str	r5, [sp, #128]	; 0x80
    6456:	9410      	str	r4, [sp, #64]	; 0x40
    6458:	2312      	movs	r3, #18
    645a:	e006      	b.n	646a <_dtoa_r+0x272>
    645c:	2501      	movs	r5, #1
    645e:	426b      	negs	r3, r5
    6460:	9510      	str	r5, [sp, #64]	; 0x40
    6462:	930c      	str	r3, [sp, #48]	; 0x30
    6464:	9308      	str	r3, [sp, #32]
    6466:	2500      	movs	r5, #0
    6468:	2312      	movs	r3, #18
    646a:	9521      	str	r5, [sp, #132]	; 0x84
    646c:	e006      	b.n	647c <_dtoa_r+0x284>
    646e:	2501      	movs	r5, #1
    6470:	950c      	str	r5, [sp, #48]	; 0x30
    6472:	9508      	str	r5, [sp, #32]
    6474:	1c2b      	adds	r3, r5, #0
    6476:	9521      	str	r5, [sp, #132]	; 0x84
    6478:	e000      	b.n	647c <_dtoa_r+0x284>
    647a:	2301      	movs	r3, #1
    647c:	9807      	ldr	r0, [sp, #28]
    647e:	2200      	movs	r2, #0
    6480:	6a45      	ldr	r5, [r0, #36]	; 0x24
    6482:	606a      	str	r2, [r5, #4]
    6484:	2204      	movs	r2, #4
    6486:	1c10      	adds	r0, r2, #0
    6488:	3014      	adds	r0, #20
    648a:	6869      	ldr	r1, [r5, #4]
    648c:	4298      	cmp	r0, r3
    648e:	d803      	bhi.n	6498 <_dtoa_r+0x2a0>
    6490:	3101      	adds	r1, #1
    6492:	6069      	str	r1, [r5, #4]
    6494:	0052      	lsls	r2, r2, #1
    6496:	e7f6      	b.n	6486 <_dtoa_r+0x28e>
    6498:	9807      	ldr	r0, [sp, #28]
    649a:	f001 f980 	bl	779e <_Balloc>
    649e:	6028      	str	r0, [r5, #0]
    64a0:	9d07      	ldr	r5, [sp, #28]
    64a2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    64a4:	9d08      	ldr	r5, [sp, #32]
    64a6:	681b      	ldr	r3, [r3, #0]
    64a8:	930b      	str	r3, [sp, #44]	; 0x2c
    64aa:	2d0e      	cmp	r5, #14
    64ac:	d900      	bls.n	64b0 <_dtoa_r+0x2b8>
    64ae:	e187      	b.n	67c0 <_dtoa_r+0x5c8>
    64b0:	2c00      	cmp	r4, #0
    64b2:	d100      	bne.n	64b6 <_dtoa_r+0x2be>
    64b4:	e184      	b.n	67c0 <_dtoa_r+0x5c8>
    64b6:	9c04      	ldr	r4, [sp, #16]
    64b8:	9d05      	ldr	r5, [sp, #20]
    64ba:	9414      	str	r4, [sp, #80]	; 0x50
    64bc:	9515      	str	r5, [sp, #84]	; 0x54
    64be:	9d06      	ldr	r5, [sp, #24]
    64c0:	2d00      	cmp	r5, #0
    64c2:	dd61      	ble.n	6588 <_dtoa_r+0x390>
    64c4:	1c2a      	adds	r2, r5, #0
    64c6:	230f      	movs	r3, #15
    64c8:	401a      	ands	r2, r3
    64ca:	492d      	ldr	r1, [pc, #180]	; (6580 <_dtoa_r+0x388>)
    64cc:	00d2      	lsls	r2, r2, #3
    64ce:	188a      	adds	r2, r1, r2
    64d0:	6814      	ldr	r4, [r2, #0]
    64d2:	6855      	ldr	r5, [r2, #4]
    64d4:	940e      	str	r4, [sp, #56]	; 0x38
    64d6:	950f      	str	r5, [sp, #60]	; 0x3c
    64d8:	9d06      	ldr	r5, [sp, #24]
    64da:	4c2a      	ldr	r4, [pc, #168]	; (6584 <_dtoa_r+0x38c>)
    64dc:	112f      	asrs	r7, r5, #4
    64de:	2502      	movs	r5, #2
    64e0:	06f8      	lsls	r0, r7, #27
    64e2:	d517      	bpl.n	6514 <_dtoa_r+0x31c>
    64e4:	401f      	ands	r7, r3
    64e6:	9814      	ldr	r0, [sp, #80]	; 0x50
    64e8:	9915      	ldr	r1, [sp, #84]	; 0x54
    64ea:	6a22      	ldr	r2, [r4, #32]
    64ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
    64ee:	f003 fa51 	bl	9994 <__aeabi_ddiv>
    64f2:	2503      	movs	r5, #3
    64f4:	9004      	str	r0, [sp, #16]
    64f6:	9105      	str	r1, [sp, #20]
    64f8:	e00c      	b.n	6514 <_dtoa_r+0x31c>
    64fa:	07f9      	lsls	r1, r7, #31
    64fc:	d508      	bpl.n	6510 <_dtoa_r+0x318>
    64fe:	980e      	ldr	r0, [sp, #56]	; 0x38
    6500:	990f      	ldr	r1, [sp, #60]	; 0x3c
    6502:	6822      	ldr	r2, [r4, #0]
    6504:	6863      	ldr	r3, [r4, #4]
    6506:	f003 feaf 	bl	a268 <__aeabi_dmul>
    650a:	900e      	str	r0, [sp, #56]	; 0x38
    650c:	910f      	str	r1, [sp, #60]	; 0x3c
    650e:	3501      	adds	r5, #1
    6510:	107f      	asrs	r7, r7, #1
    6512:	3408      	adds	r4, #8
    6514:	2f00      	cmp	r7, #0
    6516:	d1f0      	bne.n	64fa <_dtoa_r+0x302>
    6518:	9804      	ldr	r0, [sp, #16]
    651a:	9905      	ldr	r1, [sp, #20]
    651c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    651e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6520:	f003 fa38 	bl	9994 <__aeabi_ddiv>
    6524:	e04e      	b.n	65c4 <_dtoa_r+0x3cc>
    6526:	46c0      	nop			; (mov r8, r8)
	...
    6534:	3ff80000 	.word	0x3ff80000
    6538:	636f4361 	.word	0x636f4361
    653c:	3fd287a7 	.word	0x3fd287a7
    6540:	8b60c8b3 	.word	0x8b60c8b3
    6544:	3fc68a28 	.word	0x3fc68a28
    6548:	509f79fb 	.word	0x509f79fb
    654c:	3fd34413 	.word	0x3fd34413
    6550:	7ff00000 	.word	0x7ff00000
    6554:	0000270f 	.word	0x0000270f
    6558:	0000b9cf 	.word	0x0000b9cf
    655c:	0000b9c6 	.word	0x0000b9c6
    6560:	0000b8a2 	.word	0x0000b8a2
    6564:	3ff00000 	.word	0x3ff00000
    6568:	fffffc01 	.word	0xfffffc01
    656c:	fffffbef 	.word	0xfffffbef
    6570:	00000412 	.word	0x00000412
    6574:	fffffc0e 	.word	0xfffffc0e
    6578:	fffffbee 	.word	0xfffffbee
    657c:	fe100000 	.word	0xfe100000
    6580:	0000ba40 	.word	0x0000ba40
    6584:	0000bb08 	.word	0x0000bb08
    6588:	9c06      	ldr	r4, [sp, #24]
    658a:	2502      	movs	r5, #2
    658c:	4267      	negs	r7, r4
    658e:	2f00      	cmp	r7, #0
    6590:	d01a      	beq.n	65c8 <_dtoa_r+0x3d0>
    6592:	230f      	movs	r3, #15
    6594:	403b      	ands	r3, r7
    6596:	4acc      	ldr	r2, [pc, #816]	; (68c8 <_dtoa_r+0x6d0>)
    6598:	00db      	lsls	r3, r3, #3
    659a:	18d3      	adds	r3, r2, r3
    659c:	9814      	ldr	r0, [sp, #80]	; 0x50
    659e:	9915      	ldr	r1, [sp, #84]	; 0x54
    65a0:	681a      	ldr	r2, [r3, #0]
    65a2:	685b      	ldr	r3, [r3, #4]
    65a4:	f003 fe60 	bl	a268 <__aeabi_dmul>
    65a8:	4ec8      	ldr	r6, [pc, #800]	; (68cc <_dtoa_r+0x6d4>)
    65aa:	113f      	asrs	r7, r7, #4
    65ac:	2f00      	cmp	r7, #0
    65ae:	d009      	beq.n	65c4 <_dtoa_r+0x3cc>
    65b0:	07fa      	lsls	r2, r7, #31
    65b2:	d504      	bpl.n	65be <_dtoa_r+0x3c6>
    65b4:	6832      	ldr	r2, [r6, #0]
    65b6:	6873      	ldr	r3, [r6, #4]
    65b8:	3501      	adds	r5, #1
    65ba:	f003 fe55 	bl	a268 <__aeabi_dmul>
    65be:	107f      	asrs	r7, r7, #1
    65c0:	3608      	adds	r6, #8
    65c2:	e7f3      	b.n	65ac <_dtoa_r+0x3b4>
    65c4:	9004      	str	r0, [sp, #16]
    65c6:	9105      	str	r1, [sp, #20]
    65c8:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    65ca:	2c00      	cmp	r4, #0
    65cc:	d01e      	beq.n	660c <_dtoa_r+0x414>
    65ce:	9e04      	ldr	r6, [sp, #16]
    65d0:	9f05      	ldr	r7, [sp, #20]
    65d2:	4bb4      	ldr	r3, [pc, #720]	; (68a4 <_dtoa_r+0x6ac>)
    65d4:	4ab2      	ldr	r2, [pc, #712]	; (68a0 <_dtoa_r+0x6a8>)
    65d6:	1c30      	adds	r0, r6, #0
    65d8:	1c39      	adds	r1, r7, #0
    65da:	f001 ff3f 	bl	845c <__aeabi_dcmplt>
    65de:	2800      	cmp	r0, #0
    65e0:	d014      	beq.n	660c <_dtoa_r+0x414>
    65e2:	9c08      	ldr	r4, [sp, #32]
    65e4:	2c00      	cmp	r4, #0
    65e6:	d011      	beq.n	660c <_dtoa_r+0x414>
    65e8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    65ea:	2c00      	cmp	r4, #0
    65ec:	dc00      	bgt.n	65f0 <_dtoa_r+0x3f8>
    65ee:	e0e3      	b.n	67b8 <_dtoa_r+0x5c0>
    65f0:	9c06      	ldr	r4, [sp, #24]
    65f2:	1c30      	adds	r0, r6, #0
    65f4:	3c01      	subs	r4, #1
    65f6:	1c39      	adds	r1, r7, #0
    65f8:	4aab      	ldr	r2, [pc, #684]	; (68a8 <_dtoa_r+0x6b0>)
    65fa:	4bac      	ldr	r3, [pc, #688]	; (68ac <_dtoa_r+0x6b4>)
    65fc:	9411      	str	r4, [sp, #68]	; 0x44
    65fe:	f003 fe33 	bl	a268 <__aeabi_dmul>
    6602:	3501      	adds	r5, #1
    6604:	9004      	str	r0, [sp, #16]
    6606:	9105      	str	r1, [sp, #20]
    6608:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    660a:	e002      	b.n	6612 <_dtoa_r+0x41a>
    660c:	9c06      	ldr	r4, [sp, #24]
    660e:	9411      	str	r4, [sp, #68]	; 0x44
    6610:	9c08      	ldr	r4, [sp, #32]
    6612:	1c28      	adds	r0, r5, #0
    6614:	9e04      	ldr	r6, [sp, #16]
    6616:	9f05      	ldr	r7, [sp, #20]
    6618:	940e      	str	r4, [sp, #56]	; 0x38
    661a:	f004 fc1d 	bl	ae58 <__aeabi_i2d>
    661e:	1c32      	adds	r2, r6, #0
    6620:	1c3b      	adds	r3, r7, #0
    6622:	f003 fe21 	bl	a268 <__aeabi_dmul>
    6626:	4aa2      	ldr	r2, [pc, #648]	; (68b0 <_dtoa_r+0x6b8>)
    6628:	4ba2      	ldr	r3, [pc, #648]	; (68b4 <_dtoa_r+0x6bc>)
    662a:	f002 fe91 	bl	9350 <__aeabi_dadd>
    662e:	1c04      	adds	r4, r0, #0
    6630:	48a7      	ldr	r0, [pc, #668]	; (68d0 <_dtoa_r+0x6d8>)
    6632:	1808      	adds	r0, r1, r0
    6634:	990e      	ldr	r1, [sp, #56]	; 0x38
    6636:	9004      	str	r0, [sp, #16]
    6638:	1c05      	adds	r5, r0, #0
    663a:	2900      	cmp	r1, #0
    663c:	d11b      	bne.n	6676 <_dtoa_r+0x47e>
    663e:	4a9e      	ldr	r2, [pc, #632]	; (68b8 <_dtoa_r+0x6c0>)
    6640:	4b9e      	ldr	r3, [pc, #632]	; (68bc <_dtoa_r+0x6c4>)
    6642:	1c30      	adds	r0, r6, #0
    6644:	1c39      	adds	r1, r7, #0
    6646:	f004 f89f 	bl	a788 <__aeabi_dsub>
    664a:	1c22      	adds	r2, r4, #0
    664c:	9b04      	ldr	r3, [sp, #16]
    664e:	1c06      	adds	r6, r0, #0
    6650:	1c0f      	adds	r7, r1, #0
    6652:	f001 ff17 	bl	8484 <__aeabi_dcmpgt>
    6656:	2800      	cmp	r0, #0
    6658:	d000      	beq.n	665c <_dtoa_r+0x464>
    665a:	e25c      	b.n	6b16 <_dtoa_r+0x91e>
    665c:	1c22      	adds	r2, r4, #0
    665e:	2580      	movs	r5, #128	; 0x80
    6660:	9c04      	ldr	r4, [sp, #16]
    6662:	062d      	lsls	r5, r5, #24
    6664:	1c30      	adds	r0, r6, #0
    6666:	1c39      	adds	r1, r7, #0
    6668:	1963      	adds	r3, r4, r5
    666a:	f001 fef7 	bl	845c <__aeabi_dcmplt>
    666e:	2800      	cmp	r0, #0
    6670:	d000      	beq.n	6674 <_dtoa_r+0x47c>
    6672:	e247      	b.n	6b04 <_dtoa_r+0x90c>
    6674:	e0a0      	b.n	67b8 <_dtoa_r+0x5c0>
    6676:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6678:	4b93      	ldr	r3, [pc, #588]	; (68c8 <_dtoa_r+0x6d0>)
    667a:	3a01      	subs	r2, #1
    667c:	9810      	ldr	r0, [sp, #64]	; 0x40
    667e:	00d2      	lsls	r2, r2, #3
    6680:	189b      	adds	r3, r3, r2
    6682:	2800      	cmp	r0, #0
    6684:	d049      	beq.n	671a <_dtoa_r+0x522>
    6686:	681a      	ldr	r2, [r3, #0]
    6688:	685b      	ldr	r3, [r3, #4]
    668a:	488d      	ldr	r0, [pc, #564]	; (68c0 <_dtoa_r+0x6c8>)
    668c:	498d      	ldr	r1, [pc, #564]	; (68c4 <_dtoa_r+0x6cc>)
    668e:	f003 f981 	bl	9994 <__aeabi_ddiv>
    6692:	1c2b      	adds	r3, r5, #0
    6694:	1c22      	adds	r2, r4, #0
    6696:	f004 f877 	bl	a788 <__aeabi_dsub>
    669a:	9004      	str	r0, [sp, #16]
    669c:	9105      	str	r1, [sp, #20]
    669e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    66a0:	1c39      	adds	r1, r7, #0
    66a2:	1c30      	adds	r0, r6, #0
    66a4:	f004 fba4 	bl	adf0 <__aeabi_d2iz>
    66a8:	1c04      	adds	r4, r0, #0
    66aa:	f004 fbd5 	bl	ae58 <__aeabi_i2d>
    66ae:	1c02      	adds	r2, r0, #0
    66b0:	1c0b      	adds	r3, r1, #0
    66b2:	1c30      	adds	r0, r6, #0
    66b4:	1c39      	adds	r1, r7, #0
    66b6:	f004 f867 	bl	a788 <__aeabi_dsub>
    66ba:	3501      	adds	r5, #1
    66bc:	1e6b      	subs	r3, r5, #1
    66be:	3430      	adds	r4, #48	; 0x30
    66c0:	701c      	strb	r4, [r3, #0]
    66c2:	9a04      	ldr	r2, [sp, #16]
    66c4:	9b05      	ldr	r3, [sp, #20]
    66c6:	1c06      	adds	r6, r0, #0
    66c8:	1c0f      	adds	r7, r1, #0
    66ca:	f001 fec7 	bl	845c <__aeabi_dcmplt>
    66ce:	2800      	cmp	r0, #0
    66d0:	d000      	beq.n	66d4 <_dtoa_r+0x4dc>
    66d2:	e353      	b.n	6d7c <_dtoa_r+0xb84>
    66d4:	1c32      	adds	r2, r6, #0
    66d6:	1c3b      	adds	r3, r7, #0
    66d8:	4972      	ldr	r1, [pc, #456]	; (68a4 <_dtoa_r+0x6ac>)
    66da:	4871      	ldr	r0, [pc, #452]	; (68a0 <_dtoa_r+0x6a8>)
    66dc:	f004 f854 	bl	a788 <__aeabi_dsub>
    66e0:	9a04      	ldr	r2, [sp, #16]
    66e2:	9b05      	ldr	r3, [sp, #20]
    66e4:	f001 feba 	bl	845c <__aeabi_dcmplt>
    66e8:	2800      	cmp	r0, #0
    66ea:	d000      	beq.n	66ee <_dtoa_r+0x4f6>
    66ec:	e0cb      	b.n	6886 <_dtoa_r+0x68e>
    66ee:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    66f0:	1b2b      	subs	r3, r5, r4
    66f2:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    66f4:	42a3      	cmp	r3, r4
    66f6:	da5f      	bge.n	67b8 <_dtoa_r+0x5c0>
    66f8:	9804      	ldr	r0, [sp, #16]
    66fa:	9905      	ldr	r1, [sp, #20]
    66fc:	4a6a      	ldr	r2, [pc, #424]	; (68a8 <_dtoa_r+0x6b0>)
    66fe:	4b6b      	ldr	r3, [pc, #428]	; (68ac <_dtoa_r+0x6b4>)
    6700:	f003 fdb2 	bl	a268 <__aeabi_dmul>
    6704:	4a68      	ldr	r2, [pc, #416]	; (68a8 <_dtoa_r+0x6b0>)
    6706:	4b69      	ldr	r3, [pc, #420]	; (68ac <_dtoa_r+0x6b4>)
    6708:	9004      	str	r0, [sp, #16]
    670a:	9105      	str	r1, [sp, #20]
    670c:	1c30      	adds	r0, r6, #0
    670e:	1c39      	adds	r1, r7, #0
    6710:	f003 fdaa 	bl	a268 <__aeabi_dmul>
    6714:	1c06      	adds	r6, r0, #0
    6716:	1c0f      	adds	r7, r1, #0
    6718:	e7c2      	b.n	66a0 <_dtoa_r+0x4a8>
    671a:	6818      	ldr	r0, [r3, #0]
    671c:	6859      	ldr	r1, [r3, #4]
    671e:	1c22      	adds	r2, r4, #0
    6720:	1c2b      	adds	r3, r5, #0
    6722:	f003 fda1 	bl	a268 <__aeabi_dmul>
    6726:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6728:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    672a:	9004      	str	r0, [sp, #16]
    672c:	9105      	str	r1, [sp, #20]
    672e:	1965      	adds	r5, r4, r5
    6730:	9517      	str	r5, [sp, #92]	; 0x5c
    6732:	1c39      	adds	r1, r7, #0
    6734:	1c30      	adds	r0, r6, #0
    6736:	f004 fb5b 	bl	adf0 <__aeabi_d2iz>
    673a:	1c05      	adds	r5, r0, #0
    673c:	f004 fb8c 	bl	ae58 <__aeabi_i2d>
    6740:	1c02      	adds	r2, r0, #0
    6742:	1c0b      	adds	r3, r1, #0
    6744:	1c30      	adds	r0, r6, #0
    6746:	1c39      	adds	r1, r7, #0
    6748:	f004 f81e 	bl	a788 <__aeabi_dsub>
    674c:	3530      	adds	r5, #48	; 0x30
    674e:	7025      	strb	r5, [r4, #0]
    6750:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    6752:	3401      	adds	r4, #1
    6754:	1c06      	adds	r6, r0, #0
    6756:	1c0f      	adds	r7, r1, #0
    6758:	42ac      	cmp	r4, r5
    675a:	d126      	bne.n	67aa <_dtoa_r+0x5b2>
    675c:	980e      	ldr	r0, [sp, #56]	; 0x38
    675e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6760:	4a57      	ldr	r2, [pc, #348]	; (68c0 <_dtoa_r+0x6c8>)
    6762:	4b58      	ldr	r3, [pc, #352]	; (68c4 <_dtoa_r+0x6cc>)
    6764:	1825      	adds	r5, r4, r0
    6766:	9804      	ldr	r0, [sp, #16]
    6768:	9905      	ldr	r1, [sp, #20]
    676a:	f002 fdf1 	bl	9350 <__aeabi_dadd>
    676e:	1c02      	adds	r2, r0, #0
    6770:	1c0b      	adds	r3, r1, #0
    6772:	1c30      	adds	r0, r6, #0
    6774:	1c39      	adds	r1, r7, #0
    6776:	f001 fe85 	bl	8484 <__aeabi_dcmpgt>
    677a:	2800      	cmp	r0, #0
    677c:	d000      	beq.n	6780 <_dtoa_r+0x588>
    677e:	e082      	b.n	6886 <_dtoa_r+0x68e>
    6780:	9a04      	ldr	r2, [sp, #16]
    6782:	9b05      	ldr	r3, [sp, #20]
    6784:	484e      	ldr	r0, [pc, #312]	; (68c0 <_dtoa_r+0x6c8>)
    6786:	494f      	ldr	r1, [pc, #316]	; (68c4 <_dtoa_r+0x6cc>)
    6788:	f003 fffe 	bl	a788 <__aeabi_dsub>
    678c:	1c02      	adds	r2, r0, #0
    678e:	1c0b      	adds	r3, r1, #0
    6790:	1c30      	adds	r0, r6, #0
    6792:	1c39      	adds	r1, r7, #0
    6794:	f001 fe62 	bl	845c <__aeabi_dcmplt>
    6798:	2800      	cmp	r0, #0
    679a:	d00d      	beq.n	67b8 <_dtoa_r+0x5c0>
    679c:	1e6b      	subs	r3, r5, #1
    679e:	781a      	ldrb	r2, [r3, #0]
    67a0:	2a30      	cmp	r2, #48	; 0x30
    67a2:	d000      	beq.n	67a6 <_dtoa_r+0x5ae>
    67a4:	e2ea      	b.n	6d7c <_dtoa_r+0xb84>
    67a6:	1c1d      	adds	r5, r3, #0
    67a8:	e7f8      	b.n	679c <_dtoa_r+0x5a4>
    67aa:	4a3f      	ldr	r2, [pc, #252]	; (68a8 <_dtoa_r+0x6b0>)
    67ac:	4b3f      	ldr	r3, [pc, #252]	; (68ac <_dtoa_r+0x6b4>)
    67ae:	f003 fd5b 	bl	a268 <__aeabi_dmul>
    67b2:	1c06      	adds	r6, r0, #0
    67b4:	1c0f      	adds	r7, r1, #0
    67b6:	e7bc      	b.n	6732 <_dtoa_r+0x53a>
    67b8:	9c14      	ldr	r4, [sp, #80]	; 0x50
    67ba:	9d15      	ldr	r5, [sp, #84]	; 0x54
    67bc:	9404      	str	r4, [sp, #16]
    67be:	9505      	str	r5, [sp, #20]
    67c0:	9b19      	ldr	r3, [sp, #100]	; 0x64
    67c2:	2b00      	cmp	r3, #0
    67c4:	da00      	bge.n	67c8 <_dtoa_r+0x5d0>
    67c6:	e09f      	b.n	6908 <_dtoa_r+0x710>
    67c8:	9d06      	ldr	r5, [sp, #24]
    67ca:	2d0e      	cmp	r5, #14
    67cc:	dd00      	ble.n	67d0 <_dtoa_r+0x5d8>
    67ce:	e09b      	b.n	6908 <_dtoa_r+0x710>
    67d0:	4a3d      	ldr	r2, [pc, #244]	; (68c8 <_dtoa_r+0x6d0>)
    67d2:	00eb      	lsls	r3, r5, #3
    67d4:	18d3      	adds	r3, r2, r3
    67d6:	681c      	ldr	r4, [r3, #0]
    67d8:	685d      	ldr	r5, [r3, #4]
    67da:	9402      	str	r4, [sp, #8]
    67dc:	9503      	str	r5, [sp, #12]
    67de:	9d21      	ldr	r5, [sp, #132]	; 0x84
    67e0:	2d00      	cmp	r5, #0
    67e2:	da14      	bge.n	680e <_dtoa_r+0x616>
    67e4:	9c08      	ldr	r4, [sp, #32]
    67e6:	2c00      	cmp	r4, #0
    67e8:	dc11      	bgt.n	680e <_dtoa_r+0x616>
    67ea:	d000      	beq.n	67ee <_dtoa_r+0x5f6>
    67ec:	e18c      	b.n	6b08 <_dtoa_r+0x910>
    67ee:	4a32      	ldr	r2, [pc, #200]	; (68b8 <_dtoa_r+0x6c0>)
    67f0:	4b32      	ldr	r3, [pc, #200]	; (68bc <_dtoa_r+0x6c4>)
    67f2:	9802      	ldr	r0, [sp, #8]
    67f4:	9903      	ldr	r1, [sp, #12]
    67f6:	f003 fd37 	bl	a268 <__aeabi_dmul>
    67fa:	9a04      	ldr	r2, [sp, #16]
    67fc:	9b05      	ldr	r3, [sp, #20]
    67fe:	f001 fe4b 	bl	8498 <__aeabi_dcmpge>
    6802:	9f08      	ldr	r7, [sp, #32]
    6804:	1c3e      	adds	r6, r7, #0
    6806:	2800      	cmp	r0, #0
    6808:	d000      	beq.n	680c <_dtoa_r+0x614>
    680a:	e17f      	b.n	6b0c <_dtoa_r+0x914>
    680c:	e187      	b.n	6b1e <_dtoa_r+0x926>
    680e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6810:	9e04      	ldr	r6, [sp, #16]
    6812:	9f05      	ldr	r7, [sp, #20]
    6814:	9a02      	ldr	r2, [sp, #8]
    6816:	9b03      	ldr	r3, [sp, #12]
    6818:	1c30      	adds	r0, r6, #0
    681a:	1c39      	adds	r1, r7, #0
    681c:	f003 f8ba 	bl	9994 <__aeabi_ddiv>
    6820:	f004 fae6 	bl	adf0 <__aeabi_d2iz>
    6824:	1c04      	adds	r4, r0, #0
    6826:	f004 fb17 	bl	ae58 <__aeabi_i2d>
    682a:	9a02      	ldr	r2, [sp, #8]
    682c:	9b03      	ldr	r3, [sp, #12]
    682e:	f003 fd1b 	bl	a268 <__aeabi_dmul>
    6832:	1c02      	adds	r2, r0, #0
    6834:	1c0b      	adds	r3, r1, #0
    6836:	1c30      	adds	r0, r6, #0
    6838:	1c39      	adds	r1, r7, #0
    683a:	f003 ffa5 	bl	a788 <__aeabi_dsub>
    683e:	3501      	adds	r5, #1
    6840:	1c02      	adds	r2, r0, #0
    6842:	1c20      	adds	r0, r4, #0
    6844:	3030      	adds	r0, #48	; 0x30
    6846:	1c0b      	adds	r3, r1, #0
    6848:	1e69      	subs	r1, r5, #1
    684a:	7008      	strb	r0, [r1, #0]
    684c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    684e:	1a29      	subs	r1, r5, r0
    6850:	9808      	ldr	r0, [sp, #32]
    6852:	4281      	cmp	r1, r0
    6854:	d148      	bne.n	68e8 <_dtoa_r+0x6f0>
    6856:	1c10      	adds	r0, r2, #0
    6858:	1c19      	adds	r1, r3, #0
    685a:	f002 fd79 	bl	9350 <__aeabi_dadd>
    685e:	9a02      	ldr	r2, [sp, #8]
    6860:	9b03      	ldr	r3, [sp, #12]
    6862:	1c06      	adds	r6, r0, #0
    6864:	1c0f      	adds	r7, r1, #0
    6866:	f001 fe0d 	bl	8484 <__aeabi_dcmpgt>
    686a:	2800      	cmp	r0, #0
    686c:	d10d      	bne.n	688a <_dtoa_r+0x692>
    686e:	1c30      	adds	r0, r6, #0
    6870:	1c39      	adds	r1, r7, #0
    6872:	9a02      	ldr	r2, [sp, #8]
    6874:	9b03      	ldr	r3, [sp, #12]
    6876:	f001 fdeb 	bl	8450 <__aeabi_dcmpeq>
    687a:	2800      	cmp	r0, #0
    687c:	d100      	bne.n	6880 <_dtoa_r+0x688>
    687e:	e27f      	b.n	6d80 <_dtoa_r+0xb88>
    6880:	07e1      	lsls	r1, r4, #31
    6882:	d402      	bmi.n	688a <_dtoa_r+0x692>
    6884:	e27c      	b.n	6d80 <_dtoa_r+0xb88>
    6886:	9c11      	ldr	r4, [sp, #68]	; 0x44
    6888:	9406      	str	r4, [sp, #24]
    688a:	1e6b      	subs	r3, r5, #1
    688c:	781a      	ldrb	r2, [r3, #0]
    688e:	2a39      	cmp	r2, #57	; 0x39
    6890:	d126      	bne.n	68e0 <_dtoa_r+0x6e8>
    6892:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6894:	42a3      	cmp	r3, r4
    6896:	d01d      	beq.n	68d4 <_dtoa_r+0x6dc>
    6898:	1c1d      	adds	r5, r3, #0
    689a:	e7f6      	b.n	688a <_dtoa_r+0x692>
    689c:	46c0      	nop			; (mov r8, r8)
    689e:	46c0      	nop			; (mov r8, r8)
    68a0:	00000000 	.word	0x00000000
    68a4:	3ff00000 	.word	0x3ff00000
    68a8:	00000000 	.word	0x00000000
    68ac:	40240000 	.word	0x40240000
    68b0:	00000000 	.word	0x00000000
    68b4:	401c0000 	.word	0x401c0000
    68b8:	00000000 	.word	0x00000000
    68bc:	40140000 	.word	0x40140000
    68c0:	00000000 	.word	0x00000000
    68c4:	3fe00000 	.word	0x3fe00000
    68c8:	0000ba40 	.word	0x0000ba40
    68cc:	0000bb08 	.word	0x0000bb08
    68d0:	fcc00000 	.word	0xfcc00000
    68d4:	9c06      	ldr	r4, [sp, #24]
    68d6:	2230      	movs	r2, #48	; 0x30
    68d8:	3401      	adds	r4, #1
    68da:	9406      	str	r4, [sp, #24]
    68dc:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    68de:	7022      	strb	r2, [r4, #0]
    68e0:	781a      	ldrb	r2, [r3, #0]
    68e2:	3201      	adds	r2, #1
    68e4:	701a      	strb	r2, [r3, #0]
    68e6:	e24b      	b.n	6d80 <_dtoa_r+0xb88>
    68e8:	1c10      	adds	r0, r2, #0
    68ea:	1c19      	adds	r1, r3, #0
    68ec:	4bc9      	ldr	r3, [pc, #804]	; (6c14 <_dtoa_r+0xa1c>)
    68ee:	4ac8      	ldr	r2, [pc, #800]	; (6c10 <_dtoa_r+0xa18>)
    68f0:	f003 fcba 	bl	a268 <__aeabi_dmul>
    68f4:	4ac8      	ldr	r2, [pc, #800]	; (6c18 <_dtoa_r+0xa20>)
    68f6:	4bc9      	ldr	r3, [pc, #804]	; (6c1c <_dtoa_r+0xa24>)
    68f8:	1c06      	adds	r6, r0, #0
    68fa:	1c0f      	adds	r7, r1, #0
    68fc:	f001 fda8 	bl	8450 <__aeabi_dcmpeq>
    6900:	2800      	cmp	r0, #0
    6902:	d100      	bne.n	6906 <_dtoa_r+0x70e>
    6904:	e786      	b.n	6814 <_dtoa_r+0x61c>
    6906:	e23b      	b.n	6d80 <_dtoa_r+0xb88>
    6908:	9d10      	ldr	r5, [sp, #64]	; 0x40
    690a:	2d00      	cmp	r5, #0
    690c:	d031      	beq.n	6972 <_dtoa_r+0x77a>
    690e:	9c20      	ldr	r4, [sp, #128]	; 0x80
    6910:	2c01      	cmp	r4, #1
    6912:	dc0b      	bgt.n	692c <_dtoa_r+0x734>
    6914:	9d16      	ldr	r5, [sp, #88]	; 0x58
    6916:	2d00      	cmp	r5, #0
    6918:	d002      	beq.n	6920 <_dtoa_r+0x728>
    691a:	48c1      	ldr	r0, [pc, #772]	; (6c20 <_dtoa_r+0xa28>)
    691c:	181b      	adds	r3, r3, r0
    691e:	e002      	b.n	6926 <_dtoa_r+0x72e>
    6920:	9918      	ldr	r1, [sp, #96]	; 0x60
    6922:	2336      	movs	r3, #54	; 0x36
    6924:	1a5b      	subs	r3, r3, r1
    6926:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    6928:	9c02      	ldr	r4, [sp, #8]
    692a:	e016      	b.n	695a <_dtoa_r+0x762>
    692c:	9d08      	ldr	r5, [sp, #32]
    692e:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    6930:	3d01      	subs	r5, #1
    6932:	42ac      	cmp	r4, r5
    6934:	db01      	blt.n	693a <_dtoa_r+0x742>
    6936:	1b65      	subs	r5, r4, r5
    6938:	e006      	b.n	6948 <_dtoa_r+0x750>
    693a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    693c:	950d      	str	r5, [sp, #52]	; 0x34
    693e:	1b2b      	subs	r3, r5, r4
    6940:	9c12      	ldr	r4, [sp, #72]	; 0x48
    6942:	2500      	movs	r5, #0
    6944:	18e4      	adds	r4, r4, r3
    6946:	9412      	str	r4, [sp, #72]	; 0x48
    6948:	9c08      	ldr	r4, [sp, #32]
    694a:	2c00      	cmp	r4, #0
    694c:	da03      	bge.n	6956 <_dtoa_r+0x75e>
    694e:	9802      	ldr	r0, [sp, #8]
    6950:	2300      	movs	r3, #0
    6952:	1b04      	subs	r4, r0, r4
    6954:	e001      	b.n	695a <_dtoa_r+0x762>
    6956:	9c02      	ldr	r4, [sp, #8]
    6958:	9b08      	ldr	r3, [sp, #32]
    695a:	9902      	ldr	r1, [sp, #8]
    695c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    695e:	18c9      	adds	r1, r1, r3
    6960:	9102      	str	r1, [sp, #8]
    6962:	18d2      	adds	r2, r2, r3
    6964:	9807      	ldr	r0, [sp, #28]
    6966:	2101      	movs	r1, #1
    6968:	9209      	str	r2, [sp, #36]	; 0x24
    696a:	f001 f830 	bl	79ce <__i2b>
    696e:	1c06      	adds	r6, r0, #0
    6970:	e002      	b.n	6978 <_dtoa_r+0x780>
    6972:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    6974:	9c02      	ldr	r4, [sp, #8]
    6976:	9e10      	ldr	r6, [sp, #64]	; 0x40
    6978:	2c00      	cmp	r4, #0
    697a:	d00c      	beq.n	6996 <_dtoa_r+0x79e>
    697c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    697e:	2b00      	cmp	r3, #0
    6980:	dd09      	ble.n	6996 <_dtoa_r+0x79e>
    6982:	42a3      	cmp	r3, r4
    6984:	dd00      	ble.n	6988 <_dtoa_r+0x790>
    6986:	1c23      	adds	r3, r4, #0
    6988:	9802      	ldr	r0, [sp, #8]
    698a:	9909      	ldr	r1, [sp, #36]	; 0x24
    698c:	1ac0      	subs	r0, r0, r3
    698e:	1ac9      	subs	r1, r1, r3
    6990:	9002      	str	r0, [sp, #8]
    6992:	1ae4      	subs	r4, r4, r3
    6994:	9109      	str	r1, [sp, #36]	; 0x24
    6996:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    6998:	2a00      	cmp	r2, #0
    699a:	dd21      	ble.n	69e0 <_dtoa_r+0x7e8>
    699c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    699e:	2b00      	cmp	r3, #0
    69a0:	d018      	beq.n	69d4 <_dtoa_r+0x7dc>
    69a2:	2d00      	cmp	r5, #0
    69a4:	dd10      	ble.n	69c8 <_dtoa_r+0x7d0>
    69a6:	1c31      	adds	r1, r6, #0
    69a8:	1c2a      	adds	r2, r5, #0
    69aa:	9807      	ldr	r0, [sp, #28]
    69ac:	f001 f8a8 	bl	7b00 <__pow5mult>
    69b0:	1c06      	adds	r6, r0, #0
    69b2:	1c31      	adds	r1, r6, #0
    69b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    69b6:	9807      	ldr	r0, [sp, #28]
    69b8:	f001 f812 	bl	79e0 <__multiply>
    69bc:	990a      	ldr	r1, [sp, #40]	; 0x28
    69be:	1c07      	adds	r7, r0, #0
    69c0:	9807      	ldr	r0, [sp, #28]
    69c2:	f000 ff24 	bl	780e <_Bfree>
    69c6:	970a      	str	r7, [sp, #40]	; 0x28
    69c8:	980d      	ldr	r0, [sp, #52]	; 0x34
    69ca:	1b42      	subs	r2, r0, r5
    69cc:	d008      	beq.n	69e0 <_dtoa_r+0x7e8>
    69ce:	9807      	ldr	r0, [sp, #28]
    69d0:	990a      	ldr	r1, [sp, #40]	; 0x28
    69d2:	e002      	b.n	69da <_dtoa_r+0x7e2>
    69d4:	9807      	ldr	r0, [sp, #28]
    69d6:	990a      	ldr	r1, [sp, #40]	; 0x28
    69d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    69da:	f001 f891 	bl	7b00 <__pow5mult>
    69de:	900a      	str	r0, [sp, #40]	; 0x28
    69e0:	9807      	ldr	r0, [sp, #28]
    69e2:	2101      	movs	r1, #1
    69e4:	f000 fff3 	bl	79ce <__i2b>
    69e8:	9d12      	ldr	r5, [sp, #72]	; 0x48
    69ea:	1c07      	adds	r7, r0, #0
    69ec:	2d00      	cmp	r5, #0
    69ee:	dd05      	ble.n	69fc <_dtoa_r+0x804>
    69f0:	1c39      	adds	r1, r7, #0
    69f2:	9807      	ldr	r0, [sp, #28]
    69f4:	1c2a      	adds	r2, r5, #0
    69f6:	f001 f883 	bl	7b00 <__pow5mult>
    69fa:	1c07      	adds	r7, r0, #0
    69fc:	9820      	ldr	r0, [sp, #128]	; 0x80
    69fe:	2500      	movs	r5, #0
    6a00:	2801      	cmp	r0, #1
    6a02:	dc10      	bgt.n	6a26 <_dtoa_r+0x82e>
    6a04:	9904      	ldr	r1, [sp, #16]
    6a06:	42a9      	cmp	r1, r5
    6a08:	d10d      	bne.n	6a26 <_dtoa_r+0x82e>
    6a0a:	9a05      	ldr	r2, [sp, #20]
    6a0c:	0313      	lsls	r3, r2, #12
    6a0e:	42ab      	cmp	r3, r5
    6a10:	d109      	bne.n	6a26 <_dtoa_r+0x82e>
    6a12:	4b84      	ldr	r3, [pc, #528]	; (6c24 <_dtoa_r+0xa2c>)
    6a14:	4213      	tst	r3, r2
    6a16:	d006      	beq.n	6a26 <_dtoa_r+0x82e>
    6a18:	9d02      	ldr	r5, [sp, #8]
    6a1a:	3501      	adds	r5, #1
    6a1c:	9502      	str	r5, [sp, #8]
    6a1e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6a20:	3501      	adds	r5, #1
    6a22:	9509      	str	r5, [sp, #36]	; 0x24
    6a24:	2501      	movs	r5, #1
    6a26:	9912      	ldr	r1, [sp, #72]	; 0x48
    6a28:	2001      	movs	r0, #1
    6a2a:	2900      	cmp	r1, #0
    6a2c:	d008      	beq.n	6a40 <_dtoa_r+0x848>
    6a2e:	693b      	ldr	r3, [r7, #16]
    6a30:	3303      	adds	r3, #3
    6a32:	009b      	lsls	r3, r3, #2
    6a34:	18fb      	adds	r3, r7, r3
    6a36:	6858      	ldr	r0, [r3, #4]
    6a38:	f000 ff80 	bl	793c <__hi0bits>
    6a3c:	2320      	movs	r3, #32
    6a3e:	1a18      	subs	r0, r3, r0
    6a40:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6a42:	231f      	movs	r3, #31
    6a44:	1880      	adds	r0, r0, r2
    6a46:	4018      	ands	r0, r3
    6a48:	d00d      	beq.n	6a66 <_dtoa_r+0x86e>
    6a4a:	2320      	movs	r3, #32
    6a4c:	1a1b      	subs	r3, r3, r0
    6a4e:	2b04      	cmp	r3, #4
    6a50:	dd06      	ble.n	6a60 <_dtoa_r+0x868>
    6a52:	231c      	movs	r3, #28
    6a54:	1a18      	subs	r0, r3, r0
    6a56:	9b02      	ldr	r3, [sp, #8]
    6a58:	1824      	adds	r4, r4, r0
    6a5a:	181b      	adds	r3, r3, r0
    6a5c:	9302      	str	r3, [sp, #8]
    6a5e:	e008      	b.n	6a72 <_dtoa_r+0x87a>
    6a60:	2b04      	cmp	r3, #4
    6a62:	d008      	beq.n	6a76 <_dtoa_r+0x87e>
    6a64:	1c18      	adds	r0, r3, #0
    6a66:	9902      	ldr	r1, [sp, #8]
    6a68:	301c      	adds	r0, #28
    6a6a:	1809      	adds	r1, r1, r0
    6a6c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6a6e:	9102      	str	r1, [sp, #8]
    6a70:	1824      	adds	r4, r4, r0
    6a72:	1812      	adds	r2, r2, r0
    6a74:	9209      	str	r2, [sp, #36]	; 0x24
    6a76:	9b02      	ldr	r3, [sp, #8]
    6a78:	2b00      	cmp	r3, #0
    6a7a:	dd05      	ble.n	6a88 <_dtoa_r+0x890>
    6a7c:	9807      	ldr	r0, [sp, #28]
    6a7e:	990a      	ldr	r1, [sp, #40]	; 0x28
    6a80:	1c1a      	adds	r2, r3, #0
    6a82:	f001 f88f 	bl	7ba4 <__lshift>
    6a86:	900a      	str	r0, [sp, #40]	; 0x28
    6a88:	9809      	ldr	r0, [sp, #36]	; 0x24
    6a8a:	2800      	cmp	r0, #0
    6a8c:	dd05      	ble.n	6a9a <_dtoa_r+0x8a2>
    6a8e:	1c39      	adds	r1, r7, #0
    6a90:	9807      	ldr	r0, [sp, #28]
    6a92:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6a94:	f001 f886 	bl	7ba4 <__lshift>
    6a98:	1c07      	adds	r7, r0, #0
    6a9a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    6a9c:	2900      	cmp	r1, #0
    6a9e:	d01b      	beq.n	6ad8 <_dtoa_r+0x8e0>
    6aa0:	980a      	ldr	r0, [sp, #40]	; 0x28
    6aa2:	1c39      	adds	r1, r7, #0
    6aa4:	f001 f8d0 	bl	7c48 <__mcmp>
    6aa8:	2800      	cmp	r0, #0
    6aaa:	da15      	bge.n	6ad8 <_dtoa_r+0x8e0>
    6aac:	9a06      	ldr	r2, [sp, #24]
    6aae:	2300      	movs	r3, #0
    6ab0:	3a01      	subs	r2, #1
    6ab2:	9206      	str	r2, [sp, #24]
    6ab4:	9807      	ldr	r0, [sp, #28]
    6ab6:	990a      	ldr	r1, [sp, #40]	; 0x28
    6ab8:	220a      	movs	r2, #10
    6aba:	f000 fec1 	bl	7840 <__multadd>
    6abe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6ac0:	900a      	str	r0, [sp, #40]	; 0x28
    6ac2:	9810      	ldr	r0, [sp, #64]	; 0x40
    6ac4:	9308      	str	r3, [sp, #32]
    6ac6:	2800      	cmp	r0, #0
    6ac8:	d006      	beq.n	6ad8 <_dtoa_r+0x8e0>
    6aca:	1c31      	adds	r1, r6, #0
    6acc:	9807      	ldr	r0, [sp, #28]
    6ace:	220a      	movs	r2, #10
    6ad0:	2300      	movs	r3, #0
    6ad2:	f000 feb5 	bl	7840 <__multadd>
    6ad6:	1c06      	adds	r6, r0, #0
    6ad8:	9908      	ldr	r1, [sp, #32]
    6ada:	2900      	cmp	r1, #0
    6adc:	dc2a      	bgt.n	6b34 <_dtoa_r+0x93c>
    6ade:	9a20      	ldr	r2, [sp, #128]	; 0x80
    6ae0:	2a02      	cmp	r2, #2
    6ae2:	dd27      	ble.n	6b34 <_dtoa_r+0x93c>
    6ae4:	2900      	cmp	r1, #0
    6ae6:	d111      	bne.n	6b0c <_dtoa_r+0x914>
    6ae8:	1c39      	adds	r1, r7, #0
    6aea:	9807      	ldr	r0, [sp, #28]
    6aec:	2205      	movs	r2, #5
    6aee:	9b08      	ldr	r3, [sp, #32]
    6af0:	f000 fea6 	bl	7840 <__multadd>
    6af4:	1c07      	adds	r7, r0, #0
    6af6:	1c39      	adds	r1, r7, #0
    6af8:	980a      	ldr	r0, [sp, #40]	; 0x28
    6afa:	f001 f8a5 	bl	7c48 <__mcmp>
    6afe:	2800      	cmp	r0, #0
    6b00:	dc0d      	bgt.n	6b1e <_dtoa_r+0x926>
    6b02:	e003      	b.n	6b0c <_dtoa_r+0x914>
    6b04:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    6b06:	e000      	b.n	6b0a <_dtoa_r+0x912>
    6b08:	2700      	movs	r7, #0
    6b0a:	1c3e      	adds	r6, r7, #0
    6b0c:	9c21      	ldr	r4, [sp, #132]	; 0x84
    6b0e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6b10:	43e4      	mvns	r4, r4
    6b12:	9406      	str	r4, [sp, #24]
    6b14:	e00b      	b.n	6b2e <_dtoa_r+0x936>
    6b16:	9d11      	ldr	r5, [sp, #68]	; 0x44
    6b18:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    6b1a:	9506      	str	r5, [sp, #24]
    6b1c:	1c3e      	adds	r6, r7, #0
    6b1e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6b20:	2331      	movs	r3, #49	; 0x31
    6b22:	7023      	strb	r3, [r4, #0]
    6b24:	9c06      	ldr	r4, [sp, #24]
    6b26:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6b28:	3401      	adds	r4, #1
    6b2a:	3501      	adds	r5, #1
    6b2c:	9406      	str	r4, [sp, #24]
    6b2e:	9602      	str	r6, [sp, #8]
    6b30:	2600      	movs	r6, #0
    6b32:	e10f      	b.n	6d54 <_dtoa_r+0xb5c>
    6b34:	9810      	ldr	r0, [sp, #64]	; 0x40
    6b36:	2800      	cmp	r0, #0
    6b38:	d100      	bne.n	6b3c <_dtoa_r+0x944>
    6b3a:	e0c5      	b.n	6cc8 <_dtoa_r+0xad0>
    6b3c:	2c00      	cmp	r4, #0
    6b3e:	dd05      	ble.n	6b4c <_dtoa_r+0x954>
    6b40:	1c31      	adds	r1, r6, #0
    6b42:	9807      	ldr	r0, [sp, #28]
    6b44:	1c22      	adds	r2, r4, #0
    6b46:	f001 f82d 	bl	7ba4 <__lshift>
    6b4a:	1c06      	adds	r6, r0, #0
    6b4c:	9602      	str	r6, [sp, #8]
    6b4e:	2d00      	cmp	r5, #0
    6b50:	d012      	beq.n	6b78 <_dtoa_r+0x980>
    6b52:	6871      	ldr	r1, [r6, #4]
    6b54:	9807      	ldr	r0, [sp, #28]
    6b56:	f000 fe22 	bl	779e <_Balloc>
    6b5a:	6932      	ldr	r2, [r6, #16]
    6b5c:	1c31      	adds	r1, r6, #0
    6b5e:	3202      	adds	r2, #2
    6b60:	1c04      	adds	r4, r0, #0
    6b62:	0092      	lsls	r2, r2, #2
    6b64:	310c      	adds	r1, #12
    6b66:	300c      	adds	r0, #12
    6b68:	f7fd fc86 	bl	4478 <memcpy>
    6b6c:	9807      	ldr	r0, [sp, #28]
    6b6e:	1c21      	adds	r1, r4, #0
    6b70:	2201      	movs	r2, #1
    6b72:	f001 f817 	bl	7ba4 <__lshift>
    6b76:	9002      	str	r0, [sp, #8]
    6b78:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6b7a:	9d08      	ldr	r5, [sp, #32]
    6b7c:	1c23      	adds	r3, r4, #0
    6b7e:	3b01      	subs	r3, #1
    6b80:	195b      	adds	r3, r3, r5
    6b82:	9409      	str	r4, [sp, #36]	; 0x24
    6b84:	9310      	str	r3, [sp, #64]	; 0x40
    6b86:	1c39      	adds	r1, r7, #0
    6b88:	980a      	ldr	r0, [sp, #40]	; 0x28
    6b8a:	f7ff faa9 	bl	60e0 <quorem>
    6b8e:	1c31      	adds	r1, r6, #0
    6b90:	900d      	str	r0, [sp, #52]	; 0x34
    6b92:	1c04      	adds	r4, r0, #0
    6b94:	980a      	ldr	r0, [sp, #40]	; 0x28
    6b96:	f001 f857 	bl	7c48 <__mcmp>
    6b9a:	1c39      	adds	r1, r7, #0
    6b9c:	900c      	str	r0, [sp, #48]	; 0x30
    6b9e:	9a02      	ldr	r2, [sp, #8]
    6ba0:	9807      	ldr	r0, [sp, #28]
    6ba2:	f001 f86c 	bl	7c7e <__mdiff>
    6ba6:	1c05      	adds	r5, r0, #0
    6ba8:	68c0      	ldr	r0, [r0, #12]
    6baa:	3430      	adds	r4, #48	; 0x30
    6bac:	2800      	cmp	r0, #0
    6bae:	d105      	bne.n	6bbc <_dtoa_r+0x9c4>
    6bb0:	980a      	ldr	r0, [sp, #40]	; 0x28
    6bb2:	1c29      	adds	r1, r5, #0
    6bb4:	f001 f848 	bl	7c48 <__mcmp>
    6bb8:	9008      	str	r0, [sp, #32]
    6bba:	e001      	b.n	6bc0 <_dtoa_r+0x9c8>
    6bbc:	2101      	movs	r1, #1
    6bbe:	9108      	str	r1, [sp, #32]
    6bc0:	1c29      	adds	r1, r5, #0
    6bc2:	9807      	ldr	r0, [sp, #28]
    6bc4:	f000 fe23 	bl	780e <_Bfree>
    6bc8:	9b08      	ldr	r3, [sp, #32]
    6bca:	9d20      	ldr	r5, [sp, #128]	; 0x80
    6bcc:	432b      	orrs	r3, r5
    6bce:	d10d      	bne.n	6bec <_dtoa_r+0x9f4>
    6bd0:	9804      	ldr	r0, [sp, #16]
    6bd2:	2301      	movs	r3, #1
    6bd4:	4203      	tst	r3, r0
    6bd6:	d109      	bne.n	6bec <_dtoa_r+0x9f4>
    6bd8:	2c39      	cmp	r4, #57	; 0x39
    6bda:	d044      	beq.n	6c66 <_dtoa_r+0xa6e>
    6bdc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6bde:	2d00      	cmp	r5, #0
    6be0:	dd01      	ble.n	6be6 <_dtoa_r+0x9ee>
    6be2:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    6be4:	3431      	adds	r4, #49	; 0x31
    6be6:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6be8:	3501      	adds	r5, #1
    6bea:	e044      	b.n	6c76 <_dtoa_r+0xa7e>
    6bec:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6bee:	2d00      	cmp	r5, #0
    6bf0:	da03      	bge.n	6bfa <_dtoa_r+0xa02>
    6bf2:	9d08      	ldr	r5, [sp, #32]
    6bf4:	2d00      	cmp	r5, #0
    6bf6:	dc17      	bgt.n	6c28 <_dtoa_r+0xa30>
    6bf8:	e028      	b.n	6c4c <_dtoa_r+0xa54>
    6bfa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6bfc:	9d20      	ldr	r5, [sp, #128]	; 0x80
    6bfe:	432b      	orrs	r3, r5
    6c00:	d129      	bne.n	6c56 <_dtoa_r+0xa5e>
    6c02:	9804      	ldr	r0, [sp, #16]
    6c04:	2301      	movs	r3, #1
    6c06:	4203      	tst	r3, r0
    6c08:	d125      	bne.n	6c56 <_dtoa_r+0xa5e>
    6c0a:	e7f2      	b.n	6bf2 <_dtoa_r+0x9fa>
    6c0c:	46c0      	nop			; (mov r8, r8)
    6c0e:	46c0      	nop			; (mov r8, r8)
    6c10:	00000000 	.word	0x00000000
    6c14:	40240000 	.word	0x40240000
	...
    6c20:	00000433 	.word	0x00000433
    6c24:	7ff00000 	.word	0x7ff00000
    6c28:	990a      	ldr	r1, [sp, #40]	; 0x28
    6c2a:	9807      	ldr	r0, [sp, #28]
    6c2c:	2201      	movs	r2, #1
    6c2e:	f000 ffb9 	bl	7ba4 <__lshift>
    6c32:	1c39      	adds	r1, r7, #0
    6c34:	900a      	str	r0, [sp, #40]	; 0x28
    6c36:	f001 f807 	bl	7c48 <__mcmp>
    6c3a:	2800      	cmp	r0, #0
    6c3c:	dc02      	bgt.n	6c44 <_dtoa_r+0xa4c>
    6c3e:	d105      	bne.n	6c4c <_dtoa_r+0xa54>
    6c40:	07e1      	lsls	r1, r4, #31
    6c42:	d503      	bpl.n	6c4c <_dtoa_r+0xa54>
    6c44:	2c39      	cmp	r4, #57	; 0x39
    6c46:	d00e      	beq.n	6c66 <_dtoa_r+0xa6e>
    6c48:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    6c4a:	3431      	adds	r4, #49	; 0x31
    6c4c:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6c4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6c50:	3501      	adds	r5, #1
    6c52:	7014      	strb	r4, [r2, #0]
    6c54:	e07e      	b.n	6d54 <_dtoa_r+0xb5c>
    6c56:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6c58:	3501      	adds	r5, #1
    6c5a:	950c      	str	r5, [sp, #48]	; 0x30
    6c5c:	9d08      	ldr	r5, [sp, #32]
    6c5e:	2d00      	cmp	r5, #0
    6c60:	dd0c      	ble.n	6c7c <_dtoa_r+0xa84>
    6c62:	2c39      	cmp	r4, #57	; 0x39
    6c64:	d105      	bne.n	6c72 <_dtoa_r+0xa7a>
    6c66:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6c68:	9c09      	ldr	r4, [sp, #36]	; 0x24
    6c6a:	2339      	movs	r3, #57	; 0x39
    6c6c:	3501      	adds	r5, #1
    6c6e:	7023      	strb	r3, [r4, #0]
    6c70:	e05b      	b.n	6d2a <_dtoa_r+0xb32>
    6c72:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6c74:	3401      	adds	r4, #1
    6c76:	9809      	ldr	r0, [sp, #36]	; 0x24
    6c78:	7004      	strb	r4, [r0, #0]
    6c7a:	e06b      	b.n	6d54 <_dtoa_r+0xb5c>
    6c7c:	9909      	ldr	r1, [sp, #36]	; 0x24
    6c7e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6c80:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6c82:	700c      	strb	r4, [r1, #0]
    6c84:	4291      	cmp	r1, r2
    6c86:	d03d      	beq.n	6d04 <_dtoa_r+0xb0c>
    6c88:	990a      	ldr	r1, [sp, #40]	; 0x28
    6c8a:	220a      	movs	r2, #10
    6c8c:	2300      	movs	r3, #0
    6c8e:	9807      	ldr	r0, [sp, #28]
    6c90:	f000 fdd6 	bl	7840 <__multadd>
    6c94:	9c02      	ldr	r4, [sp, #8]
    6c96:	900a      	str	r0, [sp, #40]	; 0x28
    6c98:	1c31      	adds	r1, r6, #0
    6c9a:	9807      	ldr	r0, [sp, #28]
    6c9c:	220a      	movs	r2, #10
    6c9e:	2300      	movs	r3, #0
    6ca0:	42a6      	cmp	r6, r4
    6ca2:	d104      	bne.n	6cae <_dtoa_r+0xab6>
    6ca4:	f000 fdcc 	bl	7840 <__multadd>
    6ca8:	1c06      	adds	r6, r0, #0
    6caa:	9002      	str	r0, [sp, #8]
    6cac:	e009      	b.n	6cc2 <_dtoa_r+0xaca>
    6cae:	f000 fdc7 	bl	7840 <__multadd>
    6cb2:	9902      	ldr	r1, [sp, #8]
    6cb4:	1c06      	adds	r6, r0, #0
    6cb6:	220a      	movs	r2, #10
    6cb8:	9807      	ldr	r0, [sp, #28]
    6cba:	2300      	movs	r3, #0
    6cbc:	f000 fdc0 	bl	7840 <__multadd>
    6cc0:	9002      	str	r0, [sp, #8]
    6cc2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6cc4:	9509      	str	r5, [sp, #36]	; 0x24
    6cc6:	e75e      	b.n	6b86 <_dtoa_r+0x98e>
    6cc8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6cca:	1c39      	adds	r1, r7, #0
    6ccc:	980a      	ldr	r0, [sp, #40]	; 0x28
    6cce:	f7ff fa07 	bl	60e0 <quorem>
    6cd2:	1c04      	adds	r4, r0, #0
    6cd4:	3430      	adds	r4, #48	; 0x30
    6cd6:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6cd8:	9908      	ldr	r1, [sp, #32]
    6cda:	702c      	strb	r4, [r5, #0]
    6cdc:	3501      	adds	r5, #1
    6cde:	1a2b      	subs	r3, r5, r0
    6ce0:	428b      	cmp	r3, r1
    6ce2:	db07      	blt.n	6cf4 <_dtoa_r+0xafc>
    6ce4:	1e0b      	subs	r3, r1, #0
    6ce6:	dc00      	bgt.n	6cea <_dtoa_r+0xaf2>
    6ce8:	2301      	movs	r3, #1
    6cea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6cec:	9602      	str	r6, [sp, #8]
    6cee:	18d5      	adds	r5, r2, r3
    6cf0:	2600      	movs	r6, #0
    6cf2:	e007      	b.n	6d04 <_dtoa_r+0xb0c>
    6cf4:	9807      	ldr	r0, [sp, #28]
    6cf6:	990a      	ldr	r1, [sp, #40]	; 0x28
    6cf8:	220a      	movs	r2, #10
    6cfa:	2300      	movs	r3, #0
    6cfc:	f000 fda0 	bl	7840 <__multadd>
    6d00:	900a      	str	r0, [sp, #40]	; 0x28
    6d02:	e7e2      	b.n	6cca <_dtoa_r+0xad2>
    6d04:	990a      	ldr	r1, [sp, #40]	; 0x28
    6d06:	9807      	ldr	r0, [sp, #28]
    6d08:	2201      	movs	r2, #1
    6d0a:	f000 ff4b 	bl	7ba4 <__lshift>
    6d0e:	1c39      	adds	r1, r7, #0
    6d10:	900a      	str	r0, [sp, #40]	; 0x28
    6d12:	f000 ff99 	bl	7c48 <__mcmp>
    6d16:	2800      	cmp	r0, #0
    6d18:	dc07      	bgt.n	6d2a <_dtoa_r+0xb32>
    6d1a:	d115      	bne.n	6d48 <_dtoa_r+0xb50>
    6d1c:	07e3      	lsls	r3, r4, #31
    6d1e:	d404      	bmi.n	6d2a <_dtoa_r+0xb32>
    6d20:	e012      	b.n	6d48 <_dtoa_r+0xb50>
    6d22:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6d24:	42a3      	cmp	r3, r4
    6d26:	d005      	beq.n	6d34 <_dtoa_r+0xb3c>
    6d28:	1c1d      	adds	r5, r3, #0
    6d2a:	1e6b      	subs	r3, r5, #1
    6d2c:	781a      	ldrb	r2, [r3, #0]
    6d2e:	2a39      	cmp	r2, #57	; 0x39
    6d30:	d0f7      	beq.n	6d22 <_dtoa_r+0xb2a>
    6d32:	e006      	b.n	6d42 <_dtoa_r+0xb4a>
    6d34:	9c06      	ldr	r4, [sp, #24]
    6d36:	2331      	movs	r3, #49	; 0x31
    6d38:	3401      	adds	r4, #1
    6d3a:	9406      	str	r4, [sp, #24]
    6d3c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6d3e:	7023      	strb	r3, [r4, #0]
    6d40:	e008      	b.n	6d54 <_dtoa_r+0xb5c>
    6d42:	3201      	adds	r2, #1
    6d44:	701a      	strb	r2, [r3, #0]
    6d46:	e005      	b.n	6d54 <_dtoa_r+0xb5c>
    6d48:	1e6b      	subs	r3, r5, #1
    6d4a:	781a      	ldrb	r2, [r3, #0]
    6d4c:	2a30      	cmp	r2, #48	; 0x30
    6d4e:	d101      	bne.n	6d54 <_dtoa_r+0xb5c>
    6d50:	1c1d      	adds	r5, r3, #0
    6d52:	e7f9      	b.n	6d48 <_dtoa_r+0xb50>
    6d54:	9807      	ldr	r0, [sp, #28]
    6d56:	1c39      	adds	r1, r7, #0
    6d58:	f000 fd59 	bl	780e <_Bfree>
    6d5c:	9c02      	ldr	r4, [sp, #8]
    6d5e:	2c00      	cmp	r4, #0
    6d60:	d00e      	beq.n	6d80 <_dtoa_r+0xb88>
    6d62:	2e00      	cmp	r6, #0
    6d64:	d005      	beq.n	6d72 <_dtoa_r+0xb7a>
    6d66:	42a6      	cmp	r6, r4
    6d68:	d003      	beq.n	6d72 <_dtoa_r+0xb7a>
    6d6a:	9807      	ldr	r0, [sp, #28]
    6d6c:	1c31      	adds	r1, r6, #0
    6d6e:	f000 fd4e 	bl	780e <_Bfree>
    6d72:	9807      	ldr	r0, [sp, #28]
    6d74:	9902      	ldr	r1, [sp, #8]
    6d76:	f000 fd4a 	bl	780e <_Bfree>
    6d7a:	e001      	b.n	6d80 <_dtoa_r+0xb88>
    6d7c:	9c11      	ldr	r4, [sp, #68]	; 0x44
    6d7e:	9406      	str	r4, [sp, #24]
    6d80:	9807      	ldr	r0, [sp, #28]
    6d82:	990a      	ldr	r1, [sp, #40]	; 0x28
    6d84:	f000 fd43 	bl	780e <_Bfree>
    6d88:	2300      	movs	r3, #0
    6d8a:	702b      	strb	r3, [r5, #0]
    6d8c:	9b06      	ldr	r3, [sp, #24]
    6d8e:	9c22      	ldr	r4, [sp, #136]	; 0x88
    6d90:	3301      	adds	r3, #1
    6d92:	6023      	str	r3, [r4, #0]
    6d94:	9c24      	ldr	r4, [sp, #144]	; 0x90
    6d96:	2c00      	cmp	r4, #0
    6d98:	d003      	beq.n	6da2 <_dtoa_r+0xbaa>
    6d9a:	6025      	str	r5, [r4, #0]
    6d9c:	e001      	b.n	6da2 <_dtoa_r+0xbaa>
    6d9e:	4802      	ldr	r0, [pc, #8]	; (6da8 <_dtoa_r+0xbb0>)
    6da0:	e000      	b.n	6da4 <_dtoa_r+0xbac>
    6da2:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6da4:	b01b      	add	sp, #108	; 0x6c
    6da6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6da8:	0000b8a1 	.word	0x0000b8a1
    6dac:	46c0      	nop			; (mov r8, r8)
    6dae:	46c0      	nop			; (mov r8, r8)

00006db0 <__sflush_r>:
    6db0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6db2:	898b      	ldrh	r3, [r1, #12]
    6db4:	1c05      	adds	r5, r0, #0
    6db6:	1c0c      	adds	r4, r1, #0
    6db8:	0719      	lsls	r1, r3, #28
    6dba:	d45e      	bmi.n	6e7a <__sflush_r+0xca>
    6dbc:	6862      	ldr	r2, [r4, #4]
    6dbe:	2a00      	cmp	r2, #0
    6dc0:	dc02      	bgt.n	6dc8 <__sflush_r+0x18>
    6dc2:	6c27      	ldr	r7, [r4, #64]	; 0x40
    6dc4:	2f00      	cmp	r7, #0
    6dc6:	dd1a      	ble.n	6dfe <__sflush_r+0x4e>
    6dc8:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    6dca:	2f00      	cmp	r7, #0
    6dcc:	d017      	beq.n	6dfe <__sflush_r+0x4e>
    6dce:	2200      	movs	r2, #0
    6dd0:	682e      	ldr	r6, [r5, #0]
    6dd2:	602a      	str	r2, [r5, #0]
    6dd4:	2280      	movs	r2, #128	; 0x80
    6dd6:	0152      	lsls	r2, r2, #5
    6dd8:	401a      	ands	r2, r3
    6dda:	d001      	beq.n	6de0 <__sflush_r+0x30>
    6ddc:	6d62      	ldr	r2, [r4, #84]	; 0x54
    6dde:	e015      	b.n	6e0c <__sflush_r+0x5c>
    6de0:	1c28      	adds	r0, r5, #0
    6de2:	6a21      	ldr	r1, [r4, #32]
    6de4:	2301      	movs	r3, #1
    6de6:	47b8      	blx	r7
    6de8:	1c02      	adds	r2, r0, #0
    6dea:	1c41      	adds	r1, r0, #1
    6dec:	d10e      	bne.n	6e0c <__sflush_r+0x5c>
    6dee:	682b      	ldr	r3, [r5, #0]
    6df0:	2b00      	cmp	r3, #0
    6df2:	d00b      	beq.n	6e0c <__sflush_r+0x5c>
    6df4:	2b1d      	cmp	r3, #29
    6df6:	d001      	beq.n	6dfc <__sflush_r+0x4c>
    6df8:	2b16      	cmp	r3, #22
    6dfa:	d102      	bne.n	6e02 <__sflush_r+0x52>
    6dfc:	602e      	str	r6, [r5, #0]
    6dfe:	2000      	movs	r0, #0
    6e00:	e05e      	b.n	6ec0 <__sflush_r+0x110>
    6e02:	89a3      	ldrh	r3, [r4, #12]
    6e04:	2140      	movs	r1, #64	; 0x40
    6e06:	430b      	orrs	r3, r1
    6e08:	81a3      	strh	r3, [r4, #12]
    6e0a:	e059      	b.n	6ec0 <__sflush_r+0x110>
    6e0c:	89a3      	ldrh	r3, [r4, #12]
    6e0e:	075f      	lsls	r7, r3, #29
    6e10:	d506      	bpl.n	6e20 <__sflush_r+0x70>
    6e12:	6861      	ldr	r1, [r4, #4]
    6e14:	6b63      	ldr	r3, [r4, #52]	; 0x34
    6e16:	1a52      	subs	r2, r2, r1
    6e18:	2b00      	cmp	r3, #0
    6e1a:	d001      	beq.n	6e20 <__sflush_r+0x70>
    6e1c:	6c27      	ldr	r7, [r4, #64]	; 0x40
    6e1e:	1bd2      	subs	r2, r2, r7
    6e20:	1c28      	adds	r0, r5, #0
    6e22:	6a21      	ldr	r1, [r4, #32]
    6e24:	2300      	movs	r3, #0
    6e26:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    6e28:	47b8      	blx	r7
    6e2a:	89a2      	ldrh	r2, [r4, #12]
    6e2c:	1c41      	adds	r1, r0, #1
    6e2e:	d106      	bne.n	6e3e <__sflush_r+0x8e>
    6e30:	682b      	ldr	r3, [r5, #0]
    6e32:	2b00      	cmp	r3, #0
    6e34:	d003      	beq.n	6e3e <__sflush_r+0x8e>
    6e36:	2b1d      	cmp	r3, #29
    6e38:	d001      	beq.n	6e3e <__sflush_r+0x8e>
    6e3a:	2b16      	cmp	r3, #22
    6e3c:	d119      	bne.n	6e72 <__sflush_r+0xc2>
    6e3e:	2300      	movs	r3, #0
    6e40:	6063      	str	r3, [r4, #4]
    6e42:	6923      	ldr	r3, [r4, #16]
    6e44:	6023      	str	r3, [r4, #0]
    6e46:	04d7      	lsls	r7, r2, #19
    6e48:	d505      	bpl.n	6e56 <__sflush_r+0xa6>
    6e4a:	1c41      	adds	r1, r0, #1
    6e4c:	d102      	bne.n	6e54 <__sflush_r+0xa4>
    6e4e:	682a      	ldr	r2, [r5, #0]
    6e50:	2a00      	cmp	r2, #0
    6e52:	d100      	bne.n	6e56 <__sflush_r+0xa6>
    6e54:	6560      	str	r0, [r4, #84]	; 0x54
    6e56:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6e58:	602e      	str	r6, [r5, #0]
    6e5a:	2900      	cmp	r1, #0
    6e5c:	d0cf      	beq.n	6dfe <__sflush_r+0x4e>
    6e5e:	1c23      	adds	r3, r4, #0
    6e60:	3344      	adds	r3, #68	; 0x44
    6e62:	4299      	cmp	r1, r3
    6e64:	d002      	beq.n	6e6c <__sflush_r+0xbc>
    6e66:	1c28      	adds	r0, r5, #0
    6e68:	f001 f8a6 	bl	7fb8 <_free_r>
    6e6c:	2000      	movs	r0, #0
    6e6e:	6360      	str	r0, [r4, #52]	; 0x34
    6e70:	e026      	b.n	6ec0 <__sflush_r+0x110>
    6e72:	2340      	movs	r3, #64	; 0x40
    6e74:	431a      	orrs	r2, r3
    6e76:	81a2      	strh	r2, [r4, #12]
    6e78:	e022      	b.n	6ec0 <__sflush_r+0x110>
    6e7a:	6926      	ldr	r6, [r4, #16]
    6e7c:	2e00      	cmp	r6, #0
    6e7e:	d0be      	beq.n	6dfe <__sflush_r+0x4e>
    6e80:	6827      	ldr	r7, [r4, #0]
    6e82:	2200      	movs	r2, #0
    6e84:	1bbf      	subs	r7, r7, r6
    6e86:	9701      	str	r7, [sp, #4]
    6e88:	6026      	str	r6, [r4, #0]
    6e8a:	0799      	lsls	r1, r3, #30
    6e8c:	d100      	bne.n	6e90 <__sflush_r+0xe0>
    6e8e:	6962      	ldr	r2, [r4, #20]
    6e90:	60a2      	str	r2, [r4, #8]
    6e92:	9f01      	ldr	r7, [sp, #4]
    6e94:	2f00      	cmp	r7, #0
    6e96:	ddb2      	ble.n	6dfe <__sflush_r+0x4e>
    6e98:	1c28      	adds	r0, r5, #0
    6e9a:	6a21      	ldr	r1, [r4, #32]
    6e9c:	1c32      	adds	r2, r6, #0
    6e9e:	9b01      	ldr	r3, [sp, #4]
    6ea0:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    6ea2:	47b8      	blx	r7
    6ea4:	2800      	cmp	r0, #0
    6ea6:	dc06      	bgt.n	6eb6 <__sflush_r+0x106>
    6ea8:	89a3      	ldrh	r3, [r4, #12]
    6eaa:	2240      	movs	r2, #64	; 0x40
    6eac:	4313      	orrs	r3, r2
    6eae:	2001      	movs	r0, #1
    6eb0:	81a3      	strh	r3, [r4, #12]
    6eb2:	4240      	negs	r0, r0
    6eb4:	e004      	b.n	6ec0 <__sflush_r+0x110>
    6eb6:	9f01      	ldr	r7, [sp, #4]
    6eb8:	1836      	adds	r6, r6, r0
    6eba:	1a3f      	subs	r7, r7, r0
    6ebc:	9701      	str	r7, [sp, #4]
    6ebe:	e7e8      	b.n	6e92 <__sflush_r+0xe2>
    6ec0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00006ec4 <_fflush_r>:
    6ec4:	690a      	ldr	r2, [r1, #16]
    6ec6:	b538      	push	{r3, r4, r5, lr}
    6ec8:	1c05      	adds	r5, r0, #0
    6eca:	1c0c      	adds	r4, r1, #0
    6ecc:	2a00      	cmp	r2, #0
    6ece:	d101      	bne.n	6ed4 <_fflush_r+0x10>
    6ed0:	2000      	movs	r0, #0
    6ed2:	e01c      	b.n	6f0e <_fflush_r+0x4a>
    6ed4:	2800      	cmp	r0, #0
    6ed6:	d004      	beq.n	6ee2 <_fflush_r+0x1e>
    6ed8:	6983      	ldr	r3, [r0, #24]
    6eda:	2b00      	cmp	r3, #0
    6edc:	d101      	bne.n	6ee2 <_fflush_r+0x1e>
    6ede:	f000 f871 	bl	6fc4 <__sinit>
    6ee2:	4b0b      	ldr	r3, [pc, #44]	; (6f10 <_fflush_r+0x4c>)
    6ee4:	429c      	cmp	r4, r3
    6ee6:	d101      	bne.n	6eec <_fflush_r+0x28>
    6ee8:	686c      	ldr	r4, [r5, #4]
    6eea:	e008      	b.n	6efe <_fflush_r+0x3a>
    6eec:	4b09      	ldr	r3, [pc, #36]	; (6f14 <_fflush_r+0x50>)
    6eee:	429c      	cmp	r4, r3
    6ef0:	d101      	bne.n	6ef6 <_fflush_r+0x32>
    6ef2:	68ac      	ldr	r4, [r5, #8]
    6ef4:	e003      	b.n	6efe <_fflush_r+0x3a>
    6ef6:	4b08      	ldr	r3, [pc, #32]	; (6f18 <_fflush_r+0x54>)
    6ef8:	429c      	cmp	r4, r3
    6efa:	d100      	bne.n	6efe <_fflush_r+0x3a>
    6efc:	68ec      	ldr	r4, [r5, #12]
    6efe:	220c      	movs	r2, #12
    6f00:	5ea3      	ldrsh	r3, [r4, r2]
    6f02:	2b00      	cmp	r3, #0
    6f04:	d0e4      	beq.n	6ed0 <_fflush_r+0xc>
    6f06:	1c28      	adds	r0, r5, #0
    6f08:	1c21      	adds	r1, r4, #0
    6f0a:	f7ff ff51 	bl	6db0 <__sflush_r>
    6f0e:	bd38      	pop	{r3, r4, r5, pc}
    6f10:	0000b9d4 	.word	0x0000b9d4
    6f14:	0000b9f4 	.word	0x0000b9f4
    6f18:	0000ba14 	.word	0x0000ba14

00006f1c <_cleanup_r>:
    6f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6f1e:	1c04      	adds	r4, r0, #0
    6f20:	1c07      	adds	r7, r0, #0
    6f22:	3448      	adds	r4, #72	; 0x48
    6f24:	2c00      	cmp	r4, #0
    6f26:	d012      	beq.n	6f4e <_cleanup_r+0x32>
    6f28:	68a5      	ldr	r5, [r4, #8]
    6f2a:	6866      	ldr	r6, [r4, #4]
    6f2c:	3e01      	subs	r6, #1
    6f2e:	d40c      	bmi.n	6f4a <_cleanup_r+0x2e>
    6f30:	89ab      	ldrh	r3, [r5, #12]
    6f32:	2b01      	cmp	r3, #1
    6f34:	d907      	bls.n	6f46 <_cleanup_r+0x2a>
    6f36:	220e      	movs	r2, #14
    6f38:	5eab      	ldrsh	r3, [r5, r2]
    6f3a:	3301      	adds	r3, #1
    6f3c:	d003      	beq.n	6f46 <_cleanup_r+0x2a>
    6f3e:	1c38      	adds	r0, r7, #0
    6f40:	1c29      	adds	r1, r5, #0
    6f42:	f7ff ffbf 	bl	6ec4 <_fflush_r>
    6f46:	3568      	adds	r5, #104	; 0x68
    6f48:	e7f0      	b.n	6f2c <_cleanup_r+0x10>
    6f4a:	6824      	ldr	r4, [r4, #0]
    6f4c:	e7ea      	b.n	6f24 <_cleanup_r+0x8>
    6f4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00006f50 <std.isra.0>:
    6f50:	2300      	movs	r3, #0
    6f52:	b510      	push	{r4, lr}
    6f54:	1c04      	adds	r4, r0, #0
    6f56:	6003      	str	r3, [r0, #0]
    6f58:	6043      	str	r3, [r0, #4]
    6f5a:	6083      	str	r3, [r0, #8]
    6f5c:	8181      	strh	r1, [r0, #12]
    6f5e:	6643      	str	r3, [r0, #100]	; 0x64
    6f60:	81c2      	strh	r2, [r0, #14]
    6f62:	6103      	str	r3, [r0, #16]
    6f64:	6143      	str	r3, [r0, #20]
    6f66:	6183      	str	r3, [r0, #24]
    6f68:	1c19      	adds	r1, r3, #0
    6f6a:	2208      	movs	r2, #8
    6f6c:	305c      	adds	r0, #92	; 0x5c
    6f6e:	f7fd fa8c 	bl	448a <memset>
    6f72:	4b05      	ldr	r3, [pc, #20]	; (6f88 <std.isra.0+0x38>)
    6f74:	6224      	str	r4, [r4, #32]
    6f76:	6263      	str	r3, [r4, #36]	; 0x24
    6f78:	4b04      	ldr	r3, [pc, #16]	; (6f8c <std.isra.0+0x3c>)
    6f7a:	62a3      	str	r3, [r4, #40]	; 0x28
    6f7c:	4b04      	ldr	r3, [pc, #16]	; (6f90 <std.isra.0+0x40>)
    6f7e:	62e3      	str	r3, [r4, #44]	; 0x2c
    6f80:	4b04      	ldr	r3, [pc, #16]	; (6f94 <std.isra.0+0x44>)
    6f82:	6323      	str	r3, [r4, #48]	; 0x30
    6f84:	bd10      	pop	{r4, pc}
    6f86:	46c0      	nop			; (mov r8, r8)
    6f88:	00008115 	.word	0x00008115
    6f8c:	0000813d 	.word	0x0000813d
    6f90:	00008175 	.word	0x00008175
    6f94:	000081a1 	.word	0x000081a1

00006f98 <__sfmoreglue>:
    6f98:	b570      	push	{r4, r5, r6, lr}
    6f9a:	1e4b      	subs	r3, r1, #1
    6f9c:	2568      	movs	r5, #104	; 0x68
    6f9e:	435d      	muls	r5, r3
    6fa0:	1c0e      	adds	r6, r1, #0
    6fa2:	1c29      	adds	r1, r5, #0
    6fa4:	3174      	adds	r1, #116	; 0x74
    6fa6:	f001 f84f 	bl	8048 <_malloc_r>
    6faa:	1e04      	subs	r4, r0, #0
    6fac:	d008      	beq.n	6fc0 <__sfmoreglue+0x28>
    6fae:	2100      	movs	r1, #0
    6fb0:	6001      	str	r1, [r0, #0]
    6fb2:	6046      	str	r6, [r0, #4]
    6fb4:	1c2a      	adds	r2, r5, #0
    6fb6:	300c      	adds	r0, #12
    6fb8:	60a0      	str	r0, [r4, #8]
    6fba:	3268      	adds	r2, #104	; 0x68
    6fbc:	f7fd fa65 	bl	448a <memset>
    6fc0:	1c20      	adds	r0, r4, #0
    6fc2:	bd70      	pop	{r4, r5, r6, pc}

00006fc4 <__sinit>:
    6fc4:	6983      	ldr	r3, [r0, #24]
    6fc6:	b513      	push	{r0, r1, r4, lr}
    6fc8:	1c04      	adds	r4, r0, #0
    6fca:	2b00      	cmp	r3, #0
    6fcc:	d127      	bne.n	701e <__sinit+0x5a>
    6fce:	6483      	str	r3, [r0, #72]	; 0x48
    6fd0:	64c3      	str	r3, [r0, #76]	; 0x4c
    6fd2:	6503      	str	r3, [r0, #80]	; 0x50
    6fd4:	4b12      	ldr	r3, [pc, #72]	; (7020 <__sinit+0x5c>)
    6fd6:	4a13      	ldr	r2, [pc, #76]	; (7024 <__sinit+0x60>)
    6fd8:	681b      	ldr	r3, [r3, #0]
    6fda:	6282      	str	r2, [r0, #40]	; 0x28
    6fdc:	4298      	cmp	r0, r3
    6fde:	d101      	bne.n	6fe4 <__sinit+0x20>
    6fe0:	2301      	movs	r3, #1
    6fe2:	6183      	str	r3, [r0, #24]
    6fe4:	1c20      	adds	r0, r4, #0
    6fe6:	f000 f81f 	bl	7028 <__sfp>
    6fea:	6060      	str	r0, [r4, #4]
    6fec:	1c20      	adds	r0, r4, #0
    6fee:	f000 f81b 	bl	7028 <__sfp>
    6ff2:	60a0      	str	r0, [r4, #8]
    6ff4:	1c20      	adds	r0, r4, #0
    6ff6:	f000 f817 	bl	7028 <__sfp>
    6ffa:	2104      	movs	r1, #4
    6ffc:	60e0      	str	r0, [r4, #12]
    6ffe:	2200      	movs	r2, #0
    7000:	6860      	ldr	r0, [r4, #4]
    7002:	f7ff ffa5 	bl	6f50 <std.isra.0>
    7006:	68a0      	ldr	r0, [r4, #8]
    7008:	2109      	movs	r1, #9
    700a:	2201      	movs	r2, #1
    700c:	f7ff ffa0 	bl	6f50 <std.isra.0>
    7010:	68e0      	ldr	r0, [r4, #12]
    7012:	2112      	movs	r1, #18
    7014:	2202      	movs	r2, #2
    7016:	f7ff ff9b 	bl	6f50 <std.isra.0>
    701a:	2301      	movs	r3, #1
    701c:	61a3      	str	r3, [r4, #24]
    701e:	bd13      	pop	{r0, r1, r4, pc}
    7020:	0000b82c 	.word	0x0000b82c
    7024:	00006f1d 	.word	0x00006f1d

00007028 <__sfp>:
    7028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    702a:	4b1d      	ldr	r3, [pc, #116]	; (70a0 <__sfp+0x78>)
    702c:	1c07      	adds	r7, r0, #0
    702e:	681e      	ldr	r6, [r3, #0]
    7030:	69b2      	ldr	r2, [r6, #24]
    7032:	2a00      	cmp	r2, #0
    7034:	d102      	bne.n	703c <__sfp+0x14>
    7036:	1c30      	adds	r0, r6, #0
    7038:	f7ff ffc4 	bl	6fc4 <__sinit>
    703c:	3648      	adds	r6, #72	; 0x48
    703e:	68b4      	ldr	r4, [r6, #8]
    7040:	6873      	ldr	r3, [r6, #4]
    7042:	3b01      	subs	r3, #1
    7044:	d405      	bmi.n	7052 <__sfp+0x2a>
    7046:	220c      	movs	r2, #12
    7048:	5ea5      	ldrsh	r5, [r4, r2]
    704a:	2d00      	cmp	r5, #0
    704c:	d010      	beq.n	7070 <__sfp+0x48>
    704e:	3468      	adds	r4, #104	; 0x68
    7050:	e7f7      	b.n	7042 <__sfp+0x1a>
    7052:	6833      	ldr	r3, [r6, #0]
    7054:	2b00      	cmp	r3, #0
    7056:	d106      	bne.n	7066 <__sfp+0x3e>
    7058:	1c38      	adds	r0, r7, #0
    705a:	2104      	movs	r1, #4
    705c:	f7ff ff9c 	bl	6f98 <__sfmoreglue>
    7060:	6030      	str	r0, [r6, #0]
    7062:	2800      	cmp	r0, #0
    7064:	d001      	beq.n	706a <__sfp+0x42>
    7066:	6836      	ldr	r6, [r6, #0]
    7068:	e7e9      	b.n	703e <__sfp+0x16>
    706a:	230c      	movs	r3, #12
    706c:	603b      	str	r3, [r7, #0]
    706e:	e016      	b.n	709e <__sfp+0x76>
    7070:	2301      	movs	r3, #1
    7072:	425b      	negs	r3, r3
    7074:	81e3      	strh	r3, [r4, #14]
    7076:	1c20      	adds	r0, r4, #0
    7078:	2301      	movs	r3, #1
    707a:	81a3      	strh	r3, [r4, #12]
    707c:	6665      	str	r5, [r4, #100]	; 0x64
    707e:	6025      	str	r5, [r4, #0]
    7080:	60a5      	str	r5, [r4, #8]
    7082:	6065      	str	r5, [r4, #4]
    7084:	6125      	str	r5, [r4, #16]
    7086:	6165      	str	r5, [r4, #20]
    7088:	61a5      	str	r5, [r4, #24]
    708a:	305c      	adds	r0, #92	; 0x5c
    708c:	1c29      	adds	r1, r5, #0
    708e:	2208      	movs	r2, #8
    7090:	f7fd f9fb 	bl	448a <memset>
    7094:	6365      	str	r5, [r4, #52]	; 0x34
    7096:	63a5      	str	r5, [r4, #56]	; 0x38
    7098:	64a5      	str	r5, [r4, #72]	; 0x48
    709a:	64e5      	str	r5, [r4, #76]	; 0x4c
    709c:	1c20      	adds	r0, r4, #0
    709e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    70a0:	0000b82c 	.word	0x0000b82c

000070a4 <rshift>:
    70a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    70a6:	1c03      	adds	r3, r0, #0
    70a8:	6906      	ldr	r6, [r0, #16]
    70aa:	3314      	adds	r3, #20
    70ac:	114c      	asrs	r4, r1, #5
    70ae:	1c1a      	adds	r2, r3, #0
    70b0:	42b4      	cmp	r4, r6
    70b2:	da27      	bge.n	7104 <rshift+0x60>
    70b4:	00b6      	lsls	r6, r6, #2
    70b6:	199e      	adds	r6, r3, r6
    70b8:	00a4      	lsls	r4, r4, #2
    70ba:	221f      	movs	r2, #31
    70bc:	9601      	str	r6, [sp, #4]
    70be:	191c      	adds	r4, r3, r4
    70c0:	4011      	ands	r1, r2
    70c2:	d101      	bne.n	70c8 <rshift+0x24>
    70c4:	1c19      	adds	r1, r3, #0
    70c6:	e016      	b.n	70f6 <rshift+0x52>
    70c8:	2220      	movs	r2, #32
    70ca:	cc20      	ldmia	r4!, {r5}
    70cc:	1a52      	subs	r2, r2, r1
    70ce:	4694      	mov	ip, r2
    70d0:	40cd      	lsrs	r5, r1
    70d2:	1c1f      	adds	r7, r3, #0
    70d4:	9e01      	ldr	r6, [sp, #4]
    70d6:	1c3a      	adds	r2, r7, #0
    70d8:	42b4      	cmp	r4, r6
    70da:	d207      	bcs.n	70ec <rshift+0x48>
    70dc:	6822      	ldr	r2, [r4, #0]
    70de:	4666      	mov	r6, ip
    70e0:	40b2      	lsls	r2, r6
    70e2:	4315      	orrs	r5, r2
    70e4:	c720      	stmia	r7!, {r5}
    70e6:	cc20      	ldmia	r4!, {r5}
    70e8:	40cd      	lsrs	r5, r1
    70ea:	e7f3      	b.n	70d4 <rshift+0x30>
    70ec:	603d      	str	r5, [r7, #0]
    70ee:	2d00      	cmp	r5, #0
    70f0:	d008      	beq.n	7104 <rshift+0x60>
    70f2:	3204      	adds	r2, #4
    70f4:	e006      	b.n	7104 <rshift+0x60>
    70f6:	9d01      	ldr	r5, [sp, #4]
    70f8:	1c0a      	adds	r2, r1, #0
    70fa:	42ac      	cmp	r4, r5
    70fc:	d202      	bcs.n	7104 <rshift+0x60>
    70fe:	cc04      	ldmia	r4!, {r2}
    7100:	c104      	stmia	r1!, {r2}
    7102:	e7f8      	b.n	70f6 <rshift+0x52>
    7104:	1ad3      	subs	r3, r2, r3
    7106:	109b      	asrs	r3, r3, #2
    7108:	6103      	str	r3, [r0, #16]
    710a:	d100      	bne.n	710e <rshift+0x6a>
    710c:	6143      	str	r3, [r0, #20]
    710e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

00007110 <__hexdig_fun>:
    7110:	1c02      	adds	r2, r0, #0
    7112:	3a30      	subs	r2, #48	; 0x30
    7114:	1c03      	adds	r3, r0, #0
    7116:	2a09      	cmp	r2, #9
    7118:	d801      	bhi.n	711e <__hexdig_fun+0xe>
    711a:	3b20      	subs	r3, #32
    711c:	e00b      	b.n	7136 <__hexdig_fun+0x26>
    711e:	1c02      	adds	r2, r0, #0
    7120:	3a61      	subs	r2, #97	; 0x61
    7122:	2a05      	cmp	r2, #5
    7124:	d801      	bhi.n	712a <__hexdig_fun+0x1a>
    7126:	3b47      	subs	r3, #71	; 0x47
    7128:	e005      	b.n	7136 <__hexdig_fun+0x26>
    712a:	1c1a      	adds	r2, r3, #0
    712c:	3a41      	subs	r2, #65	; 0x41
    712e:	2000      	movs	r0, #0
    7130:	2a05      	cmp	r2, #5
    7132:	d801      	bhi.n	7138 <__hexdig_fun+0x28>
    7134:	3b27      	subs	r3, #39	; 0x27
    7136:	b2d8      	uxtb	r0, r3
    7138:	4770      	bx	lr

0000713a <__gethex>:
    713a:	b5f0      	push	{r4, r5, r6, r7, lr}
    713c:	b08f      	sub	sp, #60	; 0x3c
    713e:	9206      	str	r2, [sp, #24]
    7140:	930c      	str	r3, [sp, #48]	; 0x30
    7142:	910a      	str	r1, [sp, #40]	; 0x28
    7144:	9008      	str	r0, [sp, #32]
    7146:	f000 fac1 	bl	76cc <_localeconv_r>
    714a:	6800      	ldr	r0, [r0, #0]
    714c:	900b      	str	r0, [sp, #44]	; 0x2c
    714e:	f7fd fa65 	bl	461c <strlen>
    7152:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    7154:	9007      	str	r0, [sp, #28]
    7156:	182b      	adds	r3, r5, r0
    7158:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    715a:	3b01      	subs	r3, #1
    715c:	781b      	ldrb	r3, [r3, #0]
    715e:	682a      	ldr	r2, [r5, #0]
    7160:	930d      	str	r3, [sp, #52]	; 0x34
    7162:	1c93      	adds	r3, r2, #2
    7164:	9305      	str	r3, [sp, #20]
    7166:	9d05      	ldr	r5, [sp, #20]
    7168:	1a99      	subs	r1, r3, r2
    716a:	7828      	ldrb	r0, [r5, #0]
    716c:	3902      	subs	r1, #2
    716e:	9109      	str	r1, [sp, #36]	; 0x24
    7170:	3301      	adds	r3, #1
    7172:	2830      	cmp	r0, #48	; 0x30
    7174:	d0f6      	beq.n	7164 <__gethex+0x2a>
    7176:	f7ff ffcb 	bl	7110 <__hexdig_fun>
    717a:	1e06      	subs	r6, r0, #0
    717c:	d11f      	bne.n	71be <__gethex+0x84>
    717e:	9805      	ldr	r0, [sp, #20]
    7180:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7182:	9a07      	ldr	r2, [sp, #28]
    7184:	f001 f812 	bl	81ac <strncmp>
    7188:	2800      	cmp	r0, #0
    718a:	d13b      	bne.n	7204 <__gethex+0xca>
    718c:	9807      	ldr	r0, [sp, #28]
    718e:	182f      	adds	r7, r5, r0
    7190:	7838      	ldrb	r0, [r7, #0]
    7192:	f7ff ffbd 	bl	7110 <__hexdig_fun>
    7196:	2800      	cmp	r0, #0
    7198:	d037      	beq.n	720a <__gethex+0xd0>
    719a:	9705      	str	r7, [sp, #20]
    719c:	9d05      	ldr	r5, [sp, #20]
    719e:	7828      	ldrb	r0, [r5, #0]
    71a0:	2830      	cmp	r0, #48	; 0x30
    71a2:	d103      	bne.n	71ac <__gethex+0x72>
    71a4:	9d05      	ldr	r5, [sp, #20]
    71a6:	3501      	adds	r5, #1
    71a8:	9505      	str	r5, [sp, #20]
    71aa:	e7f7      	b.n	719c <__gethex+0x62>
    71ac:	f7ff ffb0 	bl	7110 <__hexdig_fun>
    71b0:	4245      	negs	r5, r0
    71b2:	4145      	adcs	r5, r0
    71b4:	9503      	str	r5, [sp, #12]
    71b6:	2501      	movs	r5, #1
    71b8:	1c3e      	adds	r6, r7, #0
    71ba:	9509      	str	r5, [sp, #36]	; 0x24
    71bc:	e002      	b.n	71c4 <__gethex+0x8a>
    71be:	2500      	movs	r5, #0
    71c0:	9503      	str	r5, [sp, #12]
    71c2:	1c2e      	adds	r6, r5, #0
    71c4:	9f05      	ldr	r7, [sp, #20]
    71c6:	7838      	ldrb	r0, [r7, #0]
    71c8:	f7ff ffa2 	bl	7110 <__hexdig_fun>
    71cc:	2800      	cmp	r0, #0
    71ce:	d001      	beq.n	71d4 <__gethex+0x9a>
    71d0:	3701      	adds	r7, #1
    71d2:	e7f8      	b.n	71c6 <__gethex+0x8c>
    71d4:	1c38      	adds	r0, r7, #0
    71d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    71d8:	9a07      	ldr	r2, [sp, #28]
    71da:	f000 ffe7 	bl	81ac <strncmp>
    71de:	2800      	cmp	r0, #0
    71e0:	d10b      	bne.n	71fa <__gethex+0xc0>
    71e2:	2e00      	cmp	r6, #0
    71e4:	d10b      	bne.n	71fe <__gethex+0xc4>
    71e6:	9d07      	ldr	r5, [sp, #28]
    71e8:	197f      	adds	r7, r7, r5
    71ea:	1c3e      	adds	r6, r7, #0
    71ec:	7838      	ldrb	r0, [r7, #0]
    71ee:	f7ff ff8f 	bl	7110 <__hexdig_fun>
    71f2:	2800      	cmp	r0, #0
    71f4:	d001      	beq.n	71fa <__gethex+0xc0>
    71f6:	3701      	adds	r7, #1
    71f8:	e7f8      	b.n	71ec <__gethex+0xb2>
    71fa:	2e00      	cmp	r6, #0
    71fc:	d009      	beq.n	7212 <__gethex+0xd8>
    71fe:	1bf6      	subs	r6, r6, r7
    7200:	00b6      	lsls	r6, r6, #2
    7202:	e006      	b.n	7212 <__gethex+0xd8>
    7204:	9f05      	ldr	r7, [sp, #20]
    7206:	9604      	str	r6, [sp, #16]
    7208:	e000      	b.n	720c <__gethex+0xd2>
    720a:	9004      	str	r0, [sp, #16]
    720c:	2501      	movs	r5, #1
    720e:	9503      	str	r5, [sp, #12]
    7210:	e000      	b.n	7214 <__gethex+0xda>
    7212:	9604      	str	r6, [sp, #16]
    7214:	783b      	ldrb	r3, [r7, #0]
    7216:	2b50      	cmp	r3, #80	; 0x50
    7218:	d001      	beq.n	721e <__gethex+0xe4>
    721a:	2b70      	cmp	r3, #112	; 0x70
    721c:	d127      	bne.n	726e <__gethex+0x134>
    721e:	787b      	ldrb	r3, [r7, #1]
    7220:	2b2b      	cmp	r3, #43	; 0x2b
    7222:	d004      	beq.n	722e <__gethex+0xf4>
    7224:	2b2d      	cmp	r3, #45	; 0x2d
    7226:	d004      	beq.n	7232 <__gethex+0xf8>
    7228:	1c7c      	adds	r4, r7, #1
    722a:	2600      	movs	r6, #0
    722c:	e003      	b.n	7236 <__gethex+0xfc>
    722e:	2600      	movs	r6, #0
    7230:	e000      	b.n	7234 <__gethex+0xfa>
    7232:	2601      	movs	r6, #1
    7234:	1cbc      	adds	r4, r7, #2
    7236:	7820      	ldrb	r0, [r4, #0]
    7238:	f7ff ff6a 	bl	7110 <__hexdig_fun>
    723c:	1e43      	subs	r3, r0, #1
    723e:	b2db      	uxtb	r3, r3
    7240:	1c05      	adds	r5, r0, #0
    7242:	2b18      	cmp	r3, #24
    7244:	d813      	bhi.n	726e <__gethex+0x134>
    7246:	3401      	adds	r4, #1
    7248:	7820      	ldrb	r0, [r4, #0]
    724a:	f7ff ff61 	bl	7110 <__hexdig_fun>
    724e:	1e43      	subs	r3, r0, #1
    7250:	b2db      	uxtb	r3, r3
    7252:	3d10      	subs	r5, #16
    7254:	2b18      	cmp	r3, #24
    7256:	d803      	bhi.n	7260 <__gethex+0x126>
    7258:	230a      	movs	r3, #10
    725a:	435d      	muls	r5, r3
    725c:	182d      	adds	r5, r5, r0
    725e:	e7f2      	b.n	7246 <__gethex+0x10c>
    7260:	2e00      	cmp	r6, #0
    7262:	d000      	beq.n	7266 <__gethex+0x12c>
    7264:	426d      	negs	r5, r5
    7266:	9804      	ldr	r0, [sp, #16]
    7268:	1940      	adds	r0, r0, r5
    726a:	9004      	str	r0, [sp, #16]
    726c:	e000      	b.n	7270 <__gethex+0x136>
    726e:	1c3c      	adds	r4, r7, #0
    7270:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    7272:	602c      	str	r4, [r5, #0]
    7274:	9d03      	ldr	r5, [sp, #12]
    7276:	2d00      	cmp	r5, #0
    7278:	d006      	beq.n	7288 <__gethex+0x14e>
    727a:	9d09      	ldr	r5, [sp, #36]	; 0x24
    727c:	2006      	movs	r0, #6
    727e:	426b      	negs	r3, r5
    7280:	416b      	adcs	r3, r5
    7282:	425b      	negs	r3, r3
    7284:	4018      	ands	r0, r3
    7286:	e174      	b.n	7572 <__gethex+0x438>
    7288:	9d05      	ldr	r5, [sp, #20]
    728a:	9903      	ldr	r1, [sp, #12]
    728c:	1b7b      	subs	r3, r7, r5
    728e:	3b01      	subs	r3, #1
    7290:	2b07      	cmp	r3, #7
    7292:	dd02      	ble.n	729a <__gethex+0x160>
    7294:	3101      	adds	r1, #1
    7296:	105b      	asrs	r3, r3, #1
    7298:	e7fa      	b.n	7290 <__gethex+0x156>
    729a:	9808      	ldr	r0, [sp, #32]
    729c:	f000 fa7f 	bl	779e <_Balloc>
    72a0:	1c05      	adds	r5, r0, #0
    72a2:	3514      	adds	r5, #20
    72a4:	9503      	str	r5, [sp, #12]
    72a6:	9509      	str	r5, [sp, #36]	; 0x24
    72a8:	2500      	movs	r5, #0
    72aa:	1c04      	adds	r4, r0, #0
    72ac:	1c2e      	adds	r6, r5, #0
    72ae:	9a05      	ldr	r2, [sp, #20]
    72b0:	4297      	cmp	r7, r2
    72b2:	d927      	bls.n	7304 <__gethex+0x1ca>
    72b4:	3f01      	subs	r7, #1
    72b6:	783b      	ldrb	r3, [r7, #0]
    72b8:	980d      	ldr	r0, [sp, #52]	; 0x34
    72ba:	970a      	str	r7, [sp, #40]	; 0x28
    72bc:	4283      	cmp	r3, r0
    72be:	d008      	beq.n	72d2 <__gethex+0x198>
    72c0:	2e20      	cmp	r6, #32
    72c2:	d114      	bne.n	72ee <__gethex+0x1b4>
    72c4:	9809      	ldr	r0, [sp, #36]	; 0x24
    72c6:	6005      	str	r5, [r0, #0]
    72c8:	3004      	adds	r0, #4
    72ca:	2500      	movs	r5, #0
    72cc:	9009      	str	r0, [sp, #36]	; 0x24
    72ce:	1c2e      	adds	r6, r5, #0
    72d0:	e00d      	b.n	72ee <__gethex+0x1b4>
    72d2:	990a      	ldr	r1, [sp, #40]	; 0x28
    72d4:	9a07      	ldr	r2, [sp, #28]
    72d6:	9b05      	ldr	r3, [sp, #20]
    72d8:	1a8f      	subs	r7, r1, r2
    72da:	3701      	adds	r7, #1
    72dc:	429f      	cmp	r7, r3
    72de:	d3ef      	bcc.n	72c0 <__gethex+0x186>
    72e0:	1c38      	adds	r0, r7, #0
    72e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    72e4:	f000 ff62 	bl	81ac <strncmp>
    72e8:	2800      	cmp	r0, #0
    72ea:	d0e0      	beq.n	72ae <__gethex+0x174>
    72ec:	e7e8      	b.n	72c0 <__gethex+0x186>
    72ee:	990a      	ldr	r1, [sp, #40]	; 0x28
    72f0:	7808      	ldrb	r0, [r1, #0]
    72f2:	f7ff ff0d 	bl	7110 <__hexdig_fun>
    72f6:	230f      	movs	r3, #15
    72f8:	4018      	ands	r0, r3
    72fa:	40b0      	lsls	r0, r6
    72fc:	4305      	orrs	r5, r0
    72fe:	3604      	adds	r6, #4
    7300:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    7302:	e7d4      	b.n	72ae <__gethex+0x174>
    7304:	9e09      	ldr	r6, [sp, #36]	; 0x24
    7306:	9b03      	ldr	r3, [sp, #12]
    7308:	c620      	stmia	r6!, {r5}
    730a:	1af6      	subs	r6, r6, r3
    730c:	10b6      	asrs	r6, r6, #2
    730e:	6126      	str	r6, [r4, #16]
    7310:	1c28      	adds	r0, r5, #0
    7312:	f000 fb13 	bl	793c <__hi0bits>
    7316:	9d06      	ldr	r5, [sp, #24]
    7318:	0176      	lsls	r6, r6, #5
    731a:	682f      	ldr	r7, [r5, #0]
    731c:	1a36      	subs	r6, r6, r0
    731e:	42be      	cmp	r6, r7
    7320:	dd27      	ble.n	7372 <__gethex+0x238>
    7322:	1bf6      	subs	r6, r6, r7
    7324:	1c20      	adds	r0, r4, #0
    7326:	1c31      	adds	r1, r6, #0
    7328:	f000 fe16 	bl	7f58 <__any_on>
    732c:	2500      	movs	r5, #0
    732e:	42a8      	cmp	r0, r5
    7330:	d017      	beq.n	7362 <__gethex+0x228>
    7332:	1e73      	subs	r3, r6, #1
    7334:	221f      	movs	r2, #31
    7336:	2501      	movs	r5, #1
    7338:	401a      	ands	r2, r3
    733a:	1c28      	adds	r0, r5, #0
    733c:	4090      	lsls	r0, r2
    733e:	1159      	asrs	r1, r3, #5
    7340:	1c02      	adds	r2, r0, #0
    7342:	9803      	ldr	r0, [sp, #12]
    7344:	0089      	lsls	r1, r1, #2
    7346:	5809      	ldr	r1, [r1, r0]
    7348:	4211      	tst	r1, r2
    734a:	d00a      	beq.n	7362 <__gethex+0x228>
    734c:	42ab      	cmp	r3, r5
    734e:	dc01      	bgt.n	7354 <__gethex+0x21a>
    7350:	2502      	movs	r5, #2
    7352:	e006      	b.n	7362 <__gethex+0x228>
    7354:	1eb1      	subs	r1, r6, #2
    7356:	1c20      	adds	r0, r4, #0
    7358:	f000 fdfe 	bl	7f58 <__any_on>
    735c:	2800      	cmp	r0, #0
    735e:	d0f7      	beq.n	7350 <__gethex+0x216>
    7360:	2503      	movs	r5, #3
    7362:	1c31      	adds	r1, r6, #0
    7364:	1c20      	adds	r0, r4, #0
    7366:	f7ff fe9d 	bl	70a4 <rshift>
    736a:	9904      	ldr	r1, [sp, #16]
    736c:	1989      	adds	r1, r1, r6
    736e:	9104      	str	r1, [sp, #16]
    7370:	e00f      	b.n	7392 <__gethex+0x258>
    7372:	2500      	movs	r5, #0
    7374:	42be      	cmp	r6, r7
    7376:	da0c      	bge.n	7392 <__gethex+0x258>
    7378:	1bbe      	subs	r6, r7, r6
    737a:	1c21      	adds	r1, r4, #0
    737c:	1c32      	adds	r2, r6, #0
    737e:	9808      	ldr	r0, [sp, #32]
    7380:	f000 fc10 	bl	7ba4 <__lshift>
    7384:	9a04      	ldr	r2, [sp, #16]
    7386:	1c03      	adds	r3, r0, #0
    7388:	1b92      	subs	r2, r2, r6
    738a:	3314      	adds	r3, #20
    738c:	1c04      	adds	r4, r0, #0
    738e:	9204      	str	r2, [sp, #16]
    7390:	9303      	str	r3, [sp, #12]
    7392:	9806      	ldr	r0, [sp, #24]
    7394:	9904      	ldr	r1, [sp, #16]
    7396:	6880      	ldr	r0, [r0, #8]
    7398:	4281      	cmp	r1, r0
    739a:	dd08      	ble.n	73ae <__gethex+0x274>
    739c:	9808      	ldr	r0, [sp, #32]
    739e:	1c21      	adds	r1, r4, #0
    73a0:	f000 fa35 	bl	780e <_Bfree>
    73a4:	9d14      	ldr	r5, [sp, #80]	; 0x50
    73a6:	2300      	movs	r3, #0
    73a8:	602b      	str	r3, [r5, #0]
    73aa:	20a3      	movs	r0, #163	; 0xa3
    73ac:	e0e1      	b.n	7572 <__gethex+0x438>
    73ae:	9806      	ldr	r0, [sp, #24]
    73b0:	9904      	ldr	r1, [sp, #16]
    73b2:	6846      	ldr	r6, [r0, #4]
    73b4:	42b1      	cmp	r1, r6
    73b6:	da54      	bge.n	7462 <__gethex+0x328>
    73b8:	1a76      	subs	r6, r6, r1
    73ba:	42be      	cmp	r6, r7
    73bc:	db2d      	blt.n	741a <__gethex+0x2e0>
    73be:	68c3      	ldr	r3, [r0, #12]
    73c0:	2b02      	cmp	r3, #2
    73c2:	d01a      	beq.n	73fa <__gethex+0x2c0>
    73c4:	2b03      	cmp	r3, #3
    73c6:	d01c      	beq.n	7402 <__gethex+0x2c8>
    73c8:	2b01      	cmp	r3, #1
    73ca:	d11d      	bne.n	7408 <__gethex+0x2ce>
    73cc:	42be      	cmp	r6, r7
    73ce:	d11b      	bne.n	7408 <__gethex+0x2ce>
    73d0:	2f01      	cmp	r7, #1
    73d2:	dc0b      	bgt.n	73ec <__gethex+0x2b2>
    73d4:	9a06      	ldr	r2, [sp, #24]
    73d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    73d8:	6852      	ldr	r2, [r2, #4]
    73da:	2301      	movs	r3, #1
    73dc:	602a      	str	r2, [r5, #0]
    73de:	9d03      	ldr	r5, [sp, #12]
    73e0:	6123      	str	r3, [r4, #16]
    73e2:	602b      	str	r3, [r5, #0]
    73e4:	9d14      	ldr	r5, [sp, #80]	; 0x50
    73e6:	2062      	movs	r0, #98	; 0x62
    73e8:	602c      	str	r4, [r5, #0]
    73ea:	e0c2      	b.n	7572 <__gethex+0x438>
    73ec:	1e79      	subs	r1, r7, #1
    73ee:	1c20      	adds	r0, r4, #0
    73f0:	f000 fdb2 	bl	7f58 <__any_on>
    73f4:	2800      	cmp	r0, #0
    73f6:	d1ed      	bne.n	73d4 <__gethex+0x29a>
    73f8:	e006      	b.n	7408 <__gethex+0x2ce>
    73fa:	9d15      	ldr	r5, [sp, #84]	; 0x54
    73fc:	2d00      	cmp	r5, #0
    73fe:	d0e9      	beq.n	73d4 <__gethex+0x29a>
    7400:	e002      	b.n	7408 <__gethex+0x2ce>
    7402:	9d15      	ldr	r5, [sp, #84]	; 0x54
    7404:	2d00      	cmp	r5, #0
    7406:	d1e5      	bne.n	73d4 <__gethex+0x29a>
    7408:	9808      	ldr	r0, [sp, #32]
    740a:	1c21      	adds	r1, r4, #0
    740c:	f000 f9ff 	bl	780e <_Bfree>
    7410:	9d14      	ldr	r5, [sp, #80]	; 0x50
    7412:	2300      	movs	r3, #0
    7414:	602b      	str	r3, [r5, #0]
    7416:	2050      	movs	r0, #80	; 0x50
    7418:	e0ab      	b.n	7572 <__gethex+0x438>
    741a:	1e70      	subs	r0, r6, #1
    741c:	9004      	str	r0, [sp, #16]
    741e:	2d00      	cmp	r5, #0
    7420:	d107      	bne.n	7432 <__gethex+0x2f8>
    7422:	2800      	cmp	r0, #0
    7424:	dd06      	ble.n	7434 <__gethex+0x2fa>
    7426:	1c20      	adds	r0, r4, #0
    7428:	9904      	ldr	r1, [sp, #16]
    742a:	f000 fd95 	bl	7f58 <__any_on>
    742e:	1c05      	adds	r5, r0, #0
    7430:	e000      	b.n	7434 <__gethex+0x2fa>
    7432:	2501      	movs	r5, #1
    7434:	9904      	ldr	r1, [sp, #16]
    7436:	9803      	ldr	r0, [sp, #12]
    7438:	114b      	asrs	r3, r1, #5
    743a:	221f      	movs	r2, #31
    743c:	009b      	lsls	r3, r3, #2
    743e:	4011      	ands	r1, r2
    7440:	581b      	ldr	r3, [r3, r0]
    7442:	2201      	movs	r2, #1
    7444:	408a      	lsls	r2, r1
    7446:	4213      	tst	r3, r2
    7448:	d001      	beq.n	744e <__gethex+0x314>
    744a:	2302      	movs	r3, #2
    744c:	431d      	orrs	r5, r3
    744e:	1c31      	adds	r1, r6, #0
    7450:	1c20      	adds	r0, r4, #0
    7452:	f7ff fe27 	bl	70a4 <rshift>
    7456:	9906      	ldr	r1, [sp, #24]
    7458:	1bbf      	subs	r7, r7, r6
    745a:	6849      	ldr	r1, [r1, #4]
    745c:	2602      	movs	r6, #2
    745e:	9104      	str	r1, [sp, #16]
    7460:	e000      	b.n	7464 <__gethex+0x32a>
    7462:	2601      	movs	r6, #1
    7464:	2d00      	cmp	r5, #0
    7466:	d07e      	beq.n	7566 <__gethex+0x42c>
    7468:	9a06      	ldr	r2, [sp, #24]
    746a:	68d3      	ldr	r3, [r2, #12]
    746c:	2b02      	cmp	r3, #2
    746e:	d00b      	beq.n	7488 <__gethex+0x34e>
    7470:	2b03      	cmp	r3, #3
    7472:	d00d      	beq.n	7490 <__gethex+0x356>
    7474:	2b01      	cmp	r3, #1
    7476:	d174      	bne.n	7562 <__gethex+0x428>
    7478:	07a8      	lsls	r0, r5, #30
    747a:	d572      	bpl.n	7562 <__gethex+0x428>
    747c:	9903      	ldr	r1, [sp, #12]
    747e:	680a      	ldr	r2, [r1, #0]
    7480:	4315      	orrs	r5, r2
    7482:	421d      	tst	r5, r3
    7484:	d107      	bne.n	7496 <__gethex+0x35c>
    7486:	e06c      	b.n	7562 <__gethex+0x428>
    7488:	9d15      	ldr	r5, [sp, #84]	; 0x54
    748a:	2301      	movs	r3, #1
    748c:	1b5d      	subs	r5, r3, r5
    748e:	9515      	str	r5, [sp, #84]	; 0x54
    7490:	9d15      	ldr	r5, [sp, #84]	; 0x54
    7492:	2d00      	cmp	r5, #0
    7494:	d065      	beq.n	7562 <__gethex+0x428>
    7496:	6925      	ldr	r5, [r4, #16]
    7498:	1c23      	adds	r3, r4, #0
    749a:	00a8      	lsls	r0, r5, #2
    749c:	3314      	adds	r3, #20
    749e:	9005      	str	r0, [sp, #20]
    74a0:	1819      	adds	r1, r3, r0
    74a2:	681a      	ldr	r2, [r3, #0]
    74a4:	1c50      	adds	r0, r2, #1
    74a6:	d002      	beq.n	74ae <__gethex+0x374>
    74a8:	3201      	adds	r2, #1
    74aa:	601a      	str	r2, [r3, #0]
    74ac:	e021      	b.n	74f2 <__gethex+0x3b8>
    74ae:	2200      	movs	r2, #0
    74b0:	c304      	stmia	r3!, {r2}
    74b2:	4299      	cmp	r1, r3
    74b4:	d8f5      	bhi.n	74a2 <__gethex+0x368>
    74b6:	68a1      	ldr	r1, [r4, #8]
    74b8:	428d      	cmp	r5, r1
    74ba:	db12      	blt.n	74e2 <__gethex+0x3a8>
    74bc:	6861      	ldr	r1, [r4, #4]
    74be:	9808      	ldr	r0, [sp, #32]
    74c0:	3101      	adds	r1, #1
    74c2:	f000 f96c 	bl	779e <_Balloc>
    74c6:	6922      	ldr	r2, [r4, #16]
    74c8:	1c21      	adds	r1, r4, #0
    74ca:	3202      	adds	r2, #2
    74cc:	9003      	str	r0, [sp, #12]
    74ce:	310c      	adds	r1, #12
    74d0:	0092      	lsls	r2, r2, #2
    74d2:	300c      	adds	r0, #12
    74d4:	f7fc ffd0 	bl	4478 <memcpy>
    74d8:	1c21      	adds	r1, r4, #0
    74da:	9808      	ldr	r0, [sp, #32]
    74dc:	f000 f997 	bl	780e <_Bfree>
    74e0:	9c03      	ldr	r4, [sp, #12]
    74e2:	6923      	ldr	r3, [r4, #16]
    74e4:	1c5a      	adds	r2, r3, #1
    74e6:	3304      	adds	r3, #4
    74e8:	009b      	lsls	r3, r3, #2
    74ea:	6122      	str	r2, [r4, #16]
    74ec:	18e3      	adds	r3, r4, r3
    74ee:	2201      	movs	r2, #1
    74f0:	605a      	str	r2, [r3, #4]
    74f2:	1c22      	adds	r2, r4, #0
    74f4:	3214      	adds	r2, #20
    74f6:	2e02      	cmp	r6, #2
    74f8:	d110      	bne.n	751c <__gethex+0x3e2>
    74fa:	9d06      	ldr	r5, [sp, #24]
    74fc:	682b      	ldr	r3, [r5, #0]
    74fe:	3b01      	subs	r3, #1
    7500:	429f      	cmp	r7, r3
    7502:	d12c      	bne.n	755e <__gethex+0x424>
    7504:	1178      	asrs	r0, r7, #5
    7506:	0080      	lsls	r0, r0, #2
    7508:	211f      	movs	r1, #31
    750a:	2301      	movs	r3, #1
    750c:	4039      	ands	r1, r7
    750e:	1c1d      	adds	r5, r3, #0
    7510:	5882      	ldr	r2, [r0, r2]
    7512:	408d      	lsls	r5, r1
    7514:	422a      	tst	r2, r5
    7516:	d022      	beq.n	755e <__gethex+0x424>
    7518:	1c1e      	adds	r6, r3, #0
    751a:	e020      	b.n	755e <__gethex+0x424>
    751c:	6920      	ldr	r0, [r4, #16]
    751e:	42a8      	cmp	r0, r5
    7520:	dd0e      	ble.n	7540 <__gethex+0x406>
    7522:	1c20      	adds	r0, r4, #0
    7524:	2101      	movs	r1, #1
    7526:	f7ff fdbd 	bl	70a4 <rshift>
    752a:	9d04      	ldr	r5, [sp, #16]
    752c:	2601      	movs	r6, #1
    752e:	3501      	adds	r5, #1
    7530:	9504      	str	r5, [sp, #16]
    7532:	9d06      	ldr	r5, [sp, #24]
    7534:	68ab      	ldr	r3, [r5, #8]
    7536:	9d04      	ldr	r5, [sp, #16]
    7538:	429d      	cmp	r5, r3
    753a:	dd00      	ble.n	753e <__gethex+0x404>
    753c:	e72e      	b.n	739c <__gethex+0x262>
    753e:	e00e      	b.n	755e <__gethex+0x424>
    7540:	251f      	movs	r5, #31
    7542:	403d      	ands	r5, r7
    7544:	2601      	movs	r6, #1
    7546:	2d00      	cmp	r5, #0
    7548:	d009      	beq.n	755e <__gethex+0x424>
    754a:	9805      	ldr	r0, [sp, #20]
    754c:	1812      	adds	r2, r2, r0
    754e:	3a04      	subs	r2, #4
    7550:	6810      	ldr	r0, [r2, #0]
    7552:	f000 f9f3 	bl	793c <__hi0bits>
    7556:	2320      	movs	r3, #32
    7558:	1b5d      	subs	r5, r3, r5
    755a:	42a8      	cmp	r0, r5
    755c:	dbe1      	blt.n	7522 <__gethex+0x3e8>
    755e:	2320      	movs	r3, #32
    7560:	e000      	b.n	7564 <__gethex+0x42a>
    7562:	2310      	movs	r3, #16
    7564:	431e      	orrs	r6, r3
    7566:	9d14      	ldr	r5, [sp, #80]	; 0x50
    7568:	980c      	ldr	r0, [sp, #48]	; 0x30
    756a:	602c      	str	r4, [r5, #0]
    756c:	9d04      	ldr	r5, [sp, #16]
    756e:	6005      	str	r5, [r0, #0]
    7570:	1c30      	adds	r0, r6, #0
    7572:	b00f      	add	sp, #60	; 0x3c
    7574:	bdf0      	pop	{r4, r5, r6, r7, pc}

00007576 <L_shift>:
    7576:	2308      	movs	r3, #8
    7578:	1a9a      	subs	r2, r3, r2
    757a:	b570      	push	{r4, r5, r6, lr}
    757c:	0092      	lsls	r2, r2, #2
    757e:	2520      	movs	r5, #32
    7580:	1aad      	subs	r5, r5, r2
    7582:	6843      	ldr	r3, [r0, #4]
    7584:	6806      	ldr	r6, [r0, #0]
    7586:	1c1c      	adds	r4, r3, #0
    7588:	40ac      	lsls	r4, r5
    758a:	4334      	orrs	r4, r6
    758c:	40d3      	lsrs	r3, r2
    758e:	6004      	str	r4, [r0, #0]
    7590:	6043      	str	r3, [r0, #4]
    7592:	3004      	adds	r0, #4
    7594:	4288      	cmp	r0, r1
    7596:	d3f4      	bcc.n	7582 <L_shift+0xc>
    7598:	bd70      	pop	{r4, r5, r6, pc}

0000759a <__hexnan>:
    759a:	b5f0      	push	{r4, r5, r6, r7, lr}
    759c:	680b      	ldr	r3, [r1, #0]
    759e:	b089      	sub	sp, #36	; 0x24
    75a0:	9201      	str	r2, [sp, #4]
    75a2:	9901      	ldr	r1, [sp, #4]
    75a4:	115a      	asrs	r2, r3, #5
    75a6:	0092      	lsls	r2, r2, #2
    75a8:	188a      	adds	r2, r1, r2
    75aa:	9203      	str	r2, [sp, #12]
    75ac:	221f      	movs	r2, #31
    75ae:	4013      	ands	r3, r2
    75b0:	9007      	str	r0, [sp, #28]
    75b2:	9305      	str	r3, [sp, #20]
    75b4:	d002      	beq.n	75bc <__hexnan+0x22>
    75b6:	9a03      	ldr	r2, [sp, #12]
    75b8:	3204      	adds	r2, #4
    75ba:	9203      	str	r2, [sp, #12]
    75bc:	9b07      	ldr	r3, [sp, #28]
    75be:	9e03      	ldr	r6, [sp, #12]
    75c0:	681b      	ldr	r3, [r3, #0]
    75c2:	3e04      	subs	r6, #4
    75c4:	2500      	movs	r5, #0
    75c6:	6035      	str	r5, [r6, #0]
    75c8:	9304      	str	r3, [sp, #16]
    75ca:	1c37      	adds	r7, r6, #0
    75cc:	1c34      	adds	r4, r6, #0
    75ce:	9506      	str	r5, [sp, #24]
    75d0:	9500      	str	r5, [sp, #0]
    75d2:	9b04      	ldr	r3, [sp, #16]
    75d4:	785b      	ldrb	r3, [r3, #1]
    75d6:	9302      	str	r3, [sp, #8]
    75d8:	2b00      	cmp	r3, #0
    75da:	d03e      	beq.n	765a <__hexnan+0xc0>
    75dc:	9802      	ldr	r0, [sp, #8]
    75de:	f7ff fd97 	bl	7110 <__hexdig_fun>
    75e2:	2800      	cmp	r0, #0
    75e4:	d122      	bne.n	762c <__hexnan+0x92>
    75e6:	9902      	ldr	r1, [sp, #8]
    75e8:	2920      	cmp	r1, #32
    75ea:	d817      	bhi.n	761c <__hexnan+0x82>
    75ec:	9a06      	ldr	r2, [sp, #24]
    75ee:	9b00      	ldr	r3, [sp, #0]
    75f0:	429a      	cmp	r2, r3
    75f2:	da2e      	bge.n	7652 <__hexnan+0xb8>
    75f4:	42bc      	cmp	r4, r7
    75f6:	d206      	bcs.n	7606 <__hexnan+0x6c>
    75f8:	2d07      	cmp	r5, #7
    75fa:	dc04      	bgt.n	7606 <__hexnan+0x6c>
    75fc:	1c20      	adds	r0, r4, #0
    75fe:	1c39      	adds	r1, r7, #0
    7600:	1c2a      	adds	r2, r5, #0
    7602:	f7ff ffb8 	bl	7576 <L_shift>
    7606:	9901      	ldr	r1, [sp, #4]
    7608:	2508      	movs	r5, #8
    760a:	428c      	cmp	r4, r1
    760c:	d921      	bls.n	7652 <__hexnan+0xb8>
    760e:	9a00      	ldr	r2, [sp, #0]
    7610:	1f27      	subs	r7, r4, #4
    7612:	2500      	movs	r5, #0
    7614:	603d      	str	r5, [r7, #0]
    7616:	9206      	str	r2, [sp, #24]
    7618:	1c3c      	adds	r4, r7, #0
    761a:	e01a      	b.n	7652 <__hexnan+0xb8>
    761c:	9b02      	ldr	r3, [sp, #8]
    761e:	2b29      	cmp	r3, #41	; 0x29
    7620:	d14f      	bne.n	76c2 <__hexnan+0x128>
    7622:	9b04      	ldr	r3, [sp, #16]
    7624:	9907      	ldr	r1, [sp, #28]
    7626:	3302      	adds	r3, #2
    7628:	600b      	str	r3, [r1, #0]
    762a:	e016      	b.n	765a <__hexnan+0xc0>
    762c:	9a00      	ldr	r2, [sp, #0]
    762e:	3501      	adds	r5, #1
    7630:	3201      	adds	r2, #1
    7632:	9200      	str	r2, [sp, #0]
    7634:	2d08      	cmp	r5, #8
    7636:	dd06      	ble.n	7646 <__hexnan+0xac>
    7638:	9b01      	ldr	r3, [sp, #4]
    763a:	429c      	cmp	r4, r3
    763c:	d909      	bls.n	7652 <__hexnan+0xb8>
    763e:	3c04      	subs	r4, #4
    7640:	2300      	movs	r3, #0
    7642:	6023      	str	r3, [r4, #0]
    7644:	2501      	movs	r5, #1
    7646:	6821      	ldr	r1, [r4, #0]
    7648:	220f      	movs	r2, #15
    764a:	010b      	lsls	r3, r1, #4
    764c:	4010      	ands	r0, r2
    764e:	4318      	orrs	r0, r3
    7650:	6020      	str	r0, [r4, #0]
    7652:	9a04      	ldr	r2, [sp, #16]
    7654:	3201      	adds	r2, #1
    7656:	9204      	str	r2, [sp, #16]
    7658:	e7bb      	b.n	75d2 <__hexnan+0x38>
    765a:	9900      	ldr	r1, [sp, #0]
    765c:	2900      	cmp	r1, #0
    765e:	d030      	beq.n	76c2 <__hexnan+0x128>
    7660:	42bc      	cmp	r4, r7
    7662:	d206      	bcs.n	7672 <__hexnan+0xd8>
    7664:	2d07      	cmp	r5, #7
    7666:	dc04      	bgt.n	7672 <__hexnan+0xd8>
    7668:	1c20      	adds	r0, r4, #0
    766a:	1c39      	adds	r1, r7, #0
    766c:	1c2a      	adds	r2, r5, #0
    766e:	f7ff ff82 	bl	7576 <L_shift>
    7672:	9a01      	ldr	r2, [sp, #4]
    7674:	4294      	cmp	r4, r2
    7676:	d90b      	bls.n	7690 <__hexnan+0xf6>
    7678:	1c13      	adds	r3, r2, #0
    767a:	3304      	adds	r3, #4
    767c:	cc02      	ldmia	r4!, {r1}
    767e:	1f1a      	subs	r2, r3, #4
    7680:	6011      	str	r1, [r2, #0]
    7682:	42a6      	cmp	r6, r4
    7684:	d2f9      	bcs.n	767a <__hexnan+0xe0>
    7686:	2200      	movs	r2, #0
    7688:	c304      	stmia	r3!, {r2}
    768a:	429e      	cmp	r6, r3
    768c:	d2fb      	bcs.n	7686 <__hexnan+0xec>
    768e:	e00d      	b.n	76ac <__hexnan+0x112>
    7690:	9b05      	ldr	r3, [sp, #20]
    7692:	2b00      	cmp	r3, #0
    7694:	d00a      	beq.n	76ac <__hexnan+0x112>
    7696:	9a05      	ldr	r2, [sp, #20]
    7698:	9b03      	ldr	r3, [sp, #12]
    769a:	2120      	movs	r1, #32
    769c:	1a89      	subs	r1, r1, r2
    769e:	2201      	movs	r2, #1
    76a0:	3b04      	subs	r3, #4
    76a2:	4252      	negs	r2, r2
    76a4:	40ca      	lsrs	r2, r1
    76a6:	6819      	ldr	r1, [r3, #0]
    76a8:	400a      	ands	r2, r1
    76aa:	601a      	str	r2, [r3, #0]
    76ac:	6832      	ldr	r2, [r6, #0]
    76ae:	2a00      	cmp	r2, #0
    76b0:	d109      	bne.n	76c6 <__hexnan+0x12c>
    76b2:	9b01      	ldr	r3, [sp, #4]
    76b4:	429e      	cmp	r6, r3
    76b6:	d102      	bne.n	76be <__hexnan+0x124>
    76b8:	2301      	movs	r3, #1
    76ba:	6033      	str	r3, [r6, #0]
    76bc:	e003      	b.n	76c6 <__hexnan+0x12c>
    76be:	3e04      	subs	r6, #4
    76c0:	e7f4      	b.n	76ac <__hexnan+0x112>
    76c2:	2004      	movs	r0, #4
    76c4:	e000      	b.n	76c8 <__hexnan+0x12e>
    76c6:	2005      	movs	r0, #5
    76c8:	b009      	add	sp, #36	; 0x24
    76ca:	bdf0      	pop	{r4, r5, r6, r7, pc}

000076cc <_localeconv_r>:
    76cc:	4800      	ldr	r0, [pc, #0]	; (76d0 <_localeconv_r+0x4>)
    76ce:	4770      	bx	lr
    76d0:	20000078 	.word	0x20000078

000076d4 <__smakebuf_r>:
    76d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    76d6:	898b      	ldrh	r3, [r1, #12]
    76d8:	b091      	sub	sp, #68	; 0x44
    76da:	1c05      	adds	r5, r0, #0
    76dc:	1c0c      	adds	r4, r1, #0
    76de:	079a      	lsls	r2, r3, #30
    76e0:	d425      	bmi.n	772e <__smakebuf_r+0x5a>
    76e2:	230e      	movs	r3, #14
    76e4:	5ec9      	ldrsh	r1, [r1, r3]
    76e6:	2900      	cmp	r1, #0
    76e8:	da06      	bge.n	76f8 <__smakebuf_r+0x24>
    76ea:	89a7      	ldrh	r7, [r4, #12]
    76ec:	2380      	movs	r3, #128	; 0x80
    76ee:	401f      	ands	r7, r3
    76f0:	d00f      	beq.n	7712 <__smakebuf_r+0x3e>
    76f2:	2700      	movs	r7, #0
    76f4:	2640      	movs	r6, #64	; 0x40
    76f6:	e00e      	b.n	7716 <__smakebuf_r+0x42>
    76f8:	aa01      	add	r2, sp, #4
    76fa:	f000 fd93 	bl	8224 <_fstat_r>
    76fe:	2800      	cmp	r0, #0
    7700:	dbf3      	blt.n	76ea <__smakebuf_r+0x16>
    7702:	9b02      	ldr	r3, [sp, #8]
    7704:	27f0      	movs	r7, #240	; 0xf0
    7706:	023f      	lsls	r7, r7, #8
    7708:	4a18      	ldr	r2, [pc, #96]	; (776c <__smakebuf_r+0x98>)
    770a:	401f      	ands	r7, r3
    770c:	18bf      	adds	r7, r7, r2
    770e:	427b      	negs	r3, r7
    7710:	415f      	adcs	r7, r3
    7712:	2680      	movs	r6, #128	; 0x80
    7714:	00f6      	lsls	r6, r6, #3
    7716:	1c28      	adds	r0, r5, #0
    7718:	1c31      	adds	r1, r6, #0
    771a:	f000 fc95 	bl	8048 <_malloc_r>
    771e:	2800      	cmp	r0, #0
    7720:	d10c      	bne.n	773c <__smakebuf_r+0x68>
    7722:	89a3      	ldrh	r3, [r4, #12]
    7724:	059a      	lsls	r2, r3, #22
    7726:	d41f      	bmi.n	7768 <__smakebuf_r+0x94>
    7728:	2202      	movs	r2, #2
    772a:	4313      	orrs	r3, r2
    772c:	81a3      	strh	r3, [r4, #12]
    772e:	1c23      	adds	r3, r4, #0
    7730:	3347      	adds	r3, #71	; 0x47
    7732:	6023      	str	r3, [r4, #0]
    7734:	6123      	str	r3, [r4, #16]
    7736:	2301      	movs	r3, #1
    7738:	6163      	str	r3, [r4, #20]
    773a:	e015      	b.n	7768 <__smakebuf_r+0x94>
    773c:	4b0c      	ldr	r3, [pc, #48]	; (7770 <__smakebuf_r+0x9c>)
    773e:	2280      	movs	r2, #128	; 0x80
    7740:	62ab      	str	r3, [r5, #40]	; 0x28
    7742:	89a3      	ldrh	r3, [r4, #12]
    7744:	6020      	str	r0, [r4, #0]
    7746:	4313      	orrs	r3, r2
    7748:	81a3      	strh	r3, [r4, #12]
    774a:	6120      	str	r0, [r4, #16]
    774c:	6166      	str	r6, [r4, #20]
    774e:	2f00      	cmp	r7, #0
    7750:	d00a      	beq.n	7768 <__smakebuf_r+0x94>
    7752:	230e      	movs	r3, #14
    7754:	5ee1      	ldrsh	r1, [r4, r3]
    7756:	1c28      	adds	r0, r5, #0
    7758:	f000 fd76 	bl	8248 <_isatty_r>
    775c:	2800      	cmp	r0, #0
    775e:	d003      	beq.n	7768 <__smakebuf_r+0x94>
    7760:	89a3      	ldrh	r3, [r4, #12]
    7762:	2201      	movs	r2, #1
    7764:	4313      	orrs	r3, r2
    7766:	81a3      	strh	r3, [r4, #12]
    7768:	b011      	add	sp, #68	; 0x44
    776a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    776c:	ffffe000 	.word	0xffffe000
    7770:	00006f1d 	.word	0x00006f1d

00007774 <malloc>:
    7774:	b508      	push	{r3, lr}
    7776:	4b03      	ldr	r3, [pc, #12]	; (7784 <malloc+0x10>)
    7778:	1c01      	adds	r1, r0, #0
    777a:	6818      	ldr	r0, [r3, #0]
    777c:	f000 fc64 	bl	8048 <_malloc_r>
    7780:	bd08      	pop	{r3, pc}
    7782:	46c0      	nop			; (mov r8, r8)
    7784:	20000070 	.word	0x20000070

00007788 <memchr>:
    7788:	b2c9      	uxtb	r1, r1
    778a:	1882      	adds	r2, r0, r2
    778c:	4290      	cmp	r0, r2
    778e:	d004      	beq.n	779a <memchr+0x12>
    7790:	7803      	ldrb	r3, [r0, #0]
    7792:	428b      	cmp	r3, r1
    7794:	d002      	beq.n	779c <memchr+0x14>
    7796:	3001      	adds	r0, #1
    7798:	e7f8      	b.n	778c <memchr+0x4>
    779a:	2000      	movs	r0, #0
    779c:	4770      	bx	lr

0000779e <_Balloc>:
    779e:	b570      	push	{r4, r5, r6, lr}
    77a0:	6a45      	ldr	r5, [r0, #36]	; 0x24
    77a2:	1c04      	adds	r4, r0, #0
    77a4:	1c0e      	adds	r6, r1, #0
    77a6:	2d00      	cmp	r5, #0
    77a8:	d107      	bne.n	77ba <_Balloc+0x1c>
    77aa:	2010      	movs	r0, #16
    77ac:	f7ff ffe2 	bl	7774 <malloc>
    77b0:	6260      	str	r0, [r4, #36]	; 0x24
    77b2:	6045      	str	r5, [r0, #4]
    77b4:	6085      	str	r5, [r0, #8]
    77b6:	6005      	str	r5, [r0, #0]
    77b8:	60c5      	str	r5, [r0, #12]
    77ba:	6a65      	ldr	r5, [r4, #36]	; 0x24
    77bc:	68eb      	ldr	r3, [r5, #12]
    77be:	2b00      	cmp	r3, #0
    77c0:	d009      	beq.n	77d6 <_Balloc+0x38>
    77c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
    77c4:	00b2      	lsls	r2, r6, #2
    77c6:	68db      	ldr	r3, [r3, #12]
    77c8:	189a      	adds	r2, r3, r2
    77ca:	6810      	ldr	r0, [r2, #0]
    77cc:	2800      	cmp	r0, #0
    77ce:	d00e      	beq.n	77ee <_Balloc+0x50>
    77d0:	6803      	ldr	r3, [r0, #0]
    77d2:	6013      	str	r3, [r2, #0]
    77d4:	e017      	b.n	7806 <_Balloc+0x68>
    77d6:	1c20      	adds	r0, r4, #0
    77d8:	2104      	movs	r1, #4
    77da:	2221      	movs	r2, #33	; 0x21
    77dc:	f000 fbde 	bl	7f9c <_calloc_r>
    77e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    77e2:	60e8      	str	r0, [r5, #12]
    77e4:	68db      	ldr	r3, [r3, #12]
    77e6:	2b00      	cmp	r3, #0
    77e8:	d1eb      	bne.n	77c2 <_Balloc+0x24>
    77ea:	2000      	movs	r0, #0
    77ec:	e00e      	b.n	780c <_Balloc+0x6e>
    77ee:	2101      	movs	r1, #1
    77f0:	1c0d      	adds	r5, r1, #0
    77f2:	40b5      	lsls	r5, r6
    77f4:	1d6a      	adds	r2, r5, #5
    77f6:	0092      	lsls	r2, r2, #2
    77f8:	1c20      	adds	r0, r4, #0
    77fa:	f000 fbcf 	bl	7f9c <_calloc_r>
    77fe:	2800      	cmp	r0, #0
    7800:	d0f3      	beq.n	77ea <_Balloc+0x4c>
    7802:	6046      	str	r6, [r0, #4]
    7804:	6085      	str	r5, [r0, #8]
    7806:	2200      	movs	r2, #0
    7808:	6102      	str	r2, [r0, #16]
    780a:	60c2      	str	r2, [r0, #12]
    780c:	bd70      	pop	{r4, r5, r6, pc}

0000780e <_Bfree>:
    780e:	b570      	push	{r4, r5, r6, lr}
    7810:	6a44      	ldr	r4, [r0, #36]	; 0x24
    7812:	1c06      	adds	r6, r0, #0
    7814:	1c0d      	adds	r5, r1, #0
    7816:	2c00      	cmp	r4, #0
    7818:	d107      	bne.n	782a <_Bfree+0x1c>
    781a:	2010      	movs	r0, #16
    781c:	f7ff ffaa 	bl	7774 <malloc>
    7820:	6270      	str	r0, [r6, #36]	; 0x24
    7822:	6044      	str	r4, [r0, #4]
    7824:	6084      	str	r4, [r0, #8]
    7826:	6004      	str	r4, [r0, #0]
    7828:	60c4      	str	r4, [r0, #12]
    782a:	2d00      	cmp	r5, #0
    782c:	d007      	beq.n	783e <_Bfree+0x30>
    782e:	6a72      	ldr	r2, [r6, #36]	; 0x24
    7830:	6869      	ldr	r1, [r5, #4]
    7832:	68d2      	ldr	r2, [r2, #12]
    7834:	008b      	lsls	r3, r1, #2
    7836:	18d3      	adds	r3, r2, r3
    7838:	681a      	ldr	r2, [r3, #0]
    783a:	602a      	str	r2, [r5, #0]
    783c:	601d      	str	r5, [r3, #0]
    783e:	bd70      	pop	{r4, r5, r6, pc}

00007840 <__multadd>:
    7840:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7842:	1c0c      	adds	r4, r1, #0
    7844:	1c1e      	adds	r6, r3, #0
    7846:	690d      	ldr	r5, [r1, #16]
    7848:	1c07      	adds	r7, r0, #0
    784a:	3114      	adds	r1, #20
    784c:	2300      	movs	r3, #0
    784e:	6808      	ldr	r0, [r1, #0]
    7850:	3301      	adds	r3, #1
    7852:	b280      	uxth	r0, r0
    7854:	4350      	muls	r0, r2
    7856:	1980      	adds	r0, r0, r6
    7858:	4684      	mov	ip, r0
    785a:	0c06      	lsrs	r6, r0, #16
    785c:	6808      	ldr	r0, [r1, #0]
    785e:	0c00      	lsrs	r0, r0, #16
    7860:	4350      	muls	r0, r2
    7862:	1830      	adds	r0, r6, r0
    7864:	0c06      	lsrs	r6, r0, #16
    7866:	0400      	lsls	r0, r0, #16
    7868:	9001      	str	r0, [sp, #4]
    786a:	4660      	mov	r0, ip
    786c:	b280      	uxth	r0, r0
    786e:	4684      	mov	ip, r0
    7870:	9801      	ldr	r0, [sp, #4]
    7872:	4484      	add	ip, r0
    7874:	4660      	mov	r0, ip
    7876:	c101      	stmia	r1!, {r0}
    7878:	42ab      	cmp	r3, r5
    787a:	dbe8      	blt.n	784e <__multadd+0xe>
    787c:	2e00      	cmp	r6, #0
    787e:	d01b      	beq.n	78b8 <__multadd+0x78>
    7880:	68a3      	ldr	r3, [r4, #8]
    7882:	429d      	cmp	r5, r3
    7884:	db12      	blt.n	78ac <__multadd+0x6c>
    7886:	6861      	ldr	r1, [r4, #4]
    7888:	1c38      	adds	r0, r7, #0
    788a:	3101      	adds	r1, #1
    788c:	f7ff ff87 	bl	779e <_Balloc>
    7890:	6922      	ldr	r2, [r4, #16]
    7892:	1c21      	adds	r1, r4, #0
    7894:	3202      	adds	r2, #2
    7896:	9001      	str	r0, [sp, #4]
    7898:	310c      	adds	r1, #12
    789a:	0092      	lsls	r2, r2, #2
    789c:	300c      	adds	r0, #12
    789e:	f7fc fdeb 	bl	4478 <memcpy>
    78a2:	1c21      	adds	r1, r4, #0
    78a4:	1c38      	adds	r0, r7, #0
    78a6:	f7ff ffb2 	bl	780e <_Bfree>
    78aa:	9c01      	ldr	r4, [sp, #4]
    78ac:	1d2b      	adds	r3, r5, #4
    78ae:	009b      	lsls	r3, r3, #2
    78b0:	18e3      	adds	r3, r4, r3
    78b2:	3501      	adds	r5, #1
    78b4:	605e      	str	r6, [r3, #4]
    78b6:	6125      	str	r5, [r4, #16]
    78b8:	1c20      	adds	r0, r4, #0
    78ba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

000078bc <__s2b>:
    78bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    78be:	1c06      	adds	r6, r0, #0
    78c0:	1c18      	adds	r0, r3, #0
    78c2:	1c0f      	adds	r7, r1, #0
    78c4:	3008      	adds	r0, #8
    78c6:	2109      	movs	r1, #9
    78c8:	9301      	str	r3, [sp, #4]
    78ca:	1c14      	adds	r4, r2, #0
    78cc:	f000 fd4e 	bl	836c <__aeabi_idiv>
    78d0:	2301      	movs	r3, #1
    78d2:	2100      	movs	r1, #0
    78d4:	4298      	cmp	r0, r3
    78d6:	dd02      	ble.n	78de <__s2b+0x22>
    78d8:	005b      	lsls	r3, r3, #1
    78da:	3101      	adds	r1, #1
    78dc:	e7fa      	b.n	78d4 <__s2b+0x18>
    78de:	1c30      	adds	r0, r6, #0
    78e0:	f7ff ff5d 	bl	779e <_Balloc>
    78e4:	9b08      	ldr	r3, [sp, #32]
    78e6:	1c01      	adds	r1, r0, #0
    78e8:	6143      	str	r3, [r0, #20]
    78ea:	2301      	movs	r3, #1
    78ec:	6103      	str	r3, [r0, #16]
    78ee:	2c09      	cmp	r4, #9
    78f0:	dd12      	ble.n	7918 <__s2b+0x5c>
    78f2:	1c3b      	adds	r3, r7, #0
    78f4:	3309      	adds	r3, #9
    78f6:	9300      	str	r3, [sp, #0]
    78f8:	1c1d      	adds	r5, r3, #0
    78fa:	193f      	adds	r7, r7, r4
    78fc:	782b      	ldrb	r3, [r5, #0]
    78fe:	1c30      	adds	r0, r6, #0
    7900:	3b30      	subs	r3, #48	; 0x30
    7902:	220a      	movs	r2, #10
    7904:	f7ff ff9c 	bl	7840 <__multadd>
    7908:	3501      	adds	r5, #1
    790a:	1c01      	adds	r1, r0, #0
    790c:	42bd      	cmp	r5, r7
    790e:	d1f5      	bne.n	78fc <__s2b+0x40>
    7910:	9b00      	ldr	r3, [sp, #0]
    7912:	191f      	adds	r7, r3, r4
    7914:	3f08      	subs	r7, #8
    7916:	e001      	b.n	791c <__s2b+0x60>
    7918:	370a      	adds	r7, #10
    791a:	2409      	movs	r4, #9
    791c:	1c25      	adds	r5, r4, #0
    791e:	9b01      	ldr	r3, [sp, #4]
    7920:	429d      	cmp	r5, r3
    7922:	da09      	bge.n	7938 <__s2b+0x7c>
    7924:	1b3b      	subs	r3, r7, r4
    7926:	5d5b      	ldrb	r3, [r3, r5]
    7928:	1c30      	adds	r0, r6, #0
    792a:	3b30      	subs	r3, #48	; 0x30
    792c:	220a      	movs	r2, #10
    792e:	f7ff ff87 	bl	7840 <__multadd>
    7932:	3501      	adds	r5, #1
    7934:	1c01      	adds	r1, r0, #0
    7936:	e7f2      	b.n	791e <__s2b+0x62>
    7938:	1c08      	adds	r0, r1, #0
    793a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0000793c <__hi0bits>:
    793c:	2200      	movs	r2, #0
    793e:	1c03      	adds	r3, r0, #0
    7940:	0c01      	lsrs	r1, r0, #16
    7942:	4291      	cmp	r1, r2
    7944:	d101      	bne.n	794a <__hi0bits+0xe>
    7946:	0403      	lsls	r3, r0, #16
    7948:	2210      	movs	r2, #16
    794a:	0e19      	lsrs	r1, r3, #24
    794c:	d101      	bne.n	7952 <__hi0bits+0x16>
    794e:	3208      	adds	r2, #8
    7950:	021b      	lsls	r3, r3, #8
    7952:	0f19      	lsrs	r1, r3, #28
    7954:	d101      	bne.n	795a <__hi0bits+0x1e>
    7956:	3204      	adds	r2, #4
    7958:	011b      	lsls	r3, r3, #4
    795a:	0f99      	lsrs	r1, r3, #30
    795c:	d101      	bne.n	7962 <__hi0bits+0x26>
    795e:	3202      	adds	r2, #2
    7960:	009b      	lsls	r3, r3, #2
    7962:	2b00      	cmp	r3, #0
    7964:	db04      	blt.n	7970 <__hi0bits+0x34>
    7966:	2020      	movs	r0, #32
    7968:	0059      	lsls	r1, r3, #1
    796a:	d502      	bpl.n	7972 <__hi0bits+0x36>
    796c:	1c50      	adds	r0, r2, #1
    796e:	e000      	b.n	7972 <__hi0bits+0x36>
    7970:	1c10      	adds	r0, r2, #0
    7972:	4770      	bx	lr

00007974 <__lo0bits>:
    7974:	6803      	ldr	r3, [r0, #0]
    7976:	2207      	movs	r2, #7
    7978:	1c01      	adds	r1, r0, #0
    797a:	401a      	ands	r2, r3
    797c:	d00b      	beq.n	7996 <__lo0bits+0x22>
    797e:	2201      	movs	r2, #1
    7980:	2000      	movs	r0, #0
    7982:	4213      	tst	r3, r2
    7984:	d122      	bne.n	79cc <__lo0bits+0x58>
    7986:	2002      	movs	r0, #2
    7988:	4203      	tst	r3, r0
    798a:	d001      	beq.n	7990 <__lo0bits+0x1c>
    798c:	40d3      	lsrs	r3, r2
    798e:	e01b      	b.n	79c8 <__lo0bits+0x54>
    7990:	089b      	lsrs	r3, r3, #2
    7992:	600b      	str	r3, [r1, #0]
    7994:	e01a      	b.n	79cc <__lo0bits+0x58>
    7996:	b298      	uxth	r0, r3
    7998:	2800      	cmp	r0, #0
    799a:	d101      	bne.n	79a0 <__lo0bits+0x2c>
    799c:	0c1b      	lsrs	r3, r3, #16
    799e:	2210      	movs	r2, #16
    79a0:	b2d8      	uxtb	r0, r3
    79a2:	2800      	cmp	r0, #0
    79a4:	d101      	bne.n	79aa <__lo0bits+0x36>
    79a6:	3208      	adds	r2, #8
    79a8:	0a1b      	lsrs	r3, r3, #8
    79aa:	0718      	lsls	r0, r3, #28
    79ac:	d101      	bne.n	79b2 <__lo0bits+0x3e>
    79ae:	3204      	adds	r2, #4
    79b0:	091b      	lsrs	r3, r3, #4
    79b2:	0798      	lsls	r0, r3, #30
    79b4:	d101      	bne.n	79ba <__lo0bits+0x46>
    79b6:	3202      	adds	r2, #2
    79b8:	089b      	lsrs	r3, r3, #2
    79ba:	07d8      	lsls	r0, r3, #31
    79bc:	d404      	bmi.n	79c8 <__lo0bits+0x54>
    79be:	085b      	lsrs	r3, r3, #1
    79c0:	2020      	movs	r0, #32
    79c2:	2b00      	cmp	r3, #0
    79c4:	d002      	beq.n	79cc <__lo0bits+0x58>
    79c6:	3201      	adds	r2, #1
    79c8:	600b      	str	r3, [r1, #0]
    79ca:	1c10      	adds	r0, r2, #0
    79cc:	4770      	bx	lr

000079ce <__i2b>:
    79ce:	b510      	push	{r4, lr}
    79d0:	1c0c      	adds	r4, r1, #0
    79d2:	2101      	movs	r1, #1
    79d4:	f7ff fee3 	bl	779e <_Balloc>
    79d8:	2301      	movs	r3, #1
    79da:	6144      	str	r4, [r0, #20]
    79dc:	6103      	str	r3, [r0, #16]
    79de:	bd10      	pop	{r4, pc}

000079e0 <__multiply>:
    79e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    79e2:	1c0c      	adds	r4, r1, #0
    79e4:	1c15      	adds	r5, r2, #0
    79e6:	6909      	ldr	r1, [r1, #16]
    79e8:	6912      	ldr	r2, [r2, #16]
    79ea:	b08b      	sub	sp, #44	; 0x2c
    79ec:	4291      	cmp	r1, r2
    79ee:	da02      	bge.n	79f6 <__multiply+0x16>
    79f0:	1c23      	adds	r3, r4, #0
    79f2:	1c2c      	adds	r4, r5, #0
    79f4:	1c1d      	adds	r5, r3, #0
    79f6:	6927      	ldr	r7, [r4, #16]
    79f8:	692e      	ldr	r6, [r5, #16]
    79fa:	68a2      	ldr	r2, [r4, #8]
    79fc:	19bb      	adds	r3, r7, r6
    79fe:	6861      	ldr	r1, [r4, #4]
    7a00:	9302      	str	r3, [sp, #8]
    7a02:	4293      	cmp	r3, r2
    7a04:	dd00      	ble.n	7a08 <__multiply+0x28>
    7a06:	3101      	adds	r1, #1
    7a08:	f7ff fec9 	bl	779e <_Balloc>
    7a0c:	1c03      	adds	r3, r0, #0
    7a0e:	9003      	str	r0, [sp, #12]
    7a10:	9802      	ldr	r0, [sp, #8]
    7a12:	3314      	adds	r3, #20
    7a14:	0082      	lsls	r2, r0, #2
    7a16:	189a      	adds	r2, r3, r2
    7a18:	1c19      	adds	r1, r3, #0
    7a1a:	4291      	cmp	r1, r2
    7a1c:	d202      	bcs.n	7a24 <__multiply+0x44>
    7a1e:	2000      	movs	r0, #0
    7a20:	c101      	stmia	r1!, {r0}
    7a22:	e7fa      	b.n	7a1a <__multiply+0x3a>
    7a24:	3514      	adds	r5, #20
    7a26:	3414      	adds	r4, #20
    7a28:	00bf      	lsls	r7, r7, #2
    7a2a:	46ac      	mov	ip, r5
    7a2c:	00b6      	lsls	r6, r6, #2
    7a2e:	19e7      	adds	r7, r4, r7
    7a30:	4466      	add	r6, ip
    7a32:	9404      	str	r4, [sp, #16]
    7a34:	9707      	str	r7, [sp, #28]
    7a36:	9609      	str	r6, [sp, #36]	; 0x24
    7a38:	9e09      	ldr	r6, [sp, #36]	; 0x24
    7a3a:	45b4      	cmp	ip, r6
    7a3c:	d256      	bcs.n	7aec <__multiply+0x10c>
    7a3e:	4665      	mov	r5, ip
    7a40:	882d      	ldrh	r5, [r5, #0]
    7a42:	9505      	str	r5, [sp, #20]
    7a44:	2d00      	cmp	r5, #0
    7a46:	d01f      	beq.n	7a88 <__multiply+0xa8>
    7a48:	9c04      	ldr	r4, [sp, #16]
    7a4a:	1c19      	adds	r1, r3, #0
    7a4c:	2000      	movs	r0, #0
    7a4e:	680f      	ldr	r7, [r1, #0]
    7a50:	cc40      	ldmia	r4!, {r6}
    7a52:	b2bf      	uxth	r7, r7
    7a54:	9d05      	ldr	r5, [sp, #20]
    7a56:	9706      	str	r7, [sp, #24]
    7a58:	b2b7      	uxth	r7, r6
    7a5a:	436f      	muls	r7, r5
    7a5c:	9d06      	ldr	r5, [sp, #24]
    7a5e:	0c36      	lsrs	r6, r6, #16
    7a60:	19ef      	adds	r7, r5, r7
    7a62:	183f      	adds	r7, r7, r0
    7a64:	6808      	ldr	r0, [r1, #0]
    7a66:	9108      	str	r1, [sp, #32]
    7a68:	0c05      	lsrs	r5, r0, #16
    7a6a:	9805      	ldr	r0, [sp, #20]
    7a6c:	4346      	muls	r6, r0
    7a6e:	0c38      	lsrs	r0, r7, #16
    7a70:	19ad      	adds	r5, r5, r6
    7a72:	182d      	adds	r5, r5, r0
    7a74:	0c28      	lsrs	r0, r5, #16
    7a76:	b2bf      	uxth	r7, r7
    7a78:	042d      	lsls	r5, r5, #16
    7a7a:	433d      	orrs	r5, r7
    7a7c:	c120      	stmia	r1!, {r5}
    7a7e:	9d07      	ldr	r5, [sp, #28]
    7a80:	42ac      	cmp	r4, r5
    7a82:	d3e4      	bcc.n	7a4e <__multiply+0x6e>
    7a84:	9e08      	ldr	r6, [sp, #32]
    7a86:	6070      	str	r0, [r6, #4]
    7a88:	4667      	mov	r7, ip
    7a8a:	887d      	ldrh	r5, [r7, #2]
    7a8c:	2d00      	cmp	r5, #0
    7a8e:	d022      	beq.n	7ad6 <__multiply+0xf6>
    7a90:	2600      	movs	r6, #0
    7a92:	6818      	ldr	r0, [r3, #0]
    7a94:	9c04      	ldr	r4, [sp, #16]
    7a96:	1c19      	adds	r1, r3, #0
    7a98:	9601      	str	r6, [sp, #4]
    7a9a:	8827      	ldrh	r7, [r4, #0]
    7a9c:	b280      	uxth	r0, r0
    7a9e:	436f      	muls	r7, r5
    7aa0:	9706      	str	r7, [sp, #24]
    7aa2:	9e06      	ldr	r6, [sp, #24]
    7aa4:	884f      	ldrh	r7, [r1, #2]
    7aa6:	9105      	str	r1, [sp, #20]
    7aa8:	19f6      	adds	r6, r6, r7
    7aaa:	9f01      	ldr	r7, [sp, #4]
    7aac:	19f7      	adds	r7, r6, r7
    7aae:	9706      	str	r7, [sp, #24]
    7ab0:	043f      	lsls	r7, r7, #16
    7ab2:	4338      	orrs	r0, r7
    7ab4:	6008      	str	r0, [r1, #0]
    7ab6:	cc01      	ldmia	r4!, {r0}
    7ab8:	888f      	ldrh	r7, [r1, #4]
    7aba:	0c00      	lsrs	r0, r0, #16
    7abc:	4368      	muls	r0, r5
    7abe:	19c0      	adds	r0, r0, r7
    7ac0:	9f06      	ldr	r7, [sp, #24]
    7ac2:	3104      	adds	r1, #4
    7ac4:	0c3e      	lsrs	r6, r7, #16
    7ac6:	1980      	adds	r0, r0, r6
    7ac8:	9f07      	ldr	r7, [sp, #28]
    7aca:	0c06      	lsrs	r6, r0, #16
    7acc:	9601      	str	r6, [sp, #4]
    7ace:	42a7      	cmp	r7, r4
    7ad0:	d8e3      	bhi.n	7a9a <__multiply+0xba>
    7ad2:	9905      	ldr	r1, [sp, #20]
    7ad4:	6048      	str	r0, [r1, #4]
    7ad6:	2504      	movs	r5, #4
    7ad8:	44ac      	add	ip, r5
    7ada:	195b      	adds	r3, r3, r5
    7adc:	e7ac      	b.n	7a38 <__multiply+0x58>
    7ade:	3a04      	subs	r2, #4
    7ae0:	6810      	ldr	r0, [r2, #0]
    7ae2:	2800      	cmp	r0, #0
    7ae4:	d105      	bne.n	7af2 <__multiply+0x112>
    7ae6:	9f02      	ldr	r7, [sp, #8]
    7ae8:	3f01      	subs	r7, #1
    7aea:	9702      	str	r7, [sp, #8]
    7aec:	9d02      	ldr	r5, [sp, #8]
    7aee:	2d00      	cmp	r5, #0
    7af0:	dcf5      	bgt.n	7ade <__multiply+0xfe>
    7af2:	9f03      	ldr	r7, [sp, #12]
    7af4:	9e02      	ldr	r6, [sp, #8]
    7af6:	1c38      	adds	r0, r7, #0
    7af8:	613e      	str	r6, [r7, #16]
    7afa:	b00b      	add	sp, #44	; 0x2c
    7afc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00007b00 <__pow5mult>:
    7b00:	2303      	movs	r3, #3
    7b02:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7b04:	4013      	ands	r3, r2
    7b06:	1c05      	adds	r5, r0, #0
    7b08:	1c0e      	adds	r6, r1, #0
    7b0a:	1c14      	adds	r4, r2, #0
    7b0c:	2b00      	cmp	r3, #0
    7b0e:	d007      	beq.n	7b20 <__pow5mult+0x20>
    7b10:	4a22      	ldr	r2, [pc, #136]	; (7b9c <__pow5mult+0x9c>)
    7b12:	3b01      	subs	r3, #1
    7b14:	009b      	lsls	r3, r3, #2
    7b16:	589a      	ldr	r2, [r3, r2]
    7b18:	2300      	movs	r3, #0
    7b1a:	f7ff fe91 	bl	7840 <__multadd>
    7b1e:	1c06      	adds	r6, r0, #0
    7b20:	10a4      	asrs	r4, r4, #2
    7b22:	9401      	str	r4, [sp, #4]
    7b24:	d037      	beq.n	7b96 <__pow5mult+0x96>
    7b26:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    7b28:	2c00      	cmp	r4, #0
    7b2a:	d107      	bne.n	7b3c <__pow5mult+0x3c>
    7b2c:	2010      	movs	r0, #16
    7b2e:	f7ff fe21 	bl	7774 <malloc>
    7b32:	6268      	str	r0, [r5, #36]	; 0x24
    7b34:	6044      	str	r4, [r0, #4]
    7b36:	6084      	str	r4, [r0, #8]
    7b38:	6004      	str	r4, [r0, #0]
    7b3a:	60c4      	str	r4, [r0, #12]
    7b3c:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    7b3e:	68bc      	ldr	r4, [r7, #8]
    7b40:	2c00      	cmp	r4, #0
    7b42:	d110      	bne.n	7b66 <__pow5mult+0x66>
    7b44:	1c28      	adds	r0, r5, #0
    7b46:	4916      	ldr	r1, [pc, #88]	; (7ba0 <__pow5mult+0xa0>)
    7b48:	f7ff ff41 	bl	79ce <__i2b>
    7b4c:	2300      	movs	r3, #0
    7b4e:	60b8      	str	r0, [r7, #8]
    7b50:	1c04      	adds	r4, r0, #0
    7b52:	6003      	str	r3, [r0, #0]
    7b54:	e007      	b.n	7b66 <__pow5mult+0x66>
    7b56:	9b01      	ldr	r3, [sp, #4]
    7b58:	105b      	asrs	r3, r3, #1
    7b5a:	9301      	str	r3, [sp, #4]
    7b5c:	d01b      	beq.n	7b96 <__pow5mult+0x96>
    7b5e:	6820      	ldr	r0, [r4, #0]
    7b60:	2800      	cmp	r0, #0
    7b62:	d00f      	beq.n	7b84 <__pow5mult+0x84>
    7b64:	1c04      	adds	r4, r0, #0
    7b66:	9b01      	ldr	r3, [sp, #4]
    7b68:	07db      	lsls	r3, r3, #31
    7b6a:	d5f4      	bpl.n	7b56 <__pow5mult+0x56>
    7b6c:	1c31      	adds	r1, r6, #0
    7b6e:	1c22      	adds	r2, r4, #0
    7b70:	1c28      	adds	r0, r5, #0
    7b72:	f7ff ff35 	bl	79e0 <__multiply>
    7b76:	1c31      	adds	r1, r6, #0
    7b78:	1c07      	adds	r7, r0, #0
    7b7a:	1c28      	adds	r0, r5, #0
    7b7c:	f7ff fe47 	bl	780e <_Bfree>
    7b80:	1c3e      	adds	r6, r7, #0
    7b82:	e7e8      	b.n	7b56 <__pow5mult+0x56>
    7b84:	1c28      	adds	r0, r5, #0
    7b86:	1c21      	adds	r1, r4, #0
    7b88:	1c22      	adds	r2, r4, #0
    7b8a:	f7ff ff29 	bl	79e0 <__multiply>
    7b8e:	2300      	movs	r3, #0
    7b90:	6020      	str	r0, [r4, #0]
    7b92:	6003      	str	r3, [r0, #0]
    7b94:	e7e6      	b.n	7b64 <__pow5mult+0x64>
    7b96:	1c30      	adds	r0, r6, #0
    7b98:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    7b9a:	46c0      	nop			; (mov r8, r8)
    7b9c:	0000bb30 	.word	0x0000bb30
    7ba0:	00000271 	.word	0x00000271

00007ba4 <__lshift>:
    7ba4:	b5f0      	push	{r4, r5, r6, r7, lr}
    7ba6:	1c0c      	adds	r4, r1, #0
    7ba8:	b085      	sub	sp, #20
    7baa:	9003      	str	r0, [sp, #12]
    7bac:	6920      	ldr	r0, [r4, #16]
    7bae:	1155      	asrs	r5, r2, #5
    7bb0:	1828      	adds	r0, r5, r0
    7bb2:	9002      	str	r0, [sp, #8]
    7bb4:	6849      	ldr	r1, [r1, #4]
    7bb6:	3001      	adds	r0, #1
    7bb8:	68a3      	ldr	r3, [r4, #8]
    7bba:	1c17      	adds	r7, r2, #0
    7bbc:	9000      	str	r0, [sp, #0]
    7bbe:	9a00      	ldr	r2, [sp, #0]
    7bc0:	429a      	cmp	r2, r3
    7bc2:	dd02      	ble.n	7bca <__lshift+0x26>
    7bc4:	3101      	adds	r1, #1
    7bc6:	005b      	lsls	r3, r3, #1
    7bc8:	e7f9      	b.n	7bbe <__lshift+0x1a>
    7bca:	9803      	ldr	r0, [sp, #12]
    7bcc:	f7ff fde7 	bl	779e <_Balloc>
    7bd0:	1c02      	adds	r2, r0, #0
    7bd2:	1c06      	adds	r6, r0, #0
    7bd4:	3214      	adds	r2, #20
    7bd6:	2300      	movs	r3, #0
    7bd8:	42ab      	cmp	r3, r5
    7bda:	da04      	bge.n	7be6 <__lshift+0x42>
    7bdc:	0099      	lsls	r1, r3, #2
    7bde:	2000      	movs	r0, #0
    7be0:	5050      	str	r0, [r2, r1]
    7be2:	3301      	adds	r3, #1
    7be4:	e7f8      	b.n	7bd8 <__lshift+0x34>
    7be6:	43eb      	mvns	r3, r5
    7be8:	17db      	asrs	r3, r3, #31
    7bea:	401d      	ands	r5, r3
    7bec:	00ad      	lsls	r5, r5, #2
    7bee:	6920      	ldr	r0, [r4, #16]
    7bf0:	1955      	adds	r5, r2, r5
    7bf2:	1c22      	adds	r2, r4, #0
    7bf4:	3214      	adds	r2, #20
    7bf6:	0083      	lsls	r3, r0, #2
    7bf8:	189b      	adds	r3, r3, r2
    7bfa:	469c      	mov	ip, r3
    7bfc:	231f      	movs	r3, #31
    7bfe:	401f      	ands	r7, r3
    7c00:	d014      	beq.n	7c2c <__lshift+0x88>
    7c02:	2320      	movs	r3, #32
    7c04:	1bdb      	subs	r3, r3, r7
    7c06:	9301      	str	r3, [sp, #4]
    7c08:	2300      	movs	r3, #0
    7c0a:	6810      	ldr	r0, [r2, #0]
    7c0c:	1c29      	adds	r1, r5, #0
    7c0e:	40b8      	lsls	r0, r7
    7c10:	4303      	orrs	r3, r0
    7c12:	c508      	stmia	r5!, {r3}
    7c14:	ca08      	ldmia	r2!, {r3}
    7c16:	9801      	ldr	r0, [sp, #4]
    7c18:	40c3      	lsrs	r3, r0
    7c1a:	4594      	cmp	ip, r2
    7c1c:	d8f5      	bhi.n	7c0a <__lshift+0x66>
    7c1e:	604b      	str	r3, [r1, #4]
    7c20:	2b00      	cmp	r3, #0
    7c22:	d007      	beq.n	7c34 <__lshift+0x90>
    7c24:	9902      	ldr	r1, [sp, #8]
    7c26:	3102      	adds	r1, #2
    7c28:	9100      	str	r1, [sp, #0]
    7c2a:	e003      	b.n	7c34 <__lshift+0x90>
    7c2c:	ca08      	ldmia	r2!, {r3}
    7c2e:	c508      	stmia	r5!, {r3}
    7c30:	4594      	cmp	ip, r2
    7c32:	d8fb      	bhi.n	7c2c <__lshift+0x88>
    7c34:	9b00      	ldr	r3, [sp, #0]
    7c36:	9803      	ldr	r0, [sp, #12]
    7c38:	3b01      	subs	r3, #1
    7c3a:	6133      	str	r3, [r6, #16]
    7c3c:	1c21      	adds	r1, r4, #0
    7c3e:	f7ff fde6 	bl	780e <_Bfree>
    7c42:	1c30      	adds	r0, r6, #0
    7c44:	b005      	add	sp, #20
    7c46:	bdf0      	pop	{r4, r5, r6, r7, pc}

00007c48 <__mcmp>:
    7c48:	b510      	push	{r4, lr}
    7c4a:	6902      	ldr	r2, [r0, #16]
    7c4c:	690c      	ldr	r4, [r1, #16]
    7c4e:	1c03      	adds	r3, r0, #0
    7c50:	1b10      	subs	r0, r2, r4
    7c52:	d113      	bne.n	7c7c <__mcmp+0x34>
    7c54:	1c1a      	adds	r2, r3, #0
    7c56:	00a0      	lsls	r0, r4, #2
    7c58:	3214      	adds	r2, #20
    7c5a:	3114      	adds	r1, #20
    7c5c:	1813      	adds	r3, r2, r0
    7c5e:	1809      	adds	r1, r1, r0
    7c60:	3b04      	subs	r3, #4
    7c62:	3904      	subs	r1, #4
    7c64:	681c      	ldr	r4, [r3, #0]
    7c66:	6808      	ldr	r0, [r1, #0]
    7c68:	4284      	cmp	r4, r0
    7c6a:	d004      	beq.n	7c76 <__mcmp+0x2e>
    7c6c:	4284      	cmp	r4, r0
    7c6e:	4180      	sbcs	r0, r0
    7c70:	2301      	movs	r3, #1
    7c72:	4318      	orrs	r0, r3
    7c74:	e002      	b.n	7c7c <__mcmp+0x34>
    7c76:	4293      	cmp	r3, r2
    7c78:	d8f2      	bhi.n	7c60 <__mcmp+0x18>
    7c7a:	2000      	movs	r0, #0
    7c7c:	bd10      	pop	{r4, pc}

00007c7e <__mdiff>:
    7c7e:	b5f0      	push	{r4, r5, r6, r7, lr}
    7c80:	1c07      	adds	r7, r0, #0
    7c82:	b085      	sub	sp, #20
    7c84:	1c08      	adds	r0, r1, #0
    7c86:	1c0d      	adds	r5, r1, #0
    7c88:	1c11      	adds	r1, r2, #0
    7c8a:	1c14      	adds	r4, r2, #0
    7c8c:	f7ff ffdc 	bl	7c48 <__mcmp>
    7c90:	1e06      	subs	r6, r0, #0
    7c92:	d107      	bne.n	7ca4 <__mdiff+0x26>
    7c94:	1c38      	adds	r0, r7, #0
    7c96:	1c31      	adds	r1, r6, #0
    7c98:	f7ff fd81 	bl	779e <_Balloc>
    7c9c:	2301      	movs	r3, #1
    7c9e:	6103      	str	r3, [r0, #16]
    7ca0:	6146      	str	r6, [r0, #20]
    7ca2:	e050      	b.n	7d46 <__mdiff+0xc8>
    7ca4:	2800      	cmp	r0, #0
    7ca6:	db01      	blt.n	7cac <__mdiff+0x2e>
    7ca8:	2600      	movs	r6, #0
    7caa:	e003      	b.n	7cb4 <__mdiff+0x36>
    7cac:	1c2b      	adds	r3, r5, #0
    7cae:	2601      	movs	r6, #1
    7cb0:	1c25      	adds	r5, r4, #0
    7cb2:	1c1c      	adds	r4, r3, #0
    7cb4:	6869      	ldr	r1, [r5, #4]
    7cb6:	1c38      	adds	r0, r7, #0
    7cb8:	f7ff fd71 	bl	779e <_Balloc>
    7cbc:	692a      	ldr	r2, [r5, #16]
    7cbe:	1c2b      	adds	r3, r5, #0
    7cc0:	3314      	adds	r3, #20
    7cc2:	0091      	lsls	r1, r2, #2
    7cc4:	1859      	adds	r1, r3, r1
    7cc6:	9102      	str	r1, [sp, #8]
    7cc8:	6921      	ldr	r1, [r4, #16]
    7cca:	1c25      	adds	r5, r4, #0
    7ccc:	3514      	adds	r5, #20
    7cce:	0089      	lsls	r1, r1, #2
    7cd0:	1869      	adds	r1, r5, r1
    7cd2:	1c04      	adds	r4, r0, #0
    7cd4:	9103      	str	r1, [sp, #12]
    7cd6:	60c6      	str	r6, [r0, #12]
    7cd8:	3414      	adds	r4, #20
    7cda:	2100      	movs	r1, #0
    7cdc:	cb40      	ldmia	r3!, {r6}
    7cde:	cd80      	ldmia	r5!, {r7}
    7ce0:	46b4      	mov	ip, r6
    7ce2:	b2b6      	uxth	r6, r6
    7ce4:	1871      	adds	r1, r6, r1
    7ce6:	b2be      	uxth	r6, r7
    7ce8:	1b8e      	subs	r6, r1, r6
    7cea:	4661      	mov	r1, ip
    7cec:	9601      	str	r6, [sp, #4]
    7cee:	0c3f      	lsrs	r7, r7, #16
    7cf0:	0c0e      	lsrs	r6, r1, #16
    7cf2:	1bf7      	subs	r7, r6, r7
    7cf4:	9e01      	ldr	r6, [sp, #4]
    7cf6:	3404      	adds	r4, #4
    7cf8:	1431      	asrs	r1, r6, #16
    7cfa:	187f      	adds	r7, r7, r1
    7cfc:	1439      	asrs	r1, r7, #16
    7cfe:	043f      	lsls	r7, r7, #16
    7d00:	9700      	str	r7, [sp, #0]
    7d02:	9f01      	ldr	r7, [sp, #4]
    7d04:	1f26      	subs	r6, r4, #4
    7d06:	46b4      	mov	ip, r6
    7d08:	b2be      	uxth	r6, r7
    7d0a:	9f00      	ldr	r7, [sp, #0]
    7d0c:	4337      	orrs	r7, r6
    7d0e:	4666      	mov	r6, ip
    7d10:	6037      	str	r7, [r6, #0]
    7d12:	9f03      	ldr	r7, [sp, #12]
    7d14:	42bd      	cmp	r5, r7
    7d16:	d3e1      	bcc.n	7cdc <__mdiff+0x5e>
    7d18:	9e02      	ldr	r6, [sp, #8]
    7d1a:	1c25      	adds	r5, r4, #0
    7d1c:	42b3      	cmp	r3, r6
    7d1e:	d20b      	bcs.n	7d38 <__mdiff+0xba>
    7d20:	cb80      	ldmia	r3!, {r7}
    7d22:	b2bd      	uxth	r5, r7
    7d24:	186d      	adds	r5, r5, r1
    7d26:	142e      	asrs	r6, r5, #16
    7d28:	0c3f      	lsrs	r7, r7, #16
    7d2a:	19f6      	adds	r6, r6, r7
    7d2c:	1431      	asrs	r1, r6, #16
    7d2e:	b2ad      	uxth	r5, r5
    7d30:	0436      	lsls	r6, r6, #16
    7d32:	4335      	orrs	r5, r6
    7d34:	c420      	stmia	r4!, {r5}
    7d36:	e7ef      	b.n	7d18 <__mdiff+0x9a>
    7d38:	3d04      	subs	r5, #4
    7d3a:	682f      	ldr	r7, [r5, #0]
    7d3c:	2f00      	cmp	r7, #0
    7d3e:	d101      	bne.n	7d44 <__mdiff+0xc6>
    7d40:	3a01      	subs	r2, #1
    7d42:	e7f9      	b.n	7d38 <__mdiff+0xba>
    7d44:	6102      	str	r2, [r0, #16]
    7d46:	b005      	add	sp, #20
    7d48:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00007d4c <__ulp>:
    7d4c:	4b0e      	ldr	r3, [pc, #56]	; (7d88 <__ulp+0x3c>)
    7d4e:	4a0f      	ldr	r2, [pc, #60]	; (7d8c <__ulp+0x40>)
    7d50:	400b      	ands	r3, r1
    7d52:	189b      	adds	r3, r3, r2
    7d54:	b510      	push	{r4, lr}
    7d56:	2b00      	cmp	r3, #0
    7d58:	dd01      	ble.n	7d5e <__ulp+0x12>
    7d5a:	1c19      	adds	r1, r3, #0
    7d5c:	e009      	b.n	7d72 <__ulp+0x26>
    7d5e:	425b      	negs	r3, r3
    7d60:	151b      	asrs	r3, r3, #20
    7d62:	2000      	movs	r0, #0
    7d64:	2100      	movs	r1, #0
    7d66:	2b13      	cmp	r3, #19
    7d68:	dc05      	bgt.n	7d76 <__ulp+0x2a>
    7d6a:	2280      	movs	r2, #128	; 0x80
    7d6c:	0312      	lsls	r2, r2, #12
    7d6e:	1c11      	adds	r1, r2, #0
    7d70:	4119      	asrs	r1, r3
    7d72:	2000      	movs	r0, #0
    7d74:	e006      	b.n	7d84 <__ulp+0x38>
    7d76:	2201      	movs	r2, #1
    7d78:	2b32      	cmp	r3, #50	; 0x32
    7d7a:	dc02      	bgt.n	7d82 <__ulp+0x36>
    7d7c:	2433      	movs	r4, #51	; 0x33
    7d7e:	1ae3      	subs	r3, r4, r3
    7d80:	409a      	lsls	r2, r3
    7d82:	1c10      	adds	r0, r2, #0
    7d84:	bd10      	pop	{r4, pc}
    7d86:	46c0      	nop			; (mov r8, r8)
    7d88:	7ff00000 	.word	0x7ff00000
    7d8c:	fcc00000 	.word	0xfcc00000

00007d90 <__b2d>:
    7d90:	6903      	ldr	r3, [r0, #16]
    7d92:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7d94:	1c06      	adds	r6, r0, #0
    7d96:	3614      	adds	r6, #20
    7d98:	009b      	lsls	r3, r3, #2
    7d9a:	18f3      	adds	r3, r6, r3
    7d9c:	1c1c      	adds	r4, r3, #0
    7d9e:	3c04      	subs	r4, #4
    7da0:	6825      	ldr	r5, [r4, #0]
    7da2:	1c0f      	adds	r7, r1, #0
    7da4:	1c28      	adds	r0, r5, #0
    7da6:	9301      	str	r3, [sp, #4]
    7da8:	f7ff fdc8 	bl	793c <__hi0bits>
    7dac:	2320      	movs	r3, #32
    7dae:	1a1b      	subs	r3, r3, r0
    7db0:	603b      	str	r3, [r7, #0]
    7db2:	491f      	ldr	r1, [pc, #124]	; (7e30 <__b2d+0xa0>)
    7db4:	280a      	cmp	r0, #10
    7db6:	dc13      	bgt.n	7de0 <__b2d+0x50>
    7db8:	230b      	movs	r3, #11
    7dba:	1a1b      	subs	r3, r3, r0
    7dbc:	1c2f      	adds	r7, r5, #0
    7dbe:	40df      	lsrs	r7, r3
    7dc0:	469c      	mov	ip, r3
    7dc2:	1c0b      	adds	r3, r1, #0
    7dc4:	433b      	orrs	r3, r7
    7dc6:	2100      	movs	r1, #0
    7dc8:	42b4      	cmp	r4, r6
    7dca:	d902      	bls.n	7dd2 <__b2d+0x42>
    7dcc:	9901      	ldr	r1, [sp, #4]
    7dce:	3908      	subs	r1, #8
    7dd0:	6809      	ldr	r1, [r1, #0]
    7dd2:	4664      	mov	r4, ip
    7dd4:	40e1      	lsrs	r1, r4
    7dd6:	3015      	adds	r0, #21
    7dd8:	4085      	lsls	r5, r0
    7dda:	1c0a      	adds	r2, r1, #0
    7ddc:	432a      	orrs	r2, r5
    7dde:	e022      	b.n	7e26 <__b2d+0x96>
    7de0:	2700      	movs	r7, #0
    7de2:	42b4      	cmp	r4, r6
    7de4:	d902      	bls.n	7dec <__b2d+0x5c>
    7de6:	9c01      	ldr	r4, [sp, #4]
    7de8:	3c08      	subs	r4, #8
    7dea:	6827      	ldr	r7, [r4, #0]
    7dec:	230b      	movs	r3, #11
    7dee:	425b      	negs	r3, r3
    7df0:	181b      	adds	r3, r3, r0
    7df2:	469c      	mov	ip, r3
    7df4:	2b00      	cmp	r3, #0
    7df6:	d013      	beq.n	7e20 <__b2d+0x90>
    7df8:	232b      	movs	r3, #43	; 0x2b
    7dfa:	1a18      	subs	r0, r3, r0
    7dfc:	4663      	mov	r3, ip
    7dfe:	409d      	lsls	r5, r3
    7e00:	4329      	orrs	r1, r5
    7e02:	1c3d      	adds	r5, r7, #0
    7e04:	1c0b      	adds	r3, r1, #0
    7e06:	40c5      	lsrs	r5, r0
    7e08:	432b      	orrs	r3, r5
    7e0a:	2100      	movs	r1, #0
    7e0c:	42b4      	cmp	r4, r6
    7e0e:	d901      	bls.n	7e14 <__b2d+0x84>
    7e10:	3c04      	subs	r4, #4
    7e12:	6821      	ldr	r1, [r4, #0]
    7e14:	40c1      	lsrs	r1, r0
    7e16:	4664      	mov	r4, ip
    7e18:	40a7      	lsls	r7, r4
    7e1a:	1c0a      	adds	r2, r1, #0
    7e1c:	433a      	orrs	r2, r7
    7e1e:	e002      	b.n	7e26 <__b2d+0x96>
    7e20:	1c0b      	adds	r3, r1, #0
    7e22:	432b      	orrs	r3, r5
    7e24:	1c3a      	adds	r2, r7, #0
    7e26:	1c10      	adds	r0, r2, #0
    7e28:	1c19      	adds	r1, r3, #0
    7e2a:	b003      	add	sp, #12
    7e2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7e2e:	46c0      	nop			; (mov r8, r8)
    7e30:	3ff00000 	.word	0x3ff00000

00007e34 <__d2b>:
    7e34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7e36:	2101      	movs	r1, #1
    7e38:	1c1d      	adds	r5, r3, #0
    7e3a:	1c14      	adds	r4, r2, #0
    7e3c:	f7ff fcaf 	bl	779e <_Balloc>
    7e40:	006f      	lsls	r7, r5, #1
    7e42:	032b      	lsls	r3, r5, #12
    7e44:	1c06      	adds	r6, r0, #0
    7e46:	0b1b      	lsrs	r3, r3, #12
    7e48:	0d7f      	lsrs	r7, r7, #21
    7e4a:	d002      	beq.n	7e52 <__d2b+0x1e>
    7e4c:	2280      	movs	r2, #128	; 0x80
    7e4e:	0352      	lsls	r2, r2, #13
    7e50:	4313      	orrs	r3, r2
    7e52:	9301      	str	r3, [sp, #4]
    7e54:	2c00      	cmp	r4, #0
    7e56:	d019      	beq.n	7e8c <__d2b+0x58>
    7e58:	4668      	mov	r0, sp
    7e5a:	9400      	str	r4, [sp, #0]
    7e5c:	f7ff fd8a 	bl	7974 <__lo0bits>
    7e60:	9a00      	ldr	r2, [sp, #0]
    7e62:	2800      	cmp	r0, #0
    7e64:	d009      	beq.n	7e7a <__d2b+0x46>
    7e66:	9b01      	ldr	r3, [sp, #4]
    7e68:	2120      	movs	r1, #32
    7e6a:	1c1c      	adds	r4, r3, #0
    7e6c:	1a09      	subs	r1, r1, r0
    7e6e:	408c      	lsls	r4, r1
    7e70:	4322      	orrs	r2, r4
    7e72:	40c3      	lsrs	r3, r0
    7e74:	6172      	str	r2, [r6, #20]
    7e76:	9301      	str	r3, [sp, #4]
    7e78:	e000      	b.n	7e7c <__d2b+0x48>
    7e7a:	6172      	str	r2, [r6, #20]
    7e7c:	9c01      	ldr	r4, [sp, #4]
    7e7e:	61b4      	str	r4, [r6, #24]
    7e80:	4263      	negs	r3, r4
    7e82:	4163      	adcs	r3, r4
    7e84:	2402      	movs	r4, #2
    7e86:	1ae4      	subs	r4, r4, r3
    7e88:	6134      	str	r4, [r6, #16]
    7e8a:	e007      	b.n	7e9c <__d2b+0x68>
    7e8c:	a801      	add	r0, sp, #4
    7e8e:	f7ff fd71 	bl	7974 <__lo0bits>
    7e92:	9901      	ldr	r1, [sp, #4]
    7e94:	2401      	movs	r4, #1
    7e96:	6171      	str	r1, [r6, #20]
    7e98:	6134      	str	r4, [r6, #16]
    7e9a:	3020      	adds	r0, #32
    7e9c:	2f00      	cmp	r7, #0
    7e9e:	d009      	beq.n	7eb4 <__d2b+0x80>
    7ea0:	4a0d      	ldr	r2, [pc, #52]	; (7ed8 <__d2b+0xa4>)
    7ea2:	9c08      	ldr	r4, [sp, #32]
    7ea4:	18bf      	adds	r7, r7, r2
    7ea6:	183f      	adds	r7, r7, r0
    7ea8:	6027      	str	r7, [r4, #0]
    7eaa:	2335      	movs	r3, #53	; 0x35
    7eac:	9c09      	ldr	r4, [sp, #36]	; 0x24
    7eae:	1a18      	subs	r0, r3, r0
    7eb0:	6020      	str	r0, [r4, #0]
    7eb2:	e00e      	b.n	7ed2 <__d2b+0x9e>
    7eb4:	4909      	ldr	r1, [pc, #36]	; (7edc <__d2b+0xa8>)
    7eb6:	9a08      	ldr	r2, [sp, #32]
    7eb8:	1840      	adds	r0, r0, r1
    7eba:	4909      	ldr	r1, [pc, #36]	; (7ee0 <__d2b+0xac>)
    7ebc:	6010      	str	r0, [r2, #0]
    7ebe:	1863      	adds	r3, r4, r1
    7ec0:	009b      	lsls	r3, r3, #2
    7ec2:	18f3      	adds	r3, r6, r3
    7ec4:	6958      	ldr	r0, [r3, #20]
    7ec6:	f7ff fd39 	bl	793c <__hi0bits>
    7eca:	0164      	lsls	r4, r4, #5
    7ecc:	9a09      	ldr	r2, [sp, #36]	; 0x24
    7ece:	1a24      	subs	r4, r4, r0
    7ed0:	6014      	str	r4, [r2, #0]
    7ed2:	1c30      	adds	r0, r6, #0
    7ed4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    7ed6:	46c0      	nop			; (mov r8, r8)
    7ed8:	fffffbcd 	.word	0xfffffbcd
    7edc:	fffffbce 	.word	0xfffffbce
    7ee0:	3fffffff 	.word	0x3fffffff

00007ee4 <__ratio>:
    7ee4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7ee6:	1c0e      	adds	r6, r1, #0
    7ee8:	4669      	mov	r1, sp
    7eea:	1c07      	adds	r7, r0, #0
    7eec:	f7ff ff50 	bl	7d90 <__b2d>
    7ef0:	1c04      	adds	r4, r0, #0
    7ef2:	1c0d      	adds	r5, r1, #0
    7ef4:	1c30      	adds	r0, r6, #0
    7ef6:	a901      	add	r1, sp, #4
    7ef8:	f7ff ff4a 	bl	7d90 <__b2d>
    7efc:	1c02      	adds	r2, r0, #0
    7efe:	1c0b      	adds	r3, r1, #0
    7f00:	9800      	ldr	r0, [sp, #0]
    7f02:	9901      	ldr	r1, [sp, #4]
    7f04:	693f      	ldr	r7, [r7, #16]
    7f06:	1a40      	subs	r0, r0, r1
    7f08:	6931      	ldr	r1, [r6, #16]
    7f0a:	4684      	mov	ip, r0
    7f0c:	1a79      	subs	r1, r7, r1
    7f0e:	0149      	lsls	r1, r1, #5
    7f10:	4461      	add	r1, ip
    7f12:	2900      	cmp	r1, #0
    7f14:	dd02      	ble.n	7f1c <__ratio+0x38>
    7f16:	0509      	lsls	r1, r1, #20
    7f18:	194d      	adds	r5, r1, r5
    7f1a:	e001      	b.n	7f20 <__ratio+0x3c>
    7f1c:	0509      	lsls	r1, r1, #20
    7f1e:	1a5b      	subs	r3, r3, r1
    7f20:	1c20      	adds	r0, r4, #0
    7f22:	1c29      	adds	r1, r5, #0
    7f24:	f001 fd36 	bl	9994 <__aeabi_ddiv>
    7f28:	b003      	add	sp, #12
    7f2a:	bdf0      	pop	{r4, r5, r6, r7, pc}

00007f2c <__copybits>:
    7f2c:	3901      	subs	r1, #1
    7f2e:	b510      	push	{r4, lr}
    7f30:	1c13      	adds	r3, r2, #0
    7f32:	1149      	asrs	r1, r1, #5
    7f34:	6912      	ldr	r2, [r2, #16]
    7f36:	3101      	adds	r1, #1
    7f38:	0089      	lsls	r1, r1, #2
    7f3a:	3314      	adds	r3, #20
    7f3c:	0092      	lsls	r2, r2, #2
    7f3e:	1841      	adds	r1, r0, r1
    7f40:	189a      	adds	r2, r3, r2
    7f42:	4293      	cmp	r3, r2
    7f44:	d202      	bcs.n	7f4c <__copybits+0x20>
    7f46:	cb10      	ldmia	r3!, {r4}
    7f48:	c010      	stmia	r0!, {r4}
    7f4a:	e7fa      	b.n	7f42 <__copybits+0x16>
    7f4c:	4288      	cmp	r0, r1
    7f4e:	d202      	bcs.n	7f56 <__copybits+0x2a>
    7f50:	2300      	movs	r3, #0
    7f52:	c008      	stmia	r0!, {r3}
    7f54:	e7fa      	b.n	7f4c <__copybits+0x20>
    7f56:	bd10      	pop	{r4, pc}

00007f58 <__any_on>:
    7f58:	1c02      	adds	r2, r0, #0
    7f5a:	6900      	ldr	r0, [r0, #16]
    7f5c:	b510      	push	{r4, lr}
    7f5e:	3214      	adds	r2, #20
    7f60:	114b      	asrs	r3, r1, #5
    7f62:	4283      	cmp	r3, r0
    7f64:	dc0d      	bgt.n	7f82 <__any_on+0x2a>
    7f66:	da0d      	bge.n	7f84 <__any_on+0x2c>
    7f68:	201f      	movs	r0, #31
    7f6a:	4001      	ands	r1, r0
    7f6c:	d00a      	beq.n	7f84 <__any_on+0x2c>
    7f6e:	0098      	lsls	r0, r3, #2
    7f70:	5884      	ldr	r4, [r0, r2]
    7f72:	1c20      	adds	r0, r4, #0
    7f74:	40c8      	lsrs	r0, r1
    7f76:	4088      	lsls	r0, r1
    7f78:	1c01      	adds	r1, r0, #0
    7f7a:	2001      	movs	r0, #1
    7f7c:	42a1      	cmp	r1, r4
    7f7e:	d10c      	bne.n	7f9a <__any_on+0x42>
    7f80:	e000      	b.n	7f84 <__any_on+0x2c>
    7f82:	1c03      	adds	r3, r0, #0
    7f84:	009b      	lsls	r3, r3, #2
    7f86:	18d3      	adds	r3, r2, r3
    7f88:	4293      	cmp	r3, r2
    7f8a:	d905      	bls.n	7f98 <__any_on+0x40>
    7f8c:	3b04      	subs	r3, #4
    7f8e:	6819      	ldr	r1, [r3, #0]
    7f90:	2900      	cmp	r1, #0
    7f92:	d0f9      	beq.n	7f88 <__any_on+0x30>
    7f94:	2001      	movs	r0, #1
    7f96:	e000      	b.n	7f9a <__any_on+0x42>
    7f98:	2000      	movs	r0, #0
    7f9a:	bd10      	pop	{r4, pc}

00007f9c <_calloc_r>:
    7f9c:	b538      	push	{r3, r4, r5, lr}
    7f9e:	1c15      	adds	r5, r2, #0
    7fa0:	434d      	muls	r5, r1
    7fa2:	1c29      	adds	r1, r5, #0
    7fa4:	f000 f850 	bl	8048 <_malloc_r>
    7fa8:	1e04      	subs	r4, r0, #0
    7faa:	d003      	beq.n	7fb4 <_calloc_r+0x18>
    7fac:	2100      	movs	r1, #0
    7fae:	1c2a      	adds	r2, r5, #0
    7fb0:	f7fc fa6b 	bl	448a <memset>
    7fb4:	1c20      	adds	r0, r4, #0
    7fb6:	bd38      	pop	{r3, r4, r5, pc}

00007fb8 <_free_r>:
    7fb8:	b530      	push	{r4, r5, lr}
    7fba:	2900      	cmp	r1, #0
    7fbc:	d040      	beq.n	8040 <_free_r+0x88>
    7fbe:	3904      	subs	r1, #4
    7fc0:	680b      	ldr	r3, [r1, #0]
    7fc2:	2b00      	cmp	r3, #0
    7fc4:	da00      	bge.n	7fc8 <_free_r+0x10>
    7fc6:	18c9      	adds	r1, r1, r3
    7fc8:	4a1e      	ldr	r2, [pc, #120]	; (8044 <_free_r+0x8c>)
    7fca:	6813      	ldr	r3, [r2, #0]
    7fcc:	1c14      	adds	r4, r2, #0
    7fce:	2b00      	cmp	r3, #0
    7fd0:	d102      	bne.n	7fd8 <_free_r+0x20>
    7fd2:	604b      	str	r3, [r1, #4]
    7fd4:	6011      	str	r1, [r2, #0]
    7fd6:	e033      	b.n	8040 <_free_r+0x88>
    7fd8:	4299      	cmp	r1, r3
    7fda:	d20f      	bcs.n	7ffc <_free_r+0x44>
    7fdc:	6808      	ldr	r0, [r1, #0]
    7fde:	180a      	adds	r2, r1, r0
    7fe0:	429a      	cmp	r2, r3
    7fe2:	d105      	bne.n	7ff0 <_free_r+0x38>
    7fe4:	6813      	ldr	r3, [r2, #0]
    7fe6:	6852      	ldr	r2, [r2, #4]
    7fe8:	18c0      	adds	r0, r0, r3
    7fea:	6008      	str	r0, [r1, #0]
    7fec:	604a      	str	r2, [r1, #4]
    7fee:	e000      	b.n	7ff2 <_free_r+0x3a>
    7ff0:	604b      	str	r3, [r1, #4]
    7ff2:	6021      	str	r1, [r4, #0]
    7ff4:	e024      	b.n	8040 <_free_r+0x88>
    7ff6:	428a      	cmp	r2, r1
    7ff8:	d803      	bhi.n	8002 <_free_r+0x4a>
    7ffa:	1c13      	adds	r3, r2, #0
    7ffc:	685a      	ldr	r2, [r3, #4]
    7ffe:	2a00      	cmp	r2, #0
    8000:	d1f9      	bne.n	7ff6 <_free_r+0x3e>
    8002:	681d      	ldr	r5, [r3, #0]
    8004:	195c      	adds	r4, r3, r5
    8006:	428c      	cmp	r4, r1
    8008:	d10b      	bne.n	8022 <_free_r+0x6a>
    800a:	6809      	ldr	r1, [r1, #0]
    800c:	1869      	adds	r1, r5, r1
    800e:	1858      	adds	r0, r3, r1
    8010:	6019      	str	r1, [r3, #0]
    8012:	4290      	cmp	r0, r2
    8014:	d114      	bne.n	8040 <_free_r+0x88>
    8016:	6814      	ldr	r4, [r2, #0]
    8018:	6852      	ldr	r2, [r2, #4]
    801a:	1909      	adds	r1, r1, r4
    801c:	6019      	str	r1, [r3, #0]
    801e:	605a      	str	r2, [r3, #4]
    8020:	e00e      	b.n	8040 <_free_r+0x88>
    8022:	428c      	cmp	r4, r1
    8024:	d902      	bls.n	802c <_free_r+0x74>
    8026:	230c      	movs	r3, #12
    8028:	6003      	str	r3, [r0, #0]
    802a:	e009      	b.n	8040 <_free_r+0x88>
    802c:	6808      	ldr	r0, [r1, #0]
    802e:	180c      	adds	r4, r1, r0
    8030:	4294      	cmp	r4, r2
    8032:	d103      	bne.n	803c <_free_r+0x84>
    8034:	6814      	ldr	r4, [r2, #0]
    8036:	6852      	ldr	r2, [r2, #4]
    8038:	1900      	adds	r0, r0, r4
    803a:	6008      	str	r0, [r1, #0]
    803c:	604a      	str	r2, [r1, #4]
    803e:	6059      	str	r1, [r3, #4]
    8040:	bd30      	pop	{r4, r5, pc}
    8042:	46c0      	nop			; (mov r8, r8)
    8044:	200001fc 	.word	0x200001fc

00008048 <_malloc_r>:
    8048:	b570      	push	{r4, r5, r6, lr}
    804a:	2303      	movs	r3, #3
    804c:	1ccd      	adds	r5, r1, #3
    804e:	439d      	bics	r5, r3
    8050:	3508      	adds	r5, #8
    8052:	1c06      	adds	r6, r0, #0
    8054:	2d0c      	cmp	r5, #12
    8056:	d201      	bcs.n	805c <_malloc_r+0x14>
    8058:	250c      	movs	r5, #12
    805a:	e001      	b.n	8060 <_malloc_r+0x18>
    805c:	2d00      	cmp	r5, #0
    805e:	db3f      	blt.n	80e0 <_malloc_r+0x98>
    8060:	428d      	cmp	r5, r1
    8062:	d33d      	bcc.n	80e0 <_malloc_r+0x98>
    8064:	4b20      	ldr	r3, [pc, #128]	; (80e8 <_malloc_r+0xa0>)
    8066:	681c      	ldr	r4, [r3, #0]
    8068:	1c1a      	adds	r2, r3, #0
    806a:	1c21      	adds	r1, r4, #0
    806c:	2900      	cmp	r1, #0
    806e:	d013      	beq.n	8098 <_malloc_r+0x50>
    8070:	6808      	ldr	r0, [r1, #0]
    8072:	1b43      	subs	r3, r0, r5
    8074:	d40d      	bmi.n	8092 <_malloc_r+0x4a>
    8076:	2b0b      	cmp	r3, #11
    8078:	d902      	bls.n	8080 <_malloc_r+0x38>
    807a:	600b      	str	r3, [r1, #0]
    807c:	18cc      	adds	r4, r1, r3
    807e:	e01e      	b.n	80be <_malloc_r+0x76>
    8080:	428c      	cmp	r4, r1
    8082:	d102      	bne.n	808a <_malloc_r+0x42>
    8084:	6863      	ldr	r3, [r4, #4]
    8086:	6013      	str	r3, [r2, #0]
    8088:	e01a      	b.n	80c0 <_malloc_r+0x78>
    808a:	6848      	ldr	r0, [r1, #4]
    808c:	6060      	str	r0, [r4, #4]
    808e:	1c0c      	adds	r4, r1, #0
    8090:	e016      	b.n	80c0 <_malloc_r+0x78>
    8092:	1c0c      	adds	r4, r1, #0
    8094:	6849      	ldr	r1, [r1, #4]
    8096:	e7e9      	b.n	806c <_malloc_r+0x24>
    8098:	4c14      	ldr	r4, [pc, #80]	; (80ec <_malloc_r+0xa4>)
    809a:	6820      	ldr	r0, [r4, #0]
    809c:	2800      	cmp	r0, #0
    809e:	d103      	bne.n	80a8 <_malloc_r+0x60>
    80a0:	1c30      	adds	r0, r6, #0
    80a2:	f000 f825 	bl	80f0 <_sbrk_r>
    80a6:	6020      	str	r0, [r4, #0]
    80a8:	1c30      	adds	r0, r6, #0
    80aa:	1c29      	adds	r1, r5, #0
    80ac:	f000 f820 	bl	80f0 <_sbrk_r>
    80b0:	1c43      	adds	r3, r0, #1
    80b2:	d015      	beq.n	80e0 <_malloc_r+0x98>
    80b4:	1cc4      	adds	r4, r0, #3
    80b6:	2303      	movs	r3, #3
    80b8:	439c      	bics	r4, r3
    80ba:	4284      	cmp	r4, r0
    80bc:	d10a      	bne.n	80d4 <_malloc_r+0x8c>
    80be:	6025      	str	r5, [r4, #0]
    80c0:	1c20      	adds	r0, r4, #0
    80c2:	300b      	adds	r0, #11
    80c4:	2207      	movs	r2, #7
    80c6:	1d23      	adds	r3, r4, #4
    80c8:	4390      	bics	r0, r2
    80ca:	1ac3      	subs	r3, r0, r3
    80cc:	d00b      	beq.n	80e6 <_malloc_r+0x9e>
    80ce:	425a      	negs	r2, r3
    80d0:	50e2      	str	r2, [r4, r3]
    80d2:	e008      	b.n	80e6 <_malloc_r+0x9e>
    80d4:	1a21      	subs	r1, r4, r0
    80d6:	1c30      	adds	r0, r6, #0
    80d8:	f000 f80a 	bl	80f0 <_sbrk_r>
    80dc:	3001      	adds	r0, #1
    80de:	d1ee      	bne.n	80be <_malloc_r+0x76>
    80e0:	230c      	movs	r3, #12
    80e2:	6033      	str	r3, [r6, #0]
    80e4:	2000      	movs	r0, #0
    80e6:	bd70      	pop	{r4, r5, r6, pc}
    80e8:	200001fc 	.word	0x200001fc
    80ec:	200001f8 	.word	0x200001f8

000080f0 <_sbrk_r>:
    80f0:	b538      	push	{r3, r4, r5, lr}
    80f2:	4c07      	ldr	r4, [pc, #28]	; (8110 <_sbrk_r+0x20>)
    80f4:	2300      	movs	r3, #0
    80f6:	1c05      	adds	r5, r0, #0
    80f8:	1c08      	adds	r0, r1, #0
    80fa:	6023      	str	r3, [r4, #0]
    80fc:	f7fb fdd8 	bl	3cb0 <_sbrk>
    8100:	1c43      	adds	r3, r0, #1
    8102:	d103      	bne.n	810c <_sbrk_r+0x1c>
    8104:	6823      	ldr	r3, [r4, #0]
    8106:	2b00      	cmp	r3, #0
    8108:	d000      	beq.n	810c <_sbrk_r+0x1c>
    810a:	602b      	str	r3, [r5, #0]
    810c:	bd38      	pop	{r3, r4, r5, pc}
    810e:	46c0      	nop			; (mov r8, r8)
    8110:	200024d0 	.word	0x200024d0

00008114 <__sread>:
    8114:	b538      	push	{r3, r4, r5, lr}
    8116:	1c0c      	adds	r4, r1, #0
    8118:	250e      	movs	r5, #14
    811a:	5f49      	ldrsh	r1, [r1, r5]
    811c:	f000 f8ba 	bl	8294 <_read_r>
    8120:	2800      	cmp	r0, #0
    8122:	db03      	blt.n	812c <__sread+0x18>
    8124:	6d62      	ldr	r2, [r4, #84]	; 0x54
    8126:	1813      	adds	r3, r2, r0
    8128:	6563      	str	r3, [r4, #84]	; 0x54
    812a:	e003      	b.n	8134 <__sread+0x20>
    812c:	89a2      	ldrh	r2, [r4, #12]
    812e:	4b02      	ldr	r3, [pc, #8]	; (8138 <__sread+0x24>)
    8130:	4013      	ands	r3, r2
    8132:	81a3      	strh	r3, [r4, #12]
    8134:	bd38      	pop	{r3, r4, r5, pc}
    8136:	46c0      	nop			; (mov r8, r8)
    8138:	ffffefff 	.word	0xffffefff

0000813c <__swrite>:
    813c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    813e:	1c1e      	adds	r6, r3, #0
    8140:	898b      	ldrh	r3, [r1, #12]
    8142:	1c05      	adds	r5, r0, #0
    8144:	1c0c      	adds	r4, r1, #0
    8146:	1c17      	adds	r7, r2, #0
    8148:	05da      	lsls	r2, r3, #23
    814a:	d505      	bpl.n	8158 <__swrite+0x1c>
    814c:	230e      	movs	r3, #14
    814e:	5ec9      	ldrsh	r1, [r1, r3]
    8150:	2200      	movs	r2, #0
    8152:	2302      	movs	r3, #2
    8154:	f000 f88a 	bl	826c <_lseek_r>
    8158:	89a2      	ldrh	r2, [r4, #12]
    815a:	4b05      	ldr	r3, [pc, #20]	; (8170 <__swrite+0x34>)
    815c:	1c28      	adds	r0, r5, #0
    815e:	4013      	ands	r3, r2
    8160:	81a3      	strh	r3, [r4, #12]
    8162:	220e      	movs	r2, #14
    8164:	5ea1      	ldrsh	r1, [r4, r2]
    8166:	1c33      	adds	r3, r6, #0
    8168:	1c3a      	adds	r2, r7, #0
    816a:	f000 f835 	bl	81d8 <_write_r>
    816e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8170:	ffffefff 	.word	0xffffefff

00008174 <__sseek>:
    8174:	b538      	push	{r3, r4, r5, lr}
    8176:	1c0c      	adds	r4, r1, #0
    8178:	250e      	movs	r5, #14
    817a:	5f49      	ldrsh	r1, [r1, r5]
    817c:	f000 f876 	bl	826c <_lseek_r>
    8180:	89a3      	ldrh	r3, [r4, #12]
    8182:	1c42      	adds	r2, r0, #1
    8184:	d103      	bne.n	818e <__sseek+0x1a>
    8186:	4a05      	ldr	r2, [pc, #20]	; (819c <__sseek+0x28>)
    8188:	4013      	ands	r3, r2
    818a:	81a3      	strh	r3, [r4, #12]
    818c:	e004      	b.n	8198 <__sseek+0x24>
    818e:	2280      	movs	r2, #128	; 0x80
    8190:	0152      	lsls	r2, r2, #5
    8192:	4313      	orrs	r3, r2
    8194:	81a3      	strh	r3, [r4, #12]
    8196:	6560      	str	r0, [r4, #84]	; 0x54
    8198:	bd38      	pop	{r3, r4, r5, pc}
    819a:	46c0      	nop			; (mov r8, r8)
    819c:	ffffefff 	.word	0xffffefff

000081a0 <__sclose>:
    81a0:	b508      	push	{r3, lr}
    81a2:	230e      	movs	r3, #14
    81a4:	5ec9      	ldrsh	r1, [r1, r3]
    81a6:	f000 f82b 	bl	8200 <_close_r>
    81aa:	bd08      	pop	{r3, pc}

000081ac <strncmp>:
    81ac:	1c03      	adds	r3, r0, #0
    81ae:	2000      	movs	r0, #0
    81b0:	b510      	push	{r4, lr}
    81b2:	4282      	cmp	r2, r0
    81b4:	d00f      	beq.n	81d6 <strncmp+0x2a>
    81b6:	781c      	ldrb	r4, [r3, #0]
    81b8:	7808      	ldrb	r0, [r1, #0]
    81ba:	42a0      	cmp	r0, r4
    81bc:	d101      	bne.n	81c2 <strncmp+0x16>
    81be:	2a01      	cmp	r2, #1
    81c0:	d103      	bne.n	81ca <strncmp+0x1e>
    81c2:	7818      	ldrb	r0, [r3, #0]
    81c4:	780b      	ldrb	r3, [r1, #0]
    81c6:	1ac0      	subs	r0, r0, r3
    81c8:	e005      	b.n	81d6 <strncmp+0x2a>
    81ca:	3a01      	subs	r2, #1
    81cc:	2800      	cmp	r0, #0
    81ce:	d0f8      	beq.n	81c2 <strncmp+0x16>
    81d0:	3301      	adds	r3, #1
    81d2:	3101      	adds	r1, #1
    81d4:	e7ef      	b.n	81b6 <strncmp+0xa>
    81d6:	bd10      	pop	{r4, pc}

000081d8 <_write_r>:
    81d8:	b538      	push	{r3, r4, r5, lr}
    81da:	4c08      	ldr	r4, [pc, #32]	; (81fc <_write_r+0x24>)
    81dc:	1c05      	adds	r5, r0, #0
    81de:	2000      	movs	r0, #0
    81e0:	6020      	str	r0, [r4, #0]
    81e2:	1c08      	adds	r0, r1, #0
    81e4:	1c11      	adds	r1, r2, #0
    81e6:	1c1a      	adds	r2, r3, #0
    81e8:	f7fb fd38 	bl	3c5c <_write>
    81ec:	1c43      	adds	r3, r0, #1
    81ee:	d103      	bne.n	81f8 <_write_r+0x20>
    81f0:	6823      	ldr	r3, [r4, #0]
    81f2:	2b00      	cmp	r3, #0
    81f4:	d000      	beq.n	81f8 <_write_r+0x20>
    81f6:	602b      	str	r3, [r5, #0]
    81f8:	bd38      	pop	{r3, r4, r5, pc}
    81fa:	46c0      	nop			; (mov r8, r8)
    81fc:	200024d0 	.word	0x200024d0

00008200 <_close_r>:
    8200:	b538      	push	{r3, r4, r5, lr}
    8202:	4c07      	ldr	r4, [pc, #28]	; (8220 <_close_r+0x20>)
    8204:	2300      	movs	r3, #0
    8206:	1c05      	adds	r5, r0, #0
    8208:	1c08      	adds	r0, r1, #0
    820a:	6023      	str	r3, [r4, #0]
    820c:	f7fb fd62 	bl	3cd4 <_close>
    8210:	1c43      	adds	r3, r0, #1
    8212:	d103      	bne.n	821c <_close_r+0x1c>
    8214:	6823      	ldr	r3, [r4, #0]
    8216:	2b00      	cmp	r3, #0
    8218:	d000      	beq.n	821c <_close_r+0x1c>
    821a:	602b      	str	r3, [r5, #0]
    821c:	bd38      	pop	{r3, r4, r5, pc}
    821e:	46c0      	nop			; (mov r8, r8)
    8220:	200024d0 	.word	0x200024d0

00008224 <_fstat_r>:
    8224:	b538      	push	{r3, r4, r5, lr}
    8226:	4c07      	ldr	r4, [pc, #28]	; (8244 <_fstat_r+0x20>)
    8228:	2300      	movs	r3, #0
    822a:	1c05      	adds	r5, r0, #0
    822c:	1c08      	adds	r0, r1, #0
    822e:	1c11      	adds	r1, r2, #0
    8230:	6023      	str	r3, [r4, #0]
    8232:	f7fb fd53 	bl	3cdc <_fstat>
    8236:	1c43      	adds	r3, r0, #1
    8238:	d103      	bne.n	8242 <_fstat_r+0x1e>
    823a:	6823      	ldr	r3, [r4, #0]
    823c:	2b00      	cmp	r3, #0
    823e:	d000      	beq.n	8242 <_fstat_r+0x1e>
    8240:	602b      	str	r3, [r5, #0]
    8242:	bd38      	pop	{r3, r4, r5, pc}
    8244:	200024d0 	.word	0x200024d0

00008248 <_isatty_r>:
    8248:	b538      	push	{r3, r4, r5, lr}
    824a:	4c07      	ldr	r4, [pc, #28]	; (8268 <_isatty_r+0x20>)
    824c:	2300      	movs	r3, #0
    824e:	1c05      	adds	r5, r0, #0
    8250:	1c08      	adds	r0, r1, #0
    8252:	6023      	str	r3, [r4, #0]
    8254:	f7fb fd48 	bl	3ce8 <_isatty>
    8258:	1c43      	adds	r3, r0, #1
    825a:	d103      	bne.n	8264 <_isatty_r+0x1c>
    825c:	6823      	ldr	r3, [r4, #0]
    825e:	2b00      	cmp	r3, #0
    8260:	d000      	beq.n	8264 <_isatty_r+0x1c>
    8262:	602b      	str	r3, [r5, #0]
    8264:	bd38      	pop	{r3, r4, r5, pc}
    8266:	46c0      	nop			; (mov r8, r8)
    8268:	200024d0 	.word	0x200024d0

0000826c <_lseek_r>:
    826c:	b538      	push	{r3, r4, r5, lr}
    826e:	4c08      	ldr	r4, [pc, #32]	; (8290 <_lseek_r+0x24>)
    8270:	1c05      	adds	r5, r0, #0
    8272:	2000      	movs	r0, #0
    8274:	6020      	str	r0, [r4, #0]
    8276:	1c08      	adds	r0, r1, #0
    8278:	1c11      	adds	r1, r2, #0
    827a:	1c1a      	adds	r2, r3, #0
    827c:	f7fb fd36 	bl	3cec <_lseek>
    8280:	1c43      	adds	r3, r0, #1
    8282:	d103      	bne.n	828c <_lseek_r+0x20>
    8284:	6823      	ldr	r3, [r4, #0]
    8286:	2b00      	cmp	r3, #0
    8288:	d000      	beq.n	828c <_lseek_r+0x20>
    828a:	602b      	str	r3, [r5, #0]
    828c:	bd38      	pop	{r3, r4, r5, pc}
    828e:	46c0      	nop			; (mov r8, r8)
    8290:	200024d0 	.word	0x200024d0

00008294 <_read_r>:
    8294:	b538      	push	{r3, r4, r5, lr}
    8296:	4c08      	ldr	r4, [pc, #32]	; (82b8 <_read_r+0x24>)
    8298:	1c05      	adds	r5, r0, #0
    829a:	2000      	movs	r0, #0
    829c:	6020      	str	r0, [r4, #0]
    829e:	1c08      	adds	r0, r1, #0
    82a0:	1c11      	adds	r1, r2, #0
    82a2:	1c1a      	adds	r2, r3, #0
    82a4:	f7fb fcb8 	bl	3c18 <_read>
    82a8:	1c43      	adds	r3, r0, #1
    82aa:	d103      	bne.n	82b4 <_read_r+0x20>
    82ac:	6823      	ldr	r3, [r4, #0]
    82ae:	2b00      	cmp	r3, #0
    82b0:	d000      	beq.n	82b4 <_read_r+0x20>
    82b2:	602b      	str	r3, [r5, #0]
    82b4:	bd38      	pop	{r3, r4, r5, pc}
    82b6:	46c0      	nop			; (mov r8, r8)
    82b8:	200024d0 	.word	0x200024d0

000082bc <__gnu_thumb1_case_uqi>:
    82bc:	b402      	push	{r1}
    82be:	4671      	mov	r1, lr
    82c0:	0849      	lsrs	r1, r1, #1
    82c2:	0049      	lsls	r1, r1, #1
    82c4:	5c09      	ldrb	r1, [r1, r0]
    82c6:	0049      	lsls	r1, r1, #1
    82c8:	448e      	add	lr, r1
    82ca:	bc02      	pop	{r1}
    82cc:	4770      	bx	lr
    82ce:	46c0      	nop			; (mov r8, r8)

000082d0 <__aeabi_uidiv>:
    82d0:	2900      	cmp	r1, #0
    82d2:	d034      	beq.n	833e <.udivsi3_skip_div0_test+0x6a>

000082d4 <.udivsi3_skip_div0_test>:
    82d4:	2301      	movs	r3, #1
    82d6:	2200      	movs	r2, #0
    82d8:	b410      	push	{r4}
    82da:	4288      	cmp	r0, r1
    82dc:	d32c      	bcc.n	8338 <.udivsi3_skip_div0_test+0x64>
    82de:	2401      	movs	r4, #1
    82e0:	0724      	lsls	r4, r4, #28
    82e2:	42a1      	cmp	r1, r4
    82e4:	d204      	bcs.n	82f0 <.udivsi3_skip_div0_test+0x1c>
    82e6:	4281      	cmp	r1, r0
    82e8:	d202      	bcs.n	82f0 <.udivsi3_skip_div0_test+0x1c>
    82ea:	0109      	lsls	r1, r1, #4
    82ec:	011b      	lsls	r3, r3, #4
    82ee:	e7f8      	b.n	82e2 <.udivsi3_skip_div0_test+0xe>
    82f0:	00e4      	lsls	r4, r4, #3
    82f2:	42a1      	cmp	r1, r4
    82f4:	d204      	bcs.n	8300 <.udivsi3_skip_div0_test+0x2c>
    82f6:	4281      	cmp	r1, r0
    82f8:	d202      	bcs.n	8300 <.udivsi3_skip_div0_test+0x2c>
    82fa:	0049      	lsls	r1, r1, #1
    82fc:	005b      	lsls	r3, r3, #1
    82fe:	e7f8      	b.n	82f2 <.udivsi3_skip_div0_test+0x1e>
    8300:	4288      	cmp	r0, r1
    8302:	d301      	bcc.n	8308 <.udivsi3_skip_div0_test+0x34>
    8304:	1a40      	subs	r0, r0, r1
    8306:	431a      	orrs	r2, r3
    8308:	084c      	lsrs	r4, r1, #1
    830a:	42a0      	cmp	r0, r4
    830c:	d302      	bcc.n	8314 <.udivsi3_skip_div0_test+0x40>
    830e:	1b00      	subs	r0, r0, r4
    8310:	085c      	lsrs	r4, r3, #1
    8312:	4322      	orrs	r2, r4
    8314:	088c      	lsrs	r4, r1, #2
    8316:	42a0      	cmp	r0, r4
    8318:	d302      	bcc.n	8320 <.udivsi3_skip_div0_test+0x4c>
    831a:	1b00      	subs	r0, r0, r4
    831c:	089c      	lsrs	r4, r3, #2
    831e:	4322      	orrs	r2, r4
    8320:	08cc      	lsrs	r4, r1, #3
    8322:	42a0      	cmp	r0, r4
    8324:	d302      	bcc.n	832c <.udivsi3_skip_div0_test+0x58>
    8326:	1b00      	subs	r0, r0, r4
    8328:	08dc      	lsrs	r4, r3, #3
    832a:	4322      	orrs	r2, r4
    832c:	2800      	cmp	r0, #0
    832e:	d003      	beq.n	8338 <.udivsi3_skip_div0_test+0x64>
    8330:	091b      	lsrs	r3, r3, #4
    8332:	d001      	beq.n	8338 <.udivsi3_skip_div0_test+0x64>
    8334:	0909      	lsrs	r1, r1, #4
    8336:	e7e3      	b.n	8300 <.udivsi3_skip_div0_test+0x2c>
    8338:	1c10      	adds	r0, r2, #0
    833a:	bc10      	pop	{r4}
    833c:	4770      	bx	lr
    833e:	2800      	cmp	r0, #0
    8340:	d001      	beq.n	8346 <.udivsi3_skip_div0_test+0x72>
    8342:	2000      	movs	r0, #0
    8344:	43c0      	mvns	r0, r0
    8346:	b407      	push	{r0, r1, r2}
    8348:	4802      	ldr	r0, [pc, #8]	; (8354 <.udivsi3_skip_div0_test+0x80>)
    834a:	a102      	add	r1, pc, #8	; (adr r1, 8354 <.udivsi3_skip_div0_test+0x80>)
    834c:	1840      	adds	r0, r0, r1
    834e:	9002      	str	r0, [sp, #8]
    8350:	bd03      	pop	{r0, r1, pc}
    8352:	46c0      	nop			; (mov r8, r8)
    8354:	000000d9 	.word	0x000000d9

00008358 <__aeabi_uidivmod>:
    8358:	2900      	cmp	r1, #0
    835a:	d0f0      	beq.n	833e <.udivsi3_skip_div0_test+0x6a>
    835c:	b503      	push	{r0, r1, lr}
    835e:	f7ff ffb9 	bl	82d4 <.udivsi3_skip_div0_test>
    8362:	bc0e      	pop	{r1, r2, r3}
    8364:	4342      	muls	r2, r0
    8366:	1a89      	subs	r1, r1, r2
    8368:	4718      	bx	r3
    836a:	46c0      	nop			; (mov r8, r8)

0000836c <__aeabi_idiv>:
    836c:	2900      	cmp	r1, #0
    836e:	d041      	beq.n	83f4 <.divsi3_skip_div0_test+0x84>

00008370 <.divsi3_skip_div0_test>:
    8370:	b410      	push	{r4}
    8372:	1c04      	adds	r4, r0, #0
    8374:	404c      	eors	r4, r1
    8376:	46a4      	mov	ip, r4
    8378:	2301      	movs	r3, #1
    837a:	2200      	movs	r2, #0
    837c:	2900      	cmp	r1, #0
    837e:	d500      	bpl.n	8382 <.divsi3_skip_div0_test+0x12>
    8380:	4249      	negs	r1, r1
    8382:	2800      	cmp	r0, #0
    8384:	d500      	bpl.n	8388 <.divsi3_skip_div0_test+0x18>
    8386:	4240      	negs	r0, r0
    8388:	4288      	cmp	r0, r1
    838a:	d32c      	bcc.n	83e6 <.divsi3_skip_div0_test+0x76>
    838c:	2401      	movs	r4, #1
    838e:	0724      	lsls	r4, r4, #28
    8390:	42a1      	cmp	r1, r4
    8392:	d204      	bcs.n	839e <.divsi3_skip_div0_test+0x2e>
    8394:	4281      	cmp	r1, r0
    8396:	d202      	bcs.n	839e <.divsi3_skip_div0_test+0x2e>
    8398:	0109      	lsls	r1, r1, #4
    839a:	011b      	lsls	r3, r3, #4
    839c:	e7f8      	b.n	8390 <.divsi3_skip_div0_test+0x20>
    839e:	00e4      	lsls	r4, r4, #3
    83a0:	42a1      	cmp	r1, r4
    83a2:	d204      	bcs.n	83ae <.divsi3_skip_div0_test+0x3e>
    83a4:	4281      	cmp	r1, r0
    83a6:	d202      	bcs.n	83ae <.divsi3_skip_div0_test+0x3e>
    83a8:	0049      	lsls	r1, r1, #1
    83aa:	005b      	lsls	r3, r3, #1
    83ac:	e7f8      	b.n	83a0 <.divsi3_skip_div0_test+0x30>
    83ae:	4288      	cmp	r0, r1
    83b0:	d301      	bcc.n	83b6 <.divsi3_skip_div0_test+0x46>
    83b2:	1a40      	subs	r0, r0, r1
    83b4:	431a      	orrs	r2, r3
    83b6:	084c      	lsrs	r4, r1, #1
    83b8:	42a0      	cmp	r0, r4
    83ba:	d302      	bcc.n	83c2 <.divsi3_skip_div0_test+0x52>
    83bc:	1b00      	subs	r0, r0, r4
    83be:	085c      	lsrs	r4, r3, #1
    83c0:	4322      	orrs	r2, r4
    83c2:	088c      	lsrs	r4, r1, #2
    83c4:	42a0      	cmp	r0, r4
    83c6:	d302      	bcc.n	83ce <.divsi3_skip_div0_test+0x5e>
    83c8:	1b00      	subs	r0, r0, r4
    83ca:	089c      	lsrs	r4, r3, #2
    83cc:	4322      	orrs	r2, r4
    83ce:	08cc      	lsrs	r4, r1, #3
    83d0:	42a0      	cmp	r0, r4
    83d2:	d302      	bcc.n	83da <.divsi3_skip_div0_test+0x6a>
    83d4:	1b00      	subs	r0, r0, r4
    83d6:	08dc      	lsrs	r4, r3, #3
    83d8:	4322      	orrs	r2, r4
    83da:	2800      	cmp	r0, #0
    83dc:	d003      	beq.n	83e6 <.divsi3_skip_div0_test+0x76>
    83de:	091b      	lsrs	r3, r3, #4
    83e0:	d001      	beq.n	83e6 <.divsi3_skip_div0_test+0x76>
    83e2:	0909      	lsrs	r1, r1, #4
    83e4:	e7e3      	b.n	83ae <.divsi3_skip_div0_test+0x3e>
    83e6:	1c10      	adds	r0, r2, #0
    83e8:	4664      	mov	r4, ip
    83ea:	2c00      	cmp	r4, #0
    83ec:	d500      	bpl.n	83f0 <.divsi3_skip_div0_test+0x80>
    83ee:	4240      	negs	r0, r0
    83f0:	bc10      	pop	{r4}
    83f2:	4770      	bx	lr
    83f4:	2800      	cmp	r0, #0
    83f6:	d006      	beq.n	8406 <.divsi3_skip_div0_test+0x96>
    83f8:	db03      	blt.n	8402 <.divsi3_skip_div0_test+0x92>
    83fa:	2000      	movs	r0, #0
    83fc:	43c0      	mvns	r0, r0
    83fe:	0840      	lsrs	r0, r0, #1
    8400:	e001      	b.n	8406 <.divsi3_skip_div0_test+0x96>
    8402:	2080      	movs	r0, #128	; 0x80
    8404:	0600      	lsls	r0, r0, #24
    8406:	b407      	push	{r0, r1, r2}
    8408:	4802      	ldr	r0, [pc, #8]	; (8414 <.divsi3_skip_div0_test+0xa4>)
    840a:	a102      	add	r1, pc, #8	; (adr r1, 8414 <.divsi3_skip_div0_test+0xa4>)
    840c:	1840      	adds	r0, r0, r1
    840e:	9002      	str	r0, [sp, #8]
    8410:	bd03      	pop	{r0, r1, pc}
    8412:	46c0      	nop			; (mov r8, r8)
    8414:	00000019 	.word	0x00000019

00008418 <__aeabi_idivmod>:
    8418:	2900      	cmp	r1, #0
    841a:	d0eb      	beq.n	83f4 <.divsi3_skip_div0_test+0x84>
    841c:	b503      	push	{r0, r1, lr}
    841e:	f7ff ffa7 	bl	8370 <.divsi3_skip_div0_test>
    8422:	bc0e      	pop	{r1, r2, r3}
    8424:	4342      	muls	r2, r0
    8426:	1a89      	subs	r1, r1, r2
    8428:	4718      	bx	r3
    842a:	46c0      	nop			; (mov r8, r8)

0000842c <__aeabi_idiv0>:
    842c:	4770      	bx	lr
    842e:	46c0      	nop			; (mov r8, r8)

00008430 <__aeabi_cdrcmple>:
    8430:	4684      	mov	ip, r0
    8432:	1c10      	adds	r0, r2, #0
    8434:	4662      	mov	r2, ip
    8436:	468c      	mov	ip, r1
    8438:	1c19      	adds	r1, r3, #0
    843a:	4663      	mov	r3, ip
    843c:	e000      	b.n	8440 <__aeabi_cdcmpeq>
    843e:	46c0      	nop			; (mov r8, r8)

00008440 <__aeabi_cdcmpeq>:
    8440:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    8442:	f001 fe93 	bl	a16c <__ledf2>
    8446:	2800      	cmp	r0, #0
    8448:	d401      	bmi.n	844e <__aeabi_cdcmpeq+0xe>
    844a:	2100      	movs	r1, #0
    844c:	42c8      	cmn	r0, r1
    844e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00008450 <__aeabi_dcmpeq>:
    8450:	b510      	push	{r4, lr}
    8452:	f001 fdc3 	bl	9fdc <__eqdf2>
    8456:	4240      	negs	r0, r0
    8458:	3001      	adds	r0, #1
    845a:	bd10      	pop	{r4, pc}

0000845c <__aeabi_dcmplt>:
    845c:	b510      	push	{r4, lr}
    845e:	f001 fe85 	bl	a16c <__ledf2>
    8462:	2800      	cmp	r0, #0
    8464:	db01      	blt.n	846a <__aeabi_dcmplt+0xe>
    8466:	2000      	movs	r0, #0
    8468:	bd10      	pop	{r4, pc}
    846a:	2001      	movs	r0, #1
    846c:	bd10      	pop	{r4, pc}
    846e:	46c0      	nop			; (mov r8, r8)

00008470 <__aeabi_dcmple>:
    8470:	b510      	push	{r4, lr}
    8472:	f001 fe7b 	bl	a16c <__ledf2>
    8476:	2800      	cmp	r0, #0
    8478:	dd01      	ble.n	847e <__aeabi_dcmple+0xe>
    847a:	2000      	movs	r0, #0
    847c:	bd10      	pop	{r4, pc}
    847e:	2001      	movs	r0, #1
    8480:	bd10      	pop	{r4, pc}
    8482:	46c0      	nop			; (mov r8, r8)

00008484 <__aeabi_dcmpgt>:
    8484:	b510      	push	{r4, lr}
    8486:	f001 fdf3 	bl	a070 <__gedf2>
    848a:	2800      	cmp	r0, #0
    848c:	dc01      	bgt.n	8492 <__aeabi_dcmpgt+0xe>
    848e:	2000      	movs	r0, #0
    8490:	bd10      	pop	{r4, pc}
    8492:	2001      	movs	r0, #1
    8494:	bd10      	pop	{r4, pc}
    8496:	46c0      	nop			; (mov r8, r8)

00008498 <__aeabi_dcmpge>:
    8498:	b510      	push	{r4, lr}
    849a:	f001 fde9 	bl	a070 <__gedf2>
    849e:	2800      	cmp	r0, #0
    84a0:	da01      	bge.n	84a6 <__aeabi_dcmpge+0xe>
    84a2:	2000      	movs	r0, #0
    84a4:	bd10      	pop	{r4, pc}
    84a6:	2001      	movs	r0, #1
    84a8:	bd10      	pop	{r4, pc}
    84aa:	46c0      	nop			; (mov r8, r8)

000084ac <__aeabi_cfrcmple>:
    84ac:	4684      	mov	ip, r0
    84ae:	1c08      	adds	r0, r1, #0
    84b0:	4661      	mov	r1, ip
    84b2:	e7ff      	b.n	84b4 <__aeabi_cfcmpeq>

000084b4 <__aeabi_cfcmpeq>:
    84b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    84b6:	f000 fb93 	bl	8be0 <__lesf2>
    84ba:	2800      	cmp	r0, #0
    84bc:	d401      	bmi.n	84c2 <__aeabi_cfcmpeq+0xe>
    84be:	2100      	movs	r1, #0
    84c0:	42c8      	cmn	r0, r1
    84c2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000084c4 <__aeabi_fcmpeq>:
    84c4:	b510      	push	{r4, lr}
    84c6:	f000 fb19 	bl	8afc <__eqsf2>
    84ca:	4240      	negs	r0, r0
    84cc:	3001      	adds	r0, #1
    84ce:	bd10      	pop	{r4, pc}

000084d0 <__aeabi_fcmplt>:
    84d0:	b510      	push	{r4, lr}
    84d2:	f000 fb85 	bl	8be0 <__lesf2>
    84d6:	2800      	cmp	r0, #0
    84d8:	db01      	blt.n	84de <__aeabi_fcmplt+0xe>
    84da:	2000      	movs	r0, #0
    84dc:	bd10      	pop	{r4, pc}
    84de:	2001      	movs	r0, #1
    84e0:	bd10      	pop	{r4, pc}
    84e2:	46c0      	nop			; (mov r8, r8)

000084e4 <__aeabi_fcmple>:
    84e4:	b510      	push	{r4, lr}
    84e6:	f000 fb7b 	bl	8be0 <__lesf2>
    84ea:	2800      	cmp	r0, #0
    84ec:	dd01      	ble.n	84f2 <__aeabi_fcmple+0xe>
    84ee:	2000      	movs	r0, #0
    84f0:	bd10      	pop	{r4, pc}
    84f2:	2001      	movs	r0, #1
    84f4:	bd10      	pop	{r4, pc}
    84f6:	46c0      	nop			; (mov r8, r8)

000084f8 <__aeabi_fcmpgt>:
    84f8:	b510      	push	{r4, lr}
    84fa:	f000 fb29 	bl	8b50 <__gesf2>
    84fe:	2800      	cmp	r0, #0
    8500:	dc01      	bgt.n	8506 <__aeabi_fcmpgt+0xe>
    8502:	2000      	movs	r0, #0
    8504:	bd10      	pop	{r4, pc}
    8506:	2001      	movs	r0, #1
    8508:	bd10      	pop	{r4, pc}
    850a:	46c0      	nop			; (mov r8, r8)

0000850c <__aeabi_fcmpge>:
    850c:	b510      	push	{r4, lr}
    850e:	f000 fb1f 	bl	8b50 <__gesf2>
    8512:	2800      	cmp	r0, #0
    8514:	da01      	bge.n	851a <__aeabi_fcmpge+0xe>
    8516:	2000      	movs	r0, #0
    8518:	bd10      	pop	{r4, pc}
    851a:	2001      	movs	r0, #1
    851c:	bd10      	pop	{r4, pc}
    851e:	46c0      	nop			; (mov r8, r8)

00008520 <__aeabi_lmul>:
    8520:	469c      	mov	ip, r3
    8522:	0403      	lsls	r3, r0, #16
    8524:	b5f0      	push	{r4, r5, r6, r7, lr}
    8526:	0c1b      	lsrs	r3, r3, #16
    8528:	0417      	lsls	r7, r2, #16
    852a:	0c3f      	lsrs	r7, r7, #16
    852c:	0c15      	lsrs	r5, r2, #16
    852e:	1c1e      	adds	r6, r3, #0
    8530:	1c04      	adds	r4, r0, #0
    8532:	0c00      	lsrs	r0, r0, #16
    8534:	437e      	muls	r6, r7
    8536:	436b      	muls	r3, r5
    8538:	4347      	muls	r7, r0
    853a:	4345      	muls	r5, r0
    853c:	18fb      	adds	r3, r7, r3
    853e:	0c30      	lsrs	r0, r6, #16
    8540:	1818      	adds	r0, r3, r0
    8542:	4287      	cmp	r7, r0
    8544:	d902      	bls.n	854c <__aeabi_lmul+0x2c>
    8546:	2380      	movs	r3, #128	; 0x80
    8548:	025b      	lsls	r3, r3, #9
    854a:	18ed      	adds	r5, r5, r3
    854c:	0c03      	lsrs	r3, r0, #16
    854e:	18ed      	adds	r5, r5, r3
    8550:	4663      	mov	r3, ip
    8552:	435c      	muls	r4, r3
    8554:	434a      	muls	r2, r1
    8556:	0436      	lsls	r6, r6, #16
    8558:	0c36      	lsrs	r6, r6, #16
    855a:	18a1      	adds	r1, r4, r2
    855c:	0400      	lsls	r0, r0, #16
    855e:	1980      	adds	r0, r0, r6
    8560:	1949      	adds	r1, r1, r5
    8562:	bdf0      	pop	{r4, r5, r6, r7, pc}

00008564 <__aeabi_f2uiz>:
    8564:	219e      	movs	r1, #158	; 0x9e
    8566:	b510      	push	{r4, lr}
    8568:	05c9      	lsls	r1, r1, #23
    856a:	1c04      	adds	r4, r0, #0
    856c:	f7ff ffce 	bl	850c <__aeabi_fcmpge>
    8570:	2800      	cmp	r0, #0
    8572:	d103      	bne.n	857c <__aeabi_f2uiz+0x18>
    8574:	1c20      	adds	r0, r4, #0
    8576:	f000 fe1f 	bl	91b8 <__aeabi_f2iz>
    857a:	bd10      	pop	{r4, pc}
    857c:	219e      	movs	r1, #158	; 0x9e
    857e:	05c9      	lsls	r1, r1, #23
    8580:	1c20      	adds	r0, r4, #0
    8582:	f000 fca3 	bl	8ecc <__aeabi_fsub>
    8586:	f000 fe17 	bl	91b8 <__aeabi_f2iz>
    858a:	2380      	movs	r3, #128	; 0x80
    858c:	061b      	lsls	r3, r3, #24
    858e:	18c0      	adds	r0, r0, r3
    8590:	e7f3      	b.n	857a <__aeabi_f2uiz+0x16>
    8592:	46c0      	nop			; (mov r8, r8)
    8594:	0000      	movs	r0, r0
	...

00008598 <__aeabi_d2uiz>:
    8598:	b538      	push	{r3, r4, r5, lr}
    859a:	4b0e      	ldr	r3, [pc, #56]	; (85d4 <__aeabi_d2uiz+0x3c>)
    859c:	4a0c      	ldr	r2, [pc, #48]	; (85d0 <__aeabi_d2uiz+0x38>)
    859e:	1c04      	adds	r4, r0, #0
    85a0:	1c0d      	adds	r5, r1, #0
    85a2:	f7ff ff79 	bl	8498 <__aeabi_dcmpge>
    85a6:	2800      	cmp	r0, #0
    85a8:	d104      	bne.n	85b4 <__aeabi_d2uiz+0x1c>
    85aa:	1c20      	adds	r0, r4, #0
    85ac:	1c29      	adds	r1, r5, #0
    85ae:	f002 fc1f 	bl	adf0 <__aeabi_d2iz>
    85b2:	bd38      	pop	{r3, r4, r5, pc}
    85b4:	4b07      	ldr	r3, [pc, #28]	; (85d4 <__aeabi_d2uiz+0x3c>)
    85b6:	4a06      	ldr	r2, [pc, #24]	; (85d0 <__aeabi_d2uiz+0x38>)
    85b8:	1c20      	adds	r0, r4, #0
    85ba:	1c29      	adds	r1, r5, #0
    85bc:	f002 f8e4 	bl	a788 <__aeabi_dsub>
    85c0:	f002 fc16 	bl	adf0 <__aeabi_d2iz>
    85c4:	2380      	movs	r3, #128	; 0x80
    85c6:	061b      	lsls	r3, r3, #24
    85c8:	18c0      	adds	r0, r0, r3
    85ca:	e7f2      	b.n	85b2 <__aeabi_d2uiz+0x1a>
    85cc:	46c0      	nop			; (mov r8, r8)
    85ce:	46c0      	nop			; (mov r8, r8)
    85d0:	00000000 	.word	0x00000000
    85d4:	41e00000 	.word	0x41e00000

000085d8 <__aeabi_fadd>:
    85d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    85da:	0243      	lsls	r3, r0, #9
    85dc:	0044      	lsls	r4, r0, #1
    85de:	0fc5      	lsrs	r5, r0, #31
    85e0:	024e      	lsls	r6, r1, #9
    85e2:	0048      	lsls	r0, r1, #1
    85e4:	0e24      	lsrs	r4, r4, #24
    85e6:	1c2a      	adds	r2, r5, #0
    85e8:	099b      	lsrs	r3, r3, #6
    85ea:	0e00      	lsrs	r0, r0, #24
    85ec:	0fc9      	lsrs	r1, r1, #31
    85ee:	09b6      	lsrs	r6, r6, #6
    85f0:	428d      	cmp	r5, r1
    85f2:	d05b      	beq.n	86ac <__aeabi_fadd+0xd4>
    85f4:	1a22      	subs	r2, r4, r0
    85f6:	2a00      	cmp	r2, #0
    85f8:	dc00      	bgt.n	85fc <__aeabi_fadd+0x24>
    85fa:	e089      	b.n	8710 <__aeabi_fadd+0x138>
    85fc:	2800      	cmp	r0, #0
    85fe:	d11d      	bne.n	863c <__aeabi_fadd+0x64>
    8600:	2e00      	cmp	r6, #0
    8602:	d000      	beq.n	8606 <__aeabi_fadd+0x2e>
    8604:	e075      	b.n	86f2 <__aeabi_fadd+0x11a>
    8606:	0758      	lsls	r0, r3, #29
    8608:	d004      	beq.n	8614 <__aeabi_fadd+0x3c>
    860a:	220f      	movs	r2, #15
    860c:	401a      	ands	r2, r3
    860e:	2a04      	cmp	r2, #4
    8610:	d000      	beq.n	8614 <__aeabi_fadd+0x3c>
    8612:	3304      	adds	r3, #4
    8614:	2180      	movs	r1, #128	; 0x80
    8616:	04c9      	lsls	r1, r1, #19
    8618:	4019      	ands	r1, r3
    861a:	1c2a      	adds	r2, r5, #0
    861c:	2900      	cmp	r1, #0
    861e:	d03a      	beq.n	8696 <__aeabi_fadd+0xbe>
    8620:	3401      	adds	r4, #1
    8622:	2cff      	cmp	r4, #255	; 0xff
    8624:	d100      	bne.n	8628 <__aeabi_fadd+0x50>
    8626:	e07f      	b.n	8728 <__aeabi_fadd+0x150>
    8628:	019b      	lsls	r3, r3, #6
    862a:	0a5b      	lsrs	r3, r3, #9
    862c:	025b      	lsls	r3, r3, #9
    862e:	b2e4      	uxtb	r4, r4
    8630:	05e4      	lsls	r4, r4, #23
    8632:	0a58      	lsrs	r0, r3, #9
    8634:	07d2      	lsls	r2, r2, #31
    8636:	4320      	orrs	r0, r4
    8638:	4310      	orrs	r0, r2
    863a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    863c:	2cff      	cmp	r4, #255	; 0xff
    863e:	d0e2      	beq.n	8606 <__aeabi_fadd+0x2e>
    8640:	2180      	movs	r1, #128	; 0x80
    8642:	04c9      	lsls	r1, r1, #19
    8644:	430e      	orrs	r6, r1
    8646:	2a1b      	cmp	r2, #27
    8648:	dd00      	ble.n	864c <__aeabi_fadd+0x74>
    864a:	e12d      	b.n	88a8 <__aeabi_fadd+0x2d0>
    864c:	1c31      	adds	r1, r6, #0
    864e:	2020      	movs	r0, #32
    8650:	40d1      	lsrs	r1, r2
    8652:	1a82      	subs	r2, r0, r2
    8654:	4096      	lsls	r6, r2
    8656:	1e72      	subs	r2, r6, #1
    8658:	4196      	sbcs	r6, r2
    865a:	430e      	orrs	r6, r1
    865c:	1b9b      	subs	r3, r3, r6
    865e:	0158      	lsls	r0, r3, #5
    8660:	d5d1      	bpl.n	8606 <__aeabi_fadd+0x2e>
    8662:	019b      	lsls	r3, r3, #6
    8664:	099f      	lsrs	r7, r3, #6
    8666:	1c38      	adds	r0, r7, #0
    8668:	f002 fd46 	bl	b0f8 <__clzsi2>
    866c:	1f42      	subs	r2, r0, #5
    866e:	4097      	lsls	r7, r2
    8670:	4294      	cmp	r4, r2
    8672:	dc5b      	bgt.n	872c <__aeabi_fadd+0x154>
    8674:	1b14      	subs	r4, r2, r4
    8676:	231f      	movs	r3, #31
    8678:	1b1b      	subs	r3, r3, r4
    867a:	1c3a      	adds	r2, r7, #0
    867c:	409f      	lsls	r7, r3
    867e:	1c61      	adds	r1, r4, #1
    8680:	1c3b      	adds	r3, r7, #0
    8682:	40ca      	lsrs	r2, r1
    8684:	1e5f      	subs	r7, r3, #1
    8686:	41bb      	sbcs	r3, r7
    8688:	4313      	orrs	r3, r2
    868a:	2400      	movs	r4, #0
    868c:	e7bb      	b.n	8606 <__aeabi_fadd+0x2e>
    868e:	1e13      	subs	r3, r2, #0
    8690:	d1b9      	bne.n	8606 <__aeabi_fadd+0x2e>
    8692:	2300      	movs	r3, #0
    8694:	2200      	movs	r2, #0
    8696:	08db      	lsrs	r3, r3, #3
    8698:	2cff      	cmp	r4, #255	; 0xff
    869a:	d104      	bne.n	86a6 <__aeabi_fadd+0xce>
    869c:	2b00      	cmp	r3, #0
    869e:	d043      	beq.n	8728 <__aeabi_fadd+0x150>
    86a0:	2080      	movs	r0, #128	; 0x80
    86a2:	03c0      	lsls	r0, r0, #15
    86a4:	4303      	orrs	r3, r0
    86a6:	025b      	lsls	r3, r3, #9
    86a8:	0a5b      	lsrs	r3, r3, #9
    86aa:	e7bf      	b.n	862c <__aeabi_fadd+0x54>
    86ac:	1a21      	subs	r1, r4, r0
    86ae:	2900      	cmp	r1, #0
    86b0:	dd40      	ble.n	8734 <__aeabi_fadd+0x15c>
    86b2:	2800      	cmp	r0, #0
    86b4:	d023      	beq.n	86fe <__aeabi_fadd+0x126>
    86b6:	2cff      	cmp	r4, #255	; 0xff
    86b8:	d0a5      	beq.n	8606 <__aeabi_fadd+0x2e>
    86ba:	2080      	movs	r0, #128	; 0x80
    86bc:	04c0      	lsls	r0, r0, #19
    86be:	4306      	orrs	r6, r0
    86c0:	291b      	cmp	r1, #27
    86c2:	dd00      	ble.n	86c6 <__aeabi_fadd+0xee>
    86c4:	e0ee      	b.n	88a4 <__aeabi_fadd+0x2cc>
    86c6:	1c30      	adds	r0, r6, #0
    86c8:	2720      	movs	r7, #32
    86ca:	40c8      	lsrs	r0, r1
    86cc:	1a79      	subs	r1, r7, r1
    86ce:	408e      	lsls	r6, r1
    86d0:	1e71      	subs	r1, r6, #1
    86d2:	418e      	sbcs	r6, r1
    86d4:	4306      	orrs	r6, r0
    86d6:	199b      	adds	r3, r3, r6
    86d8:	0159      	lsls	r1, r3, #5
    86da:	d400      	bmi.n	86de <__aeabi_fadd+0x106>
    86dc:	e793      	b.n	8606 <__aeabi_fadd+0x2e>
    86de:	3401      	adds	r4, #1
    86e0:	2cff      	cmp	r4, #255	; 0xff
    86e2:	d055      	beq.n	8790 <__aeabi_fadd+0x1b8>
    86e4:	4971      	ldr	r1, [pc, #452]	; (88ac <__aeabi_fadd+0x2d4>)
    86e6:	2201      	movs	r2, #1
    86e8:	401a      	ands	r2, r3
    86ea:	400b      	ands	r3, r1
    86ec:	085b      	lsrs	r3, r3, #1
    86ee:	4313      	orrs	r3, r2
    86f0:	e789      	b.n	8606 <__aeabi_fadd+0x2e>
    86f2:	3a01      	subs	r2, #1
    86f4:	2a00      	cmp	r2, #0
    86f6:	d0b1      	beq.n	865c <__aeabi_fadd+0x84>
    86f8:	2cff      	cmp	r4, #255	; 0xff
    86fa:	d1a4      	bne.n	8646 <__aeabi_fadd+0x6e>
    86fc:	e783      	b.n	8606 <__aeabi_fadd+0x2e>
    86fe:	2e00      	cmp	r6, #0
    8700:	d100      	bne.n	8704 <__aeabi_fadd+0x12c>
    8702:	e780      	b.n	8606 <__aeabi_fadd+0x2e>
    8704:	3901      	subs	r1, #1
    8706:	2900      	cmp	r1, #0
    8708:	d0e5      	beq.n	86d6 <__aeabi_fadd+0xfe>
    870a:	2cff      	cmp	r4, #255	; 0xff
    870c:	d1d8      	bne.n	86c0 <__aeabi_fadd+0xe8>
    870e:	e77a      	b.n	8606 <__aeabi_fadd+0x2e>
    8710:	2a00      	cmp	r2, #0
    8712:	d11b      	bne.n	874c <__aeabi_fadd+0x174>
    8714:	1c62      	adds	r2, r4, #1
    8716:	b2d2      	uxtb	r2, r2
    8718:	2a01      	cmp	r2, #1
    871a:	dd4b      	ble.n	87b4 <__aeabi_fadd+0x1dc>
    871c:	1b9f      	subs	r7, r3, r6
    871e:	017a      	lsls	r2, r7, #5
    8720:	d523      	bpl.n	876a <__aeabi_fadd+0x192>
    8722:	1af7      	subs	r7, r6, r3
    8724:	1c0d      	adds	r5, r1, #0
    8726:	e79e      	b.n	8666 <__aeabi_fadd+0x8e>
    8728:	2300      	movs	r3, #0
    872a:	e77f      	b.n	862c <__aeabi_fadd+0x54>
    872c:	4b5f      	ldr	r3, [pc, #380]	; (88ac <__aeabi_fadd+0x2d4>)
    872e:	1aa4      	subs	r4, r4, r2
    8730:	403b      	ands	r3, r7
    8732:	e768      	b.n	8606 <__aeabi_fadd+0x2e>
    8734:	2900      	cmp	r1, #0
    8736:	d146      	bne.n	87c6 <__aeabi_fadd+0x1ee>
    8738:	1c61      	adds	r1, r4, #1
    873a:	b2c8      	uxtb	r0, r1
    873c:	2801      	cmp	r0, #1
    873e:	dd29      	ble.n	8794 <__aeabi_fadd+0x1bc>
    8740:	29ff      	cmp	r1, #255	; 0xff
    8742:	d024      	beq.n	878e <__aeabi_fadd+0x1b6>
    8744:	18f3      	adds	r3, r6, r3
    8746:	085b      	lsrs	r3, r3, #1
    8748:	1c0c      	adds	r4, r1, #0
    874a:	e75c      	b.n	8606 <__aeabi_fadd+0x2e>
    874c:	2c00      	cmp	r4, #0
    874e:	d013      	beq.n	8778 <__aeabi_fadd+0x1a0>
    8750:	28ff      	cmp	r0, #255	; 0xff
    8752:	d018      	beq.n	8786 <__aeabi_fadd+0x1ae>
    8754:	2480      	movs	r4, #128	; 0x80
    8756:	04e4      	lsls	r4, r4, #19
    8758:	4252      	negs	r2, r2
    875a:	4323      	orrs	r3, r4
    875c:	2a1b      	cmp	r2, #27
    875e:	dd4d      	ble.n	87fc <__aeabi_fadd+0x224>
    8760:	2301      	movs	r3, #1
    8762:	1af3      	subs	r3, r6, r3
    8764:	1c04      	adds	r4, r0, #0
    8766:	1c0d      	adds	r5, r1, #0
    8768:	e779      	b.n	865e <__aeabi_fadd+0x86>
    876a:	2f00      	cmp	r7, #0
    876c:	d000      	beq.n	8770 <__aeabi_fadd+0x198>
    876e:	e77a      	b.n	8666 <__aeabi_fadd+0x8e>
    8770:	2300      	movs	r3, #0
    8772:	2200      	movs	r2, #0
    8774:	2400      	movs	r4, #0
    8776:	e78e      	b.n	8696 <__aeabi_fadd+0xbe>
    8778:	2b00      	cmp	r3, #0
    877a:	d03b      	beq.n	87f4 <__aeabi_fadd+0x21c>
    877c:	43d2      	mvns	r2, r2
    877e:	2a00      	cmp	r2, #0
    8780:	d0ef      	beq.n	8762 <__aeabi_fadd+0x18a>
    8782:	28ff      	cmp	r0, #255	; 0xff
    8784:	d1ea      	bne.n	875c <__aeabi_fadd+0x184>
    8786:	1c33      	adds	r3, r6, #0
    8788:	24ff      	movs	r4, #255	; 0xff
    878a:	1c0d      	adds	r5, r1, #0
    878c:	e73b      	b.n	8606 <__aeabi_fadd+0x2e>
    878e:	24ff      	movs	r4, #255	; 0xff
    8790:	2300      	movs	r3, #0
    8792:	e780      	b.n	8696 <__aeabi_fadd+0xbe>
    8794:	2c00      	cmp	r4, #0
    8796:	d15c      	bne.n	8852 <__aeabi_fadd+0x27a>
    8798:	2b00      	cmp	r3, #0
    879a:	d100      	bne.n	879e <__aeabi_fadd+0x1c6>
    879c:	e080      	b.n	88a0 <__aeabi_fadd+0x2c8>
    879e:	2e00      	cmp	r6, #0
    87a0:	d100      	bne.n	87a4 <__aeabi_fadd+0x1cc>
    87a2:	e730      	b.n	8606 <__aeabi_fadd+0x2e>
    87a4:	199b      	adds	r3, r3, r6
    87a6:	0158      	lsls	r0, r3, #5
    87a8:	d400      	bmi.n	87ac <__aeabi_fadd+0x1d4>
    87aa:	e72c      	b.n	8606 <__aeabi_fadd+0x2e>
    87ac:	4a3f      	ldr	r2, [pc, #252]	; (88ac <__aeabi_fadd+0x2d4>)
    87ae:	2401      	movs	r4, #1
    87b0:	4013      	ands	r3, r2
    87b2:	e728      	b.n	8606 <__aeabi_fadd+0x2e>
    87b4:	2c00      	cmp	r4, #0
    87b6:	d115      	bne.n	87e4 <__aeabi_fadd+0x20c>
    87b8:	2b00      	cmp	r3, #0
    87ba:	d140      	bne.n	883e <__aeabi_fadd+0x266>
    87bc:	2e00      	cmp	r6, #0
    87be:	d063      	beq.n	8888 <__aeabi_fadd+0x2b0>
    87c0:	1c33      	adds	r3, r6, #0
    87c2:	1c0d      	adds	r5, r1, #0
    87c4:	e71f      	b.n	8606 <__aeabi_fadd+0x2e>
    87c6:	2c00      	cmp	r4, #0
    87c8:	d121      	bne.n	880e <__aeabi_fadd+0x236>
    87ca:	2b00      	cmp	r3, #0
    87cc:	d054      	beq.n	8878 <__aeabi_fadd+0x2a0>
    87ce:	43c9      	mvns	r1, r1
    87d0:	2900      	cmp	r1, #0
    87d2:	d004      	beq.n	87de <__aeabi_fadd+0x206>
    87d4:	28ff      	cmp	r0, #255	; 0xff
    87d6:	d04c      	beq.n	8872 <__aeabi_fadd+0x29a>
    87d8:	291b      	cmp	r1, #27
    87da:	dd58      	ble.n	888e <__aeabi_fadd+0x2b6>
    87dc:	2301      	movs	r3, #1
    87de:	199b      	adds	r3, r3, r6
    87e0:	1c04      	adds	r4, r0, #0
    87e2:	e779      	b.n	86d8 <__aeabi_fadd+0x100>
    87e4:	2b00      	cmp	r3, #0
    87e6:	d119      	bne.n	881c <__aeabi_fadd+0x244>
    87e8:	2e00      	cmp	r6, #0
    87ea:	d048      	beq.n	887e <__aeabi_fadd+0x2a6>
    87ec:	1c33      	adds	r3, r6, #0
    87ee:	1c0d      	adds	r5, r1, #0
    87f0:	24ff      	movs	r4, #255	; 0xff
    87f2:	e708      	b.n	8606 <__aeabi_fadd+0x2e>
    87f4:	1c33      	adds	r3, r6, #0
    87f6:	1c04      	adds	r4, r0, #0
    87f8:	1c0d      	adds	r5, r1, #0
    87fa:	e704      	b.n	8606 <__aeabi_fadd+0x2e>
    87fc:	1c1c      	adds	r4, r3, #0
    87fe:	2520      	movs	r5, #32
    8800:	40d4      	lsrs	r4, r2
    8802:	1aaa      	subs	r2, r5, r2
    8804:	4093      	lsls	r3, r2
    8806:	1e5a      	subs	r2, r3, #1
    8808:	4193      	sbcs	r3, r2
    880a:	4323      	orrs	r3, r4
    880c:	e7a9      	b.n	8762 <__aeabi_fadd+0x18a>
    880e:	28ff      	cmp	r0, #255	; 0xff
    8810:	d02f      	beq.n	8872 <__aeabi_fadd+0x29a>
    8812:	2480      	movs	r4, #128	; 0x80
    8814:	04e4      	lsls	r4, r4, #19
    8816:	4249      	negs	r1, r1
    8818:	4323      	orrs	r3, r4
    881a:	e7dd      	b.n	87d8 <__aeabi_fadd+0x200>
    881c:	24ff      	movs	r4, #255	; 0xff
    881e:	2e00      	cmp	r6, #0
    8820:	d100      	bne.n	8824 <__aeabi_fadd+0x24c>
    8822:	e6f0      	b.n	8606 <__aeabi_fadd+0x2e>
    8824:	2280      	movs	r2, #128	; 0x80
    8826:	08db      	lsrs	r3, r3, #3
    8828:	03d2      	lsls	r2, r2, #15
    882a:	4213      	tst	r3, r2
    882c:	d004      	beq.n	8838 <__aeabi_fadd+0x260>
    882e:	08f6      	lsrs	r6, r6, #3
    8830:	4216      	tst	r6, r2
    8832:	d101      	bne.n	8838 <__aeabi_fadd+0x260>
    8834:	1c33      	adds	r3, r6, #0
    8836:	1c0d      	adds	r5, r1, #0
    8838:	00db      	lsls	r3, r3, #3
    883a:	24ff      	movs	r4, #255	; 0xff
    883c:	e6e3      	b.n	8606 <__aeabi_fadd+0x2e>
    883e:	2e00      	cmp	r6, #0
    8840:	d100      	bne.n	8844 <__aeabi_fadd+0x26c>
    8842:	e6e0      	b.n	8606 <__aeabi_fadd+0x2e>
    8844:	1b9a      	subs	r2, r3, r6
    8846:	0150      	lsls	r0, r2, #5
    8848:	d400      	bmi.n	884c <__aeabi_fadd+0x274>
    884a:	e720      	b.n	868e <__aeabi_fadd+0xb6>
    884c:	1af3      	subs	r3, r6, r3
    884e:	1c0d      	adds	r5, r1, #0
    8850:	e6d9      	b.n	8606 <__aeabi_fadd+0x2e>
    8852:	2b00      	cmp	r3, #0
    8854:	d00d      	beq.n	8872 <__aeabi_fadd+0x29a>
    8856:	24ff      	movs	r4, #255	; 0xff
    8858:	2e00      	cmp	r6, #0
    885a:	d100      	bne.n	885e <__aeabi_fadd+0x286>
    885c:	e6d3      	b.n	8606 <__aeabi_fadd+0x2e>
    885e:	2280      	movs	r2, #128	; 0x80
    8860:	08db      	lsrs	r3, r3, #3
    8862:	03d2      	lsls	r2, r2, #15
    8864:	4213      	tst	r3, r2
    8866:	d0e7      	beq.n	8838 <__aeabi_fadd+0x260>
    8868:	08f6      	lsrs	r6, r6, #3
    886a:	4216      	tst	r6, r2
    886c:	d1e4      	bne.n	8838 <__aeabi_fadd+0x260>
    886e:	1c33      	adds	r3, r6, #0
    8870:	e7e2      	b.n	8838 <__aeabi_fadd+0x260>
    8872:	1c33      	adds	r3, r6, #0
    8874:	24ff      	movs	r4, #255	; 0xff
    8876:	e6c6      	b.n	8606 <__aeabi_fadd+0x2e>
    8878:	1c33      	adds	r3, r6, #0
    887a:	1c04      	adds	r4, r0, #0
    887c:	e6c3      	b.n	8606 <__aeabi_fadd+0x2e>
    887e:	2380      	movs	r3, #128	; 0x80
    8880:	2200      	movs	r2, #0
    8882:	049b      	lsls	r3, r3, #18
    8884:	24ff      	movs	r4, #255	; 0xff
    8886:	e706      	b.n	8696 <__aeabi_fadd+0xbe>
    8888:	1c23      	adds	r3, r4, #0
    888a:	2200      	movs	r2, #0
    888c:	e703      	b.n	8696 <__aeabi_fadd+0xbe>
    888e:	1c1c      	adds	r4, r3, #0
    8890:	2720      	movs	r7, #32
    8892:	40cc      	lsrs	r4, r1
    8894:	1a79      	subs	r1, r7, r1
    8896:	408b      	lsls	r3, r1
    8898:	1e59      	subs	r1, r3, #1
    889a:	418b      	sbcs	r3, r1
    889c:	4323      	orrs	r3, r4
    889e:	e79e      	b.n	87de <__aeabi_fadd+0x206>
    88a0:	1c33      	adds	r3, r6, #0
    88a2:	e6b0      	b.n	8606 <__aeabi_fadd+0x2e>
    88a4:	2601      	movs	r6, #1
    88a6:	e716      	b.n	86d6 <__aeabi_fadd+0xfe>
    88a8:	2601      	movs	r6, #1
    88aa:	e6d7      	b.n	865c <__aeabi_fadd+0x84>
    88ac:	fbffffff 	.word	0xfbffffff

000088b0 <__aeabi_fdiv>:
    88b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    88b2:	465f      	mov	r7, fp
    88b4:	4656      	mov	r6, sl
    88b6:	464d      	mov	r5, r9
    88b8:	4644      	mov	r4, r8
    88ba:	b4f0      	push	{r4, r5, r6, r7}
    88bc:	0246      	lsls	r6, r0, #9
    88be:	0045      	lsls	r5, r0, #1
    88c0:	0fc0      	lsrs	r0, r0, #31
    88c2:	b085      	sub	sp, #20
    88c4:	1c0f      	adds	r7, r1, #0
    88c6:	0a76      	lsrs	r6, r6, #9
    88c8:	0e2d      	lsrs	r5, r5, #24
    88ca:	4680      	mov	r8, r0
    88cc:	d041      	beq.n	8952 <__aeabi_fdiv+0xa2>
    88ce:	2dff      	cmp	r5, #255	; 0xff
    88d0:	d026      	beq.n	8920 <__aeabi_fdiv+0x70>
    88d2:	2480      	movs	r4, #128	; 0x80
    88d4:	0424      	lsls	r4, r4, #16
    88d6:	2100      	movs	r1, #0
    88d8:	4326      	orrs	r6, r4
    88da:	00f6      	lsls	r6, r6, #3
    88dc:	3d7f      	subs	r5, #127	; 0x7f
    88de:	4689      	mov	r9, r1
    88e0:	468b      	mov	fp, r1
    88e2:	0ff9      	lsrs	r1, r7, #31
    88e4:	027c      	lsls	r4, r7, #9
    88e6:	0078      	lsls	r0, r7, #1
    88e8:	0a64      	lsrs	r4, r4, #9
    88ea:	0e00      	lsrs	r0, r0, #24
    88ec:	9100      	str	r1, [sp, #0]
    88ee:	468a      	mov	sl, r1
    88f0:	d03c      	beq.n	896c <__aeabi_fdiv+0xbc>
    88f2:	28ff      	cmp	r0, #255	; 0xff
    88f4:	d034      	beq.n	8960 <__aeabi_fdiv+0xb0>
    88f6:	2380      	movs	r3, #128	; 0x80
    88f8:	041b      	lsls	r3, r3, #16
    88fa:	431c      	orrs	r4, r3
    88fc:	2300      	movs	r3, #0
    88fe:	00e4      	lsls	r4, r4, #3
    8900:	387f      	subs	r0, #127	; 0x7f
    8902:	9301      	str	r3, [sp, #4]
    8904:	9f00      	ldr	r7, [sp, #0]
    8906:	4643      	mov	r3, r8
    8908:	9a01      	ldr	r2, [sp, #4]
    890a:	407b      	eors	r3, r7
    890c:	4649      	mov	r1, r9
    890e:	469c      	mov	ip, r3
    8910:	4311      	orrs	r1, r2
    8912:	290f      	cmp	r1, #15
    8914:	d900      	bls.n	8918 <__aeabi_fdiv+0x68>
    8916:	e071      	b.n	89fc <__aeabi_fdiv+0x14c>
    8918:	4f76      	ldr	r7, [pc, #472]	; (8af4 <__aeabi_fdiv+0x244>)
    891a:	0089      	lsls	r1, r1, #2
    891c:	587f      	ldr	r7, [r7, r1]
    891e:	46bf      	mov	pc, r7
    8920:	2e00      	cmp	r6, #0
    8922:	d13e      	bne.n	89a2 <__aeabi_fdiv+0xf2>
    8924:	2208      	movs	r2, #8
    8926:	2302      	movs	r3, #2
    8928:	4691      	mov	r9, r2
    892a:	469b      	mov	fp, r3
    892c:	e7d9      	b.n	88e2 <__aeabi_fdiv+0x32>
    892e:	465a      	mov	r2, fp
    8930:	1c34      	adds	r4, r6, #0
    8932:	46c2      	mov	sl, r8
    8934:	9201      	str	r2, [sp, #4]
    8936:	9901      	ldr	r1, [sp, #4]
    8938:	2902      	cmp	r1, #2
    893a:	d037      	beq.n	89ac <__aeabi_fdiv+0xfc>
    893c:	2903      	cmp	r1, #3
    893e:	d100      	bne.n	8942 <__aeabi_fdiv+0x92>
    8940:	e0cf      	b.n	8ae2 <__aeabi_fdiv+0x232>
    8942:	2901      	cmp	r1, #1
    8944:	d000      	beq.n	8948 <__aeabi_fdiv+0x98>
    8946:	e0ab      	b.n	8aa0 <__aeabi_fdiv+0x1f0>
    8948:	4653      	mov	r3, sl
    894a:	400b      	ands	r3, r1
    894c:	2200      	movs	r2, #0
    894e:	2600      	movs	r6, #0
    8950:	e032      	b.n	89b8 <__aeabi_fdiv+0x108>
    8952:	2e00      	cmp	r6, #0
    8954:	d119      	bne.n	898a <__aeabi_fdiv+0xda>
    8956:	2104      	movs	r1, #4
    8958:	2201      	movs	r2, #1
    895a:	4689      	mov	r9, r1
    895c:	4693      	mov	fp, r2
    895e:	e7c0      	b.n	88e2 <__aeabi_fdiv+0x32>
    8960:	1c22      	adds	r2, r4, #0
    8962:	1e53      	subs	r3, r2, #1
    8964:	419a      	sbcs	r2, r3
    8966:	3202      	adds	r2, #2
    8968:	9201      	str	r2, [sp, #4]
    896a:	e7cb      	b.n	8904 <__aeabi_fdiv+0x54>
    896c:	2701      	movs	r7, #1
    896e:	9701      	str	r7, [sp, #4]
    8970:	2c00      	cmp	r4, #0
    8972:	d0c7      	beq.n	8904 <__aeabi_fdiv+0x54>
    8974:	1c20      	adds	r0, r4, #0
    8976:	f002 fbbf 	bl	b0f8 <__clzsi2>
    897a:	1f43      	subs	r3, r0, #5
    897c:	409c      	lsls	r4, r3
    897e:	2376      	movs	r3, #118	; 0x76
    8980:	425b      	negs	r3, r3
    8982:	2100      	movs	r1, #0
    8984:	1a18      	subs	r0, r3, r0
    8986:	9101      	str	r1, [sp, #4]
    8988:	e7bc      	b.n	8904 <__aeabi_fdiv+0x54>
    898a:	1c30      	adds	r0, r6, #0
    898c:	f002 fbb4 	bl	b0f8 <__clzsi2>
    8990:	2576      	movs	r5, #118	; 0x76
    8992:	1f43      	subs	r3, r0, #5
    8994:	409e      	lsls	r6, r3
    8996:	426d      	negs	r5, r5
    8998:	2300      	movs	r3, #0
    899a:	1a2d      	subs	r5, r5, r0
    899c:	4699      	mov	r9, r3
    899e:	469b      	mov	fp, r3
    89a0:	e79f      	b.n	88e2 <__aeabi_fdiv+0x32>
    89a2:	230c      	movs	r3, #12
    89a4:	2103      	movs	r1, #3
    89a6:	4699      	mov	r9, r3
    89a8:	468b      	mov	fp, r1
    89aa:	e79a      	b.n	88e2 <__aeabi_fdiv+0x32>
    89ac:	46d4      	mov	ip, sl
    89ae:	2301      	movs	r3, #1
    89b0:	4667      	mov	r7, ip
    89b2:	403b      	ands	r3, r7
    89b4:	22ff      	movs	r2, #255	; 0xff
    89b6:	2600      	movs	r6, #0
    89b8:	0276      	lsls	r6, r6, #9
    89ba:	05d2      	lsls	r2, r2, #23
    89bc:	0a70      	lsrs	r0, r6, #9
    89be:	07db      	lsls	r3, r3, #31
    89c0:	4310      	orrs	r0, r2
    89c2:	4318      	orrs	r0, r3
    89c4:	b005      	add	sp, #20
    89c6:	bc3c      	pop	{r2, r3, r4, r5}
    89c8:	4690      	mov	r8, r2
    89ca:	4699      	mov	r9, r3
    89cc:	46a2      	mov	sl, r4
    89ce:	46ab      	mov	fp, r5
    89d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    89d2:	2680      	movs	r6, #128	; 0x80
    89d4:	2300      	movs	r3, #0
    89d6:	03f6      	lsls	r6, r6, #15
    89d8:	22ff      	movs	r2, #255	; 0xff
    89da:	e7ed      	b.n	89b8 <__aeabi_fdiv+0x108>
    89dc:	2200      	movs	r2, #0
    89de:	2600      	movs	r6, #0
    89e0:	e7ea      	b.n	89b8 <__aeabi_fdiv+0x108>
    89e2:	2080      	movs	r0, #128	; 0x80
    89e4:	03c0      	lsls	r0, r0, #15
    89e6:	4206      	tst	r6, r0
    89e8:	d03b      	beq.n	8a62 <__aeabi_fdiv+0x1b2>
    89ea:	4204      	tst	r4, r0
    89ec:	d139      	bne.n	8a62 <__aeabi_fdiv+0x1b2>
    89ee:	1c06      	adds	r6, r0, #0
    89f0:	4326      	orrs	r6, r4
    89f2:	0276      	lsls	r6, r6, #9
    89f4:	0a76      	lsrs	r6, r6, #9
    89f6:	9b00      	ldr	r3, [sp, #0]
    89f8:	22ff      	movs	r2, #255	; 0xff
    89fa:	e7dd      	b.n	89b8 <__aeabi_fdiv+0x108>
    89fc:	1a28      	subs	r0, r5, r0
    89fe:	9003      	str	r0, [sp, #12]
    8a00:	0176      	lsls	r6, r6, #5
    8a02:	0164      	lsls	r4, r4, #5
    8a04:	42a6      	cmp	r6, r4
    8a06:	d339      	bcc.n	8a7c <__aeabi_fdiv+0x1cc>
    8a08:	1b36      	subs	r6, r6, r4
    8a0a:	221a      	movs	r2, #26
    8a0c:	2301      	movs	r3, #1
    8a0e:	2001      	movs	r0, #1
    8a10:	1c31      	adds	r1, r6, #0
    8a12:	005b      	lsls	r3, r3, #1
    8a14:	0076      	lsls	r6, r6, #1
    8a16:	2900      	cmp	r1, #0
    8a18:	db01      	blt.n	8a1e <__aeabi_fdiv+0x16e>
    8a1a:	42b4      	cmp	r4, r6
    8a1c:	d801      	bhi.n	8a22 <__aeabi_fdiv+0x172>
    8a1e:	1b36      	subs	r6, r6, r4
    8a20:	4303      	orrs	r3, r0
    8a22:	3a01      	subs	r2, #1
    8a24:	2a00      	cmp	r2, #0
    8a26:	dcf3      	bgt.n	8a10 <__aeabi_fdiv+0x160>
    8a28:	1e74      	subs	r4, r6, #1
    8a2a:	41a6      	sbcs	r6, r4
    8a2c:	1c34      	adds	r4, r6, #0
    8a2e:	431c      	orrs	r4, r3
    8a30:	9a03      	ldr	r2, [sp, #12]
    8a32:	327f      	adds	r2, #127	; 0x7f
    8a34:	2a00      	cmp	r2, #0
    8a36:	dd27      	ble.n	8a88 <__aeabi_fdiv+0x1d8>
    8a38:	0763      	lsls	r3, r4, #29
    8a3a:	d004      	beq.n	8a46 <__aeabi_fdiv+0x196>
    8a3c:	230f      	movs	r3, #15
    8a3e:	4023      	ands	r3, r4
    8a40:	2b04      	cmp	r3, #4
    8a42:	d000      	beq.n	8a46 <__aeabi_fdiv+0x196>
    8a44:	3404      	adds	r4, #4
    8a46:	0127      	lsls	r7, r4, #4
    8a48:	d503      	bpl.n	8a52 <__aeabi_fdiv+0x1a2>
    8a4a:	4b2b      	ldr	r3, [pc, #172]	; (8af8 <__aeabi_fdiv+0x248>)
    8a4c:	9a03      	ldr	r2, [sp, #12]
    8a4e:	401c      	ands	r4, r3
    8a50:	3280      	adds	r2, #128	; 0x80
    8a52:	2afe      	cmp	r2, #254	; 0xfe
    8a54:	dd0b      	ble.n	8a6e <__aeabi_fdiv+0x1be>
    8a56:	2301      	movs	r3, #1
    8a58:	4661      	mov	r1, ip
    8a5a:	400b      	ands	r3, r1
    8a5c:	22ff      	movs	r2, #255	; 0xff
    8a5e:	2600      	movs	r6, #0
    8a60:	e7aa      	b.n	89b8 <__aeabi_fdiv+0x108>
    8a62:	4306      	orrs	r6, r0
    8a64:	0276      	lsls	r6, r6, #9
    8a66:	0a76      	lsrs	r6, r6, #9
    8a68:	4643      	mov	r3, r8
    8a6a:	22ff      	movs	r2, #255	; 0xff
    8a6c:	e7a4      	b.n	89b8 <__aeabi_fdiv+0x108>
    8a6e:	01a4      	lsls	r4, r4, #6
    8a70:	2301      	movs	r3, #1
    8a72:	4667      	mov	r7, ip
    8a74:	0a66      	lsrs	r6, r4, #9
    8a76:	b2d2      	uxtb	r2, r2
    8a78:	403b      	ands	r3, r7
    8a7a:	e79d      	b.n	89b8 <__aeabi_fdiv+0x108>
    8a7c:	9f03      	ldr	r7, [sp, #12]
    8a7e:	221b      	movs	r2, #27
    8a80:	3f01      	subs	r7, #1
    8a82:	9703      	str	r7, [sp, #12]
    8a84:	2300      	movs	r3, #0
    8a86:	e7c2      	b.n	8a0e <__aeabi_fdiv+0x15e>
    8a88:	237e      	movs	r3, #126	; 0x7e
    8a8a:	9f03      	ldr	r7, [sp, #12]
    8a8c:	425b      	negs	r3, r3
    8a8e:	1bdb      	subs	r3, r3, r7
    8a90:	2b1b      	cmp	r3, #27
    8a92:	dd07      	ble.n	8aa4 <__aeabi_fdiv+0x1f4>
    8a94:	2301      	movs	r3, #1
    8a96:	4661      	mov	r1, ip
    8a98:	400b      	ands	r3, r1
    8a9a:	2200      	movs	r2, #0
    8a9c:	2600      	movs	r6, #0
    8a9e:	e78b      	b.n	89b8 <__aeabi_fdiv+0x108>
    8aa0:	46d4      	mov	ip, sl
    8aa2:	e7c5      	b.n	8a30 <__aeabi_fdiv+0x180>
    8aa4:	1c22      	adds	r2, r4, #0
    8aa6:	40da      	lsrs	r2, r3
    8aa8:	9b03      	ldr	r3, [sp, #12]
    8aaa:	339e      	adds	r3, #158	; 0x9e
    8aac:	409c      	lsls	r4, r3
    8aae:	1c23      	adds	r3, r4, #0
    8ab0:	1e5c      	subs	r4, r3, #1
    8ab2:	41a3      	sbcs	r3, r4
    8ab4:	4313      	orrs	r3, r2
    8ab6:	075a      	lsls	r2, r3, #29
    8ab8:	d004      	beq.n	8ac4 <__aeabi_fdiv+0x214>
    8aba:	220f      	movs	r2, #15
    8abc:	401a      	ands	r2, r3
    8abe:	2a04      	cmp	r2, #4
    8ac0:	d000      	beq.n	8ac4 <__aeabi_fdiv+0x214>
    8ac2:	3304      	adds	r3, #4
    8ac4:	015f      	lsls	r7, r3, #5
    8ac6:	d505      	bpl.n	8ad4 <__aeabi_fdiv+0x224>
    8ac8:	2301      	movs	r3, #1
    8aca:	4661      	mov	r1, ip
    8acc:	400b      	ands	r3, r1
    8ace:	2201      	movs	r2, #1
    8ad0:	2600      	movs	r6, #0
    8ad2:	e771      	b.n	89b8 <__aeabi_fdiv+0x108>
    8ad4:	019e      	lsls	r6, r3, #6
    8ad6:	4662      	mov	r2, ip
    8ad8:	2301      	movs	r3, #1
    8ada:	4013      	ands	r3, r2
    8adc:	0a76      	lsrs	r6, r6, #9
    8ade:	2200      	movs	r2, #0
    8ae0:	e76a      	b.n	89b8 <__aeabi_fdiv+0x108>
    8ae2:	2680      	movs	r6, #128	; 0x80
    8ae4:	03f6      	lsls	r6, r6, #15
    8ae6:	4326      	orrs	r6, r4
    8ae8:	0276      	lsls	r6, r6, #9
    8aea:	0a76      	lsrs	r6, r6, #9
    8aec:	4653      	mov	r3, sl
    8aee:	22ff      	movs	r2, #255	; 0xff
    8af0:	e762      	b.n	89b8 <__aeabi_fdiv+0x108>
    8af2:	46c0      	nop			; (mov r8, r8)
    8af4:	0000bb3c 	.word	0x0000bb3c
    8af8:	f7ffffff 	.word	0xf7ffffff

00008afc <__eqsf2>:
    8afc:	024a      	lsls	r2, r1, #9
    8afe:	0243      	lsls	r3, r0, #9
    8b00:	b570      	push	{r4, r5, r6, lr}
    8b02:	0a5c      	lsrs	r4, r3, #9
    8b04:	0a55      	lsrs	r5, r2, #9
    8b06:	0043      	lsls	r3, r0, #1
    8b08:	004a      	lsls	r2, r1, #1
    8b0a:	0e1b      	lsrs	r3, r3, #24
    8b0c:	0fc6      	lsrs	r6, r0, #31
    8b0e:	0e12      	lsrs	r2, r2, #24
    8b10:	0fc9      	lsrs	r1, r1, #31
    8b12:	2bff      	cmp	r3, #255	; 0xff
    8b14:	d005      	beq.n	8b22 <__eqsf2+0x26>
    8b16:	2aff      	cmp	r2, #255	; 0xff
    8b18:	d008      	beq.n	8b2c <__eqsf2+0x30>
    8b1a:	2001      	movs	r0, #1
    8b1c:	4293      	cmp	r3, r2
    8b1e:	d00b      	beq.n	8b38 <__eqsf2+0x3c>
    8b20:	bd70      	pop	{r4, r5, r6, pc}
    8b22:	2001      	movs	r0, #1
    8b24:	2c00      	cmp	r4, #0
    8b26:	d1fb      	bne.n	8b20 <__eqsf2+0x24>
    8b28:	2aff      	cmp	r2, #255	; 0xff
    8b2a:	d1f6      	bne.n	8b1a <__eqsf2+0x1e>
    8b2c:	2001      	movs	r0, #1
    8b2e:	2d00      	cmp	r5, #0
    8b30:	d1f6      	bne.n	8b20 <__eqsf2+0x24>
    8b32:	2001      	movs	r0, #1
    8b34:	4293      	cmp	r3, r2
    8b36:	d1f3      	bne.n	8b20 <__eqsf2+0x24>
    8b38:	42ac      	cmp	r4, r5
    8b3a:	d1f1      	bne.n	8b20 <__eqsf2+0x24>
    8b3c:	428e      	cmp	r6, r1
    8b3e:	d005      	beq.n	8b4c <__eqsf2+0x50>
    8b40:	2b00      	cmp	r3, #0
    8b42:	d1ed      	bne.n	8b20 <__eqsf2+0x24>
    8b44:	1c20      	adds	r0, r4, #0
    8b46:	1e44      	subs	r4, r0, #1
    8b48:	41a0      	sbcs	r0, r4
    8b4a:	e7e9      	b.n	8b20 <__eqsf2+0x24>
    8b4c:	2000      	movs	r0, #0
    8b4e:	e7e7      	b.n	8b20 <__eqsf2+0x24>

00008b50 <__gesf2>:
    8b50:	024a      	lsls	r2, r1, #9
    8b52:	0243      	lsls	r3, r0, #9
    8b54:	b5f0      	push	{r4, r5, r6, r7, lr}
    8b56:	0a5c      	lsrs	r4, r3, #9
    8b58:	0a55      	lsrs	r5, r2, #9
    8b5a:	0043      	lsls	r3, r0, #1
    8b5c:	004a      	lsls	r2, r1, #1
    8b5e:	0e1b      	lsrs	r3, r3, #24
    8b60:	0fc6      	lsrs	r6, r0, #31
    8b62:	0e12      	lsrs	r2, r2, #24
    8b64:	0fc9      	lsrs	r1, r1, #31
    8b66:	2bff      	cmp	r3, #255	; 0xff
    8b68:	d031      	beq.n	8bce <__gesf2+0x7e>
    8b6a:	2aff      	cmp	r2, #255	; 0xff
    8b6c:	d034      	beq.n	8bd8 <__gesf2+0x88>
    8b6e:	2b00      	cmp	r3, #0
    8b70:	d116      	bne.n	8ba0 <__gesf2+0x50>
    8b72:	4260      	negs	r0, r4
    8b74:	4160      	adcs	r0, r4
    8b76:	4684      	mov	ip, r0
    8b78:	2a00      	cmp	r2, #0
    8b7a:	d014      	beq.n	8ba6 <__gesf2+0x56>
    8b7c:	2800      	cmp	r0, #0
    8b7e:	d120      	bne.n	8bc2 <__gesf2+0x72>
    8b80:	428e      	cmp	r6, r1
    8b82:	d117      	bne.n	8bb4 <__gesf2+0x64>
    8b84:	4293      	cmp	r3, r2
    8b86:	dc15      	bgt.n	8bb4 <__gesf2+0x64>
    8b88:	db04      	blt.n	8b94 <__gesf2+0x44>
    8b8a:	42ac      	cmp	r4, r5
    8b8c:	d812      	bhi.n	8bb4 <__gesf2+0x64>
    8b8e:	2000      	movs	r0, #0
    8b90:	42ac      	cmp	r4, r5
    8b92:	d212      	bcs.n	8bba <__gesf2+0x6a>
    8b94:	4270      	negs	r0, r6
    8b96:	4170      	adcs	r0, r6
    8b98:	4240      	negs	r0, r0
    8b9a:	2301      	movs	r3, #1
    8b9c:	4318      	orrs	r0, r3
    8b9e:	e00c      	b.n	8bba <__gesf2+0x6a>
    8ba0:	2a00      	cmp	r2, #0
    8ba2:	d1ed      	bne.n	8b80 <__gesf2+0x30>
    8ba4:	4694      	mov	ip, r2
    8ba6:	426f      	negs	r7, r5
    8ba8:	416f      	adcs	r7, r5
    8baa:	4660      	mov	r0, ip
    8bac:	2800      	cmp	r0, #0
    8bae:	d105      	bne.n	8bbc <__gesf2+0x6c>
    8bb0:	2f00      	cmp	r7, #0
    8bb2:	d0e5      	beq.n	8b80 <__gesf2+0x30>
    8bb4:	4270      	negs	r0, r6
    8bb6:	2301      	movs	r3, #1
    8bb8:	4318      	orrs	r0, r3
    8bba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8bbc:	2000      	movs	r0, #0
    8bbe:	2f00      	cmp	r7, #0
    8bc0:	d1fb      	bne.n	8bba <__gesf2+0x6a>
    8bc2:	4248      	negs	r0, r1
    8bc4:	4148      	adcs	r0, r1
    8bc6:	4240      	negs	r0, r0
    8bc8:	2301      	movs	r3, #1
    8bca:	4318      	orrs	r0, r3
    8bcc:	e7f5      	b.n	8bba <__gesf2+0x6a>
    8bce:	2c00      	cmp	r4, #0
    8bd0:	d0cb      	beq.n	8b6a <__gesf2+0x1a>
    8bd2:	2002      	movs	r0, #2
    8bd4:	4240      	negs	r0, r0
    8bd6:	e7f0      	b.n	8bba <__gesf2+0x6a>
    8bd8:	2d00      	cmp	r5, #0
    8bda:	d0c8      	beq.n	8b6e <__gesf2+0x1e>
    8bdc:	e7f9      	b.n	8bd2 <__gesf2+0x82>
    8bde:	46c0      	nop			; (mov r8, r8)

00008be0 <__lesf2>:
    8be0:	024a      	lsls	r2, r1, #9
    8be2:	0243      	lsls	r3, r0, #9
    8be4:	b5f0      	push	{r4, r5, r6, r7, lr}
    8be6:	0a5c      	lsrs	r4, r3, #9
    8be8:	0a55      	lsrs	r5, r2, #9
    8bea:	0043      	lsls	r3, r0, #1
    8bec:	004a      	lsls	r2, r1, #1
    8bee:	0e1b      	lsrs	r3, r3, #24
    8bf0:	0fc6      	lsrs	r6, r0, #31
    8bf2:	0e12      	lsrs	r2, r2, #24
    8bf4:	0fc9      	lsrs	r1, r1, #31
    8bf6:	2bff      	cmp	r3, #255	; 0xff
    8bf8:	d027      	beq.n	8c4a <__lesf2+0x6a>
    8bfa:	2aff      	cmp	r2, #255	; 0xff
    8bfc:	d029      	beq.n	8c52 <__lesf2+0x72>
    8bfe:	2b00      	cmp	r3, #0
    8c00:	d010      	beq.n	8c24 <__lesf2+0x44>
    8c02:	2a00      	cmp	r2, #0
    8c04:	d115      	bne.n	8c32 <__lesf2+0x52>
    8c06:	4694      	mov	ip, r2
    8c08:	426f      	negs	r7, r5
    8c0a:	416f      	adcs	r7, r5
    8c0c:	4660      	mov	r0, ip
    8c0e:	2800      	cmp	r0, #0
    8c10:	d015      	beq.n	8c3e <__lesf2+0x5e>
    8c12:	2000      	movs	r0, #0
    8c14:	2f00      	cmp	r7, #0
    8c16:	d104      	bne.n	8c22 <__lesf2+0x42>
    8c18:	4248      	negs	r0, r1
    8c1a:	4148      	adcs	r0, r1
    8c1c:	4240      	negs	r0, r0
    8c1e:	2301      	movs	r3, #1
    8c20:	4318      	orrs	r0, r3
    8c22:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8c24:	4260      	negs	r0, r4
    8c26:	4160      	adcs	r0, r4
    8c28:	4684      	mov	ip, r0
    8c2a:	2a00      	cmp	r2, #0
    8c2c:	d0ec      	beq.n	8c08 <__lesf2+0x28>
    8c2e:	2800      	cmp	r0, #0
    8c30:	d1f2      	bne.n	8c18 <__lesf2+0x38>
    8c32:	428e      	cmp	r6, r1
    8c34:	d011      	beq.n	8c5a <__lesf2+0x7a>
    8c36:	4270      	negs	r0, r6
    8c38:	2301      	movs	r3, #1
    8c3a:	4318      	orrs	r0, r3
    8c3c:	e7f1      	b.n	8c22 <__lesf2+0x42>
    8c3e:	2f00      	cmp	r7, #0
    8c40:	d0f7      	beq.n	8c32 <__lesf2+0x52>
    8c42:	4270      	negs	r0, r6
    8c44:	2301      	movs	r3, #1
    8c46:	4318      	orrs	r0, r3
    8c48:	e7eb      	b.n	8c22 <__lesf2+0x42>
    8c4a:	2002      	movs	r0, #2
    8c4c:	2c00      	cmp	r4, #0
    8c4e:	d1e8      	bne.n	8c22 <__lesf2+0x42>
    8c50:	e7d3      	b.n	8bfa <__lesf2+0x1a>
    8c52:	2002      	movs	r0, #2
    8c54:	2d00      	cmp	r5, #0
    8c56:	d1e4      	bne.n	8c22 <__lesf2+0x42>
    8c58:	e7d1      	b.n	8bfe <__lesf2+0x1e>
    8c5a:	4293      	cmp	r3, r2
    8c5c:	dceb      	bgt.n	8c36 <__lesf2+0x56>
    8c5e:	db04      	blt.n	8c6a <__lesf2+0x8a>
    8c60:	42ac      	cmp	r4, r5
    8c62:	d8e8      	bhi.n	8c36 <__lesf2+0x56>
    8c64:	2000      	movs	r0, #0
    8c66:	42ac      	cmp	r4, r5
    8c68:	d2db      	bcs.n	8c22 <__lesf2+0x42>
    8c6a:	4270      	negs	r0, r6
    8c6c:	4170      	adcs	r0, r6
    8c6e:	4240      	negs	r0, r0
    8c70:	2301      	movs	r3, #1
    8c72:	4318      	orrs	r0, r3
    8c74:	e7d5      	b.n	8c22 <__lesf2+0x42>
    8c76:	46c0      	nop			; (mov r8, r8)

00008c78 <__aeabi_fmul>:
    8c78:	b5f0      	push	{r4, r5, r6, r7, lr}
    8c7a:	465f      	mov	r7, fp
    8c7c:	4656      	mov	r6, sl
    8c7e:	464d      	mov	r5, r9
    8c80:	4644      	mov	r4, r8
    8c82:	b4f0      	push	{r4, r5, r6, r7}
    8c84:	0244      	lsls	r4, r0, #9
    8c86:	0046      	lsls	r6, r0, #1
    8c88:	b083      	sub	sp, #12
    8c8a:	1c0f      	adds	r7, r1, #0
    8c8c:	0a64      	lsrs	r4, r4, #9
    8c8e:	0e36      	lsrs	r6, r6, #24
    8c90:	0fc5      	lsrs	r5, r0, #31
    8c92:	2e00      	cmp	r6, #0
    8c94:	d041      	beq.n	8d1a <__aeabi_fmul+0xa2>
    8c96:	2eff      	cmp	r6, #255	; 0xff
    8c98:	d022      	beq.n	8ce0 <__aeabi_fmul+0x68>
    8c9a:	2380      	movs	r3, #128	; 0x80
    8c9c:	041b      	lsls	r3, r3, #16
    8c9e:	2000      	movs	r0, #0
    8ca0:	431c      	orrs	r4, r3
    8ca2:	00e4      	lsls	r4, r4, #3
    8ca4:	3e7f      	subs	r6, #127	; 0x7f
    8ca6:	4682      	mov	sl, r0
    8ca8:	4680      	mov	r8, r0
    8caa:	1c39      	adds	r1, r7, #0
    8cac:	004b      	lsls	r3, r1, #1
    8cae:	027f      	lsls	r7, r7, #9
    8cb0:	0fc9      	lsrs	r1, r1, #31
    8cb2:	0a7f      	lsrs	r7, r7, #9
    8cb4:	0e1b      	lsrs	r3, r3, #24
    8cb6:	468b      	mov	fp, r1
    8cb8:	d03b      	beq.n	8d32 <__aeabi_fmul+0xba>
    8cba:	2bff      	cmp	r3, #255	; 0xff
    8cbc:	d034      	beq.n	8d28 <__aeabi_fmul+0xb0>
    8cbe:	2280      	movs	r2, #128	; 0x80
    8cc0:	0412      	lsls	r2, r2, #16
    8cc2:	4317      	orrs	r7, r2
    8cc4:	00ff      	lsls	r7, r7, #3
    8cc6:	3b7f      	subs	r3, #127	; 0x7f
    8cc8:	2100      	movs	r1, #0
    8cca:	465a      	mov	r2, fp
    8ccc:	406a      	eors	r2, r5
    8cce:	9201      	str	r2, [sp, #4]
    8cd0:	4652      	mov	r2, sl
    8cd2:	430a      	orrs	r2, r1
    8cd4:	2a0f      	cmp	r2, #15
    8cd6:	d863      	bhi.n	8da0 <__aeabi_fmul+0x128>
    8cd8:	487a      	ldr	r0, [pc, #488]	; (8ec4 <__aeabi_fmul+0x24c>)
    8cda:	0092      	lsls	r2, r2, #2
    8cdc:	5882      	ldr	r2, [r0, r2]
    8cde:	4697      	mov	pc, r2
    8ce0:	2c00      	cmp	r4, #0
    8ce2:	d13f      	bne.n	8d64 <__aeabi_fmul+0xec>
    8ce4:	2208      	movs	r2, #8
    8ce6:	2302      	movs	r3, #2
    8ce8:	4692      	mov	sl, r2
    8cea:	4698      	mov	r8, r3
    8cec:	e7dd      	b.n	8caa <__aeabi_fmul+0x32>
    8cee:	9501      	str	r5, [sp, #4]
    8cf0:	4640      	mov	r0, r8
    8cf2:	2802      	cmp	r0, #2
    8cf4:	d12a      	bne.n	8d4c <__aeabi_fmul+0xd4>
    8cf6:	9a01      	ldr	r2, [sp, #4]
    8cf8:	2501      	movs	r5, #1
    8cfa:	4015      	ands	r5, r2
    8cfc:	23ff      	movs	r3, #255	; 0xff
    8cfe:	2400      	movs	r4, #0
    8d00:	0264      	lsls	r4, r4, #9
    8d02:	05db      	lsls	r3, r3, #23
    8d04:	0a60      	lsrs	r0, r4, #9
    8d06:	07ed      	lsls	r5, r5, #31
    8d08:	4318      	orrs	r0, r3
    8d0a:	4328      	orrs	r0, r5
    8d0c:	b003      	add	sp, #12
    8d0e:	bc3c      	pop	{r2, r3, r4, r5}
    8d10:	4690      	mov	r8, r2
    8d12:	4699      	mov	r9, r3
    8d14:	46a2      	mov	sl, r4
    8d16:	46ab      	mov	fp, r5
    8d18:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8d1a:	2c00      	cmp	r4, #0
    8d1c:	d127      	bne.n	8d6e <__aeabi_fmul+0xf6>
    8d1e:	2004      	movs	r0, #4
    8d20:	2201      	movs	r2, #1
    8d22:	4682      	mov	sl, r0
    8d24:	4690      	mov	r8, r2
    8d26:	e7c0      	b.n	8caa <__aeabi_fmul+0x32>
    8d28:	1c39      	adds	r1, r7, #0
    8d2a:	1e4a      	subs	r2, r1, #1
    8d2c:	4191      	sbcs	r1, r2
    8d2e:	3102      	adds	r1, #2
    8d30:	e7cb      	b.n	8cca <__aeabi_fmul+0x52>
    8d32:	2101      	movs	r1, #1
    8d34:	2f00      	cmp	r7, #0
    8d36:	d0c8      	beq.n	8cca <__aeabi_fmul+0x52>
    8d38:	1c38      	adds	r0, r7, #0
    8d3a:	f002 f9dd 	bl	b0f8 <__clzsi2>
    8d3e:	1f43      	subs	r3, r0, #5
    8d40:	409f      	lsls	r7, r3
    8d42:	2376      	movs	r3, #118	; 0x76
    8d44:	425b      	negs	r3, r3
    8d46:	1a1b      	subs	r3, r3, r0
    8d48:	2100      	movs	r1, #0
    8d4a:	e7be      	b.n	8cca <__aeabi_fmul+0x52>
    8d4c:	2803      	cmp	r0, #3
    8d4e:	d100      	bne.n	8d52 <__aeabi_fmul+0xda>
    8d50:	e0ae      	b.n	8eb0 <__aeabi_fmul+0x238>
    8d52:	2801      	cmp	r0, #1
    8d54:	d14f      	bne.n	8df6 <__aeabi_fmul+0x17e>
    8d56:	9801      	ldr	r0, [sp, #4]
    8d58:	4642      	mov	r2, r8
    8d5a:	4010      	ands	r0, r2
    8d5c:	b2c5      	uxtb	r5, r0
    8d5e:	2300      	movs	r3, #0
    8d60:	2400      	movs	r4, #0
    8d62:	e7cd      	b.n	8d00 <__aeabi_fmul+0x88>
    8d64:	230c      	movs	r3, #12
    8d66:	2003      	movs	r0, #3
    8d68:	469a      	mov	sl, r3
    8d6a:	4680      	mov	r8, r0
    8d6c:	e79d      	b.n	8caa <__aeabi_fmul+0x32>
    8d6e:	1c20      	adds	r0, r4, #0
    8d70:	f002 f9c2 	bl	b0f8 <__clzsi2>
    8d74:	2676      	movs	r6, #118	; 0x76
    8d76:	1f43      	subs	r3, r0, #5
    8d78:	409c      	lsls	r4, r3
    8d7a:	4276      	negs	r6, r6
    8d7c:	2300      	movs	r3, #0
    8d7e:	1a36      	subs	r6, r6, r0
    8d80:	469a      	mov	sl, r3
    8d82:	4698      	mov	r8, r3
    8d84:	e791      	b.n	8caa <__aeabi_fmul+0x32>
    8d86:	2480      	movs	r4, #128	; 0x80
    8d88:	2500      	movs	r5, #0
    8d8a:	03e4      	lsls	r4, r4, #15
    8d8c:	23ff      	movs	r3, #255	; 0xff
    8d8e:	e7b7      	b.n	8d00 <__aeabi_fmul+0x88>
    8d90:	465b      	mov	r3, fp
    8d92:	1c3c      	adds	r4, r7, #0
    8d94:	9301      	str	r3, [sp, #4]
    8d96:	4688      	mov	r8, r1
    8d98:	e7aa      	b.n	8cf0 <__aeabi_fmul+0x78>
    8d9a:	1c3c      	adds	r4, r7, #0
    8d9c:	4688      	mov	r8, r1
    8d9e:	e7a7      	b.n	8cf0 <__aeabi_fmul+0x78>
    8da0:	0c25      	lsrs	r5, r4, #16
    8da2:	0424      	lsls	r4, r4, #16
    8da4:	0c3a      	lsrs	r2, r7, #16
    8da6:	0c24      	lsrs	r4, r4, #16
    8da8:	043f      	lsls	r7, r7, #16
    8daa:	18f6      	adds	r6, r6, r3
    8dac:	0c3f      	lsrs	r7, r7, #16
    8dae:	1c21      	adds	r1, r4, #0
    8db0:	1c23      	adds	r3, r4, #0
    8db2:	4379      	muls	r1, r7
    8db4:	4353      	muls	r3, r2
    8db6:	436f      	muls	r7, r5
    8db8:	4355      	muls	r5, r2
    8dba:	18fb      	adds	r3, r7, r3
    8dbc:	0c0a      	lsrs	r2, r1, #16
    8dbe:	189b      	adds	r3, r3, r2
    8dc0:	46b1      	mov	r9, r6
    8dc2:	429f      	cmp	r7, r3
    8dc4:	d902      	bls.n	8dcc <__aeabi_fmul+0x154>
    8dc6:	2280      	movs	r2, #128	; 0x80
    8dc8:	0252      	lsls	r2, r2, #9
    8dca:	18ad      	adds	r5, r5, r2
    8dcc:	0409      	lsls	r1, r1, #16
    8dce:	041a      	lsls	r2, r3, #16
    8dd0:	0c09      	lsrs	r1, r1, #16
    8dd2:	1852      	adds	r2, r2, r1
    8dd4:	0194      	lsls	r4, r2, #6
    8dd6:	0c1b      	lsrs	r3, r3, #16
    8dd8:	1e61      	subs	r1, r4, #1
    8dda:	418c      	sbcs	r4, r1
    8ddc:	0e92      	lsrs	r2, r2, #26
    8dde:	18ed      	adds	r5, r5, r3
    8de0:	4314      	orrs	r4, r2
    8de2:	01ad      	lsls	r5, r5, #6
    8de4:	432c      	orrs	r4, r5
    8de6:	0123      	lsls	r3, r4, #4
    8de8:	d505      	bpl.n	8df6 <__aeabi_fmul+0x17e>
    8dea:	2201      	movs	r2, #1
    8dec:	0863      	lsrs	r3, r4, #1
    8dee:	2001      	movs	r0, #1
    8df0:	4014      	ands	r4, r2
    8df2:	4481      	add	r9, r0
    8df4:	431c      	orrs	r4, r3
    8df6:	464b      	mov	r3, r9
    8df8:	337f      	adds	r3, #127	; 0x7f
    8dfa:	2b00      	cmp	r3, #0
    8dfc:	dd2d      	ble.n	8e5a <__aeabi_fmul+0x1e2>
    8dfe:	0760      	lsls	r0, r4, #29
    8e00:	d004      	beq.n	8e0c <__aeabi_fmul+0x194>
    8e02:	220f      	movs	r2, #15
    8e04:	4022      	ands	r2, r4
    8e06:	2a04      	cmp	r2, #4
    8e08:	d000      	beq.n	8e0c <__aeabi_fmul+0x194>
    8e0a:	3404      	adds	r4, #4
    8e0c:	0122      	lsls	r2, r4, #4
    8e0e:	d503      	bpl.n	8e18 <__aeabi_fmul+0x1a0>
    8e10:	4b2d      	ldr	r3, [pc, #180]	; (8ec8 <__aeabi_fmul+0x250>)
    8e12:	401c      	ands	r4, r3
    8e14:	464b      	mov	r3, r9
    8e16:	3380      	adds	r3, #128	; 0x80
    8e18:	2bfe      	cmp	r3, #254	; 0xfe
    8e1a:	dd17      	ble.n	8e4c <__aeabi_fmul+0x1d4>
    8e1c:	9b01      	ldr	r3, [sp, #4]
    8e1e:	2501      	movs	r5, #1
    8e20:	401d      	ands	r5, r3
    8e22:	2400      	movs	r4, #0
    8e24:	23ff      	movs	r3, #255	; 0xff
    8e26:	e76b      	b.n	8d00 <__aeabi_fmul+0x88>
    8e28:	2080      	movs	r0, #128	; 0x80
    8e2a:	03c0      	lsls	r0, r0, #15
    8e2c:	4204      	tst	r4, r0
    8e2e:	d008      	beq.n	8e42 <__aeabi_fmul+0x1ca>
    8e30:	4207      	tst	r7, r0
    8e32:	d106      	bne.n	8e42 <__aeabi_fmul+0x1ca>
    8e34:	1c04      	adds	r4, r0, #0
    8e36:	433c      	orrs	r4, r7
    8e38:	0264      	lsls	r4, r4, #9
    8e3a:	0a64      	lsrs	r4, r4, #9
    8e3c:	465d      	mov	r5, fp
    8e3e:	23ff      	movs	r3, #255	; 0xff
    8e40:	e75e      	b.n	8d00 <__aeabi_fmul+0x88>
    8e42:	4304      	orrs	r4, r0
    8e44:	0264      	lsls	r4, r4, #9
    8e46:	0a64      	lsrs	r4, r4, #9
    8e48:	23ff      	movs	r3, #255	; 0xff
    8e4a:	e759      	b.n	8d00 <__aeabi_fmul+0x88>
    8e4c:	9801      	ldr	r0, [sp, #4]
    8e4e:	01a4      	lsls	r4, r4, #6
    8e50:	2501      	movs	r5, #1
    8e52:	0a64      	lsrs	r4, r4, #9
    8e54:	b2db      	uxtb	r3, r3
    8e56:	4005      	ands	r5, r0
    8e58:	e752      	b.n	8d00 <__aeabi_fmul+0x88>
    8e5a:	237e      	movs	r3, #126	; 0x7e
    8e5c:	425b      	negs	r3, r3
    8e5e:	464a      	mov	r2, r9
    8e60:	1a9b      	subs	r3, r3, r2
    8e62:	2b1b      	cmp	r3, #27
    8e64:	dd05      	ble.n	8e72 <__aeabi_fmul+0x1fa>
    8e66:	9b01      	ldr	r3, [sp, #4]
    8e68:	2501      	movs	r5, #1
    8e6a:	401d      	ands	r5, r3
    8e6c:	2400      	movs	r4, #0
    8e6e:	2300      	movs	r3, #0
    8e70:	e746      	b.n	8d00 <__aeabi_fmul+0x88>
    8e72:	1c22      	adds	r2, r4, #0
    8e74:	40da      	lsrs	r2, r3
    8e76:	464b      	mov	r3, r9
    8e78:	339e      	adds	r3, #158	; 0x9e
    8e7a:	409c      	lsls	r4, r3
    8e7c:	1c23      	adds	r3, r4, #0
    8e7e:	1e5c      	subs	r4, r3, #1
    8e80:	41a3      	sbcs	r3, r4
    8e82:	4313      	orrs	r3, r2
    8e84:	0758      	lsls	r0, r3, #29
    8e86:	d004      	beq.n	8e92 <__aeabi_fmul+0x21a>
    8e88:	220f      	movs	r2, #15
    8e8a:	401a      	ands	r2, r3
    8e8c:	2a04      	cmp	r2, #4
    8e8e:	d000      	beq.n	8e92 <__aeabi_fmul+0x21a>
    8e90:	3304      	adds	r3, #4
    8e92:	015a      	lsls	r2, r3, #5
    8e94:	d505      	bpl.n	8ea2 <__aeabi_fmul+0x22a>
    8e96:	9b01      	ldr	r3, [sp, #4]
    8e98:	2501      	movs	r5, #1
    8e9a:	401d      	ands	r5, r3
    8e9c:	2400      	movs	r4, #0
    8e9e:	2301      	movs	r3, #1
    8ea0:	e72e      	b.n	8d00 <__aeabi_fmul+0x88>
    8ea2:	9801      	ldr	r0, [sp, #4]
    8ea4:	019c      	lsls	r4, r3, #6
    8ea6:	2501      	movs	r5, #1
    8ea8:	0a64      	lsrs	r4, r4, #9
    8eaa:	4005      	ands	r5, r0
    8eac:	2300      	movs	r3, #0
    8eae:	e727      	b.n	8d00 <__aeabi_fmul+0x88>
    8eb0:	2780      	movs	r7, #128	; 0x80
    8eb2:	03ff      	lsls	r7, r7, #15
    8eb4:	9b01      	ldr	r3, [sp, #4]
    8eb6:	433c      	orrs	r4, r7
    8eb8:	0264      	lsls	r4, r4, #9
    8eba:	2501      	movs	r5, #1
    8ebc:	401d      	ands	r5, r3
    8ebe:	0a64      	lsrs	r4, r4, #9
    8ec0:	23ff      	movs	r3, #255	; 0xff
    8ec2:	e71d      	b.n	8d00 <__aeabi_fmul+0x88>
    8ec4:	0000bb7c 	.word	0x0000bb7c
    8ec8:	f7ffffff 	.word	0xf7ffffff

00008ecc <__aeabi_fsub>:
    8ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8ece:	0fc2      	lsrs	r2, r0, #31
    8ed0:	0243      	lsls	r3, r0, #9
    8ed2:	0044      	lsls	r4, r0, #1
    8ed4:	024d      	lsls	r5, r1, #9
    8ed6:	0048      	lsls	r0, r1, #1
    8ed8:	0e24      	lsrs	r4, r4, #24
    8eda:	1c16      	adds	r6, r2, #0
    8edc:	099b      	lsrs	r3, r3, #6
    8ede:	0e00      	lsrs	r0, r0, #24
    8ee0:	0fc9      	lsrs	r1, r1, #31
    8ee2:	09ad      	lsrs	r5, r5, #6
    8ee4:	28ff      	cmp	r0, #255	; 0xff
    8ee6:	d100      	bne.n	8eea <__aeabi_fsub+0x1e>
    8ee8:	e083      	b.n	8ff2 <__aeabi_fsub+0x126>
    8eea:	2701      	movs	r7, #1
    8eec:	4079      	eors	r1, r7
    8eee:	428a      	cmp	r2, r1
    8ef0:	d05c      	beq.n	8fac <__aeabi_fsub+0xe0>
    8ef2:	1a22      	subs	r2, r4, r0
    8ef4:	2a00      	cmp	r2, #0
    8ef6:	dc00      	bgt.n	8efa <__aeabi_fsub+0x2e>
    8ef8:	e08e      	b.n	9018 <__aeabi_fsub+0x14c>
    8efa:	2800      	cmp	r0, #0
    8efc:	d11e      	bne.n	8f3c <__aeabi_fsub+0x70>
    8efe:	2d00      	cmp	r5, #0
    8f00:	d000      	beq.n	8f04 <__aeabi_fsub+0x38>
    8f02:	e07a      	b.n	8ffa <__aeabi_fsub+0x12e>
    8f04:	0758      	lsls	r0, r3, #29
    8f06:	d004      	beq.n	8f12 <__aeabi_fsub+0x46>
    8f08:	220f      	movs	r2, #15
    8f0a:	401a      	ands	r2, r3
    8f0c:	2a04      	cmp	r2, #4
    8f0e:	d000      	beq.n	8f12 <__aeabi_fsub+0x46>
    8f10:	3304      	adds	r3, #4
    8f12:	2180      	movs	r1, #128	; 0x80
    8f14:	04c9      	lsls	r1, r1, #19
    8f16:	2201      	movs	r2, #1
    8f18:	4019      	ands	r1, r3
    8f1a:	4032      	ands	r2, r6
    8f1c:	2900      	cmp	r1, #0
    8f1e:	d03a      	beq.n	8f96 <__aeabi_fsub+0xca>
    8f20:	3401      	adds	r4, #1
    8f22:	2cff      	cmp	r4, #255	; 0xff
    8f24:	d100      	bne.n	8f28 <__aeabi_fsub+0x5c>
    8f26:	e083      	b.n	9030 <__aeabi_fsub+0x164>
    8f28:	019b      	lsls	r3, r3, #6
    8f2a:	0a5b      	lsrs	r3, r3, #9
    8f2c:	025b      	lsls	r3, r3, #9
    8f2e:	b2e4      	uxtb	r4, r4
    8f30:	05e4      	lsls	r4, r4, #23
    8f32:	0a58      	lsrs	r0, r3, #9
    8f34:	07d2      	lsls	r2, r2, #31
    8f36:	4320      	orrs	r0, r4
    8f38:	4310      	orrs	r0, r2
    8f3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8f3c:	2cff      	cmp	r4, #255	; 0xff
    8f3e:	d0e1      	beq.n	8f04 <__aeabi_fsub+0x38>
    8f40:	2180      	movs	r1, #128	; 0x80
    8f42:	04c9      	lsls	r1, r1, #19
    8f44:	430d      	orrs	r5, r1
    8f46:	2a1b      	cmp	r2, #27
    8f48:	dd00      	ble.n	8f4c <__aeabi_fsub+0x80>
    8f4a:	e131      	b.n	91b0 <__aeabi_fsub+0x2e4>
    8f4c:	1c29      	adds	r1, r5, #0
    8f4e:	2020      	movs	r0, #32
    8f50:	40d1      	lsrs	r1, r2
    8f52:	1a82      	subs	r2, r0, r2
    8f54:	4095      	lsls	r5, r2
    8f56:	1e6a      	subs	r2, r5, #1
    8f58:	4195      	sbcs	r5, r2
    8f5a:	430d      	orrs	r5, r1
    8f5c:	1b5b      	subs	r3, r3, r5
    8f5e:	0158      	lsls	r0, r3, #5
    8f60:	d5d0      	bpl.n	8f04 <__aeabi_fsub+0x38>
    8f62:	019b      	lsls	r3, r3, #6
    8f64:	099f      	lsrs	r7, r3, #6
    8f66:	1c38      	adds	r0, r7, #0
    8f68:	f002 f8c6 	bl	b0f8 <__clzsi2>
    8f6c:	1f42      	subs	r2, r0, #5
    8f6e:	4097      	lsls	r7, r2
    8f70:	4294      	cmp	r4, r2
    8f72:	dc5f      	bgt.n	9034 <__aeabi_fsub+0x168>
    8f74:	1b14      	subs	r4, r2, r4
    8f76:	231f      	movs	r3, #31
    8f78:	1b1b      	subs	r3, r3, r4
    8f7a:	1c3a      	adds	r2, r7, #0
    8f7c:	409f      	lsls	r7, r3
    8f7e:	1c61      	adds	r1, r4, #1
    8f80:	1c3b      	adds	r3, r7, #0
    8f82:	40ca      	lsrs	r2, r1
    8f84:	1e5f      	subs	r7, r3, #1
    8f86:	41bb      	sbcs	r3, r7
    8f88:	4313      	orrs	r3, r2
    8f8a:	2400      	movs	r4, #0
    8f8c:	e7ba      	b.n	8f04 <__aeabi_fsub+0x38>
    8f8e:	1e13      	subs	r3, r2, #0
    8f90:	d1b8      	bne.n	8f04 <__aeabi_fsub+0x38>
    8f92:	2300      	movs	r3, #0
    8f94:	2200      	movs	r2, #0
    8f96:	08db      	lsrs	r3, r3, #3
    8f98:	2cff      	cmp	r4, #255	; 0xff
    8f9a:	d104      	bne.n	8fa6 <__aeabi_fsub+0xda>
    8f9c:	2b00      	cmp	r3, #0
    8f9e:	d047      	beq.n	9030 <__aeabi_fsub+0x164>
    8fa0:	2080      	movs	r0, #128	; 0x80
    8fa2:	03c0      	lsls	r0, r0, #15
    8fa4:	4303      	orrs	r3, r0
    8fa6:	025b      	lsls	r3, r3, #9
    8fa8:	0a5b      	lsrs	r3, r3, #9
    8faa:	e7bf      	b.n	8f2c <__aeabi_fsub+0x60>
    8fac:	1a21      	subs	r1, r4, r0
    8fae:	2900      	cmp	r1, #0
    8fb0:	dd44      	ble.n	903c <__aeabi_fsub+0x170>
    8fb2:	2800      	cmp	r0, #0
    8fb4:	d027      	beq.n	9006 <__aeabi_fsub+0x13a>
    8fb6:	2cff      	cmp	r4, #255	; 0xff
    8fb8:	d0a4      	beq.n	8f04 <__aeabi_fsub+0x38>
    8fba:	2080      	movs	r0, #128	; 0x80
    8fbc:	04c0      	lsls	r0, r0, #19
    8fbe:	4305      	orrs	r5, r0
    8fc0:	291b      	cmp	r1, #27
    8fc2:	dd00      	ble.n	8fc6 <__aeabi_fsub+0xfa>
    8fc4:	e0f2      	b.n	91ac <__aeabi_fsub+0x2e0>
    8fc6:	1c28      	adds	r0, r5, #0
    8fc8:	2720      	movs	r7, #32
    8fca:	40c8      	lsrs	r0, r1
    8fcc:	1a79      	subs	r1, r7, r1
    8fce:	408d      	lsls	r5, r1
    8fd0:	1e69      	subs	r1, r5, #1
    8fd2:	418d      	sbcs	r5, r1
    8fd4:	4305      	orrs	r5, r0
    8fd6:	195b      	adds	r3, r3, r5
    8fd8:	0159      	lsls	r1, r3, #5
    8fda:	d400      	bmi.n	8fde <__aeabi_fsub+0x112>
    8fdc:	e792      	b.n	8f04 <__aeabi_fsub+0x38>
    8fde:	3401      	adds	r4, #1
    8fe0:	2cff      	cmp	r4, #255	; 0xff
    8fe2:	d059      	beq.n	9098 <__aeabi_fsub+0x1cc>
    8fe4:	4973      	ldr	r1, [pc, #460]	; (91b4 <__aeabi_fsub+0x2e8>)
    8fe6:	2201      	movs	r2, #1
    8fe8:	401a      	ands	r2, r3
    8fea:	400b      	ands	r3, r1
    8fec:	085b      	lsrs	r3, r3, #1
    8fee:	4313      	orrs	r3, r2
    8ff0:	e788      	b.n	8f04 <__aeabi_fsub+0x38>
    8ff2:	2d00      	cmp	r5, #0
    8ff4:	d000      	beq.n	8ff8 <__aeabi_fsub+0x12c>
    8ff6:	e77a      	b.n	8eee <__aeabi_fsub+0x22>
    8ff8:	e777      	b.n	8eea <__aeabi_fsub+0x1e>
    8ffa:	3a01      	subs	r2, #1
    8ffc:	2a00      	cmp	r2, #0
    8ffe:	d0ad      	beq.n	8f5c <__aeabi_fsub+0x90>
    9000:	2cff      	cmp	r4, #255	; 0xff
    9002:	d1a0      	bne.n	8f46 <__aeabi_fsub+0x7a>
    9004:	e77e      	b.n	8f04 <__aeabi_fsub+0x38>
    9006:	2d00      	cmp	r5, #0
    9008:	d100      	bne.n	900c <__aeabi_fsub+0x140>
    900a:	e77b      	b.n	8f04 <__aeabi_fsub+0x38>
    900c:	3901      	subs	r1, #1
    900e:	2900      	cmp	r1, #0
    9010:	d0e1      	beq.n	8fd6 <__aeabi_fsub+0x10a>
    9012:	2cff      	cmp	r4, #255	; 0xff
    9014:	d1d4      	bne.n	8fc0 <__aeabi_fsub+0xf4>
    9016:	e775      	b.n	8f04 <__aeabi_fsub+0x38>
    9018:	2a00      	cmp	r2, #0
    901a:	d11b      	bne.n	9054 <__aeabi_fsub+0x188>
    901c:	1c62      	adds	r2, r4, #1
    901e:	b2d2      	uxtb	r2, r2
    9020:	2a01      	cmp	r2, #1
    9022:	dd4b      	ble.n	90bc <__aeabi_fsub+0x1f0>
    9024:	1b5f      	subs	r7, r3, r5
    9026:	017a      	lsls	r2, r7, #5
    9028:	d523      	bpl.n	9072 <__aeabi_fsub+0x1a6>
    902a:	1aef      	subs	r7, r5, r3
    902c:	1c0e      	adds	r6, r1, #0
    902e:	e79a      	b.n	8f66 <__aeabi_fsub+0x9a>
    9030:	2300      	movs	r3, #0
    9032:	e77b      	b.n	8f2c <__aeabi_fsub+0x60>
    9034:	4b5f      	ldr	r3, [pc, #380]	; (91b4 <__aeabi_fsub+0x2e8>)
    9036:	1aa4      	subs	r4, r4, r2
    9038:	403b      	ands	r3, r7
    903a:	e763      	b.n	8f04 <__aeabi_fsub+0x38>
    903c:	2900      	cmp	r1, #0
    903e:	d146      	bne.n	90ce <__aeabi_fsub+0x202>
    9040:	1c61      	adds	r1, r4, #1
    9042:	b2c8      	uxtb	r0, r1
    9044:	2801      	cmp	r0, #1
    9046:	dd29      	ble.n	909c <__aeabi_fsub+0x1d0>
    9048:	29ff      	cmp	r1, #255	; 0xff
    904a:	d024      	beq.n	9096 <__aeabi_fsub+0x1ca>
    904c:	18eb      	adds	r3, r5, r3
    904e:	085b      	lsrs	r3, r3, #1
    9050:	1c0c      	adds	r4, r1, #0
    9052:	e757      	b.n	8f04 <__aeabi_fsub+0x38>
    9054:	2c00      	cmp	r4, #0
    9056:	d013      	beq.n	9080 <__aeabi_fsub+0x1b4>
    9058:	28ff      	cmp	r0, #255	; 0xff
    905a:	d018      	beq.n	908e <__aeabi_fsub+0x1c2>
    905c:	2480      	movs	r4, #128	; 0x80
    905e:	04e4      	lsls	r4, r4, #19
    9060:	4252      	negs	r2, r2
    9062:	4323      	orrs	r3, r4
    9064:	2a1b      	cmp	r2, #27
    9066:	dd4d      	ble.n	9104 <__aeabi_fsub+0x238>
    9068:	2301      	movs	r3, #1
    906a:	1aeb      	subs	r3, r5, r3
    906c:	1c04      	adds	r4, r0, #0
    906e:	1c0e      	adds	r6, r1, #0
    9070:	e775      	b.n	8f5e <__aeabi_fsub+0x92>
    9072:	2f00      	cmp	r7, #0
    9074:	d000      	beq.n	9078 <__aeabi_fsub+0x1ac>
    9076:	e776      	b.n	8f66 <__aeabi_fsub+0x9a>
    9078:	2300      	movs	r3, #0
    907a:	2200      	movs	r2, #0
    907c:	2400      	movs	r4, #0
    907e:	e78a      	b.n	8f96 <__aeabi_fsub+0xca>
    9080:	2b00      	cmp	r3, #0
    9082:	d03b      	beq.n	90fc <__aeabi_fsub+0x230>
    9084:	43d2      	mvns	r2, r2
    9086:	2a00      	cmp	r2, #0
    9088:	d0ef      	beq.n	906a <__aeabi_fsub+0x19e>
    908a:	28ff      	cmp	r0, #255	; 0xff
    908c:	d1ea      	bne.n	9064 <__aeabi_fsub+0x198>
    908e:	1c2b      	adds	r3, r5, #0
    9090:	24ff      	movs	r4, #255	; 0xff
    9092:	1c0e      	adds	r6, r1, #0
    9094:	e736      	b.n	8f04 <__aeabi_fsub+0x38>
    9096:	24ff      	movs	r4, #255	; 0xff
    9098:	2300      	movs	r3, #0
    909a:	e77c      	b.n	8f96 <__aeabi_fsub+0xca>
    909c:	2c00      	cmp	r4, #0
    909e:	d15c      	bne.n	915a <__aeabi_fsub+0x28e>
    90a0:	2b00      	cmp	r3, #0
    90a2:	d100      	bne.n	90a6 <__aeabi_fsub+0x1da>
    90a4:	e080      	b.n	91a8 <__aeabi_fsub+0x2dc>
    90a6:	2d00      	cmp	r5, #0
    90a8:	d100      	bne.n	90ac <__aeabi_fsub+0x1e0>
    90aa:	e72b      	b.n	8f04 <__aeabi_fsub+0x38>
    90ac:	195b      	adds	r3, r3, r5
    90ae:	0158      	lsls	r0, r3, #5
    90b0:	d400      	bmi.n	90b4 <__aeabi_fsub+0x1e8>
    90b2:	e727      	b.n	8f04 <__aeabi_fsub+0x38>
    90b4:	4a3f      	ldr	r2, [pc, #252]	; (91b4 <__aeabi_fsub+0x2e8>)
    90b6:	2401      	movs	r4, #1
    90b8:	4013      	ands	r3, r2
    90ba:	e723      	b.n	8f04 <__aeabi_fsub+0x38>
    90bc:	2c00      	cmp	r4, #0
    90be:	d115      	bne.n	90ec <__aeabi_fsub+0x220>
    90c0:	2b00      	cmp	r3, #0
    90c2:	d140      	bne.n	9146 <__aeabi_fsub+0x27a>
    90c4:	2d00      	cmp	r5, #0
    90c6:	d063      	beq.n	9190 <__aeabi_fsub+0x2c4>
    90c8:	1c2b      	adds	r3, r5, #0
    90ca:	1c0e      	adds	r6, r1, #0
    90cc:	e71a      	b.n	8f04 <__aeabi_fsub+0x38>
    90ce:	2c00      	cmp	r4, #0
    90d0:	d121      	bne.n	9116 <__aeabi_fsub+0x24a>
    90d2:	2b00      	cmp	r3, #0
    90d4:	d054      	beq.n	9180 <__aeabi_fsub+0x2b4>
    90d6:	43c9      	mvns	r1, r1
    90d8:	2900      	cmp	r1, #0
    90da:	d004      	beq.n	90e6 <__aeabi_fsub+0x21a>
    90dc:	28ff      	cmp	r0, #255	; 0xff
    90de:	d04c      	beq.n	917a <__aeabi_fsub+0x2ae>
    90e0:	291b      	cmp	r1, #27
    90e2:	dd58      	ble.n	9196 <__aeabi_fsub+0x2ca>
    90e4:	2301      	movs	r3, #1
    90e6:	195b      	adds	r3, r3, r5
    90e8:	1c04      	adds	r4, r0, #0
    90ea:	e775      	b.n	8fd8 <__aeabi_fsub+0x10c>
    90ec:	2b00      	cmp	r3, #0
    90ee:	d119      	bne.n	9124 <__aeabi_fsub+0x258>
    90f0:	2d00      	cmp	r5, #0
    90f2:	d048      	beq.n	9186 <__aeabi_fsub+0x2ba>
    90f4:	1c2b      	adds	r3, r5, #0
    90f6:	1c0e      	adds	r6, r1, #0
    90f8:	24ff      	movs	r4, #255	; 0xff
    90fa:	e703      	b.n	8f04 <__aeabi_fsub+0x38>
    90fc:	1c2b      	adds	r3, r5, #0
    90fe:	1c04      	adds	r4, r0, #0
    9100:	1c0e      	adds	r6, r1, #0
    9102:	e6ff      	b.n	8f04 <__aeabi_fsub+0x38>
    9104:	1c1c      	adds	r4, r3, #0
    9106:	2620      	movs	r6, #32
    9108:	40d4      	lsrs	r4, r2
    910a:	1ab2      	subs	r2, r6, r2
    910c:	4093      	lsls	r3, r2
    910e:	1e5a      	subs	r2, r3, #1
    9110:	4193      	sbcs	r3, r2
    9112:	4323      	orrs	r3, r4
    9114:	e7a9      	b.n	906a <__aeabi_fsub+0x19e>
    9116:	28ff      	cmp	r0, #255	; 0xff
    9118:	d02f      	beq.n	917a <__aeabi_fsub+0x2ae>
    911a:	2480      	movs	r4, #128	; 0x80
    911c:	04e4      	lsls	r4, r4, #19
    911e:	4249      	negs	r1, r1
    9120:	4323      	orrs	r3, r4
    9122:	e7dd      	b.n	90e0 <__aeabi_fsub+0x214>
    9124:	24ff      	movs	r4, #255	; 0xff
    9126:	2d00      	cmp	r5, #0
    9128:	d100      	bne.n	912c <__aeabi_fsub+0x260>
    912a:	e6eb      	b.n	8f04 <__aeabi_fsub+0x38>
    912c:	2280      	movs	r2, #128	; 0x80
    912e:	08db      	lsrs	r3, r3, #3
    9130:	03d2      	lsls	r2, r2, #15
    9132:	4213      	tst	r3, r2
    9134:	d004      	beq.n	9140 <__aeabi_fsub+0x274>
    9136:	08ed      	lsrs	r5, r5, #3
    9138:	4215      	tst	r5, r2
    913a:	d101      	bne.n	9140 <__aeabi_fsub+0x274>
    913c:	1c2b      	adds	r3, r5, #0
    913e:	1c0e      	adds	r6, r1, #0
    9140:	00db      	lsls	r3, r3, #3
    9142:	24ff      	movs	r4, #255	; 0xff
    9144:	e6de      	b.n	8f04 <__aeabi_fsub+0x38>
    9146:	2d00      	cmp	r5, #0
    9148:	d100      	bne.n	914c <__aeabi_fsub+0x280>
    914a:	e6db      	b.n	8f04 <__aeabi_fsub+0x38>
    914c:	1b5a      	subs	r2, r3, r5
    914e:	0150      	lsls	r0, r2, #5
    9150:	d400      	bmi.n	9154 <__aeabi_fsub+0x288>
    9152:	e71c      	b.n	8f8e <__aeabi_fsub+0xc2>
    9154:	1aeb      	subs	r3, r5, r3
    9156:	1c0e      	adds	r6, r1, #0
    9158:	e6d4      	b.n	8f04 <__aeabi_fsub+0x38>
    915a:	2b00      	cmp	r3, #0
    915c:	d00d      	beq.n	917a <__aeabi_fsub+0x2ae>
    915e:	24ff      	movs	r4, #255	; 0xff
    9160:	2d00      	cmp	r5, #0
    9162:	d100      	bne.n	9166 <__aeabi_fsub+0x29a>
    9164:	e6ce      	b.n	8f04 <__aeabi_fsub+0x38>
    9166:	2280      	movs	r2, #128	; 0x80
    9168:	08db      	lsrs	r3, r3, #3
    916a:	03d2      	lsls	r2, r2, #15
    916c:	4213      	tst	r3, r2
    916e:	d0e7      	beq.n	9140 <__aeabi_fsub+0x274>
    9170:	08ed      	lsrs	r5, r5, #3
    9172:	4215      	tst	r5, r2
    9174:	d1e4      	bne.n	9140 <__aeabi_fsub+0x274>
    9176:	1c2b      	adds	r3, r5, #0
    9178:	e7e2      	b.n	9140 <__aeabi_fsub+0x274>
    917a:	1c2b      	adds	r3, r5, #0
    917c:	24ff      	movs	r4, #255	; 0xff
    917e:	e6c1      	b.n	8f04 <__aeabi_fsub+0x38>
    9180:	1c2b      	adds	r3, r5, #0
    9182:	1c04      	adds	r4, r0, #0
    9184:	e6be      	b.n	8f04 <__aeabi_fsub+0x38>
    9186:	2380      	movs	r3, #128	; 0x80
    9188:	2200      	movs	r2, #0
    918a:	049b      	lsls	r3, r3, #18
    918c:	24ff      	movs	r4, #255	; 0xff
    918e:	e702      	b.n	8f96 <__aeabi_fsub+0xca>
    9190:	1c23      	adds	r3, r4, #0
    9192:	2200      	movs	r2, #0
    9194:	e6ff      	b.n	8f96 <__aeabi_fsub+0xca>
    9196:	1c1c      	adds	r4, r3, #0
    9198:	2720      	movs	r7, #32
    919a:	40cc      	lsrs	r4, r1
    919c:	1a79      	subs	r1, r7, r1
    919e:	408b      	lsls	r3, r1
    91a0:	1e59      	subs	r1, r3, #1
    91a2:	418b      	sbcs	r3, r1
    91a4:	4323      	orrs	r3, r4
    91a6:	e79e      	b.n	90e6 <__aeabi_fsub+0x21a>
    91a8:	1c2b      	adds	r3, r5, #0
    91aa:	e6ab      	b.n	8f04 <__aeabi_fsub+0x38>
    91ac:	2501      	movs	r5, #1
    91ae:	e712      	b.n	8fd6 <__aeabi_fsub+0x10a>
    91b0:	2501      	movs	r5, #1
    91b2:	e6d3      	b.n	8f5c <__aeabi_fsub+0x90>
    91b4:	fbffffff 	.word	0xfbffffff

000091b8 <__aeabi_f2iz>:
    91b8:	0243      	lsls	r3, r0, #9
    91ba:	0a59      	lsrs	r1, r3, #9
    91bc:	0043      	lsls	r3, r0, #1
    91be:	0fc2      	lsrs	r2, r0, #31
    91c0:	0e1b      	lsrs	r3, r3, #24
    91c2:	2000      	movs	r0, #0
    91c4:	2b7e      	cmp	r3, #126	; 0x7e
    91c6:	dd0d      	ble.n	91e4 <__aeabi_f2iz+0x2c>
    91c8:	2b9d      	cmp	r3, #157	; 0x9d
    91ca:	dc0c      	bgt.n	91e6 <__aeabi_f2iz+0x2e>
    91cc:	2080      	movs	r0, #128	; 0x80
    91ce:	0400      	lsls	r0, r0, #16
    91d0:	4301      	orrs	r1, r0
    91d2:	2b95      	cmp	r3, #149	; 0x95
    91d4:	dc0a      	bgt.n	91ec <__aeabi_f2iz+0x34>
    91d6:	2096      	movs	r0, #150	; 0x96
    91d8:	1ac3      	subs	r3, r0, r3
    91da:	40d9      	lsrs	r1, r3
    91dc:	4248      	negs	r0, r1
    91de:	2a00      	cmp	r2, #0
    91e0:	d100      	bne.n	91e4 <__aeabi_f2iz+0x2c>
    91e2:	1c08      	adds	r0, r1, #0
    91e4:	4770      	bx	lr
    91e6:	4b03      	ldr	r3, [pc, #12]	; (91f4 <__aeabi_f2iz+0x3c>)
    91e8:	18d0      	adds	r0, r2, r3
    91ea:	e7fb      	b.n	91e4 <__aeabi_f2iz+0x2c>
    91ec:	3b96      	subs	r3, #150	; 0x96
    91ee:	4099      	lsls	r1, r3
    91f0:	e7f4      	b.n	91dc <__aeabi_f2iz+0x24>
    91f2:	46c0      	nop			; (mov r8, r8)
    91f4:	7fffffff 	.word	0x7fffffff

000091f8 <__aeabi_i2f>:
    91f8:	b570      	push	{r4, r5, r6, lr}
    91fa:	1e04      	subs	r4, r0, #0
    91fc:	d03c      	beq.n	9278 <__aeabi_i2f+0x80>
    91fe:	0fc6      	lsrs	r6, r0, #31
    9200:	d000      	beq.n	9204 <__aeabi_i2f+0xc>
    9202:	4244      	negs	r4, r0
    9204:	1c20      	adds	r0, r4, #0
    9206:	f001 ff77 	bl	b0f8 <__clzsi2>
    920a:	239e      	movs	r3, #158	; 0x9e
    920c:	1c25      	adds	r5, r4, #0
    920e:	1a1b      	subs	r3, r3, r0
    9210:	2b96      	cmp	r3, #150	; 0x96
    9212:	dc0c      	bgt.n	922e <__aeabi_i2f+0x36>
    9214:	3808      	subs	r0, #8
    9216:	4084      	lsls	r4, r0
    9218:	0264      	lsls	r4, r4, #9
    921a:	0a64      	lsrs	r4, r4, #9
    921c:	b2db      	uxtb	r3, r3
    921e:	1c32      	adds	r2, r6, #0
    9220:	0264      	lsls	r4, r4, #9
    9222:	05db      	lsls	r3, r3, #23
    9224:	0a60      	lsrs	r0, r4, #9
    9226:	07d2      	lsls	r2, r2, #31
    9228:	4318      	orrs	r0, r3
    922a:	4310      	orrs	r0, r2
    922c:	bd70      	pop	{r4, r5, r6, pc}
    922e:	2b99      	cmp	r3, #153	; 0x99
    9230:	dd0a      	ble.n	9248 <__aeabi_i2f+0x50>
    9232:	2205      	movs	r2, #5
    9234:	1a12      	subs	r2, r2, r0
    9236:	1c21      	adds	r1, r4, #0
    9238:	40d1      	lsrs	r1, r2
    923a:	1c0a      	adds	r2, r1, #0
    923c:	1c01      	adds	r1, r0, #0
    923e:	311b      	adds	r1, #27
    9240:	408d      	lsls	r5, r1
    9242:	1e69      	subs	r1, r5, #1
    9244:	418d      	sbcs	r5, r1
    9246:	4315      	orrs	r5, r2
    9248:	2805      	cmp	r0, #5
    924a:	dd01      	ble.n	9250 <__aeabi_i2f+0x58>
    924c:	1f42      	subs	r2, r0, #5
    924e:	4095      	lsls	r5, r2
    9250:	4c16      	ldr	r4, [pc, #88]	; (92ac <__aeabi_i2f+0xb4>)
    9252:	402c      	ands	r4, r5
    9254:	076a      	lsls	r2, r5, #29
    9256:	d004      	beq.n	9262 <__aeabi_i2f+0x6a>
    9258:	220f      	movs	r2, #15
    925a:	4015      	ands	r5, r2
    925c:	2d04      	cmp	r5, #4
    925e:	d000      	beq.n	9262 <__aeabi_i2f+0x6a>
    9260:	3404      	adds	r4, #4
    9262:	0161      	lsls	r1, r4, #5
    9264:	d50c      	bpl.n	9280 <__aeabi_i2f+0x88>
    9266:	239f      	movs	r3, #159	; 0x9f
    9268:	1a18      	subs	r0, r3, r0
    926a:	28ff      	cmp	r0, #255	; 0xff
    926c:	d01a      	beq.n	92a4 <__aeabi_i2f+0xac>
    926e:	01a4      	lsls	r4, r4, #6
    9270:	0a64      	lsrs	r4, r4, #9
    9272:	b2c3      	uxtb	r3, r0
    9274:	1c32      	adds	r2, r6, #0
    9276:	e7d3      	b.n	9220 <__aeabi_i2f+0x28>
    9278:	2200      	movs	r2, #0
    927a:	2300      	movs	r3, #0
    927c:	2400      	movs	r4, #0
    927e:	e7cf      	b.n	9220 <__aeabi_i2f+0x28>
    9280:	08e4      	lsrs	r4, r4, #3
    9282:	2bff      	cmp	r3, #255	; 0xff
    9284:	d004      	beq.n	9290 <__aeabi_i2f+0x98>
    9286:	0264      	lsls	r4, r4, #9
    9288:	0a64      	lsrs	r4, r4, #9
    928a:	b2db      	uxtb	r3, r3
    928c:	1c32      	adds	r2, r6, #0
    928e:	e7c7      	b.n	9220 <__aeabi_i2f+0x28>
    9290:	2c00      	cmp	r4, #0
    9292:	d004      	beq.n	929e <__aeabi_i2f+0xa6>
    9294:	2080      	movs	r0, #128	; 0x80
    9296:	03c0      	lsls	r0, r0, #15
    9298:	4304      	orrs	r4, r0
    929a:	0264      	lsls	r4, r4, #9
    929c:	0a64      	lsrs	r4, r4, #9
    929e:	1c32      	adds	r2, r6, #0
    92a0:	23ff      	movs	r3, #255	; 0xff
    92a2:	e7bd      	b.n	9220 <__aeabi_i2f+0x28>
    92a4:	1c32      	adds	r2, r6, #0
    92a6:	23ff      	movs	r3, #255	; 0xff
    92a8:	2400      	movs	r4, #0
    92aa:	e7b9      	b.n	9220 <__aeabi_i2f+0x28>
    92ac:	fbffffff 	.word	0xfbffffff

000092b0 <__aeabi_ui2f>:
    92b0:	b510      	push	{r4, lr}
    92b2:	1e04      	subs	r4, r0, #0
    92b4:	d033      	beq.n	931e <__aeabi_ui2f+0x6e>
    92b6:	f001 ff1f 	bl	b0f8 <__clzsi2>
    92ba:	239e      	movs	r3, #158	; 0x9e
    92bc:	1a1b      	subs	r3, r3, r0
    92be:	2b96      	cmp	r3, #150	; 0x96
    92c0:	dc09      	bgt.n	92d6 <__aeabi_ui2f+0x26>
    92c2:	3808      	subs	r0, #8
    92c4:	4084      	lsls	r4, r0
    92c6:	0264      	lsls	r4, r4, #9
    92c8:	0a64      	lsrs	r4, r4, #9
    92ca:	b2db      	uxtb	r3, r3
    92cc:	0264      	lsls	r4, r4, #9
    92ce:	05db      	lsls	r3, r3, #23
    92d0:	0a60      	lsrs	r0, r4, #9
    92d2:	4318      	orrs	r0, r3
    92d4:	bd10      	pop	{r4, pc}
    92d6:	2b99      	cmp	r3, #153	; 0x99
    92d8:	dd0a      	ble.n	92f0 <__aeabi_ui2f+0x40>
    92da:	2205      	movs	r2, #5
    92dc:	1a12      	subs	r2, r2, r0
    92de:	1c21      	adds	r1, r4, #0
    92e0:	40d1      	lsrs	r1, r2
    92e2:	1c0a      	adds	r2, r1, #0
    92e4:	1c01      	adds	r1, r0, #0
    92e6:	311b      	adds	r1, #27
    92e8:	408c      	lsls	r4, r1
    92ea:	1e61      	subs	r1, r4, #1
    92ec:	418c      	sbcs	r4, r1
    92ee:	4314      	orrs	r4, r2
    92f0:	2805      	cmp	r0, #5
    92f2:	dd01      	ble.n	92f8 <__aeabi_ui2f+0x48>
    92f4:	1f42      	subs	r2, r0, #5
    92f6:	4094      	lsls	r4, r2
    92f8:	4a14      	ldr	r2, [pc, #80]	; (934c <__aeabi_ui2f+0x9c>)
    92fa:	4022      	ands	r2, r4
    92fc:	0761      	lsls	r1, r4, #29
    92fe:	d004      	beq.n	930a <__aeabi_ui2f+0x5a>
    9300:	210f      	movs	r1, #15
    9302:	400c      	ands	r4, r1
    9304:	2c04      	cmp	r4, #4
    9306:	d000      	beq.n	930a <__aeabi_ui2f+0x5a>
    9308:	3204      	adds	r2, #4
    930a:	0151      	lsls	r1, r2, #5
    930c:	d50a      	bpl.n	9324 <__aeabi_ui2f+0x74>
    930e:	239f      	movs	r3, #159	; 0x9f
    9310:	1a18      	subs	r0, r3, r0
    9312:	28ff      	cmp	r0, #255	; 0xff
    9314:	d016      	beq.n	9344 <__aeabi_ui2f+0x94>
    9316:	0194      	lsls	r4, r2, #6
    9318:	0a64      	lsrs	r4, r4, #9
    931a:	b2c3      	uxtb	r3, r0
    931c:	e7d6      	b.n	92cc <__aeabi_ui2f+0x1c>
    931e:	2300      	movs	r3, #0
    9320:	2400      	movs	r4, #0
    9322:	e7d3      	b.n	92cc <__aeabi_ui2f+0x1c>
    9324:	08d2      	lsrs	r2, r2, #3
    9326:	2bff      	cmp	r3, #255	; 0xff
    9328:	d003      	beq.n	9332 <__aeabi_ui2f+0x82>
    932a:	0254      	lsls	r4, r2, #9
    932c:	0a64      	lsrs	r4, r4, #9
    932e:	b2db      	uxtb	r3, r3
    9330:	e7cc      	b.n	92cc <__aeabi_ui2f+0x1c>
    9332:	2a00      	cmp	r2, #0
    9334:	d006      	beq.n	9344 <__aeabi_ui2f+0x94>
    9336:	2480      	movs	r4, #128	; 0x80
    9338:	03e4      	lsls	r4, r4, #15
    933a:	4314      	orrs	r4, r2
    933c:	0264      	lsls	r4, r4, #9
    933e:	0a64      	lsrs	r4, r4, #9
    9340:	23ff      	movs	r3, #255	; 0xff
    9342:	e7c3      	b.n	92cc <__aeabi_ui2f+0x1c>
    9344:	23ff      	movs	r3, #255	; 0xff
    9346:	2400      	movs	r4, #0
    9348:	e7c0      	b.n	92cc <__aeabi_ui2f+0x1c>
    934a:	46c0      	nop			; (mov r8, r8)
    934c:	fbffffff 	.word	0xfbffffff

00009350 <__aeabi_dadd>:
    9350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9352:	465f      	mov	r7, fp
    9354:	4656      	mov	r6, sl
    9356:	4644      	mov	r4, r8
    9358:	464d      	mov	r5, r9
    935a:	b4f0      	push	{r4, r5, r6, r7}
    935c:	030c      	lsls	r4, r1, #12
    935e:	004d      	lsls	r5, r1, #1
    9360:	0fce      	lsrs	r6, r1, #31
    9362:	0a61      	lsrs	r1, r4, #9
    9364:	0f44      	lsrs	r4, r0, #29
    9366:	4321      	orrs	r1, r4
    9368:	00c4      	lsls	r4, r0, #3
    936a:	0318      	lsls	r0, r3, #12
    936c:	4680      	mov	r8, r0
    936e:	0058      	lsls	r0, r3, #1
    9370:	0d40      	lsrs	r0, r0, #21
    9372:	4682      	mov	sl, r0
    9374:	0fd8      	lsrs	r0, r3, #31
    9376:	4684      	mov	ip, r0
    9378:	4640      	mov	r0, r8
    937a:	0a40      	lsrs	r0, r0, #9
    937c:	0f53      	lsrs	r3, r2, #29
    937e:	4303      	orrs	r3, r0
    9380:	00d0      	lsls	r0, r2, #3
    9382:	0d6d      	lsrs	r5, r5, #21
    9384:	1c37      	adds	r7, r6, #0
    9386:	4683      	mov	fp, r0
    9388:	4652      	mov	r2, sl
    938a:	4566      	cmp	r6, ip
    938c:	d100      	bne.n	9390 <__aeabi_dadd+0x40>
    938e:	e0a4      	b.n	94da <__aeabi_dadd+0x18a>
    9390:	1aaf      	subs	r7, r5, r2
    9392:	2f00      	cmp	r7, #0
    9394:	dc00      	bgt.n	9398 <__aeabi_dadd+0x48>
    9396:	e109      	b.n	95ac <__aeabi_dadd+0x25c>
    9398:	2a00      	cmp	r2, #0
    939a:	d13b      	bne.n	9414 <__aeabi_dadd+0xc4>
    939c:	4318      	orrs	r0, r3
    939e:	d000      	beq.n	93a2 <__aeabi_dadd+0x52>
    93a0:	e0ea      	b.n	9578 <__aeabi_dadd+0x228>
    93a2:	0763      	lsls	r3, r4, #29
    93a4:	d100      	bne.n	93a8 <__aeabi_dadd+0x58>
    93a6:	e087      	b.n	94b8 <__aeabi_dadd+0x168>
    93a8:	230f      	movs	r3, #15
    93aa:	4023      	ands	r3, r4
    93ac:	2b04      	cmp	r3, #4
    93ae:	d100      	bne.n	93b2 <__aeabi_dadd+0x62>
    93b0:	e082      	b.n	94b8 <__aeabi_dadd+0x168>
    93b2:	1d22      	adds	r2, r4, #4
    93b4:	42a2      	cmp	r2, r4
    93b6:	41a4      	sbcs	r4, r4
    93b8:	4264      	negs	r4, r4
    93ba:	2380      	movs	r3, #128	; 0x80
    93bc:	1909      	adds	r1, r1, r4
    93be:	041b      	lsls	r3, r3, #16
    93c0:	400b      	ands	r3, r1
    93c2:	1c37      	adds	r7, r6, #0
    93c4:	1c14      	adds	r4, r2, #0
    93c6:	2b00      	cmp	r3, #0
    93c8:	d100      	bne.n	93cc <__aeabi_dadd+0x7c>
    93ca:	e07c      	b.n	94c6 <__aeabi_dadd+0x176>
    93cc:	4bce      	ldr	r3, [pc, #824]	; (9708 <__aeabi_dadd+0x3b8>)
    93ce:	3501      	adds	r5, #1
    93d0:	429d      	cmp	r5, r3
    93d2:	d100      	bne.n	93d6 <__aeabi_dadd+0x86>
    93d4:	e105      	b.n	95e2 <__aeabi_dadd+0x292>
    93d6:	4bcd      	ldr	r3, [pc, #820]	; (970c <__aeabi_dadd+0x3bc>)
    93d8:	08e4      	lsrs	r4, r4, #3
    93da:	4019      	ands	r1, r3
    93dc:	0748      	lsls	r0, r1, #29
    93de:	0249      	lsls	r1, r1, #9
    93e0:	4304      	orrs	r4, r0
    93e2:	0b0b      	lsrs	r3, r1, #12
    93e4:	2000      	movs	r0, #0
    93e6:	2100      	movs	r1, #0
    93e8:	031b      	lsls	r3, r3, #12
    93ea:	0b1a      	lsrs	r2, r3, #12
    93ec:	0d0b      	lsrs	r3, r1, #20
    93ee:	056d      	lsls	r5, r5, #21
    93f0:	051b      	lsls	r3, r3, #20
    93f2:	4313      	orrs	r3, r2
    93f4:	086a      	lsrs	r2, r5, #1
    93f6:	4dc6      	ldr	r5, [pc, #792]	; (9710 <__aeabi_dadd+0x3c0>)
    93f8:	07ff      	lsls	r7, r7, #31
    93fa:	401d      	ands	r5, r3
    93fc:	4315      	orrs	r5, r2
    93fe:	006d      	lsls	r5, r5, #1
    9400:	086d      	lsrs	r5, r5, #1
    9402:	1c29      	adds	r1, r5, #0
    9404:	4339      	orrs	r1, r7
    9406:	1c20      	adds	r0, r4, #0
    9408:	bc3c      	pop	{r2, r3, r4, r5}
    940a:	4690      	mov	r8, r2
    940c:	4699      	mov	r9, r3
    940e:	46a2      	mov	sl, r4
    9410:	46ab      	mov	fp, r5
    9412:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9414:	48bc      	ldr	r0, [pc, #752]	; (9708 <__aeabi_dadd+0x3b8>)
    9416:	4285      	cmp	r5, r0
    9418:	d0c3      	beq.n	93a2 <__aeabi_dadd+0x52>
    941a:	2080      	movs	r0, #128	; 0x80
    941c:	0400      	lsls	r0, r0, #16
    941e:	4303      	orrs	r3, r0
    9420:	2f38      	cmp	r7, #56	; 0x38
    9422:	dd00      	ble.n	9426 <__aeabi_dadd+0xd6>
    9424:	e0f0      	b.n	9608 <__aeabi_dadd+0x2b8>
    9426:	2f1f      	cmp	r7, #31
    9428:	dd00      	ble.n	942c <__aeabi_dadd+0xdc>
    942a:	e124      	b.n	9676 <__aeabi_dadd+0x326>
    942c:	2020      	movs	r0, #32
    942e:	1bc0      	subs	r0, r0, r7
    9430:	1c1a      	adds	r2, r3, #0
    9432:	4681      	mov	r9, r0
    9434:	4082      	lsls	r2, r0
    9436:	4658      	mov	r0, fp
    9438:	40f8      	lsrs	r0, r7
    943a:	4302      	orrs	r2, r0
    943c:	4694      	mov	ip, r2
    943e:	4658      	mov	r0, fp
    9440:	464a      	mov	r2, r9
    9442:	4090      	lsls	r0, r2
    9444:	1e42      	subs	r2, r0, #1
    9446:	4190      	sbcs	r0, r2
    9448:	40fb      	lsrs	r3, r7
    944a:	4662      	mov	r2, ip
    944c:	4302      	orrs	r2, r0
    944e:	1c1f      	adds	r7, r3, #0
    9450:	1aa2      	subs	r2, r4, r2
    9452:	4294      	cmp	r4, r2
    9454:	41a4      	sbcs	r4, r4
    9456:	4264      	negs	r4, r4
    9458:	1bc9      	subs	r1, r1, r7
    945a:	1b09      	subs	r1, r1, r4
    945c:	1c14      	adds	r4, r2, #0
    945e:	020b      	lsls	r3, r1, #8
    9460:	d59f      	bpl.n	93a2 <__aeabi_dadd+0x52>
    9462:	0249      	lsls	r1, r1, #9
    9464:	0a4f      	lsrs	r7, r1, #9
    9466:	2f00      	cmp	r7, #0
    9468:	d100      	bne.n	946c <__aeabi_dadd+0x11c>
    946a:	e0c8      	b.n	95fe <__aeabi_dadd+0x2ae>
    946c:	1c38      	adds	r0, r7, #0
    946e:	f001 fe43 	bl	b0f8 <__clzsi2>
    9472:	1c02      	adds	r2, r0, #0
    9474:	3a08      	subs	r2, #8
    9476:	2a1f      	cmp	r2, #31
    9478:	dd00      	ble.n	947c <__aeabi_dadd+0x12c>
    947a:	e0b5      	b.n	95e8 <__aeabi_dadd+0x298>
    947c:	2128      	movs	r1, #40	; 0x28
    947e:	1a09      	subs	r1, r1, r0
    9480:	1c20      	adds	r0, r4, #0
    9482:	4097      	lsls	r7, r2
    9484:	40c8      	lsrs	r0, r1
    9486:	4307      	orrs	r7, r0
    9488:	4094      	lsls	r4, r2
    948a:	4295      	cmp	r5, r2
    948c:	dd00      	ble.n	9490 <__aeabi_dadd+0x140>
    948e:	e0b2      	b.n	95f6 <__aeabi_dadd+0x2a6>
    9490:	1b55      	subs	r5, r2, r5
    9492:	1c69      	adds	r1, r5, #1
    9494:	291f      	cmp	r1, #31
    9496:	dd00      	ble.n	949a <__aeabi_dadd+0x14a>
    9498:	e0dc      	b.n	9654 <__aeabi_dadd+0x304>
    949a:	221f      	movs	r2, #31
    949c:	1b55      	subs	r5, r2, r5
    949e:	1c3b      	adds	r3, r7, #0
    94a0:	1c22      	adds	r2, r4, #0
    94a2:	40ab      	lsls	r3, r5
    94a4:	40ca      	lsrs	r2, r1
    94a6:	40ac      	lsls	r4, r5
    94a8:	1e65      	subs	r5, r4, #1
    94aa:	41ac      	sbcs	r4, r5
    94ac:	4313      	orrs	r3, r2
    94ae:	40cf      	lsrs	r7, r1
    94b0:	431c      	orrs	r4, r3
    94b2:	1c39      	adds	r1, r7, #0
    94b4:	2500      	movs	r5, #0
    94b6:	e774      	b.n	93a2 <__aeabi_dadd+0x52>
    94b8:	2380      	movs	r3, #128	; 0x80
    94ba:	041b      	lsls	r3, r3, #16
    94bc:	400b      	ands	r3, r1
    94be:	1c37      	adds	r7, r6, #0
    94c0:	2b00      	cmp	r3, #0
    94c2:	d000      	beq.n	94c6 <__aeabi_dadd+0x176>
    94c4:	e782      	b.n	93cc <__aeabi_dadd+0x7c>
    94c6:	4b90      	ldr	r3, [pc, #576]	; (9708 <__aeabi_dadd+0x3b8>)
    94c8:	0748      	lsls	r0, r1, #29
    94ca:	08e4      	lsrs	r4, r4, #3
    94cc:	4304      	orrs	r4, r0
    94ce:	08c9      	lsrs	r1, r1, #3
    94d0:	429d      	cmp	r5, r3
    94d2:	d048      	beq.n	9566 <__aeabi_dadd+0x216>
    94d4:	0309      	lsls	r1, r1, #12
    94d6:	0b0b      	lsrs	r3, r1, #12
    94d8:	e784      	b.n	93e4 <__aeabi_dadd+0x94>
    94da:	1aaa      	subs	r2, r5, r2
    94dc:	4694      	mov	ip, r2
    94de:	2a00      	cmp	r2, #0
    94e0:	dc00      	bgt.n	94e4 <__aeabi_dadd+0x194>
    94e2:	e098      	b.n	9616 <__aeabi_dadd+0x2c6>
    94e4:	4650      	mov	r0, sl
    94e6:	2800      	cmp	r0, #0
    94e8:	d052      	beq.n	9590 <__aeabi_dadd+0x240>
    94ea:	4887      	ldr	r0, [pc, #540]	; (9708 <__aeabi_dadd+0x3b8>)
    94ec:	4285      	cmp	r5, r0
    94ee:	d100      	bne.n	94f2 <__aeabi_dadd+0x1a2>
    94f0:	e757      	b.n	93a2 <__aeabi_dadd+0x52>
    94f2:	2080      	movs	r0, #128	; 0x80
    94f4:	0400      	lsls	r0, r0, #16
    94f6:	4303      	orrs	r3, r0
    94f8:	4662      	mov	r2, ip
    94fa:	2a38      	cmp	r2, #56	; 0x38
    94fc:	dd00      	ble.n	9500 <__aeabi_dadd+0x1b0>
    94fe:	e0fc      	b.n	96fa <__aeabi_dadd+0x3aa>
    9500:	2a1f      	cmp	r2, #31
    9502:	dd00      	ble.n	9506 <__aeabi_dadd+0x1b6>
    9504:	e14a      	b.n	979c <__aeabi_dadd+0x44c>
    9506:	2220      	movs	r2, #32
    9508:	4660      	mov	r0, ip
    950a:	1a10      	subs	r0, r2, r0
    950c:	1c1a      	adds	r2, r3, #0
    950e:	4082      	lsls	r2, r0
    9510:	4682      	mov	sl, r0
    9512:	4691      	mov	r9, r2
    9514:	4658      	mov	r0, fp
    9516:	4662      	mov	r2, ip
    9518:	40d0      	lsrs	r0, r2
    951a:	464a      	mov	r2, r9
    951c:	4302      	orrs	r2, r0
    951e:	4690      	mov	r8, r2
    9520:	4658      	mov	r0, fp
    9522:	4652      	mov	r2, sl
    9524:	4090      	lsls	r0, r2
    9526:	1e42      	subs	r2, r0, #1
    9528:	4190      	sbcs	r0, r2
    952a:	4642      	mov	r2, r8
    952c:	4302      	orrs	r2, r0
    952e:	4660      	mov	r0, ip
    9530:	40c3      	lsrs	r3, r0
    9532:	1912      	adds	r2, r2, r4
    9534:	42a2      	cmp	r2, r4
    9536:	41a4      	sbcs	r4, r4
    9538:	4264      	negs	r4, r4
    953a:	1859      	adds	r1, r3, r1
    953c:	1909      	adds	r1, r1, r4
    953e:	1c14      	adds	r4, r2, #0
    9540:	0208      	lsls	r0, r1, #8
    9542:	d400      	bmi.n	9546 <__aeabi_dadd+0x1f6>
    9544:	e72d      	b.n	93a2 <__aeabi_dadd+0x52>
    9546:	4b70      	ldr	r3, [pc, #448]	; (9708 <__aeabi_dadd+0x3b8>)
    9548:	3501      	adds	r5, #1
    954a:	429d      	cmp	r5, r3
    954c:	d100      	bne.n	9550 <__aeabi_dadd+0x200>
    954e:	e122      	b.n	9796 <__aeabi_dadd+0x446>
    9550:	4b6e      	ldr	r3, [pc, #440]	; (970c <__aeabi_dadd+0x3bc>)
    9552:	0860      	lsrs	r0, r4, #1
    9554:	4019      	ands	r1, r3
    9556:	2301      	movs	r3, #1
    9558:	4023      	ands	r3, r4
    955a:	1c1c      	adds	r4, r3, #0
    955c:	4304      	orrs	r4, r0
    955e:	07cb      	lsls	r3, r1, #31
    9560:	431c      	orrs	r4, r3
    9562:	0849      	lsrs	r1, r1, #1
    9564:	e71d      	b.n	93a2 <__aeabi_dadd+0x52>
    9566:	1c23      	adds	r3, r4, #0
    9568:	430b      	orrs	r3, r1
    956a:	d03a      	beq.n	95e2 <__aeabi_dadd+0x292>
    956c:	2380      	movs	r3, #128	; 0x80
    956e:	031b      	lsls	r3, r3, #12
    9570:	430b      	orrs	r3, r1
    9572:	031b      	lsls	r3, r3, #12
    9574:	0b1b      	lsrs	r3, r3, #12
    9576:	e735      	b.n	93e4 <__aeabi_dadd+0x94>
    9578:	3f01      	subs	r7, #1
    957a:	2f00      	cmp	r7, #0
    957c:	d165      	bne.n	964a <__aeabi_dadd+0x2fa>
    957e:	4658      	mov	r0, fp
    9580:	1a22      	subs	r2, r4, r0
    9582:	4294      	cmp	r4, r2
    9584:	41a4      	sbcs	r4, r4
    9586:	4264      	negs	r4, r4
    9588:	1ac9      	subs	r1, r1, r3
    958a:	1b09      	subs	r1, r1, r4
    958c:	1c14      	adds	r4, r2, #0
    958e:	e766      	b.n	945e <__aeabi_dadd+0x10e>
    9590:	4658      	mov	r0, fp
    9592:	4318      	orrs	r0, r3
    9594:	d100      	bne.n	9598 <__aeabi_dadd+0x248>
    9596:	e704      	b.n	93a2 <__aeabi_dadd+0x52>
    9598:	2201      	movs	r2, #1
    959a:	4252      	negs	r2, r2
    959c:	4494      	add	ip, r2
    959e:	4660      	mov	r0, ip
    95a0:	2800      	cmp	r0, #0
    95a2:	d000      	beq.n	95a6 <__aeabi_dadd+0x256>
    95a4:	e0c5      	b.n	9732 <__aeabi_dadd+0x3e2>
    95a6:	4658      	mov	r0, fp
    95a8:	1902      	adds	r2, r0, r4
    95aa:	e7c3      	b.n	9534 <__aeabi_dadd+0x1e4>
    95ac:	2f00      	cmp	r7, #0
    95ae:	d173      	bne.n	9698 <__aeabi_dadd+0x348>
    95b0:	1c68      	adds	r0, r5, #1
    95b2:	0540      	lsls	r0, r0, #21
    95b4:	0d40      	lsrs	r0, r0, #21
    95b6:	2801      	cmp	r0, #1
    95b8:	dc00      	bgt.n	95bc <__aeabi_dadd+0x26c>
    95ba:	e0de      	b.n	977a <__aeabi_dadd+0x42a>
    95bc:	465a      	mov	r2, fp
    95be:	1aa2      	subs	r2, r4, r2
    95c0:	4294      	cmp	r4, r2
    95c2:	41bf      	sbcs	r7, r7
    95c4:	1ac8      	subs	r0, r1, r3
    95c6:	427f      	negs	r7, r7
    95c8:	1bc7      	subs	r7, r0, r7
    95ca:	0238      	lsls	r0, r7, #8
    95cc:	d400      	bmi.n	95d0 <__aeabi_dadd+0x280>
    95ce:	e089      	b.n	96e4 <__aeabi_dadd+0x394>
    95d0:	465a      	mov	r2, fp
    95d2:	1b14      	subs	r4, r2, r4
    95d4:	45a3      	cmp	fp, r4
    95d6:	4192      	sbcs	r2, r2
    95d8:	1a59      	subs	r1, r3, r1
    95da:	4252      	negs	r2, r2
    95dc:	1a8f      	subs	r7, r1, r2
    95de:	4666      	mov	r6, ip
    95e0:	e741      	b.n	9466 <__aeabi_dadd+0x116>
    95e2:	2300      	movs	r3, #0
    95e4:	2400      	movs	r4, #0
    95e6:	e6fd      	b.n	93e4 <__aeabi_dadd+0x94>
    95e8:	1c27      	adds	r7, r4, #0
    95ea:	3828      	subs	r0, #40	; 0x28
    95ec:	4087      	lsls	r7, r0
    95ee:	2400      	movs	r4, #0
    95f0:	4295      	cmp	r5, r2
    95f2:	dc00      	bgt.n	95f6 <__aeabi_dadd+0x2a6>
    95f4:	e74c      	b.n	9490 <__aeabi_dadd+0x140>
    95f6:	4945      	ldr	r1, [pc, #276]	; (970c <__aeabi_dadd+0x3bc>)
    95f8:	1aad      	subs	r5, r5, r2
    95fa:	4039      	ands	r1, r7
    95fc:	e6d1      	b.n	93a2 <__aeabi_dadd+0x52>
    95fe:	1c20      	adds	r0, r4, #0
    9600:	f001 fd7a 	bl	b0f8 <__clzsi2>
    9604:	3020      	adds	r0, #32
    9606:	e734      	b.n	9472 <__aeabi_dadd+0x122>
    9608:	465a      	mov	r2, fp
    960a:	431a      	orrs	r2, r3
    960c:	1e53      	subs	r3, r2, #1
    960e:	419a      	sbcs	r2, r3
    9610:	b2d2      	uxtb	r2, r2
    9612:	2700      	movs	r7, #0
    9614:	e71c      	b.n	9450 <__aeabi_dadd+0x100>
    9616:	2a00      	cmp	r2, #0
    9618:	d000      	beq.n	961c <__aeabi_dadd+0x2cc>
    961a:	e0dc      	b.n	97d6 <__aeabi_dadd+0x486>
    961c:	1c68      	adds	r0, r5, #1
    961e:	0542      	lsls	r2, r0, #21
    9620:	0d52      	lsrs	r2, r2, #21
    9622:	2a01      	cmp	r2, #1
    9624:	dc00      	bgt.n	9628 <__aeabi_dadd+0x2d8>
    9626:	e08d      	b.n	9744 <__aeabi_dadd+0x3f4>
    9628:	4d37      	ldr	r5, [pc, #220]	; (9708 <__aeabi_dadd+0x3b8>)
    962a:	42a8      	cmp	r0, r5
    962c:	d100      	bne.n	9630 <__aeabi_dadd+0x2e0>
    962e:	e0f3      	b.n	9818 <__aeabi_dadd+0x4c8>
    9630:	465d      	mov	r5, fp
    9632:	192a      	adds	r2, r5, r4
    9634:	42a2      	cmp	r2, r4
    9636:	41a4      	sbcs	r4, r4
    9638:	4264      	negs	r4, r4
    963a:	1859      	adds	r1, r3, r1
    963c:	1909      	adds	r1, r1, r4
    963e:	07cc      	lsls	r4, r1, #31
    9640:	0852      	lsrs	r2, r2, #1
    9642:	4314      	orrs	r4, r2
    9644:	0849      	lsrs	r1, r1, #1
    9646:	1c05      	adds	r5, r0, #0
    9648:	e6ab      	b.n	93a2 <__aeabi_dadd+0x52>
    964a:	482f      	ldr	r0, [pc, #188]	; (9708 <__aeabi_dadd+0x3b8>)
    964c:	4285      	cmp	r5, r0
    964e:	d000      	beq.n	9652 <__aeabi_dadd+0x302>
    9650:	e6e6      	b.n	9420 <__aeabi_dadd+0xd0>
    9652:	e6a6      	b.n	93a2 <__aeabi_dadd+0x52>
    9654:	1c2b      	adds	r3, r5, #0
    9656:	3b1f      	subs	r3, #31
    9658:	1c3a      	adds	r2, r7, #0
    965a:	40da      	lsrs	r2, r3
    965c:	1c13      	adds	r3, r2, #0
    965e:	2920      	cmp	r1, #32
    9660:	d06c      	beq.n	973c <__aeabi_dadd+0x3ec>
    9662:	223f      	movs	r2, #63	; 0x3f
    9664:	1b55      	subs	r5, r2, r5
    9666:	40af      	lsls	r7, r5
    9668:	433c      	orrs	r4, r7
    966a:	1e60      	subs	r0, r4, #1
    966c:	4184      	sbcs	r4, r0
    966e:	431c      	orrs	r4, r3
    9670:	2100      	movs	r1, #0
    9672:	2500      	movs	r5, #0
    9674:	e695      	b.n	93a2 <__aeabi_dadd+0x52>
    9676:	1c38      	adds	r0, r7, #0
    9678:	3820      	subs	r0, #32
    967a:	1c1a      	adds	r2, r3, #0
    967c:	40c2      	lsrs	r2, r0
    967e:	1c10      	adds	r0, r2, #0
    9680:	2f20      	cmp	r7, #32
    9682:	d05d      	beq.n	9740 <__aeabi_dadd+0x3f0>
    9684:	2240      	movs	r2, #64	; 0x40
    9686:	1bd7      	subs	r7, r2, r7
    9688:	40bb      	lsls	r3, r7
    968a:	465a      	mov	r2, fp
    968c:	431a      	orrs	r2, r3
    968e:	1e53      	subs	r3, r2, #1
    9690:	419a      	sbcs	r2, r3
    9692:	4302      	orrs	r2, r0
    9694:	2700      	movs	r7, #0
    9696:	e6db      	b.n	9450 <__aeabi_dadd+0x100>
    9698:	2d00      	cmp	r5, #0
    969a:	d03b      	beq.n	9714 <__aeabi_dadd+0x3c4>
    969c:	4d1a      	ldr	r5, [pc, #104]	; (9708 <__aeabi_dadd+0x3b8>)
    969e:	45aa      	cmp	sl, r5
    96a0:	d100      	bne.n	96a4 <__aeabi_dadd+0x354>
    96a2:	e093      	b.n	97cc <__aeabi_dadd+0x47c>
    96a4:	2580      	movs	r5, #128	; 0x80
    96a6:	042d      	lsls	r5, r5, #16
    96a8:	427f      	negs	r7, r7
    96aa:	4329      	orrs	r1, r5
    96ac:	2f38      	cmp	r7, #56	; 0x38
    96ae:	dd00      	ble.n	96b2 <__aeabi_dadd+0x362>
    96b0:	e0ac      	b.n	980c <__aeabi_dadd+0x4bc>
    96b2:	2f1f      	cmp	r7, #31
    96b4:	dd00      	ble.n	96b8 <__aeabi_dadd+0x368>
    96b6:	e129      	b.n	990c <__aeabi_dadd+0x5bc>
    96b8:	2520      	movs	r5, #32
    96ba:	1bed      	subs	r5, r5, r7
    96bc:	1c08      	adds	r0, r1, #0
    96be:	1c26      	adds	r6, r4, #0
    96c0:	40a8      	lsls	r0, r5
    96c2:	40fe      	lsrs	r6, r7
    96c4:	40ac      	lsls	r4, r5
    96c6:	4306      	orrs	r6, r0
    96c8:	1e65      	subs	r5, r4, #1
    96ca:	41ac      	sbcs	r4, r5
    96cc:	4334      	orrs	r4, r6
    96ce:	40f9      	lsrs	r1, r7
    96d0:	465d      	mov	r5, fp
    96d2:	1b2c      	subs	r4, r5, r4
    96d4:	45a3      	cmp	fp, r4
    96d6:	4192      	sbcs	r2, r2
    96d8:	1a5b      	subs	r3, r3, r1
    96da:	4252      	negs	r2, r2
    96dc:	1a99      	subs	r1, r3, r2
    96de:	4655      	mov	r5, sl
    96e0:	4666      	mov	r6, ip
    96e2:	e6bc      	b.n	945e <__aeabi_dadd+0x10e>
    96e4:	1c13      	adds	r3, r2, #0
    96e6:	433b      	orrs	r3, r7
    96e8:	1c14      	adds	r4, r2, #0
    96ea:	2b00      	cmp	r3, #0
    96ec:	d000      	beq.n	96f0 <__aeabi_dadd+0x3a0>
    96ee:	e6ba      	b.n	9466 <__aeabi_dadd+0x116>
    96f0:	2700      	movs	r7, #0
    96f2:	2100      	movs	r1, #0
    96f4:	2500      	movs	r5, #0
    96f6:	2400      	movs	r4, #0
    96f8:	e6e5      	b.n	94c6 <__aeabi_dadd+0x176>
    96fa:	465a      	mov	r2, fp
    96fc:	431a      	orrs	r2, r3
    96fe:	1e53      	subs	r3, r2, #1
    9700:	419a      	sbcs	r2, r3
    9702:	b2d2      	uxtb	r2, r2
    9704:	2300      	movs	r3, #0
    9706:	e714      	b.n	9532 <__aeabi_dadd+0x1e2>
    9708:	000007ff 	.word	0x000007ff
    970c:	ff7fffff 	.word	0xff7fffff
    9710:	800fffff 	.word	0x800fffff
    9714:	1c0d      	adds	r5, r1, #0
    9716:	4325      	orrs	r5, r4
    9718:	d058      	beq.n	97cc <__aeabi_dadd+0x47c>
    971a:	43ff      	mvns	r7, r7
    971c:	2f00      	cmp	r7, #0
    971e:	d151      	bne.n	97c4 <__aeabi_dadd+0x474>
    9720:	1b04      	subs	r4, r0, r4
    9722:	45a3      	cmp	fp, r4
    9724:	4192      	sbcs	r2, r2
    9726:	1a59      	subs	r1, r3, r1
    9728:	4252      	negs	r2, r2
    972a:	1a89      	subs	r1, r1, r2
    972c:	4655      	mov	r5, sl
    972e:	4666      	mov	r6, ip
    9730:	e695      	b.n	945e <__aeabi_dadd+0x10e>
    9732:	4896      	ldr	r0, [pc, #600]	; (998c <__aeabi_dadd+0x63c>)
    9734:	4285      	cmp	r5, r0
    9736:	d000      	beq.n	973a <__aeabi_dadd+0x3ea>
    9738:	e6de      	b.n	94f8 <__aeabi_dadd+0x1a8>
    973a:	e632      	b.n	93a2 <__aeabi_dadd+0x52>
    973c:	2700      	movs	r7, #0
    973e:	e793      	b.n	9668 <__aeabi_dadd+0x318>
    9740:	2300      	movs	r3, #0
    9742:	e7a2      	b.n	968a <__aeabi_dadd+0x33a>
    9744:	1c08      	adds	r0, r1, #0
    9746:	4320      	orrs	r0, r4
    9748:	2d00      	cmp	r5, #0
    974a:	d000      	beq.n	974e <__aeabi_dadd+0x3fe>
    974c:	e0c4      	b.n	98d8 <__aeabi_dadd+0x588>
    974e:	2800      	cmp	r0, #0
    9750:	d100      	bne.n	9754 <__aeabi_dadd+0x404>
    9752:	e0f7      	b.n	9944 <__aeabi_dadd+0x5f4>
    9754:	4658      	mov	r0, fp
    9756:	4318      	orrs	r0, r3
    9758:	d100      	bne.n	975c <__aeabi_dadd+0x40c>
    975a:	e622      	b.n	93a2 <__aeabi_dadd+0x52>
    975c:	4658      	mov	r0, fp
    975e:	1902      	adds	r2, r0, r4
    9760:	42a2      	cmp	r2, r4
    9762:	41a4      	sbcs	r4, r4
    9764:	4264      	negs	r4, r4
    9766:	1859      	adds	r1, r3, r1
    9768:	1909      	adds	r1, r1, r4
    976a:	1c14      	adds	r4, r2, #0
    976c:	020a      	lsls	r2, r1, #8
    976e:	d400      	bmi.n	9772 <__aeabi_dadd+0x422>
    9770:	e617      	b.n	93a2 <__aeabi_dadd+0x52>
    9772:	4b87      	ldr	r3, [pc, #540]	; (9990 <__aeabi_dadd+0x640>)
    9774:	2501      	movs	r5, #1
    9776:	4019      	ands	r1, r3
    9778:	e613      	b.n	93a2 <__aeabi_dadd+0x52>
    977a:	1c08      	adds	r0, r1, #0
    977c:	4320      	orrs	r0, r4
    977e:	2d00      	cmp	r5, #0
    9780:	d139      	bne.n	97f6 <__aeabi_dadd+0x4a6>
    9782:	2800      	cmp	r0, #0
    9784:	d171      	bne.n	986a <__aeabi_dadd+0x51a>
    9786:	4659      	mov	r1, fp
    9788:	4319      	orrs	r1, r3
    978a:	d003      	beq.n	9794 <__aeabi_dadd+0x444>
    978c:	1c19      	adds	r1, r3, #0
    978e:	465c      	mov	r4, fp
    9790:	4666      	mov	r6, ip
    9792:	e606      	b.n	93a2 <__aeabi_dadd+0x52>
    9794:	2700      	movs	r7, #0
    9796:	2100      	movs	r1, #0
    9798:	2400      	movs	r4, #0
    979a:	e694      	b.n	94c6 <__aeabi_dadd+0x176>
    979c:	4660      	mov	r0, ip
    979e:	3820      	subs	r0, #32
    97a0:	1c1a      	adds	r2, r3, #0
    97a2:	40c2      	lsrs	r2, r0
    97a4:	4660      	mov	r0, ip
    97a6:	4691      	mov	r9, r2
    97a8:	2820      	cmp	r0, #32
    97aa:	d100      	bne.n	97ae <__aeabi_dadd+0x45e>
    97ac:	e0ac      	b.n	9908 <__aeabi_dadd+0x5b8>
    97ae:	2240      	movs	r2, #64	; 0x40
    97b0:	1a12      	subs	r2, r2, r0
    97b2:	4093      	lsls	r3, r2
    97b4:	465a      	mov	r2, fp
    97b6:	431a      	orrs	r2, r3
    97b8:	1e53      	subs	r3, r2, #1
    97ba:	419a      	sbcs	r2, r3
    97bc:	464b      	mov	r3, r9
    97be:	431a      	orrs	r2, r3
    97c0:	2300      	movs	r3, #0
    97c2:	e6b6      	b.n	9532 <__aeabi_dadd+0x1e2>
    97c4:	4d71      	ldr	r5, [pc, #452]	; (998c <__aeabi_dadd+0x63c>)
    97c6:	45aa      	cmp	sl, r5
    97c8:	d000      	beq.n	97cc <__aeabi_dadd+0x47c>
    97ca:	e76f      	b.n	96ac <__aeabi_dadd+0x35c>
    97cc:	1c19      	adds	r1, r3, #0
    97ce:	465c      	mov	r4, fp
    97d0:	4655      	mov	r5, sl
    97d2:	4666      	mov	r6, ip
    97d4:	e5e5      	b.n	93a2 <__aeabi_dadd+0x52>
    97d6:	2d00      	cmp	r5, #0
    97d8:	d122      	bne.n	9820 <__aeabi_dadd+0x4d0>
    97da:	1c0d      	adds	r5, r1, #0
    97dc:	4325      	orrs	r5, r4
    97de:	d077      	beq.n	98d0 <__aeabi_dadd+0x580>
    97e0:	43d5      	mvns	r5, r2
    97e2:	2d00      	cmp	r5, #0
    97e4:	d171      	bne.n	98ca <__aeabi_dadd+0x57a>
    97e6:	445c      	add	r4, fp
    97e8:	455c      	cmp	r4, fp
    97ea:	4192      	sbcs	r2, r2
    97ec:	1859      	adds	r1, r3, r1
    97ee:	4252      	negs	r2, r2
    97f0:	1889      	adds	r1, r1, r2
    97f2:	4655      	mov	r5, sl
    97f4:	e6a4      	b.n	9540 <__aeabi_dadd+0x1f0>
    97f6:	2800      	cmp	r0, #0
    97f8:	d14d      	bne.n	9896 <__aeabi_dadd+0x546>
    97fa:	4659      	mov	r1, fp
    97fc:	4319      	orrs	r1, r3
    97fe:	d100      	bne.n	9802 <__aeabi_dadd+0x4b2>
    9800:	e094      	b.n	992c <__aeabi_dadd+0x5dc>
    9802:	1c19      	adds	r1, r3, #0
    9804:	465c      	mov	r4, fp
    9806:	4666      	mov	r6, ip
    9808:	4d60      	ldr	r5, [pc, #384]	; (998c <__aeabi_dadd+0x63c>)
    980a:	e5ca      	b.n	93a2 <__aeabi_dadd+0x52>
    980c:	430c      	orrs	r4, r1
    980e:	1e61      	subs	r1, r4, #1
    9810:	418c      	sbcs	r4, r1
    9812:	b2e4      	uxtb	r4, r4
    9814:	2100      	movs	r1, #0
    9816:	e75b      	b.n	96d0 <__aeabi_dadd+0x380>
    9818:	1c05      	adds	r5, r0, #0
    981a:	2100      	movs	r1, #0
    981c:	2400      	movs	r4, #0
    981e:	e652      	b.n	94c6 <__aeabi_dadd+0x176>
    9820:	4d5a      	ldr	r5, [pc, #360]	; (998c <__aeabi_dadd+0x63c>)
    9822:	45aa      	cmp	sl, r5
    9824:	d054      	beq.n	98d0 <__aeabi_dadd+0x580>
    9826:	4255      	negs	r5, r2
    9828:	2280      	movs	r2, #128	; 0x80
    982a:	0410      	lsls	r0, r2, #16
    982c:	4301      	orrs	r1, r0
    982e:	2d38      	cmp	r5, #56	; 0x38
    9830:	dd00      	ble.n	9834 <__aeabi_dadd+0x4e4>
    9832:	e081      	b.n	9938 <__aeabi_dadd+0x5e8>
    9834:	2d1f      	cmp	r5, #31
    9836:	dd00      	ble.n	983a <__aeabi_dadd+0x4ea>
    9838:	e092      	b.n	9960 <__aeabi_dadd+0x610>
    983a:	2220      	movs	r2, #32
    983c:	1b50      	subs	r0, r2, r5
    983e:	1c0a      	adds	r2, r1, #0
    9840:	4684      	mov	ip, r0
    9842:	4082      	lsls	r2, r0
    9844:	1c20      	adds	r0, r4, #0
    9846:	40e8      	lsrs	r0, r5
    9848:	4302      	orrs	r2, r0
    984a:	4690      	mov	r8, r2
    984c:	4662      	mov	r2, ip
    984e:	4094      	lsls	r4, r2
    9850:	1e60      	subs	r0, r4, #1
    9852:	4184      	sbcs	r4, r0
    9854:	4642      	mov	r2, r8
    9856:	4314      	orrs	r4, r2
    9858:	40e9      	lsrs	r1, r5
    985a:	445c      	add	r4, fp
    985c:	455c      	cmp	r4, fp
    985e:	4192      	sbcs	r2, r2
    9860:	18cb      	adds	r3, r1, r3
    9862:	4252      	negs	r2, r2
    9864:	1899      	adds	r1, r3, r2
    9866:	4655      	mov	r5, sl
    9868:	e66a      	b.n	9540 <__aeabi_dadd+0x1f0>
    986a:	4658      	mov	r0, fp
    986c:	4318      	orrs	r0, r3
    986e:	d100      	bne.n	9872 <__aeabi_dadd+0x522>
    9870:	e597      	b.n	93a2 <__aeabi_dadd+0x52>
    9872:	4658      	mov	r0, fp
    9874:	1a27      	subs	r7, r4, r0
    9876:	42bc      	cmp	r4, r7
    9878:	4192      	sbcs	r2, r2
    987a:	1ac8      	subs	r0, r1, r3
    987c:	4252      	negs	r2, r2
    987e:	1a80      	subs	r0, r0, r2
    9880:	0202      	lsls	r2, r0, #8
    9882:	d566      	bpl.n	9952 <__aeabi_dadd+0x602>
    9884:	4658      	mov	r0, fp
    9886:	1b04      	subs	r4, r0, r4
    9888:	45a3      	cmp	fp, r4
    988a:	4192      	sbcs	r2, r2
    988c:	1a59      	subs	r1, r3, r1
    988e:	4252      	negs	r2, r2
    9890:	1a89      	subs	r1, r1, r2
    9892:	4666      	mov	r6, ip
    9894:	e585      	b.n	93a2 <__aeabi_dadd+0x52>
    9896:	4658      	mov	r0, fp
    9898:	4318      	orrs	r0, r3
    989a:	d033      	beq.n	9904 <__aeabi_dadd+0x5b4>
    989c:	0748      	lsls	r0, r1, #29
    989e:	08e4      	lsrs	r4, r4, #3
    98a0:	4304      	orrs	r4, r0
    98a2:	2080      	movs	r0, #128	; 0x80
    98a4:	08c9      	lsrs	r1, r1, #3
    98a6:	0300      	lsls	r0, r0, #12
    98a8:	4201      	tst	r1, r0
    98aa:	d008      	beq.n	98be <__aeabi_dadd+0x56e>
    98ac:	08dd      	lsrs	r5, r3, #3
    98ae:	4205      	tst	r5, r0
    98b0:	d105      	bne.n	98be <__aeabi_dadd+0x56e>
    98b2:	4659      	mov	r1, fp
    98b4:	08ca      	lsrs	r2, r1, #3
    98b6:	075c      	lsls	r4, r3, #29
    98b8:	4314      	orrs	r4, r2
    98ba:	1c29      	adds	r1, r5, #0
    98bc:	4666      	mov	r6, ip
    98be:	0f63      	lsrs	r3, r4, #29
    98c0:	00c9      	lsls	r1, r1, #3
    98c2:	4319      	orrs	r1, r3
    98c4:	00e4      	lsls	r4, r4, #3
    98c6:	4d31      	ldr	r5, [pc, #196]	; (998c <__aeabi_dadd+0x63c>)
    98c8:	e56b      	b.n	93a2 <__aeabi_dadd+0x52>
    98ca:	4a30      	ldr	r2, [pc, #192]	; (998c <__aeabi_dadd+0x63c>)
    98cc:	4592      	cmp	sl, r2
    98ce:	d1ae      	bne.n	982e <__aeabi_dadd+0x4de>
    98d0:	1c19      	adds	r1, r3, #0
    98d2:	465c      	mov	r4, fp
    98d4:	4655      	mov	r5, sl
    98d6:	e564      	b.n	93a2 <__aeabi_dadd+0x52>
    98d8:	2800      	cmp	r0, #0
    98da:	d036      	beq.n	994a <__aeabi_dadd+0x5fa>
    98dc:	4658      	mov	r0, fp
    98de:	4318      	orrs	r0, r3
    98e0:	d010      	beq.n	9904 <__aeabi_dadd+0x5b4>
    98e2:	2580      	movs	r5, #128	; 0x80
    98e4:	0748      	lsls	r0, r1, #29
    98e6:	08e4      	lsrs	r4, r4, #3
    98e8:	08c9      	lsrs	r1, r1, #3
    98ea:	032d      	lsls	r5, r5, #12
    98ec:	4304      	orrs	r4, r0
    98ee:	4229      	tst	r1, r5
    98f0:	d0e5      	beq.n	98be <__aeabi_dadd+0x56e>
    98f2:	08d8      	lsrs	r0, r3, #3
    98f4:	4228      	tst	r0, r5
    98f6:	d1e2      	bne.n	98be <__aeabi_dadd+0x56e>
    98f8:	465d      	mov	r5, fp
    98fa:	08ea      	lsrs	r2, r5, #3
    98fc:	075c      	lsls	r4, r3, #29
    98fe:	4314      	orrs	r4, r2
    9900:	1c01      	adds	r1, r0, #0
    9902:	e7dc      	b.n	98be <__aeabi_dadd+0x56e>
    9904:	4d21      	ldr	r5, [pc, #132]	; (998c <__aeabi_dadd+0x63c>)
    9906:	e54c      	b.n	93a2 <__aeabi_dadd+0x52>
    9908:	2300      	movs	r3, #0
    990a:	e753      	b.n	97b4 <__aeabi_dadd+0x464>
    990c:	1c3d      	adds	r5, r7, #0
    990e:	3d20      	subs	r5, #32
    9910:	1c0a      	adds	r2, r1, #0
    9912:	40ea      	lsrs	r2, r5
    9914:	1c15      	adds	r5, r2, #0
    9916:	2f20      	cmp	r7, #32
    9918:	d034      	beq.n	9984 <__aeabi_dadd+0x634>
    991a:	2640      	movs	r6, #64	; 0x40
    991c:	1bf7      	subs	r7, r6, r7
    991e:	40b9      	lsls	r1, r7
    9920:	430c      	orrs	r4, r1
    9922:	1e61      	subs	r1, r4, #1
    9924:	418c      	sbcs	r4, r1
    9926:	432c      	orrs	r4, r5
    9928:	2100      	movs	r1, #0
    992a:	e6d1      	b.n	96d0 <__aeabi_dadd+0x380>
    992c:	2180      	movs	r1, #128	; 0x80
    992e:	2700      	movs	r7, #0
    9930:	03c9      	lsls	r1, r1, #15
    9932:	4d16      	ldr	r5, [pc, #88]	; (998c <__aeabi_dadd+0x63c>)
    9934:	2400      	movs	r4, #0
    9936:	e5c6      	b.n	94c6 <__aeabi_dadd+0x176>
    9938:	430c      	orrs	r4, r1
    993a:	1e61      	subs	r1, r4, #1
    993c:	418c      	sbcs	r4, r1
    993e:	b2e4      	uxtb	r4, r4
    9940:	2100      	movs	r1, #0
    9942:	e78a      	b.n	985a <__aeabi_dadd+0x50a>
    9944:	1c19      	adds	r1, r3, #0
    9946:	465c      	mov	r4, fp
    9948:	e52b      	b.n	93a2 <__aeabi_dadd+0x52>
    994a:	1c19      	adds	r1, r3, #0
    994c:	465c      	mov	r4, fp
    994e:	4d0f      	ldr	r5, [pc, #60]	; (998c <__aeabi_dadd+0x63c>)
    9950:	e527      	b.n	93a2 <__aeabi_dadd+0x52>
    9952:	1c03      	adds	r3, r0, #0
    9954:	433b      	orrs	r3, r7
    9956:	d100      	bne.n	995a <__aeabi_dadd+0x60a>
    9958:	e71c      	b.n	9794 <__aeabi_dadd+0x444>
    995a:	1c01      	adds	r1, r0, #0
    995c:	1c3c      	adds	r4, r7, #0
    995e:	e520      	b.n	93a2 <__aeabi_dadd+0x52>
    9960:	2020      	movs	r0, #32
    9962:	4240      	negs	r0, r0
    9964:	1940      	adds	r0, r0, r5
    9966:	1c0a      	adds	r2, r1, #0
    9968:	40c2      	lsrs	r2, r0
    996a:	4690      	mov	r8, r2
    996c:	2d20      	cmp	r5, #32
    996e:	d00b      	beq.n	9988 <__aeabi_dadd+0x638>
    9970:	2040      	movs	r0, #64	; 0x40
    9972:	1b45      	subs	r5, r0, r5
    9974:	40a9      	lsls	r1, r5
    9976:	430c      	orrs	r4, r1
    9978:	1e61      	subs	r1, r4, #1
    997a:	418c      	sbcs	r4, r1
    997c:	4645      	mov	r5, r8
    997e:	432c      	orrs	r4, r5
    9980:	2100      	movs	r1, #0
    9982:	e76a      	b.n	985a <__aeabi_dadd+0x50a>
    9984:	2100      	movs	r1, #0
    9986:	e7cb      	b.n	9920 <__aeabi_dadd+0x5d0>
    9988:	2100      	movs	r1, #0
    998a:	e7f4      	b.n	9976 <__aeabi_dadd+0x626>
    998c:	000007ff 	.word	0x000007ff
    9990:	ff7fffff 	.word	0xff7fffff

00009994 <__aeabi_ddiv>:
    9994:	b5f0      	push	{r4, r5, r6, r7, lr}
    9996:	4656      	mov	r6, sl
    9998:	4644      	mov	r4, r8
    999a:	465f      	mov	r7, fp
    999c:	464d      	mov	r5, r9
    999e:	b4f0      	push	{r4, r5, r6, r7}
    99a0:	1c1f      	adds	r7, r3, #0
    99a2:	030b      	lsls	r3, r1, #12
    99a4:	0b1b      	lsrs	r3, r3, #12
    99a6:	4698      	mov	r8, r3
    99a8:	004b      	lsls	r3, r1, #1
    99aa:	b087      	sub	sp, #28
    99ac:	1c04      	adds	r4, r0, #0
    99ae:	4681      	mov	r9, r0
    99b0:	0d5b      	lsrs	r3, r3, #21
    99b2:	0fc8      	lsrs	r0, r1, #31
    99b4:	1c16      	adds	r6, r2, #0
    99b6:	469a      	mov	sl, r3
    99b8:	9000      	str	r0, [sp, #0]
    99ba:	2b00      	cmp	r3, #0
    99bc:	d051      	beq.n	9a62 <__aeabi_ddiv+0xce>
    99be:	4b6a      	ldr	r3, [pc, #424]	; (9b68 <__aeabi_ddiv+0x1d4>)
    99c0:	459a      	cmp	sl, r3
    99c2:	d031      	beq.n	9a28 <__aeabi_ddiv+0x94>
    99c4:	2280      	movs	r2, #128	; 0x80
    99c6:	4641      	mov	r1, r8
    99c8:	0352      	lsls	r2, r2, #13
    99ca:	430a      	orrs	r2, r1
    99cc:	0f63      	lsrs	r3, r4, #29
    99ce:	00d2      	lsls	r2, r2, #3
    99d0:	431a      	orrs	r2, r3
    99d2:	4b66      	ldr	r3, [pc, #408]	; (9b6c <__aeabi_ddiv+0x1d8>)
    99d4:	4690      	mov	r8, r2
    99d6:	2500      	movs	r5, #0
    99d8:	00e2      	lsls	r2, r4, #3
    99da:	4691      	mov	r9, r2
    99dc:	449a      	add	sl, r3
    99de:	2400      	movs	r4, #0
    99e0:	9502      	str	r5, [sp, #8]
    99e2:	033b      	lsls	r3, r7, #12
    99e4:	0b1b      	lsrs	r3, r3, #12
    99e6:	469b      	mov	fp, r3
    99e8:	0ffd      	lsrs	r5, r7, #31
    99ea:	007b      	lsls	r3, r7, #1
    99ec:	1c31      	adds	r1, r6, #0
    99ee:	0d5b      	lsrs	r3, r3, #21
    99f0:	9501      	str	r5, [sp, #4]
    99f2:	d060      	beq.n	9ab6 <__aeabi_ddiv+0x122>
    99f4:	4a5c      	ldr	r2, [pc, #368]	; (9b68 <__aeabi_ddiv+0x1d4>)
    99f6:	4293      	cmp	r3, r2
    99f8:	d054      	beq.n	9aa4 <__aeabi_ddiv+0x110>
    99fa:	2180      	movs	r1, #128	; 0x80
    99fc:	4658      	mov	r0, fp
    99fe:	0349      	lsls	r1, r1, #13
    9a00:	4301      	orrs	r1, r0
    9a02:	0f72      	lsrs	r2, r6, #29
    9a04:	00c9      	lsls	r1, r1, #3
    9a06:	4311      	orrs	r1, r2
    9a08:	4a58      	ldr	r2, [pc, #352]	; (9b6c <__aeabi_ddiv+0x1d8>)
    9a0a:	468b      	mov	fp, r1
    9a0c:	189b      	adds	r3, r3, r2
    9a0e:	00f1      	lsls	r1, r6, #3
    9a10:	2000      	movs	r0, #0
    9a12:	9a00      	ldr	r2, [sp, #0]
    9a14:	4304      	orrs	r4, r0
    9a16:	406a      	eors	r2, r5
    9a18:	9203      	str	r2, [sp, #12]
    9a1a:	2c0f      	cmp	r4, #15
    9a1c:	d900      	bls.n	9a20 <__aeabi_ddiv+0x8c>
    9a1e:	e0ad      	b.n	9b7c <__aeabi_ddiv+0x1e8>
    9a20:	4e53      	ldr	r6, [pc, #332]	; (9b70 <__aeabi_ddiv+0x1dc>)
    9a22:	00a4      	lsls	r4, r4, #2
    9a24:	5934      	ldr	r4, [r6, r4]
    9a26:	46a7      	mov	pc, r4
    9a28:	4640      	mov	r0, r8
    9a2a:	4304      	orrs	r4, r0
    9a2c:	d16e      	bne.n	9b0c <__aeabi_ddiv+0x178>
    9a2e:	2100      	movs	r1, #0
    9a30:	2502      	movs	r5, #2
    9a32:	2408      	movs	r4, #8
    9a34:	4688      	mov	r8, r1
    9a36:	4689      	mov	r9, r1
    9a38:	9502      	str	r5, [sp, #8]
    9a3a:	e7d2      	b.n	99e2 <__aeabi_ddiv+0x4e>
    9a3c:	9c00      	ldr	r4, [sp, #0]
    9a3e:	9802      	ldr	r0, [sp, #8]
    9a40:	46c3      	mov	fp, r8
    9a42:	4649      	mov	r1, r9
    9a44:	9401      	str	r4, [sp, #4]
    9a46:	2802      	cmp	r0, #2
    9a48:	d064      	beq.n	9b14 <__aeabi_ddiv+0x180>
    9a4a:	2803      	cmp	r0, #3
    9a4c:	d100      	bne.n	9a50 <__aeabi_ddiv+0xbc>
    9a4e:	e2ab      	b.n	9fa8 <__aeabi_ddiv+0x614>
    9a50:	2801      	cmp	r0, #1
    9a52:	d000      	beq.n	9a56 <__aeabi_ddiv+0xc2>
    9a54:	e238      	b.n	9ec8 <__aeabi_ddiv+0x534>
    9a56:	9a01      	ldr	r2, [sp, #4]
    9a58:	2400      	movs	r4, #0
    9a5a:	4002      	ands	r2, r0
    9a5c:	2500      	movs	r5, #0
    9a5e:	46a1      	mov	r9, r4
    9a60:	e060      	b.n	9b24 <__aeabi_ddiv+0x190>
    9a62:	4643      	mov	r3, r8
    9a64:	4323      	orrs	r3, r4
    9a66:	d04a      	beq.n	9afe <__aeabi_ddiv+0x16a>
    9a68:	4640      	mov	r0, r8
    9a6a:	2800      	cmp	r0, #0
    9a6c:	d100      	bne.n	9a70 <__aeabi_ddiv+0xdc>
    9a6e:	e1c0      	b.n	9df2 <__aeabi_ddiv+0x45e>
    9a70:	f001 fb42 	bl	b0f8 <__clzsi2>
    9a74:	1e03      	subs	r3, r0, #0
    9a76:	2b27      	cmp	r3, #39	; 0x27
    9a78:	dd00      	ble.n	9a7c <__aeabi_ddiv+0xe8>
    9a7a:	e1b3      	b.n	9de4 <__aeabi_ddiv+0x450>
    9a7c:	2128      	movs	r1, #40	; 0x28
    9a7e:	1a0d      	subs	r5, r1, r0
    9a80:	1c21      	adds	r1, r4, #0
    9a82:	3b08      	subs	r3, #8
    9a84:	4642      	mov	r2, r8
    9a86:	40e9      	lsrs	r1, r5
    9a88:	409a      	lsls	r2, r3
    9a8a:	1c0d      	adds	r5, r1, #0
    9a8c:	4315      	orrs	r5, r2
    9a8e:	1c22      	adds	r2, r4, #0
    9a90:	409a      	lsls	r2, r3
    9a92:	46a8      	mov	r8, r5
    9a94:	4691      	mov	r9, r2
    9a96:	4b37      	ldr	r3, [pc, #220]	; (9b74 <__aeabi_ddiv+0x1e0>)
    9a98:	2500      	movs	r5, #0
    9a9a:	1a1b      	subs	r3, r3, r0
    9a9c:	469a      	mov	sl, r3
    9a9e:	2400      	movs	r4, #0
    9aa0:	9502      	str	r5, [sp, #8]
    9aa2:	e79e      	b.n	99e2 <__aeabi_ddiv+0x4e>
    9aa4:	465a      	mov	r2, fp
    9aa6:	4316      	orrs	r6, r2
    9aa8:	2003      	movs	r0, #3
    9aaa:	2e00      	cmp	r6, #0
    9aac:	d1b1      	bne.n	9a12 <__aeabi_ddiv+0x7e>
    9aae:	46b3      	mov	fp, r6
    9ab0:	2100      	movs	r1, #0
    9ab2:	2002      	movs	r0, #2
    9ab4:	e7ad      	b.n	9a12 <__aeabi_ddiv+0x7e>
    9ab6:	465a      	mov	r2, fp
    9ab8:	4332      	orrs	r2, r6
    9aba:	d01b      	beq.n	9af4 <__aeabi_ddiv+0x160>
    9abc:	465b      	mov	r3, fp
    9abe:	2b00      	cmp	r3, #0
    9ac0:	d100      	bne.n	9ac4 <__aeabi_ddiv+0x130>
    9ac2:	e18a      	b.n	9dda <__aeabi_ddiv+0x446>
    9ac4:	4658      	mov	r0, fp
    9ac6:	f001 fb17 	bl	b0f8 <__clzsi2>
    9aca:	2827      	cmp	r0, #39	; 0x27
    9acc:	dd00      	ble.n	9ad0 <__aeabi_ddiv+0x13c>
    9ace:	e17d      	b.n	9dcc <__aeabi_ddiv+0x438>
    9ad0:	2228      	movs	r2, #40	; 0x28
    9ad2:	1a17      	subs	r7, r2, r0
    9ad4:	1c01      	adds	r1, r0, #0
    9ad6:	1c32      	adds	r2, r6, #0
    9ad8:	3908      	subs	r1, #8
    9ada:	465b      	mov	r3, fp
    9adc:	40fa      	lsrs	r2, r7
    9ade:	408b      	lsls	r3, r1
    9ae0:	1c17      	adds	r7, r2, #0
    9ae2:	431f      	orrs	r7, r3
    9ae4:	1c33      	adds	r3, r6, #0
    9ae6:	408b      	lsls	r3, r1
    9ae8:	46bb      	mov	fp, r7
    9aea:	1c19      	adds	r1, r3, #0
    9aec:	4b21      	ldr	r3, [pc, #132]	; (9b74 <__aeabi_ddiv+0x1e0>)
    9aee:	1a1b      	subs	r3, r3, r0
    9af0:	2000      	movs	r0, #0
    9af2:	e78e      	b.n	9a12 <__aeabi_ddiv+0x7e>
    9af4:	2700      	movs	r7, #0
    9af6:	46bb      	mov	fp, r7
    9af8:	2100      	movs	r1, #0
    9afa:	2001      	movs	r0, #1
    9afc:	e789      	b.n	9a12 <__aeabi_ddiv+0x7e>
    9afe:	2000      	movs	r0, #0
    9b00:	2501      	movs	r5, #1
    9b02:	2404      	movs	r4, #4
    9b04:	4680      	mov	r8, r0
    9b06:	4681      	mov	r9, r0
    9b08:	9502      	str	r5, [sp, #8]
    9b0a:	e76a      	b.n	99e2 <__aeabi_ddiv+0x4e>
    9b0c:	2503      	movs	r5, #3
    9b0e:	240c      	movs	r4, #12
    9b10:	9502      	str	r5, [sp, #8]
    9b12:	e766      	b.n	99e2 <__aeabi_ddiv+0x4e>
    9b14:	9c01      	ldr	r4, [sp, #4]
    9b16:	9403      	str	r4, [sp, #12]
    9b18:	9d03      	ldr	r5, [sp, #12]
    9b1a:	2201      	movs	r2, #1
    9b1c:	402a      	ands	r2, r5
    9b1e:	2400      	movs	r4, #0
    9b20:	4d11      	ldr	r5, [pc, #68]	; (9b68 <__aeabi_ddiv+0x1d4>)
    9b22:	46a1      	mov	r9, r4
    9b24:	2000      	movs	r0, #0
    9b26:	2100      	movs	r1, #0
    9b28:	0324      	lsls	r4, r4, #12
    9b2a:	0b26      	lsrs	r6, r4, #12
    9b2c:	0d0c      	lsrs	r4, r1, #20
    9b2e:	0524      	lsls	r4, r4, #20
    9b30:	4b11      	ldr	r3, [pc, #68]	; (9b78 <__aeabi_ddiv+0x1e4>)
    9b32:	4334      	orrs	r4, r6
    9b34:	052d      	lsls	r5, r5, #20
    9b36:	4023      	ands	r3, r4
    9b38:	432b      	orrs	r3, r5
    9b3a:	005b      	lsls	r3, r3, #1
    9b3c:	085b      	lsrs	r3, r3, #1
    9b3e:	07d2      	lsls	r2, r2, #31
    9b40:	1c19      	adds	r1, r3, #0
    9b42:	4648      	mov	r0, r9
    9b44:	4311      	orrs	r1, r2
    9b46:	b007      	add	sp, #28
    9b48:	bc3c      	pop	{r2, r3, r4, r5}
    9b4a:	4690      	mov	r8, r2
    9b4c:	4699      	mov	r9, r3
    9b4e:	46a2      	mov	sl, r4
    9b50:	46ab      	mov	fp, r5
    9b52:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9b54:	2200      	movs	r2, #0
    9b56:	2480      	movs	r4, #128	; 0x80
    9b58:	0324      	lsls	r4, r4, #12
    9b5a:	4691      	mov	r9, r2
    9b5c:	4d02      	ldr	r5, [pc, #8]	; (9b68 <__aeabi_ddiv+0x1d4>)
    9b5e:	e7e1      	b.n	9b24 <__aeabi_ddiv+0x190>
    9b60:	2400      	movs	r4, #0
    9b62:	2500      	movs	r5, #0
    9b64:	46a1      	mov	r9, r4
    9b66:	e7dd      	b.n	9b24 <__aeabi_ddiv+0x190>
    9b68:	000007ff 	.word	0x000007ff
    9b6c:	fffffc01 	.word	0xfffffc01
    9b70:	0000bbbc 	.word	0x0000bbbc
    9b74:	fffffc0d 	.word	0xfffffc0d
    9b78:	800fffff 	.word	0x800fffff
    9b7c:	4655      	mov	r5, sl
    9b7e:	1aed      	subs	r5, r5, r3
    9b80:	9504      	str	r5, [sp, #16]
    9b82:	45d8      	cmp	r8, fp
    9b84:	d900      	bls.n	9b88 <__aeabi_ddiv+0x1f4>
    9b86:	e153      	b.n	9e30 <__aeabi_ddiv+0x49c>
    9b88:	d100      	bne.n	9b8c <__aeabi_ddiv+0x1f8>
    9b8a:	e14e      	b.n	9e2a <__aeabi_ddiv+0x496>
    9b8c:	9c04      	ldr	r4, [sp, #16]
    9b8e:	2500      	movs	r5, #0
    9b90:	3c01      	subs	r4, #1
    9b92:	464e      	mov	r6, r9
    9b94:	9404      	str	r4, [sp, #16]
    9b96:	4647      	mov	r7, r8
    9b98:	46a9      	mov	r9, r5
    9b9a:	4658      	mov	r0, fp
    9b9c:	0203      	lsls	r3, r0, #8
    9b9e:	0e0c      	lsrs	r4, r1, #24
    9ba0:	431c      	orrs	r4, r3
    9ba2:	0209      	lsls	r1, r1, #8
    9ba4:	0c25      	lsrs	r5, r4, #16
    9ba6:	0423      	lsls	r3, r4, #16
    9ba8:	0c1b      	lsrs	r3, r3, #16
    9baa:	9100      	str	r1, [sp, #0]
    9bac:	1c38      	adds	r0, r7, #0
    9bae:	1c29      	adds	r1, r5, #0
    9bb0:	9301      	str	r3, [sp, #4]
    9bb2:	f7fe fb8d 	bl	82d0 <__aeabi_uidiv>
    9bb6:	9901      	ldr	r1, [sp, #4]
    9bb8:	4683      	mov	fp, r0
    9bba:	4341      	muls	r1, r0
    9bbc:	1c38      	adds	r0, r7, #0
    9bbe:	468a      	mov	sl, r1
    9bc0:	1c29      	adds	r1, r5, #0
    9bc2:	f7fe fbc9 	bl	8358 <__aeabi_uidivmod>
    9bc6:	0c33      	lsrs	r3, r6, #16
    9bc8:	0409      	lsls	r1, r1, #16
    9bca:	4319      	orrs	r1, r3
    9bcc:	458a      	cmp	sl, r1
    9bce:	d90c      	bls.n	9bea <__aeabi_ddiv+0x256>
    9bd0:	465b      	mov	r3, fp
    9bd2:	1909      	adds	r1, r1, r4
    9bd4:	3b01      	subs	r3, #1
    9bd6:	428c      	cmp	r4, r1
    9bd8:	d900      	bls.n	9bdc <__aeabi_ddiv+0x248>
    9bda:	e147      	b.n	9e6c <__aeabi_ddiv+0x4d8>
    9bdc:	458a      	cmp	sl, r1
    9bde:	d800      	bhi.n	9be2 <__aeabi_ddiv+0x24e>
    9be0:	e144      	b.n	9e6c <__aeabi_ddiv+0x4d8>
    9be2:	2202      	movs	r2, #2
    9be4:	4252      	negs	r2, r2
    9be6:	4493      	add	fp, r2
    9be8:	1909      	adds	r1, r1, r4
    9bea:	4653      	mov	r3, sl
    9bec:	1acb      	subs	r3, r1, r3
    9bee:	1c18      	adds	r0, r3, #0
    9bf0:	1c29      	adds	r1, r5, #0
    9bf2:	4698      	mov	r8, r3
    9bf4:	f7fe fb6c 	bl	82d0 <__aeabi_uidiv>
    9bf8:	1c07      	adds	r7, r0, #0
    9bfa:	9801      	ldr	r0, [sp, #4]
    9bfc:	1c29      	adds	r1, r5, #0
    9bfe:	4378      	muls	r0, r7
    9c00:	4682      	mov	sl, r0
    9c02:	4640      	mov	r0, r8
    9c04:	f7fe fba8 	bl	8358 <__aeabi_uidivmod>
    9c08:	0436      	lsls	r6, r6, #16
    9c0a:	040b      	lsls	r3, r1, #16
    9c0c:	0c36      	lsrs	r6, r6, #16
    9c0e:	4333      	orrs	r3, r6
    9c10:	459a      	cmp	sl, r3
    9c12:	d909      	bls.n	9c28 <__aeabi_ddiv+0x294>
    9c14:	191b      	adds	r3, r3, r4
    9c16:	1e7a      	subs	r2, r7, #1
    9c18:	429c      	cmp	r4, r3
    9c1a:	d900      	bls.n	9c1e <__aeabi_ddiv+0x28a>
    9c1c:	e124      	b.n	9e68 <__aeabi_ddiv+0x4d4>
    9c1e:	459a      	cmp	sl, r3
    9c20:	d800      	bhi.n	9c24 <__aeabi_ddiv+0x290>
    9c22:	e121      	b.n	9e68 <__aeabi_ddiv+0x4d4>
    9c24:	3f02      	subs	r7, #2
    9c26:	191b      	adds	r3, r3, r4
    9c28:	465e      	mov	r6, fp
    9c2a:	0432      	lsls	r2, r6, #16
    9c2c:	4317      	orrs	r7, r2
    9c2e:	0c38      	lsrs	r0, r7, #16
    9c30:	46bb      	mov	fp, r7
    9c32:	9e00      	ldr	r6, [sp, #0]
    9c34:	9f00      	ldr	r7, [sp, #0]
    9c36:	4651      	mov	r1, sl
    9c38:	0c3f      	lsrs	r7, r7, #16
    9c3a:	0432      	lsls	r2, r6, #16
    9c3c:	1a5b      	subs	r3, r3, r1
    9c3e:	4659      	mov	r1, fp
    9c40:	46ba      	mov	sl, r7
    9c42:	0c12      	lsrs	r2, r2, #16
    9c44:	040f      	lsls	r7, r1, #16
    9c46:	0c3f      	lsrs	r7, r7, #16
    9c48:	4690      	mov	r8, r2
    9c4a:	4651      	mov	r1, sl
    9c4c:	437a      	muls	r2, r7
    9c4e:	434f      	muls	r7, r1
    9c50:	4641      	mov	r1, r8
    9c52:	4341      	muls	r1, r0
    9c54:	4656      	mov	r6, sl
    9c56:	4370      	muls	r0, r6
    9c58:	19cf      	adds	r7, r1, r7
    9c5a:	0c16      	lsrs	r6, r2, #16
    9c5c:	19be      	adds	r6, r7, r6
    9c5e:	42b1      	cmp	r1, r6
    9c60:	d902      	bls.n	9c68 <__aeabi_ddiv+0x2d4>
    9c62:	2780      	movs	r7, #128	; 0x80
    9c64:	027f      	lsls	r7, r7, #9
    9c66:	19c0      	adds	r0, r0, r7
    9c68:	0c31      	lsrs	r1, r6, #16
    9c6a:	0412      	lsls	r2, r2, #16
    9c6c:	0436      	lsls	r6, r6, #16
    9c6e:	0c12      	lsrs	r2, r2, #16
    9c70:	1840      	adds	r0, r0, r1
    9c72:	18b6      	adds	r6, r6, r2
    9c74:	4283      	cmp	r3, r0
    9c76:	d200      	bcs.n	9c7a <__aeabi_ddiv+0x2e6>
    9c78:	e0c4      	b.n	9e04 <__aeabi_ddiv+0x470>
    9c7a:	d100      	bne.n	9c7e <__aeabi_ddiv+0x2ea>
    9c7c:	e0be      	b.n	9dfc <__aeabi_ddiv+0x468>
    9c7e:	1a19      	subs	r1, r3, r0
    9c80:	4648      	mov	r0, r9
    9c82:	1b86      	subs	r6, r0, r6
    9c84:	45b1      	cmp	r9, r6
    9c86:	41bf      	sbcs	r7, r7
    9c88:	427f      	negs	r7, r7
    9c8a:	1bcf      	subs	r7, r1, r7
    9c8c:	42a7      	cmp	r7, r4
    9c8e:	d100      	bne.n	9c92 <__aeabi_ddiv+0x2fe>
    9c90:	e113      	b.n	9eba <__aeabi_ddiv+0x526>
    9c92:	1c29      	adds	r1, r5, #0
    9c94:	1c38      	adds	r0, r7, #0
    9c96:	f7fe fb1b 	bl	82d0 <__aeabi_uidiv>
    9c9a:	9901      	ldr	r1, [sp, #4]
    9c9c:	9002      	str	r0, [sp, #8]
    9c9e:	4341      	muls	r1, r0
    9ca0:	1c38      	adds	r0, r7, #0
    9ca2:	4689      	mov	r9, r1
    9ca4:	1c29      	adds	r1, r5, #0
    9ca6:	f7fe fb57 	bl	8358 <__aeabi_uidivmod>
    9caa:	0c33      	lsrs	r3, r6, #16
    9cac:	0409      	lsls	r1, r1, #16
    9cae:	4319      	orrs	r1, r3
    9cb0:	4589      	cmp	r9, r1
    9cb2:	d90c      	bls.n	9cce <__aeabi_ddiv+0x33a>
    9cb4:	9b02      	ldr	r3, [sp, #8]
    9cb6:	1909      	adds	r1, r1, r4
    9cb8:	3b01      	subs	r3, #1
    9cba:	428c      	cmp	r4, r1
    9cbc:	d900      	bls.n	9cc0 <__aeabi_ddiv+0x32c>
    9cbe:	e0ff      	b.n	9ec0 <__aeabi_ddiv+0x52c>
    9cc0:	4589      	cmp	r9, r1
    9cc2:	d800      	bhi.n	9cc6 <__aeabi_ddiv+0x332>
    9cc4:	e0fc      	b.n	9ec0 <__aeabi_ddiv+0x52c>
    9cc6:	9f02      	ldr	r7, [sp, #8]
    9cc8:	1909      	adds	r1, r1, r4
    9cca:	3f02      	subs	r7, #2
    9ccc:	9702      	str	r7, [sp, #8]
    9cce:	464f      	mov	r7, r9
    9cd0:	1bcf      	subs	r7, r1, r7
    9cd2:	1c38      	adds	r0, r7, #0
    9cd4:	1c29      	adds	r1, r5, #0
    9cd6:	9705      	str	r7, [sp, #20]
    9cd8:	f7fe fafa 	bl	82d0 <__aeabi_uidiv>
    9cdc:	1c07      	adds	r7, r0, #0
    9cde:	9801      	ldr	r0, [sp, #4]
    9ce0:	1c29      	adds	r1, r5, #0
    9ce2:	4378      	muls	r0, r7
    9ce4:	4681      	mov	r9, r0
    9ce6:	9805      	ldr	r0, [sp, #20]
    9ce8:	f7fe fb36 	bl	8358 <__aeabi_uidivmod>
    9cec:	0436      	lsls	r6, r6, #16
    9cee:	0409      	lsls	r1, r1, #16
    9cf0:	0c36      	lsrs	r6, r6, #16
    9cf2:	430e      	orrs	r6, r1
    9cf4:	45b1      	cmp	r9, r6
    9cf6:	d909      	bls.n	9d0c <__aeabi_ddiv+0x378>
    9cf8:	1936      	adds	r6, r6, r4
    9cfa:	1e7b      	subs	r3, r7, #1
    9cfc:	42b4      	cmp	r4, r6
    9cfe:	d900      	bls.n	9d02 <__aeabi_ddiv+0x36e>
    9d00:	e0e0      	b.n	9ec4 <__aeabi_ddiv+0x530>
    9d02:	45b1      	cmp	r9, r6
    9d04:	d800      	bhi.n	9d08 <__aeabi_ddiv+0x374>
    9d06:	e0dd      	b.n	9ec4 <__aeabi_ddiv+0x530>
    9d08:	3f02      	subs	r7, #2
    9d0a:	1936      	adds	r6, r6, r4
    9d0c:	9d02      	ldr	r5, [sp, #8]
    9d0e:	4649      	mov	r1, r9
    9d10:	1a76      	subs	r6, r6, r1
    9d12:	0429      	lsls	r1, r5, #16
    9d14:	4339      	orrs	r1, r7
    9d16:	040b      	lsls	r3, r1, #16
    9d18:	4657      	mov	r7, sl
    9d1a:	0c0a      	lsrs	r2, r1, #16
    9d1c:	0c1b      	lsrs	r3, r3, #16
    9d1e:	4640      	mov	r0, r8
    9d20:	4645      	mov	r5, r8
    9d22:	4358      	muls	r0, r3
    9d24:	4355      	muls	r5, r2
    9d26:	437b      	muls	r3, r7
    9d28:	437a      	muls	r2, r7
    9d2a:	18eb      	adds	r3, r5, r3
    9d2c:	0c07      	lsrs	r7, r0, #16
    9d2e:	19db      	adds	r3, r3, r7
    9d30:	429d      	cmp	r5, r3
    9d32:	d902      	bls.n	9d3a <__aeabi_ddiv+0x3a6>
    9d34:	2580      	movs	r5, #128	; 0x80
    9d36:	026d      	lsls	r5, r5, #9
    9d38:	1952      	adds	r2, r2, r5
    9d3a:	0c1d      	lsrs	r5, r3, #16
    9d3c:	0400      	lsls	r0, r0, #16
    9d3e:	041b      	lsls	r3, r3, #16
    9d40:	0c00      	lsrs	r0, r0, #16
    9d42:	1952      	adds	r2, r2, r5
    9d44:	181b      	adds	r3, r3, r0
    9d46:	4296      	cmp	r6, r2
    9d48:	d335      	bcc.n	9db6 <__aeabi_ddiv+0x422>
    9d4a:	d100      	bne.n	9d4e <__aeabi_ddiv+0x3ba>
    9d4c:	e0fc      	b.n	9f48 <__aeabi_ddiv+0x5b4>
    9d4e:	2301      	movs	r3, #1
    9d50:	4319      	orrs	r1, r3
    9d52:	9e04      	ldr	r6, [sp, #16]
    9d54:	4f99      	ldr	r7, [pc, #612]	; (9fbc <__aeabi_ddiv+0x628>)
    9d56:	19f5      	adds	r5, r6, r7
    9d58:	2d00      	cmp	r5, #0
    9d5a:	dc00      	bgt.n	9d5e <__aeabi_ddiv+0x3ca>
    9d5c:	e0a1      	b.n	9ea2 <__aeabi_ddiv+0x50e>
    9d5e:	0748      	lsls	r0, r1, #29
    9d60:	d009      	beq.n	9d76 <__aeabi_ddiv+0x3e2>
    9d62:	230f      	movs	r3, #15
    9d64:	400b      	ands	r3, r1
    9d66:	2b04      	cmp	r3, #4
    9d68:	d005      	beq.n	9d76 <__aeabi_ddiv+0x3e2>
    9d6a:	1d0b      	adds	r3, r1, #4
    9d6c:	428b      	cmp	r3, r1
    9d6e:	4189      	sbcs	r1, r1
    9d70:	4249      	negs	r1, r1
    9d72:	448b      	add	fp, r1
    9d74:	1c19      	adds	r1, r3, #0
    9d76:	465a      	mov	r2, fp
    9d78:	01d2      	lsls	r2, r2, #7
    9d7a:	d507      	bpl.n	9d8c <__aeabi_ddiv+0x3f8>
    9d7c:	4b90      	ldr	r3, [pc, #576]	; (9fc0 <__aeabi_ddiv+0x62c>)
    9d7e:	465c      	mov	r4, fp
    9d80:	9e04      	ldr	r6, [sp, #16]
    9d82:	2780      	movs	r7, #128	; 0x80
    9d84:	401c      	ands	r4, r3
    9d86:	00ff      	lsls	r7, r7, #3
    9d88:	46a3      	mov	fp, r4
    9d8a:	19f5      	adds	r5, r6, r7
    9d8c:	4b8d      	ldr	r3, [pc, #564]	; (9fc4 <__aeabi_ddiv+0x630>)
    9d8e:	429d      	cmp	r5, r3
    9d90:	dd7a      	ble.n	9e88 <__aeabi_ddiv+0x4f4>
    9d92:	9c03      	ldr	r4, [sp, #12]
    9d94:	2201      	movs	r2, #1
    9d96:	4022      	ands	r2, r4
    9d98:	2400      	movs	r4, #0
    9d9a:	4d8b      	ldr	r5, [pc, #556]	; (9fc8 <__aeabi_ddiv+0x634>)
    9d9c:	46a1      	mov	r9, r4
    9d9e:	e6c1      	b.n	9b24 <__aeabi_ddiv+0x190>
    9da0:	2480      	movs	r4, #128	; 0x80
    9da2:	0324      	lsls	r4, r4, #12
    9da4:	4647      	mov	r7, r8
    9da6:	4227      	tst	r7, r4
    9da8:	d14c      	bne.n	9e44 <__aeabi_ddiv+0x4b0>
    9daa:	433c      	orrs	r4, r7
    9dac:	0324      	lsls	r4, r4, #12
    9dae:	0b24      	lsrs	r4, r4, #12
    9db0:	9a00      	ldr	r2, [sp, #0]
    9db2:	4d85      	ldr	r5, [pc, #532]	; (9fc8 <__aeabi_ddiv+0x634>)
    9db4:	e6b6      	b.n	9b24 <__aeabi_ddiv+0x190>
    9db6:	1936      	adds	r6, r6, r4
    9db8:	1e48      	subs	r0, r1, #1
    9dba:	42b4      	cmp	r4, r6
    9dbc:	d95e      	bls.n	9e7c <__aeabi_ddiv+0x4e8>
    9dbe:	1c01      	adds	r1, r0, #0
    9dc0:	4296      	cmp	r6, r2
    9dc2:	d1c4      	bne.n	9d4e <__aeabi_ddiv+0x3ba>
    9dc4:	9e00      	ldr	r6, [sp, #0]
    9dc6:	429e      	cmp	r6, r3
    9dc8:	d1c1      	bne.n	9d4e <__aeabi_ddiv+0x3ba>
    9dca:	e7c2      	b.n	9d52 <__aeabi_ddiv+0x3be>
    9dcc:	1c03      	adds	r3, r0, #0
    9dce:	3b28      	subs	r3, #40	; 0x28
    9dd0:	1c31      	adds	r1, r6, #0
    9dd2:	4099      	lsls	r1, r3
    9dd4:	468b      	mov	fp, r1
    9dd6:	2100      	movs	r1, #0
    9dd8:	e688      	b.n	9aec <__aeabi_ddiv+0x158>
    9dda:	1c30      	adds	r0, r6, #0
    9ddc:	f001 f98c 	bl	b0f8 <__clzsi2>
    9de0:	3020      	adds	r0, #32
    9de2:	e672      	b.n	9aca <__aeabi_ddiv+0x136>
    9de4:	3b28      	subs	r3, #40	; 0x28
    9de6:	1c21      	adds	r1, r4, #0
    9de8:	4099      	lsls	r1, r3
    9dea:	2200      	movs	r2, #0
    9dec:	4688      	mov	r8, r1
    9dee:	4691      	mov	r9, r2
    9df0:	e651      	b.n	9a96 <__aeabi_ddiv+0x102>
    9df2:	1c20      	adds	r0, r4, #0
    9df4:	f001 f980 	bl	b0f8 <__clzsi2>
    9df8:	3020      	adds	r0, #32
    9dfa:	e63b      	b.n	9a74 <__aeabi_ddiv+0xe0>
    9dfc:	2100      	movs	r1, #0
    9dfe:	45b1      	cmp	r9, r6
    9e00:	d300      	bcc.n	9e04 <__aeabi_ddiv+0x470>
    9e02:	e73d      	b.n	9c80 <__aeabi_ddiv+0x2ec>
    9e04:	9f00      	ldr	r7, [sp, #0]
    9e06:	465a      	mov	r2, fp
    9e08:	44b9      	add	r9, r7
    9e0a:	45b9      	cmp	r9, r7
    9e0c:	41bf      	sbcs	r7, r7
    9e0e:	427f      	negs	r7, r7
    9e10:	193f      	adds	r7, r7, r4
    9e12:	18fb      	adds	r3, r7, r3
    9e14:	3a01      	subs	r2, #1
    9e16:	429c      	cmp	r4, r3
    9e18:	d21e      	bcs.n	9e58 <__aeabi_ddiv+0x4c4>
    9e1a:	4298      	cmp	r0, r3
    9e1c:	d900      	bls.n	9e20 <__aeabi_ddiv+0x48c>
    9e1e:	e07e      	b.n	9f1e <__aeabi_ddiv+0x58a>
    9e20:	d100      	bne.n	9e24 <__aeabi_ddiv+0x490>
    9e22:	e0b5      	b.n	9f90 <__aeabi_ddiv+0x5fc>
    9e24:	1a19      	subs	r1, r3, r0
    9e26:	4693      	mov	fp, r2
    9e28:	e72a      	b.n	9c80 <__aeabi_ddiv+0x2ec>
    9e2a:	4589      	cmp	r9, r1
    9e2c:	d800      	bhi.n	9e30 <__aeabi_ddiv+0x49c>
    9e2e:	e6ad      	b.n	9b8c <__aeabi_ddiv+0x1f8>
    9e30:	4648      	mov	r0, r9
    9e32:	4646      	mov	r6, r8
    9e34:	4642      	mov	r2, r8
    9e36:	0877      	lsrs	r7, r6, #1
    9e38:	07d3      	lsls	r3, r2, #31
    9e3a:	0846      	lsrs	r6, r0, #1
    9e3c:	07c0      	lsls	r0, r0, #31
    9e3e:	431e      	orrs	r6, r3
    9e40:	4681      	mov	r9, r0
    9e42:	e6aa      	b.n	9b9a <__aeabi_ddiv+0x206>
    9e44:	4658      	mov	r0, fp
    9e46:	4220      	tst	r0, r4
    9e48:	d112      	bne.n	9e70 <__aeabi_ddiv+0x4dc>
    9e4a:	4304      	orrs	r4, r0
    9e4c:	0324      	lsls	r4, r4, #12
    9e4e:	1c2a      	adds	r2, r5, #0
    9e50:	0b24      	lsrs	r4, r4, #12
    9e52:	4689      	mov	r9, r1
    9e54:	4d5c      	ldr	r5, [pc, #368]	; (9fc8 <__aeabi_ddiv+0x634>)
    9e56:	e665      	b.n	9b24 <__aeabi_ddiv+0x190>
    9e58:	42a3      	cmp	r3, r4
    9e5a:	d1e3      	bne.n	9e24 <__aeabi_ddiv+0x490>
    9e5c:	9f00      	ldr	r7, [sp, #0]
    9e5e:	454f      	cmp	r7, r9
    9e60:	d9db      	bls.n	9e1a <__aeabi_ddiv+0x486>
    9e62:	1a21      	subs	r1, r4, r0
    9e64:	4693      	mov	fp, r2
    9e66:	e70b      	b.n	9c80 <__aeabi_ddiv+0x2ec>
    9e68:	1c17      	adds	r7, r2, #0
    9e6a:	e6dd      	b.n	9c28 <__aeabi_ddiv+0x294>
    9e6c:	469b      	mov	fp, r3
    9e6e:	e6bc      	b.n	9bea <__aeabi_ddiv+0x256>
    9e70:	433c      	orrs	r4, r7
    9e72:	0324      	lsls	r4, r4, #12
    9e74:	0b24      	lsrs	r4, r4, #12
    9e76:	9a00      	ldr	r2, [sp, #0]
    9e78:	4d53      	ldr	r5, [pc, #332]	; (9fc8 <__aeabi_ddiv+0x634>)
    9e7a:	e653      	b.n	9b24 <__aeabi_ddiv+0x190>
    9e7c:	42b2      	cmp	r2, r6
    9e7e:	d859      	bhi.n	9f34 <__aeabi_ddiv+0x5a0>
    9e80:	d100      	bne.n	9e84 <__aeabi_ddiv+0x4f0>
    9e82:	e08a      	b.n	9f9a <__aeabi_ddiv+0x606>
    9e84:	1c01      	adds	r1, r0, #0
    9e86:	e762      	b.n	9d4e <__aeabi_ddiv+0x3ba>
    9e88:	465f      	mov	r7, fp
    9e8a:	08c9      	lsrs	r1, r1, #3
    9e8c:	077b      	lsls	r3, r7, #29
    9e8e:	9e03      	ldr	r6, [sp, #12]
    9e90:	430b      	orrs	r3, r1
    9e92:	027c      	lsls	r4, r7, #9
    9e94:	056d      	lsls	r5, r5, #21
    9e96:	2201      	movs	r2, #1
    9e98:	4699      	mov	r9, r3
    9e9a:	0b24      	lsrs	r4, r4, #12
    9e9c:	0d6d      	lsrs	r5, r5, #21
    9e9e:	4032      	ands	r2, r6
    9ea0:	e640      	b.n	9b24 <__aeabi_ddiv+0x190>
    9ea2:	4b4a      	ldr	r3, [pc, #296]	; (9fcc <__aeabi_ddiv+0x638>)
    9ea4:	9f04      	ldr	r7, [sp, #16]
    9ea6:	1bdb      	subs	r3, r3, r7
    9ea8:	2b38      	cmp	r3, #56	; 0x38
    9eaa:	dd10      	ble.n	9ece <__aeabi_ddiv+0x53a>
    9eac:	9c03      	ldr	r4, [sp, #12]
    9eae:	2201      	movs	r2, #1
    9eb0:	4022      	ands	r2, r4
    9eb2:	2400      	movs	r4, #0
    9eb4:	2500      	movs	r5, #0
    9eb6:	46a1      	mov	r9, r4
    9eb8:	e634      	b.n	9b24 <__aeabi_ddiv+0x190>
    9eba:	2101      	movs	r1, #1
    9ebc:	4249      	negs	r1, r1
    9ebe:	e748      	b.n	9d52 <__aeabi_ddiv+0x3be>
    9ec0:	9302      	str	r3, [sp, #8]
    9ec2:	e704      	b.n	9cce <__aeabi_ddiv+0x33a>
    9ec4:	1c1f      	adds	r7, r3, #0
    9ec6:	e721      	b.n	9d0c <__aeabi_ddiv+0x378>
    9ec8:	9c01      	ldr	r4, [sp, #4]
    9eca:	9403      	str	r4, [sp, #12]
    9ecc:	e741      	b.n	9d52 <__aeabi_ddiv+0x3be>
    9ece:	2b1f      	cmp	r3, #31
    9ed0:	dc40      	bgt.n	9f54 <__aeabi_ddiv+0x5c0>
    9ed2:	483f      	ldr	r0, [pc, #252]	; (9fd0 <__aeabi_ddiv+0x63c>)
    9ed4:	9f04      	ldr	r7, [sp, #16]
    9ed6:	1c0c      	adds	r4, r1, #0
    9ed8:	183a      	adds	r2, r7, r0
    9eda:	4658      	mov	r0, fp
    9edc:	4091      	lsls	r1, r2
    9ede:	40dc      	lsrs	r4, r3
    9ee0:	4090      	lsls	r0, r2
    9ee2:	4320      	orrs	r0, r4
    9ee4:	1c0a      	adds	r2, r1, #0
    9ee6:	1e51      	subs	r1, r2, #1
    9ee8:	418a      	sbcs	r2, r1
    9eea:	1c01      	adds	r1, r0, #0
    9eec:	4311      	orrs	r1, r2
    9eee:	465a      	mov	r2, fp
    9ef0:	40da      	lsrs	r2, r3
    9ef2:	1c13      	adds	r3, r2, #0
    9ef4:	0748      	lsls	r0, r1, #29
    9ef6:	d009      	beq.n	9f0c <__aeabi_ddiv+0x578>
    9ef8:	220f      	movs	r2, #15
    9efa:	400a      	ands	r2, r1
    9efc:	2a04      	cmp	r2, #4
    9efe:	d005      	beq.n	9f0c <__aeabi_ddiv+0x578>
    9f00:	1d0a      	adds	r2, r1, #4
    9f02:	428a      	cmp	r2, r1
    9f04:	4189      	sbcs	r1, r1
    9f06:	4249      	negs	r1, r1
    9f08:	185b      	adds	r3, r3, r1
    9f0a:	1c11      	adds	r1, r2, #0
    9f0c:	021a      	lsls	r2, r3, #8
    9f0e:	d534      	bpl.n	9f7a <__aeabi_ddiv+0x5e6>
    9f10:	9c03      	ldr	r4, [sp, #12]
    9f12:	2201      	movs	r2, #1
    9f14:	4022      	ands	r2, r4
    9f16:	2400      	movs	r4, #0
    9f18:	2501      	movs	r5, #1
    9f1a:	46a1      	mov	r9, r4
    9f1c:	e602      	b.n	9b24 <__aeabi_ddiv+0x190>
    9f1e:	9f00      	ldr	r7, [sp, #0]
    9f20:	2102      	movs	r1, #2
    9f22:	4249      	negs	r1, r1
    9f24:	44b9      	add	r9, r7
    9f26:	448b      	add	fp, r1
    9f28:	45b9      	cmp	r9, r7
    9f2a:	4189      	sbcs	r1, r1
    9f2c:	4249      	negs	r1, r1
    9f2e:	1909      	adds	r1, r1, r4
    9f30:	18cb      	adds	r3, r1, r3
    9f32:	e6a4      	b.n	9c7e <__aeabi_ddiv+0x2ea>
    9f34:	9d00      	ldr	r5, [sp, #0]
    9f36:	1e88      	subs	r0, r1, #2
    9f38:	0069      	lsls	r1, r5, #1
    9f3a:	42a9      	cmp	r1, r5
    9f3c:	41ad      	sbcs	r5, r5
    9f3e:	426d      	negs	r5, r5
    9f40:	192c      	adds	r4, r5, r4
    9f42:	1936      	adds	r6, r6, r4
    9f44:	9100      	str	r1, [sp, #0]
    9f46:	e73a      	b.n	9dbe <__aeabi_ddiv+0x42a>
    9f48:	2b00      	cmp	r3, #0
    9f4a:	d000      	beq.n	9f4e <__aeabi_ddiv+0x5ba>
    9f4c:	e733      	b.n	9db6 <__aeabi_ddiv+0x422>
    9f4e:	2400      	movs	r4, #0
    9f50:	9400      	str	r4, [sp, #0]
    9f52:	e737      	b.n	9dc4 <__aeabi_ddiv+0x430>
    9f54:	4a1f      	ldr	r2, [pc, #124]	; (9fd4 <__aeabi_ddiv+0x640>)
    9f56:	9c04      	ldr	r4, [sp, #16]
    9f58:	465d      	mov	r5, fp
    9f5a:	1b12      	subs	r2, r2, r4
    9f5c:	40d5      	lsrs	r5, r2
    9f5e:	1c2a      	adds	r2, r5, #0
    9f60:	2b20      	cmp	r3, #32
    9f62:	d01f      	beq.n	9fa4 <__aeabi_ddiv+0x610>
    9f64:	4e1c      	ldr	r6, [pc, #112]	; (9fd8 <__aeabi_ddiv+0x644>)
    9f66:	465f      	mov	r7, fp
    9f68:	19a3      	adds	r3, r4, r6
    9f6a:	409f      	lsls	r7, r3
    9f6c:	1c3b      	adds	r3, r7, #0
    9f6e:	4319      	orrs	r1, r3
    9f70:	1e4b      	subs	r3, r1, #1
    9f72:	4199      	sbcs	r1, r3
    9f74:	4311      	orrs	r1, r2
    9f76:	2300      	movs	r3, #0
    9f78:	e7bc      	b.n	9ef4 <__aeabi_ddiv+0x560>
    9f7a:	075a      	lsls	r2, r3, #29
    9f7c:	08c9      	lsrs	r1, r1, #3
    9f7e:	430a      	orrs	r2, r1
    9f80:	9f03      	ldr	r7, [sp, #12]
    9f82:	4691      	mov	r9, r2
    9f84:	025b      	lsls	r3, r3, #9
    9f86:	2201      	movs	r2, #1
    9f88:	0b1c      	lsrs	r4, r3, #12
    9f8a:	403a      	ands	r2, r7
    9f8c:	2500      	movs	r5, #0
    9f8e:	e5c9      	b.n	9b24 <__aeabi_ddiv+0x190>
    9f90:	454e      	cmp	r6, r9
    9f92:	d8c4      	bhi.n	9f1e <__aeabi_ddiv+0x58a>
    9f94:	4693      	mov	fp, r2
    9f96:	2100      	movs	r1, #0
    9f98:	e672      	b.n	9c80 <__aeabi_ddiv+0x2ec>
    9f9a:	9f00      	ldr	r7, [sp, #0]
    9f9c:	429f      	cmp	r7, r3
    9f9e:	d3c9      	bcc.n	9f34 <__aeabi_ddiv+0x5a0>
    9fa0:	1c01      	adds	r1, r0, #0
    9fa2:	e70f      	b.n	9dc4 <__aeabi_ddiv+0x430>
    9fa4:	2300      	movs	r3, #0
    9fa6:	e7e2      	b.n	9f6e <__aeabi_ddiv+0x5da>
    9fa8:	2480      	movs	r4, #128	; 0x80
    9faa:	0324      	lsls	r4, r4, #12
    9fac:	465f      	mov	r7, fp
    9fae:	433c      	orrs	r4, r7
    9fb0:	0324      	lsls	r4, r4, #12
    9fb2:	0b24      	lsrs	r4, r4, #12
    9fb4:	9a01      	ldr	r2, [sp, #4]
    9fb6:	4689      	mov	r9, r1
    9fb8:	4d03      	ldr	r5, [pc, #12]	; (9fc8 <__aeabi_ddiv+0x634>)
    9fba:	e5b3      	b.n	9b24 <__aeabi_ddiv+0x190>
    9fbc:	000003ff 	.word	0x000003ff
    9fc0:	feffffff 	.word	0xfeffffff
    9fc4:	000007fe 	.word	0x000007fe
    9fc8:	000007ff 	.word	0x000007ff
    9fcc:	fffffc02 	.word	0xfffffc02
    9fd0:	0000041e 	.word	0x0000041e
    9fd4:	fffffbe2 	.word	0xfffffbe2
    9fd8:	0000043e 	.word	0x0000043e

00009fdc <__eqdf2>:
    9fdc:	b5f0      	push	{r4, r5, r6, r7, lr}
    9fde:	465f      	mov	r7, fp
    9fe0:	4656      	mov	r6, sl
    9fe2:	464d      	mov	r5, r9
    9fe4:	4644      	mov	r4, r8
    9fe6:	b4f0      	push	{r4, r5, r6, r7}
    9fe8:	1c0d      	adds	r5, r1, #0
    9fea:	1c04      	adds	r4, r0, #0
    9fec:	4680      	mov	r8, r0
    9fee:	0fe8      	lsrs	r0, r5, #31
    9ff0:	4681      	mov	r9, r0
    9ff2:	0318      	lsls	r0, r3, #12
    9ff4:	030f      	lsls	r7, r1, #12
    9ff6:	0b00      	lsrs	r0, r0, #12
    9ff8:	0b3f      	lsrs	r7, r7, #12
    9ffa:	b083      	sub	sp, #12
    9ffc:	4684      	mov	ip, r0
    9ffe:	481b      	ldr	r0, [pc, #108]	; (a06c <__eqdf2+0x90>)
    a000:	9700      	str	r7, [sp, #0]
    a002:	0049      	lsls	r1, r1, #1
    a004:	005e      	lsls	r6, r3, #1
    a006:	0fdf      	lsrs	r7, r3, #31
    a008:	0d49      	lsrs	r1, r1, #21
    a00a:	4692      	mov	sl, r2
    a00c:	0d76      	lsrs	r6, r6, #21
    a00e:	46bb      	mov	fp, r7
    a010:	4281      	cmp	r1, r0
    a012:	d00c      	beq.n	a02e <__eqdf2+0x52>
    a014:	4815      	ldr	r0, [pc, #84]	; (a06c <__eqdf2+0x90>)
    a016:	4286      	cmp	r6, r0
    a018:	d010      	beq.n	a03c <__eqdf2+0x60>
    a01a:	2001      	movs	r0, #1
    a01c:	42b1      	cmp	r1, r6
    a01e:	d015      	beq.n	a04c <__eqdf2+0x70>
    a020:	b003      	add	sp, #12
    a022:	bc3c      	pop	{r2, r3, r4, r5}
    a024:	4690      	mov	r8, r2
    a026:	4699      	mov	r9, r3
    a028:	46a2      	mov	sl, r4
    a02a:	46ab      	mov	fp, r5
    a02c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a02e:	9f00      	ldr	r7, [sp, #0]
    a030:	2001      	movs	r0, #1
    a032:	4327      	orrs	r7, r4
    a034:	d1f4      	bne.n	a020 <__eqdf2+0x44>
    a036:	480d      	ldr	r0, [pc, #52]	; (a06c <__eqdf2+0x90>)
    a038:	4286      	cmp	r6, r0
    a03a:	d1ee      	bne.n	a01a <__eqdf2+0x3e>
    a03c:	4660      	mov	r0, ip
    a03e:	4302      	orrs	r2, r0
    a040:	2001      	movs	r0, #1
    a042:	2a00      	cmp	r2, #0
    a044:	d1ec      	bne.n	a020 <__eqdf2+0x44>
    a046:	2001      	movs	r0, #1
    a048:	42b1      	cmp	r1, r6
    a04a:	d1e9      	bne.n	a020 <__eqdf2+0x44>
    a04c:	9b00      	ldr	r3, [sp, #0]
    a04e:	4563      	cmp	r3, ip
    a050:	d1e6      	bne.n	a020 <__eqdf2+0x44>
    a052:	45d0      	cmp	r8, sl
    a054:	d1e4      	bne.n	a020 <__eqdf2+0x44>
    a056:	45d9      	cmp	r9, fp
    a058:	d006      	beq.n	a068 <__eqdf2+0x8c>
    a05a:	2900      	cmp	r1, #0
    a05c:	d1e0      	bne.n	a020 <__eqdf2+0x44>
    a05e:	431c      	orrs	r4, r3
    a060:	1c20      	adds	r0, r4, #0
    a062:	1e44      	subs	r4, r0, #1
    a064:	41a0      	sbcs	r0, r4
    a066:	e7db      	b.n	a020 <__eqdf2+0x44>
    a068:	2000      	movs	r0, #0
    a06a:	e7d9      	b.n	a020 <__eqdf2+0x44>
    a06c:	000007ff 	.word	0x000007ff

0000a070 <__gedf2>:
    a070:	b5f0      	push	{r4, r5, r6, r7, lr}
    a072:	465f      	mov	r7, fp
    a074:	4656      	mov	r6, sl
    a076:	464d      	mov	r5, r9
    a078:	4644      	mov	r4, r8
    a07a:	b4f0      	push	{r4, r5, r6, r7}
    a07c:	0fcd      	lsrs	r5, r1, #31
    a07e:	0fde      	lsrs	r6, r3, #31
    a080:	46ac      	mov	ip, r5
    a082:	031d      	lsls	r5, r3, #12
    a084:	0b2d      	lsrs	r5, r5, #12
    a086:	46b1      	mov	r9, r6
    a088:	4e37      	ldr	r6, [pc, #220]	; (a168 <__gedf2+0xf8>)
    a08a:	030f      	lsls	r7, r1, #12
    a08c:	004c      	lsls	r4, r1, #1
    a08e:	46ab      	mov	fp, r5
    a090:	005d      	lsls	r5, r3, #1
    a092:	4680      	mov	r8, r0
    a094:	0b3f      	lsrs	r7, r7, #12
    a096:	0d64      	lsrs	r4, r4, #21
    a098:	4692      	mov	sl, r2
    a09a:	0d6d      	lsrs	r5, r5, #21
    a09c:	42b4      	cmp	r4, r6
    a09e:	d032      	beq.n	a106 <__gedf2+0x96>
    a0a0:	4e31      	ldr	r6, [pc, #196]	; (a168 <__gedf2+0xf8>)
    a0a2:	42b5      	cmp	r5, r6
    a0a4:	d035      	beq.n	a112 <__gedf2+0xa2>
    a0a6:	2c00      	cmp	r4, #0
    a0a8:	d10e      	bne.n	a0c8 <__gedf2+0x58>
    a0aa:	4338      	orrs	r0, r7
    a0ac:	4241      	negs	r1, r0
    a0ae:	4141      	adcs	r1, r0
    a0b0:	1c08      	adds	r0, r1, #0
    a0b2:	2d00      	cmp	r5, #0
    a0b4:	d00b      	beq.n	a0ce <__gedf2+0x5e>
    a0b6:	2900      	cmp	r1, #0
    a0b8:	d119      	bne.n	a0ee <__gedf2+0x7e>
    a0ba:	45cc      	cmp	ip, r9
    a0bc:	d02d      	beq.n	a11a <__gedf2+0xaa>
    a0be:	4665      	mov	r5, ip
    a0c0:	4268      	negs	r0, r5
    a0c2:	2301      	movs	r3, #1
    a0c4:	4318      	orrs	r0, r3
    a0c6:	e018      	b.n	a0fa <__gedf2+0x8a>
    a0c8:	2d00      	cmp	r5, #0
    a0ca:	d1f6      	bne.n	a0ba <__gedf2+0x4a>
    a0cc:	1c28      	adds	r0, r5, #0
    a0ce:	4659      	mov	r1, fp
    a0d0:	430a      	orrs	r2, r1
    a0d2:	4253      	negs	r3, r2
    a0d4:	4153      	adcs	r3, r2
    a0d6:	2800      	cmp	r0, #0
    a0d8:	d106      	bne.n	a0e8 <__gedf2+0x78>
    a0da:	2b00      	cmp	r3, #0
    a0dc:	d0ed      	beq.n	a0ba <__gedf2+0x4a>
    a0de:	4663      	mov	r3, ip
    a0e0:	4258      	negs	r0, r3
    a0e2:	2301      	movs	r3, #1
    a0e4:	4318      	orrs	r0, r3
    a0e6:	e008      	b.n	a0fa <__gedf2+0x8a>
    a0e8:	2000      	movs	r0, #0
    a0ea:	2b00      	cmp	r3, #0
    a0ec:	d105      	bne.n	a0fa <__gedf2+0x8a>
    a0ee:	464a      	mov	r2, r9
    a0f0:	4250      	negs	r0, r2
    a0f2:	4150      	adcs	r0, r2
    a0f4:	4240      	negs	r0, r0
    a0f6:	2301      	movs	r3, #1
    a0f8:	4318      	orrs	r0, r3
    a0fa:	bc3c      	pop	{r2, r3, r4, r5}
    a0fc:	4690      	mov	r8, r2
    a0fe:	4699      	mov	r9, r3
    a100:	46a2      	mov	sl, r4
    a102:	46ab      	mov	fp, r5
    a104:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a106:	1c3e      	adds	r6, r7, #0
    a108:	4306      	orrs	r6, r0
    a10a:	d0c9      	beq.n	a0a0 <__gedf2+0x30>
    a10c:	2002      	movs	r0, #2
    a10e:	4240      	negs	r0, r0
    a110:	e7f3      	b.n	a0fa <__gedf2+0x8a>
    a112:	465e      	mov	r6, fp
    a114:	4316      	orrs	r6, r2
    a116:	d0c6      	beq.n	a0a6 <__gedf2+0x36>
    a118:	e7f8      	b.n	a10c <__gedf2+0x9c>
    a11a:	42ac      	cmp	r4, r5
    a11c:	dc07      	bgt.n	a12e <__gedf2+0xbe>
    a11e:	da0b      	bge.n	a138 <__gedf2+0xc8>
    a120:	4661      	mov	r1, ip
    a122:	4248      	negs	r0, r1
    a124:	4148      	adcs	r0, r1
    a126:	4240      	negs	r0, r0
    a128:	2301      	movs	r3, #1
    a12a:	4318      	orrs	r0, r3
    a12c:	e7e5      	b.n	a0fa <__gedf2+0x8a>
    a12e:	4666      	mov	r6, ip
    a130:	4270      	negs	r0, r6
    a132:	2301      	movs	r3, #1
    a134:	4318      	orrs	r0, r3
    a136:	e7e0      	b.n	a0fa <__gedf2+0x8a>
    a138:	455f      	cmp	r7, fp
    a13a:	d80a      	bhi.n	a152 <__gedf2+0xe2>
    a13c:	d00e      	beq.n	a15c <__gedf2+0xec>
    a13e:	2000      	movs	r0, #0
    a140:	455f      	cmp	r7, fp
    a142:	d2da      	bcs.n	a0fa <__gedf2+0x8a>
    a144:	4665      	mov	r5, ip
    a146:	4268      	negs	r0, r5
    a148:	4168      	adcs	r0, r5
    a14a:	4240      	negs	r0, r0
    a14c:	2301      	movs	r3, #1
    a14e:	4318      	orrs	r0, r3
    a150:	e7d3      	b.n	a0fa <__gedf2+0x8a>
    a152:	4662      	mov	r2, ip
    a154:	4250      	negs	r0, r2
    a156:	2301      	movs	r3, #1
    a158:	4318      	orrs	r0, r3
    a15a:	e7ce      	b.n	a0fa <__gedf2+0x8a>
    a15c:	45d0      	cmp	r8, sl
    a15e:	d8f8      	bhi.n	a152 <__gedf2+0xe2>
    a160:	2000      	movs	r0, #0
    a162:	45d0      	cmp	r8, sl
    a164:	d3ee      	bcc.n	a144 <__gedf2+0xd4>
    a166:	e7c8      	b.n	a0fa <__gedf2+0x8a>
    a168:	000007ff 	.word	0x000007ff

0000a16c <__ledf2>:
    a16c:	b5f0      	push	{r4, r5, r6, r7, lr}
    a16e:	4656      	mov	r6, sl
    a170:	464d      	mov	r5, r9
    a172:	4644      	mov	r4, r8
    a174:	465f      	mov	r7, fp
    a176:	b4f0      	push	{r4, r5, r6, r7}
    a178:	1c0d      	adds	r5, r1, #0
    a17a:	b083      	sub	sp, #12
    a17c:	1c04      	adds	r4, r0, #0
    a17e:	9001      	str	r0, [sp, #4]
    a180:	0fe8      	lsrs	r0, r5, #31
    a182:	4681      	mov	r9, r0
    a184:	0318      	lsls	r0, r3, #12
    a186:	030f      	lsls	r7, r1, #12
    a188:	0b00      	lsrs	r0, r0, #12
    a18a:	0b3f      	lsrs	r7, r7, #12
    a18c:	4684      	mov	ip, r0
    a18e:	4835      	ldr	r0, [pc, #212]	; (a264 <__ledf2+0xf8>)
    a190:	9700      	str	r7, [sp, #0]
    a192:	0049      	lsls	r1, r1, #1
    a194:	005e      	lsls	r6, r3, #1
    a196:	0fdf      	lsrs	r7, r3, #31
    a198:	0d49      	lsrs	r1, r1, #21
    a19a:	4692      	mov	sl, r2
    a19c:	0d76      	lsrs	r6, r6, #21
    a19e:	46b8      	mov	r8, r7
    a1a0:	4281      	cmp	r1, r0
    a1a2:	d034      	beq.n	a20e <__ledf2+0xa2>
    a1a4:	482f      	ldr	r0, [pc, #188]	; (a264 <__ledf2+0xf8>)
    a1a6:	4286      	cmp	r6, r0
    a1a8:	d036      	beq.n	a218 <__ledf2+0xac>
    a1aa:	2900      	cmp	r1, #0
    a1ac:	d018      	beq.n	a1e0 <__ledf2+0x74>
    a1ae:	2e00      	cmp	r6, #0
    a1b0:	d11f      	bne.n	a1f2 <__ledf2+0x86>
    a1b2:	1c34      	adds	r4, r6, #0
    a1b4:	4667      	mov	r7, ip
    a1b6:	433a      	orrs	r2, r7
    a1b8:	4253      	negs	r3, r2
    a1ba:	4153      	adcs	r3, r2
    a1bc:	2c00      	cmp	r4, #0
    a1be:	d01f      	beq.n	a200 <__ledf2+0x94>
    a1c0:	2000      	movs	r0, #0
    a1c2:	2b00      	cmp	r3, #0
    a1c4:	d105      	bne.n	a1d2 <__ledf2+0x66>
    a1c6:	4642      	mov	r2, r8
    a1c8:	4250      	negs	r0, r2
    a1ca:	4150      	adcs	r0, r2
    a1cc:	4240      	negs	r0, r0
    a1ce:	2301      	movs	r3, #1
    a1d0:	4318      	orrs	r0, r3
    a1d2:	b003      	add	sp, #12
    a1d4:	bc3c      	pop	{r2, r3, r4, r5}
    a1d6:	4690      	mov	r8, r2
    a1d8:	4699      	mov	r9, r3
    a1da:	46a2      	mov	sl, r4
    a1dc:	46ab      	mov	fp, r5
    a1de:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a1e0:	9800      	ldr	r0, [sp, #0]
    a1e2:	4304      	orrs	r4, r0
    a1e4:	4260      	negs	r0, r4
    a1e6:	4160      	adcs	r0, r4
    a1e8:	1c04      	adds	r4, r0, #0
    a1ea:	2e00      	cmp	r6, #0
    a1ec:	d0e2      	beq.n	a1b4 <__ledf2+0x48>
    a1ee:	2800      	cmp	r0, #0
    a1f0:	d1e9      	bne.n	a1c6 <__ledf2+0x5a>
    a1f2:	45c1      	cmp	r9, r8
    a1f4:	d015      	beq.n	a222 <__ledf2+0xb6>
    a1f6:	464f      	mov	r7, r9
    a1f8:	4278      	negs	r0, r7
    a1fa:	2301      	movs	r3, #1
    a1fc:	4318      	orrs	r0, r3
    a1fe:	e7e8      	b.n	a1d2 <__ledf2+0x66>
    a200:	2b00      	cmp	r3, #0
    a202:	d0f6      	beq.n	a1f2 <__ledf2+0x86>
    a204:	464b      	mov	r3, r9
    a206:	4258      	negs	r0, r3
    a208:	2301      	movs	r3, #1
    a20a:	4318      	orrs	r0, r3
    a20c:	e7e1      	b.n	a1d2 <__ledf2+0x66>
    a20e:	9f00      	ldr	r7, [sp, #0]
    a210:	2002      	movs	r0, #2
    a212:	4327      	orrs	r7, r4
    a214:	d1dd      	bne.n	a1d2 <__ledf2+0x66>
    a216:	e7c5      	b.n	a1a4 <__ledf2+0x38>
    a218:	4667      	mov	r7, ip
    a21a:	2002      	movs	r0, #2
    a21c:	4317      	orrs	r7, r2
    a21e:	d1d8      	bne.n	a1d2 <__ledf2+0x66>
    a220:	e7c3      	b.n	a1aa <__ledf2+0x3e>
    a222:	42b1      	cmp	r1, r6
    a224:	dd04      	ble.n	a230 <__ledf2+0xc4>
    a226:	464a      	mov	r2, r9
    a228:	4250      	negs	r0, r2
    a22a:	2301      	movs	r3, #1
    a22c:	4318      	orrs	r0, r3
    a22e:	e7d0      	b.n	a1d2 <__ledf2+0x66>
    a230:	42b1      	cmp	r1, r6
    a232:	db07      	blt.n	a244 <__ledf2+0xd8>
    a234:	9800      	ldr	r0, [sp, #0]
    a236:	4560      	cmp	r0, ip
    a238:	d8e4      	bhi.n	a204 <__ledf2+0x98>
    a23a:	d00a      	beq.n	a252 <__ledf2+0xe6>
    a23c:	9f00      	ldr	r7, [sp, #0]
    a23e:	2000      	movs	r0, #0
    a240:	4567      	cmp	r7, ip
    a242:	d2c6      	bcs.n	a1d2 <__ledf2+0x66>
    a244:	464f      	mov	r7, r9
    a246:	4278      	negs	r0, r7
    a248:	4178      	adcs	r0, r7
    a24a:	4240      	negs	r0, r0
    a24c:	2301      	movs	r3, #1
    a24e:	4318      	orrs	r0, r3
    a250:	e7bf      	b.n	a1d2 <__ledf2+0x66>
    a252:	9a01      	ldr	r2, [sp, #4]
    a254:	4552      	cmp	r2, sl
    a256:	d8d5      	bhi.n	a204 <__ledf2+0x98>
    a258:	9a01      	ldr	r2, [sp, #4]
    a25a:	2000      	movs	r0, #0
    a25c:	4552      	cmp	r2, sl
    a25e:	d3f1      	bcc.n	a244 <__ledf2+0xd8>
    a260:	e7b7      	b.n	a1d2 <__ledf2+0x66>
    a262:	46c0      	nop			; (mov r8, r8)
    a264:	000007ff 	.word	0x000007ff

0000a268 <__aeabi_dmul>:
    a268:	b5f0      	push	{r4, r5, r6, r7, lr}
    a26a:	4656      	mov	r6, sl
    a26c:	4644      	mov	r4, r8
    a26e:	465f      	mov	r7, fp
    a270:	464d      	mov	r5, r9
    a272:	b4f0      	push	{r4, r5, r6, r7}
    a274:	1c1f      	adds	r7, r3, #0
    a276:	030b      	lsls	r3, r1, #12
    a278:	0b1b      	lsrs	r3, r3, #12
    a27a:	469a      	mov	sl, r3
    a27c:	004b      	lsls	r3, r1, #1
    a27e:	b087      	sub	sp, #28
    a280:	1c04      	adds	r4, r0, #0
    a282:	4680      	mov	r8, r0
    a284:	0d5b      	lsrs	r3, r3, #21
    a286:	0fc8      	lsrs	r0, r1, #31
    a288:	1c16      	adds	r6, r2, #0
    a28a:	9302      	str	r3, [sp, #8]
    a28c:	4681      	mov	r9, r0
    a28e:	2b00      	cmp	r3, #0
    a290:	d068      	beq.n	a364 <__aeabi_dmul+0xfc>
    a292:	4b69      	ldr	r3, [pc, #420]	; (a438 <__aeabi_dmul+0x1d0>)
    a294:	9902      	ldr	r1, [sp, #8]
    a296:	4299      	cmp	r1, r3
    a298:	d032      	beq.n	a300 <__aeabi_dmul+0x98>
    a29a:	2280      	movs	r2, #128	; 0x80
    a29c:	4653      	mov	r3, sl
    a29e:	0352      	lsls	r2, r2, #13
    a2a0:	431a      	orrs	r2, r3
    a2a2:	00d2      	lsls	r2, r2, #3
    a2a4:	0f63      	lsrs	r3, r4, #29
    a2a6:	431a      	orrs	r2, r3
    a2a8:	4692      	mov	sl, r2
    a2aa:	4a64      	ldr	r2, [pc, #400]	; (a43c <__aeabi_dmul+0x1d4>)
    a2ac:	00e0      	lsls	r0, r4, #3
    a2ae:	1889      	adds	r1, r1, r2
    a2b0:	4680      	mov	r8, r0
    a2b2:	9102      	str	r1, [sp, #8]
    a2b4:	2400      	movs	r4, #0
    a2b6:	2500      	movs	r5, #0
    a2b8:	033b      	lsls	r3, r7, #12
    a2ba:	0b1b      	lsrs	r3, r3, #12
    a2bc:	469b      	mov	fp, r3
    a2be:	0078      	lsls	r0, r7, #1
    a2c0:	0ffb      	lsrs	r3, r7, #31
    a2c2:	1c32      	adds	r2, r6, #0
    a2c4:	0d40      	lsrs	r0, r0, #21
    a2c6:	9303      	str	r3, [sp, #12]
    a2c8:	d100      	bne.n	a2cc <__aeabi_dmul+0x64>
    a2ca:	e075      	b.n	a3b8 <__aeabi_dmul+0x150>
    a2cc:	4b5a      	ldr	r3, [pc, #360]	; (a438 <__aeabi_dmul+0x1d0>)
    a2ce:	4298      	cmp	r0, r3
    a2d0:	d069      	beq.n	a3a6 <__aeabi_dmul+0x13e>
    a2d2:	2280      	movs	r2, #128	; 0x80
    a2d4:	4659      	mov	r1, fp
    a2d6:	0352      	lsls	r2, r2, #13
    a2d8:	430a      	orrs	r2, r1
    a2da:	0f73      	lsrs	r3, r6, #29
    a2dc:	00d2      	lsls	r2, r2, #3
    a2de:	431a      	orrs	r2, r3
    a2e0:	4b56      	ldr	r3, [pc, #344]	; (a43c <__aeabi_dmul+0x1d4>)
    a2e2:	4693      	mov	fp, r2
    a2e4:	18c0      	adds	r0, r0, r3
    a2e6:	00f2      	lsls	r2, r6, #3
    a2e8:	2300      	movs	r3, #0
    a2ea:	9903      	ldr	r1, [sp, #12]
    a2ec:	464e      	mov	r6, r9
    a2ee:	4071      	eors	r1, r6
    a2f0:	431c      	orrs	r4, r3
    a2f2:	2c0f      	cmp	r4, #15
    a2f4:	d900      	bls.n	a2f8 <__aeabi_dmul+0x90>
    a2f6:	e0a9      	b.n	a44c <__aeabi_dmul+0x1e4>
    a2f8:	4e51      	ldr	r6, [pc, #324]	; (a440 <__aeabi_dmul+0x1d8>)
    a2fa:	00a4      	lsls	r4, r4, #2
    a2fc:	5934      	ldr	r4, [r6, r4]
    a2fe:	46a7      	mov	pc, r4
    a300:	4653      	mov	r3, sl
    a302:	431c      	orrs	r4, r3
    a304:	d000      	beq.n	a308 <__aeabi_dmul+0xa0>
    a306:	e087      	b.n	a418 <__aeabi_dmul+0x1b0>
    a308:	2500      	movs	r5, #0
    a30a:	46aa      	mov	sl, r5
    a30c:	46a8      	mov	r8, r5
    a30e:	2408      	movs	r4, #8
    a310:	2502      	movs	r5, #2
    a312:	e7d1      	b.n	a2b8 <__aeabi_dmul+0x50>
    a314:	4649      	mov	r1, r9
    a316:	2d02      	cmp	r5, #2
    a318:	d06c      	beq.n	a3f4 <__aeabi_dmul+0x18c>
    a31a:	2d03      	cmp	r5, #3
    a31c:	d100      	bne.n	a320 <__aeabi_dmul+0xb8>
    a31e:	e217      	b.n	a750 <__aeabi_dmul+0x4e8>
    a320:	2d01      	cmp	r5, #1
    a322:	d000      	beq.n	a326 <__aeabi_dmul+0xbe>
    a324:	e158      	b.n	a5d8 <__aeabi_dmul+0x370>
    a326:	400d      	ands	r5, r1
    a328:	b2ed      	uxtb	r5, r5
    a32a:	2400      	movs	r4, #0
    a32c:	46a9      	mov	r9, r5
    a32e:	2300      	movs	r3, #0
    a330:	46a0      	mov	r8, r4
    a332:	2000      	movs	r0, #0
    a334:	2100      	movs	r1, #0
    a336:	0325      	lsls	r5, r4, #12
    a338:	0d0a      	lsrs	r2, r1, #20
    a33a:	051c      	lsls	r4, r3, #20
    a33c:	0b2d      	lsrs	r5, r5, #12
    a33e:	0512      	lsls	r2, r2, #20
    a340:	4b40      	ldr	r3, [pc, #256]	; (a444 <__aeabi_dmul+0x1dc>)
    a342:	432a      	orrs	r2, r5
    a344:	4013      	ands	r3, r2
    a346:	4323      	orrs	r3, r4
    a348:	005b      	lsls	r3, r3, #1
    a34a:	464c      	mov	r4, r9
    a34c:	085b      	lsrs	r3, r3, #1
    a34e:	07e2      	lsls	r2, r4, #31
    a350:	1c19      	adds	r1, r3, #0
    a352:	4640      	mov	r0, r8
    a354:	4311      	orrs	r1, r2
    a356:	b007      	add	sp, #28
    a358:	bc3c      	pop	{r2, r3, r4, r5}
    a35a:	4690      	mov	r8, r2
    a35c:	4699      	mov	r9, r3
    a35e:	46a2      	mov	sl, r4
    a360:	46ab      	mov	fp, r5
    a362:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a364:	4653      	mov	r3, sl
    a366:	4323      	orrs	r3, r4
    a368:	d050      	beq.n	a40c <__aeabi_dmul+0x1a4>
    a36a:	4653      	mov	r3, sl
    a36c:	2b00      	cmp	r3, #0
    a36e:	d100      	bne.n	a372 <__aeabi_dmul+0x10a>
    a370:	e184      	b.n	a67c <__aeabi_dmul+0x414>
    a372:	4650      	mov	r0, sl
    a374:	f000 fec0 	bl	b0f8 <__clzsi2>
    a378:	1e03      	subs	r3, r0, #0
    a37a:	2b27      	cmp	r3, #39	; 0x27
    a37c:	dd00      	ble.n	a380 <__aeabi_dmul+0x118>
    a37e:	e176      	b.n	a66e <__aeabi_dmul+0x406>
    a380:	2128      	movs	r1, #40	; 0x28
    a382:	1a0d      	subs	r5, r1, r0
    a384:	1c21      	adds	r1, r4, #0
    a386:	3b08      	subs	r3, #8
    a388:	4652      	mov	r2, sl
    a38a:	40e9      	lsrs	r1, r5
    a38c:	409a      	lsls	r2, r3
    a38e:	1c0d      	adds	r5, r1, #0
    a390:	4315      	orrs	r5, r2
    a392:	1c22      	adds	r2, r4, #0
    a394:	409a      	lsls	r2, r3
    a396:	46aa      	mov	sl, r5
    a398:	4690      	mov	r8, r2
    a39a:	4b2b      	ldr	r3, [pc, #172]	; (a448 <__aeabi_dmul+0x1e0>)
    a39c:	2400      	movs	r4, #0
    a39e:	1a1b      	subs	r3, r3, r0
    a3a0:	9302      	str	r3, [sp, #8]
    a3a2:	2500      	movs	r5, #0
    a3a4:	e788      	b.n	a2b8 <__aeabi_dmul+0x50>
    a3a6:	465b      	mov	r3, fp
    a3a8:	431e      	orrs	r6, r3
    a3aa:	2303      	movs	r3, #3
    a3ac:	2e00      	cmp	r6, #0
    a3ae:	d19c      	bne.n	a2ea <__aeabi_dmul+0x82>
    a3b0:	46b3      	mov	fp, r6
    a3b2:	2200      	movs	r2, #0
    a3b4:	2302      	movs	r3, #2
    a3b6:	e798      	b.n	a2ea <__aeabi_dmul+0x82>
    a3b8:	465b      	mov	r3, fp
    a3ba:	4333      	orrs	r3, r6
    a3bc:	d021      	beq.n	a402 <__aeabi_dmul+0x19a>
    a3be:	4658      	mov	r0, fp
    a3c0:	2800      	cmp	r0, #0
    a3c2:	d100      	bne.n	a3c6 <__aeabi_dmul+0x15e>
    a3c4:	e14e      	b.n	a664 <__aeabi_dmul+0x3fc>
    a3c6:	f000 fe97 	bl	b0f8 <__clzsi2>
    a3ca:	2827      	cmp	r0, #39	; 0x27
    a3cc:	dd00      	ble.n	a3d0 <__aeabi_dmul+0x168>
    a3ce:	e142      	b.n	a656 <__aeabi_dmul+0x3ee>
    a3d0:	2128      	movs	r1, #40	; 0x28
    a3d2:	1a0f      	subs	r7, r1, r0
    a3d4:	1c02      	adds	r2, r0, #0
    a3d6:	1c31      	adds	r1, r6, #0
    a3d8:	3a08      	subs	r2, #8
    a3da:	465b      	mov	r3, fp
    a3dc:	40f9      	lsrs	r1, r7
    a3de:	4093      	lsls	r3, r2
    a3e0:	1c0f      	adds	r7, r1, #0
    a3e2:	431f      	orrs	r7, r3
    a3e4:	1c33      	adds	r3, r6, #0
    a3e6:	4093      	lsls	r3, r2
    a3e8:	46bb      	mov	fp, r7
    a3ea:	1c1a      	adds	r2, r3, #0
    a3ec:	4b16      	ldr	r3, [pc, #88]	; (a448 <__aeabi_dmul+0x1e0>)
    a3ee:	1a18      	subs	r0, r3, r0
    a3f0:	2300      	movs	r3, #0
    a3f2:	e77a      	b.n	a2ea <__aeabi_dmul+0x82>
    a3f4:	2301      	movs	r3, #1
    a3f6:	400b      	ands	r3, r1
    a3f8:	2400      	movs	r4, #0
    a3fa:	4699      	mov	r9, r3
    a3fc:	46a0      	mov	r8, r4
    a3fe:	4b0e      	ldr	r3, [pc, #56]	; (a438 <__aeabi_dmul+0x1d0>)
    a400:	e797      	b.n	a332 <__aeabi_dmul+0xca>
    a402:	2700      	movs	r7, #0
    a404:	46bb      	mov	fp, r7
    a406:	2200      	movs	r2, #0
    a408:	2301      	movs	r3, #1
    a40a:	e76e      	b.n	a2ea <__aeabi_dmul+0x82>
    a40c:	2100      	movs	r1, #0
    a40e:	2404      	movs	r4, #4
    a410:	468a      	mov	sl, r1
    a412:	4688      	mov	r8, r1
    a414:	2501      	movs	r5, #1
    a416:	e74f      	b.n	a2b8 <__aeabi_dmul+0x50>
    a418:	240c      	movs	r4, #12
    a41a:	2503      	movs	r5, #3
    a41c:	e74c      	b.n	a2b8 <__aeabi_dmul+0x50>
    a41e:	2500      	movs	r5, #0
    a420:	2480      	movs	r4, #128	; 0x80
    a422:	46a9      	mov	r9, r5
    a424:	0324      	lsls	r4, r4, #12
    a426:	46a8      	mov	r8, r5
    a428:	4b03      	ldr	r3, [pc, #12]	; (a438 <__aeabi_dmul+0x1d0>)
    a42a:	e782      	b.n	a332 <__aeabi_dmul+0xca>
    a42c:	46da      	mov	sl, fp
    a42e:	4690      	mov	r8, r2
    a430:	9903      	ldr	r1, [sp, #12]
    a432:	1c1d      	adds	r5, r3, #0
    a434:	e76f      	b.n	a316 <__aeabi_dmul+0xae>
    a436:	46c0      	nop			; (mov r8, r8)
    a438:	000007ff 	.word	0x000007ff
    a43c:	fffffc01 	.word	0xfffffc01
    a440:	0000bbfc 	.word	0x0000bbfc
    a444:	800fffff 	.word	0x800fffff
    a448:	fffffc0d 	.word	0xfffffc0d
    a44c:	9f02      	ldr	r7, [sp, #8]
    a44e:	0c16      	lsrs	r6, r2, #16
    a450:	1838      	adds	r0, r7, r0
    a452:	9004      	str	r0, [sp, #16]
    a454:	4640      	mov	r0, r8
    a456:	0c07      	lsrs	r7, r0, #16
    a458:	0400      	lsls	r0, r0, #16
    a45a:	0c00      	lsrs	r0, r0, #16
    a45c:	0412      	lsls	r2, r2, #16
    a45e:	0c12      	lsrs	r2, r2, #16
    a460:	1c03      	adds	r3, r0, #0
    a462:	4353      	muls	r3, r2
    a464:	1c04      	adds	r4, r0, #0
    a466:	1c3d      	adds	r5, r7, #0
    a468:	4374      	muls	r4, r6
    a46a:	4355      	muls	r5, r2
    a46c:	4698      	mov	r8, r3
    a46e:	1c3b      	adds	r3, r7, #0
    a470:	4373      	muls	r3, r6
    a472:	1964      	adds	r4, r4, r5
    a474:	46a4      	mov	ip, r4
    a476:	4644      	mov	r4, r8
    a478:	9302      	str	r3, [sp, #8]
    a47a:	0c23      	lsrs	r3, r4, #16
    a47c:	4463      	add	r3, ip
    a47e:	429d      	cmp	r5, r3
    a480:	d904      	bls.n	a48c <__aeabi_dmul+0x224>
    a482:	9d02      	ldr	r5, [sp, #8]
    a484:	2480      	movs	r4, #128	; 0x80
    a486:	0264      	lsls	r4, r4, #9
    a488:	192d      	adds	r5, r5, r4
    a48a:	9502      	str	r5, [sp, #8]
    a48c:	0c1d      	lsrs	r5, r3, #16
    a48e:	9503      	str	r5, [sp, #12]
    a490:	4645      	mov	r5, r8
    a492:	042c      	lsls	r4, r5, #16
    a494:	041b      	lsls	r3, r3, #16
    a496:	0c24      	lsrs	r4, r4, #16
    a498:	191c      	adds	r4, r3, r4
    a49a:	9405      	str	r4, [sp, #20]
    a49c:	465c      	mov	r4, fp
    a49e:	0c23      	lsrs	r3, r4, #16
    a4a0:	1c05      	adds	r5, r0, #0
    a4a2:	4358      	muls	r0, r3
    a4a4:	0424      	lsls	r4, r4, #16
    a4a6:	0c24      	lsrs	r4, r4, #16
    a4a8:	4684      	mov	ip, r0
    a4aa:	1c38      	adds	r0, r7, #0
    a4ac:	4360      	muls	r0, r4
    a4ae:	4365      	muls	r5, r4
    a4b0:	435f      	muls	r7, r3
    a4b2:	4681      	mov	r9, r0
    a4b4:	44cc      	add	ip, r9
    a4b6:	0c28      	lsrs	r0, r5, #16
    a4b8:	4460      	add	r0, ip
    a4ba:	46bb      	mov	fp, r7
    a4bc:	4581      	cmp	r9, r0
    a4be:	d902      	bls.n	a4c6 <__aeabi_dmul+0x25e>
    a4c0:	2780      	movs	r7, #128	; 0x80
    a4c2:	027f      	lsls	r7, r7, #9
    a4c4:	44bb      	add	fp, r7
    a4c6:	042d      	lsls	r5, r5, #16
    a4c8:	0c07      	lsrs	r7, r0, #16
    a4ca:	0c2d      	lsrs	r5, r5, #16
    a4cc:	0400      	lsls	r0, r0, #16
    a4ce:	1940      	adds	r0, r0, r5
    a4d0:	4655      	mov	r5, sl
    a4d2:	46bc      	mov	ip, r7
    a4d4:	042f      	lsls	r7, r5, #16
    a4d6:	44e3      	add	fp, ip
    a4d8:	4684      	mov	ip, r0
    a4da:	0c28      	lsrs	r0, r5, #16
    a4dc:	0c3d      	lsrs	r5, r7, #16
    a4de:	1c2f      	adds	r7, r5, #0
    a4e0:	4357      	muls	r7, r2
    a4e2:	46b8      	mov	r8, r7
    a4e4:	1c2f      	adds	r7, r5, #0
    a4e6:	4377      	muls	r7, r6
    a4e8:	4342      	muls	r2, r0
    a4ea:	46b9      	mov	r9, r7
    a4ec:	4647      	mov	r7, r8
    a4ee:	0c3f      	lsrs	r7, r7, #16
    a4f0:	4491      	add	r9, r2
    a4f2:	46ba      	mov	sl, r7
    a4f4:	44d1      	add	r9, sl
    a4f6:	4346      	muls	r6, r0
    a4f8:	454a      	cmp	r2, r9
    a4fa:	d902      	bls.n	a502 <__aeabi_dmul+0x29a>
    a4fc:	2280      	movs	r2, #128	; 0x80
    a4fe:	0252      	lsls	r2, r2, #9
    a500:	18b6      	adds	r6, r6, r2
    a502:	464f      	mov	r7, r9
    a504:	0c3a      	lsrs	r2, r7, #16
    a506:	18b6      	adds	r6, r6, r2
    a508:	043a      	lsls	r2, r7, #16
    a50a:	4647      	mov	r7, r8
    a50c:	043f      	lsls	r7, r7, #16
    a50e:	0c3f      	lsrs	r7, r7, #16
    a510:	46b8      	mov	r8, r7
    a512:	1c2f      	adds	r7, r5, #0
    a514:	4367      	muls	r7, r4
    a516:	435d      	muls	r5, r3
    a518:	4344      	muls	r4, r0
    a51a:	4358      	muls	r0, r3
    a51c:	1965      	adds	r5, r4, r5
    a51e:	9001      	str	r0, [sp, #4]
    a520:	0c38      	lsrs	r0, r7, #16
    a522:	182d      	adds	r5, r5, r0
    a524:	4442      	add	r2, r8
    a526:	46b8      	mov	r8, r7
    a528:	42ac      	cmp	r4, r5
    a52a:	d904      	bls.n	a536 <__aeabi_dmul+0x2ce>
    a52c:	9801      	ldr	r0, [sp, #4]
    a52e:	2380      	movs	r3, #128	; 0x80
    a530:	025b      	lsls	r3, r3, #9
    a532:	18c0      	adds	r0, r0, r3
    a534:	9001      	str	r0, [sp, #4]
    a536:	9c03      	ldr	r4, [sp, #12]
    a538:	9f02      	ldr	r7, [sp, #8]
    a53a:	1c20      	adds	r0, r4, #0
    a53c:	4460      	add	r0, ip
    a53e:	19c0      	adds	r0, r0, r7
    a540:	4560      	cmp	r0, ip
    a542:	41a4      	sbcs	r4, r4
    a544:	4647      	mov	r7, r8
    a546:	4264      	negs	r4, r4
    a548:	46a4      	mov	ip, r4
    a54a:	042b      	lsls	r3, r5, #16
    a54c:	043c      	lsls	r4, r7, #16
    a54e:	4699      	mov	r9, r3
    a550:	0c24      	lsrs	r4, r4, #16
    a552:	444c      	add	r4, r9
    a554:	46a0      	mov	r8, r4
    a556:	44d8      	add	r8, fp
    a558:	1880      	adds	r0, r0, r2
    a55a:	46c2      	mov	sl, r8
    a55c:	44e2      	add	sl, ip
    a55e:	4290      	cmp	r0, r2
    a560:	4192      	sbcs	r2, r2
    a562:	4657      	mov	r7, sl
    a564:	4252      	negs	r2, r2
    a566:	4691      	mov	r9, r2
    a568:	19f2      	adds	r2, r6, r7
    a56a:	45e2      	cmp	sl, ip
    a56c:	41bf      	sbcs	r7, r7
    a56e:	427f      	negs	r7, r7
    a570:	464b      	mov	r3, r9
    a572:	46bc      	mov	ip, r7
    a574:	45d8      	cmp	r8, fp
    a576:	41bf      	sbcs	r7, r7
    a578:	18d4      	adds	r4, r2, r3
    a57a:	427f      	negs	r7, r7
    a57c:	4663      	mov	r3, ip
    a57e:	431f      	orrs	r7, r3
    a580:	0c2d      	lsrs	r5, r5, #16
    a582:	197f      	adds	r7, r7, r5
    a584:	42b2      	cmp	r2, r6
    a586:	4192      	sbcs	r2, r2
    a588:	454c      	cmp	r4, r9
    a58a:	41ad      	sbcs	r5, r5
    a58c:	4252      	negs	r2, r2
    a58e:	426d      	negs	r5, r5
    a590:	4315      	orrs	r5, r2
    a592:	9e01      	ldr	r6, [sp, #4]
    a594:	197d      	adds	r5, r7, r5
    a596:	19ab      	adds	r3, r5, r6
    a598:	0de2      	lsrs	r2, r4, #23
    a59a:	025b      	lsls	r3, r3, #9
    a59c:	9f05      	ldr	r7, [sp, #20]
    a59e:	4313      	orrs	r3, r2
    a5a0:	0242      	lsls	r2, r0, #9
    a5a2:	433a      	orrs	r2, r7
    a5a4:	469a      	mov	sl, r3
    a5a6:	1e53      	subs	r3, r2, #1
    a5a8:	419a      	sbcs	r2, r3
    a5aa:	0dc3      	lsrs	r3, r0, #23
    a5ac:	1c10      	adds	r0, r2, #0
    a5ae:	4318      	orrs	r0, r3
    a5b0:	0264      	lsls	r4, r4, #9
    a5b2:	4320      	orrs	r0, r4
    a5b4:	4680      	mov	r8, r0
    a5b6:	4650      	mov	r0, sl
    a5b8:	01c0      	lsls	r0, r0, #7
    a5ba:	d50d      	bpl.n	a5d8 <__aeabi_dmul+0x370>
    a5bc:	4645      	mov	r5, r8
    a5be:	2201      	movs	r2, #1
    a5c0:	4656      	mov	r6, sl
    a5c2:	9c04      	ldr	r4, [sp, #16]
    a5c4:	086b      	lsrs	r3, r5, #1
    a5c6:	402a      	ands	r2, r5
    a5c8:	431a      	orrs	r2, r3
    a5ca:	07f3      	lsls	r3, r6, #31
    a5cc:	3401      	adds	r4, #1
    a5ce:	431a      	orrs	r2, r3
    a5d0:	0876      	lsrs	r6, r6, #1
    a5d2:	9404      	str	r4, [sp, #16]
    a5d4:	4690      	mov	r8, r2
    a5d6:	46b2      	mov	sl, r6
    a5d8:	9e04      	ldr	r6, [sp, #16]
    a5da:	4f63      	ldr	r7, [pc, #396]	; (a768 <__aeabi_dmul+0x500>)
    a5dc:	19f3      	adds	r3, r6, r7
    a5de:	2b00      	cmp	r3, #0
    a5e0:	dd61      	ble.n	a6a6 <__aeabi_dmul+0x43e>
    a5e2:	4640      	mov	r0, r8
    a5e4:	0740      	lsls	r0, r0, #29
    a5e6:	d00b      	beq.n	a600 <__aeabi_dmul+0x398>
    a5e8:	220f      	movs	r2, #15
    a5ea:	4644      	mov	r4, r8
    a5ec:	4022      	ands	r2, r4
    a5ee:	2a04      	cmp	r2, #4
    a5f0:	d006      	beq.n	a600 <__aeabi_dmul+0x398>
    a5f2:	4642      	mov	r2, r8
    a5f4:	3204      	adds	r2, #4
    a5f6:	4542      	cmp	r2, r8
    a5f8:	4180      	sbcs	r0, r0
    a5fa:	4240      	negs	r0, r0
    a5fc:	4482      	add	sl, r0
    a5fe:	4690      	mov	r8, r2
    a600:	4655      	mov	r5, sl
    a602:	01ed      	lsls	r5, r5, #7
    a604:	d507      	bpl.n	a616 <__aeabi_dmul+0x3ae>
    a606:	4b59      	ldr	r3, [pc, #356]	; (a76c <__aeabi_dmul+0x504>)
    a608:	4656      	mov	r6, sl
    a60a:	9f04      	ldr	r7, [sp, #16]
    a60c:	2080      	movs	r0, #128	; 0x80
    a60e:	401e      	ands	r6, r3
    a610:	00c0      	lsls	r0, r0, #3
    a612:	46b2      	mov	sl, r6
    a614:	183b      	adds	r3, r7, r0
    a616:	4a56      	ldr	r2, [pc, #344]	; (a770 <__aeabi_dmul+0x508>)
    a618:	4293      	cmp	r3, r2
    a61a:	dd00      	ble.n	a61e <__aeabi_dmul+0x3b6>
    a61c:	e6ea      	b.n	a3f4 <__aeabi_dmul+0x18c>
    a61e:	4644      	mov	r4, r8
    a620:	4655      	mov	r5, sl
    a622:	08e2      	lsrs	r2, r4, #3
    a624:	0768      	lsls	r0, r5, #29
    a626:	4310      	orrs	r0, r2
    a628:	2201      	movs	r2, #1
    a62a:	026c      	lsls	r4, r5, #9
    a62c:	055b      	lsls	r3, r3, #21
    a62e:	400a      	ands	r2, r1
    a630:	4680      	mov	r8, r0
    a632:	0b24      	lsrs	r4, r4, #12
    a634:	0d5b      	lsrs	r3, r3, #21
    a636:	4691      	mov	r9, r2
    a638:	e67b      	b.n	a332 <__aeabi_dmul+0xca>
    a63a:	46da      	mov	sl, fp
    a63c:	4690      	mov	r8, r2
    a63e:	1c1d      	adds	r5, r3, #0
    a640:	e669      	b.n	a316 <__aeabi_dmul+0xae>
    a642:	2480      	movs	r4, #128	; 0x80
    a644:	0324      	lsls	r4, r4, #12
    a646:	4657      	mov	r7, sl
    a648:	4227      	tst	r7, r4
    a64a:	d11c      	bne.n	a686 <__aeabi_dmul+0x41e>
    a64c:	433c      	orrs	r4, r7
    a64e:	0324      	lsls	r4, r4, #12
    a650:	0b24      	lsrs	r4, r4, #12
    a652:	4b48      	ldr	r3, [pc, #288]	; (a774 <__aeabi_dmul+0x50c>)
    a654:	e66d      	b.n	a332 <__aeabi_dmul+0xca>
    a656:	1c03      	adds	r3, r0, #0
    a658:	3b28      	subs	r3, #40	; 0x28
    a65a:	1c31      	adds	r1, r6, #0
    a65c:	4099      	lsls	r1, r3
    a65e:	468b      	mov	fp, r1
    a660:	2200      	movs	r2, #0
    a662:	e6c3      	b.n	a3ec <__aeabi_dmul+0x184>
    a664:	1c30      	adds	r0, r6, #0
    a666:	f000 fd47 	bl	b0f8 <__clzsi2>
    a66a:	3020      	adds	r0, #32
    a66c:	e6ad      	b.n	a3ca <__aeabi_dmul+0x162>
    a66e:	3b28      	subs	r3, #40	; 0x28
    a670:	1c21      	adds	r1, r4, #0
    a672:	4099      	lsls	r1, r3
    a674:	2200      	movs	r2, #0
    a676:	468a      	mov	sl, r1
    a678:	4690      	mov	r8, r2
    a67a:	e68e      	b.n	a39a <__aeabi_dmul+0x132>
    a67c:	1c20      	adds	r0, r4, #0
    a67e:	f000 fd3b 	bl	b0f8 <__clzsi2>
    a682:	3020      	adds	r0, #32
    a684:	e678      	b.n	a378 <__aeabi_dmul+0x110>
    a686:	4658      	mov	r0, fp
    a688:	4220      	tst	r0, r4
    a68a:	d107      	bne.n	a69c <__aeabi_dmul+0x434>
    a68c:	4304      	orrs	r4, r0
    a68e:	9903      	ldr	r1, [sp, #12]
    a690:	0324      	lsls	r4, r4, #12
    a692:	0b24      	lsrs	r4, r4, #12
    a694:	4689      	mov	r9, r1
    a696:	4690      	mov	r8, r2
    a698:	4b36      	ldr	r3, [pc, #216]	; (a774 <__aeabi_dmul+0x50c>)
    a69a:	e64a      	b.n	a332 <__aeabi_dmul+0xca>
    a69c:	433c      	orrs	r4, r7
    a69e:	0324      	lsls	r4, r4, #12
    a6a0:	0b24      	lsrs	r4, r4, #12
    a6a2:	4b34      	ldr	r3, [pc, #208]	; (a774 <__aeabi_dmul+0x50c>)
    a6a4:	e645      	b.n	a332 <__aeabi_dmul+0xca>
    a6a6:	4b34      	ldr	r3, [pc, #208]	; (a778 <__aeabi_dmul+0x510>)
    a6a8:	9e04      	ldr	r6, [sp, #16]
    a6aa:	1b9b      	subs	r3, r3, r6
    a6ac:	2b38      	cmp	r3, #56	; 0x38
    a6ae:	dd06      	ble.n	a6be <__aeabi_dmul+0x456>
    a6b0:	2301      	movs	r3, #1
    a6b2:	400b      	ands	r3, r1
    a6b4:	2400      	movs	r4, #0
    a6b6:	4699      	mov	r9, r3
    a6b8:	46a0      	mov	r8, r4
    a6ba:	2300      	movs	r3, #0
    a6bc:	e639      	b.n	a332 <__aeabi_dmul+0xca>
    a6be:	2b1f      	cmp	r3, #31
    a6c0:	dc25      	bgt.n	a70e <__aeabi_dmul+0x4a6>
    a6c2:	9c04      	ldr	r4, [sp, #16]
    a6c4:	4d2d      	ldr	r5, [pc, #180]	; (a77c <__aeabi_dmul+0x514>)
    a6c6:	4646      	mov	r6, r8
    a6c8:	1960      	adds	r0, r4, r5
    a6ca:	4652      	mov	r2, sl
    a6cc:	4644      	mov	r4, r8
    a6ce:	4086      	lsls	r6, r0
    a6d0:	40dc      	lsrs	r4, r3
    a6d2:	4082      	lsls	r2, r0
    a6d4:	4657      	mov	r7, sl
    a6d6:	1c30      	adds	r0, r6, #0
    a6d8:	4322      	orrs	r2, r4
    a6da:	40df      	lsrs	r7, r3
    a6dc:	1e44      	subs	r4, r0, #1
    a6de:	41a0      	sbcs	r0, r4
    a6e0:	4302      	orrs	r2, r0
    a6e2:	1c3b      	adds	r3, r7, #0
    a6e4:	0754      	lsls	r4, r2, #29
    a6e6:	d009      	beq.n	a6fc <__aeabi_dmul+0x494>
    a6e8:	200f      	movs	r0, #15
    a6ea:	4010      	ands	r0, r2
    a6ec:	2804      	cmp	r0, #4
    a6ee:	d005      	beq.n	a6fc <__aeabi_dmul+0x494>
    a6f0:	1d10      	adds	r0, r2, #4
    a6f2:	4290      	cmp	r0, r2
    a6f4:	4192      	sbcs	r2, r2
    a6f6:	4252      	negs	r2, r2
    a6f8:	189b      	adds	r3, r3, r2
    a6fa:	1c02      	adds	r2, r0, #0
    a6fc:	021d      	lsls	r5, r3, #8
    a6fe:	d51a      	bpl.n	a736 <__aeabi_dmul+0x4ce>
    a700:	2301      	movs	r3, #1
    a702:	400b      	ands	r3, r1
    a704:	2400      	movs	r4, #0
    a706:	4699      	mov	r9, r3
    a708:	46a0      	mov	r8, r4
    a70a:	2301      	movs	r3, #1
    a70c:	e611      	b.n	a332 <__aeabi_dmul+0xca>
    a70e:	481c      	ldr	r0, [pc, #112]	; (a780 <__aeabi_dmul+0x518>)
    a710:	9c04      	ldr	r4, [sp, #16]
    a712:	4655      	mov	r5, sl
    a714:	1b00      	subs	r0, r0, r4
    a716:	40c5      	lsrs	r5, r0
    a718:	1c28      	adds	r0, r5, #0
    a71a:	2b20      	cmp	r3, #32
    a71c:	d016      	beq.n	a74c <__aeabi_dmul+0x4e4>
    a71e:	4e19      	ldr	r6, [pc, #100]	; (a784 <__aeabi_dmul+0x51c>)
    a720:	4657      	mov	r7, sl
    a722:	19a2      	adds	r2, r4, r6
    a724:	4097      	lsls	r7, r2
    a726:	1c3a      	adds	r2, r7, #0
    a728:	4643      	mov	r3, r8
    a72a:	431a      	orrs	r2, r3
    a72c:	1e53      	subs	r3, r2, #1
    a72e:	419a      	sbcs	r2, r3
    a730:	4302      	orrs	r2, r0
    a732:	2300      	movs	r3, #0
    a734:	e7d6      	b.n	a6e4 <__aeabi_dmul+0x47c>
    a736:	0758      	lsls	r0, r3, #29
    a738:	025b      	lsls	r3, r3, #9
    a73a:	08d2      	lsrs	r2, r2, #3
    a73c:	0b1c      	lsrs	r4, r3, #12
    a73e:	2301      	movs	r3, #1
    a740:	400b      	ands	r3, r1
    a742:	4310      	orrs	r0, r2
    a744:	4699      	mov	r9, r3
    a746:	4680      	mov	r8, r0
    a748:	2300      	movs	r3, #0
    a74a:	e5f2      	b.n	a332 <__aeabi_dmul+0xca>
    a74c:	2200      	movs	r2, #0
    a74e:	e7eb      	b.n	a728 <__aeabi_dmul+0x4c0>
    a750:	2480      	movs	r4, #128	; 0x80
    a752:	0324      	lsls	r4, r4, #12
    a754:	4650      	mov	r0, sl
    a756:	2301      	movs	r3, #1
    a758:	4304      	orrs	r4, r0
    a75a:	4019      	ands	r1, r3
    a75c:	0324      	lsls	r4, r4, #12
    a75e:	0b24      	lsrs	r4, r4, #12
    a760:	4689      	mov	r9, r1
    a762:	4b04      	ldr	r3, [pc, #16]	; (a774 <__aeabi_dmul+0x50c>)
    a764:	e5e5      	b.n	a332 <__aeabi_dmul+0xca>
    a766:	46c0      	nop			; (mov r8, r8)
    a768:	000003ff 	.word	0x000003ff
    a76c:	feffffff 	.word	0xfeffffff
    a770:	000007fe 	.word	0x000007fe
    a774:	000007ff 	.word	0x000007ff
    a778:	fffffc02 	.word	0xfffffc02
    a77c:	0000041e 	.word	0x0000041e
    a780:	fffffbe2 	.word	0xfffffbe2
    a784:	0000043e 	.word	0x0000043e

0000a788 <__aeabi_dsub>:
    a788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a78a:	465f      	mov	r7, fp
    a78c:	4656      	mov	r6, sl
    a78e:	4644      	mov	r4, r8
    a790:	464d      	mov	r5, r9
    a792:	b4f0      	push	{r4, r5, r6, r7}
    a794:	030c      	lsls	r4, r1, #12
    a796:	004d      	lsls	r5, r1, #1
    a798:	0fcf      	lsrs	r7, r1, #31
    a79a:	0a61      	lsrs	r1, r4, #9
    a79c:	0f44      	lsrs	r4, r0, #29
    a79e:	4321      	orrs	r1, r4
    a7a0:	00c4      	lsls	r4, r0, #3
    a7a2:	0318      	lsls	r0, r3, #12
    a7a4:	0fde      	lsrs	r6, r3, #31
    a7a6:	4680      	mov	r8, r0
    a7a8:	46b4      	mov	ip, r6
    a7aa:	4646      	mov	r6, r8
    a7ac:	0058      	lsls	r0, r3, #1
    a7ae:	0a76      	lsrs	r6, r6, #9
    a7b0:	0f53      	lsrs	r3, r2, #29
    a7b2:	4333      	orrs	r3, r6
    a7b4:	00d6      	lsls	r6, r2, #3
    a7b6:	4ad1      	ldr	r2, [pc, #836]	; (aafc <__aeabi_dsub+0x374>)
    a7b8:	0d6d      	lsrs	r5, r5, #21
    a7ba:	46ba      	mov	sl, r7
    a7bc:	0d40      	lsrs	r0, r0, #21
    a7be:	46b3      	mov	fp, r6
    a7c0:	4290      	cmp	r0, r2
    a7c2:	d100      	bne.n	a7c6 <__aeabi_dsub+0x3e>
    a7c4:	e0f5      	b.n	a9b2 <__aeabi_dsub+0x22a>
    a7c6:	4662      	mov	r2, ip
    a7c8:	2601      	movs	r6, #1
    a7ca:	4072      	eors	r2, r6
    a7cc:	4694      	mov	ip, r2
    a7ce:	4567      	cmp	r7, ip
    a7d0:	d100      	bne.n	a7d4 <__aeabi_dsub+0x4c>
    a7d2:	e0ab      	b.n	a92c <__aeabi_dsub+0x1a4>
    a7d4:	1a2f      	subs	r7, r5, r0
    a7d6:	2f00      	cmp	r7, #0
    a7d8:	dc00      	bgt.n	a7dc <__aeabi_dsub+0x54>
    a7da:	e111      	b.n	aa00 <__aeabi_dsub+0x278>
    a7dc:	2800      	cmp	r0, #0
    a7de:	d13e      	bne.n	a85e <__aeabi_dsub+0xd6>
    a7e0:	4658      	mov	r0, fp
    a7e2:	4318      	orrs	r0, r3
    a7e4:	d000      	beq.n	a7e8 <__aeabi_dsub+0x60>
    a7e6:	e0f1      	b.n	a9cc <__aeabi_dsub+0x244>
    a7e8:	0760      	lsls	r0, r4, #29
    a7ea:	d100      	bne.n	a7ee <__aeabi_dsub+0x66>
    a7ec:	e097      	b.n	a91e <__aeabi_dsub+0x196>
    a7ee:	230f      	movs	r3, #15
    a7f0:	4023      	ands	r3, r4
    a7f2:	2b04      	cmp	r3, #4
    a7f4:	d100      	bne.n	a7f8 <__aeabi_dsub+0x70>
    a7f6:	e122      	b.n	aa3e <__aeabi_dsub+0x2b6>
    a7f8:	1d22      	adds	r2, r4, #4
    a7fa:	42a2      	cmp	r2, r4
    a7fc:	41a4      	sbcs	r4, r4
    a7fe:	4264      	negs	r4, r4
    a800:	2380      	movs	r3, #128	; 0x80
    a802:	1909      	adds	r1, r1, r4
    a804:	041b      	lsls	r3, r3, #16
    a806:	2701      	movs	r7, #1
    a808:	4650      	mov	r0, sl
    a80a:	400b      	ands	r3, r1
    a80c:	4007      	ands	r7, r0
    a80e:	1c14      	adds	r4, r2, #0
    a810:	2b00      	cmp	r3, #0
    a812:	d100      	bne.n	a816 <__aeabi_dsub+0x8e>
    a814:	e079      	b.n	a90a <__aeabi_dsub+0x182>
    a816:	4bb9      	ldr	r3, [pc, #740]	; (aafc <__aeabi_dsub+0x374>)
    a818:	3501      	adds	r5, #1
    a81a:	429d      	cmp	r5, r3
    a81c:	d100      	bne.n	a820 <__aeabi_dsub+0x98>
    a81e:	e10b      	b.n	aa38 <__aeabi_dsub+0x2b0>
    a820:	4bb7      	ldr	r3, [pc, #732]	; (ab00 <__aeabi_dsub+0x378>)
    a822:	08e4      	lsrs	r4, r4, #3
    a824:	4019      	ands	r1, r3
    a826:	0748      	lsls	r0, r1, #29
    a828:	0249      	lsls	r1, r1, #9
    a82a:	4304      	orrs	r4, r0
    a82c:	0b0b      	lsrs	r3, r1, #12
    a82e:	2000      	movs	r0, #0
    a830:	2100      	movs	r1, #0
    a832:	031b      	lsls	r3, r3, #12
    a834:	0b1a      	lsrs	r2, r3, #12
    a836:	0d0b      	lsrs	r3, r1, #20
    a838:	056d      	lsls	r5, r5, #21
    a83a:	051b      	lsls	r3, r3, #20
    a83c:	4313      	orrs	r3, r2
    a83e:	086a      	lsrs	r2, r5, #1
    a840:	4db0      	ldr	r5, [pc, #704]	; (ab04 <__aeabi_dsub+0x37c>)
    a842:	07ff      	lsls	r7, r7, #31
    a844:	401d      	ands	r5, r3
    a846:	4315      	orrs	r5, r2
    a848:	006d      	lsls	r5, r5, #1
    a84a:	086d      	lsrs	r5, r5, #1
    a84c:	1c29      	adds	r1, r5, #0
    a84e:	4339      	orrs	r1, r7
    a850:	1c20      	adds	r0, r4, #0
    a852:	bc3c      	pop	{r2, r3, r4, r5}
    a854:	4690      	mov	r8, r2
    a856:	4699      	mov	r9, r3
    a858:	46a2      	mov	sl, r4
    a85a:	46ab      	mov	fp, r5
    a85c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a85e:	48a7      	ldr	r0, [pc, #668]	; (aafc <__aeabi_dsub+0x374>)
    a860:	4285      	cmp	r5, r0
    a862:	d0c1      	beq.n	a7e8 <__aeabi_dsub+0x60>
    a864:	2080      	movs	r0, #128	; 0x80
    a866:	0400      	lsls	r0, r0, #16
    a868:	4303      	orrs	r3, r0
    a86a:	2f38      	cmp	r7, #56	; 0x38
    a86c:	dd00      	ble.n	a870 <__aeabi_dsub+0xe8>
    a86e:	e0fd      	b.n	aa6c <__aeabi_dsub+0x2e4>
    a870:	2f1f      	cmp	r7, #31
    a872:	dd00      	ble.n	a876 <__aeabi_dsub+0xee>
    a874:	e131      	b.n	aada <__aeabi_dsub+0x352>
    a876:	2020      	movs	r0, #32
    a878:	1bc0      	subs	r0, r0, r7
    a87a:	1c1a      	adds	r2, r3, #0
    a87c:	465e      	mov	r6, fp
    a87e:	4082      	lsls	r2, r0
    a880:	40fe      	lsrs	r6, r7
    a882:	4332      	orrs	r2, r6
    a884:	4694      	mov	ip, r2
    a886:	465a      	mov	r2, fp
    a888:	4082      	lsls	r2, r0
    a88a:	1c10      	adds	r0, r2, #0
    a88c:	1e42      	subs	r2, r0, #1
    a88e:	4190      	sbcs	r0, r2
    a890:	40fb      	lsrs	r3, r7
    a892:	4662      	mov	r2, ip
    a894:	4302      	orrs	r2, r0
    a896:	1c1f      	adds	r7, r3, #0
    a898:	1aa2      	subs	r2, r4, r2
    a89a:	4294      	cmp	r4, r2
    a89c:	41a4      	sbcs	r4, r4
    a89e:	4264      	negs	r4, r4
    a8a0:	1bc9      	subs	r1, r1, r7
    a8a2:	1b09      	subs	r1, r1, r4
    a8a4:	1c14      	adds	r4, r2, #0
    a8a6:	020a      	lsls	r2, r1, #8
    a8a8:	d59e      	bpl.n	a7e8 <__aeabi_dsub+0x60>
    a8aa:	0249      	lsls	r1, r1, #9
    a8ac:	0a4f      	lsrs	r7, r1, #9
    a8ae:	2f00      	cmp	r7, #0
    a8b0:	d100      	bne.n	a8b4 <__aeabi_dsub+0x12c>
    a8b2:	e0d6      	b.n	aa62 <__aeabi_dsub+0x2da>
    a8b4:	1c38      	adds	r0, r7, #0
    a8b6:	f000 fc1f 	bl	b0f8 <__clzsi2>
    a8ba:	1c02      	adds	r2, r0, #0
    a8bc:	3a08      	subs	r2, #8
    a8be:	2a1f      	cmp	r2, #31
    a8c0:	dd00      	ble.n	a8c4 <__aeabi_dsub+0x13c>
    a8c2:	e0c3      	b.n	aa4c <__aeabi_dsub+0x2c4>
    a8c4:	2128      	movs	r1, #40	; 0x28
    a8c6:	1c23      	adds	r3, r4, #0
    a8c8:	1a09      	subs	r1, r1, r0
    a8ca:	4097      	lsls	r7, r2
    a8cc:	40cb      	lsrs	r3, r1
    a8ce:	431f      	orrs	r7, r3
    a8d0:	4094      	lsls	r4, r2
    a8d2:	4295      	cmp	r5, r2
    a8d4:	dd00      	ble.n	a8d8 <__aeabi_dsub+0x150>
    a8d6:	e0c0      	b.n	aa5a <__aeabi_dsub+0x2d2>
    a8d8:	1b55      	subs	r5, r2, r5
    a8da:	1c69      	adds	r1, r5, #1
    a8dc:	291f      	cmp	r1, #31
    a8de:	dd00      	ble.n	a8e2 <__aeabi_dsub+0x15a>
    a8e0:	e0ea      	b.n	aab8 <__aeabi_dsub+0x330>
    a8e2:	221f      	movs	r2, #31
    a8e4:	1b55      	subs	r5, r2, r5
    a8e6:	1c3b      	adds	r3, r7, #0
    a8e8:	1c22      	adds	r2, r4, #0
    a8ea:	40ab      	lsls	r3, r5
    a8ec:	40ca      	lsrs	r2, r1
    a8ee:	40ac      	lsls	r4, r5
    a8f0:	1e65      	subs	r5, r4, #1
    a8f2:	41ac      	sbcs	r4, r5
    a8f4:	4313      	orrs	r3, r2
    a8f6:	40cf      	lsrs	r7, r1
    a8f8:	431c      	orrs	r4, r3
    a8fa:	1c39      	adds	r1, r7, #0
    a8fc:	2500      	movs	r5, #0
    a8fe:	e773      	b.n	a7e8 <__aeabi_dsub+0x60>
    a900:	2180      	movs	r1, #128	; 0x80
    a902:	4d7e      	ldr	r5, [pc, #504]	; (aafc <__aeabi_dsub+0x374>)
    a904:	2700      	movs	r7, #0
    a906:	03c9      	lsls	r1, r1, #15
    a908:	2400      	movs	r4, #0
    a90a:	4b7c      	ldr	r3, [pc, #496]	; (aafc <__aeabi_dsub+0x374>)
    a90c:	0748      	lsls	r0, r1, #29
    a90e:	08e4      	lsrs	r4, r4, #3
    a910:	4304      	orrs	r4, r0
    a912:	08c9      	lsrs	r1, r1, #3
    a914:	429d      	cmp	r5, r3
    a916:	d050      	beq.n	a9ba <__aeabi_dsub+0x232>
    a918:	0309      	lsls	r1, r1, #12
    a91a:	0b0b      	lsrs	r3, r1, #12
    a91c:	e787      	b.n	a82e <__aeabi_dsub+0xa6>
    a91e:	2380      	movs	r3, #128	; 0x80
    a920:	041b      	lsls	r3, r3, #16
    a922:	2701      	movs	r7, #1
    a924:	4652      	mov	r2, sl
    a926:	400b      	ands	r3, r1
    a928:	4017      	ands	r7, r2
    a92a:	e771      	b.n	a810 <__aeabi_dsub+0x88>
    a92c:	1a2a      	subs	r2, r5, r0
    a92e:	4694      	mov	ip, r2
    a930:	2a00      	cmp	r2, #0
    a932:	dc00      	bgt.n	a936 <__aeabi_dsub+0x1ae>
    a934:	e0a1      	b.n	aa7a <__aeabi_dsub+0x2f2>
    a936:	2800      	cmp	r0, #0
    a938:	d054      	beq.n	a9e4 <__aeabi_dsub+0x25c>
    a93a:	4870      	ldr	r0, [pc, #448]	; (aafc <__aeabi_dsub+0x374>)
    a93c:	4285      	cmp	r5, r0
    a93e:	d100      	bne.n	a942 <__aeabi_dsub+0x1ba>
    a940:	e752      	b.n	a7e8 <__aeabi_dsub+0x60>
    a942:	2080      	movs	r0, #128	; 0x80
    a944:	0400      	lsls	r0, r0, #16
    a946:	4303      	orrs	r3, r0
    a948:	4660      	mov	r0, ip
    a94a:	2838      	cmp	r0, #56	; 0x38
    a94c:	dd00      	ble.n	a950 <__aeabi_dsub+0x1c8>
    a94e:	e10e      	b.n	ab6e <__aeabi_dsub+0x3e6>
    a950:	281f      	cmp	r0, #31
    a952:	dd00      	ble.n	a956 <__aeabi_dsub+0x1ce>
    a954:	e157      	b.n	ac06 <__aeabi_dsub+0x47e>
    a956:	4662      	mov	r2, ip
    a958:	2020      	movs	r0, #32
    a95a:	1a80      	subs	r0, r0, r2
    a95c:	1c1e      	adds	r6, r3, #0
    a95e:	4086      	lsls	r6, r0
    a960:	46b1      	mov	r9, r6
    a962:	465e      	mov	r6, fp
    a964:	40d6      	lsrs	r6, r2
    a966:	464a      	mov	r2, r9
    a968:	4332      	orrs	r2, r6
    a96a:	465e      	mov	r6, fp
    a96c:	4086      	lsls	r6, r0
    a96e:	4690      	mov	r8, r2
    a970:	1c30      	adds	r0, r6, #0
    a972:	1e42      	subs	r2, r0, #1
    a974:	4190      	sbcs	r0, r2
    a976:	4642      	mov	r2, r8
    a978:	4302      	orrs	r2, r0
    a97a:	4660      	mov	r0, ip
    a97c:	40c3      	lsrs	r3, r0
    a97e:	1912      	adds	r2, r2, r4
    a980:	42a2      	cmp	r2, r4
    a982:	41a4      	sbcs	r4, r4
    a984:	4264      	negs	r4, r4
    a986:	1859      	adds	r1, r3, r1
    a988:	1909      	adds	r1, r1, r4
    a98a:	1c14      	adds	r4, r2, #0
    a98c:	0208      	lsls	r0, r1, #8
    a98e:	d400      	bmi.n	a992 <__aeabi_dsub+0x20a>
    a990:	e72a      	b.n	a7e8 <__aeabi_dsub+0x60>
    a992:	4b5a      	ldr	r3, [pc, #360]	; (aafc <__aeabi_dsub+0x374>)
    a994:	3501      	adds	r5, #1
    a996:	429d      	cmp	r5, r3
    a998:	d100      	bne.n	a99c <__aeabi_dsub+0x214>
    a99a:	e131      	b.n	ac00 <__aeabi_dsub+0x478>
    a99c:	4b58      	ldr	r3, [pc, #352]	; (ab00 <__aeabi_dsub+0x378>)
    a99e:	0860      	lsrs	r0, r4, #1
    a9a0:	4019      	ands	r1, r3
    a9a2:	2301      	movs	r3, #1
    a9a4:	4023      	ands	r3, r4
    a9a6:	1c1c      	adds	r4, r3, #0
    a9a8:	4304      	orrs	r4, r0
    a9aa:	07cb      	lsls	r3, r1, #31
    a9ac:	431c      	orrs	r4, r3
    a9ae:	0849      	lsrs	r1, r1, #1
    a9b0:	e71a      	b.n	a7e8 <__aeabi_dsub+0x60>
    a9b2:	431e      	orrs	r6, r3
    a9b4:	d000      	beq.n	a9b8 <__aeabi_dsub+0x230>
    a9b6:	e70a      	b.n	a7ce <__aeabi_dsub+0x46>
    a9b8:	e705      	b.n	a7c6 <__aeabi_dsub+0x3e>
    a9ba:	1c23      	adds	r3, r4, #0
    a9bc:	430b      	orrs	r3, r1
    a9be:	d03b      	beq.n	aa38 <__aeabi_dsub+0x2b0>
    a9c0:	2380      	movs	r3, #128	; 0x80
    a9c2:	031b      	lsls	r3, r3, #12
    a9c4:	430b      	orrs	r3, r1
    a9c6:	031b      	lsls	r3, r3, #12
    a9c8:	0b1b      	lsrs	r3, r3, #12
    a9ca:	e730      	b.n	a82e <__aeabi_dsub+0xa6>
    a9cc:	3f01      	subs	r7, #1
    a9ce:	2f00      	cmp	r7, #0
    a9d0:	d16d      	bne.n	aaae <__aeabi_dsub+0x326>
    a9d2:	465e      	mov	r6, fp
    a9d4:	1ba2      	subs	r2, r4, r6
    a9d6:	4294      	cmp	r4, r2
    a9d8:	41a4      	sbcs	r4, r4
    a9da:	4264      	negs	r4, r4
    a9dc:	1ac9      	subs	r1, r1, r3
    a9de:	1b09      	subs	r1, r1, r4
    a9e0:	1c14      	adds	r4, r2, #0
    a9e2:	e760      	b.n	a8a6 <__aeabi_dsub+0x11e>
    a9e4:	4658      	mov	r0, fp
    a9e6:	4318      	orrs	r0, r3
    a9e8:	d100      	bne.n	a9ec <__aeabi_dsub+0x264>
    a9ea:	e6fd      	b.n	a7e8 <__aeabi_dsub+0x60>
    a9ec:	2601      	movs	r6, #1
    a9ee:	4276      	negs	r6, r6
    a9f0:	44b4      	add	ip, r6
    a9f2:	4660      	mov	r0, ip
    a9f4:	2800      	cmp	r0, #0
    a9f6:	d000      	beq.n	a9fa <__aeabi_dsub+0x272>
    a9f8:	e0d0      	b.n	ab9c <__aeabi_dsub+0x414>
    a9fa:	465e      	mov	r6, fp
    a9fc:	1932      	adds	r2, r6, r4
    a9fe:	e7bf      	b.n	a980 <__aeabi_dsub+0x1f8>
    aa00:	2f00      	cmp	r7, #0
    aa02:	d000      	beq.n	aa06 <__aeabi_dsub+0x27e>
    aa04:	e080      	b.n	ab08 <__aeabi_dsub+0x380>
    aa06:	1c68      	adds	r0, r5, #1
    aa08:	0540      	lsls	r0, r0, #21
    aa0a:	0d40      	lsrs	r0, r0, #21
    aa0c:	2801      	cmp	r0, #1
    aa0e:	dc00      	bgt.n	aa12 <__aeabi_dsub+0x28a>
    aa10:	e0e8      	b.n	abe4 <__aeabi_dsub+0x45c>
    aa12:	465a      	mov	r2, fp
    aa14:	1aa2      	subs	r2, r4, r2
    aa16:	4294      	cmp	r4, r2
    aa18:	41bf      	sbcs	r7, r7
    aa1a:	1ac8      	subs	r0, r1, r3
    aa1c:	427f      	negs	r7, r7
    aa1e:	1bc7      	subs	r7, r0, r7
    aa20:	023e      	lsls	r6, r7, #8
    aa22:	d400      	bmi.n	aa26 <__aeabi_dsub+0x29e>
    aa24:	e098      	b.n	ab58 <__aeabi_dsub+0x3d0>
    aa26:	4658      	mov	r0, fp
    aa28:	1b04      	subs	r4, r0, r4
    aa2a:	45a3      	cmp	fp, r4
    aa2c:	4192      	sbcs	r2, r2
    aa2e:	1a59      	subs	r1, r3, r1
    aa30:	4252      	negs	r2, r2
    aa32:	1a8f      	subs	r7, r1, r2
    aa34:	46e2      	mov	sl, ip
    aa36:	e73a      	b.n	a8ae <__aeabi_dsub+0x126>
    aa38:	2300      	movs	r3, #0
    aa3a:	2400      	movs	r4, #0
    aa3c:	e6f7      	b.n	a82e <__aeabi_dsub+0xa6>
    aa3e:	2380      	movs	r3, #128	; 0x80
    aa40:	041b      	lsls	r3, r3, #16
    aa42:	2701      	movs	r7, #1
    aa44:	4656      	mov	r6, sl
    aa46:	400b      	ands	r3, r1
    aa48:	4037      	ands	r7, r6
    aa4a:	e6e1      	b.n	a810 <__aeabi_dsub+0x88>
    aa4c:	1c27      	adds	r7, r4, #0
    aa4e:	3828      	subs	r0, #40	; 0x28
    aa50:	4087      	lsls	r7, r0
    aa52:	2400      	movs	r4, #0
    aa54:	4295      	cmp	r5, r2
    aa56:	dc00      	bgt.n	aa5a <__aeabi_dsub+0x2d2>
    aa58:	e73e      	b.n	a8d8 <__aeabi_dsub+0x150>
    aa5a:	4929      	ldr	r1, [pc, #164]	; (ab00 <__aeabi_dsub+0x378>)
    aa5c:	1aad      	subs	r5, r5, r2
    aa5e:	4039      	ands	r1, r7
    aa60:	e6c2      	b.n	a7e8 <__aeabi_dsub+0x60>
    aa62:	1c20      	adds	r0, r4, #0
    aa64:	f000 fb48 	bl	b0f8 <__clzsi2>
    aa68:	3020      	adds	r0, #32
    aa6a:	e726      	b.n	a8ba <__aeabi_dsub+0x132>
    aa6c:	465a      	mov	r2, fp
    aa6e:	431a      	orrs	r2, r3
    aa70:	1e53      	subs	r3, r2, #1
    aa72:	419a      	sbcs	r2, r3
    aa74:	b2d2      	uxtb	r2, r2
    aa76:	2700      	movs	r7, #0
    aa78:	e70e      	b.n	a898 <__aeabi_dsub+0x110>
    aa7a:	2a00      	cmp	r2, #0
    aa7c:	d000      	beq.n	aa80 <__aeabi_dsub+0x2f8>
    aa7e:	e0de      	b.n	ac3e <__aeabi_dsub+0x4b6>
    aa80:	1c68      	adds	r0, r5, #1
    aa82:	0546      	lsls	r6, r0, #21
    aa84:	0d76      	lsrs	r6, r6, #21
    aa86:	2e01      	cmp	r6, #1
    aa88:	dc00      	bgt.n	aa8c <__aeabi_dsub+0x304>
    aa8a:	e090      	b.n	abae <__aeabi_dsub+0x426>
    aa8c:	4d1b      	ldr	r5, [pc, #108]	; (aafc <__aeabi_dsub+0x374>)
    aa8e:	42a8      	cmp	r0, r5
    aa90:	d100      	bne.n	aa94 <__aeabi_dsub+0x30c>
    aa92:	e0f5      	b.n	ac80 <__aeabi_dsub+0x4f8>
    aa94:	465e      	mov	r6, fp
    aa96:	1932      	adds	r2, r6, r4
    aa98:	42a2      	cmp	r2, r4
    aa9a:	41a4      	sbcs	r4, r4
    aa9c:	4264      	negs	r4, r4
    aa9e:	1859      	adds	r1, r3, r1
    aaa0:	1909      	adds	r1, r1, r4
    aaa2:	07cc      	lsls	r4, r1, #31
    aaa4:	0852      	lsrs	r2, r2, #1
    aaa6:	4314      	orrs	r4, r2
    aaa8:	0849      	lsrs	r1, r1, #1
    aaaa:	1c05      	adds	r5, r0, #0
    aaac:	e69c      	b.n	a7e8 <__aeabi_dsub+0x60>
    aaae:	4813      	ldr	r0, [pc, #76]	; (aafc <__aeabi_dsub+0x374>)
    aab0:	4285      	cmp	r5, r0
    aab2:	d000      	beq.n	aab6 <__aeabi_dsub+0x32e>
    aab4:	e6d9      	b.n	a86a <__aeabi_dsub+0xe2>
    aab6:	e697      	b.n	a7e8 <__aeabi_dsub+0x60>
    aab8:	1c2b      	adds	r3, r5, #0
    aaba:	3b1f      	subs	r3, #31
    aabc:	1c3e      	adds	r6, r7, #0
    aabe:	40de      	lsrs	r6, r3
    aac0:	1c33      	adds	r3, r6, #0
    aac2:	2920      	cmp	r1, #32
    aac4:	d06f      	beq.n	aba6 <__aeabi_dsub+0x41e>
    aac6:	223f      	movs	r2, #63	; 0x3f
    aac8:	1b55      	subs	r5, r2, r5
    aaca:	40af      	lsls	r7, r5
    aacc:	433c      	orrs	r4, r7
    aace:	1e60      	subs	r0, r4, #1
    aad0:	4184      	sbcs	r4, r0
    aad2:	431c      	orrs	r4, r3
    aad4:	2100      	movs	r1, #0
    aad6:	2500      	movs	r5, #0
    aad8:	e686      	b.n	a7e8 <__aeabi_dsub+0x60>
    aada:	1c38      	adds	r0, r7, #0
    aadc:	3820      	subs	r0, #32
    aade:	1c1e      	adds	r6, r3, #0
    aae0:	40c6      	lsrs	r6, r0
    aae2:	1c30      	adds	r0, r6, #0
    aae4:	2f20      	cmp	r7, #32
    aae6:	d060      	beq.n	abaa <__aeabi_dsub+0x422>
    aae8:	2240      	movs	r2, #64	; 0x40
    aaea:	1bd7      	subs	r7, r2, r7
    aaec:	40bb      	lsls	r3, r7
    aaee:	465a      	mov	r2, fp
    aaf0:	431a      	orrs	r2, r3
    aaf2:	1e53      	subs	r3, r2, #1
    aaf4:	419a      	sbcs	r2, r3
    aaf6:	4302      	orrs	r2, r0
    aaf8:	2700      	movs	r7, #0
    aafa:	e6cd      	b.n	a898 <__aeabi_dsub+0x110>
    aafc:	000007ff 	.word	0x000007ff
    ab00:	ff7fffff 	.word	0xff7fffff
    ab04:	800fffff 	.word	0x800fffff
    ab08:	2d00      	cmp	r5, #0
    ab0a:	d037      	beq.n	ab7c <__aeabi_dsub+0x3f4>
    ab0c:	4db6      	ldr	r5, [pc, #728]	; (ade8 <__aeabi_dsub+0x660>)
    ab0e:	42a8      	cmp	r0, r5
    ab10:	d100      	bne.n	ab14 <__aeabi_dsub+0x38c>
    ab12:	e08f      	b.n	ac34 <__aeabi_dsub+0x4ac>
    ab14:	2580      	movs	r5, #128	; 0x80
    ab16:	042d      	lsls	r5, r5, #16
    ab18:	427f      	negs	r7, r7
    ab1a:	4329      	orrs	r1, r5
    ab1c:	2f38      	cmp	r7, #56	; 0x38
    ab1e:	dd00      	ble.n	ab22 <__aeabi_dsub+0x39a>
    ab20:	e0a8      	b.n	ac74 <__aeabi_dsub+0x4ec>
    ab22:	2f1f      	cmp	r7, #31
    ab24:	dd00      	ble.n	ab28 <__aeabi_dsub+0x3a0>
    ab26:	e124      	b.n	ad72 <__aeabi_dsub+0x5ea>
    ab28:	2520      	movs	r5, #32
    ab2a:	1bed      	subs	r5, r5, r7
    ab2c:	1c0e      	adds	r6, r1, #0
    ab2e:	40ae      	lsls	r6, r5
    ab30:	46b0      	mov	r8, r6
    ab32:	1c26      	adds	r6, r4, #0
    ab34:	40fe      	lsrs	r6, r7
    ab36:	4642      	mov	r2, r8
    ab38:	40ac      	lsls	r4, r5
    ab3a:	4316      	orrs	r6, r2
    ab3c:	1e65      	subs	r5, r4, #1
    ab3e:	41ac      	sbcs	r4, r5
    ab40:	4334      	orrs	r4, r6
    ab42:	40f9      	lsrs	r1, r7
    ab44:	465a      	mov	r2, fp
    ab46:	1b14      	subs	r4, r2, r4
    ab48:	45a3      	cmp	fp, r4
    ab4a:	4192      	sbcs	r2, r2
    ab4c:	1a5b      	subs	r3, r3, r1
    ab4e:	4252      	negs	r2, r2
    ab50:	1a99      	subs	r1, r3, r2
    ab52:	1c05      	adds	r5, r0, #0
    ab54:	46e2      	mov	sl, ip
    ab56:	e6a6      	b.n	a8a6 <__aeabi_dsub+0x11e>
    ab58:	1c13      	adds	r3, r2, #0
    ab5a:	433b      	orrs	r3, r7
    ab5c:	1c14      	adds	r4, r2, #0
    ab5e:	2b00      	cmp	r3, #0
    ab60:	d000      	beq.n	ab64 <__aeabi_dsub+0x3dc>
    ab62:	e6a4      	b.n	a8ae <__aeabi_dsub+0x126>
    ab64:	2700      	movs	r7, #0
    ab66:	2100      	movs	r1, #0
    ab68:	2500      	movs	r5, #0
    ab6a:	2400      	movs	r4, #0
    ab6c:	e6cd      	b.n	a90a <__aeabi_dsub+0x182>
    ab6e:	465a      	mov	r2, fp
    ab70:	431a      	orrs	r2, r3
    ab72:	1e53      	subs	r3, r2, #1
    ab74:	419a      	sbcs	r2, r3
    ab76:	b2d2      	uxtb	r2, r2
    ab78:	2300      	movs	r3, #0
    ab7a:	e700      	b.n	a97e <__aeabi_dsub+0x1f6>
    ab7c:	1c0d      	adds	r5, r1, #0
    ab7e:	4325      	orrs	r5, r4
    ab80:	d058      	beq.n	ac34 <__aeabi_dsub+0x4ac>
    ab82:	43ff      	mvns	r7, r7
    ab84:	2f00      	cmp	r7, #0
    ab86:	d151      	bne.n	ac2c <__aeabi_dsub+0x4a4>
    ab88:	465a      	mov	r2, fp
    ab8a:	1b14      	subs	r4, r2, r4
    ab8c:	45a3      	cmp	fp, r4
    ab8e:	4192      	sbcs	r2, r2
    ab90:	1a59      	subs	r1, r3, r1
    ab92:	4252      	negs	r2, r2
    ab94:	1a89      	subs	r1, r1, r2
    ab96:	1c05      	adds	r5, r0, #0
    ab98:	46e2      	mov	sl, ip
    ab9a:	e684      	b.n	a8a6 <__aeabi_dsub+0x11e>
    ab9c:	4892      	ldr	r0, [pc, #584]	; (ade8 <__aeabi_dsub+0x660>)
    ab9e:	4285      	cmp	r5, r0
    aba0:	d000      	beq.n	aba4 <__aeabi_dsub+0x41c>
    aba2:	e6d1      	b.n	a948 <__aeabi_dsub+0x1c0>
    aba4:	e620      	b.n	a7e8 <__aeabi_dsub+0x60>
    aba6:	2700      	movs	r7, #0
    aba8:	e790      	b.n	aacc <__aeabi_dsub+0x344>
    abaa:	2300      	movs	r3, #0
    abac:	e79f      	b.n	aaee <__aeabi_dsub+0x366>
    abae:	1c08      	adds	r0, r1, #0
    abb0:	4320      	orrs	r0, r4
    abb2:	2d00      	cmp	r5, #0
    abb4:	d000      	beq.n	abb8 <__aeabi_dsub+0x430>
    abb6:	e0c2      	b.n	ad3e <__aeabi_dsub+0x5b6>
    abb8:	2800      	cmp	r0, #0
    abba:	d100      	bne.n	abbe <__aeabi_dsub+0x436>
    abbc:	e0ef      	b.n	ad9e <__aeabi_dsub+0x616>
    abbe:	4658      	mov	r0, fp
    abc0:	4318      	orrs	r0, r3
    abc2:	d100      	bne.n	abc6 <__aeabi_dsub+0x43e>
    abc4:	e610      	b.n	a7e8 <__aeabi_dsub+0x60>
    abc6:	4658      	mov	r0, fp
    abc8:	1902      	adds	r2, r0, r4
    abca:	42a2      	cmp	r2, r4
    abcc:	41a4      	sbcs	r4, r4
    abce:	4264      	negs	r4, r4
    abd0:	1859      	adds	r1, r3, r1
    abd2:	1909      	adds	r1, r1, r4
    abd4:	1c14      	adds	r4, r2, #0
    abd6:	020a      	lsls	r2, r1, #8
    abd8:	d400      	bmi.n	abdc <__aeabi_dsub+0x454>
    abda:	e605      	b.n	a7e8 <__aeabi_dsub+0x60>
    abdc:	4b83      	ldr	r3, [pc, #524]	; (adec <__aeabi_dsub+0x664>)
    abde:	2501      	movs	r5, #1
    abe0:	4019      	ands	r1, r3
    abe2:	e601      	b.n	a7e8 <__aeabi_dsub+0x60>
    abe4:	1c08      	adds	r0, r1, #0
    abe6:	4320      	orrs	r0, r4
    abe8:	2d00      	cmp	r5, #0
    abea:	d138      	bne.n	ac5e <__aeabi_dsub+0x4d6>
    abec:	2800      	cmp	r0, #0
    abee:	d16f      	bne.n	acd0 <__aeabi_dsub+0x548>
    abf0:	4659      	mov	r1, fp
    abf2:	4319      	orrs	r1, r3
    abf4:	d003      	beq.n	abfe <__aeabi_dsub+0x476>
    abf6:	1c19      	adds	r1, r3, #0
    abf8:	465c      	mov	r4, fp
    abfa:	46e2      	mov	sl, ip
    abfc:	e5f4      	b.n	a7e8 <__aeabi_dsub+0x60>
    abfe:	2700      	movs	r7, #0
    ac00:	2100      	movs	r1, #0
    ac02:	2400      	movs	r4, #0
    ac04:	e681      	b.n	a90a <__aeabi_dsub+0x182>
    ac06:	4660      	mov	r0, ip
    ac08:	3820      	subs	r0, #32
    ac0a:	1c1a      	adds	r2, r3, #0
    ac0c:	40c2      	lsrs	r2, r0
    ac0e:	4666      	mov	r6, ip
    ac10:	1c10      	adds	r0, r2, #0
    ac12:	2e20      	cmp	r6, #32
    ac14:	d100      	bne.n	ac18 <__aeabi_dsub+0x490>
    ac16:	e0aa      	b.n	ad6e <__aeabi_dsub+0x5e6>
    ac18:	2240      	movs	r2, #64	; 0x40
    ac1a:	1b92      	subs	r2, r2, r6
    ac1c:	4093      	lsls	r3, r2
    ac1e:	465a      	mov	r2, fp
    ac20:	431a      	orrs	r2, r3
    ac22:	1e53      	subs	r3, r2, #1
    ac24:	419a      	sbcs	r2, r3
    ac26:	4302      	orrs	r2, r0
    ac28:	2300      	movs	r3, #0
    ac2a:	e6a8      	b.n	a97e <__aeabi_dsub+0x1f6>
    ac2c:	4d6e      	ldr	r5, [pc, #440]	; (ade8 <__aeabi_dsub+0x660>)
    ac2e:	42a8      	cmp	r0, r5
    ac30:	d000      	beq.n	ac34 <__aeabi_dsub+0x4ac>
    ac32:	e773      	b.n	ab1c <__aeabi_dsub+0x394>
    ac34:	1c19      	adds	r1, r3, #0
    ac36:	465c      	mov	r4, fp
    ac38:	1c05      	adds	r5, r0, #0
    ac3a:	46e2      	mov	sl, ip
    ac3c:	e5d4      	b.n	a7e8 <__aeabi_dsub+0x60>
    ac3e:	2d00      	cmp	r5, #0
    ac40:	d122      	bne.n	ac88 <__aeabi_dsub+0x500>
    ac42:	1c0d      	adds	r5, r1, #0
    ac44:	4325      	orrs	r5, r4
    ac46:	d076      	beq.n	ad36 <__aeabi_dsub+0x5ae>
    ac48:	43d5      	mvns	r5, r2
    ac4a:	2d00      	cmp	r5, #0
    ac4c:	d170      	bne.n	ad30 <__aeabi_dsub+0x5a8>
    ac4e:	445c      	add	r4, fp
    ac50:	455c      	cmp	r4, fp
    ac52:	4192      	sbcs	r2, r2
    ac54:	1859      	adds	r1, r3, r1
    ac56:	4252      	negs	r2, r2
    ac58:	1889      	adds	r1, r1, r2
    ac5a:	1c05      	adds	r5, r0, #0
    ac5c:	e696      	b.n	a98c <__aeabi_dsub+0x204>
    ac5e:	2800      	cmp	r0, #0
    ac60:	d14c      	bne.n	acfc <__aeabi_dsub+0x574>
    ac62:	4659      	mov	r1, fp
    ac64:	4319      	orrs	r1, r3
    ac66:	d100      	bne.n	ac6a <__aeabi_dsub+0x4e2>
    ac68:	e64a      	b.n	a900 <__aeabi_dsub+0x178>
    ac6a:	1c19      	adds	r1, r3, #0
    ac6c:	465c      	mov	r4, fp
    ac6e:	46e2      	mov	sl, ip
    ac70:	4d5d      	ldr	r5, [pc, #372]	; (ade8 <__aeabi_dsub+0x660>)
    ac72:	e5b9      	b.n	a7e8 <__aeabi_dsub+0x60>
    ac74:	430c      	orrs	r4, r1
    ac76:	1e61      	subs	r1, r4, #1
    ac78:	418c      	sbcs	r4, r1
    ac7a:	b2e4      	uxtb	r4, r4
    ac7c:	2100      	movs	r1, #0
    ac7e:	e761      	b.n	ab44 <__aeabi_dsub+0x3bc>
    ac80:	1c05      	adds	r5, r0, #0
    ac82:	2100      	movs	r1, #0
    ac84:	2400      	movs	r4, #0
    ac86:	e640      	b.n	a90a <__aeabi_dsub+0x182>
    ac88:	4d57      	ldr	r5, [pc, #348]	; (ade8 <__aeabi_dsub+0x660>)
    ac8a:	42a8      	cmp	r0, r5
    ac8c:	d053      	beq.n	ad36 <__aeabi_dsub+0x5ae>
    ac8e:	4255      	negs	r5, r2
    ac90:	2280      	movs	r2, #128	; 0x80
    ac92:	0416      	lsls	r6, r2, #16
    ac94:	4331      	orrs	r1, r6
    ac96:	2d38      	cmp	r5, #56	; 0x38
    ac98:	dc7b      	bgt.n	ad92 <__aeabi_dsub+0x60a>
    ac9a:	2d1f      	cmp	r5, #31
    ac9c:	dd00      	ble.n	aca0 <__aeabi_dsub+0x518>
    ac9e:	e08c      	b.n	adba <__aeabi_dsub+0x632>
    aca0:	2220      	movs	r2, #32
    aca2:	1b56      	subs	r6, r2, r5
    aca4:	1c0a      	adds	r2, r1, #0
    aca6:	46b4      	mov	ip, r6
    aca8:	40b2      	lsls	r2, r6
    acaa:	1c26      	adds	r6, r4, #0
    acac:	40ee      	lsrs	r6, r5
    acae:	4332      	orrs	r2, r6
    acb0:	4690      	mov	r8, r2
    acb2:	4662      	mov	r2, ip
    acb4:	4094      	lsls	r4, r2
    acb6:	1e66      	subs	r6, r4, #1
    acb8:	41b4      	sbcs	r4, r6
    acba:	4642      	mov	r2, r8
    acbc:	4314      	orrs	r4, r2
    acbe:	40e9      	lsrs	r1, r5
    acc0:	445c      	add	r4, fp
    acc2:	455c      	cmp	r4, fp
    acc4:	4192      	sbcs	r2, r2
    acc6:	18cb      	adds	r3, r1, r3
    acc8:	4252      	negs	r2, r2
    acca:	1899      	adds	r1, r3, r2
    accc:	1c05      	adds	r5, r0, #0
    acce:	e65d      	b.n	a98c <__aeabi_dsub+0x204>
    acd0:	4658      	mov	r0, fp
    acd2:	4318      	orrs	r0, r3
    acd4:	d100      	bne.n	acd8 <__aeabi_dsub+0x550>
    acd6:	e587      	b.n	a7e8 <__aeabi_dsub+0x60>
    acd8:	465e      	mov	r6, fp
    acda:	1ba7      	subs	r7, r4, r6
    acdc:	42bc      	cmp	r4, r7
    acde:	4192      	sbcs	r2, r2
    ace0:	1ac8      	subs	r0, r1, r3
    ace2:	4252      	negs	r2, r2
    ace4:	1a80      	subs	r0, r0, r2
    ace6:	0206      	lsls	r6, r0, #8
    ace8:	d560      	bpl.n	adac <__aeabi_dsub+0x624>
    acea:	4658      	mov	r0, fp
    acec:	1b04      	subs	r4, r0, r4
    acee:	45a3      	cmp	fp, r4
    acf0:	4192      	sbcs	r2, r2
    acf2:	1a59      	subs	r1, r3, r1
    acf4:	4252      	negs	r2, r2
    acf6:	1a89      	subs	r1, r1, r2
    acf8:	46e2      	mov	sl, ip
    acfa:	e575      	b.n	a7e8 <__aeabi_dsub+0x60>
    acfc:	4658      	mov	r0, fp
    acfe:	4318      	orrs	r0, r3
    ad00:	d033      	beq.n	ad6a <__aeabi_dsub+0x5e2>
    ad02:	0748      	lsls	r0, r1, #29
    ad04:	08e4      	lsrs	r4, r4, #3
    ad06:	4304      	orrs	r4, r0
    ad08:	2080      	movs	r0, #128	; 0x80
    ad0a:	08c9      	lsrs	r1, r1, #3
    ad0c:	0300      	lsls	r0, r0, #12
    ad0e:	4201      	tst	r1, r0
    ad10:	d008      	beq.n	ad24 <__aeabi_dsub+0x59c>
    ad12:	08dd      	lsrs	r5, r3, #3
    ad14:	4205      	tst	r5, r0
    ad16:	d105      	bne.n	ad24 <__aeabi_dsub+0x59c>
    ad18:	4659      	mov	r1, fp
    ad1a:	08ca      	lsrs	r2, r1, #3
    ad1c:	075c      	lsls	r4, r3, #29
    ad1e:	4314      	orrs	r4, r2
    ad20:	1c29      	adds	r1, r5, #0
    ad22:	46e2      	mov	sl, ip
    ad24:	0f63      	lsrs	r3, r4, #29
    ad26:	00c9      	lsls	r1, r1, #3
    ad28:	4319      	orrs	r1, r3
    ad2a:	00e4      	lsls	r4, r4, #3
    ad2c:	4d2e      	ldr	r5, [pc, #184]	; (ade8 <__aeabi_dsub+0x660>)
    ad2e:	e55b      	b.n	a7e8 <__aeabi_dsub+0x60>
    ad30:	4a2d      	ldr	r2, [pc, #180]	; (ade8 <__aeabi_dsub+0x660>)
    ad32:	4290      	cmp	r0, r2
    ad34:	d1af      	bne.n	ac96 <__aeabi_dsub+0x50e>
    ad36:	1c19      	adds	r1, r3, #0
    ad38:	465c      	mov	r4, fp
    ad3a:	1c05      	adds	r5, r0, #0
    ad3c:	e554      	b.n	a7e8 <__aeabi_dsub+0x60>
    ad3e:	2800      	cmp	r0, #0
    ad40:	d030      	beq.n	ada4 <__aeabi_dsub+0x61c>
    ad42:	4658      	mov	r0, fp
    ad44:	4318      	orrs	r0, r3
    ad46:	d010      	beq.n	ad6a <__aeabi_dsub+0x5e2>
    ad48:	2580      	movs	r5, #128	; 0x80
    ad4a:	0748      	lsls	r0, r1, #29
    ad4c:	08e4      	lsrs	r4, r4, #3
    ad4e:	08c9      	lsrs	r1, r1, #3
    ad50:	032d      	lsls	r5, r5, #12
    ad52:	4304      	orrs	r4, r0
    ad54:	4229      	tst	r1, r5
    ad56:	d0e5      	beq.n	ad24 <__aeabi_dsub+0x59c>
    ad58:	08d8      	lsrs	r0, r3, #3
    ad5a:	4228      	tst	r0, r5
    ad5c:	d1e2      	bne.n	ad24 <__aeabi_dsub+0x59c>
    ad5e:	465d      	mov	r5, fp
    ad60:	08ea      	lsrs	r2, r5, #3
    ad62:	075c      	lsls	r4, r3, #29
    ad64:	4314      	orrs	r4, r2
    ad66:	1c01      	adds	r1, r0, #0
    ad68:	e7dc      	b.n	ad24 <__aeabi_dsub+0x59c>
    ad6a:	4d1f      	ldr	r5, [pc, #124]	; (ade8 <__aeabi_dsub+0x660>)
    ad6c:	e53c      	b.n	a7e8 <__aeabi_dsub+0x60>
    ad6e:	2300      	movs	r3, #0
    ad70:	e755      	b.n	ac1e <__aeabi_dsub+0x496>
    ad72:	1c3d      	adds	r5, r7, #0
    ad74:	3d20      	subs	r5, #32
    ad76:	1c0e      	adds	r6, r1, #0
    ad78:	40ee      	lsrs	r6, r5
    ad7a:	1c35      	adds	r5, r6, #0
    ad7c:	2f20      	cmp	r7, #32
    ad7e:	d02e      	beq.n	adde <__aeabi_dsub+0x656>
    ad80:	2640      	movs	r6, #64	; 0x40
    ad82:	1bf7      	subs	r7, r6, r7
    ad84:	40b9      	lsls	r1, r7
    ad86:	430c      	orrs	r4, r1
    ad88:	1e61      	subs	r1, r4, #1
    ad8a:	418c      	sbcs	r4, r1
    ad8c:	432c      	orrs	r4, r5
    ad8e:	2100      	movs	r1, #0
    ad90:	e6d8      	b.n	ab44 <__aeabi_dsub+0x3bc>
    ad92:	430c      	orrs	r4, r1
    ad94:	1e61      	subs	r1, r4, #1
    ad96:	418c      	sbcs	r4, r1
    ad98:	b2e4      	uxtb	r4, r4
    ad9a:	2100      	movs	r1, #0
    ad9c:	e790      	b.n	acc0 <__aeabi_dsub+0x538>
    ad9e:	1c19      	adds	r1, r3, #0
    ada0:	465c      	mov	r4, fp
    ada2:	e521      	b.n	a7e8 <__aeabi_dsub+0x60>
    ada4:	1c19      	adds	r1, r3, #0
    ada6:	465c      	mov	r4, fp
    ada8:	4d0f      	ldr	r5, [pc, #60]	; (ade8 <__aeabi_dsub+0x660>)
    adaa:	e51d      	b.n	a7e8 <__aeabi_dsub+0x60>
    adac:	1c03      	adds	r3, r0, #0
    adae:	433b      	orrs	r3, r7
    adb0:	d100      	bne.n	adb4 <__aeabi_dsub+0x62c>
    adb2:	e724      	b.n	abfe <__aeabi_dsub+0x476>
    adb4:	1c01      	adds	r1, r0, #0
    adb6:	1c3c      	adds	r4, r7, #0
    adb8:	e516      	b.n	a7e8 <__aeabi_dsub+0x60>
    adba:	2620      	movs	r6, #32
    adbc:	4276      	negs	r6, r6
    adbe:	1976      	adds	r6, r6, r5
    adc0:	1c0a      	adds	r2, r1, #0
    adc2:	40f2      	lsrs	r2, r6
    adc4:	4690      	mov	r8, r2
    adc6:	2d20      	cmp	r5, #32
    adc8:	d00b      	beq.n	ade2 <__aeabi_dsub+0x65a>
    adca:	2640      	movs	r6, #64	; 0x40
    adcc:	1b75      	subs	r5, r6, r5
    adce:	40a9      	lsls	r1, r5
    add0:	430c      	orrs	r4, r1
    add2:	1e61      	subs	r1, r4, #1
    add4:	418c      	sbcs	r4, r1
    add6:	4645      	mov	r5, r8
    add8:	432c      	orrs	r4, r5
    adda:	2100      	movs	r1, #0
    addc:	e770      	b.n	acc0 <__aeabi_dsub+0x538>
    adde:	2100      	movs	r1, #0
    ade0:	e7d1      	b.n	ad86 <__aeabi_dsub+0x5fe>
    ade2:	2100      	movs	r1, #0
    ade4:	e7f4      	b.n	add0 <__aeabi_dsub+0x648>
    ade6:	46c0      	nop			; (mov r8, r8)
    ade8:	000007ff 	.word	0x000007ff
    adec:	ff7fffff 	.word	0xff7fffff

0000adf0 <__aeabi_d2iz>:
    adf0:	b570      	push	{r4, r5, r6, lr}
    adf2:	1c0b      	adds	r3, r1, #0
    adf4:	4c12      	ldr	r4, [pc, #72]	; (ae40 <__aeabi_d2iz+0x50>)
    adf6:	0309      	lsls	r1, r1, #12
    adf8:	0b0e      	lsrs	r6, r1, #12
    adfa:	0059      	lsls	r1, r3, #1
    adfc:	1c02      	adds	r2, r0, #0
    adfe:	0d49      	lsrs	r1, r1, #21
    ae00:	0fdd      	lsrs	r5, r3, #31
    ae02:	2000      	movs	r0, #0
    ae04:	42a1      	cmp	r1, r4
    ae06:	dd11      	ble.n	ae2c <__aeabi_d2iz+0x3c>
    ae08:	480e      	ldr	r0, [pc, #56]	; (ae44 <__aeabi_d2iz+0x54>)
    ae0a:	4281      	cmp	r1, r0
    ae0c:	dc0f      	bgt.n	ae2e <__aeabi_d2iz+0x3e>
    ae0e:	2080      	movs	r0, #128	; 0x80
    ae10:	0340      	lsls	r0, r0, #13
    ae12:	4306      	orrs	r6, r0
    ae14:	480c      	ldr	r0, [pc, #48]	; (ae48 <__aeabi_d2iz+0x58>)
    ae16:	1a40      	subs	r0, r0, r1
    ae18:	281f      	cmp	r0, #31
    ae1a:	dd0b      	ble.n	ae34 <__aeabi_d2iz+0x44>
    ae1c:	4a0b      	ldr	r2, [pc, #44]	; (ae4c <__aeabi_d2iz+0x5c>)
    ae1e:	1a52      	subs	r2, r2, r1
    ae20:	40d6      	lsrs	r6, r2
    ae22:	1c32      	adds	r2, r6, #0
    ae24:	4250      	negs	r0, r2
    ae26:	2d00      	cmp	r5, #0
    ae28:	d100      	bne.n	ae2c <__aeabi_d2iz+0x3c>
    ae2a:	1c10      	adds	r0, r2, #0
    ae2c:	bd70      	pop	{r4, r5, r6, pc}
    ae2e:	4b08      	ldr	r3, [pc, #32]	; (ae50 <__aeabi_d2iz+0x60>)
    ae30:	18e8      	adds	r0, r5, r3
    ae32:	e7fb      	b.n	ae2c <__aeabi_d2iz+0x3c>
    ae34:	4b07      	ldr	r3, [pc, #28]	; (ae54 <__aeabi_d2iz+0x64>)
    ae36:	40c2      	lsrs	r2, r0
    ae38:	18c9      	adds	r1, r1, r3
    ae3a:	408e      	lsls	r6, r1
    ae3c:	4332      	orrs	r2, r6
    ae3e:	e7f1      	b.n	ae24 <__aeabi_d2iz+0x34>
    ae40:	000003fe 	.word	0x000003fe
    ae44:	0000041d 	.word	0x0000041d
    ae48:	00000433 	.word	0x00000433
    ae4c:	00000413 	.word	0x00000413
    ae50:	7fffffff 	.word	0x7fffffff
    ae54:	fffffbed 	.word	0xfffffbed

0000ae58 <__aeabi_i2d>:
    ae58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ae5a:	1e04      	subs	r4, r0, #0
    ae5c:	d031      	beq.n	aec2 <__aeabi_i2d+0x6a>
    ae5e:	0fc7      	lsrs	r7, r0, #31
    ae60:	d000      	beq.n	ae64 <__aeabi_i2d+0xc>
    ae62:	4244      	negs	r4, r0
    ae64:	1c20      	adds	r0, r4, #0
    ae66:	f000 f947 	bl	b0f8 <__clzsi2>
    ae6a:	4d18      	ldr	r5, [pc, #96]	; (aecc <__aeabi_i2d+0x74>)
    ae6c:	1a2d      	subs	r5, r5, r0
    ae6e:	280a      	cmp	r0, #10
    ae70:	dd19      	ble.n	aea6 <__aeabi_i2d+0x4e>
    ae72:	380b      	subs	r0, #11
    ae74:	4084      	lsls	r4, r0
    ae76:	0324      	lsls	r4, r4, #12
    ae78:	056d      	lsls	r5, r5, #21
    ae7a:	0b24      	lsrs	r4, r4, #12
    ae7c:	0d6d      	lsrs	r5, r5, #21
    ae7e:	1c3a      	adds	r2, r7, #0
    ae80:	2600      	movs	r6, #0
    ae82:	2000      	movs	r0, #0
    ae84:	2100      	movs	r1, #0
    ae86:	0d0b      	lsrs	r3, r1, #20
    ae88:	0324      	lsls	r4, r4, #12
    ae8a:	0b24      	lsrs	r4, r4, #12
    ae8c:	051b      	lsls	r3, r3, #20
    ae8e:	4323      	orrs	r3, r4
    ae90:	4c0f      	ldr	r4, [pc, #60]	; (aed0 <__aeabi_i2d+0x78>)
    ae92:	052d      	lsls	r5, r5, #20
    ae94:	401c      	ands	r4, r3
    ae96:	432c      	orrs	r4, r5
    ae98:	0064      	lsls	r4, r4, #1
    ae9a:	0864      	lsrs	r4, r4, #1
    ae9c:	07d3      	lsls	r3, r2, #31
    ae9e:	1c21      	adds	r1, r4, #0
    aea0:	1c30      	adds	r0, r6, #0
    aea2:	4319      	orrs	r1, r3
    aea4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    aea6:	1c06      	adds	r6, r0, #0
    aea8:	3615      	adds	r6, #21
    aeaa:	1c23      	adds	r3, r4, #0
    aeac:	40b3      	lsls	r3, r6
    aeae:	1c1e      	adds	r6, r3, #0
    aeb0:	230b      	movs	r3, #11
    aeb2:	1a18      	subs	r0, r3, r0
    aeb4:	40c4      	lsrs	r4, r0
    aeb6:	0324      	lsls	r4, r4, #12
    aeb8:	056d      	lsls	r5, r5, #21
    aeba:	0b24      	lsrs	r4, r4, #12
    aebc:	0d6d      	lsrs	r5, r5, #21
    aebe:	1c3a      	adds	r2, r7, #0
    aec0:	e7df      	b.n	ae82 <__aeabi_i2d+0x2a>
    aec2:	2200      	movs	r2, #0
    aec4:	2500      	movs	r5, #0
    aec6:	2400      	movs	r4, #0
    aec8:	2600      	movs	r6, #0
    aeca:	e7da      	b.n	ae82 <__aeabi_i2d+0x2a>
    aecc:	0000041e 	.word	0x0000041e
    aed0:	800fffff 	.word	0x800fffff

0000aed4 <__aeabi_ui2d>:
    aed4:	b510      	push	{r4, lr}
    aed6:	1e04      	subs	r4, r0, #0
    aed8:	d028      	beq.n	af2c <__aeabi_ui2d+0x58>
    aeda:	f000 f90d 	bl	b0f8 <__clzsi2>
    aede:	4a15      	ldr	r2, [pc, #84]	; (af34 <__aeabi_ui2d+0x60>)
    aee0:	1a12      	subs	r2, r2, r0
    aee2:	280a      	cmp	r0, #10
    aee4:	dd15      	ble.n	af12 <__aeabi_ui2d+0x3e>
    aee6:	380b      	subs	r0, #11
    aee8:	4084      	lsls	r4, r0
    aeea:	0324      	lsls	r4, r4, #12
    aeec:	0552      	lsls	r2, r2, #21
    aeee:	0b24      	lsrs	r4, r4, #12
    aef0:	0d52      	lsrs	r2, r2, #21
    aef2:	2300      	movs	r3, #0
    aef4:	2000      	movs	r0, #0
    aef6:	2100      	movs	r1, #0
    aef8:	0324      	lsls	r4, r4, #12
    aefa:	1c18      	adds	r0, r3, #0
    aefc:	0d0b      	lsrs	r3, r1, #20
    aefe:	0b24      	lsrs	r4, r4, #12
    af00:	051b      	lsls	r3, r3, #20
    af02:	4323      	orrs	r3, r4
    af04:	4c0c      	ldr	r4, [pc, #48]	; (af38 <__aeabi_ui2d+0x64>)
    af06:	0512      	lsls	r2, r2, #20
    af08:	401c      	ands	r4, r3
    af0a:	4314      	orrs	r4, r2
    af0c:	0064      	lsls	r4, r4, #1
    af0e:	0861      	lsrs	r1, r4, #1
    af10:	bd10      	pop	{r4, pc}
    af12:	1c03      	adds	r3, r0, #0
    af14:	3315      	adds	r3, #21
    af16:	1c21      	adds	r1, r4, #0
    af18:	4099      	lsls	r1, r3
    af1a:	1c0b      	adds	r3, r1, #0
    af1c:	210b      	movs	r1, #11
    af1e:	1a08      	subs	r0, r1, r0
    af20:	40c4      	lsrs	r4, r0
    af22:	0324      	lsls	r4, r4, #12
    af24:	0552      	lsls	r2, r2, #21
    af26:	0b24      	lsrs	r4, r4, #12
    af28:	0d52      	lsrs	r2, r2, #21
    af2a:	e7e3      	b.n	aef4 <__aeabi_ui2d+0x20>
    af2c:	2200      	movs	r2, #0
    af2e:	2400      	movs	r4, #0
    af30:	2300      	movs	r3, #0
    af32:	e7df      	b.n	aef4 <__aeabi_ui2d+0x20>
    af34:	0000041e 	.word	0x0000041e
    af38:	800fffff 	.word	0x800fffff

0000af3c <__aeabi_f2d>:
    af3c:	0043      	lsls	r3, r0, #1
    af3e:	0e1b      	lsrs	r3, r3, #24
    af40:	1c5a      	adds	r2, r3, #1
    af42:	0241      	lsls	r1, r0, #9
    af44:	b2d2      	uxtb	r2, r2
    af46:	b570      	push	{r4, r5, r6, lr}
    af48:	0a4c      	lsrs	r4, r1, #9
    af4a:	0fc5      	lsrs	r5, r0, #31
    af4c:	2a01      	cmp	r2, #1
    af4e:	dd17      	ble.n	af80 <__aeabi_f2d+0x44>
    af50:	22e0      	movs	r2, #224	; 0xe0
    af52:	0092      	lsls	r2, r2, #2
    af54:	0764      	lsls	r4, r4, #29
    af56:	0b09      	lsrs	r1, r1, #12
    af58:	1898      	adds	r0, r3, r2
    af5a:	2200      	movs	r2, #0
    af5c:	2300      	movs	r3, #0
    af5e:	0d1e      	lsrs	r6, r3, #20
    af60:	1c22      	adds	r2, r4, #0
    af62:	0534      	lsls	r4, r6, #20
    af64:	430c      	orrs	r4, r1
    af66:	491b      	ldr	r1, [pc, #108]	; (afd4 <__aeabi_f2d+0x98>)
    af68:	0540      	lsls	r0, r0, #21
    af6a:	0840      	lsrs	r0, r0, #1
    af6c:	4021      	ands	r1, r4
    af6e:	4301      	orrs	r1, r0
    af70:	0049      	lsls	r1, r1, #1
    af72:	0849      	lsrs	r1, r1, #1
    af74:	07ed      	lsls	r5, r5, #31
    af76:	1c0b      	adds	r3, r1, #0
    af78:	432b      	orrs	r3, r5
    af7a:	1c10      	adds	r0, r2, #0
    af7c:	1c19      	adds	r1, r3, #0
    af7e:	bd70      	pop	{r4, r5, r6, pc}
    af80:	2b00      	cmp	r3, #0
    af82:	d115      	bne.n	afb0 <__aeabi_f2d+0x74>
    af84:	2c00      	cmp	r4, #0
    af86:	d01c      	beq.n	afc2 <__aeabi_f2d+0x86>
    af88:	1c20      	adds	r0, r4, #0
    af8a:	f000 f8b5 	bl	b0f8 <__clzsi2>
    af8e:	280a      	cmp	r0, #10
    af90:	dc1a      	bgt.n	afc8 <__aeabi_f2d+0x8c>
    af92:	210b      	movs	r1, #11
    af94:	1a09      	subs	r1, r1, r0
    af96:	1c23      	adds	r3, r4, #0
    af98:	40cb      	lsrs	r3, r1
    af9a:	1c19      	adds	r1, r3, #0
    af9c:	1c03      	adds	r3, r0, #0
    af9e:	3315      	adds	r3, #21
    afa0:	409c      	lsls	r4, r3
    afa2:	4b0d      	ldr	r3, [pc, #52]	; (afd8 <__aeabi_f2d+0x9c>)
    afa4:	0309      	lsls	r1, r1, #12
    afa6:	1a18      	subs	r0, r3, r0
    afa8:	0540      	lsls	r0, r0, #21
    afaa:	0b09      	lsrs	r1, r1, #12
    afac:	0d40      	lsrs	r0, r0, #21
    afae:	e7d4      	b.n	af5a <__aeabi_f2d+0x1e>
    afb0:	2c00      	cmp	r4, #0
    afb2:	d003      	beq.n	afbc <__aeabi_f2d+0x80>
    afb4:	0764      	lsls	r4, r4, #29
    afb6:	0b09      	lsrs	r1, r1, #12
    afb8:	4808      	ldr	r0, [pc, #32]	; (afdc <__aeabi_f2d+0xa0>)
    afba:	e7ce      	b.n	af5a <__aeabi_f2d+0x1e>
    afbc:	4807      	ldr	r0, [pc, #28]	; (afdc <__aeabi_f2d+0xa0>)
    afbe:	2100      	movs	r1, #0
    afc0:	e7cb      	b.n	af5a <__aeabi_f2d+0x1e>
    afc2:	2000      	movs	r0, #0
    afc4:	2100      	movs	r1, #0
    afc6:	e7c8      	b.n	af5a <__aeabi_f2d+0x1e>
    afc8:	1c01      	adds	r1, r0, #0
    afca:	390b      	subs	r1, #11
    afcc:	408c      	lsls	r4, r1
    afce:	1c21      	adds	r1, r4, #0
    afd0:	2400      	movs	r4, #0
    afd2:	e7e6      	b.n	afa2 <__aeabi_f2d+0x66>
    afd4:	800fffff 	.word	0x800fffff
    afd8:	00000389 	.word	0x00000389
    afdc:	000007ff 	.word	0x000007ff

0000afe0 <__aeabi_d2f>:
    afe0:	b5f0      	push	{r4, r5, r6, r7, lr}
    afe2:	004b      	lsls	r3, r1, #1
    afe4:	030d      	lsls	r5, r1, #12
    afe6:	0f42      	lsrs	r2, r0, #29
    afe8:	0d5b      	lsrs	r3, r3, #21
    afea:	0a6d      	lsrs	r5, r5, #9
    afec:	4315      	orrs	r5, r2
    afee:	1c5a      	adds	r2, r3, #1
    aff0:	0552      	lsls	r2, r2, #21
    aff2:	0fcc      	lsrs	r4, r1, #31
    aff4:	00c6      	lsls	r6, r0, #3
    aff6:	0d52      	lsrs	r2, r2, #21
    aff8:	2a01      	cmp	r2, #1
    affa:	dd27      	ble.n	b04c <__aeabi_d2f+0x6c>
    affc:	4f39      	ldr	r7, [pc, #228]	; (b0e4 <__aeabi_d2f+0x104>)
    affe:	19da      	adds	r2, r3, r7
    b000:	2afe      	cmp	r2, #254	; 0xfe
    b002:	dc1a      	bgt.n	b03a <__aeabi_d2f+0x5a>
    b004:	2a00      	cmp	r2, #0
    b006:	dd35      	ble.n	b074 <__aeabi_d2f+0x94>
    b008:	0180      	lsls	r0, r0, #6
    b00a:	00ed      	lsls	r5, r5, #3
    b00c:	1e43      	subs	r3, r0, #1
    b00e:	4198      	sbcs	r0, r3
    b010:	4328      	orrs	r0, r5
    b012:	0f76      	lsrs	r6, r6, #29
    b014:	4330      	orrs	r0, r6
    b016:	0743      	lsls	r3, r0, #29
    b018:	d004      	beq.n	b024 <__aeabi_d2f+0x44>
    b01a:	230f      	movs	r3, #15
    b01c:	4003      	ands	r3, r0
    b01e:	2b04      	cmp	r3, #4
    b020:	d000      	beq.n	b024 <__aeabi_d2f+0x44>
    b022:	3004      	adds	r0, #4
    b024:	2180      	movs	r1, #128	; 0x80
    b026:	04c9      	lsls	r1, r1, #19
    b028:	4001      	ands	r1, r0
    b02a:	d027      	beq.n	b07c <__aeabi_d2f+0x9c>
    b02c:	3201      	adds	r2, #1
    b02e:	2aff      	cmp	r2, #255	; 0xff
    b030:	d01d      	beq.n	b06e <__aeabi_d2f+0x8e>
    b032:	0183      	lsls	r3, r0, #6
    b034:	0a5b      	lsrs	r3, r3, #9
    b036:	b2d1      	uxtb	r1, r2
    b038:	e001      	b.n	b03e <__aeabi_d2f+0x5e>
    b03a:	21ff      	movs	r1, #255	; 0xff
    b03c:	2300      	movs	r3, #0
    b03e:	0258      	lsls	r0, r3, #9
    b040:	05c9      	lsls	r1, r1, #23
    b042:	0a40      	lsrs	r0, r0, #9
    b044:	07e4      	lsls	r4, r4, #31
    b046:	4308      	orrs	r0, r1
    b048:	4320      	orrs	r0, r4
    b04a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b04c:	2b00      	cmp	r3, #0
    b04e:	d106      	bne.n	b05e <__aeabi_d2f+0x7e>
    b050:	4335      	orrs	r5, r6
    b052:	d111      	bne.n	b078 <__aeabi_d2f+0x98>
    b054:	2100      	movs	r1, #0
    b056:	2000      	movs	r0, #0
    b058:	0243      	lsls	r3, r0, #9
    b05a:	0a5b      	lsrs	r3, r3, #9
    b05c:	e7ef      	b.n	b03e <__aeabi_d2f+0x5e>
    b05e:	432e      	orrs	r6, r5
    b060:	d0eb      	beq.n	b03a <__aeabi_d2f+0x5a>
    b062:	2080      	movs	r0, #128	; 0x80
    b064:	00ed      	lsls	r5, r5, #3
    b066:	0480      	lsls	r0, r0, #18
    b068:	4328      	orrs	r0, r5
    b06a:	22ff      	movs	r2, #255	; 0xff
    b06c:	e7d3      	b.n	b016 <__aeabi_d2f+0x36>
    b06e:	21ff      	movs	r1, #255	; 0xff
    b070:	2300      	movs	r3, #0
    b072:	e7e4      	b.n	b03e <__aeabi_d2f+0x5e>
    b074:	3217      	adds	r2, #23
    b076:	da0d      	bge.n	b094 <__aeabi_d2f+0xb4>
    b078:	2005      	movs	r0, #5
    b07a:	2200      	movs	r2, #0
    b07c:	08c0      	lsrs	r0, r0, #3
    b07e:	b2d1      	uxtb	r1, r2
    b080:	2aff      	cmp	r2, #255	; 0xff
    b082:	d1e9      	bne.n	b058 <__aeabi_d2f+0x78>
    b084:	2800      	cmp	r0, #0
    b086:	d0d9      	beq.n	b03c <__aeabi_d2f+0x5c>
    b088:	2380      	movs	r3, #128	; 0x80
    b08a:	03db      	lsls	r3, r3, #15
    b08c:	4303      	orrs	r3, r0
    b08e:	025b      	lsls	r3, r3, #9
    b090:	0a5b      	lsrs	r3, r3, #9
    b092:	e7d4      	b.n	b03e <__aeabi_d2f+0x5e>
    b094:	2280      	movs	r2, #128	; 0x80
    b096:	4914      	ldr	r1, [pc, #80]	; (b0e8 <__aeabi_d2f+0x108>)
    b098:	0412      	lsls	r2, r2, #16
    b09a:	4315      	orrs	r5, r2
    b09c:	1ac9      	subs	r1, r1, r3
    b09e:	291f      	cmp	r1, #31
    b0a0:	dc0d      	bgt.n	b0be <__aeabi_d2f+0xde>
    b0a2:	4a12      	ldr	r2, [pc, #72]	; (b0ec <__aeabi_d2f+0x10c>)
    b0a4:	1c37      	adds	r7, r6, #0
    b0a6:	189b      	adds	r3, r3, r2
    b0a8:	1c28      	adds	r0, r5, #0
    b0aa:	409f      	lsls	r7, r3
    b0ac:	4098      	lsls	r0, r3
    b0ae:	1c3b      	adds	r3, r7, #0
    b0b0:	1e5a      	subs	r2, r3, #1
    b0b2:	4193      	sbcs	r3, r2
    b0b4:	4318      	orrs	r0, r3
    b0b6:	40ce      	lsrs	r6, r1
    b0b8:	4330      	orrs	r0, r6
    b0ba:	2200      	movs	r2, #0
    b0bc:	e7ab      	b.n	b016 <__aeabi_d2f+0x36>
    b0be:	4f0c      	ldr	r7, [pc, #48]	; (b0f0 <__aeabi_d2f+0x110>)
    b0c0:	1c2a      	adds	r2, r5, #0
    b0c2:	1aff      	subs	r7, r7, r3
    b0c4:	40fa      	lsrs	r2, r7
    b0c6:	1c17      	adds	r7, r2, #0
    b0c8:	2920      	cmp	r1, #32
    b0ca:	d009      	beq.n	b0e0 <__aeabi_d2f+0x100>
    b0cc:	4a09      	ldr	r2, [pc, #36]	; (b0f4 <__aeabi_d2f+0x114>)
    b0ce:	1898      	adds	r0, r3, r2
    b0d0:	4085      	lsls	r5, r0
    b0d2:	1c28      	adds	r0, r5, #0
    b0d4:	4330      	orrs	r0, r6
    b0d6:	1e46      	subs	r6, r0, #1
    b0d8:	41b0      	sbcs	r0, r6
    b0da:	4338      	orrs	r0, r7
    b0dc:	2200      	movs	r2, #0
    b0de:	e79a      	b.n	b016 <__aeabi_d2f+0x36>
    b0e0:	2000      	movs	r0, #0
    b0e2:	e7f7      	b.n	b0d4 <__aeabi_d2f+0xf4>
    b0e4:	fffffc80 	.word	0xfffffc80
    b0e8:	0000039e 	.word	0x0000039e
    b0ec:	fffffc82 	.word	0xfffffc82
    b0f0:	0000037e 	.word	0x0000037e
    b0f4:	fffffca2 	.word	0xfffffca2

0000b0f8 <__clzsi2>:
    b0f8:	211c      	movs	r1, #28
    b0fa:	2301      	movs	r3, #1
    b0fc:	041b      	lsls	r3, r3, #16
    b0fe:	4298      	cmp	r0, r3
    b100:	d301      	bcc.n	b106 <__clzsi2+0xe>
    b102:	0c00      	lsrs	r0, r0, #16
    b104:	3910      	subs	r1, #16
    b106:	0a1b      	lsrs	r3, r3, #8
    b108:	4298      	cmp	r0, r3
    b10a:	d301      	bcc.n	b110 <__clzsi2+0x18>
    b10c:	0a00      	lsrs	r0, r0, #8
    b10e:	3908      	subs	r1, #8
    b110:	091b      	lsrs	r3, r3, #4
    b112:	4298      	cmp	r0, r3
    b114:	d301      	bcc.n	b11a <__clzsi2+0x22>
    b116:	0900      	lsrs	r0, r0, #4
    b118:	3904      	subs	r1, #4
    b11a:	a202      	add	r2, pc, #8	; (adr r2, b124 <__clzsi2+0x2c>)
    b11c:	5c10      	ldrb	r0, [r2, r0]
    b11e:	1840      	adds	r0, r0, r1
    b120:	4770      	bx	lr
    b122:	46c0      	nop			; (mov r8, r8)
    b124:	02020304 	.word	0x02020304
    b128:	01010101 	.word	0x01010101
	...
    b134:	65480d0a 	.word	0x65480d0a
    b138:	206f6c6c 	.word	0x206f6c6c
    b13c:	20646e61 	.word	0x20646e61
    b140:	636c6577 	.word	0x636c6577
    b144:	20656d6f 	.word	0x20656d6f
    b148:	74206f74 	.word	0x74206f74
    b14c:	67206568 	.word	0x67206568
    b150:	72656e65 	.word	0x72656e65
    b154:	61206369 	.word	0x61206369
    b158:	65636363 	.word	0x65636363
    b15c:	6f72656c 	.word	0x6f72656c
    b160:	6574656d 	.word	0x6574656d
    b164:	61632072 	.word	0x61632072
    b168:	7262696c 	.word	0x7262696c
    b16c:	6f697461 	.word	0x6f697461
    b170:	6f72206e 	.word	0x6f72206e
    b174:	6e697475 	.word	0x6e697475
    b178:	0d0a2165 	.word	0x0d0a2165
    b17c:	00000000 	.word	0x00000000
    b180:	77206557 	.word	0x77206557
    b184:	206c6c69 	.word	0x206c6c69
    b188:	69676562 	.word	0x69676562
    b18c:	6977206e 	.word	0x6977206e
    b190:	74206874 	.word	0x74206874
    b194:	58206568 	.word	0x58206568
    b198:	69786120 	.word	0x69786120
    b19c:	70202c73 	.word	0x70202c73
    b1a0:	7361656c 	.word	0x7361656c
    b1a4:	6c702065 	.word	0x6c702065
    b1a8:	20656361 	.word	0x20656361
    b1ac:	20656874 	.word	0x20656874
    b1b0:	736e6573 	.word	0x736e6573
    b1b4:	6620726f 	.word	0x6620726f
    b1b8:	2074616c 	.word	0x2074616c
    b1bc:	68746977 	.word	0x68746977
    b1c0:	70205820 	.word	0x70205820
    b1c4:	746e696f 	.word	0x746e696f
    b1c8:	20676e69 	.word	0x20676e69
    b1cc:	0a2e7075 	.word	0x0a2e7075
    b1d0:	0000000d 	.word	0x0000000d
    b1d4:	20776f4e 	.word	0x20776f4e
    b1d8:	61656c70 	.word	0x61656c70
    b1dc:	70206573 	.word	0x70206573
    b1e0:	6563616c 	.word	0x6563616c
    b1e4:	65687420 	.word	0x65687420
    b1e8:	6e657320 	.word	0x6e657320
    b1ec:	20726f73 	.word	0x20726f73
    b1f0:	74616c66 	.word	0x74616c66
    b1f4:	74697720 	.word	0x74697720
    b1f8:	20792068 	.word	0x20792068
    b1fc:	6e696f70 	.word	0x6e696f70
    b200:	676e6974 	.word	0x676e6974
    b204:	2e707520 	.word	0x2e707520
    b208:	00000d0a 	.word	0x00000d0a
    b20c:	20646e41 	.word	0x20646e41
    b210:	7473616c 	.word	0x7473616c
    b214:	7020796c 	.word	0x7020796c
    b218:	7361656c 	.word	0x7361656c
    b21c:	6c702065 	.word	0x6c702065
    b220:	20656361 	.word	0x20656361
    b224:	20656874 	.word	0x20656874
    b228:	736e6573 	.word	0x736e6573
    b22c:	6620726f 	.word	0x6620726f
    b230:	2074616c 	.word	0x2074616c
    b234:	68746977 	.word	0x68746977
    b238:	70205a20 	.word	0x70205a20
    b23c:	746e696f 	.word	0x746e696f
    b240:	20676e69 	.word	0x20676e69
    b244:	0a2e7075 	.word	0x0a2e7075
    b248:	0000000d 	.word	0x0000000d
    b24c:	736e6553 	.word	0x736e6553
    b250:	6320726f 	.word	0x6320726f
    b254:	62696c61 	.word	0x62696c61
    b258:	65746172 	.word	0x65746172
    b25c:	58202164 	.word	0x58202164
    b260:	3a473020 	.word	0x3a473020
    b264:	332e2520 	.word	0x332e2520
    b268:	47312066 	.word	0x47312066
    b26c:	2e25203a 	.word	0x2e25203a
    b270:	20206633 	.word	0x20206633
    b274:	47302059 	.word	0x47302059
    b278:	2e25203a 	.word	0x2e25203a
    b27c:	31206633 	.word	0x31206633
    b280:	25203a47 	.word	0x25203a47
    b284:	2066332e 	.word	0x2066332e
    b288:	30205a20 	.word	0x30205a20
    b28c:	25203a47 	.word	0x25203a47
    b290:	2066332e 	.word	0x2066332e
    b294:	203a4731 	.word	0x203a4731
    b298:	66332e25 	.word	0x66332e25
    b29c:	000d0a20 	.word	0x000d0a20
    b2a0:	736e6553 	.word	0x736e6553
    b2a4:	6320726f 	.word	0x6320726f
    b2a8:	62696c61 	.word	0x62696c61
    b2ac:	65746172 	.word	0x65746172
    b2b0:	69772064 	.word	0x69772064
    b2b4:	73206874 	.word	0x73206874
    b2b8:	64657661 	.word	0x64657661
    b2bc:	6c617620 	.word	0x6c617620
    b2c0:	21736575 	.word	0x21736575
    b2c4:	65725020 	.word	0x65725020
    b2c8:	62207373 	.word	0x62207373
    b2cc:	6f747475 	.word	0x6f747475
    b2d0:	7564206e 	.word	0x7564206e
    b2d4:	676e6972 	.word	0x676e6972
    b2d8:	61747320 	.word	0x61747320
    b2dc:	74207472 	.word	0x74207472
    b2e0:	6572206f 	.word	0x6572206f
    b2e4:	696c6163 	.word	0x696c6163
    b2e8:	74617262 	.word	0x74617262
    b2ec:	58202165 	.word	0x58202165
    b2f0:	3a473020 	.word	0x3a473020
    b2f4:	332e2520 	.word	0x332e2520
    b2f8:	47312066 	.word	0x47312066
    b2fc:	2e25203a 	.word	0x2e25203a
    b300:	20206633 	.word	0x20206633
    b304:	47302059 	.word	0x47302059
    b308:	2e25203a 	.word	0x2e25203a
    b30c:	31206633 	.word	0x31206633
    b310:	25203a47 	.word	0x25203a47
    b314:	2066332e 	.word	0x2066332e
    b318:	30205a20 	.word	0x30205a20
    b31c:	25203a47 	.word	0x25203a47
    b320:	2066332e 	.word	0x2066332e
    b324:	203a4731 	.word	0x203a4731
    b328:	66332e25 	.word	0x66332e25
    b32c:	000d0a20 	.word	0x000d0a20

0000b330 <inputs.13849>:
    b330:	06050400 00000c30 00000b98 00000ba4     ....0...........
    b340:	00000bae 00000bca 00000bd4 00000bf0     ................
    b350:	00000bfa 00000c0a 00000c1a 00000c30     ............0...
    b360:	00000c26 00004b4f 5454482b 54434150     &...OK..+HTTPACT
    b370:	004e4f49 0a0d7325 00000000 532b5441     ION.%s......AT+S
    b380:	52425041 312c333d 4f43222c 5059544e     APBR=3,1,"CONTYP
    b390:	222c2245 53525047 00000022 532b5441     E","GPRS"...AT+S
    b3a0:	52425041 312c333d 5041222c 222c224e     APBR=3,1,"APN","
    b3b0:	696c6e6f 742e656e 61696c65 2265732e     online.telia.se"
    b3c0:	00000000 482b5441 49505454 0054494e     ....AT+HTTPINIT.
    b3d0:	482b5441 50505454 3d415241 44494322     AT+HTTPPARA="CID
    b3e0:	00312c22 482b5441 50505454 3d415241     ",1.AT+HTTPPARA=
    b3f0:	22415522 4f46222c 0022414e 482b5441     "UA","FONA".AT+H
    b400:	50505454 3d415241 4c525522 68222c22     TTPPARA="URL","h
    b410:	3a707474 72742f2f 6f637069 7475706d     ttp://tripcomput
    b420:	612e7265 6572757a 73626577 73657469     er.azurewebsites
    b430:	74656e2e 6970612f 7365742f 22312f74     .net/api/test/1"
    b440:	00000000 482b5441 50505454 3d415241     ....AT+HTTPPARA=
    b450:	4d495422 54554f45 30332c22 00000000     "TIMEOUT",30....
    b460:	532b5441 52425041 312c303d 00000000     AT+SAPBR=0,1....
    b470:	532b5441 52425041 312c313d 00000000     AT+SAPBR=1,1....
    b480:	305a5441 00000000 30455441 00000000     ATZ0....ATE0....
    b490:	432b5441 50535047 313d5257 00000000     AT+CGPSPWR=1....
    b4a0:	432b5441 50535047 303d5257 00000000     AT+CGPSPWR=0....
    b4b0:	432b5441 49535047 333d464e 00000032     AT+CGPSINF=32...
    b4c0:	5047432b 464e4953 00000000 432b5441     +CGPSINF....AT+C
    b4d0:	53535047 55544154 00003f53 61636f4c     GPSSTATUS?..Loca
    b4e0:	6e6f6974 00443320 482b5441 41505454     tion 3D.AT+HTTPA
    b4f0:	4f495443 00303d4e 00005441 0000151a     CTION=0.AT......
    b500:	00001512 00001522 0000152a 00001534     ...."...*...4...
    b510:	0000153e                                >...

0000b514 <DISPLAY1.16710>:
    b514:	4f5b063f 077d6d66 0000677f              ?.[Ofm}..g..

0000b520 <tc_interrupt_vectors.13799>:
    b520:	00141312 00001b56 00001da0 00001da0     ....V...........
    b530:	00001da0 00001da0 00001da0 00001da0     ................
    b540:	00001da0 00001da0 00001da0 00001da0     ................
    b550:	00001da0 00001da0 00001da0 00001da0     ................
    b560:	00001da0 00001b3e 00001da0 00001da0     ....>...........
    b570:	00001da0 00001da0 00001da0 00001da0     ................
    b580:	00001da0 00001da0 00001da0 00001da0     ................
    b590:	00001da0 00001da0 00001da0 00001da0     ................
    b5a0:	00001da0 00001b4e 00001da0 00001da0     ....N...........
    b5b0:	00001da0 00001da0 00001da0 00001da0     ................
    b5c0:	00001da0 00001da0 00001da0 00001da0     ................
    b5d0:	00001da0 00001da0 00001da0 00001da0     ................
    b5e0:	00001da0 00001b46 00001b26 00001b5e     ....F...&...^...
    b5f0:	00001b36 00001b2e 00000002 00000003     6...............
    b600:	0000ffff 0000ffff 00000004 00000005     ................
    b610:	00000006 00000007 0000ffff 0000ffff     ................
    b620:	0000ffff 0000ffff 0000ffff 0000ffff     ................
    b630:	0000ffff 0000ffff 00000008 00000009     ................
    b640:	0000000a 0000000b 00001ff6 00001ff6     ................
    b650:	00001fd2 00001ff6 00001fd2 00001fbe     ................
    b660:	00001fbe 00001ff6 00001ff6 00001ff6     ................
    b670:	00001ff6 00001ff6 00001ff6 00001ff6     ................
    b680:	00001ff6 00001ff6 00001ff6 00001ff6     ................
    b690:	00001ff6 00001ff6 00001ff6 00001ff6     ................
    b6a0:	00001ff6 00001ff6 00001ff6 00001ff6     ................
    b6b0:	00001ff6 00001ff6 00001ff6 00001ff6     ................
    b6c0:	00001ff6 00001ff6 00001ff6 00001ff6     ................
    b6d0:	00001ff6 00001ff6 00001ff6 00001ff6     ................
    b6e0:	00001ff6 00001ff6 00001ff6 00001ff6     ................
    b6f0:	00001ff6 00001ff6 00001ff6 00001ff6     ................
    b700:	00001ff6 00001ff6 00001ff6 00001ff6     ................
    b710:	00001ff6 00001ff6 00001ff6 00001ff6     ................
    b720:	00001ff6 00001ff6 00001ff6 00001ff6     ................
    b730:	00001ff6 00001ff6 00001ff6 00001ff6     ................
    b740:	00001ff6 00001ff6 00001fd2 00001fd2     ................
    b750:	00001fda 00001fda 00001fda 00001fda     ................
    b760:	42000800 42000c00 42001000 42001400     ...B...B...B...B
    b770:	0c0b0a09 00002c3c 00002c98 00002c98     ....<,...,...,..
    b780:	00002c36 00002c36 00002c52 00002c42     6,..6,..R,..B,..
    b790:	00002c58 00002c86 00002da0 00002e0c     X,...,...-......
    b7a0:	00002e0c 00002d80 00002d92 00002dae     .....-...-...-..
    b7b0:	00002d84 00002dbc 00002dfc 42002c00     .-...-...-...,.B
    b7c0:	42003000 42003400 001c1c1b 10000800     .0.B.4.B........
    b7d0:	00002000 41744545 50524f4d 456d752e     . ..EEtAMORP.umE

0000b7e0 <atanlo>:
    b7e0:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
    b7f0:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

0000b800 <atanhi>:
    b800:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
    b810:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?
    b820:	74727173 00000000 00000043              sqrt....C...

0000b82c <_global_impure_ptr>:
    b82c:	20000010                                ... 

0000b830 <tinytens>:
    b830:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    b840:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    b850:	64ac6f43 11680628                       Co.d(.h.

0000b858 <fpi.5246>:
    b858:	00000035 fffffbce 000003cb 00000001     5...............
    b868:	00000000                                ....

0000b86c <fpinan.5282>:
    b86c:	00000034 fffffbce 000003cb 00000001     4...............
    b87c:	00000000 2b302d23 6c680020 6665004c     ....#-0+ .hlL.ef
    b88c:	47464567 464e4900 666e6900 4e414e00     gEFG.INF.inf.NAN
    b89c:	6e616e00 30003000 34333231 38373635     .nan.0.012345678
    b8ac:	43424139 00464544 33323130 37363534     9ABCDEF.01234567
    b8bc:	62613938 66656463 20200000                       89abcdef.

0000b8c5 <_ctype_>:
    b8c5:	20202000 20202020 28282020 20282828     .         ((((( 
    b8d5:	20202020 20202020 20202020 20202020                     
    b8e5:	10108820 10101010 10101010 10101010      ...............
    b8f5:	04040410 04040404 10040404 10101010     ................
    b905:	41411010 41414141 01010101 01010101     ..AAAAAA........
    b915:	01010101 01010101 01010101 10101010     ................
    b925:	42421010 42424242 02020202 02020202     ..BBBBBB........
    b935:	02020202 02020202 02020202 10101010     ................
    b945:	00000020 00000000 00000000 00000000      ...............
	...
    b9c5:	666e4900 74696e69 614e0079 0000004e              .Infinity.NaN..

0000b9d4 <__sf_fake_stdin>:
	...

0000b9f4 <__sf_fake_stdout>:
	...

0000ba14 <__sf_fake_stderr>:
	...
    ba34:	49534f50 002e0058 00000000              POSIX.......

0000ba40 <__mprec_tens>:
    ba40:	00000000 3ff00000 00000000 40240000     .......?......$@
    ba50:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    ba60:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    ba70:	00000000 412e8480 00000000 416312d0     .......A......cA
    ba80:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    ba90:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    baa0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    bab0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    bac0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    bad0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    bae0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    baf0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    bb00:	79d99db4 44ea7843                       ...yCx.D

0000bb08 <__mprec_bigtens>:
    bb08:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    bb18:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    bb28:	7f73bf3c 75154fdd                       <.s..O.u

0000bb30 <p05.5281>:
    bb30:	00000005 00000019 0000007d 000089fc     ........}.......
    bb40:	000089ae 000089dc 00008936 000089dc     ........6.......
    bb50:	000089d2 000089dc 00008936 000089ae     ........6.......
    bb60:	000089ae 000089d2 00008936 0000892e     ........6.......
    bb70:	0000892e 0000892e 000089e2 00008da0     ................
    bb80:	00008d9a 00008d9a 00008d90 00008cf0     ................
    bb90:	00008cf0 00008d86 00008d90 00008cf0     ................
    bba0:	00008d86 00008cf0 00008d90 00008cee     ................
    bbb0:	00008cee 00008cee 00008e28 00009b7c     ........(...|...
    bbc0:	00009b18 00009b60 00009a46 00009b60     ....`...F...`...
    bbd0:	00009b54 00009b60 00009a46 00009b18     T...`...F.......
    bbe0:	00009b18 00009b54 00009a46 00009a3c     ....T...F...<...
    bbf0:	00009a3c 00009a3c 00009da0 0000a44c     <...<.......L...
    bc00:	0000a63a 0000a63a 0000a42c 0000a316     :...:...,.......
    bc10:	0000a316 0000a41e 0000a42c 0000a316     ........,.......
    bc20:	0000a41e 0000a316 0000a42c 0000a314     ........,.......
    bc30:	0000a314 0000a314 0000a642              ........B...

0000bc3c <_init>:
    bc3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bc3e:	46c0      	nop			; (mov r8, r8)
    bc40:	bcf8      	pop	{r3, r4, r5, r6, r7}
    bc42:	bc08      	pop	{r3}
    bc44:	469e      	mov	lr, r3
    bc46:	4770      	bx	lr

0000bc48 <__init_array_start>:
    bc48:	000000d9 	.word	0x000000d9

0000bc4c <_fini>:
    bc4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bc4e:	46c0      	nop			; (mov r8, r8)
    bc50:	bcf8      	pop	{r3, r4, r5, r6, r7}
    bc52:	bc08      	pop	{r3}
    bc54:	469e      	mov	lr, r3
    bc56:	4770      	bx	lr

0000bc58 <__fini_array_start>:
    bc58:	000000b1 	.word	0x000000b1
