#set_property PACKAGE_PIN AD4 [get_ports {rxp_in_0[3]}]
#set_property PACKAGE_PIN AE6 [get_ports {rxp_in_0[2]}]
#set_property PACKAGE_PIN AF4 [get_ports {rxp_in_0[1]}]
#set_property PACKAGE_PIN AG6 [get_ports {rxp_in_0[0]}]
##set_property PACKAGE_PIN AW32 [get_ports sys_clk_122M_P]
##set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports sys_clk_122M_P]
#set_property IOSTANDARD LVCMOS18 [get_ports rx_sync_0]
#set_property PACKAGE_PIN AE32 [get_ports rx_sync_0]
#set_property PACKAGE_PIN AF32 [get_ports tx_sync_0]
#set_property PACKAGE_PIN AU26 [get_ports sysref]
#set_property PACKAGE_PIN AE34 [get_ports tx_sync_1_p]
#set_property IOSTANDARD LVDS [get_ports tx_sync_1_p]

#set_property PACKAGE_PIN AE32 [get_ports rx_sync_0_p]
#set_property IOSTANDARD LVDS [get_ports rx_sync_0_p]
#set_property IOSTANDARD LVDS [get_ports tx_sync_0_p]
#set_property PACKAGE_PIN AE29 [get_ports tx_sync_0_p]

#set_property PACKAGE_PIN AD8 [get_ports FPGA_DECLK_122M88_P]
#set_property IOSTANDARD LVCMOS18 [get_ports sysref]
#set_property IOSTANDARD LVCMOS18 [get_ports tx_sync_0]

#set_property PACKAGE_PIN AU26 [get_ports sysref_p]
#set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports sysref_p]




#set_property PACKAGE_PIN A10 [get_ports gt_refclk1_p]
#set_property PACKAGE_PIN C6 [get_ports rxp]
#set_property PACKAGE_PIN AW32 [get_ports sys_clk_p]
#set_property IOSTANDARD LVDS [get_ports sys_clk_p]


#set_property PACKAGE_PIN AW32 [get_ports clk]
#set_property PACKAGE_PIN AJ38 [get_ports emif_wr]
#set_property PACKAGE_PIN AH38 [get_ports emif_rd]
#set_property PACKAGE_PIN AL42 [get_ports emif_cs]
#set_property PACKAGE_PIN AG38 [get_ports {emif_addr[0]}]
#set_property PACKAGE_PIN AG42 [get_ports {emif_addr[1]}]
#set_property PACKAGE_PIN AE38 [get_ports {emif_addr[2]}]
#set_property PACKAGE_PIN AC40 [get_ports {emif_addr[3]}]
#set_property PACKAGE_PIN AC41 [get_ports {emif_addr[4]}]
#set_property PACKAGE_PIN AE39 [get_ports {emif_addr[5]}]
#set_property PACKAGE_PIN AE40 [get_ports {emif_addr[6]}]
#set_property PACKAGE_PIN AD40 [get_ports {emif_addr[7]}]
#set_property PACKAGE_PIN AD41 [get_ports {emif_addr[8]}]
#set_property PACKAGE_PIN AF39 [get_ports {emif_addr[9]}]
#set_property PACKAGE_PIN AF40 [get_ports {emif_addr[10]}]
#set_property PACKAGE_PIN AF41 [get_ports {emif_addr[11]}]
#set_property PACKAGE_PIN AG41 [get_ports {emif_addr[12]}]
#set_property PACKAGE_PIN AG39 [get_ports {emif_addr[13]}]
#set_property PACKAGE_PIN AH39 [get_ports {emif_addr[14]}]
#set_property PACKAGE_PIN AB41 [get_ports {emif_data[0]}]
#set_property PACKAGE_PIN AB42 [get_ports {emif_data[1]}]
#set_property PACKAGE_PIN W40 [get_ports {emif_data[2]}]
#set_property PACKAGE_PIN Y40 [get_ports {emif_data[3]}]
#set_property PACKAGE_PIN Y39 [get_ports {emif_data[4]}]
#set_property PACKAGE_PIN AA39 [get_ports {emif_data[5]}]
#set_property PACKAGE_PIN Y42 [get_ports {emif_data[6]}]
#set_property PACKAGE_PIN AA42 [get_ports {emif_data[7]}]
#set_property PACKAGE_PIN AB38 [get_ports {emif_data[8]}]
#set_property PACKAGE_PIN AB39 [get_ports {emif_data[9]}]
#set_property PACKAGE_PIN AA40 [get_ports {emif_data[10]}]
#set_property PACKAGE_PIN AA41 [get_ports {emif_data[11]}]
#set_property PACKAGE_PIN AC38 [get_ports {emif_data[12]}]
#set_property PACKAGE_PIN AC39 [get_ports {emif_data[13]}]
#set_property PACKAGE_PIN AD42 [get_ports {emif_data[14]}]
#set_property PACKAGE_PIN AE42 [get_ports {emif_data[15]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_addr[14]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_addr[13]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_addr[12]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_addr[11]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_addr[10]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_addr[9]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_addr[8]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_addr[7]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_addr[6]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_addr[5]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_addr[4]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_addr[3]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_addr[2]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_addr[1]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_addr[0]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_data[15]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_data[14]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_data[13]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_data[12]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_data[11]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_data[10]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_data[9]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_data[8]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_data[7]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_data[6]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_data[5]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_data[4]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_data[3]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_data[2]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_data[1]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {emif_data[0]}]
#set_property IOSTANDARD LVCMOS18 [get_ports clk]
#set_property IOSTANDARD LVCMOS18 [get_ports emif_cs]
#set_property IOSTANDARD LVCMOS18 [get_ports emif_rd]
#set_property IOSTANDARD LVCMOS18 [get_ports emif_wr]

#set_property PACKAGE_PIN AU38 [get_ports lvds_clk_1_p]
#set_property PACKAGE_PIN AV40 [get_ports lvds_clk_2_p]
#set_property PACKAGE_PIN AU39 [get_ports lvds_data_1_p]
#set_property PACKAGE_PIN AY39 [get_ports lvds_data_2_p]
#set_property IOSTANDARD LVDS [get_ports lvds_clk_1_p]
#set_property IOSTANDARD LVDS [get_ports lvds_clk_2_p]
#set_property IOSTANDARD LVDS [get_ports lvds_data_1_p]
#set_property IOSTANDARD LVDS [get_ports lvds_data_2_p]





#set_property PACKAGE_PIN AW30 [get_ports o_spi_cs]
#set_property PACKAGE_PIN AY30 [get_ports o_spi_sck]
#set_property PACKAGE_PIN BB31 [get_ports o_spi_mosi]
#set_property PACKAGE_PIN AT30 [get_ports i_spi_miso]
#set_property IOSTANDARD LVCMOS18 [get_ports i_spi_miso]
#set_property IOSTANDARD LVCMOS18 [get_ports o_spi_cs]
#set_property IOSTANDARD LVCMOS18 [get_ports o_spi_mosi]
#set_property IOSTANDARD LVCMOS18 [get_ports o_spi_sck]

#set_property PACKAGE_PIN AR30 [get_ports o_rst_n]
#set_property PACKAGE_PIN AV30 [get_ports o_requset]
#set_property IOSTANDARD LVCMOS18 [get_ports o_requset]
#set_property IOSTANDARD LVCMOS18 [get_ports o_rst_n]

#set_property PACKAGE_PIN AN24 [get_ports A3P_gpio]
#set_property PACKAGE_PIN Y35 [get_ports BOOT_CTRL0]
#set_property PACKAGE_PIN AA36 [get_ports BOOT_CTRL1]
#set_property IOSTANDARD LVCMOS18 [get_ports A3P_gpio]
#set_property IOSTANDARD LVCMOS18 [get_ports BOOT_CTRL0]
#set_property IOSTANDARD LVCMOS18 [get_ports BOOT_CTRL1]


#set_property PACKAGE_PIN AA32 [get_ports o_uart_tx]
#set_property IOSTANDARD LVCMOS18 [get_ports o_uart_tx]
#set_property PACKAGE_PIN AA31 [get_ports i_uart_rx]
#set_property IOSTANDARD LVCMOS18 [get_ports i_uart_rx]
#set_property PACKAGE_PIN AK40 [get_ports uart_4008_data_valid]
#set_property IOSTANDARD LVCMOS18 [get_ports uart_4008_data_valid]

#set_property PACKAGE_PIN AP32 [get_ports UCP_UART_IO]
#set_property IOSTANDARD LVCMOS18 [get_ports UCP_UART_IO]

#set_property PACKAGE_PIN AJ23 [get_ports UART1_V7toA3P_TX]
#set_property PACKAGE_PIN AK23 [get_ports UART1_V7toA3P_RX]
#set_property IOSTANDARD LVCMOS18 [get_ports UART1_V7toA3P_RX]
#set_property IOSTANDARD LVCMOS18 [get_ports UART1_V7toA3P_TX]

#set_property PACKAGE_PIN AN24 [get_ports A3P_NOTICE]
#set_property IOSTANDARD LVCMOS18 [get_ports A3P_NOTICE]

#set_property PACKAGE_PIN AK20 [get_ports uart_4008_A3P_tx]
#set_property PACKAGE_PIN AL20 [get_ports uart_4008_A3P_rx]
#set_property IOSTANDARD LVCMOS18 [get_ports uart_4008_A3P_rx]
#set_property IOSTANDARD LVCMOS18 [get_ports uart_4008_A3P_tx]

#set_property PACKAGE_PIN AR27 [get_ports SYSREF_CLK_BK_IN_P]
#set_property IOSTANDARD LVDS [get_ports SYSREF_CLK_BK_IN_P]

#set_property PULLDOWN true [get_ports BOOT_CTRL0]
#set_property PULLDOWN true [get_ports BOOT_CTRL1]
#set_property PULLDOWN true [get_ports A3P_NOTICE]

#set_property PACKAGE_PIN AV30 [get_ports SYSREF_CLK_BK_IN]
#set_property IOSTANDARD LVCMOS18 [get_ports SYSREF_CLK_BK_IN]
#set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
#set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
#set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
#connect_debug_port dbg_hub/clk [get_nets clk_100]










set_property CFGBVS VCCO [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property BITSTREAM.GENERAL.COMPRESS true [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 50 [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property BITSTREAM.CONFIG.SPI_FALL_EDGE Yes [current_design]

create_clock -period 8.000 -name eth_rxc [get_ports net_rxc]

set_property -dict {PACKAGE_PIN AG10 IOSTANDARD LVDS} [get_ports sys_clk_p]
set_property -dict {PACKAGE_PIN T26 IOSTANDARD LVCMOS33} [get_ports sys_rst_n]


set_property -dict {PACKAGE_PIN V19 IOSTANDARD LVCMOS33} [get_ports eth_mdc]
set_property -dict {PACKAGE_PIN V20 IOSTANDARD LVCMOS33} [get_ports eth_mdio]
set_property -dict {PACKAGE_PIN W23 IOSTANDARD LVCMOS33} [get_ports net_rst_n]
set_property -dict {PACKAGE_PIN U27 IOSTANDARD LVCMOS33} [get_ports net_rxc]
set_property -dict {PACKAGE_PIN W26 IOSTANDARD LVCMOS33} [get_ports net_rx_ctl]
set_property -dict {PACKAGE_PIN V27 IOSTANDARD LVCMOS33} [get_ports {net_rxd[0]}]
set_property -dict {PACKAGE_PIN V29 IOSTANDARD LVCMOS33} [get_ports {net_rxd[1]}]
set_property -dict {PACKAGE_PIN V30 IOSTANDARD LVCMOS33} [get_ports {net_rxd[2]}]
set_property -dict {PACKAGE_PIN V25 IOSTANDARD LVCMOS33} [get_ports {net_rxd[3]}]

set_property -dict {PACKAGE_PIN U28 IOSTANDARD LVCMOS33} [get_ports net_txc]
set_property -dict {PACKAGE_PIN V26 IOSTANDARD LVCMOS33} [get_ports net_tx_ctl]
set_property -dict {PACKAGE_PIN T25 IOSTANDARD LVCMOS33} [get_ports {net_txd[0]}]
set_property -dict {PACKAGE_PIN U25 IOSTANDARD LVCMOS33} [get_ports {net_txd[1]}]
set_property -dict {PACKAGE_PIN U29 IOSTANDARD LVCMOS33} [get_ports {net_txd[2]}]
set_property -dict {PACKAGE_PIN U30 IOSTANDARD LVCMOS33} [get_ports {net_txd[3]}]


set_property SLEW FAST [get_ports net_txc]
set_property SLEW FAST [get_ports net_tx_ctl]
set_property SLEW FAST [get_ports {net_txd[*]}]









set_property PACKAGE_PIN G8 [get_ports jesd_ref_clk_p]
set_property PACKAGE_PIN F6 [get_ports {rxp_in_0[0]}]
set_property PACKAGE_PIN G4 [get_ports {rxp_in_0[1]}]
set_property PACKAGE_PIN H6 [get_ports {rxp_in_0[2]}]
set_property PACKAGE_PIN K6 [get_ports {rxp_in_0[3]}]
set_property PACKAGE_PIN D6 [get_ports {rxp_in_0[4]}]
set_property PACKAGE_PIN E4 [get_ports {rxp_in_0[5]}]
set_property PACKAGE_PIN A8 [get_ports {rxp_in_0[6]}]
set_property PACKAGE_PIN B6 [get_ports {rxp_in_0[7]}]
set_property PACKAGE_PIN AD21 [get_ports rx_sync_0_p]
set_property PACKAGE_PIN Y21 [get_ports sysref_p]
set_property IOSTANDARD LVDS_25 [get_ports rx_sync_0_n]
set_property IOSTANDARD LVDS_25 [get_ports rx_sync_0_p]
set_property IOSTANDARD LVDS_25 [get_ports sysref_p]



#-------------------- TX7332 SPI 接口信号 (SPI Interface for TX7332) --------------------
# SPI 主入从出 (MISO)
# 原端口: i_SPI_MISO
set_property -dict {PACKAGE_PIN G22 IOSTANDARD LVCMOS33} [get_ports tx7332_spi_miso]

# SPI 主出从入 (MOSI)
# 原端口: o_SPI_MOSI
set_property -dict {PACKAGE_PIN B22 IOSTANDARD LVCMOS33} [get_ports tx7332_spi_mosi]

# SPI 时钟输出 (SCLK)
# 原端口: o_SPI_Clk
set_property -dict {PACKAGE_PIN F22 IOSTANDARD LVCMOS33} [get_ports tx7332_spi_clk]

# SPI 片选输出 (CSn)
# 原端口: o_SPI_CS_n
set_property -dict {PACKAGE_PIN A22 IOSTANDARD LVCMOS33} [get_ports tx7332_spi_csn]

set_property -dict {PACKAGE_PIN A21 IOSTANDARD LVCMOS33} [get_ports capture_en_O]

#-------------------- TX7332 其他输出信号 (Other Outputs for TX7332) --------------------
# 同步脉冲输出 (SYNCP)
# 原端口: o_SYNCP
set_property -dict {PACKAGE_PIN H21 IOSTANDARD LVCMOS33} [get_ports tx7332_syncp]
