AR reg_ps_4_bit behavioral "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/REG_PS_4_BIT.vhd" sub00/vhpl23 1629650822
AR clk_delayer_4 rtl "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/CLK_DELAYER_4.vhd" sub00/vhpl16 1630527763
EN mux_8_1 NULL "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/Mux_8_1.vhd" sub00/vhpl02 1628843977
AR mux_2_1 rtl "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/MUX_2_1.vhd" sub00/vhpl01 1621590642
EN reg_sp_8_bit NULL "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/REG_SP_8_BIT.vhd" sub00/vhpl11 1630527760
AR reg_sp_8_bit rtl "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/REG_SP_8_BIT.vhd" sub00/vhpl12 1630527761
AR reg_ps_4_bit rtl "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/REG_PS_4_BIT.vhd" sub00/vhpl10 1629622912
EN counter_mod_2_n NULL "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/COUNTER_MOD_2_N.vhd" sub00/vhpl21 1630527764
AR counter_mod_2_n rtl "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/COUNTER_MOD_2_N.vhd" sub00/vhpl22 1630527765
EN mux_2_1 NULL "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/MUX_2_1.vhd" sub00/vhpl00 1621590641
EN clk_delayer_4 NULL "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/CLK_DELAYER_4.vhd" sub00/vhpl15 1630527762
AR counter_mod_8 rtl "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/COUNTER_MOD_8.vhd" sub00/vhpl18 1629650126
AR mux_8_1 mux_arch "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/Mux_8_1.vhd" sub00/vhpl03 1621590626
AR uart struct "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/UART.vhd" sub00/vhpl27 1630527775
AR baudgeneretor baudgen "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/BaudGeneretor.vhd" sub00/vhpl06 1628844698
EN counter_mod_8 NULL "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/COUNTER_MOD_8.vhd" sub00/vhpl17 1629650125
EN reg_ps_4_bit NULL "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/REG_PS_4_BIT.vhd" sub00/vhpl09 1629650821
AR serializer rtl "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/SERIALIZER.vhd" sub00/vhpl29 1630527771
EN reg_pp_8_bit NULL "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/REG_PP_8_BIT.vhd" sub00/vhpl13 1630527758
EN baudgeneretor NULL "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/BaudGeneretor.vhd" sub00/vhpl05 1628844697
AR reg_pp_8_bit rtl "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/REG_PP_8_BIT.vhd" sub00/vhpl14 1630527759
AR mux_8_1 rtl "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/Mux_8_1.vhd" sub00/vhpl04 1628843978
EN reg_ps_9_bit NULL "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/REG_PS_9_BIT.vhd" sub00/vhpl07 1630527766
AR baud_gen rtl "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/BAUD_GEN.vhd" sub00/vhpl25 1630527769
EN serializer NULL "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/SERIALIZER.vhd" sub00/vhpl28 1630527770
EN uart NULL "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/UART.vhd" sub00/vhpl26 1630527774
EN deserializer NULL "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/DESERIALIZER.vhd" sub00/vhpl19 1630527772
AR deserializer struct "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/DESERIALIZER.vhd" sub00/vhpl20 1630527773
AR reg_ps_9_bit rtl "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/REG_PS_9_BIT.vhd" sub00/vhpl08 1630527767
EN baud_gen NULL "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/BAUD_GEN.vhd" sub00/vhpl24 1630527768
