# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2020 - 2021, Apache Software Foundation
# This file is distributed under the same license as the tvm package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
# 
# Translators:
# DH Luo, 2021
# 
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: tvm 0.8.dev1713+gbe5f05f3f\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2021-09-18 01:16+0000\n"
"PO-Revision-Date: 2021-09-18 07:50+0000\n"
"Last-Translator: DH Luo, 2021\n"
"Language-Team: Chinese (China) (https://www.transifex.com/TVMChinese/teams/124815/zh_CN/)\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"
"Language: zh_CN\n"
"Plural-Forms: nplurals=1; plural=0;\n"

#: ../../_staging/vta/dev/config.rst:19
msgid "VTA Configuration"
msgstr "VTA配置"

#: ../../_staging/vta/dev/config.rst:21
msgid ""
"The VTA stack incorporates both a hardware accelerator stack and a TVM based"
" software stack. VTA incorporates flexibility out of the box: by modifying "
"the ``3rdparty/vta-hw/config/vta_config.json`` high-level configuration "
"file, the user can change the shape of the tensor intrinsic, clock "
"frequency, pipelining, data type width, and on-chip buffer sizes."
msgstr ""

#: ../../_staging/vta/dev/config.rst:29
msgid "Parameters Overview"
msgstr ""

#: ../../_staging/vta/dev/config.rst:31
msgid ""
"We explain the parameters listed in the ``vta_config.json`` file in the "
"table below."
msgstr ""

#: ../../_staging/vta/dev/config.rst:35
msgid "Attribute"
msgstr ""

#: ../../_staging/vta/dev/config.rst:35
msgid "Format"
msgstr ""

#: ../../_staging/vta/dev/config.rst:35
msgid "Description"
msgstr ""

#: ../../_staging/vta/dev/config.rst:37
msgid "``TARGET``"
msgstr ""

#: ../../_staging/vta/dev/config.rst:37 ../../_staging/vta/dev/config.rst:39
msgid "String"
msgstr ""

#: ../../_staging/vta/dev/config.rst:37
msgid "The TVM device target."
msgstr ""

#: ../../_staging/vta/dev/config.rst:39
msgid "``HW_VER``"
msgstr ""

#: ../../_staging/vta/dev/config.rst:39
msgid "VTA hardware version number."
msgstr ""

#: ../../_staging/vta/dev/config.rst:41
msgid "``LOG_INP_WIDTH``"
msgstr ""

#: ../../_staging/vta/dev/config.rst:41 ../../_staging/vta/dev/config.rst:43
#: ../../_staging/vta/dev/config.rst:45 ../../_staging/vta/dev/config.rst:47
#: ../../_staging/vta/dev/config.rst:49 ../../_staging/vta/dev/config.rst:51
#: ../../_staging/vta/dev/config.rst:53 ../../_staging/vta/dev/config.rst:55
#: ../../_staging/vta/dev/config.rst:57
msgid "Int (log2)"
msgstr ""

#: ../../_staging/vta/dev/config.rst:41
msgid "Input data type signed integer width."
msgstr ""

#: ../../_staging/vta/dev/config.rst:43
msgid "``LOG_WGT_WIDTH``"
msgstr ""

#: ../../_staging/vta/dev/config.rst:43
msgid "Weight data type signed integer width."
msgstr ""

#: ../../_staging/vta/dev/config.rst:45
msgid "``LOG_ACC_WIDTH``"
msgstr ""

#: ../../_staging/vta/dev/config.rst:45
msgid "Accumulator data type signed integer width."
msgstr ""

#: ../../_staging/vta/dev/config.rst:47
msgid "``LOG_BATCH``"
msgstr ""

#: ../../_staging/vta/dev/config.rst:47
msgid "VTA matrix multiply intrinsic input/output dimension 0."
msgstr ""

#: ../../_staging/vta/dev/config.rst:49
msgid "``LOG_BLOCK``"
msgstr ""

#: ../../_staging/vta/dev/config.rst:49
msgid "VTA matrix multiply inner dimensions."
msgstr ""

#: ../../_staging/vta/dev/config.rst:51
msgid "``LOG_UOP_BUFF_SIZE``"
msgstr ""

#: ../../_staging/vta/dev/config.rst:51
msgid "Micro-op on-chip buffer in Bytes."
msgstr ""

#: ../../_staging/vta/dev/config.rst:53
msgid "``LOG_INP_BUFF_SIZE``"
msgstr ""

#: ../../_staging/vta/dev/config.rst:53
msgid "Input on-chip buffer in Bytes."
msgstr ""

#: ../../_staging/vta/dev/config.rst:55
msgid "``LOG_WGT_BUFF_SIZE``"
msgstr ""

#: ../../_staging/vta/dev/config.rst:55
msgid "Weight on-chip buffer in Bytes."
msgstr ""

#: ../../_staging/vta/dev/config.rst:57
msgid "``LOG_ACC_BUFF_SIZE``"
msgstr ""

#: ../../_staging/vta/dev/config.rst:57
msgid "Accumulator on-chip buffer in Bytes."
msgstr ""

#: ../../_staging/vta/dev/config.rst:63
msgid ""
"When a parameter name is preceded with ``LOG``, it means that it describes a"
" value that can only be expressed a power of two. For that reason we "
"describe these parameters by their log2 value. For instance, to describe an "
"integer width of 8-bits for the input data types, we set the "
"``LOG_INP_WIDTH`` to be 3, which is the log2 of 8. Similarly, to descibe a "
"64kB micro-op buffer, we would set ``LOG_UOP_BUFF_SIZE`` to be 16."
msgstr ""

#: ../../_staging/vta/dev/config.rst:68
msgid "We provide additional detail below regarding each parameter:"
msgstr ""

#: ../../_staging/vta/dev/config.rst:70
msgid ""
"``TARGET``: Can be set to ``\"pynq\"``, ``\"ultra96\"``, ``\"sim\"`` (fast "
"simulator), or ``\"tsim\"`` (cycle accurate sim with verilator)."
msgstr ""

#: ../../_staging/vta/dev/config.rst:71
msgid ""
"``HW_VER``: Hardware version which increments every time the VTA hardware "
"design changes. This parameter is used to uniquely identity hardware "
"bitstreams."
msgstr ""

#: ../../_staging/vta/dev/config.rst:72
msgid ""
"``LOG_BATCH``: Equivalent to A in multiplication of shape (A, B) x (B, C), "
"or typically, the batch dimension of inner tensor computation."
msgstr ""

#: ../../_staging/vta/dev/config.rst:73
msgid ""
"``LOG_BLOCK``: Equivalent to B and C in multiplication of shape (A, B) x (B,"
" C), or typically, the input/output channel dimensions of the inner tensor "
"computation."
msgstr ""
