{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1458793293730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458793293746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 24 00:21:33 2016 " "Processing started: Thu Mar 24 00:21:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458793293746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793293746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_golden_top -c DE1_SOC_golden_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_golden_top -c DE1_SOC_golden_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793293746 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1458793354677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioclk/synthesis/audioclk.v 1 1 " "Found 1 design units, including 1 entities, in source file audioclk/synthesis/audioclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioClk " "Found entity 1: AudioClk" {  } { { "AudioClk/synthesis/AudioClk.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/AudioClk/synthesis/AudioClk.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793374943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793374943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioclk/synthesis/submodules/audioclk_audio_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file audioclk/synthesis/submodules/audioclk_audio_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioClk_audio_pll_0 " "Found entity 1: AudioClk_audio_pll_0" {  } { { "AudioClk/synthesis/submodules/AudioClk_audio_pll_0.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/AudioClk/synthesis/submodules/AudioClk_audio_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793374958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793374958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioclk/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file audioclk/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "AudioClk/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/AudioClk/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793374958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793374958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioclk/synthesis/submodules/audioclk_audio_pll_0_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audioclk/synthesis/submodules/audioclk_audio_pll_0_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioClk_audio_pll_0_audio_pll " "Found entity 1: AudioClk_audio_pll_0_audio_pll" {  } { { "AudioClk/synthesis/submodules/AudioClk_audio_pll_0_audio_pll.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/AudioClk/synthesis/submodules/AudioClk_audio_pll_0_audio_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793374958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793374958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/synthesis/audio.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/synthesis/audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio " "Found entity 1: Audio" {  } { { "Audio/synthesis/Audio.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/Audio/synthesis/Audio.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793374974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793374974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "Audio/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/Audio/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793374974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793374974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "Audio/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/Audio/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793374990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793374990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "Audio/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/Audio/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793374990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793374990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "Audio/synthesis/submodules/altera_up_clock_edge.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/Audio/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793374990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793374990 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "Audio/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/Audio/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1458793375005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "Audio/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/Audio/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/synthesis/submodules/audio_audio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/synthesis/submodules/audio_audio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_audio_0 " "Found entity 1: Audio_audio_0" {  } { { "Audio/synthesis/submodules/Audio_audio_0.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/Audio/synthesis/submodules/Audio_audio_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375005 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE1_SOC_golden_top.v(450) " "Verilog HDL Module Instantiation warning at DE1_SOC_golden_top.v(450): ignored dangling comma in List of Port Connections" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1458793375021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375021 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/IR_divide.v " "Can't analyze file -- file V/IR_divide.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1458793375036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/de1_soc_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS " "Found entity 1: DE1_SoC_QSYS" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_irq_mapper_002 " "Found entity 1: DE1_SoC_QSYS_irq_mapper_002" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper_002.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper_002.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_irq_mapper_001 " "Found entity 1: DE1_SoC_QSYS_irq_mapper_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper_001.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_irq_mapper " "Found entity 1: DE1_SoC_QSYS_irq_mapper" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_4.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_4 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_4" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_4_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_4_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_4_avalon_st_adapter " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_4_avalon_st_adapter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_avalon_st_adapter.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_4_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_4_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_4_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_4_avalon_st_adapter_error_adapter_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375177 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_4_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_4_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_4_rsp_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_4_rsp_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_rsp_mux.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_4_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_4_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_4_rsp_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_4_rsp_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_rsp_demux.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_4_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_4_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_4_cmd_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_4_cmd_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_cmd_mux.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_4_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_4_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_4_cmd_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_4_cmd_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_cmd_demux.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375224 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375224 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375224 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375224 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375224 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_4_router_002.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_4_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_router_002.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375286 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_4_router_002.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_4_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_router_002.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_4_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_4_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_4_router_002_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_4_router_002_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_router_002.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375286 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_4_router_002 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_4_router_002" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_router_002.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375286 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_4_router.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_4_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_router.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375286 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_4_router.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_4_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_router.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_4_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_4_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_4_router_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_4_router_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_router.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375286 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_4_router " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_4_router" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_router.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_3 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_3" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_3.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_2 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_2" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_avalon_st_adapter " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_avalon_st_adapter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_avalon_st_adapter.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_2_rsp_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_2_rsp_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_rsp_mux.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_2_rsp_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_2_rsp_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_rsp_demux.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_2_cmd_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_2_cmd_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_cmd_mux.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_2_cmd_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_2_cmd_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_cmd_demux.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375442 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_router_001.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_router_001.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_2_router_001_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_2_router_001_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_router_001.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375442 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_2_router_001 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_2_router_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_router_001.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_router.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_router.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_2_router_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_2_router_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_router.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375458 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_2_router " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_2_router" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_router.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_rsp_mux_002 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_rsp_mux_002" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_mux_002.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_rsp_mux_001 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_rsp_mux_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_mux_001.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_rsp_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_rsp_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_rsp_demux_012.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_rsp_demux_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_rsp_demux_012 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_rsp_demux_012" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_demux_012.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_demux_012.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_rsp_demux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_rsp_demux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_rsp_demux_010 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_rsp_demux_010" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_demux_010.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_demux_010.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_rsp_demux_001 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_rsp_demux_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_demux_001.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_rsp_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_rsp_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_cmd_mux_003 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_cmd_mux_003" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_mux_003.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_cmd_mux_001 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_cmd_mux_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_mux_001.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_cmd_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_cmd_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_cmd_demux_002 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_cmd_demux_002" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_demux_002.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_cmd_demux_001 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_cmd_demux_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_demux_001.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_cmd_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_cmd_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375692 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_1_router_013.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_1_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_013.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375692 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_1_router_013.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_1_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_013.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_router_013_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_router_013_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_013.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375707 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_1_router_013 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_1_router_013" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_013.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_1_router_007.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_1_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_007.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_1_router_007.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_1_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_007.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_router_007_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_router_007_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_007.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375707 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_1_router_007 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_1_router_007" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_007.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_1_router_005.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_1_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_005.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_1_router_005.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_1_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_005.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_router_005_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_router_005_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_005.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375723 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_1_router_005 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_1_router_005" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_005.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375723 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_1_router_004.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_1_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_004.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375723 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_1_router_004.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_1_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_004.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_router_004_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_router_004_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_004.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375723 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_1_router_004 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_1_router_004" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_004.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375723 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_002.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_002.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_router_002_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_router_002_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_002.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375738 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_1_router_002 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_1_router_002" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_002.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_001.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_001.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_router_001_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_router_001_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_001.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375738 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_1_router_001 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_1_router_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_001.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_router_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_router_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375754 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_1_router " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_1_router" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375816 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_001 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793375816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375832 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_vol_flag_rr_in_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_vol_flag_rr_in_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_vol_flag_RR_in_0 " "Found entity 1: DE1_SoC_QSYS_vol_flag_RR_in_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vol_flag_RR_in_0.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vol_flag_RR_in_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_vol_ctrl_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_vol_ctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_vol_ctrl_0 " "Found entity 1: DE1_SoC_QSYS_vol_ctrl_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vol_ctrl_0.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vol_ctrl_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_uart_tx " "Found entity 1: DE1_SoC_QSYS_uart_tx" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_uart.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375863 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_uart_rx_stimulus_source " "Found entity 2: DE1_SoC_QSYS_uart_rx_stimulus_source" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_uart.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375863 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_QSYS_uart_rx " "Found entity 3: DE1_SoC_QSYS_uart_rx" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_uart.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375863 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SoC_QSYS_uart_regs " "Found entity 4: DE1_SoC_QSYS_uart_regs" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_uart.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375863 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SoC_QSYS_uart " "Found entity 5: DE1_SoC_QSYS_uart" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_uart.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_uart.v" 800 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_timer_stamp.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_timer_stamp.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_timer_stamp " "Found entity 1: DE1_SoC_QSYS_timer_stamp" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_timer_stamp.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_timer_stamp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_timer_0 " "Found entity 1: DE1_SoC_QSYS_timer_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_timer_0.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_timer " "Found entity 1: DE1_SoC_QSYS_timer" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_timer.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_td_status.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_td_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_td_status " "Found entity 1: DE1_SoC_QSYS_td_status" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_td_status.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_td_status.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sysid " "Found entity 1: DE1_SoC_QSYS_sysid" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sw " "Found entity 1: DE1_SoC_QSYS_sw" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sw.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_spi_0 " "Found entity 1: DE1_SoC_QSYS_spi_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_spi_0.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sdram_input_efifo_module " "Found entity 1: DE1_SoC_QSYS_sdram_input_efifo_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375941 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_sdram " "Found entity 2: DE1_SoC_QSYS_sdram" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375941 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE1_SoC_QSYS_sdram_test_component.v(234) " "Verilog HDL warning at DE1_SoC_QSYS_sdram_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1458793375941 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE1_SoC_QSYS_sdram_test_component.v(235) " "Verilog HDL warning at DE1_SoC_QSYS_sdram_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1458793375941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sdram_test_component_ram_module " "Found entity 1: DE1_SoC_QSYS_sdram_test_component_ram_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375941 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_sdram_test_component " "Found entity 2: DE1_SoC_QSYS_sdram_test_component" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_pll_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_pll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_pll_sys " "Found entity 1: DE1_SoC_QSYS_pll_sys" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_pll_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_pll_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_pll_audio " "Found entity 1: DE1_SoC_QSYS_pll_audio" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_audio.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_audio.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_play_out_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_play_out_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_play_out_0 " "Found entity 1: DE1_SoC_QSYS_play_out_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_play_out_0.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_play_out_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_onchip_memory2 " "Found entity 1: DE1_SoC_QSYS_onchip_memory2" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_ledr " "Found entity 1: DE1_SoC_QSYS_ledr" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_ledr.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_ledr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_key " "Found entity 1: DE1_SoC_QSYS_key" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_key.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793375988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793375988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: DE1_SoC_QSYS_jtag_uart_sim_scfifo_w" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376004 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_jtag_uart_scfifo_w " "Found entity 2: DE1_SoC_QSYS_jtag_uart_scfifo_w" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376004 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: DE1_SoC_QSYS_jtag_uart_sim_scfifo_r" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376004 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SoC_QSYS_jtag_uart_scfifo_r " "Found entity 4: DE1_SoC_QSYS_jtag_uart_scfifo_r" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376004 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SoC_QSYS_jtag_uart " "Found entity 5: DE1_SoC_QSYS_jtag_uart" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793376004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_i2c_sda.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_i2c_sda.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_i2c_sda " "Found entity 1: DE1_SoC_QSYS_i2c_sda" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_i2c_sda.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_i2c_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793376019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_i2c_scl.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_i2c_scl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_i2c_scl " "Found entity 1: DE1_SoC_QSYS_i2c_scl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_i2c_scl.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_i2c_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793376019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_hps_0 " "Found entity 1: DE1_SoC_QSYS_hps_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793376035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_hps_0_hps_io " "Found entity 1: DE1_SoC_QSYS_hps_0_hps_io" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793376035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793376050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793376082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793376082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793376113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793376113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793376128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793376128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793376144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793376160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793376160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793376175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793376175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793376331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793376347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793376347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793376347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793376362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793376362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793376362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_hps_0_hps_io_border " "Found entity 1: DE1_SoC_QSYS_hps_0_hps_io_border" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793376378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_hps_0_fpga_interfaces " "Found entity 1: DE1_SoC_QSYS_hps_0_fpga_interfaces" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_fpga_interfaces.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793376378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_fifo_0.v 4 4 " "Found 4 design units, including 4 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_fifo_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_fifo_0_dual_clock_fifo " "Found entity 1: DE1_SoC_QSYS_fifo_0_dual_clock_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_fifo_0.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_fifo_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376394 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_fifo_0_dcfifo_with_controls " "Found entity 2: DE1_SoC_QSYS_fifo_0_dcfifo_with_controls" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_fifo_0.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_fifo_0.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376394 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_QSYS_fifo_0_map_avalonmm_to_avalonst " "Found entity 3: DE1_SoC_QSYS_fifo_0_map_avalonmm_to_avalonst" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_fifo_0.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_fifo_0.v" 485 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376394 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SoC_QSYS_fifo_0 " "Found entity 4: DE1_SoC_QSYS_fifo_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_fifo_0.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_fifo_0.v" 511 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793376394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793376394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_ic_data_module " "Found entity 1: DE1_SoC_QSYS_cpu_ic_data_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379326 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_cpu_ic_tag_module " "Found entity 2: DE1_SoC_QSYS_cpu_ic_tag_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379326 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_QSYS_cpu_bht_module " "Found entity 3: DE1_SoC_QSYS_cpu_bht_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379326 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SoC_QSYS_cpu_register_bank_a_module " "Found entity 4: DE1_SoC_QSYS_cpu_register_bank_a_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379326 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SoC_QSYS_cpu_register_bank_b_module " "Found entity 5: DE1_SoC_QSYS_cpu_register_bank_b_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379326 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE1_SoC_QSYS_cpu_dc_tag_module " "Found entity 6: DE1_SoC_QSYS_cpu_dc_tag_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379326 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE1_SoC_QSYS_cpu_dc_data_module " "Found entity 7: DE1_SoC_QSYS_cpu_dc_data_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379326 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE1_SoC_QSYS_cpu_dc_victim_module " "Found entity 8: DE1_SoC_QSYS_cpu_dc_victim_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379326 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE1_SoC_QSYS_cpu_nios2_oci_debug " "Found entity 9: DE1_SoC_QSYS_cpu_nios2_oci_debug" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379326 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE1_SoC_QSYS_cpu_ociram_sp_ram_module " "Found entity 10: DE1_SoC_QSYS_cpu_ociram_sp_ram_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379326 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE1_SoC_QSYS_cpu_nios2_ocimem " "Found entity 11: DE1_SoC_QSYS_cpu_nios2_ocimem" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379326 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE1_SoC_QSYS_cpu_nios2_avalon_reg " "Found entity 12: DE1_SoC_QSYS_cpu_nios2_avalon_reg" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 935 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379326 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE1_SoC_QSYS_cpu_nios2_oci_break " "Found entity 13: DE1_SoC_QSYS_cpu_nios2_oci_break" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 1027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379326 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE1_SoC_QSYS_cpu_nios2_oci_xbrk " "Found entity 14: DE1_SoC_QSYS_cpu_nios2_oci_xbrk" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 1321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379326 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE1_SoC_QSYS_cpu_nios2_oci_dbrk " "Found entity 15: DE1_SoC_QSYS_cpu_nios2_oci_dbrk" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379326 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE1_SoC_QSYS_cpu_nios2_oci_itrace " "Found entity 16: DE1_SoC_QSYS_cpu_nios2_oci_itrace" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 1769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379326 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE1_SoC_QSYS_cpu_nios2_oci_td_mode " "Found entity 17: DE1_SoC_QSYS_cpu_nios2_oci_td_mode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379326 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE1_SoC_QSYS_cpu_nios2_oci_dtrace " "Found entity 18: DE1_SoC_QSYS_cpu_nios2_oci_dtrace" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379326 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 19: DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379326 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 20: DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379326 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc " "Found entity 21: DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379326 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE1_SoC_QSYS_cpu_nios2_oci_fifo " "Found entity 22: DE1_SoC_QSYS_cpu_nios2_oci_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379326 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE1_SoC_QSYS_cpu_nios2_oci_pib " "Found entity 23: DE1_SoC_QSYS_cpu_nios2_oci_pib" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2973 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379326 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE1_SoC_QSYS_cpu_nios2_oci_im " "Found entity 24: DE1_SoC_QSYS_cpu_nios2_oci_im" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379326 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE1_SoC_QSYS_cpu_nios2_performance_monitors " "Found entity 25: DE1_SoC_QSYS_cpu_nios2_performance_monitors" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379326 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE1_SoC_QSYS_cpu_nios2_oci " "Found entity 26: DE1_SoC_QSYS_cpu_nios2_oci" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379326 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE1_SoC_QSYS_cpu " "Found entity 27: DE1_SoC_QSYS_cpu" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793379326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk " "Found entity 1: DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793379342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_jtag_debug_module_tck " "Found entity 1: DE1_SoC_QSYS_cpu_jtag_debug_module_tck" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_tck.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793379342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper " "Found entity 1: DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793379358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_mult_cell " "Found entity 1: DE1_SoC_QSYS_cpu_mult_cell" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793379358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_oci_test_bench " "Found entity 1: DE1_SoC_QSYS_cpu_oci_test_bench" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_oci_test_bench.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793379358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_test_bench " "Found entity 1: DE1_SoC_QSYS_cpu_test_bench" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_test_bench.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793379373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793379373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793379389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793379389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr " "Found entity 1: alt_vipvfr131_vfr" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793379404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_controller " "Found entity 1: alt_vipvfr131_vfr_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_controller.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793379404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_control_packet_encoder " "Found entity 1: alt_vipvfr131_vfr_control_packet_encoder" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793379420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc " "Found entity 1: alt_vipvfr131_prc" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793379420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_core " "Found entity 1: alt_vipvfr131_prc_core" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793379436 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "alt_vipvfr131_prc_read_master alt_vipvfr131_prc_read_master.v(47) " "Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 47 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793379436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_read_master " "Found entity 1: alt_vipvfr131_prc_read_master" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793379436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793379436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_package (de1_soc_qsys) " "Found design unit 1: alt_vipvfr131_common_package (de1_soc_qsys)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793380855 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_vipvfr131_common_package-body " "Found design unit 2: alt_vipvfr131_common_package-body" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" 3661 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793380855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793380855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793380855 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo " "Found entity 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793380855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793380855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_master " "Found entity 1: alt_vipvfr131_common_avalon_mm_master" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793380871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793380871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_unpack_data " "Found entity 1: alt_vipvfr131_common_unpack_data" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793380871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793380871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_slave " "Found entity 1: alt_vipvfr131_common_avalon_mm_slave" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793380886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793380886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_stream_output " "Found entity 1: alt_vipvfr131_common_stream_output" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_stream_output.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_stream_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793380886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793380886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_pulling_width_adapter-rtl " "Found design unit 1: alt_vipvfr131_common_pulling_width_adapter-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793380902 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_pulling_width_adapter " "Found entity 1: alt_vipvfr131_common_pulling_width_adapter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793380902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793380902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_general_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_general_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793380902 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_general_fifo " "Found entity 1: alt_vipvfr131_common_general_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793380902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793380902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator-rtl " "Found design unit 1: alt_vipvfr131_common_fifo_usedw_calculator-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793380918 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator " "Found entity 1: alt_vipvfr131_common_fifo_usedw_calculator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793380918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793380918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_gray_clock_crosser-rtl " "Found design unit 1: alt_vipvfr131_common_gray_clock_crosser-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793380918 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_gray_clock_crosser " "Found entity 1: alt_vipvfr131_common_gray_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793380918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793380918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay-rtl " "Found design unit 1: alt_vipvfr131_common_std_logic_vector_delay-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793380918 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay " "Found entity 1: alt_vipvfr131_common_std_logic_vector_delay" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793380918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793380918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_one_bit_delay-rtl " "Found design unit 1: alt_vipvfr131_common_one_bit_delay-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793380933 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_one_bit_delay " "Found entity 1: alt_vipvfr131_common_one_bit_delay" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793380933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793380933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_logic_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_logic_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793380933 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_logic_fifo " "Found entity 1: alt_vipvfr131_common_logic_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793380933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793380933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_ram_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_ram_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793380933 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_ram_fifo " "Found entity 1: alt_vipvfr131_common_ram_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793380933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793380933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_vfb_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_vfb_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_QSYS_alt_vip_vfb_0-rtl " "Found design unit 1: DE1_SoC_QSYS_alt_vip_vfb_0-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383866 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_alt_vip_vfb_0 " "Found entity 1: DE1_SoC_QSYS_alt_vip_vfb_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793383866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_vfb_0_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_vfb_0_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_QSYS_alt_vip_vfb_0_tb-rtl " "Found design unit 1: DE1_SoC_QSYS_alt_vip_vfb_0_tb-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0_tb.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383866 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_alt_vip_vfb_0_tb " "Found entity 1: DE1_SoC_QSYS_alt_vip_vfb_0_tb" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0_tb.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793383866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP151_PACKAGE (altera) " "Found design unit 1: ALT_CUSP151_PACKAGE (altera)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_package.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_package.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALT_CUSP151_PACKAGE-body " "Found design unit 2: ALT_CUSP151_PACKAGE-body" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_package.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_package.vhd" 3655 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793383913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_clock_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_clock_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_clock_reset-rtl " "Found design unit 1: alt_cusp151_clock_reset-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_clock_reset.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_clock_reset.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383913 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_clock_reset " "Found entity 1: alt_cusp151_clock_reset" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_clock_reset.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_clock_reset.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793383913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_cmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_cmp-rtl " "Found design unit 1: alt_cusp151_cmp-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_cmp.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_cmp.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383913 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_cmp " "Found entity 1: alt_cusp151_cmp" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_cmp.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_cmp.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793383913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_pc-syn " "Found design unit 1: alt_cusp151_pc-syn" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383928 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_pc " "Found entity 1: alt_cusp151_pc" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793383928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_pushing_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_pushing_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_pushing_width_adapter-rtl " "Found design unit 1: alt_cusp151_pushing_width_adapter-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pushing_width_adapter.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pushing_width_adapter.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383928 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_pushing_width_adapter " "Found entity 1: alt_cusp151_pushing_width_adapter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pushing_width_adapter.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pushing_width_adapter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793383928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_pulling_width_adapter-rtl " "Found design unit 1: alt_cusp151_pulling_width_adapter-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383944 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_pulling_width_adapter " "Found entity 1: alt_cusp151_pulling_width_adapter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793383944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_cusp151_avalon_mm_bursting_master_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383944 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_avalon_mm_bursting_master_fifo " "Found entity 1: alt_cusp151_avalon_mm_bursting_master_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793383944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_fifo-rtl " "Found design unit 1: alt_cusp151_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383960 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_fifo " "Found entity 1: alt_cusp151_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793383960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_fifo_usedw_calculator-rtl " "Found design unit 1: alt_cusp151_fifo_usedw_calculator-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383960 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_fifo_usedw_calculator " "Found entity 1: alt_cusp151_fifo_usedw_calculator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793383960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_general_fifo-rtl " "Found design unit 1: alt_cusp151_general_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383975 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_general_fifo " "Found entity 1: alt_cusp151_general_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793383975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_gray_clock_crosser-rtl " "Found design unit 1: alt_cusp151_gray_clock_crosser-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_gray_clock_crosser.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_gray_clock_crosser.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383975 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_gray_clock_crosser " "Found entity 1: alt_cusp151_gray_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_gray_clock_crosser.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793383975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_logic_fifo-rtl " "Found design unit 1: alt_cusp151_logic_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_logic_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383991 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_logic_fifo " "Found entity 1: alt_cusp151_logic_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_logic_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793383991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_one_bit_delay-rtl " "Found design unit 1: alt_cusp151_one_bit_delay-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_one_bit_delay.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_one_bit_delay.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383991 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_one_bit_delay " "Found entity 1: alt_cusp151_one_bit_delay" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_one_bit_delay.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_one_bit_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793383991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793383991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_ram_fifo-rtl " "Found design unit 1: alt_cusp151_ram_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793384006 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_ram_fifo " "Found entity 1: alt_cusp151_ram_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793384006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793384006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_std_logic_vector_delay-rtl " "Found design unit 1: alt_cusp151_std_logic_vector_delay-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_std_logic_vector_delay.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793384006 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_std_logic_vector_delay " "Found entity 1: alt_cusp151_std_logic_vector_delay" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_std_logic_vector_delay.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793384006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793384006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_avalon_st_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_avalon_st_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP151_AVALON_ST_OUTPUT-rtl " "Found design unit 1: ALT_CUSP151_AVALON_ST_OUTPUT-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_st_output.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_st_output.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793384006 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALT_CUSP151_AVALON_ST_OUTPUT " "Found entity 1: ALT_CUSP151_AVALON_ST_OUTPUT" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_st_output.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_st_output.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793384006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793384006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_atlantic_reporter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_atlantic_reporter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_atlantic_reporter-rtl " "Found design unit 1: alt_cusp151_atlantic_reporter-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_atlantic_reporter.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_atlantic_reporter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793384022 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_atlantic_reporter " "Found entity 1: alt_cusp151_atlantic_reporter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_atlantic_reporter.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_atlantic_reporter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793384022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793384022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_avalon_st_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_avalon_st_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_avalon_st_input-rtl " "Found design unit 1: alt_cusp151_avalon_st_input-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_st_input.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_st_input.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793384022 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_avalon_st_input " "Found entity 1: alt_cusp151_avalon_st_input" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_st_input.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_st_input.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793384022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793384022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_muxhot16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_muxhot16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_muxhot16-rtl " "Found design unit 1: alt_cusp151_muxhot16-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_muxhot16.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_muxhot16.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793384038 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_muxhot16 " "Found entity 1: alt_cusp151_muxhot16" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_muxhot16.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_muxhot16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793384038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793384038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_reg-rtl " "Found design unit 1: alt_cusp151_reg-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_reg.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_reg.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793384038 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_reg " "Found entity 1: alt_cusp151_reg" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_reg.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_reg.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793384038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793384038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_au.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_au.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP151_AU-rtl " "Found design unit 1: ALT_CUSP151_AU-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_au.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_au.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793384038 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALT_CUSP151_AU " "Found entity 1: ALT_CUSP151_AU" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_au.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_au.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793384038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793384038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_addsubcarry.vhd 4 2 " "Found 4 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_addsubcarry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_asc_carrypropagator-WYSI " "Found design unit 1: alt_cusp151_asc_carrypropagator-WYSI" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_addsubcarry.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_addsubcarry.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793384053 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_cusp151_addsubcarry-RTL " "Found design unit 2: alt_cusp151_addsubcarry-RTL" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_addsubcarry.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_addsubcarry.vhd" 155 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793384053 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_asc_carrypropagator " "Found entity 1: alt_cusp151_asc_carrypropagator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_addsubcarry.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_addsubcarry.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793384053 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_cusp151_addsubcarry " "Found entity 2: alt_cusp151_addsubcarry" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_addsubcarry.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_addsubcarry.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793384053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793384053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_muxbin2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_muxbin2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_muxbin2-rtl " "Found design unit 1: alt_cusp151_muxbin2-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_muxbin2.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_muxbin2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793384053 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_muxbin2 " "Found entity 1: alt_cusp151_muxbin2" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_muxbin2.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_muxbin2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793384053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793384053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_mix_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_mix_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_QSYS_alt_vip_mix_0-rtl " "Found design unit 1: DE1_SoC_QSYS_alt_vip_mix_0-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793385956 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_alt_vip_mix_0 " "Found entity 1: DE1_SoC_QSYS_alt_vip_mix_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793385956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793385956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_mix_0_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_mix_0_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_QSYS_alt_vip_mix_0_tb-rtl " "Found design unit 1: DE1_SoC_QSYS_alt_vip_mix_0_tb-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0_tb.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793385956 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_alt_vip_mix_0_tb " "Found entity 1: DE1_SoC_QSYS_alt_vip_mix_0_tb" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0_tb.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793385956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793385956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP151_AVALON_MM_MEM_SLAVE-rtl " "Found design unit 1: ALT_CUSP151_AVALON_MM_MEM_SLAVE-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793385972 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALT_CUSP151_AVALON_MM_MEM_SLAVE " "Found entity 1: ALT_CUSP151_AVALON_MM_MEM_SLAVE" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793385972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793385972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd 8 4 " "Found 8 design units, including 4 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_sync-cusp " "Found design unit 1: alt_cusp151_sync-cusp" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793385972 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_cusp151_sync_vec-cusp " "Found design unit 2: alt_cusp151_sync_vec-cusp" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793385972 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_cusp151_edge_to_pulse-cusp " "Found design unit 3: alt_cusp151_edge_to_pulse-cusp" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793385972 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alt_cusp151_trigger_to_synced_pulse-cusp " "Found design unit 4: alt_cusp151_trigger_to_synced_pulse-cusp" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793385972 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_sync " "Found entity 1: alt_cusp151_sync" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793385972 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_cusp151_sync_vec " "Found entity 2: alt_cusp151_sync_vec" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793385972 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_cusp151_edge_to_pulse " "Found entity 3: alt_cusp151_edge_to_pulse" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793385972 ""} { "Info" "ISGN_ENTITY_NAME" "4 alt_cusp151_trigger_to_synced_pulse " "Found entity 4: alt_cusp151_trigger_to_synced_pulse" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793385972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793385972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRS trs alt_vipitc131_IS2Vid.sv(99) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(99): object \"TRS\" differs only in case from object \"trs\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793385988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid.sv(63) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(63): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793385988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid.sv(64) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(64): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793385988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_BLANK h_blank alt_vipitc131_IS2Vid.sv(72) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(72): object \"H_BLANK\" differs only in case from object \"h_blank\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793385988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid.sv(82) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(82): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793385988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid.sv(83) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(83): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793385988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid " "Found entity 1: alt_vipitc131_IS2Vid" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793385988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793385988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_sync_compare " "Found entity 1: alt_vipitc131_IS2Vid_sync_compare" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793385988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793385988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_calculate_mode " "Found entity 1: alt_vipitc131_IS2Vid_calculate_mode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793386003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793386003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_control " "Found entity 1: alt_vipitc131_IS2Vid_control" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793386003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793386003 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_IS2Vid_mode_banks.sv(413) " "Verilog HDL information at alt_vipitc131_IS2Vid_mode_banks.sv(413): always construct contains both blocking and non-blocking assignments" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 413 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1458793386019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid_mode_banks.sv(8) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(8): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793386019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid_mode_banks.sv(21) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(21): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793386019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid_mode_banks.sv(23) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(23): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793386019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid_mode_banks.sv(24) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(24): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793386019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_mode_banks " "Found entity 1: alt_vipitc131_IS2Vid_mode_banks" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793386019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793386019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_statemachine " "Found entity 1: alt_vipitc131_IS2Vid_statemachine" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793386034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793386034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_fifo " "Found entity 1: alt_vipitc131_common_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793386034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793386034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_COUNT max_count alt_vipitc131_common_generic_count.v(3) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(3): object \"MAX_COUNT\" differs only in case from object \"max_count\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793386034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_VALUE reset_value alt_vipitc131_common_generic_count.v(4) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(4): object \"RESET_VALUE\" differs only in case from object \"reset_value\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793386034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_generic_count " "Found entity 1: alt_vipitc131_common_generic_count" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793386034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793386034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_to_binary " "Found entity 1: alt_vipitc131_common_to_binary" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_to_binary.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793386050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793386050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync " "Found entity 1: alt_vipitc131_common_sync" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793386050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793386050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_trigger_sync " "Found entity 1: alt_vipitc131_common_trigger_sync" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793386066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793386066 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_common_sync_generation.v(59) " "Verilog HDL information at alt_vipitc131_common_sync_generation.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1458793386066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync_generation " "Found entity 1: alt_vipitc131_common_sync_generation" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793386066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793386066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_frame_counter " "Found entity 1: alt_vipitc131_common_frame_counter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793386066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793386066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sample_counter " "Found entity 1: alt_vipitc131_common_sample_counter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sample_counter.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sample_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793386081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793386081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_dil_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_dil_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_QSYS_alt_vip_dil_0-rtl " "Found design unit 1: DE1_SoC_QSYS_alt_vip_dil_0-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793387048 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_alt_vip_dil_0 " "Found entity 1: DE1_SoC_QSYS_alt_vip_dil_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793387048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793387048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_dil_0_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_dil_0_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_QSYS_alt_vip_dil_0_tb-rtl " "Found design unit 1: DE1_SoC_QSYS_alt_vip_dil_0_tb-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0_tb.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793387048 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_alt_vip_dil_0_tb " "Found entity 1: DE1_SoC_QSYS_alt_vip_dil_0_tb" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0_tb.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793387048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793387048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_lu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_lu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_lu-rtl " "Found design unit 1: alt_cusp151_lu-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_lu.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_lu.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793387048 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_lu " "Found entity 1: alt_cusp151_lu" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_lu.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_lu.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793387048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793387048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_mem-rtl " "Found design unit 1: alt_cusp151_mem-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_mem.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_mem.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793387064 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_mem " "Found entity 1: alt_cusp151_mem" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_mem.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_mem.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793387064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793387064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipcti131_Vid2IS.v(67) " "Verilog HDL Declaration information at alt_vipcti131_Vid2IS.v(67): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793387064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipcti131_vid2is.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipcti131_vid2is.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipcti131_Vid2IS " "Found entity 1: alt_vipcti131_Vid2IS" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793387064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793387064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipcti131_Vid2IS_control.v(4) " "Verilog HDL Declaration information at alt_vipcti131_Vid2IS_control.v(4): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_control.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_control.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793387080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipcti131_vid2is_control.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipcti131_vid2is_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipcti131_Vid2IS_control " "Found entity 1: alt_vipcti131_Vid2IS_control" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_control.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793387080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793387080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipcti131_vid2is_av_st_output.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipcti131_vid2is_av_st_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipcti131_Vid2IS_av_st_output " "Found entity 1: alt_vipcti131_Vid2IS_av_st_output" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_av_st_output.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_av_st_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793387080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793387080 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "interlaced INTERLACED alt_vipcti131_Vid2IS_resolution_detection.v(15) " "Verilog HDL Declaration information at alt_vipcti131_Vid2IS_resolution_detection.v(15): object \"interlaced\" differs only in case from object \"INTERLACED\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_resolution_detection.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_resolution_detection.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458793387080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipcti131_vid2is_resolution_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipcti131_vid2is_resolution_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipcti131_Vid2IS_resolution_detection " "Found entity 1: alt_vipcti131_Vid2IS_resolution_detection" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_resolution_detection.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_resolution_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793387095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793387095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipcti131_vid2is_write_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipcti131_vid2is_write_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipcti131_Vid2IS_write_buffer " "Found entity 1: alt_vipcti131_Vid2IS_write_buffer" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_write_buffer.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_write_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793387095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793387095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipcti131_vid2is_embedded_sync_extractor.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipcti131_vid2is_embedded_sync_extractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipcti131_Vid2IS_embedded_sync_extractor " "Found entity 1: alt_vipcti131_Vid2IS_embedded_sync_extractor" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_embedded_sync_extractor.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_embedded_sync_extractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793387095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793387095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipcti131_vid2is_sync_polarity_convertor.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipcti131_vid2is_sync_polarity_convertor.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipcti131_Vid2IS_sync_polarity_convertor " "Found entity 1: alt_vipcti131_Vid2IS_sync_polarity_convertor" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_sync_polarity_convertor.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_sync_polarity_convertor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793387111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793387111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipcti131_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipcti131_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipcti131_common_fifo " "Found entity 1: alt_vipcti131_common_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_common_fifo.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_common_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793387111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793387111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipcti131_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipcti131_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipcti131_common_sync " "Found entity 1: alt_vipcti131_common_sync" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_common_sync.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_common_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793387111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793387111 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipcti131_common_sync_generation.v(59) " "Verilog HDL information at alt_vipcti131_common_sync_generation.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_common_sync_generation.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_common_sync_generation.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1458793387111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipcti131_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipcti131_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipcti131_common_sync_generation " "Found entity 1: alt_vipcti131_common_sync_generation" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_common_sync_generation.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_common_sync_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793387126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793387126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipcti131_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipcti131_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipcti131_common_frame_counter " "Found entity 1: alt_vipcti131_common_frame_counter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_common_frame_counter.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_common_frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793387126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793387126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipcti131_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipcti131_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipcti131_common_sample_counter " "Found entity 1: alt_vipcti131_common_sample_counter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_common_sample_counter.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_common_sample_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793387126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793387126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_csc_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_csc_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_QSYS_alt_vip_csc_0-rtl " "Found design unit 1: DE1_SoC_QSYS_alt_vip_csc_0-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793388484 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_alt_vip_csc_0 " "Found entity 1: DE1_SoC_QSYS_alt_vip_csc_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793388484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793388484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_csc_0_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_csc_0_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_QSYS_alt_vip_csc_0_tb-rtl " "Found design unit 1: DE1_SoC_QSYS_alt_vip_csc_0_tb-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0_tb.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793388499 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_alt_vip_csc_0_tb " "Found entity 1: DE1_SoC_QSYS_alt_vip_csc_0_tb" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0_tb.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793388499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793388499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hopt_mult_l3.vqm 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hopt_mult_l3.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 hopt_mult_l3 " "Found entity 1: hopt_mult_l3" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793388530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793388530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hopt_mult_l4.vqm 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hopt_mult_l4.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 hopt_mult_l4 " "Found entity 1: hopt_mult_l4" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793388562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793388562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hopt_mult_l5.vqm 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hopt_mult_l5.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 hopt_mult_l5 " "Found entity 1: hopt_mult_l5" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793388593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793388593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp151_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp151_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_mult-rtl " "Found design unit 1: alt_cusp151_mult-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_mult.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_mult.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793388593 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_mult " "Found entity 1: alt_cusp151_mult" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_mult.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_mult.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793388593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793388593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_crs_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_crs_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_QSYS_alt_vip_crs_0-rtl " "Found design unit 1: DE1_SoC_QSYS_alt_vip_crs_0-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793390137 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_alt_vip_crs_0 " "Found entity 1: DE1_SoC_QSYS_alt_vip_crs_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793390137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793390137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_crs_0_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_crs_0_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_QSYS_alt_vip_crs_0_tb-rtl " "Found design unit 1: DE1_SoC_QSYS_alt_vip_crs_0_tb-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0_tb.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793390137 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_alt_vip_crs_0_tb " "Found entity 1: DE1_SoC_QSYS_alt_vip_crs_0_tb" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0_tb.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793390137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793390137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_cpr_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_cpr_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_QSYS_alt_vip_cpr_2-rtl " "Found design unit 1: DE1_SoC_QSYS_alt_vip_cpr_2-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793390761 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_alt_vip_cpr_2 " "Found entity 1: DE1_SoC_QSYS_alt_vip_cpr_2" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793390761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793390761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_cpr_2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_cpr_2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_QSYS_alt_vip_cpr_2_tb-rtl " "Found design unit 1: DE1_SoC_QSYS_alt_vip_cpr_2_tb-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2_tb.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793390761 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_alt_vip_cpr_2_tb " "Found entity 1: DE1_SoC_QSYS_alt_vip_cpr_2_tb" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2_tb.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793390761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793390761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_cpr_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_cpr_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_QSYS_alt_vip_cpr_1-rtl " "Found design unit 1: DE1_SoC_QSYS_alt_vip_cpr_1-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793391307 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_alt_vip_cpr_1 " "Found entity 1: DE1_SoC_QSYS_alt_vip_cpr_1" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793391307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793391307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_cpr_1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_cpr_1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_QSYS_alt_vip_cpr_1_tb-rtl " "Found design unit 1: DE1_SoC_QSYS_alt_vip_cpr_1_tb-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1_tb.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793391307 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_alt_vip_cpr_1_tb " "Found entity 1: DE1_SoC_QSYS_alt_vip_cpr_1_tb" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1_tb.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793391307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793391307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_cpr_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_cpr_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_QSYS_alt_vip_cpr_0-rtl " "Found design unit 1: DE1_SoC_QSYS_alt_vip_cpr_0-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793391775 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_alt_vip_cpr_0 " "Found entity 1: DE1_SoC_QSYS_alt_vip_cpr_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793391775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793391775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_cpr_0_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_cpr_0_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_QSYS_alt_vip_cpr_0_tb-rtl " "Found design unit 1: DE1_SoC_QSYS_alt_vip_cpr_0_tb-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0_tb.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793391791 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_alt_vip_cpr_0_tb " "Found entity 1: DE1_SoC_QSYS_alt_vip_cpr_0_tb" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0_tb.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793391791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793391791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_clip_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_clip_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_QSYS_alt_vip_clip_0-rtl " "Found design unit 1: DE1_SoC_QSYS_alt_vip_clip_0-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793392586 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_alt_vip_clip_0 " "Found entity 1: DE1_SoC_QSYS_alt_vip_clip_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793392586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793392586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_clip_0_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_clip_0_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_QSYS_alt_vip_clip_0_tb-rtl " "Found design unit 1: DE1_SoC_QSYS_alt_vip_clip_0_tb-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0_tb.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793392586 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_alt_vip_clip_0_tb " "Found entity 1: DE1_SoC_QSYS_alt_vip_clip_0_tb" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0_tb.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793392586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793392586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_cl_scl_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_cl_scl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_alt_vip_cl_scl_0 " "Found entity 1: DE1_SoC_QSYS_alt_vip_cl_scl_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793392602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793392602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vip_common_pkg (SystemVerilog) (DE1_SoC_QSYS) " "Found design unit 1: alt_vip_common_pkg (SystemVerilog) (DE1_SoC_QSYS)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_pkg.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793393398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793393398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_event_packet_decode " "Found entity 1: alt_vip_common_event_packet_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_event_packet_decode.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_event_packet_decode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793393585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793393585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_event_packet_encode " "Found entity 1: alt_vip_common_event_packet_encode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_event_packet_encode.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_event_packet_encode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793393850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793393850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_scaler_kernel_creator_step_coeff.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_scaler_kernel_creator_step_coeff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_kernel_creator_step_coeff " "Found entity 1: alt_vip_scaler_kernel_creator_step_coeff" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_kernel_creator_step_coeff.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_kernel_creator_step_coeff.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793393928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793393928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_scaler_kernel_creator_step_line.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_scaler_kernel_creator_step_line.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_kernel_creator_step_line " "Found entity 1: alt_vip_scaler_kernel_creator_step_line" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_kernel_creator_step_line.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_kernel_creator_step_line.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793394037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793394037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_scaler_kernel_creator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_scaler_kernel_creator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_kernel_creator " "Found entity 1: alt_vip_scaler_kernel_creator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_kernel_creator.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_kernel_creator.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793394458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793394458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_scaler_scheduler.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_scaler_scheduler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_scheduler " "Found entity 1: alt_vip_scaler_scheduler" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_scheduler.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_scheduler.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793395223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793395223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_common_latency_0_to_latency_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_common_latency_0_to_latency_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_latency_0_to_latency_1 " "Found entity 1: alt_vip_common_latency_0_to_latency_1" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_latency_0_to_latency_1.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_latency_0_to_latency_1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793395301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793395301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_common_video_packet_empty.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_common_video_packet_empty.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_empty " "Found entity 1: alt_vip_common_video_packet_empty" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_video_packet_empty.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_video_packet_empty.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793395441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793395441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_common_video_packet_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_common_video_packet_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_encode " "Found entity 1: alt_vip_common_video_packet_encode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_video_packet_encode.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_video_packet_encode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793395582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793395582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_video_output_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_video_output_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_output_bridge " "Found entity 1: alt_vip_video_output_bridge" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_video_output_bridge.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_video_output_bridge.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793395847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793395847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_packet_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_packet_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_mux " "Found entity 1: alt_vip_packet_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_packet_mux.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_packet_mux.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793396034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793396034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_common_mult_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_common_mult_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_mult_add " "Found entity 1: alt_vip_common_mult_add" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_mult_add.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_mult_add.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793396237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793396237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_common_h_kernel.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_common_h_kernel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_h_kernel " "Found entity 1: alt_vip_common_h_kernel" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_h_kernel.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_h_kernel.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793396408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793396408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_common_mirror.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_common_mirror.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_mirror " "Found entity 1: alt_vip_common_mirror" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_mirror.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_mirror.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793396580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793396580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_common_edge_detect_chain.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_common_edge_detect_chain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_edge_detect_chain " "Found entity 1: alt_vip_common_edge_detect_chain" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_edge_detect_chain.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_edge_detect_chain.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793396752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793396752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_scaler_alg_core_step_coeff.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_scaler_alg_core_step_coeff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_alg_core_step_coeff " "Found entity 1: alt_vip_scaler_alg_core_step_coeff" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_step_coeff.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_step_coeff.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793396845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793396845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_scaler_alg_core_step_line.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_scaler_alg_core_step_line.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_alg_core_step_line " "Found entity 1: alt_vip_scaler_alg_core_step_line" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_step_line.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_step_line.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793396939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793396939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_scaler_alg_core_realign.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_scaler_alg_core_realign.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_alg_core_realign " "Found entity 1: alt_vip_scaler_alg_core_realign" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_realign.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_realign.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793397048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793397048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_alg_core_controller " "Found entity 1: alt_vip_scaler_alg_core_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793397828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793397828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_scaler_alg_core_nn_channel.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_scaler_alg_core_nn_channel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_alg_core_nn_channel " "Found entity 1: alt_vip_scaler_alg_core_nn_channel" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_nn_channel.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_nn_channel.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793397922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793397922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_scaler_alg_core_horizontal_channel.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_scaler_alg_core_horizontal_channel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_alg_core_horizontal_channel " "Found entity 1: alt_vip_scaler_alg_core_horizontal_channel" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_horizontal_channel.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_horizontal_channel.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793398124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793398124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_scaler_alg_core_vertical_channel.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_scaler_alg_core_vertical_channel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_alg_core_vertical_channel " "Found entity 1: alt_vip_scaler_alg_core_vertical_channel" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_vertical_channel.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_vertical_channel.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793398249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793398249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_scaler_alg_core_edge_detect.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_scaler_alg_core_edge_detect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_alg_core_edge_detect " "Found entity 1: alt_vip_scaler_alg_core_edge_detect" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_edge_detect.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_edge_detect.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793398343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793398343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_scaler_alg_core_bilinear_channel.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_scaler_alg_core_bilinear_channel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_alg_core_bilinear_channel " "Found entity 1: alt_vip_scaler_alg_core_bilinear_channel" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_bilinear_channel.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_bilinear_channel.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793398452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793398452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_scaler_alg_core_bilinear_coeffs.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_scaler_alg_core_bilinear_coeffs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_alg_core_bilinear_coeffs " "Found entity 1: alt_vip_scaler_alg_core_bilinear_coeffs" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_bilinear_coeffs.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_bilinear_coeffs.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793398530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793398530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_scaler_alg_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_scaler_alg_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_alg_core " "Found entity 1: alt_vip_scaler_alg_core" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793398982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793398982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_cl_scl_0_scaler_core.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_cl_scl_0_scaler_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core " "Found entity 1: DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793398982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793398982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_common_fifo2.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_common_fifo2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_fifo2 " "Found entity 1: alt_vip_common_fifo2" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_fifo2.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_fifo2.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793399092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793399092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_line_buffer_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_line_buffer_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_line_buffer_controller " "Found entity 1: alt_vip_line_buffer_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer_controller.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer_controller.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793399435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793399435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_line_buffer_mem_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_line_buffer_mem_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_line_buffer_mem_block " "Found entity 1: alt_vip_line_buffer_mem_block" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer_mem_block.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer_mem_block.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793399560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793399560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_line_buffer_multicaster.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_line_buffer_multicaster.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_line_buffer_multicaster " "Found entity 1: alt_vip_line_buffer_multicaster" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer_multicaster.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer_multicaster.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793399716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793399716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_line_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_line_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_line_buffer " "Found entity 1: alt_vip_line_buffer" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793399934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793399934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_packet_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_packet_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_demux " "Found entity 1: alt_vip_packet_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_packet_demux.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_packet_demux.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793400043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793400043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_common_latency_1_to_latency_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_common_latency_1_to_latency_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_latency_1_to_latency_0 " "Found entity 1: alt_vip_common_latency_1_to_latency_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_latency_1_to_latency_0.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_latency_1_to_latency_0.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793400106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793400106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_common_video_packet_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_common_video_packet_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_decode " "Found entity 1: alt_vip_common_video_packet_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_video_packet_decode.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_video_packet_decode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793400230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793400230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vip_video_input_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vip_video_input_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_input_bridge " "Found entity 1: alt_vip_video_input_bridge" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_video_input_bridge.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_video_input_bridge.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793400386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793400386 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ir_loopback DE1_SOC_golden_top.v(358) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(358): created implicit net for \"ir_loopback\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 358 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400761 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400761 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_clock alt_vipvfr131_prc.v(142) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_reset alt_vipvfr131_prc.v(143) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "count_cycle alt_vipcti131_Vid2IS_embedded_sync_extractor.v(86) " "Verilog HDL Implicit Net warning at alt_vipcti131_Vid2IS_embedded_sync_extractor.v(86): created implicit net for \"count_cycle\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_embedded_sync_extractor.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_embedded_sync_extractor.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_sample alt_vipcti131_Vid2IS_embedded_sync_extractor.v(87) " "Verilog HDL Implicit Net warning at alt_vipcti131_Vid2IS_embedded_sync_extractor.v(87): created implicit net for \"last_sample\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_embedded_sync_extractor.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_embedded_sync_extractor.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclk_unconnected_wire_0 hopt_mult_l3.vqm(914) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(914): created implicit net for \"inclk_unconnected_wire_0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 914 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclk_unconnected_wire_1 hopt_mult_l3.vqm(914) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(914): created implicit net for \"inclk_unconnected_wire_1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 914 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclk_unconnected_wire_2 hopt_mult_l3.vqm(914) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(914): created implicit net for \"inclk_unconnected_wire_2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 914 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT17 hopt_mult_l3.vqm(1581) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1581): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT17\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1581 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT16 hopt_mult_l3.vqm(1581) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1581): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT16\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1581 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT15 hopt_mult_l3.vqm(1581) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1581): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT15\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1581 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT14 hopt_mult_l3.vqm(1581) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1581): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT14\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1581 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT13 hopt_mult_l3.vqm(1581) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1581): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT13\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1581 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT12 hopt_mult_l3.vqm(1581) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1581): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT12\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1581 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT11 hopt_mult_l3.vqm(1581) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1581): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT11\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1581 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT10 hopt_mult_l3.vqm(1581) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1581): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT10\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1581 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT9 hopt_mult_l3.vqm(1581) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1581): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT9\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1581 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT8 hopt_mult_l3.vqm(1581) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1581): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT8\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1581 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT7 hopt_mult_l3.vqm(1581) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1581): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT7\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1581 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT6 hopt_mult_l3.vqm(1581) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1581): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT6\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1581 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT5 hopt_mult_l3.vqm(1581) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1581): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1581 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT4 hopt_mult_l3.vqm(1581) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1581): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1581 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT3 hopt_mult_l3.vqm(1581) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1581): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1581 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT2 hopt_mult_l3.vqm(1581) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1581): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1581 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT1 hopt_mult_l3.vqm(1581) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1581): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1581 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT0 hopt_mult_l3.vqm(1581) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1581): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1581 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT17 hopt_mult_l3.vqm(1582) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1582): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT17\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1582 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT16 hopt_mult_l3.vqm(1582) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1582): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT16\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1582 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT15 hopt_mult_l3.vqm(1582) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1582): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT15\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1582 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT14 hopt_mult_l3.vqm(1582) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1582): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT14\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1582 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT13 hopt_mult_l3.vqm(1582) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1582): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT13\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1582 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT12 hopt_mult_l3.vqm(1582) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1582): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT12\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1582 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT11 hopt_mult_l3.vqm(1582) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1582): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT11\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1582 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT10 hopt_mult_l3.vqm(1582) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1582): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT10\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1582 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT9 hopt_mult_l3.vqm(1582) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1582): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT9\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1582 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT8 hopt_mult_l3.vqm(1582) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1582): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT8\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1582 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT7 hopt_mult_l3.vqm(1582) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1582): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT7\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1582 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT6 hopt_mult_l3.vqm(1582) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1582): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT6\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1582 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT5 hopt_mult_l3.vqm(1582) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1582): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1582 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT4 hopt_mult_l3.vqm(1582) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1582): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1582 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT3 hopt_mult_l3.vqm(1582) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1582): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1582 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT2 hopt_mult_l3.vqm(1582) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1582): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1582 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT1 hopt_mult_l3.vqm(1582) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1582): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1582 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT0 hopt_mult_l3.vqm(1582) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1582): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1582 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT5 hopt_mult_l3.vqm(1955) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1955): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1955 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT4 hopt_mult_l3.vqm(1955) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1955): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1955 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT3 hopt_mult_l3.vqm(1955) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1955): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1955 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT2 hopt_mult_l3.vqm(1955) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1955): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1955 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT1 hopt_mult_l3.vqm(1955) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1955): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1955 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT0 hopt_mult_l3.vqm(1955) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1955): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1955 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~11 hopt_mult_l3.vqm(1955) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1955): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~11\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1955 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~10 hopt_mult_l3.vqm(1955) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1955): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~10\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1955 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~9 hopt_mult_l3.vqm(1955) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1955): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~9\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1955 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~8 hopt_mult_l3.vqm(1955) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1955): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~8\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1955 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~7 hopt_mult_l3.vqm(1955) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1955): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~7\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1955 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~6 hopt_mult_l3.vqm(1955) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1955): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~6\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1955 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~5 hopt_mult_l3.vqm(1955) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1955): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1955 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~4 hopt_mult_l3.vqm(1955) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1955): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1955 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~3 hopt_mult_l3.vqm(1955) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1955): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1955 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~2 hopt_mult_l3.vqm(1955) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1955): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1955 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~1 hopt_mult_l3.vqm(1955) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1955): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1955 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~0 hopt_mult_l3.vqm(1955) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1955): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1955 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT17 hopt_mult_l3.vqm(1956) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1956): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT17\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1956 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT16 hopt_mult_l3.vqm(1956) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1956): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT16\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1956 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT15 hopt_mult_l3.vqm(1956) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1956): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT15\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1956 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT14 hopt_mult_l3.vqm(1956) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1956): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT14\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1956 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT13 hopt_mult_l3.vqm(1956) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1956): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT13\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1956 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT12 hopt_mult_l3.vqm(1956) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1956): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT12\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1956 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT11 hopt_mult_l3.vqm(1956) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1956): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT11\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1956 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT10 hopt_mult_l3.vqm(1956) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1956): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT10\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1956 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT9 hopt_mult_l3.vqm(1956) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1956): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT9\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1956 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT8 hopt_mult_l3.vqm(1956) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1956): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT8\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1956 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT7 hopt_mult_l3.vqm(1956) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1956): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT7\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1956 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT6 hopt_mult_l3.vqm(1956) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1956): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT6\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1956 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT5 hopt_mult_l3.vqm(1956) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1956): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1956 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT4 hopt_mult_l3.vqm(1956) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1956): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1956 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT3 hopt_mult_l3.vqm(1956) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1956): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1956 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT2 hopt_mult_l3.vqm(1956) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1956): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1956 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT1 hopt_mult_l3.vqm(1956) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1956): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1956 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT0 hopt_mult_l3.vqm(1956) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(1956): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 1956 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT17 hopt_mult_l3.vqm(2142) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2142): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT17\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT16 hopt_mult_l3.vqm(2142) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2142): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT16\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT15 hopt_mult_l3.vqm(2142) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2142): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT15\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT14 hopt_mult_l3.vqm(2142) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2142): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT14\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT13 hopt_mult_l3.vqm(2142) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2142): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT13\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT12 hopt_mult_l3.vqm(2142) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2142): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT12\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT11 hopt_mult_l3.vqm(2142) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2142): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT11\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT10 hopt_mult_l3.vqm(2142) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2142): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT10\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT9 hopt_mult_l3.vqm(2142) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2142): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT9\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT8 hopt_mult_l3.vqm(2142) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2142): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT8\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT7 hopt_mult_l3.vqm(2142) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2142): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT7\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT6 hopt_mult_l3.vqm(2142) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2142): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT6\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT5 hopt_mult_l3.vqm(2142) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2142): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT4 hopt_mult_l3.vqm(2142) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2142): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT3 hopt_mult_l3.vqm(2142) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2142): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT2 hopt_mult_l3.vqm(2142) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2142): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT1 hopt_mult_l3.vqm(2142) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2142): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT0 hopt_mult_l3.vqm(2142) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2142): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT5 hopt_mult_l3.vqm(2143) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2143): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT4 hopt_mult_l3.vqm(2143) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2143): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT3 hopt_mult_l3.vqm(2143) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2143): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT2 hopt_mult_l3.vqm(2143) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2143): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT1 hopt_mult_l3.vqm(2143) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2143): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT0 hopt_mult_l3.vqm(2143) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2143): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~11 hopt_mult_l3.vqm(2143) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2143): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~11\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~10 hopt_mult_l3.vqm(2143) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2143): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~10\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~9 hopt_mult_l3.vqm(2143) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2143): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~9\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~8 hopt_mult_l3.vqm(2143) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2143): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~8\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~7 hopt_mult_l3.vqm(2143) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2143): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~7\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~6 hopt_mult_l3.vqm(2143) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2143): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~6\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~5 hopt_mult_l3.vqm(2143) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2143): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~4 hopt_mult_l3.vqm(2143) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2143): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~3 hopt_mult_l3.vqm(2143) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2143): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~2 hopt_mult_l3.vqm(2143) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2143): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~1 hopt_mult_l3.vqm(2143) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2143): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~0 hopt_mult_l3.vqm(2143) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2143): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT5 hopt_mult_l3.vqm(2588) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2588): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2588 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT4 hopt_mult_l3.vqm(2588) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2588): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2588 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT3 hopt_mult_l3.vqm(2588) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2588): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2588 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT2 hopt_mult_l3.vqm(2588) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2588): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2588 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT1 hopt_mult_l3.vqm(2588) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2588): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2588 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT0 hopt_mult_l3.vqm(2588) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2588): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2588 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~2 hopt_mult_l3.vqm(2588) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2588): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2588 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~1 hopt_mult_l3.vqm(2588) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2588): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2588 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~0 hopt_mult_l3.vqm(2588) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2588): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2588 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT5 hopt_mult_l3.vqm(2589) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2589): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2589 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT4 hopt_mult_l3.vqm(2589) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2589): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2589 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT3 hopt_mult_l3.vqm(2589) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2589): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2589 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT2 hopt_mult_l3.vqm(2589) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2589): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2589 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT1 hopt_mult_l3.vqm(2589) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2589): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2589 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT0 hopt_mult_l3.vqm(2589) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2589): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2589 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~5 hopt_mult_l3.vqm(2589) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2589): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2589 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~4 hopt_mult_l3.vqm(2589) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2589): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2589 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~3 hopt_mult_l3.vqm(2589) " "Verilog HDL Implicit Net warning at hopt_mult_l3.vqm(2589): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l3.vqm" 2589 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclk_unconnected_wire_0 hopt_mult_l4.vqm(1125) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1125): created implicit net for \"inclk_unconnected_wire_0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclk_unconnected_wire_1 hopt_mult_l4.vqm(1125) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1125): created implicit net for \"inclk_unconnected_wire_1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclk_unconnected_wire_2 hopt_mult_l4.vqm(1125) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1125): created implicit net for \"inclk_unconnected_wire_2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT17 hopt_mult_l4.vqm(1792) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1792): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT17\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1792 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT16 hopt_mult_l4.vqm(1792) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1792): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT16\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1792 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT15 hopt_mult_l4.vqm(1792) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1792): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT15\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1792 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT14 hopt_mult_l4.vqm(1792) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1792): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT14\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1792 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT13 hopt_mult_l4.vqm(1792) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1792): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT13\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1792 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT12 hopt_mult_l4.vqm(1792) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1792): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT12\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1792 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT11 hopt_mult_l4.vqm(1792) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1792): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT11\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1792 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT10 hopt_mult_l4.vqm(1792) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1792): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT10\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1792 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT9 hopt_mult_l4.vqm(1792) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1792): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT9\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1792 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT8 hopt_mult_l4.vqm(1792) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1792): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT8\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1792 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT7 hopt_mult_l4.vqm(1792) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1792): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT7\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1792 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT6 hopt_mult_l4.vqm(1792) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1792): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT6\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1792 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT5 hopt_mult_l4.vqm(1792) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1792): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1792 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT4 hopt_mult_l4.vqm(1792) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1792): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1792 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT3 hopt_mult_l4.vqm(1792) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1792): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1792 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT2 hopt_mult_l4.vqm(1792) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1792): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1792 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT1 hopt_mult_l4.vqm(1792) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1792): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1792 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT0 hopt_mult_l4.vqm(1792) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1792): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1792 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT17 hopt_mult_l4.vqm(1793) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1793): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT17\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1793 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT16 hopt_mult_l4.vqm(1793) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1793): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT16\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1793 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT15 hopt_mult_l4.vqm(1793) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1793): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT15\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1793 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT14 hopt_mult_l4.vqm(1793) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1793): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT14\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1793 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT13 hopt_mult_l4.vqm(1793) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1793): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT13\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1793 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT12 hopt_mult_l4.vqm(1793) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1793): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT12\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1793 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT11 hopt_mult_l4.vqm(1793) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1793): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT11\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1793 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT10 hopt_mult_l4.vqm(1793) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1793): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT10\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1793 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT9 hopt_mult_l4.vqm(1793) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1793): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT9\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1793 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT8 hopt_mult_l4.vqm(1793) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1793): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT8\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1793 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT7 hopt_mult_l4.vqm(1793) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1793): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT7\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1793 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT6 hopt_mult_l4.vqm(1793) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1793): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT6\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1793 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT5 hopt_mult_l4.vqm(1793) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1793): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1793 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT4 hopt_mult_l4.vqm(1793) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1793): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1793 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT3 hopt_mult_l4.vqm(1793) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1793): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1793 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT2 hopt_mult_l4.vqm(1793) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1793): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1793 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT1 hopt_mult_l4.vqm(1793) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1793): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1793 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT0 hopt_mult_l4.vqm(1793) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(1793): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 1793 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT5 hopt_mult_l4.vqm(2121) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2121): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT4 hopt_mult_l4.vqm(2121) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2121): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT3 hopt_mult_l4.vqm(2121) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2121): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT2 hopt_mult_l4.vqm(2121) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2121): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT1 hopt_mult_l4.vqm(2121) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2121): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT0 hopt_mult_l4.vqm(2121) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2121): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~11 hopt_mult_l4.vqm(2121) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2121): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~11\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~10 hopt_mult_l4.vqm(2121) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2121): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~10\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~9 hopt_mult_l4.vqm(2121) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2121): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~9\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~8 hopt_mult_l4.vqm(2121) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2121): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~8\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~7 hopt_mult_l4.vqm(2121) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2121): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~7\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~6 hopt_mult_l4.vqm(2121) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2121): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~6\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~5 hopt_mult_l4.vqm(2121) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2121): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~4 hopt_mult_l4.vqm(2121) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2121): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~3 hopt_mult_l4.vqm(2121) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2121): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~2 hopt_mult_l4.vqm(2121) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2121): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~1 hopt_mult_l4.vqm(2121) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2121): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~0 hopt_mult_l4.vqm(2121) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2121): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT17 hopt_mult_l4.vqm(2122) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2122): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT17\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT16 hopt_mult_l4.vqm(2122) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2122): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT16\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT15 hopt_mult_l4.vqm(2122) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2122): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT15\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT14 hopt_mult_l4.vqm(2122) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2122): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT14\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT13 hopt_mult_l4.vqm(2122) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2122): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT13\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT12 hopt_mult_l4.vqm(2122) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2122): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT12\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT11 hopt_mult_l4.vqm(2122) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2122): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT11\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT10 hopt_mult_l4.vqm(2122) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2122): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT10\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT9 hopt_mult_l4.vqm(2122) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2122): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT9\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT8 hopt_mult_l4.vqm(2122) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2122): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT8\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT7 hopt_mult_l4.vqm(2122) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2122): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT7\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT6 hopt_mult_l4.vqm(2122) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2122): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT6\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT5 hopt_mult_l4.vqm(2122) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2122): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT4 hopt_mult_l4.vqm(2122) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2122): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT3 hopt_mult_l4.vqm(2122) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2122): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT2 hopt_mult_l4.vqm(2122) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2122): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT1 hopt_mult_l4.vqm(2122) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2122): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT0 hopt_mult_l4.vqm(2122) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2122): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT17 hopt_mult_l4.vqm(2333) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2333): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT17\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT16 hopt_mult_l4.vqm(2333) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2333): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT16\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT15 hopt_mult_l4.vqm(2333) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2333): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT15\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT14 hopt_mult_l4.vqm(2333) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2333): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT14\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT13 hopt_mult_l4.vqm(2333) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2333): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT13\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT12 hopt_mult_l4.vqm(2333) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2333): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT12\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT11 hopt_mult_l4.vqm(2333) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2333): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT11\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT10 hopt_mult_l4.vqm(2333) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2333): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT10\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT9 hopt_mult_l4.vqm(2333) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2333): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT9\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT8 hopt_mult_l4.vqm(2333) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2333): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT8\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT7 hopt_mult_l4.vqm(2333) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2333): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT7\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT6 hopt_mult_l4.vqm(2333) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2333): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT6\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT5 hopt_mult_l4.vqm(2333) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2333): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT4 hopt_mult_l4.vqm(2333) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2333): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT3 hopt_mult_l4.vqm(2333) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2333): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT2 hopt_mult_l4.vqm(2333) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2333): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT1 hopt_mult_l4.vqm(2333) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2333): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT0 hopt_mult_l4.vqm(2333) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2333): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT5 hopt_mult_l4.vqm(2334) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2334): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT4 hopt_mult_l4.vqm(2334) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2334): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT3 hopt_mult_l4.vqm(2334) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2334): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT2 hopt_mult_l4.vqm(2334) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2334): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT1 hopt_mult_l4.vqm(2334) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2334): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT0 hopt_mult_l4.vqm(2334) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2334): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~11 hopt_mult_l4.vqm(2334) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2334): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~11\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~10 hopt_mult_l4.vqm(2334) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2334): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~10\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~9 hopt_mult_l4.vqm(2334) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2334): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~9\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~8 hopt_mult_l4.vqm(2334) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2334): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~8\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~7 hopt_mult_l4.vqm(2334) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2334): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~7\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~6 hopt_mult_l4.vqm(2334) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2334): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~6\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~5 hopt_mult_l4.vqm(2334) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2334): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~4 hopt_mult_l4.vqm(2334) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2334): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~3 hopt_mult_l4.vqm(2334) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2334): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~2 hopt_mult_l4.vqm(2334) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2334): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~1 hopt_mult_l4.vqm(2334) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2334): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~0 hopt_mult_l4.vqm(2334) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2334): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT5 hopt_mult_l4.vqm(2878) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2878): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2878 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT4 hopt_mult_l4.vqm(2878) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2878): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2878 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT3 hopt_mult_l4.vqm(2878) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2878): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2878 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT2 hopt_mult_l4.vqm(2878) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2878): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2878 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT1 hopt_mult_l4.vqm(2878) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2878): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2878 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT0 hopt_mult_l4.vqm(2878) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2878): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2878 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~2 hopt_mult_l4.vqm(2878) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2878): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2878 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~1 hopt_mult_l4.vqm(2878) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2878): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2878 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~0 hopt_mult_l4.vqm(2878) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2878): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2878 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT5 hopt_mult_l4.vqm(2879) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2879): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2879 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT4 hopt_mult_l4.vqm(2879) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2879): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2879 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT3 hopt_mult_l4.vqm(2879) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2879): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2879 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT2 hopt_mult_l4.vqm(2879) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2879): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2879 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT1 hopt_mult_l4.vqm(2879) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2879): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2879 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT0 hopt_mult_l4.vqm(2879) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2879): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2879 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~5 hopt_mult_l4.vqm(2879) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2879): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2879 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~4 hopt_mult_l4.vqm(2879) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2879): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2879 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~3 hopt_mult_l4.vqm(2879) " "Verilog HDL Implicit Net warning at hopt_mult_l4.vqm(2879): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l4.vqm" 2879 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclk_unconnected_wire_0 hopt_mult_l5.vqm(1311) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1311): created implicit net for \"inclk_unconnected_wire_0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1311 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclk_unconnected_wire_1 hopt_mult_l5.vqm(1311) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1311): created implicit net for \"inclk_unconnected_wire_1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1311 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclk_unconnected_wire_2 hopt_mult_l5.vqm(1311) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1311): created implicit net for \"inclk_unconnected_wire_2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1311 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT17 hopt_mult_l5.vqm(1978) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1978): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT17\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1978 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT16 hopt_mult_l5.vqm(1978) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1978): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT16\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1978 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT15 hopt_mult_l5.vqm(1978) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1978): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT15\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1978 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT14 hopt_mult_l5.vqm(1978) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1978): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT14\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1978 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT13 hopt_mult_l5.vqm(1978) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1978): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT13\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1978 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT12 hopt_mult_l5.vqm(1978) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1978): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT12\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1978 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT11 hopt_mult_l5.vqm(1978) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1978): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT11\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1978 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT10 hopt_mult_l5.vqm(1978) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1978): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT10\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1978 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT9 hopt_mult_l5.vqm(1978) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1978): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT9\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1978 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT8 hopt_mult_l5.vqm(1978) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1978): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT8\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1978 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT7 hopt_mult_l5.vqm(1978) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1978): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT7\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1978 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT6 hopt_mult_l5.vqm(1978) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1978): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT6\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1978 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT5 hopt_mult_l5.vqm(1978) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1978): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1978 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT4 hopt_mult_l5.vqm(1978) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1978): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1978 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT3 hopt_mult_l5.vqm(1978) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1978): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1978 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT2 hopt_mult_l5.vqm(1978) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1978): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1978 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT1 hopt_mult_l5.vqm(1978) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1978): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1978 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT0 hopt_mult_l5.vqm(1978) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1978): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAA_REGOUT0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1978 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT17 hopt_mult_l5.vqm(1979) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1979): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT17\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1979 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT16 hopt_mult_l5.vqm(1979) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1979): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT16\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1979 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT15 hopt_mult_l5.vqm(1979) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1979): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT15\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1979 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT14 hopt_mult_l5.vqm(1979) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1979): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT14\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1979 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT13 hopt_mult_l5.vqm(1979) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1979): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT13\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1979 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT12 hopt_mult_l5.vqm(1979) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1979): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT12\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1979 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT11 hopt_mult_l5.vqm(1979) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1979): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT11\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1979 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT10 hopt_mult_l5.vqm(1979) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1979): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT10\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1979 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT9 hopt_mult_l5.vqm(1979) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1979): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT9\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1979 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT8 hopt_mult_l5.vqm(1979) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1979): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT8\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1979 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT7 hopt_mult_l5.vqm(1979) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1979): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT7\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1979 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT6 hopt_mult_l5.vqm(1979) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1979): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT6\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1979 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT5 hopt_mult_l5.vqm(1979) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1979): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1979 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT4 hopt_mult_l5.vqm(1979) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1979): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1979 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT3 hopt_mult_l5.vqm(1979) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1979): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1979 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT2 hopt_mult_l5.vqm(1979) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1979): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1979 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT1 hopt_mult_l5.vqm(1979) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1979): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1979 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT0 hopt_mult_l5.vqm(1979) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(1979): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_f4i1:right_mult\|mac_mult9~OBSERVABLEDATAB_REGOUT0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 1979 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT5 hopt_mult_l5.vqm(2355) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2355): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2355 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT4 hopt_mult_l5.vqm(2355) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2355): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2355 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT3 hopt_mult_l5.vqm(2355) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2355): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2355 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT2 hopt_mult_l5.vqm(2355) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2355): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2355 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT1 hopt_mult_l5.vqm(2355) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2355): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2355 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT0 hopt_mult_l5.vqm(2355) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2355): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAA_REGOUT0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2355 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~11 hopt_mult_l5.vqm(2355) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2355): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~11\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2355 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~10 hopt_mult_l5.vqm(2355) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2355): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~10\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2355 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~9 hopt_mult_l5.vqm(2355) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2355): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~9\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2355 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~8 hopt_mult_l5.vqm(2355) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2355): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~8\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2355 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~7 hopt_mult_l5.vqm(2355) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2355): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~7\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2355 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~6 hopt_mult_l5.vqm(2355) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2355): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~6\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2355 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~5 hopt_mult_l5.vqm(2355) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2355): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2355 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~4 hopt_mult_l5.vqm(2355) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2355): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2355 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~3 hopt_mult_l5.vqm(2355) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2355): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2355 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~2 hopt_mult_l5.vqm(2355) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2355): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2355 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~1 hopt_mult_l5.vqm(2355) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2355): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2355 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~0 hopt_mult_l5.vqm(2355) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2355): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2355 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT17 hopt_mult_l5.vqm(2356) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2356): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT17\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2356 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT16 hopt_mult_l5.vqm(2356) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2356): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT16\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2356 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT15 hopt_mult_l5.vqm(2356) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2356): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT15\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2356 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT14 hopt_mult_l5.vqm(2356) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2356): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT14\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2356 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT13 hopt_mult_l5.vqm(2356) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2356): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT13\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2356 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT12 hopt_mult_l5.vqm(2356) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2356): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT12\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2356 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT11 hopt_mult_l5.vqm(2356) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2356): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT11\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2356 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT10 hopt_mult_l5.vqm(2356) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2356): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT10\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2356 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT9 hopt_mult_l5.vqm(2356) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2356): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT9\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2356 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT8 hopt_mult_l5.vqm(2356) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2356): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT8\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2356 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT7 hopt_mult_l5.vqm(2356) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2356): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT7\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2356 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT6 hopt_mult_l5.vqm(2356) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2356): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT6\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2356 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT5 hopt_mult_l5.vqm(2356) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2356): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2356 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT4 hopt_mult_l5.vqm(2356) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2356): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2356 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT3 hopt_mult_l5.vqm(2356) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2356): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2356 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT2 hopt_mult_l5.vqm(2356) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2356): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2356 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT1 hopt_mult_l5.vqm(2356) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2356): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2356 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT0 hopt_mult_l5.vqm(2356) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2356): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_u2m1:right_mult\|mac_mult5~OBSERVABLEDATAB_REGOUT0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2356 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT17 hopt_mult_l5.vqm(2614) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2614): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT17\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2614 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT16 hopt_mult_l5.vqm(2614) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2614): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT16\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2614 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT15 hopt_mult_l5.vqm(2614) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2614): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT15\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2614 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT14 hopt_mult_l5.vqm(2614) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2614): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT14\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2614 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT13 hopt_mult_l5.vqm(2614) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2614): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT13\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2614 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT12 hopt_mult_l5.vqm(2614) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2614): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT12\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2614 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT11 hopt_mult_l5.vqm(2614) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2614): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT11\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2614 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT10 hopt_mult_l5.vqm(2614) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2614): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT10\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2614 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT9 hopt_mult_l5.vqm(2614) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2614): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT9\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2614 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT8 hopt_mult_l5.vqm(2614) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2614): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT8\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2614 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT7 hopt_mult_l5.vqm(2614) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2614): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT7\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2614 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT6 hopt_mult_l5.vqm(2614) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2614): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT6\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2614 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT5 hopt_mult_l5.vqm(2614) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2614): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2614 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT4 hopt_mult_l5.vqm(2614) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2614): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2614 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT3 hopt_mult_l5.vqm(2614) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2614): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2614 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT2 hopt_mult_l5.vqm(2614) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2614): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2614 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT1 hopt_mult_l5.vqm(2614) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2614): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2614 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT0 hopt_mult_l5.vqm(2614) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2614): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAA_REGOUT0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2614 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT5 hopt_mult_l5.vqm(2615) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2615): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2615 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT4 hopt_mult_l5.vqm(2615) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2615): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2615 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT3 hopt_mult_l5.vqm(2615) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2615): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2615 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT2 hopt_mult_l5.vqm(2615) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2615): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2615 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT1 hopt_mult_l5.vqm(2615) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2615): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2615 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT0 hopt_mult_l5.vqm(2615) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2615): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~OBSERVABLEDATAB_REGOUT0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2615 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~11 hopt_mult_l5.vqm(2615) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2615): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~11\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2615 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~10 hopt_mult_l5.vqm(2615) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2615): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~10\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2615 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~9 hopt_mult_l5.vqm(2615) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2615): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~9\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2615 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~8 hopt_mult_l5.vqm(2615) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2615): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~8\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2615 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~7 hopt_mult_l5.vqm(2615) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2615): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~7\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2615 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~6 hopt_mult_l5.vqm(2615) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2615): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~6\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2615 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~5 hopt_mult_l5.vqm(2615) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2615): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2615 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~4 hopt_mult_l5.vqm(2615) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2615): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2615 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~3 hopt_mult_l5.vqm(2615) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2615): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2615 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~2 hopt_mult_l5.vqm(2615) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2615): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2615 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~1 hopt_mult_l5.vqm(2615) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2615): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2615 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~0 hopt_mult_l5.vqm(2615) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(2615): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_e4m1:right_mult\|ded_mult_pjj1:left_mult\|mac_mult7~0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 2615 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT5 hopt_mult_l5.vqm(3208) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(3208): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 3208 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT4 hopt_mult_l5.vqm(3208) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(3208): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 3208 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT3 hopt_mult_l5.vqm(3208) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(3208): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 3208 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT2 hopt_mult_l5.vqm(3208) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(3208): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 3208 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT1 hopt_mult_l5.vqm(3208) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(3208): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 3208 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT0 hopt_mult_l5.vqm(3208) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(3208): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAA_REGOUT0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 3208 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~2 hopt_mult_l5.vqm(3208) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(3208): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 3208 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~1 hopt_mult_l5.vqm(3208) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(3208): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 3208 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~0 hopt_mult_l5.vqm(3208) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(3208): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 3208 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT5 hopt_mult_l5.vqm(3209) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(3209): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 3209 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT4 hopt_mult_l5.vqm(3209) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(3209): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 3209 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT3 hopt_mult_l5.vqm(3209) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(3209): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 3209 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT2 hopt_mult_l5.vqm(3209) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(3209): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 3209 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT1 hopt_mult_l5.vqm(3209) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(3209): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 3209 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT0 hopt_mult_l5.vqm(3209) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(3209): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~OBSERVABLEDATAB_REGOUT0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 3209 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~5 hopt_mult_l5.vqm(3209) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(3209): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 3209 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~4 hopt_mult_l5.vqm(3209) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(3209): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 3209 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~3 hopt_mult_l5.vqm(3209) " "Verilog HDL Implicit Net warning at hopt_mult_l5.vqm(3209): created implicit net for \"ded_mult_e4j1:ded_mult1\|ded_mult_0jo1:left_mult\|ded_mult_hho1:left_mult\|mac_mult3~3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hopt_mult_l5.vqm" 3209 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793400839 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_cpu.v(2120) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_cpu.v(2120): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2120 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1458793401494 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_cpu.v(2122) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_cpu.v(2122): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2122 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1458793401494 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_cpu.v(2278) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_cpu.v(2278): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2278 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1458793401494 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_cpu.v(3102) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_cpu.v(3102): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3102 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1458793401510 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(316) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(316): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1458793401681 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(326) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(326): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1458793401681 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(336) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(336): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1458793401681 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(680) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(680): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1458793401697 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_spi_0.v(383) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_spi_0.v(383): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_spi_0.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_spi_0.v" 383 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1458793401697 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC_golden_top " "Elaborating entity \"DE1_SOC_golden_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1458793404614 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE1_SOC_golden_top.v(89) " "Output port \"HEX0\" at DE1_SOC_golden_top.v(89) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458793404630 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE1_SOC_golden_top.v(92) " "Output port \"HEX1\" at DE1_SOC_golden_top.v(92) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458793404630 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE1_SOC_golden_top.v(95) " "Output port \"HEX2\" at DE1_SOC_golden_top.v(95) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458793404630 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE1_SOC_golden_top.v(98) " "Output port \"HEX3\" at DE1_SOC_golden_top.v(98) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458793404630 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE1_SOC_golden_top.v(101) " "Output port \"HEX4\" at DE1_SOC_golden_top.v(101) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458793404630 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE1_SOC_golden_top.v(104) " "Output port \"HEX5\" at DE1_SOC_golden_top.v(104) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458793404630 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL DE1_SOC_golden_top.v(78) " "Output port \"FAN_CTRL\" at DE1_SOC_golden_top.v(78) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458793404630 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SOC_golden_top.v(168) " "Output port \"IRDA_TXD\" at DE1_SOC_golden_top.v(168) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458793404630 "|DE1_SOC_golden_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS DE1_SoC_QSYS:u0 " "Elaborating entity \"DE1_SoC_QSYS\" for hierarchy \"DE1_SoC_QSYS:u0\"" {  } { { "DE1_SOC_golden_top.v" "u0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793404692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_alt_vip_cl_scl_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0 " "Elaborating entity \"DE1_SoC_QSYS_alt_vip_cl_scl_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "alt_vip_cl_scl_0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793405566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_input_bridge DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_video_input_bridge:video_in " "Elaborating entity \"alt_vip_video_input_bridge\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_video_input_bridge:video_in\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0.v" "video_in" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793406018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_video_input_bridge:video_in\|alt_vip_common_video_packet_decode:video_input " "Elaborating entity \"alt_vip_common_video_packet_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_video_input_bridge:video_in\|alt_vip_common_video_packet_decode:video_input\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_video_input_bridge.sv" "video_input" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_video_input_bridge.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793406190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_latency_1_to_latency_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_video_input_bridge:video_in\|alt_vip_common_video_packet_decode:video_input\|alt_vip_common_latency_1_to_latency_0:latency_converter " "Elaborating entity \"alt_vip_common_latency_1_to_latency_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_video_input_bridge:video_in\|alt_vip_common_video_packet_decode:video_input\|alt_vip_common_latency_1_to_latency_0:latency_converter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_video_packet_decode.sv" "latency_converter" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_video_packet_decode.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793406299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_video_input_bridge:video_in\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_video_input_bridge:video_in\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_video_input_bridge.sv" "cmd_input" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_video_input_bridge.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793406361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_video_input_bridge:video_in\|alt_vip_common_event_packet_encode:rsp_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_video_input_bridge:video_in\|alt_vip_common_event_packet_encode:rsp_output\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_video_input_bridge.sv" "rsp_output" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_video_input_bridge.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793406455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_video_input_bridge:video_in\|alt_vip_common_event_packet_encode:data_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_video_input_bridge:video_in\|alt_vip_common_event_packet_encode:data_output\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_video_input_bridge.sv" "data_output" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_video_input_bridge.sv" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793406595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_demux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_packet_demux:user_packet_demux " "Elaborating entity \"alt_vip_packet_demux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_packet_demux:user_packet_demux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0.v" "user_packet_demux" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793406704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_packet_demux:user_packet_demux\|alt_vip_common_event_packet_decode:din_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_packet_demux:user_packet_demux\|alt_vip_common_event_packet_decode:din_decoder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_packet_demux.sv" "din_decoder" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_packet_demux.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793406845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_packet_demux:user_packet_demux\|alt_vip_common_event_packet_encode:gen_loop_no_fifo\[0\].data_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_packet_demux:user_packet_demux\|alt_vip_common_event_packet_encode:gen_loop_no_fifo\[0\].data_encoder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_packet_demux.sv" "gen_loop_no_fifo\[0\].data_encoder" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_packet_demux.sv" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793406892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_line_buffer DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer " "Elaborating entity \"alt_vip_line_buffer\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0.v" "line_buffer" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0.v" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793407032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_common_event_packet_decode:cmd_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_common_event_packet_decode:cmd_decoder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer.sv" "cmd_decoder" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer.sv" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793407204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_common_event_packet_encode:encoder_gen_loop\[0\].data_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_common_event_packet_encode:encoder_gen_loop\[0\].data_encoder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer.sv" "encoder_gen_loop\[0\].data_encoder" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer.sv" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793407282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_line_buffer_mem_block DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers " "Elaborating entity \"alt_vip_line_buffer_mem_block\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer.sv" "actual_line_buffers" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer.sv" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793407406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer_mem_block.sv" "main_mem" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer_mem_block.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793407594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer_mem_block.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer_mem_block.sv" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793407625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793407625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793407625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793407625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793407625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793407625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793407625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 640 " "Parameter \"numwords_a\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793407625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 640 " "Parameter \"numwords_b\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793407625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793407625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793407625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793407625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793407625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793407625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 192 " "Parameter \"width_a\" = \"192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793407625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 192 " "Parameter \"width_b\" = \"192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793407625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793407625 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer_mem_block.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer_mem_block.sv" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458793407625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f3q1 " "Found entity 1: altsyncram_f3q1" {  } { { "db/altsyncram_f3q1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_f3q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793407843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793407843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f3q1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_f3q1:auto_generated " "Elaborating entity \"altsyncram_f3q1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_f3q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793407859 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_f3q1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_f3q1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer_mem_block.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer_mem_block.sv" 117 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer.sv" 515 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0.v" 649 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 552 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1458793407859 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0|alt_vip_line_buffer:line_buffer|alt_vip_line_buffer_mem_block:actual_line_buffers|altsyncram:main_mem|altsyncram_f3q1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_line_buffer_controller DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_controller:local_controller " "Elaborating entity \"alt_vip_line_buffer_controller\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_controller:local_controller\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer.sv" "local_controller" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer.sv" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793408093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_line_buffer_multicaster DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_multicaster:multicaster " "Elaborating entity \"alt_vip_line_buffer_multicaster\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_multicaster:multicaster\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer.sv" "multicaster" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_line_buffer.sv" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793408186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core " "Elaborating entity \"DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0.v" "scaler_core" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793408233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_scaler_alg_core DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst " "Elaborating entity \"alt_vip_scaler_alg_core\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core.v" "scaler_core_inst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793408311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_common_event_packet_decode:cmd_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_common_event_packet_decode:cmd_decoder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core.sv" "cmd_decoder" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793408576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_common_event_packet_decode:din_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_common_event_packet_decode:din_decoder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core.sv" "din_decoder" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core.sv" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793408639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_common_event_packet_decode:coeff_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_common_event_packet_decode:coeff_decoder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core.sv" "coeff_decoder" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core.sv" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793408686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_common_event_packet_encode:data_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_common_event_packet_encode:data_encoder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core.sv" "data_encoder" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793408717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_scaler_alg_core_controller DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control " "Elaborating entity \"alt_vip_scaler_alg_core_controller\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core.sv" "local_control" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793408795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_scaler_alg_core_step_line DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|alt_vip_scaler_alg_core_step_line:kernel_creator_line_step_block_444 " "Elaborating entity \"alt_vip_scaler_alg_core_step_line\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|alt_vip_scaler_alg_core_step_line:kernel_creator_line_step_block_444\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "kernel_creator_line_step_block_444" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793409122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_scaler_alg_core_step_coeff DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|alt_vip_scaler_alg_core_step_coeff:kernel_creator_coeff_step_block_444 " "Elaborating entity \"alt_vip_scaler_alg_core_step_coeff\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|alt_vip_scaler_alg_core_step_coeff:kernel_creator_coeff_step_block_444\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "kernel_creator_coeff_step_block_444" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793409232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:coeff_rom " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:coeff_rom\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "coeff_rom" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793409341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:coeff_rom " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:coeff_rom\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793409388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:coeff_rom " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:coeff_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793409388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793409388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793409388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core_coeff.mif " "Parameter \"init_file\" = \"DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core_coeff.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793409388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793409388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793409388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793409388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793409388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793409388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793409388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793409388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 72 " "Parameter \"width_a\" = \"72\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793409388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793409388 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458793409388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iml1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iml1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iml1 " "Found entity 1: altsyncram_iml1" {  } { { "db/altsyncram_iml1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_iml1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793409637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793409637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iml1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:coeff_rom\|altsyncram_iml1:auto_generated " "Elaborating entity \"altsyncram_iml1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:coeff_rom\|altsyncram_iml1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793409668 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_a " "Variable or input pin \"data_a\" is defined but never used." {  } { { "db/altsyncram_iml1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_iml1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1632 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0.v" 669 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 552 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1458793409668 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:coeff_rom|altsyncram_iml1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_mirror DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_common_mirror:core_mirror " "Elaborating entity \"alt_vip_common_mirror\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_common_mirror:core_mirror\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core.sv" "core_mirror" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core.sv" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793410589 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mirror_by_tap_r " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mirror_by_tap_r\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1458793411431 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vertical_mux_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vertical_mux_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1458793411431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_scaler_alg_core_vertical_channel DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_vertical_channel:poly_gen_loop\[2\].vertical_channel_inst " "Elaborating entity \"alt_vip_scaler_alg_core_vertical_channel\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_vertical_channel:poly_gen_loop\[2\].vertical_channel_inst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core.sv" "poly_gen_loop\[2\].vertical_channel_inst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core.sv" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793411556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_mult_add DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_vertical_channel:poly_gen_loop\[2\].vertical_channel_inst\|alt_vip_common_mult_add:mult_add_inst " "Elaborating entity \"alt_vip_common_mult_add\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_vertical_channel:poly_gen_loop\[2\].vertical_channel_inst\|alt_vip_common_mult_add:mult_add_inst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_vertical_channel.sv" "mult_add_inst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_vertical_channel.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793411743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_scaler_alg_core_horizontal_channel DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_horizontal_channel:poly_gen_loop\[2\].horizontal_channel_inst " "Elaborating entity \"alt_vip_scaler_alg_core_horizontal_channel\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_horizontal_channel:poly_gen_loop\[2\].horizontal_channel_inst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core.sv" "poly_gen_loop\[2\].horizontal_channel_inst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core.sv" 959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793412211 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "h_taps_delay_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"h_taps_delay_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1458793412352 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "lifo_store " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"lifo_store\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1458793412352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_mult_add DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_horizontal_channel:poly_gen_loop\[2\].horizontal_channel_inst\|alt_vip_common_mult_add:mult_add_inst2 " "Elaborating entity \"alt_vip_common_mult_add\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_horizontal_channel:poly_gen_loop\[2\].horizontal_channel_inst\|alt_vip_common_mult_add:mult_add_inst2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_horizontal_channel.sv" "mult_add_inst2" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core_horizontal_channel.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793412430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_scaler_alg_core_realign DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_realign:realign_block " "Elaborating entity \"alt_vip_scaler_alg_core_realign\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_realign:realign_block\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core.sv" "realign_block" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_alg_core.sv" 1068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793413100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_mux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_packet_mux:user_packet_mux " "Elaborating entity \"alt_vip_packet_mux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_packet_mux:user_packet_mux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0.v" "user_packet_mux" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793413194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_packet_mux:user_packet_mux\|alt_vip_common_event_packet_encode:data_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_packet_mux:user_packet_mux\|alt_vip_common_event_packet_encode:data_encoder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_packet_mux.sv" "data_encoder" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_packet_mux.sv" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793413522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_output_bridge DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_video_output_bridge:video_out " "Elaborating entity \"alt_vip_video_output_bridge\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_video_output_bridge:video_out\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0.v" "video_out" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793413646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_encode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output " "Elaborating entity \"alt_vip_common_video_packet_encode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_video_output_bridge.sv" "video_output" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_video_output_bridge.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793413771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_latency_0_to_latency_1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter " "Elaborating entity \"alt_vip_common_latency_0_to_latency_1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_video_packet_encode.sv" "latency_converter" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_common_video_packet_encode.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793413912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_video_output_bridge.sv" "cmd_input" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_video_output_bridge.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793413990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_scaler_scheduler DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_scaler_scheduler:scheduler " "Elaborating entity \"alt_vip_scaler_scheduler\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_scaler_scheduler:scheduler\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0.v" "scheduler" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793414130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_scaler_scheduler:scheduler\|alt_vip_common_event_packet_encode:vib_cmd_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_scaler_scheduler:scheduler\|alt_vip_common_event_packet_encode:vib_cmd_encoder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_scheduler.sv" "vib_cmd_encoder" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_scheduler.sv" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793415362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_scaler_scheduler:scheduler\|alt_vip_common_event_packet_encode:kc_cmd_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_scaler_scheduler:scheduler\|alt_vip_common_event_packet_encode:kc_cmd_encoder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_scheduler.sv" "kc_cmd_encoder" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_scheduler.sv" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793415643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_scaler_scheduler:scheduler\|alt_vip_common_event_packet_encode:ac_cmd_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_scaler_scheduler:scheduler\|alt_vip_common_event_packet_encode:ac_cmd_encoder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_scheduler.sv" "ac_cmd_encoder" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_scheduler.sv" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793415846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_scaler_kernel_creator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_scaler_kernel_creator:kernel_creator " "Elaborating entity \"alt_vip_scaler_kernel_creator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_scaler_kernel_creator:kernel_creator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0.v" "kernel_creator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cl_scl_0.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793416096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_scaler_kernel_creator_step_line DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_scaler_kernel_creator:kernel_creator\|alt_vip_scaler_kernel_creator_step_line:step_gen_loop\[0\].kernel_creator_line_step_block " "Elaborating entity \"alt_vip_scaler_kernel_creator_step_line\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_scaler_kernel_creator:kernel_creator\|alt_vip_scaler_kernel_creator_step_line:step_gen_loop\[0\].kernel_creator_line_step_block\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_kernel_creator.sv" "step_gen_loop\[0\].kernel_creator_line_step_block" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_kernel_creator.sv" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793416938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_scaler_kernel_creator_step_coeff DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_scaler_kernel_creator:kernel_creator\|alt_vip_scaler_kernel_creator_step_coeff:step_gen_loop\[0\].kernel_creator_coeff_step_block " "Elaborating entity \"alt_vip_scaler_kernel_creator_step_coeff\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_scaler_kernel_creator:kernel_creator\|alt_vip_scaler_kernel_creator_step_coeff:step_gen_loop\[0\].kernel_creator_coeff_step_block\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_kernel_creator.sv" "step_gen_loop\[0\].kernel_creator_coeff_step_block" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vip_scaler_kernel_creator.sv" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793417016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_alt_vip_clip_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0 " "Elaborating entity \"DE1_SoC_QSYS_alt_vip_clip_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "alt_vip_clip_0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793417094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_muxbin2:justread_reg_enable_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_muxbin2:justread_reg_enable_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "justread_reg_enable_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793417375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:justread_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:justread_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "justread_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793417390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:widthfromcontrolpacket_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:widthfromcontrolpacket_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "widthfromcontrolpacket_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793417422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:height_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:height_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "height_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793417437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_muxbin2:interlacingflag_reg_d_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_muxbin2:interlacingflag_reg_d_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "interlacingflag_reg_d_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793417468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:interlacingflag_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:interlacingflag_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "interlacingflag_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793417500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:ispreviousendpacket_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:ispreviousendpacket_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "ispreviousendpacket_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793417515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:isendpacket_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:isendpacket_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "isendpacket_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793417531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_muxhot16:din_takeb_trigger_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_muxhot16:din_takeb_trigger_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "din_takeb_trigger_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793417562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_avalon_st_input DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_avalon_st_input:din " "Elaborating entity \"alt_cusp151_avalon_st_input\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_avalon_st_input:din\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "din" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793417578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_muxhot16:dout_takeb_trigger_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_muxhot16:dout_takeb_trigger_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "dout_takeb_trigger_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793417640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_muxhot16:dout_wdata_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_muxhot16:dout_wdata_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "dout_wdata_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793417656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AVALON_ST_OUTPUT DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|ALT_CUSP151_AVALON_ST_OUTPUT:dout " "Elaborating entity \"ALT_CUSP151_AVALON_ST_OUTPUT\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|ALT_CUSP151_AVALON_ST_OUTPUT:dout\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "dout" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793417718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:packetdimensions_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:packetdimensions_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "packetdimensions_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793417765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:packetdimensions_reg_36 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:packetdimensions_reg_36\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "packetdimensions_reg_36" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793417796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:packetdimensions_reg_362 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:packetdimensions_reg_362\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "packetdimensions_reg_362" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793417812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:packetdimensions_reg_363 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:packetdimensions_reg_363\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "packetdimensions_reg_363" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793417843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:output_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:output_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "output_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793417874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:output_reg_40 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:output_reg_40\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "output_reg_40" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793417890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:output_reg_402 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:output_reg_402\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "output_reg_402" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793417905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:output_reg_403 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:output_reg_403\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "output_reg_403" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793417936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:output_reg_404 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:output_reg_404\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "output_reg_404" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793417952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:output_reg_405 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:output_reg_405\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "output_reg_405" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793417968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:output_reg_406 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:output_reg_406\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "output_reg_406" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793417999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:output_reg_407 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:output_reg_407\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "output_reg_407" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:output_reg_408 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:output_reg_408\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "output_reg_408" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_muxhot16:pc_usenextpc_trigger_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_muxhot16:pc_usenextpc_trigger_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "pc_usenextpc_trigger_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_muxhot16:pc_hold_trigger_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_muxhot16:pc_hold_trigger_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "pc_hold_trigger_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_pc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_pc:pc " "Elaborating entity \"alt_cusp151_pc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_pc:pc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "pc" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418108 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_pc.vhd(30) " "VHDL warning at alt_cusp151_pc.vhd(30): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1458793418108 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0|alt_cusp151_pc:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" "\\d2:lpm_counter_component" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l3m " "Found entity 1: cntr_l3m" {  } { { "db/cntr_l3m.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/cntr_l3m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793418404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793418404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_l3m DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_l3m:auto_generated " "Elaborating entity \"cntr_l3m\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_l3m:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:headertype_0_id_1906_line46 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:headertype_0_id_1906_line46\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "headertype_0_id_1906_line46" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:isnotimagedata_0_id_1908_line83 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:isnotimagedata_0_id_1908_line83\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "isnotimagedata_0_id_1908_line83" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:iscontrolpacket_0_id_1910_line217 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:iscontrolpacket_0_id_1910_line217\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "iscontrolpacket_0_id_1910_line217" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:width_0_id_1912_line250 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:width_0_id_1912_line250\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "width_0_id_1912_line250" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:islastwritedone_id_1914_line348 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:islastwritedone_id_1914_line348\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "islastwritedone_id_1914_line348" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|ALT_CUSP151_AU:j_id_1917_line251 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|ALT_CUSP151_AU:j_id_1917_line251\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "j_id_1917_line251" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:writeenablej_0_id_1920_line351 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:writeenablej_0_id_1920_line351\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "writeenablej_0_id_1920_line351" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:islastoutputrow_0_id_1922_line352 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:islastoutputrow_0_id_1922_line352\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "islastoutputrow_0_id_1922_line352" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|ALT_CUSP151_AU:i_cpy_id_1924_line354 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|ALT_CUSP151_AU:i_cpy_id_1924_line354\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "i_cpy_id_1924_line354" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|ALT_CUSP151_AU:i_id_1927_line250 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|ALT_CUSP151_AU:i_id_1927_line250\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "i_id_1927_line250" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:writeenablei_0_id_1930_line365 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:writeenablei_0_id_1930_line365\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "writeenablei_0_id_1930_line365" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:islastoutputcol_0_id_1932_line366 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:islastoutputcol_0_id_1932_line366\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "islastoutputcol_0_id_1932_line366" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:cond370_0_id_1934 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:cond370_0_id_1934\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "cond370_0_id_1934" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_cmp:fu_id_2300_line224_49 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_cmp:fu_id_2300_line224_49\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "fu_id_2300_line224_49" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_cmp:fu_id_2330_line235_50 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_cmp:fu_id_2330_line235_50\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "fu_id_2330_line235_50" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_cmp:fu_id_2390_line349_28 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_cmp:fu_id_2390_line349_28\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "fu_id_2390_line349_28" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_cmp:fu_id_2488_line351_39 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_cmp:fu_id_2488_line351_39\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "fu_id_2488_line351_39" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_cmp:fu_id_2550_line351_55 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_cmp:fu_id_2550_line351_55\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "fu_id_2550_line351_55" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_cmp:fu_id_2612_line352_42 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_cmp:fu_id_2612_line352_42\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "fu_id_2612_line352_42" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_cmp:fu_id_2684_line356_32 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_cmp:fu_id_2684_line356_32\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "fu_id_2684_line356_32" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_cmp:fu_id_2754_line349_28 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_cmp:fu_id_2754_line349_28\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "fu_id_2754_line349_28" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_cmp:fu_id_2852_line365_48 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_cmp:fu_id_2852_line365_48\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "fu_id_2852_line365_48" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_cmp:fu_id_2914_line365_71 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_cmp:fu_id_2914_line365_71\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "fu_id_2914_line365_71" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_cmp:fu_id_2976_line366_50 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_cmp:fu_id_2976_line366_50\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "fu_id_2976_line366_50" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_cmp:fu_id_3048_line367_50 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_cmp:fu_id_3048_line367_50\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "fu_id_3048_line367_50" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_cmp:fu_id_3126_line356_32 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_cmp:fu_id_3126_line356_32\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "fu_id_3126_line356_32" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793418982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:justreadqueue_0_4_comb_id_3685 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:justreadqueue_0_4_comb_id_3685\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "justreadqueue_0_4_comb_id_3685" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 1986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:justreadqueue_0_5_comb_id_3688 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:justreadqueue_0_5_comb_id_3688\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "justreadqueue_0_5_comb_id_3688" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 2009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:thisoutput_6_comb_id_3691 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:thisoutput_6_comb_id_3691\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "thisoutput_6_comb_id_3691" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 2032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:thisoutput_13_comb_id_3694 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:thisoutput_13_comb_id_3694\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "thisoutput_13_comb_id_3694" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 2055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:islastoutputcol_0_stage_1_id_3697 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:islastoutputcol_0_stage_1_id_3697\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "islastoutputcol_0_stage_1_id_3697" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:i_2_id_3700 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_clip_0:alt_vip_clip_0\|alt_cusp151_reg:i_2_id_3700\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" "i_2_id_3700" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_clip_0.vhd" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_alt_vip_cpr_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0 " "Elaborating entity \"DE1_SoC_QSYS_alt_vip_cpr_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "alt_vip_cpr_0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_avalon_st_input DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_avalon_st_input:din0 " "Elaborating entity \"alt_cusp151_avalon_st_input\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_avalon_st_input:din0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" "din0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_muxhot16:dout0_wdata_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_muxhot16:dout0_wdata_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" "dout0_wdata_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AVALON_ST_OUTPUT DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|ALT_CUSP151_AVALON_ST_OUTPUT:dout0 " "Elaborating entity \"ALT_CUSP151_AVALON_ST_OUTPUT\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|ALT_CUSP151_AVALON_ST_OUTPUT:dout0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" "dout0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_non_img_buffer_regs " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_non_img_buffer_regs\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" "din0_non_img_buffer_regs" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_non_img_buffer_regs_17 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_non_img_buffer_regs_17\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" "din0_non_img_buffer_regs_17" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_non_img_buffer_regs_174 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_non_img_buffer_regs_174\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" "din0_non_img_buffer_regs_174" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_muxbin2:plane_regs_d_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_muxbin2:plane_regs_d_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" "plane_regs_d_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:plane_regs " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:plane_regs\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" "plane_regs" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:plane_regs_23 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:plane_regs_23\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" "plane_regs_23" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_muxhot16:pc_usenextpc_trigger_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_muxhot16:pc_usenextpc_trigger_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" "pc_usenextpc_trigger_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_pc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_pc:pc " "Elaborating entity \"alt_cusp151_pc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_pc:pc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" "pc" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419559 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_pc.vhd(30) " "VHDL warning at alt_cusp151_pc.vhd(30): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1458793419559 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp151_pc:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:width_id_820_line115 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:width_id_820_line115\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" "width_id_820_line115" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:header_type_0_0_id_823_line232 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:header_type_0_0_id_823_line232\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" "header_type_0_0_id_823_line232" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|ALT_CUSP151_AU:ctrl_cnt_id_825_line254 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|ALT_CUSP151_AU:ctrl_cnt_id_825_line254\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" "ctrl_cnt_id_825_line254" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:x_cnt_orig_0_id_840_line394 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:x_cnt_orig_0_id_840_line394\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" "x_cnt_orig_0_id_840_line394" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" 858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|ALT_CUSP151_AU:x_cnt_orig_1_id_842_line394 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|ALT_CUSP151_AU:x_cnt_orig_1_id_842_line394\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" "x_cnt_orig_1_id_842_line394" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|ALT_CUSP151_AU:x_cnt_id_844_line395 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|ALT_CUSP151_AU:x_cnt_id_844_line395\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" "x_cnt_id_844_line395" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_justread_0_id_847_line378 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_justread_0_id_847_line378\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" "din0_justread_0_id_847_line378" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_justread_1_id_849_line378 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_justread_1_id_849_line378\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" "din0_justread_1_id_849_line378" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" 964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_cmp:fu_id_1091_line242_28 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_cmp:fu_id_1091_line242_28\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" "fu_id_1091_line242_28" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" 987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_cmp:fu_id_1151_line271_85 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_cmp:fu_id_1151_line271_85\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" "fu_id_1151_line271_85" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_7_stage_1_id_1362 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_7_stage_1_id_1362\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" "din0_7_stage_1_id_1362" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" 1055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_7_stage_2_id_1365 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_7_stage_2_id_1365\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" "din0_7_stage_2_id_1365" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_0.vhd" 1078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_alt_vip_cpr_1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1 " "Elaborating entity \"DE1_SoC_QSYS_alt_vip_cpr_1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "alt_vip_cpr_1" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793419840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_avalon_st_input DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_avalon_st_input:din0 " "Elaborating entity \"alt_cusp151_avalon_st_input\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_avalon_st_input:din0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "din0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_muxhot16:dout0_wdata_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_muxhot16:dout0_wdata_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "dout0_wdata_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AVALON_ST_OUTPUT DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|ALT_CUSP151_AVALON_ST_OUTPUT:dout0 " "Elaborating entity \"ALT_CUSP151_AVALON_ST_OUTPUT\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|ALT_CUSP151_AVALON_ST_OUTPUT:dout0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "dout0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_reg:din0_non_img_buffer_regs_175 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_reg:din0_non_img_buffer_regs_175\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "din0_non_img_buffer_regs_175" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_reg:din0_non_img_buffer_regs_176 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_reg:din0_non_img_buffer_regs_176\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "din0_non_img_buffer_regs_176" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_reg:din0_non_img_buffer_regs_177 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_reg:din0_non_img_buffer_regs_177\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "din0_non_img_buffer_regs_177" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_reg:din0_non_img_buffer_regs_1711 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_reg:din0_non_img_buffer_regs_1711\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "din0_non_img_buffer_regs_1711" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_reg:plane_regs_232 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_reg:plane_regs_232\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "plane_regs_232" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_muxhot16:pc_usenextpc_trigger_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_muxhot16:pc_usenextpc_trigger_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "pc_usenextpc_trigger_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_pc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_pc:pc " "Elaborating entity \"alt_cusp151_pc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_pc:pc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "pc" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420276 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_pc.vhd(30) " "VHDL warning at alt_cusp151_pc.vhd(30): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1458793420276 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp151_pc:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_reg:width_id_1003_line115 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_reg:width_id_1003_line115\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "width_id_1003_line115" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_reg:header_type_0_0_id_1006_line232 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_reg:header_type_0_0_id_1006_line232\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "header_type_0_0_id_1006_line232" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|ALT_CUSP151_AU:ctrl_cnt_id_1008_line254 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|ALT_CUSP151_AU:ctrl_cnt_id_1008_line254\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "ctrl_cnt_id_1008_line254" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_reg:just_read_din0_1_id_1013_line233 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_reg:just_read_din0_1_id_1013_line233\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "just_read_din0_1_id_1013_line233" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_reg:x_cnt_orig_0_id_1017_line394 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_reg:x_cnt_orig_0_id_1017_line394\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "x_cnt_orig_0_id_1017_line394" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|ALT_CUSP151_AU:x_cnt_orig_1_id_1019_line394 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|ALT_CUSP151_AU:x_cnt_orig_1_id_1019_line394\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "x_cnt_orig_1_id_1019_line394" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 1043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|ALT_CUSP151_AU:x_cnt_id_1021_line395 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|ALT_CUSP151_AU:x_cnt_id_1021_line395\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "x_cnt_id_1021_line395" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_reg:din0_justread_0_id_1024_line378 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_reg:din0_justread_0_id_1024_line378\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "din0_justread_0_id_1024_line378" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 1103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_cmp:fu_id_1314_line242_28 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_cmp:fu_id_1314_line242_28\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "fu_id_1314_line242_28" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_cmp:fu_id_1374_line271_85 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_cmp:fu_id_1374_line271_85\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "fu_id_1374_line271_85" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 1143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_reg:din0_6_stage_1_id_1613 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_reg:din0_6_stage_1_id_1613\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "din0_6_stage_1_id_1613" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 1219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_reg:din0_6_stage_2_id_1616 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp151_reg:din0_6_stage_2_id_1616\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "din0_6_stage_2_id_1616" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 1242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_alt_vip_cpr_2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2 " "Elaborating entity \"DE1_SoC_QSYS_alt_vip_cpr_2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "alt_vip_cpr_2" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_avalon_st_input DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_avalon_st_input:din0 " "Elaborating entity \"alt_cusp151_avalon_st_input\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_avalon_st_input:din0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" "din0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_pc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_pc:pc " "Elaborating entity \"alt_cusp151_pc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_pc:pc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" "pc" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420854 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_pc.vhd(30) " "VHDL warning at alt_cusp151_pc.vhd(30): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1458793420854 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2|alt_cusp151_pc:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:width_id_819_line115 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:width_id_819_line115\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" "width_id_819_line115" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:header_type_0_0_id_822_line232 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:header_type_0_0_id_822_line232\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" "header_type_0_0_id_822_line232" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|ALT_CUSP151_AU:ctrl_cnt_id_824_line254 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|ALT_CUSP151_AU:ctrl_cnt_id_824_line254\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" "ctrl_cnt_id_824_line254" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:just_read_din0_1_id_829_line233 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:just_read_din0_1_id_829_line233\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" "just_read_din0_1_id_829_line233" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:x_cnt_orig_0_id_831_line394 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:x_cnt_orig_0_id_831_line394\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" "x_cnt_orig_0_id_831_line394" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|ALT_CUSP151_AU:x_cnt_orig_1_id_833_line394 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|ALT_CUSP151_AU:x_cnt_orig_1_id_833_line394\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" "x_cnt_orig_1_id_833_line394" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793420994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|ALT_CUSP151_AU:x_cnt_id_835_line395 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|ALT_CUSP151_AU:x_cnt_id_835_line395\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" "x_cnt_id_835_line395" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" 990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793421010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:din0_justread_0_id_838_line378 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:din0_justread_0_id_838_line378\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" "din0_justread_0_id_838_line378" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793421025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_cmp:fu_id_1068_line242_28 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_cmp:fu_id_1068_line242_28\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" "fu_id_1068_line242_28" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" 1041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793421056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_cmp:fu_id_1128_line271_85 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_cmp:fu_id_1128_line271_85\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" "fu_id_1128_line271_85" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793421072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:din0_6_stage_1_id_1347 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:din0_6_stage_1_id_1347\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" "din0_6_stage_1_id_1347" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793421088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:din0_6_stage_2_id_1350 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:din0_6_stage_2_id_1350\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" "din0_6_stage_2_id_1350" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_2.vhd" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793421088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_alt_vip_crs_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0 " "Elaborating entity \"DE1_SoC_QSYS_alt_vip_crs_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "alt_vip_crs_0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793421119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_muxbin2:pix_left_this_row_au_a_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_muxbin2:pix_left_this_row_au_a_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "pix_left_this_row_au_a_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793421493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:pix_left_this_row_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:pix_left_this_row_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "pix_left_this_row_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793421493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:only_just_run_out_of_pix_this_row_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:only_just_run_out_of_pix_this_row_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "only_just_run_out_of_pix_this_row_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793421524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:filter_result_2_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:filter_result_2_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "filter_result_2_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793421540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_muxbin2:sum_outer_au_a_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_muxbin2:sum_outer_au_a_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "sum_outer_au_a_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793421556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:sum_outer_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:sum_outer_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "sum_outer_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793421587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:sum_mult9s_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:sum_mult9s_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "sum_mult9s_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793421634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:mult9_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:mult9_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "mult9_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793421665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:sum_out_w_rounding_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:sum_out_w_rounding_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "sum_out_w_rounding_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 1041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793421712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:phase_3_final_sum_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:phase_3_final_sum_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "phase_3_final_sum_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793421743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:justread_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:justread_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "justread_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 1111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793421790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:widthfromcontrolpacket_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:widthfromcontrolpacket_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "widthfromcontrolpacket_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 1134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793421805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:height_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:height_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "height_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 1157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793421821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_avalon_st_input DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_avalon_st_input:din " "Elaborating entity \"alt_cusp151_avalon_st_input\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_avalon_st_input:din\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "din" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793421868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_muxhot16:dout_wdata_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_muxhot16:dout_wdata_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "dout_wdata_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 1307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793421899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:towritequeue_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:towritequeue_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "towritequeue_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 1395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793421946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:towritequeue_reg_1 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:towritequeue_reg_1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "towritequeue_reg_1" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793421946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:towritequeue_reg_2 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:towritequeue_reg_2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "towritequeue_reg_2" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 1441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793421961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:towritequeue_reg_3 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:towritequeue_reg_3\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "towritequeue_reg_3" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 1464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793421977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:towritequeue_reg_4 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:towritequeue_reg_4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "towritequeue_reg_4" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 1487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793421992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:towritequeue_reg_5 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:towritequeue_reg_5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "towritequeue_reg_5" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 1510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 1562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au_2 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au_2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_au_2" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au_4 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au_4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_au_4" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 1676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au_5 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au_5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_au_5" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 1733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au_6 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au_6\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_au_6" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 1790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_muxhot16:kernel_au_7_enable_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_muxhot16:kernel_au_7_enable_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_au_7_enable_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 1834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au_7 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au_7\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_au_7" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 1848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au_8 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au_8\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_au_8" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 1905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au_9 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au_9\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_au_9" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 1962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au_10 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au_10\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_au_10" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 2019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au_11 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au_11\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_au_11" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 2076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au_12 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au_12\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_au_12" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au_13 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au_13\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_au_13" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 2232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au_14 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au_14\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_au_14" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 2294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au_15 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:kernel_au_15\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_au_15" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:mirror_kernel_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:mirror_kernel_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "mirror_kernel_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 2412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:mirror_kernel_au_2 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:mirror_kernel_au_2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "mirror_kernel_au_2" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 2464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:packetdimensions_reg_88 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:packetdimensions_reg_88\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "packetdimensions_reg_88" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 2515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:packetdimensions_reg_882 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:packetdimensions_reg_882\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "packetdimensions_reg_882" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 2538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:packetdimensions_reg_883 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:packetdimensions_reg_883\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "packetdimensions_reg_883" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_muxhot16:pc_usenextpc_trigger_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_muxhot16:pc_usenextpc_trigger_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "pc_usenextpc_trigger_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 2596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_pc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_pc:pc " "Elaborating entity \"alt_cusp151_pc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_pc:pc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "pc" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 2617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422507 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_pc.vhd(30) " "VHDL warning at alt_cusp151_pc.vhd(30): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1458793422507 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0|alt_cusp151_pc:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" "\\d2:lpm_counter_component" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m3m " "Found entity 1: cntr_m3m" {  } { { "db/cntr_m3m.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/cntr_m3m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793422616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793422616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_m3m DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_m3m:auto_generated " "Elaborating entity \"cntr_m3m\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_m3m:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:headertype_0_id_7826_line46 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:headertype_0_id_7826_line46\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "headertype_0_id_7826_line46" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 2764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:isnotimagedata_0_id_7828_line83 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:isnotimagedata_0_id_7828_line83\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "isnotimagedata_0_id_7828_line83" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 2787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:iscontrolpacket_0_id_7830_line217 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:iscontrolpacket_0_id_7830_line217\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "iscontrolpacket_0_id_7830_line217" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 2810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:cond152_0_id_7832 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:cond152_0_id_7832\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "cond152_0_id_7832" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 2833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:cond152_0_id_7834 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:cond152_0_id_7834\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "cond152_0_id_7834" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 2856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:cond152_0_id_7836 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:cond152_0_id_7836\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "cond152_0_id_7836" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 2879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:width_0_id_7838_line108 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:width_0_id_7838_line108\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "width_0_id_7838_line108" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 2902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:j_id_7840_line474 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:j_id_7840_line474\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "j_id_7840_line474" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:is_last_row_0_id_7843_line1415 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:is_last_row_0_id_7843_line1415\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "is_last_row_0_id_7843_line1415" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 2957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:run_out_of_pixels_this_row_id_7845_line488 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:run_out_of_pixels_this_row_id_7845_line488\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "run_out_of_pixels_this_row_id_7845_line488" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 2994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:fill_cnt_id_7848_line496 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:fill_cnt_id_7848_line496\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "fill_cnt_id_7848_line496" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:just_read_id_7853_line476 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:just_read_id_7853_line476\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "just_read_id_7853_line476" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:i_cpy_id_7861_line1432 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:i_cpy_id_7861_line1432\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "i_cpy_id_7861_line1432" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:i_id_7864_line473 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|ALT_CUSP151_AU:i_id_7864_line473\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "i_id_7864_line473" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:eop_1_id_7867_line1411 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:eop_1_id_7867_line1411\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "eop_1_id_7867_line1411" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:is_last_col_0_id_7911_line1420 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:is_last_col_0_id_7911_line1420\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "is_last_col_0_id_7911_line1420" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:only_just_run_out_of_pix_this_row_0_stage_1_id_7913 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:only_just_run_out_of_pix_this_row_0_stage_1_id_7913\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "only_just_run_out_of_pix_this_row_0_stage_1_id_7913" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:only_just_run_out_of_pix_this_row_0_stage_2_id_7915 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:only_just_run_out_of_pix_this_row_0_stage_2_id_7915\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "only_just_run_out_of_pix_this_row_0_stage_2_id_7915" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:run_out_of_pixels_this_row_2_id_7917_line488 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:run_out_of_pixels_this_row_2_id_7917_line488\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "run_out_of_pixels_this_row_2_id_7917_line488" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:run_out_of_pixels_this_row_2_stage_1_id_7919 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:run_out_of_pixels_this_row_2_stage_1_id_7919\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "run_out_of_pixels_this_row_2_stage_1_id_7919" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:run_out_of_pixels_this_row_2_stage_2_id_7921 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:run_out_of_pixels_this_row_2_stage_2_id_7921\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "run_out_of_pixels_this_row_2_stage_2_id_7921" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:cond616_0_id_7923 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:cond616_0_id_7923\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "cond616_0_id_7923" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_4_6_stage_1_id_7925 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_4_6_stage_1_id_7925\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_4_6_stage_1_id_7925" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_4_6_stage_2_id_7927 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_4_6_stage_2_id_7927\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_4_6_stage_2_id_7927" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_4_6_stage_3_id_7929 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_4_6_stage_3_id_7929\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_4_6_stage_3_id_7929" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_5_5_stage_1_id_7931 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_5_5_stage_1_id_7931\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_5_5_stage_1_id_7931" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_5_5_stage_2_id_7933 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_5_5_stage_2_id_7933\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_5_5_stage_2_id_7933" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_5_5_stage_3_id_7935 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_5_5_stage_3_id_7935\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_5_5_stage_3_id_7935" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793422991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:cond616_0_id_7937 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:cond616_0_id_7937\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "cond616_0_id_7937" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_6_6_stage_1_id_7939 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_6_6_stage_1_id_7939\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_6_6_stage_1_id_7939" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_6_6_stage_2_id_7941 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_6_6_stage_2_id_7941\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_6_6_stage_2_id_7941" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_6_6_stage_3_id_7943 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_6_6_stage_3_id_7943\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_6_6_stage_3_id_7943" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_7_2_stage_1_id_7945 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_7_2_stage_1_id_7945\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_7_2_stage_1_id_7945" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_7_2_stage_2_id_7947 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_7_2_stage_2_id_7947\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_7_2_stage_2_id_7947" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_7_2_stage_3_id_7949 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_7_2_stage_3_id_7949\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_7_2_stage_3_id_7949" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_7_2_stage_4_id_7951 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_7_2_stage_4_id_7951\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_7_2_stage_4_id_7951" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:to_out2_0_id_7953_line1305 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:to_out2_0_id_7953_line1305\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "to_out2_0_id_7953_line1305" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:eop_0_id_7955_line1411 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:eop_0_id_7955_line1411\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "eop_0_id_7955_line1411" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:only_just_run_out_of_pix_this_row_1_stage_1_id_7957 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:only_just_run_out_of_pix_this_row_1_stage_1_id_7957\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "only_just_run_out_of_pix_this_row_1_stage_1_id_7957" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:only_just_run_out_of_pix_this_row_1_stage_2_id_7959 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:only_just_run_out_of_pix_this_row_1_stage_2_id_7959\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "only_just_run_out_of_pix_this_row_1_stage_2_id_7959" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:run_out_of_pixels_this_row_3_stage_1_id_7961 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:run_out_of_pixels_this_row_3_stage_1_id_7961\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "run_out_of_pixels_this_row_3_stage_1_id_7961" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:run_out_of_pixels_this_row_3_stage_2_id_7963 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:run_out_of_pixels_this_row_3_stage_2_id_7963\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "run_out_of_pixels_this_row_3_stage_2_id_7963" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:cond616_0_id_7965 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:cond616_0_id_7965\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "cond616_0_id_7965" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_4_7_stage_3_id_7971 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_4_7_stage_3_id_7971\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_4_7_stage_3_id_7971" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_5_6_stage_3_id_7977 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:kernel_5_6_stage_3_id_7977\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "kernel_5_6_stage_3_id_7977" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:cond616_0_id_7979 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:cond616_0_id_7979\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "cond616_0_id_7979" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_cmp:fu_id_9111_line224_49 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_cmp:fu_id_9111_line224_49\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "fu_id_9111_line224_49" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_cmp:fu_id_9141_line235_50 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_cmp:fu_id_9141_line235_50\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "fu_id_9141_line235_50" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_cmp:fu_id_9201_line1421_29 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_cmp:fu_id_9201_line1421_29\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "fu_id_9201_line1421_29" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_cmp:fu_id_9281_line1434_27 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_cmp:fu_id_9281_line1434_27\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "fu_id_9281_line1434_27" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_cmp:fu_id_10039_line1440_37 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_cmp:fu_id_10039_line1440_37\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "fu_id_10039_line1440_37" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_cmp:fu_id_10161_line1278_46 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_cmp:fu_id_10161_line1278_46\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "fu_id_10161_line1278_46" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_cmp:fu_id_11519_line1434_27 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_cmp:fu_id_11519_line1434_27\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "fu_id_11519_line1434_27" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 3989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:run_out_of_pixels_this_row_switch_0_comb_id_13330 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:run_out_of_pixels_this_row_switch_0_comb_id_13330\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "run_out_of_pixels_this_row_switch_0_comb_id_13330" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 4200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:only_just_run_out_of_pix_this_row_switch_0_comb_id_13333 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:only_just_run_out_of_pix_this_row_switch_0_comb_id_13333\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "only_just_run_out_of_pix_this_row_switch_0_comb_id_13333" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 4223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:mirror_kernel_srcs_12_0_comb_id_13336 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:mirror_kernel_srcs_12_0_comb_id_13336\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "mirror_kernel_srcs_12_0_comb_id_13336" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 4246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:run_out_of_pixels_this_row_switch_1_comb_id_13339 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:run_out_of_pixels_this_row_switch_1_comb_id_13339\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "run_out_of_pixels_this_row_switch_1_comb_id_13339" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 4269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:only_just_run_out_of_pix_this_row_switch_1_comb_id_13342 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:only_just_run_out_of_pix_this_row_switch_1_comb_id_13342\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "only_just_run_out_of_pix_this_row_switch_1_comb_id_13342" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 4292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:mirror_kernel_srcs_14_0_comb_id_13345 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:mirror_kernel_srcs_14_0_comb_id_13345\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "mirror_kernel_srcs_14_0_comb_id_13345" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 4315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:run_out_of_pixels_this_row_switch_2_comb_id_13348 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:run_out_of_pixels_this_row_switch_2_comb_id_13348\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "run_out_of_pixels_this_row_switch_2_comb_id_13348" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 4338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:only_just_run_out_of_pix_this_row_switch_2_comb_id_13351 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:only_just_run_out_of_pix_this_row_switch_2_comb_id_13351\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "only_just_run_out_of_pix_this_row_switch_2_comb_id_13351" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 4361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:run_out_of_pixels_this_row_switch_3_comb_id_13357 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:run_out_of_pixels_this_row_switch_3_comb_id_13357\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "run_out_of_pixels_this_row_switch_3_comb_id_13357" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 4384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:only_just_run_out_of_pix_this_row_switch_3_comb_id_13360 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_crs_0:alt_vip_crs_0\|alt_cusp151_reg:only_just_run_out_of_pix_this_row_switch_3_comb_id_13360\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" "only_just_run_out_of_pix_this_row_switch_3_comb_id_13360" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_crs_0.vhd" 4407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_alt_vip_csc_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0 " "Elaborating entity \"DE1_SoC_QSYS_alt_vip_csc_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "alt_vip_csc_0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_muxhot16:dout_wdata_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_muxhot16:dout_wdata_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "dout_wdata_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|ALT_CUSP151_AU:coeff_intermediates_aus " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|ALT_CUSP151_AU:coeff_intermediates_aus\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "coeff_intermediates_aus" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|ALT_CUSP151_AU:coeff_intermediates_aus_24 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|ALT_CUSP151_AU:coeff_intermediates_aus_24\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "coeff_intermediates_aus_24" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|ALT_CUSP151_AU:coeff_intermediates_aus_242 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|ALT_CUSP151_AU:coeff_intermediates_aus_242\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "coeff_intermediates_aus_242" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|ALT_CUSP151_AU:coeff_intermediates_aus_243 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|ALT_CUSP151_AU:coeff_intermediates_aus_243\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "coeff_intermediates_aus_243" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|ALT_CUSP151_AU:coeff_intermediates_aus_244 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|ALT_CUSP151_AU:coeff_intermediates_aus_244\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "coeff_intermediates_aus_244" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|ALT_CUSP151_AU:coeff_intermediates_aus_245 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|ALT_CUSP151_AU:coeff_intermediates_aus_245\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "coeff_intermediates_aus_245" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_mult DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers " "Elaborating entity \"alt_cusp151_mult\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "multipliers" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT " "Elaborating entity \"altmult_add\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_mult.vhd" "\\altera_latency3_gen:altmult_add_COMPONENT" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_mult.vhd" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_idk5.v 2 2 " "Found 2 design units, including 2 entities, in source file db/mult_add_idk5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_idk5_altera_mult_add_g89g " "Found entity 1: mult_add_idk5_altera_mult_add_g89g" {  } { { "db/mult_add_idk5.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/mult_add_idk5.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793423958 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult_add_idk5 " "Found entity 2: mult_add_idk5" {  } { { "db/mult_add_idk5.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/mult_add_idk5.v" 395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793423958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793423958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_idk5 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated " "Elaborating entity \"mult_add_idk5\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_idk5_altera_mult_add_g89g DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1 " "Elaborating entity \"mult_add_idk5_altera_mult_add_g89g\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\"" {  } { { "db/mult_add_idk5.v" "altera_mult_add1" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/mult_add_idk5.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793423974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\"" {  } { { "db/mult_add_idk5.v" "altera_mult_add_rtl2" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/mult_add_idk5.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793424036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793424083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793424098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793424114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793424145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793424239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793424254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793424286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793424317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793424332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793424348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793424379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793424598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "mult_input_a_ext_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793424613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793424660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793424691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793424707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers\|altmult_add:\\altera_latency3_gen:altmult_add_COMPONENT\|mult_add_idk5:auto_generated\|mult_add_idk5_altera_mult_add_g89g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793424738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_mult DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers_26 " "Elaborating entity \"alt_cusp151_mult\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers_26\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "multipliers_26" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793424785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_mult DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers_262 " "Elaborating entity \"alt_cusp151_mult\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers_262\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "multipliers_262" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793425378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_mult DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers_263 " "Elaborating entity \"alt_cusp151_mult\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers_263\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "multipliers_263" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793425970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_mult DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers_264 " "Elaborating entity \"alt_cusp151_mult\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers_264\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "multipliers_264" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793426563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_mult DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers_265 " "Elaborating entity \"alt_cusp151_mult\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers_265\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "multipliers_265" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793427140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_mult DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers_266 " "Elaborating entity \"alt_cusp151_mult\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers_266\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "multipliers_266" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793427733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_mult DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers_267 " "Elaborating entity \"alt_cusp151_mult\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers_267\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "multipliers_267" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793428326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_mult DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers_268 " "Elaborating entity \"alt_cusp151_mult\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_mult:multipliers_268\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "multipliers_268" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793428919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_pc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_pc:pc " "Elaborating entity \"alt_cusp151_pc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_pc:pc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "pc" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429512 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_pc.vhd(30) " "VHDL warning at alt_cusp151_pc.vhd(30): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1458793429512 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0|alt_cusp151_pc:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:just_read_non_img_0_id_1075_line224 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:just_read_non_img_0_id_1075_line224\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "just_read_non_img_0_id_1075_line224" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:header_type_0_id_1077_line262 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:header_type_0_id_1077_line262\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "header_type_0_id_1077_line262" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_muxbin2:output_id_1079_line284_d_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_muxbin2:output_id_1079_line284_d_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "output_id_1079_line284_d_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:output_id_1079_line284 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:output_id_1079_line284\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "output_id_1079_line284" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|ALT_CUSP151_AU:result_channel_a_0_id_1084_line318 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|ALT_CUSP151_AU:result_channel_a_0_id_1084_line318\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "result_channel_a_0_id_1084_line318" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|ALT_CUSP151_AU:result_channel_b_0_id_1086_line319 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|ALT_CUSP151_AU:result_channel_b_0_id_1086_line319\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "result_channel_b_0_id_1086_line319" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|ALT_CUSP151_AU:result_channel_c_0_id_1088_line320 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|ALT_CUSP151_AU:result_channel_c_0_id_1088_line320\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "result_channel_c_0_id_1088_line320" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:input_0_id_1090_line1 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:input_0_id_1090_line1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "input_0_id_1090_line1" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|ALT_CUSP151_AU:input_plus_point_five_0_id_1092_line4 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|ALT_CUSP151_AU:input_plus_point_five_0_id_1092_line4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "input_plus_point_five_0_id_1092_line4" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:no_fraction_0_id_1094_line5 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:no_fraction_0_id_1094_line5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "no_fraction_0_id_1094_line5" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:sign_converted_0_id_1096_line29 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:sign_converted_0_id_1096_line29\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "sign_converted_0_id_1096_line29" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:output_sat_max_0_id_1098_line37 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:output_sat_max_0_id_1098_line37\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "output_sat_max_0_id_1098_line37" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:output_sat_min_0_id_1100_line38 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:output_sat_min_0_id_1100_line38\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "output_sat_min_0_id_1100_line38" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:output_chan_a_0_id_1102_line324 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:output_chan_a_0_id_1102_line324\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "output_chan_a_0_id_1102_line324" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:input_0_id_1104_line1 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:input_0_id_1104_line1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "input_0_id_1104_line1" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|ALT_CUSP151_AU:input_plus_point_five_0_id_1106_line4 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|ALT_CUSP151_AU:input_plus_point_five_0_id_1106_line4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "input_plus_point_five_0_id_1106_line4" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:no_fraction_0_id_1108_line5 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:no_fraction_0_id_1108_line5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "no_fraction_0_id_1108_line5" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:sign_converted_0_id_1110_line29 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:sign_converted_0_id_1110_line29\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "sign_converted_0_id_1110_line29" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:output_sat_max_0_id_1112_line37 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:output_sat_max_0_id_1112_line37\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "output_sat_max_0_id_1112_line37" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:output_sat_min_0_id_1114_line38 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:output_sat_min_0_id_1114_line38\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "output_sat_min_0_id_1114_line38" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:output_chan_b_0_id_1116_line328 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:output_chan_b_0_id_1116_line328\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "output_chan_b_0_id_1116_line328" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:input_0_id_1118_line1 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:input_0_id_1118_line1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "input_0_id_1118_line1" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|ALT_CUSP151_AU:input_plus_point_five_0_id_1120_line4 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|ALT_CUSP151_AU:input_plus_point_five_0_id_1120_line4\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "input_plus_point_five_0_id_1120_line4" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:no_fraction_0_id_1122_line5 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:no_fraction_0_id_1122_line5\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "no_fraction_0_id_1122_line5" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:sign_converted_0_id_1124_line29 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:sign_converted_0_id_1124_line29\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "sign_converted_0_id_1124_line29" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:output_sat_max_0_id_1126_line37 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:output_sat_max_0_id_1126_line37\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "output_sat_max_0_id_1126_line37" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:output_sat_min_0_id_1128_line38 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:output_sat_min_0_id_1128_line38\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "output_sat_min_0_id_1128_line38" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:output_chan_c_0_id_1130_line332 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:output_chan_c_0_id_1130_line332\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "output_chan_c_0_id_1130_line332" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:just_read_non_img_0_id_1134_line226 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:just_read_non_img_0_id_1134_line226\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "just_read_non_img_0_id_1134_line226" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:output_0_id_1136_line228 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:output_0_id_1136_line228\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "output_0_id_1136_line228" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793429995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_cmp:fu_id_1638_line269_28 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_cmp:fu_id_1638_line269_28\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "fu_id_1638_line269_28" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_cmp:fu_id_1780_line41_20 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_cmp:fu_id_1780_line41_20\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "fu_id_1780_line41_20" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_cmp:fu_id_2090_line41_20 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_cmp:fu_id_2090_line41_20\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "fu_id_2090_line41_20" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_cmp:fu_id_2400_line41_20 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_cmp:fu_id_2400_line41_20\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "fu_id_2400_line41_20" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 1976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_1_id_3026 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_1_id_3026\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "din_5_stage_1_id_3026" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 2469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_2_id_3029 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_2_id_3029\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "din_5_stage_2_id_3029" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 2492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_3_id_3032 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_3_id_3032\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "din_5_stage_3_id_3032" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 2515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_4_id_3035 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_4_id_3035\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "din_5_stage_4_id_3035" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 2538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_5_id_3038 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_5_id_3038\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "din_5_stage_5_id_3038" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_6_id_3041 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_6_id_3041\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "din_5_stage_6_id_3041" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 2584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_7_id_3044 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_7_id_3044\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "din_5_stage_7_id_3044" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 2607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_8_id_3047 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_8_id_3047\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "din_5_stage_8_id_3047" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 2630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_9_id_3050 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_9_id_3050\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "din_5_stage_9_id_3050" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 2653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_10_id_3053 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_10_id_3053\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "din_5_stage_10_id_3053" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 2676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_11_id_3056 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_11_id_3056\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "din_5_stage_11_id_3056" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 2699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_12_id_3059 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_12_id_3059\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "din_5_stage_12_id_3059" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 2722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_13_id_3062 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_13_id_3062\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "din_5_stage_13_id_3062" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 2745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_14_id_3065 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_csc_0:alt_vip_csc_0\|alt_cusp151_reg:din_5_stage_14_id_3065\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" "din_5_stage_14_id_3065" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_csc_0.vhd" 2768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipcti131_Vid2IS DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0 " "Elaborating entity \"alt_vipcti131_Vid2IS\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "alt_vip_cti_0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430167 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vid_f_input alt_vipcti131_Vid2IS.v(134) " "Verilog HDL or VHDL warning at alt_vipcti131_Vid2IS.v(134): object \"vid_f_input\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793430182 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipcti131_Vid2IS:alt_vip_cti_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vid_v_sync_input alt_vipcti131_Vid2IS.v(135) " "Verilog HDL or VHDL warning at alt_vipcti131_Vid2IS.v(135): object \"vid_v_sync_input\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793430182 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipcti131_Vid2IS:alt_vip_cti_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vid_h_sync_input alt_vipcti131_Vid2IS.v(136) " "Verilog HDL or VHDL warning at alt_vipcti131_Vid2IS.v(136): object \"vid_h_sync_input\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793430182 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipcti131_Vid2IS:alt_vip_cti_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_of_ap alt_vipcti131_Vid2IS.v(197) " "Verilog HDL or VHDL warning at alt_vipcti131_Vid2IS.v(197): object \"start_of_ap\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793430182 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipcti131_Vid2IS:alt_vip_cti_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vid_anc_valid_reg alt_vipcti131_Vid2IS.v(466) " "Verilog HDL or VHDL warning at alt_vipcti131_Vid2IS.v(466): object \"vid_anc_valid_reg\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" 466 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793430182 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipcti131_Vid2IS:alt_vip_cti_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_vipcti131_Vid2IS.v(392) " "Verilog HDL assignment warning at alt_vipcti131_Vid2IS.v(392): truncated value with size 32 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793430182 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipcti131_Vid2IS:alt_vip_cti_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alt_vipcti131_Vid2IS.v(503) " "Verilog HDL assignment warning at alt_vipcti131_Vid2IS.v(503): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793430182 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipcti131_Vid2IS:alt_vip_cti_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "refclk_div alt_vipcti131_Vid2IS.v(124) " "Output port \"refclk_div\" at alt_vipcti131_Vid2IS.v(124) has no driver" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" 124 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458793430182 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipcti131_Vid2IS:alt_vip_cti_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipcti131_Vid2IS_control DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_Vid2IS_control:control " "Elaborating entity \"alt_vipcti131_Vid2IS_control\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_Vid2IS_control:control\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" "control" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430214 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_vipcti131_Vid2IS_control.v(161) " "Verilog HDL assignment warning at alt_vipcti131_Vid2IS_control.v(161): truncated value with size 32 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_control.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_control.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793430214 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipcti131_Vid2IS:alt_vip_cti_0|alt_vipcti131_Vid2IS_control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 17 alt_vipcti131_Vid2IS_control.v(162) " "Verilog HDL assignment warning at alt_vipcti131_Vid2IS_control.v(162): truncated value with size 33 to match size of target (17)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_control.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_control.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793430214 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipcti131_Vid2IS:alt_vip_cti_0|alt_vipcti131_Vid2IS_control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 17 alt_vipcti131_Vid2IS_control.v(163) " "Verilog HDL assignment warning at alt_vipcti131_Vid2IS_control.v(163): truncated value with size 33 to match size of target (17)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_control.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_control.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793430214 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipcti131_Vid2IS:alt_vip_cti_0|alt_vipcti131_Vid2IS_control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 17 alt_vipcti131_Vid2IS_control.v(164) " "Verilog HDL assignment warning at alt_vipcti131_Vid2IS_control.v(164): truncated value with size 33 to match size of target (17)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_control.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_control.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793430214 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipcti131_Vid2IS:alt_vip_cti_0|alt_vipcti131_Vid2IS_control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipcti131_common_sync DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_sync:overflow_sticky_sync " "Elaborating entity \"alt_vipcti131_common_sync\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_sync:overflow_sticky_sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" "overflow_sticky_sync" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipcti131_common_sync DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_sync:refclk_divider_value_sync " "Elaborating entity \"alt_vipcti131_common_sync\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_sync:refclk_divider_value_sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" "refclk_divider_value_sync" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipcti131_common_sync DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_sync:sof_line_sync " "Elaborating entity \"alt_vipcti131_common_sync\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_sync:sof_line_sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" "sof_line_sync" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipcti131_common_sync DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_sync:sof_subsample_sync " "Elaborating entity \"alt_vipcti131_common_sync\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_sync:sof_subsample_sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" "sof_subsample_sync" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipcti131_Vid2IS_embedded_sync_extractor DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_Vid2IS_embedded_sync_extractor:use_embedded_syncs_generate.sync_extractor " "Elaborating entity \"alt_vipcti131_Vid2IS_embedded_sync_extractor\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_Vid2IS_embedded_sync_extractor:use_embedded_syncs_generate.sync_extractor\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" "use_embedded_syncs_generate.sync_extractor" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430292 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_cycle alt_vipcti131_Vid2IS_embedded_sync_extractor.v(86) " "Verilog HDL or VHDL warning at alt_vipcti131_Vid2IS_embedded_sync_extractor.v(86): object \"count_cycle\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_embedded_sync_extractor.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_embedded_sync_extractor.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793430292 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipcti131_Vid2IS:alt_vip_cti_0|alt_vipcti131_Vid2IS_embedded_sync_extractor:use_embedded_syncs_generate.sync_extractor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last_sample alt_vipcti131_Vid2IS_embedded_sync_extractor.v(87) " "Verilog HDL or VHDL warning at alt_vipcti131_Vid2IS_embedded_sync_extractor.v(87): object \"last_sample\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_embedded_sync_extractor.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_embedded_sync_extractor.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793430292 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipcti131_Vid2IS:alt_vip_cti_0|alt_vipcti131_Vid2IS_embedded_sync_extractor:use_embedded_syncs_generate.sync_extractor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipcti131_Vid2IS_resolution_detection DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_Vid2IS_resolution_detection:resolution_detection " "Elaborating entity \"alt_vipcti131_Vid2IS_resolution_detection\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_Vid2IS_resolution_detection:resolution_detection\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" "resolution_detection" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430307 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stable_reg alt_vipcti131_Vid2IS_resolution_detection.v(61) " "Verilog HDL or VHDL warning at alt_vipcti131_Vid2IS_resolution_detection.v(61): object \"stable_reg\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_resolution_detection.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_resolution_detection.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793430307 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipcti131_Vid2IS:alt_vip_cti_0|alt_vipcti131_Vid2IS_resolution_detection:resolution_detection"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 2 alt_vipcti131_Vid2IS_resolution_detection.v(102) " "Verilog HDL assignment warning at alt_vipcti131_Vid2IS_resolution_detection.v(102): truncated value with size 33 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_resolution_detection.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_resolution_detection.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793430307 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipcti131_Vid2IS:alt_vip_cti_0|alt_vipcti131_Vid2IS_resolution_detection:resolution_detection"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 15 alt_vipcti131_Vid2IS_resolution_detection.v(118) " "Verilog HDL assignment warning at alt_vipcti131_Vid2IS_resolution_detection.v(118): truncated value with size 33 to match size of target (15)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_resolution_detection.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_resolution_detection.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793430307 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipcti131_Vid2IS:alt_vip_cti_0|alt_vipcti131_Vid2IS_resolution_detection:resolution_detection"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 14 alt_vipcti131_Vid2IS_resolution_detection.v(119) " "Verilog HDL assignment warning at alt_vipcti131_Vid2IS_resolution_detection.v(119): truncated value with size 33 to match size of target (14)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_resolution_detection.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_resolution_detection.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793430307 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipcti131_Vid2IS:alt_vip_cti_0|alt_vipcti131_Vid2IS_resolution_detection:resolution_detection"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 14 alt_vipcti131_Vid2IS_resolution_detection.v(120) " "Verilog HDL assignment warning at alt_vipcti131_Vid2IS_resolution_detection.v(120): truncated value with size 33 to match size of target (14)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_resolution_detection.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_resolution_detection.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793430307 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipcti131_Vid2IS:alt_vip_cti_0|alt_vipcti131_Vid2IS_resolution_detection:resolution_detection"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipcti131_common_sample_counter DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_Vid2IS_resolution_detection:resolution_detection\|alt_vipcti131_common_sample_counter:sample_counter " "Elaborating entity \"alt_vipcti131_common_sample_counter\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_Vid2IS_resolution_detection:resolution_detection\|alt_vipcti131_common_sample_counter:sample_counter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_resolution_detection.v" "sample_counter" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_resolution_detection.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430338 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_vipcti131_common_sample_counter.v(36) " "Verilog HDL assignment warning at alt_vipcti131_common_sample_counter.v(36): truncated value with size 32 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_common_sample_counter.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_common_sample_counter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793430338 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipcti131_Vid2IS:alt_vip_cti_0|alt_vipcti131_Vid2IS_resolution_detection:resolution_detection|alt_vipcti131_common_sample_counter:sample_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipcti131_common_fifo DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo " "Elaborating entity \"alt_vipcti131_common_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" "avalon_st_output.input_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_common_fifo.v" "input_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_common_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_common_fifo.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_common_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793430697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2884 " "Parameter \"lpm_numwords\" = \"2884\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793430697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793430697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793430697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793430697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793430697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793430697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793430697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793430697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793430697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793430697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793430697 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_common_fifo.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_common_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458793430697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_cnq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_cnq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_cnq1 " "Found entity 1: dcfifo_cnq1" {  } { { "db/dcfifo_cnq1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_cnq1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793430744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793430744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_cnq1 DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated " "Elaborating entity \"dcfifo_cnq1\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_rab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_rab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_rab " "Found entity 1: a_gray2bin_rab" {  } { { "db/a_gray2bin_rab.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/a_gray2bin_rab.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793430775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793430775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_rab DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated\|a_gray2bin_rab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_rab\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated\|a_gray2bin_rab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_cnq1.tdf" "rdptr_g_gray2bin" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_cnq1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qv6 " "Found entity 1: a_graycounter_qv6" {  } { { "db/a_graycounter_qv6.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/a_graycounter_qv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793430838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793430838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qv6 DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated\|a_graycounter_qv6:rdptr_g1p " "Elaborating entity \"a_graycounter_qv6\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated\|a_graycounter_qv6:rdptr_g1p\"" {  } { { "db/dcfifo_cnq1.tdf" "rdptr_g1p" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_cnq1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mdc " "Found entity 1: a_graycounter_mdc" {  } { { "db/a_graycounter_mdc.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/a_graycounter_mdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793430900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793430900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mdc DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated\|a_graycounter_mdc:wrptr_g1p " "Elaborating entity \"a_graycounter_mdc\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated\|a_graycounter_mdc:wrptr_g1p\"" {  } { { "db/dcfifo_cnq1.tdf" "wrptr_g1p" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_cnq1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_06d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_06d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_06d1 " "Found entity 1: altsyncram_06d1" {  } { { "db/altsyncram_06d1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_06d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793430962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793430962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_06d1 DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated\|altsyncram_06d1:fifo_ram " "Elaborating entity \"altsyncram_06d1\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated\|altsyncram_06d1:fifo_ram\"" {  } { { "db/dcfifo_cnq1.tdf" "fifo_ram" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_cnq1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793430978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793430978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_cnq1.tdf" "rdaclr" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_cnq1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793430994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793431009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793431009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated\|dffpipe_re9:rs_brp " "Elaborating entity \"dffpipe_re9\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated\|dffpipe_re9:rs_brp\"" {  } { { "db/dcfifo_cnq1.tdf" "rs_brp" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_cnq1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/alt_synch_pipe_bpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793431025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793431025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\"" {  } { { "db/dcfifo_cnq1.tdf" "rs_dgwp" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_cnq1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793431040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793431040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe15 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe15\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe15" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/alt_synch_pipe_bpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/alt_synch_pipe_cpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793431072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793431072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\"" {  } { { "db/dcfifo_cnq1.tdf" "ws_dgrp" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_cnq1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dffpipe_te9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793431087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793431087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe18 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe18\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe18" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/alt_synch_pipe_cpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vu5 " "Found entity 1: cmpr_vu5" {  } { { "db/cmpr_vu5.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/cmpr_vu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793431150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793431150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vu5 DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_vu5\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_cnq1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_cnq1.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/cmpr_uu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793431212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793431212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_cnq1.tdf" "rdempty_eq_comp1_msb" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_cnq1.tdf" 101 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793431274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793431274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_common_fifo:avalon_st_output.input_fifo\|dcfifo:input_fifo\|dcfifo_cnq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_cnq1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_cnq1.tdf" 108 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipcti131_Vid2IS_av_st_output DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_Vid2IS_av_st_output:avalon_st_output.av_st_output " "Elaborating entity \"alt_vipcti131_Vid2IS_av_st_output\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipcti131_Vid2IS:alt_vip_cti_0\|alt_vipcti131_Vid2IS_av_st_output:avalon_st_output.av_st_output\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" "avalon_st_output.av_st_output" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS.v" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431321 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stall alt_vipcti131_Vid2IS_av_st_output.v(58) " "Verilog HDL or VHDL warning at alt_vipcti131_Vid2IS_av_st_output.v(58): object \"stall\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_av_st_output.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_av_st_output.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793431321 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipcti131_Vid2IS:alt_vip_cti_0|alt_vipcti131_Vid2IS_av_st_output:avalon_st_output.av_st_output"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_vipcti131_Vid2IS_av_st_output.v(118) " "Verilog HDL assignment warning at alt_vipcti131_Vid2IS_av_st_output.v(118): truncated value with size 32 to match size of target (4)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_av_st_output.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_Vid2IS_av_st_output.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793431321 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipcti131_Vid2IS:alt_vip_cti_0|alt_vipcti131_Vid2IS_av_st_output:avalon_st_output.av_st_output"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_alt_vip_dil_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0 " "Elaborating entity \"DE1_SoC_QSYS_alt_vip_dil_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "alt_vip_dil_0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_muxhot16:input_field_width_reg_d_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_muxhot16:input_field_width_reg_d_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "input_field_width_reg_d_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:input_field_width_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:input_field_width_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "input_field_width_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:input_field_height_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:input_field_height_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "input_field_height_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:input_field_interlace_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:input_field_interlace_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "input_field_interlace_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_muxbin2:width_counter_au_a_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_muxbin2:width_counter_au_a_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "width_counter_au_a_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|ALT_CUSP151_AU:width_counter_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|ALT_CUSP151_AU:width_counter_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "width_counter_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|ALT_CUSP151_AU:width_counter_cp_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|ALT_CUSP151_AU:width_counter_cp_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "width_counter_cp_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|ALT_CUSP151_AU:height_counter_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|ALT_CUSP151_AU:height_counter_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "height_counter_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_muxhot16:dout_wdata_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_muxhot16:dout_wdata_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "dout_wdata_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AVALON_ST_OUTPUT DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|ALT_CUSP151_AVALON_ST_OUTPUT:dout " "Elaborating entity \"ALT_CUSP151_AVALON_ST_OUTPUT\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|ALT_CUSP151_AVALON_ST_OUTPUT:dout\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "dout" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:output_reg_51 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:output_reg_51\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "output_reg_51" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:output_reg_512 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:output_reg_512\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "output_reg_512" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:output_reg_513 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:output_reg_513\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "output_reg_513" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:output_reg_514 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:output_reg_514\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "output_reg_514" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:output_reg_515 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:output_reg_515\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "output_reg_515" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:output_reg_516 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:output_reg_516\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "output_reg_516" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:output_reg_517 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:output_reg_517\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "output_reg_517" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:output_reg_518 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:output_reg_518\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "output_reg_518" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_muxhot16:pc_usenextpc_trigger_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_muxhot16:pc_usenextpc_trigger_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "pc_usenextpc_trigger_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_pc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_pc:pc " "Elaborating entity \"alt_cusp151_pc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_pc:pc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "pc" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431820 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_pc.vhd(30) " "VHDL warning at alt_cusp151_pc.vhd(30): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1458793431820 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0|alt_cusp151_pc:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" "\\d2:lpm_counter_component" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n3m " "Found entity 1: cntr_n3m" {  } { { "db/cntr_n3m.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/cntr_n3m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793431883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793431883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n3m DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_n3m:auto_generated " "Elaborating entity \"cntr_n3m\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_n3m:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_mem DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_mem:line_buffer_counter_id_4868_line489 " "Elaborating entity \"alt_cusp151_mem\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_mem:line_buffer_counter_id_4868_line489\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "line_buffer_counter_id_4868_line489" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431914 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_mem.vhd(31) " "VHDL warning at alt_cusp151_mem.vhd(31): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_mem.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_mem.vhd" 31 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1458793431914 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0|alt_cusp151_mem:line_buffer_counter_id_4868_line489"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Caddress_stall_int alt_cusp151_mem.vhd(131) " "Verilog HDL or VHDL warning at alt_cusp151_mem.vhd(131): object \"Caddress_stall_int\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_mem.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_mem.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793431914 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0|alt_cusp151_mem:line_buffer_counter_id_4868_line489"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_mem:line_buffer_counter_id_4868_line489\|altsyncram:\\non_stratix_gen:mode_auto_gen:dual_port_gen:latency2_gen:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_mem:line_buffer_counter_id_4868_line489\|altsyncram:\\non_stratix_gen:mode_auto_gen:dual_port_gen:latency2_gen:altsyncram_component\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_mem.vhd" "\\non_stratix_gen:mode_auto_gen:dual_port_gen:latency2_gen:altsyncram_component" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_mem.vhd" 1127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793431930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q6f2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q6f2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q6f2 " "Found entity 1: altsyncram_q6f2" {  } { { "db/altsyncram_q6f2.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_q6f2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793431992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793431992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q6f2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_mem:line_buffer_counter_id_4868_line489\|altsyncram:\\non_stratix_gen:mode_auto_gen:dual_port_gen:latency2_gen:altsyncram_component\|altsyncram_q6f2:auto_generated " "Elaborating entity \"altsyncram_q6f2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_mem:line_buffer_counter_id_4868_line489\|altsyncram:\\non_stratix_gen:mode_auto_gen:dual_port_gen:latency2_gen:altsyncram_component\|altsyncram_q6f2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_muxhot16:line_buffer_counter_id_4868_line489_lua_b_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_muxhot16:line_buffer_counter_id_4868_line489_lua_b_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "line_buffer_counter_id_4868_line489_lua_b_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_lu DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_lu:line_buffer_counter_id_4868_line489_lua " "Elaborating entity \"alt_cusp151_lu\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_lu:line_buffer_counter_id_4868_line489_lua\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "line_buffer_counter_id_4868_line489_lua" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_lu DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_lu:line_buffer_counter_id_4868_line489_lub " "Elaborating entity \"alt_cusp151_lu\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_lu:line_buffer_counter_id_4868_line489_lub\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "line_buffer_counter_id_4868_line489_lub" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:just_read_in_id_5594_line180 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:just_read_in_id_5594_line180\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "just_read_in_id_5594_line180" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:header_type_0_id_5601_line243 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:header_type_0_id_5601_line243\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "header_type_0_id_5601_line243" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:is_not_image_data_0_id_5603_line303 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:is_not_image_data_0_id_5603_line303\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "is_not_image_data_0_id_5603_line303" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:is_control_packet_0_id_5605_line319 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:is_control_packet_0_id_5605_line319\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "is_control_packet_0_id_5605_line319" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:cond274_0_id_5607 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:cond274_0_id_5607\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "cond274_0_id_5607" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:cond274_0_id_5609 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:cond274_0_id_5609\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "cond274_0_id_5609" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:cond274_0_id_5611 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:cond274_0_id_5611\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "cond274_0_id_5611" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:cond274_0_id_5613 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:cond274_0_id_5613\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "cond274_0_id_5613" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:cond274_0_id_5615 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:cond274_0_id_5615\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "cond274_0_id_5615" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:valid_field_0_id_5617_line658 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:valid_field_0_id_5617_line658\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "valid_field_0_id_5617_line658" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:empty_field_0_id_5619_line704 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:empty_field_0_id_5619_line704\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "empty_field_0_id_5619_line704" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:samples_in_row_0_id_5621_line492 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:samples_in_row_0_id_5621_line492\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "samples_in_row_0_id_5621_line492" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 1974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|ALT_CUSP151_AU:line_counter_id_5623_line500 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|ALT_CUSP151_AU:line_counter_id_5623_line500\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "line_counter_id_5623_line500" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 2001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|ALT_CUSP151_AU:line_counter_id_5626_line500 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|ALT_CUSP151_AU:line_counter_id_5626_line500\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "line_counter_id_5626_line500" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 2033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:last_sample_0_id_5629_line535 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:last_sample_0_id_5629_line535\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "last_sample_0_id_5629_line535" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 2061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|ALT_CUSP151_AU:line_counter_id_5633_line500 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|ALT_CUSP151_AU:line_counter_id_5633_line500\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "line_counter_id_5633_line500" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 2088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|ALT_CUSP151_AU:line_counter2_id_5636_line585 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|ALT_CUSP151_AU:line_counter2_id_5636_line585\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "line_counter2_id_5636_line585" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 2120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|ALT_CUSP151_AU:line_counter_id_5639_line500 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|ALT_CUSP151_AU:line_counter_id_5639_line500\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "line_counter_id_5639_line500" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:pix_in_d1_0_id_5646_line579 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:pix_in_d1_0_id_5646_line579\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "pix_in_d1_0_id_5646_line579" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 2180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:pix_lb_0_id_5648_line579 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:pix_lb_0_id_5648_line579\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "pix_lb_0_id_5648_line579" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 2203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:pix_interpolated_0_id_5650_line579 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:pix_interpolated_0_id_5650_line579\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "pix_interpolated_0_id_5650_line579" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 2226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_cmp:fu_id_13081_line309_46 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_cmp:fu_id_13081_line309_46\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "fu_id_13081_line309_46" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 2249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_cmp:fu_id_13141_line670_83 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_cmp:fu_id_13141_line670_83\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "fu_id_13141_line670_83" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 2266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_cmp:fu_id_13493_line704_51 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_cmp:fu_id_13493_line704_51\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "fu_id_13493_line704_51" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 2283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_cmp:fu_id_13607_line705_57 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_cmp:fu_id_13607_line705_57\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "fu_id_13607_line705_57" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 2300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_cmp:fu_id_13752_line535_50 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_cmp:fu_id_13752_line535_50\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "fu_id_13752_line535_50" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 2317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|ALT_CUSP151_AU:fu_id_13887_line625_133 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|ALT_CUSP151_AU:fu_id_13887_line625_133\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "fu_id_13887_line625_133" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 2338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|ALT_CUSP151_AU:fu_id_13945_line625_133 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|ALT_CUSP151_AU:fu_id_13945_line625_133\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "fu_id_13945_line625_133" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 2366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:thisoutput_4_comb_id_15523 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:thisoutput_4_comb_id_15523\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "thisoutput_4_comb_id_15523" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 2536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:thisoutput_9_comb_id_15526 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:thisoutput_9_comb_id_15526\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "thisoutput_9_comb_id_15526" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 2559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:just_read_queue_0_1_comb_id_15529 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_dil_0:alt_vip_dil_0\|alt_cusp151_reg:just_read_queue_0_1_comb_id_15529\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" "just_read_queue_0_1_comb_id_15529" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_dil_0.vhd" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0 " "Elaborating entity \"alt_vipitc131_IS2Vid\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "alt_vip_itc_0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432366 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_of_vsync alt_vipitc131_IS2Vid.sv(299) " "Verilog HDL or VHDL warning at alt_vipitc131_IS2Vid.sv(299): object \"start_of_vsync\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793432398 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "enable_resync_sync" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_trigger_sync DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync " "Elaborating entity \"alt_vipitc131_common_trigger_sync\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_change_trigger_sync" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_control DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control " "Elaborating entity \"alt_vipitc131_IS2Vid_control\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "control" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_mode_banks DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks " "Elaborating entity \"alt_vipitc131_IS2Vid_mode_banks\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_banks" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_calculate_mode DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode " "Elaborating entity \"alt_vipitc131_IS2Vid_calculate_mode\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "u_calculate_mode" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "h_counter" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "v_counter" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "genlock_enable_sync" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_fifo DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo " "Elaborating entity \"alt_vipitc131_common_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "input_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "input_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793432866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 10244 " "Parameter \"lpm_numwords\" = \"10244\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793432866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793432866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793432866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793432866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 14 " "Parameter \"lpm_widthu\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793432866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793432866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793432866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793432866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793432866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793432866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793432866 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458793432866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_hrq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_hrq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_hrq1 " "Found entity 1: dcfifo_hrq1" {  } { { "db/dcfifo_hrq1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_hrq1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793432928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793432928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_hrq1 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated " "Elaborating entity \"dcfifo_hrq1\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tab " "Found entity 1: a_gray2bin_tab" {  } { { "db/a_gray2bin_tab.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/a_gray2bin_tab.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793432944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793432944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tab DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|a_gray2bin_tab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tab\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|a_gray2bin_tab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_hrq1.tdf" "rdptr_g_gray2bin" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_hrq1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793432959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_sv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_sv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_sv6 " "Found entity 1: a_graycounter_sv6" {  } { { "db/a_graycounter_sv6.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/a_graycounter_sv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793433022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793433022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_sv6 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|a_graycounter_sv6:rdptr_g1p " "Elaborating entity \"a_graycounter_sv6\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|a_graycounter_sv6:rdptr_g1p\"" {  } { { "db/dcfifo_hrq1.tdf" "rdptr_g1p" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_hrq1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793433022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_odc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_odc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_odc " "Found entity 1: a_graycounter_odc" {  } { { "db/a_graycounter_odc.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/a_graycounter_odc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793433068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793433068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_odc DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|a_graycounter_odc:wrptr_g1p " "Elaborating entity \"a_graycounter_odc\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|a_graycounter_odc:wrptr_g1p\"" {  } { { "db/dcfifo_hrq1.tdf" "wrptr_g1p" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_hrq1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793433084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_09d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_09d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_09d1 " "Found entity 1: altsyncram_09d1" {  } { { "db/altsyncram_09d1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_09d1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793433146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793433146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_09d1 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|altsyncram_09d1:fifo_ram " "Elaborating entity \"altsyncram_09d1\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|altsyncram_09d1:fifo_ram\"" {  } { { "db/dcfifo_hrq1.tdf" "fifo_ram" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_hrq1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793433162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s07.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s07.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s07 " "Found entity 1: decode_s07" {  } { { "db/decode_s07.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/decode_s07.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793433240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793433240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s07 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|altsyncram_09d1:fifo_ram\|decode_s07:decode12 " "Elaborating entity \"decode_s07\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|altsyncram_09d1:fifo_ram\|decode_s07:decode12\"" {  } { { "db/altsyncram_09d1.tdf" "decode12" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_09d1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793433240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rs7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rs7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rs7 " "Found entity 1: mux_rs7" {  } { { "db/mux_rs7.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/mux_rs7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793433302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793433302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rs7 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|altsyncram_09d1:fifo_ram\|mux_rs7:mux13 " "Elaborating entity \"mux_rs7\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|altsyncram_09d1:fifo_ram\|mux_rs7:mux13\"" {  } { { "db/altsyncram_09d1.tdf" "mux13" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_09d1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793433302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dffpipe_ue9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793433318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793433318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|dffpipe_ue9:rs_brp " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|dffpipe_ue9:rs_brp\"" {  } { { "db/dcfifo_hrq1.tdf" "rs_brp" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_hrq1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793433334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dpl " "Found entity 1: alt_synch_pipe_dpl" {  } { { "db/alt_synch_pipe_dpl.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/alt_synch_pipe_dpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793433349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793433349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dpl DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_dpl\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\"" {  } { { "db/dcfifo_hrq1.tdf" "rs_dgwp" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_hrq1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793433349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dffpipe_ve9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793433365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793433365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\|dffpipe_ve9:dffpipe15 " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\|dffpipe_ve9:dffpipe15\"" {  } { { "db/alt_synch_pipe_dpl.tdf" "dffpipe15" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/alt_synch_pipe_dpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793433365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_epl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_epl " "Found entity 1: alt_synch_pipe_epl" {  } { { "db/alt_synch_pipe_epl.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/alt_synch_pipe_epl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793433396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793433396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_epl DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|alt_synch_pipe_epl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_epl\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|alt_synch_pipe_epl:ws_dgrp\"" {  } { { "db/dcfifo_hrq1.tdf" "ws_dgrp" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_hrq1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793433396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dffpipe_0f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793433412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793433412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|alt_synch_pipe_epl:ws_dgrp\|dffpipe_0f9:dffpipe18 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|alt_synch_pipe_epl:ws_dgrp\|dffpipe_0f9:dffpipe18\"" {  } { { "db/alt_synch_pipe_epl.tdf" "dffpipe18" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/alt_synch_pipe_epl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793433412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0v5 " "Found entity 1: cmpr_0v5" {  } { { "db/cmpr_0v5.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/cmpr_0v5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793433474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793433474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0v5 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|cmpr_0v5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_0v5\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|cmpr_0v5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_hrq1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_hrq1.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793433474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_statemachine DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine " "Elaborating entity \"alt_vipitc131_IS2Vid_statemachine\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "statemachine" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793433521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_alt_vip_mix_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0 " "Elaborating entity \"DE1_SoC_QSYS_alt_vip_mix_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "alt_vip_mix_0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793433536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxhot16:to_output_wdata_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxhot16:to_output_wdata_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "to_output_wdata_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793433755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output " "Elaborating entity \"alt_cusp151_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "to_output" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793433786 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wrusedw alt_cusp151_fifo.vhd(56) " "Verilog HDL or VHDL warning at alt_cusp151_fifo.vhd(56): object \"wrusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793433786 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0|alt_cusp151_fifo:to_output"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "almost_full alt_cusp151_fifo.vhd(58) " "Verilog HDL or VHDL warning at alt_cusp151_fifo.vhd(58): object \"almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793433786 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0|alt_cusp151_fifo:to_output"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdusedw alt_cusp151_fifo.vhd(59) " "Verilog HDL or VHDL warning at alt_cusp151_fifo.vhd(59): object \"rdusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793433786 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0|alt_cusp151_fifo:to_output"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "almost_empty alt_cusp151_fifo.vhd(61) " "Verilog HDL or VHDL warning at alt_cusp151_fifo.vhd(61): object \"almost_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793433786 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0|alt_cusp151_fifo:to_output"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp151_fifo.vhd(158) " "VHDL Subtype or Type Declaration warning at alt_cusp151_fifo.vhd(158): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo.vhd" 158 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1458793433786 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0|alt_cusp151_fifo:to_output"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp151_fifo.vhd(172) " "VHDL Subtype or Type Declaration warning at alt_cusp151_fifo.vhd(172): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo.vhd" 172 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1458793433786 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0|alt_cusp151_fifo:to_output"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_general_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output\|alt_cusp151_general_fifo:the_fifo " "Elaborating entity \"alt_cusp151_general_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output\|alt_cusp151_general_fifo:the_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo.vhd" "the_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793433802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_fifo_usedw_calculator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output\|alt_cusp151_general_fifo:the_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp151_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output\|alt_cusp151_general_fifo:the_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "usedw_calculator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793433802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_one_bit_delay DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output\|alt_cusp151_general_fifo:the_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\|alt_cusp151_one_bit_delay:\\single_clock_gen:rdreq_delayer " "Elaborating entity \"alt_cusp151_one_bit_delay\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output\|alt_cusp151_general_fifo:the_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\|alt_cusp151_one_bit_delay:\\single_clock_gen:rdreq_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" "\\single_clock_gen:rdreq_delayer" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793433817 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp151_one_bit_delay.vhd(66) " "VHDL Subtype or Type Declaration warning at alt_cusp151_one_bit_delay.vhd(66): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_one_bit_delay.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_one_bit_delay.vhd" 66 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1458793433817 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0|alt_cusp151_fifo:to_output|alt_cusp151_general_fifo:the_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|alt_cusp151_one_bit_delay:single_clock_gen:rdreq_delayer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_one_bit_delay DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output\|alt_cusp151_general_fifo:the_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\|alt_cusp151_one_bit_delay:\\single_clock_gen:wrreq_delayer " "Elaborating entity \"alt_cusp151_one_bit_delay\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output\|alt_cusp151_general_fifo:the_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\|alt_cusp151_one_bit_delay:\\single_clock_gen:wrreq_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" "\\single_clock_gen:wrreq_delayer" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793433833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_logic_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output\|alt_cusp151_general_fifo:the_fifo\|alt_cusp151_logic_fifo:\\single_clock_small_gen:logic_fifo " "Elaborating entity \"alt_cusp151_logic_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output\|alt_cusp151_general_fifo:the_fifo\|alt_cusp151_logic_fifo:\\single_clock_small_gen:logic_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "\\single_clock_small_gen:logic_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793433833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_fifo_usedw_calculator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output\|alt_cusp151_general_fifo:the_fifo\|alt_cusp151_logic_fifo:\\single_clock_small_gen:logic_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp151_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output\|alt_cusp151_general_fifo:the_fifo\|alt_cusp151_logic_fifo:\\single_clock_small_gen:logic_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_logic_fifo.vhd" "usedw_calculator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_logic_fifo.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793433864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:output_read_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:output_read_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "output_read_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793433880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:ctrl_packet_width_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:ctrl_packet_width_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "ctrl_packet_width_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793433895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:ctrl_packet_height_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:ctrl_packet_height_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "ctrl_packet_height_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793433911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:ctrl_offset_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:ctrl_offset_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "ctrl_offset_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793433926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_avalon_st_input DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_avalon_st_input:din_0 " "Elaborating entity \"alt_cusp151_avalon_st_input\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_avalon_st_input:din_0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "din_0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793433926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_avalon_st_input DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_avalon_st_input:din_1 " "Elaborating entity \"alt_cusp151_avalon_st_input\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_avalon_st_input:din_1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "din_1" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793433958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxhot16:control_addr_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxhot16:control_addr_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "control_addr_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AVALON_MM_MEM_SLAVE DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AVALON_MM_MEM_SLAVE:control " "Elaborating entity \"ALT_CUSP151_AVALON_MM_MEM_SLAVE\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AVALON_MM_MEM_SLAVE:control\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "control" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434004 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_avalon_mm_mem_slave.vhd(27) " "VHDL warning at alt_cusp151_avalon_mm_mem_slave.vhd(27): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd" 27 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1458793434004 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP151_AVALON_MM_MEM_SLAVE:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_write alt_cusp151_avalon_mm_mem_slave.vhd(145) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_mem_slave.vhd(145): object \"internal_write\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793434004 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP151_AVALON_MM_MEM_SLAVE:control"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_avalon_mm_mem_slave.vhd(241) " "VHDL warning at alt_cusp151_avalon_mm_mem_slave.vhd(241): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd" 241 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1458793434004 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP151_AVALON_MM_MEM_SLAVE:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AVALON_MM_MEM_SLAVE:control\|altsyncram:\\ds1:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AVALON_MM_MEM_SLAVE:control\|altsyncram:\\ds1:altsyncram_component\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd" "\\ds1:altsyncram_component" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b2o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b2o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b2o1 " "Found entity 1: altsyncram_b2o1" {  } { { "db/altsyncram_b2o1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_b2o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793434098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793434098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b2o1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AVALON_MM_MEM_SLAVE:control\|altsyncram:\\ds1:altsyncram_component\|altsyncram_b2o1:auto_generated " "Elaborating entity \"altsyncram_b2o1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AVALON_MM_MEM_SLAVE:control\|altsyncram:\\ds1:altsyncram_component\|altsyncram_b2o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:x_min_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:x_min_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "x_min_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:x_min_au_1 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:x_min_au_1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "x_min_au_1" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxbin2:x_max_au_l_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxbin2:x_max_au_l_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "x_max_au_l_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:x_max_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:x_max_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "x_max_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:x_max_au_1 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:x_max_au_1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "x_max_au_1" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:y_min_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:y_min_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "y_min_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:y_min_reg_1 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:y_min_reg_1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "y_min_reg_1" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:y_max_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:y_max_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "y_max_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:y_max_au_1 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:y_max_au_1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "y_max_au_1" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:just_read_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:just_read_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "just_read_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:just_read_reg_39 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:just_read_reg_39\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "just_read_reg_39" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:widths_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:widths_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "widths_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:widths_reg_41 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:widths_reg_41\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "widths_reg_41" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:heights_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:heights_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "heights_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:heights_reg_43 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:heights_reg_43\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "heights_reg_43" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:layer_active_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:layer_active_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "layer_active_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "pixel_sum_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au_47 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au_47\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "pixel_sum_au_47" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au_472 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au_472\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "pixel_sum_au_472" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au_473 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au_473\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "pixel_sum_au_473" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au_474 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au_474\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "pixel_sum_au_474" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au_475 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au_475\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "pixel_sum_au_475" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:mix_this_layer_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:mix_this_layer_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "mix_this_layer_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:packetdimensions_reg_110 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:packetdimensions_reg_110\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "packetdimensions_reg_110" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 1973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:packetdimensions_reg_1102 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:packetdimensions_reg_1102\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "packetdimensions_reg_1102" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 2010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:packetdimensions_reg_1103 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:packetdimensions_reg_1103\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "packetdimensions_reg_1103" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 2047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxhot16:pc0_usenextpc_trigger_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxhot16:pc0_usenextpc_trigger_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "pc0_usenextpc_trigger_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_pc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_pc:pc0 " "Elaborating entity \"alt_cusp151_pc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_pc:pc0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "pc0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 2111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434457 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_pc.vhd(30) " "VHDL warning at alt_cusp151_pc.vhd(30): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1458793434457 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0|alt_cusp151_pc:pc0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_pc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_pc:pc1 " "Elaborating entity \"alt_cusp151_pc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_pc:pc1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "pc1" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 2298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434488 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_pc.vhd(30) " "VHDL warning at alt_cusp151_pc.vhd(30): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1458793434488 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0|alt_cusp151_pc:pc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:backgroundpatternwidth_id_2588_line148 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:backgroundpatternwidth_id_2588_line148\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "backgroundpatternwidth_id_2588_line148" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 2442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:wordaddress_0_id_2592_line216 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:wordaddress_0_id_2592_line216\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "wordaddress_0_id_2592_line216" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 2465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:notdisabled_0_id_2594_line467 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:notdisabled_0_id_2594_line467\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "notdisabled_0_id_2594_line467" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 2488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:headertype_0_id_2596_line463 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:headertype_0_id_2596_line463\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "headertype_0_id_2596_line463" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 2511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:notdisabled_1_id_2600_line467 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:notdisabled_1_id_2600_line467\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "notdisabled_1_id_2600_line467" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 2534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:headertype_1_id_2602_line463 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:headertype_1_id_2602_line463\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "headertype_1_id_2602_line463" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 2557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:wordaddress_2_id_2604_line216 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:wordaddress_2_id_2604_line216\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "wordaddress_2_id_2604_line216" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 2580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:wordaddress_4_id_2608_line216 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:wordaddress_4_id_2608_line216\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "wordaddress_4_id_2608_line216" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:cond540_0_id_2610 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:cond540_0_id_2610\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "cond540_0_id_2610" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 2626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:i_id_2612_line409 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:i_id_2612_line409\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "i_id_2612_line409" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 2653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:discard_complete_0_id_2615_line758 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:discard_complete_0_id_2615_line758\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "discard_complete_0_id_2615_line758" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 2681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:discard_complete_1_id_2617_line758 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:discard_complete_1_id_2617_line758\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "discard_complete_1_id_2617_line758" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 2704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:j_cp1_id_2619_line605 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:j_cp1_id_2619_line605\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "j_cp1_id_2619_line605" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 2731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:j_id_2622_line606 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:j_id_2622_line606\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "j_id_2622_line606" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 2763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:background_eop_0_id_2625_line629 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:background_eop_0_id_2625_line629\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "background_eop_0_id_2625_line629" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 2791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:background_eop_1_id_2627_line629 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:background_eop_1_id_2627_line629\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "background_eop_1_id_2627_line629" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:isbackgroundlayer_id_2629_line166 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:isbackgroundlayer_id_2629_line166\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "isbackgroundlayer_id_2629_line166" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 2841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:k_id_2632_line311 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:k_id_2632_line311\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "k_id_2632_line311" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 2868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:replyflag_id_2635_line146 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:replyflag_id_2635_line146\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "replyflag_id_2635_line146" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:newcontrolpacketreceived_id_2638_line145 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:newcontrolpacketreceived_id_2638_line145\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "newcontrolpacketreceived_id_2638_line145" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 2947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:isnotimagedata_0_id_2641_line164 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:isnotimagedata_0_id_2641_line164\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "isnotimagedata_0_id_2641_line164" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 2970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:iscontrolpacket_0_id_2643_line165 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:iscontrolpacket_0_id_2643_line165\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "iscontrolpacket_0_id_2643_line165" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 2993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:cond205_0_id_2645 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:cond205_0_id_2645\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "cond205_0_id_2645" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:eop_id_2651_line303 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:eop_id_2651_line303\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "eop_id_2651_line303" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxbin2:width_counter_id_2654_line304_a_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxbin2:width_counter_id_2654_line304_a_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "width_counter_id_2654_line304_a_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:width_counter_id_2654_line304 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:width_counter_id_2654_line304\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "width_counter_id_2654_line304" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:cond288_0_id_2659 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:cond288_0_id_2659\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "cond288_0_id_2659" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_3690_line479_65 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_3690_line479_65\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "fu_id_3690_line479_65" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_3754_line479_65 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_3754_line479_65\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "fu_id_3754_line479_65" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_3817_line521_65 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_3817_line521_65\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "fu_id_3817_line521_65" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_3840_line603_28 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_3840_line603_28\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "fu_id_3840_line603_28" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_3902_line606_65 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_3902_line606_65\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "fu_id_3902_line606_65" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4054_line629_51 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4054_line629_51\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "fu_id_4054_line629_51" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4140_line629_70 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4140_line629_70\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "fu_id_4140_line629_70" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:fu_id_4212_line629_70 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:fu_id_4212_line629_70\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "fu_id_4212_line629_70" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4274_line637_96 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4274_line637_96\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "fu_id_4274_line637_96" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4348_line638_72 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4348_line638_72\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "fu_id_4348_line638_72" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4422_line639_68 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4422_line639_68\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "fu_id_4422_line639_68" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4484_line639_122 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4484_line639_122\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "fu_id_4484_line639_122" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4693_line245_69 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4693_line245_69\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "fu_id_4693_line245_69" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4723_line253_47 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4723_line253_47\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "fu_id_4723_line253_47" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:eop_0_comb_id_5863 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:eop_0_comb_id_5863\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "eop_0_comb_id_5863" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:eop_1_comb_id_5866 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:eop_1_comb_id_5866\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "eop_1_comb_id_5866" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:mix_this_layer_1_0_stage_1_id_5869 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:mix_this_layer_1_0_stage_1_id_5869\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "mix_this_layer_1_0_stage_1_id_5869" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:mix_this_layer_1_0_stage_2_id_5872 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:mix_this_layer_1_0_stage_2_id_5872\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "mix_this_layer_1_0_stage_2_id_5872" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:din_0_10_stage_1_id_5875 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:din_0_10_stage_1_id_5875\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "din_0_10_stage_1_id_5875" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:background_eop_1_stage_1_id_5878 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:background_eop_1_stage_1_id_5878\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "background_eop_1_stage_1_id_5878" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:background_eop_1_stage_2_id_5881 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:background_eop_1_stage_2_id_5881\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "background_eop_1_stage_2_id_5881" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:pixel_output_0_0_comb_id_5884 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:pixel_output_0_0_comb_id_5884\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "pixel_output_0_0_comb_id_5884" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:pixel_output_1_0_comb_id_5887 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:pixel_output_1_0_comb_id_5887\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "pixel_output_1_0_comb_id_5887" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:pixel_output_2_0_comb_id_5890 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:pixel_output_2_0_comb_id_5890\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "pixel_output_2_0_comb_id_5890" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:output_read_5_stage_1_id_5893 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:output_read_5_stage_1_id_5893\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "output_read_5_stage_1_id_5893" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793434987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:op_3099_comb_id_5896 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:op_3099_comb_id_5896\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "op_3099_comb_id_5896" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:justreadqueue_1_2_comb_id_5899 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:justreadqueue_1_2_comb_id_5899\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "justreadqueue_1_2_comb_id_5899" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:justreadqueue_2_2_comb_id_5902 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:justreadqueue_2_2_comb_id_5902\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "justreadqueue_2_2_comb_id_5902" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:justreadqueue_1_3_comb_id_5905 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:justreadqueue_1_3_comb_id_5905\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" "justreadqueue_1_3_comb_id_5905" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_mix_0.vhd" 3900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_alt_vip_vfb_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0 " "Elaborating entity \"DE1_SoC_QSYS_alt_vip_vfb_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "alt_vip_vfb_0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:vfb_writer_packet_write_address_au_l_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:vfb_writer_packet_write_address_au_l_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_writer_packet_write_address_au_l_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_packet_write_address_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_packet_write_address_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_writer_packet_write_address_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_first_packet_id_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_first_packet_id_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_writer_first_packet_id_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_next_to_last_packet_id_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_next_to_last_packet_id_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_writer_next_to_last_packet_id_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_overflow_trigger_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_overflow_trigger_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_writer_overflow_trigger_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_overflow_flag_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_overflow_flag_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_writer_overflow_flag_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_length_counter_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_length_counter_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_writer_length_counter_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_word_counter_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_word_counter_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_writer_word_counter_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_word_counter_trigger_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_word_counter_trigger_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_writer_word_counter_trigger_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_field_width_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_field_width_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_writer_field_width_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_field_height_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_field_height_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_writer_field_height_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_field_interlace_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_field_interlace_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_writer_field_interlace_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_write_address_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_write_address_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_writer_write_address_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_just_read_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_just_read_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_writer_just_read_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_read_address_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_read_address_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_reader_read_address_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_packet_read_address_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_packet_read_address_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_reader_packet_read_address_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_current_packet_id_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_current_packet_id_au\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_reader_current_packet_id_au" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:read_master_len_be_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:read_master_len_be_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "read_master_len_be_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_avalon_mm_bursting_master_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master " "Elaborating entity \"alt_cusp151_avalon_mm_bursting_master_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "read_master" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435611 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_cusp151_avalon_mm_bursting_master_fifo.vhd(175) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(175): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435627 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_full alt_cusp151_avalon_mm_bursting_master_fifo.vhd(176) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(176): object \"wdata_fifo_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435627 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_cusp151_avalon_mm_bursting_master_fifo.vhd(177) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(177): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435627 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty alt_cusp151_avalon_mm_bursting_master_fifo.vhd(179) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435627 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_empty alt_cusp151_avalon_mm_bursting_master_fifo.vhd(180) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435627 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrreq alt_cusp151_avalon_mm_bursting_master_fifo.vhd(181) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(181): object \"wdata_fifo_wrreq\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435627 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_data alt_cusp151_avalon_mm_bursting_master_fifo.vhd(182) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_data\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435627 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_rdreq alt_cusp151_avalon_mm_bursting_master_fifo.vhd(183) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_rdreq\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435627 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_q alt_cusp151_avalon_mm_bursting_master_fifo.vhd(184) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_q\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435627 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_cusp151_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435627 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_cusp151_avalon_mm_bursting_master_fifo.vhd(190) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(190): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435627 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_cusp151_avalon_mm_bursting_master_fifo.vhd(191) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(191): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435627 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_cusp151_avalon_mm_bursting_master_fifo.vhd(192) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(192): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435627 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_cusp151_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435627 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_cusp151_avalon_mm_bursting_master_fifo.vhd(209) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(209): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435627 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_cusp151_avalon_mm_bursting_master_fifo.vhd(211) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(211): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435627 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_cusp151_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435627 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_cusp151_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435627 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing alt_cusp151_avalon_mm_bursting_master_fifo.vhd(226) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(226): object \"writing\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435627 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_cusp151_avalon_mm_bursting_master_fifo.vhd(226) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(226): object \"reading\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435627 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_en alt_cusp151_avalon_mm_bursting_master_fifo.vhd(236) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(236): object \"wdata_en\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435627 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_general_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo " "Elaborating entity \"alt_cusp151_general_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "\\read_used_gen_gen:rdata_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435658 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_fifo_empty alt_cusp151_general_fifo.vhd(232) " "Verilog HDL or VHDL warning at alt_cusp151_general_fifo.vhd(232): object \"ram_fifo_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435674 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:ead_used_gen_gen:rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_fifo_usedw_calculator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp151_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "usedw_calculator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_one_bit_delay DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\|alt_cusp151_one_bit_delay:\\single_clock_gen:wrreq_delayer " "Elaborating entity \"alt_cusp151_one_bit_delay\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\|alt_cusp151_one_bit_delay:\\single_clock_gen:wrreq_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" "\\single_clock_gen:wrreq_delayer" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_ram_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_cusp151_ram_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435705 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_cusp151_ram_fifo.vhd(130) " "Verilog HDL or VHDL warning at alt_cusp151_ram_fifo.vhd(130): object \"port_a_q\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435705 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "ram" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rrr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rrr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rrr1 " "Found entity 1: altsyncram_rrr1" {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793435798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793435798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rrr1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated " "Elaborating entity \"altsyncram_rrr1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435814 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1948 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1458793435814 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_rrr1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_general_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:cmd_fifo " "Elaborating entity \"alt_cusp151_general_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:cmd_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_fifo_usedw_calculator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp151_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "usedw_calculator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_logic_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_logic_fifo:\\single_clock_small_gen:logic_fifo " "Elaborating entity \"alt_cusp151_logic_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_logic_fifo:\\single_clock_small_gen:logic_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "\\single_clock_small_gen:logic_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_pulling_width_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pulling_width_adapter:read_master_pull " "Elaborating entity \"alt_cusp151_pulling_width_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pulling_width_adapter:read_master_pull\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "read_master_pull" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435923 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp151_pulling_width_adapter.vhd(98) " "VHDL Subtype or Type Declaration warning at alt_cusp151_pulling_width_adapter.vhd(98): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" 98 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1458793435923 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_pulling_width_adapter.vhd(98) " "VHDL warning at alt_cusp151_pulling_width_adapter.vhd(98): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" 98 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1458793435923 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp151_pulling_width_adapter.vhd(110) " "VHDL Subtype or Type Declaration warning at alt_cusp151_pulling_width_adapter.vhd(110): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" 110 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1458793435923 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp151_pulling_width_adapter.vhd(114) " "VHDL Subtype or Type Declaration warning at alt_cusp151_pulling_width_adapter.vhd(114): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" 114 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1458793435923 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_pulling_width_adapter.vhd(114) " "VHDL warning at alt_cusp151_pulling_width_adapter.vhd(114): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" 114 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1458793435923 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp151_pulling_width_adapter.vhd(143) " "VHDL Subtype or Type Declaration warning at alt_cusp151_pulling_width_adapter.vhd(143): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" 143 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1458793435923 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pulling_width_adapter:read_master_pull"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_avalon_mm_bursting_master_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master " "Elaborating entity \"alt_cusp151_avalon_mm_bursting_master_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "write_master" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793435939 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_cusp151_avalon_mm_bursting_master_fifo.vhd(175) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(175): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435939 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_cusp151_avalon_mm_bursting_master_fifo.vhd(177) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(177): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435939 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_cusp151_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435939 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_wrusedw alt_cusp151_avalon_mm_bursting_master_fifo.vhd(189) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(189): object \"rdata_fifo_wrusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435939 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_cusp151_avalon_mm_bursting_master_fifo.vhd(190) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(190): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435939 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_cusp151_avalon_mm_bursting_master_fifo.vhd(191) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(191): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435939 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_cusp151_avalon_mm_bursting_master_fifo.vhd(192) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(192): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435939 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_empty alt_cusp151_avalon_mm_bursting_master_fifo.vhd(193) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435939 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_cusp151_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435939 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_wrreq alt_cusp151_avalon_mm_bursting_master_fifo.vhd(195) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_wrreq\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435939 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_data alt_cusp151_avalon_mm_bursting_master_fifo.vhd(196) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(196): object \"rdata_fifo_data\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435939 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdreq alt_cusp151_avalon_mm_bursting_master_fifo.vhd(197) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_rdreq\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435939 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_q alt_cusp151_avalon_mm_bursting_master_fifo.vhd(198) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(198): object \"rdata_fifo_q\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435939 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_wrusedw_safe alt_cusp151_avalon_mm_bursting_master_fifo.vhd(201) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(201): object \"rdata_fifo_wrusedw_safe\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435939 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_has_space_next_threshold alt_cusp151_avalon_mm_bursting_master_fifo.vhd(202) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(202): object \"rdata_fifo_has_space_next_threshold\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435939 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_has_space_next alt_cusp151_avalon_mm_bursting_master_fifo.vhd(203) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(203): object \"rdata_fifo_has_space_next\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435939 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rdata_fifo_space_available alt_cusp151_avalon_mm_bursting_master_fifo.vhd(204) " "VHDL Signal Declaration warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(204): used explicit default value for signal \"rdata_fifo_space_available\" because signal was never assigned a value" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 204 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1458793435939 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_cusp151_avalon_mm_bursting_master_fifo.vhd(209) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(209): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435939 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_cusp151_avalon_mm_bursting_master_fifo.vhd(211) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(211): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435939 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_cusp151_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435939 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_cusp151_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435939 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_cusp151_avalon_mm_bursting_master_fifo.vhd(226) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(226): object \"reading\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435939 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_en alt_cusp151_avalon_mm_bursting_master_fifo.vhd(236) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(236): object \"rdata_en\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793435939 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_general_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo " "Elaborating entity \"alt_cusp151_general_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436048 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdreq_delay alt_cusp151_general_fifo.vhd(111) " "Verilog HDL or VHDL warning at alt_cusp151_general_fifo.vhd(111): object \"rdreq_delay\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793436048 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_fifo_full alt_cusp151_general_fifo.vhd(268) " "Verilog HDL or VHDL warning at alt_cusp151_general_fifo.vhd(268): object \"logic_fifo_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793436048 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_fifo_usedw_calculator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp151_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "usedw_calculator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_one_bit_delay DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\|alt_cusp151_one_bit_delay:\\single_clock_gen:wrreq_delayer " "Elaborating entity \"alt_cusp151_one_bit_delay\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\|alt_cusp151_one_bit_delay:\\single_clock_gen:wrreq_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" "\\single_clock_gen:wrreq_delayer" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_ram_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_cusp151_ram_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436095 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_cusp151_ram_fifo.vhd(130) " "Verilog HDL or VHDL warning at alt_cusp151_ram_fifo.vhd(130): object \"port_a_q\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793436095 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "ram" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vrr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vrr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vrr1 " "Found entity 1: altsyncram_vrr1" {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793436188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793436188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vrr1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated " "Elaborating entity \"altsyncram_vrr1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436188 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1458793436188 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_vrr1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_fifo_usedw_calculator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp151_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "usedw_calculator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_logic_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo " "Elaborating entity \"alt_cusp151_logic_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_one_bit_delay DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer " "Elaborating entity \"alt_cusp151_one_bit_delay\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_pushing_width_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pushing_width_adapter:write_master_push " "Elaborating entity \"alt_cusp151_pushing_width_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pushing_width_adapter:write_master_push\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "write_master_push" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:vfb_writer_packets_sample_length_reg_d_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:vfb_writer_packets_sample_length_reg_d_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_writer_packets_sample_length_reg_d_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_packets_sample_length_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_packets_sample_length_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_writer_packets_sample_length_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_packets_word_length_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_packets_word_length_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_writer_packets_word_length_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_packets_sample_length_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_packets_sample_length_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "msg_packets_sample_length_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_packets_word_length_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_packets_word_length_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "msg_packets_word_length_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:packetdimensions_reg_131 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:packetdimensions_reg_131\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "packetdimensions_reg_131" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:packetdimensions_reg_1312 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:packetdimensions_reg_1312\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "packetdimensions_reg_1312" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:packetdimensions_reg_1313 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:packetdimensions_reg_1313\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "packetdimensions_reg_1313" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_153 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_153\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "output_reg_153" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1532 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1532\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "output_reg_1532" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1533 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1533\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "output_reg_1533" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1534 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1534\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "output_reg_1534" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1535 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1535\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "output_reg_1535" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1536 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1536\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "output_reg_1536" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1537 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1537\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "output_reg_1537" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1538 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1538\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "output_reg_1538" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_pc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pc:pc0 " "Elaborating entity \"alt_cusp151_pc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pc:pc0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "pc0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436500 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_pc.vhd(30) " "VHDL warning at alt_cusp151_pc.vhd(30): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1458793436500 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pc:pc0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxhot16:pc1_usenextpc_trigger_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxhot16:pc1_usenextpc_trigger_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "pc1_usenextpc_trigger_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_pc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pc:pc1 " "Elaborating entity \"alt_cusp151_pc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pc:pc1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "pc1" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436547 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_pc.vhd(30) " "VHDL warning at alt_cusp151_pc.vhd(30): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1458793436547 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pc:pc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:msg_buffer_reply_id_3148_line162_d_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:msg_buffer_reply_id_3148_line162_d_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "msg_buffer_reply_id_3148_line162_d_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_buffer_reply_id_3148_line162 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_buffer_reply_id_3148_line162\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "msg_buffer_reply_id_3148_line162" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_buffer_id_3153_line170 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_buffer_id_3153_line170\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "msg_buffer_id_3153_line170" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_field_width_id_3157_line172 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_field_width_id_3157_line172\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "msg_field_width_id_3157_line172" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_field_height_id_3161_line174 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_field_height_id_3161_line174\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "msg_field_height_id_3161_line174" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_field_interlace_id_3165_line176 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_field_interlace_id_3165_line176\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "msg_field_interlace_id_3165_line176" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_samples_in_field_id_3169_line178 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_samples_in_field_id_3169_line178\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "msg_samples_in_field_id_3169_line178" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_words_in_field_id_3173_line180 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_words_in_field_id_3173_line180\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "msg_words_in_field_id_3173_line180" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_first_packet_id_3177_line222 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_first_packet_id_3177_line222\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "msg_first_packet_id_3177_line222" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_next_to_last_packet_id_3181_line223 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_next_to_last_packet_id_3181_line223\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "msg_next_to_last_packet_id_3181_line223" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_buffer_id_3185_line228 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_buffer_id_3185_line228\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_writer_buffer_id_3185_line228" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:write_to_read_buf_id_3188_line153 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:write_to_read_buf_id_3188_line153\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "write_to_read_buf_id_3188_line153" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:write_to_read_ack_id_3191_line164 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:write_to_read_ack_id_3191_line164\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "write_to_read_ack_id_3191_line164" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_packet_base_address_0_id_3194_line204 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_packet_base_address_0_id_3194_line204\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_writer_packet_base_address_0_id_3194_line204" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:isnotimagedata_0_id_3196_line144 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:isnotimagedata_0_id_3196_line144\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "isnotimagedata_0_id_3196_line144" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:iscontrolpacket_0_id_3198_line202 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:iscontrolpacket_0_id_3198_line202\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "iscontrolpacket_0_id_3198_line202" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:no_last_burst_0_id_3200_line301 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:no_last_burst_0_id_3200_line301\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "no_last_burst_0_id_3200_line301" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:no_last_burst_0_id_3204_line585 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:no_last_burst_0_id_3204_line585\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "no_last_burst_0_id_3204_line585" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond588_0_id_3206 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond588_0_id_3206\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "cond588_0_id_3206" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:drop_0_id_3208_line345 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:drop_0_id_3208_line345\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "drop_0_id_3208_line345" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:loop_repeat_0_id_3210_line367 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:loop_repeat_0_id_3210_line367\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "loop_repeat_0_id_3210_line367" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:burst_trigger_0_id_3212_line563 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:burst_trigger_0_id_3212_line563\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "burst_trigger_0_id_3212_line563" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond568_0_id_3214 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond568_0_id_3214\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "cond568_0_id_3214" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond290_0_id_3218 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond290_0_id_3218\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "cond290_0_id_3218" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_buffer_id_3220_line865 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_buffer_id_3220_line865\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_reader_buffer_id_3220_line865" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:read_to_write_ack_id_3223_line156 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:read_to_write_ack_id_3223_line156\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "read_to_write_ack_id_3223_line156" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:read_to_write_buf_id_3226_line160 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:read_to_write_buf_id_3226_line160\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "read_to_write_buf_id_3226_line160" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_field_width_0_id_3229_line773 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_field_width_0_id_3229_line773\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_reader_field_width_0_id_3229_line773" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_samples_in_field_0_id_3231_line889 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_samples_in_field_0_id_3231_line889\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_reader_samples_in_field_0_id_3231_line889" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_field_height_0_id_3233_line775 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_field_height_0_id_3233_line775\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_reader_field_height_0_id_3233_line775" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_words_in_field_0_id_3235_line891 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_words_in_field_0_id_3235_line891\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_reader_words_in_field_0_id_3235_line891" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_field_interlace_0_id_3237_line777 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_field_interlace_0_id_3237_line777\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_reader_field_interlace_0_id_3237_line777" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_next_to_last_packet_id_0_id_3239_line876 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_next_to_last_packet_id_0_id_3239_line876\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_reader_next_to_last_packet_id_0_id_3239_line876" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:reader_packets_sample_length_0_id_3241_line878 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:reader_packets_sample_length_0_id_3241_line878\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "reader_packets_sample_length_0_id_3241_line878" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:reader_packets_word_length_0_id_3243_line880 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:reader_packets_word_length_0_id_3243_line880\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "reader_packets_word_length_0_id_3243_line880" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_packet_base_address_0_id_3245_line873 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_packet_base_address_0_id_3245_line873\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_reader_packet_base_address_0_id_3245_line873" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 3983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:wrap_packet_id_id_3247_line1077 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:wrap_packet_id_id_3247_line1077\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "wrap_packet_id_id_3247_line1077" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_length_cnt_3_id_3250_line897 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_length_cnt_3_id_3250_line897\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_3_id_3250_line897" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_word_cnt_0_id_3252_line898 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_word_cnt_0_id_3252_line898\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_reader_word_cnt_0_id_3252_line898" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_length_cnt_4_id_3254_line897 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_length_cnt_4_id_3254_line897\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_4_id_3254_line897" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:vfb_reader_length_cnt_id_3256_line897_a_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:vfb_reader_length_cnt_id_3256_line897_a_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_id_3256_line897_a_muxinst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_length_cnt_id_3256_line897 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_length_cnt_id_3256_line897\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_id_3256_line897" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:repeat_0_id_3259_line1140 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:repeat_0_id_3259_line1140\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "repeat_0_id_3259_line1140" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793436984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:loop_repeat_0_id_3261_line1148 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:loop_repeat_0_id_3261_line1148\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "loop_repeat_0_id_3261_line1148" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1203_0_id_3263 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1203_0_id_3263\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "cond1203_0_id_3263" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_length_cnt_id_3265_line897 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_length_cnt_id_3265_line897\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_id_3265_line897" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1113_0_id_3268 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1113_0_id_3268\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "cond1113_0_id_3268" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4494_line325_93 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4494_line325_93\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "fu_id_4494_line325_93" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4510_line325_52 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4510_line325_52\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "fu_id_4510_line325_52" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4526_line201_52 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4526_line201_52\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "fu_id_4526_line201_52" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4696_line202_58 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4696_line202_58\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "fu_id_4696_line202_58" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4890_line330_94 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4890_line330_94\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "fu_id_4890_line330_94" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4899_line331_96 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4899_line331_96\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "fu_id_4899_line331_96" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4982_line639_55 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4982_line639_55\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "fu_id_4982_line639_55" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_5210_line696_38 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_5210_line696_38\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "fu_id_5210_line696_38" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_5669_line510_66 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_5669_line510_66\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "fu_id_5669_line510_66" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_5783_line563_105 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_5783_line563_105\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "fu_id_5783_line563_105" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_5945_line933_38 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_5945_line933_38\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "fu_id_5945_line933_38" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6183_line1062_114 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6183_line1062_114\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "fu_id_6183_line1062_114" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6199_line1063_112 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6199_line1063_112\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "fu_id_6199_line1063_112" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6215_line1078_53 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6215_line1078_53\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "fu_id_6215_line1078_53" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6224_line1094_53 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6224_line1094_53\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "fu_id_6224_line1094_53" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6281_line1188_29 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6281_line1188_29\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "fu_id_6281_line1188_29" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6395_line1248_53 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6395_line1248_53\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "fu_id_6395_line1248_53" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6641_line1126_52 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6641_line1126_52\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "fu_id_6641_line1126_52" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:ispreviousendpacket_0_comb_id_7765 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:ispreviousendpacket_0_comb_id_7765\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "ispreviousendpacket_0_comb_id_7765" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_1_comb_id_7768 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_1_comb_id_7768\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "justreadqueue_1_1_comb_id_7768" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_2_1_comb_id_7771 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_2_1_comb_id_7771\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "justreadqueue_2_1_comb_id_7771" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_2_comb_id_7774 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_2_comb_id_7774\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "justreadqueue_1_2_comb_id_7774" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:ispreviousendpacket_1_comb_id_7777 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:ispreviousendpacket_1_comb_id_7777\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "ispreviousendpacket_1_comb_id_7777" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadaccesswire_3_comb_id_7780 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadaccesswire_3_comb_id_7780\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "justreadaccesswire_3_comb_id_7780" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadaccesswire_4_comb_id_7783 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadaccesswire_4_comb_id_7783\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "justreadaccesswire_4_comb_id_7783" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 4998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_4_comb_id_7786 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_4_comb_id_7786\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "justreadqueue_1_4_comb_id_7786" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 5021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_2_2_comb_id_7789 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_2_2_comb_id_7789\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "justreadqueue_2_2_comb_id_7789" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 5044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_5_comb_id_7792 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_5_comb_id_7792\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "justreadqueue_1_5_comb_id_7792" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 5067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:ispreviousendpacket_2_comb_id_7795 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:ispreviousendpacket_2_comb_id_7795\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "ispreviousendpacket_2_comb_id_7795" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 5090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadaccesswire_6_comb_id_7798 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadaccesswire_6_comb_id_7798\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "justreadaccesswire_6_comb_id_7798" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 5113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadaccesswire_7_comb_id_7801 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadaccesswire_7_comb_id_7801\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "justreadaccesswire_7_comb_id_7801" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 5136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_7_comb_id_7804 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_7_comb_id_7804\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "justreadqueue_1_7_comb_id_7804" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 5159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_2_3_comb_id_7807 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_2_3_comb_id_7807\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "justreadqueue_2_3_comb_id_7807" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 5182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_8_comb_id_7810 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_8_comb_id_7810\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "justreadqueue_1_8_comb_id_7810" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 5205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:word_counter_trigger_flag_0_comb_id_7813 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:word_counter_trigger_flag_0_comb_id_7813\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "word_counter_trigger_flag_0_comb_id_7813" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 5228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_2226_comb_id_7816 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_2226_comb_id_7816\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "op_2226_comb_id_7816" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 5251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_2226_comb_0_id_7819 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_2226_comb_0_id_7819\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "op_2226_comb_0_id_7819" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 5274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_4405_comb_id_7822 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_4405_comb_id_7822\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "op_4405_comb_id_7822" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 5297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_4407_comb_id_7825 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_4407_comb_id_7825\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "op_4407_comb_id_7825" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 5320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_3252_comb_id_7831 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_3252_comb_id_7831\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "op_3252_comb_id_7831" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 5343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_3252_comb_0_id_7834 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_3252_comb_0_id_7834\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "op_3252_comb_0_id_7834" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 5366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_4420_comb_id_7837 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_4420_comb_id_7837\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "op_4420_comb_id_7837" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 5389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_4421_comb_id_7840 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_4421_comb_id_7840\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "op_4421_comb_id_7840" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 5412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1113_0_stage_1_id_7843 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1113_0_stage_1_id_7843\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "cond1113_0_stage_1_id_7843" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 5435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1113_0_stage_2_id_7846 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1113_0_stage_2_id_7846\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "cond1113_0_stage_2_id_7846" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 5458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1113_0_stage_3_id_7849 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1113_0_stage_3_id_7849\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "cond1113_0_stage_3_id_7849" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 5481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:empty_image_0_comb_id_7852 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:empty_image_0_comb_id_7852\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "empty_image_0_comb_id_7852" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 5504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1203_0_stage_1_id_7855 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1203_0_stage_1_id_7855\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "cond1203_0_stage_1_id_7855" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 5527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1203_0_stage_2_id_7858 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1203_0_stage_2_id_7858\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "cond1203_0_stage_2_id_7858" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 5550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1203_0_stage_3_id_7861 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1203_0_stage_3_id_7861\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "cond1203_0_stage_3_id_7861" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 5573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0 " "Elaborating entity \"alt_vipvfr131_vfr\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "alt_vip_vfr_0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc " "Elaborating entity \"alt_vipvfr131_prc\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "prc" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793437982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_read_master DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master " "Elaborating entity \"alt_vipvfr131_prc_read_master\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "read_master" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793438404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_bursting_master_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "master_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 181 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 261 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 262 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_data alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_rdreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_q alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_en alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "byte_enable_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260) " "VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 260 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 424 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 425 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1458793438419 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 437 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1458793438435 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "byte_enable alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1458793438435 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[0\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[0\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793438450 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[1\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[1\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793438450 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[2\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[2\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793438450 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[3\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[3\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793438450 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[4\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[4\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793438450 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[5\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[5\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793438450 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[6\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[6\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793438450 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[7\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[7\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793438450 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[8\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[8\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793438450 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[9\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[9\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793438450 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[10\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[10\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793438450 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[11\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[11\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793438450 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[12\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[12\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793438450 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[13\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[13\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793438450 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[14\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[14\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793438450 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[15\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[15\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793438450 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "\\read_used_gen_gen:rdata_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793438482 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_fifo_empty alt_vipvfr131_common_general_fifo.vhd(230) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793438482 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793438497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793438513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793438528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "rdreq_delayer" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793438544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793438544 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793438544 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793438575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793438591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438591 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458793438591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kvr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kvr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kvr1 " "Found entity 1: altsyncram_kvr1" {  } { { "db/altsyncram_kvr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_kvr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793438669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793438669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kvr1 DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_kvr1:auto_generated " "Elaborating entity \"altsyncram_kvr1\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_kvr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793438684 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_kvr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_kvr1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 835 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1458793438684 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_kvr1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793438778 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_fifo_full alt_vipvfr131_common_general_fifo.vhd(264) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793438778 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793438794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793438809 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_gray_clock_crosser.vhd(70) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 70 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1458793438809 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:dual_clock_gen:wrcounter_to_rdclock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793438825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:reads_this_write_cycle_delayer" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793438825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793438840 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793438840 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793438856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793438872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 51 " "Parameter \"WIDTH_A\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 1 " "Parameter \"WIDTHAD_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2 " "Parameter \"NUMWORDS_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 51 " "Parameter \"WIDTH_B\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2 " "Parameter \"NUMWORDS_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793438872 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458793438872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gor1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gor1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gor1 " "Found entity 1: altsyncram_gor1" {  } { { "db/altsyncram_gor1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_gor1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793438934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793438934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gor1 DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated " "Elaborating entity \"altsyncram_gor1\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793438950 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_gor1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_gor1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 835 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1458793438950 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "usedw_calculator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793438981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_logic_fifo DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo " "Elaborating entity \"alt_vipvfr131_common_logic_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793439012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "usedw_calculator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793439043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793439059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_pulling_width_adapter DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor " "Elaborating entity \"alt_vipvfr131_common_pulling_width_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "width_adaptor" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793439074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_core DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core " "Elaborating entity \"alt_vipvfr131_prc_core\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "prc_core" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793439106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "avalon_mm_control_slave" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793439137 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1458793439137 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793439137 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439152 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439152 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439152 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_controller DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller " "Elaborating entity \"alt_vipvfr131_vfr_controller\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "controller" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793439168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "slave" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793439199 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1458793439199 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793439199 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[18\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[18\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439246 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[17\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[17\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439246 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[16\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[16\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439246 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[15\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[15\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439246 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[14\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[14\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439246 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[13\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[13\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439246 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[12\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[12\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439246 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[11\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[11\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439246 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[10\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[10\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439246 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[9\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[9\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439246 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[8\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[8\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439246 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[7\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[7\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439246 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[6\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[6\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439246 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[5\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[5\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439246 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439246 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439246 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439246 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_control_packet_encoder DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder " "Elaborating entity \"alt_vipvfr131_vfr_control_packet_encoder\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "encoder" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793439293 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_data alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1458793439293 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_vipvfr131_vfr_control_packet_encoder.v(82) " "Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793439293 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[7..5\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[3..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[7..5\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[3..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[4\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[5\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[6\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[6\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[7\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[12\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[12\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[13\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[13\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[14\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[14\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[15\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[15\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[20\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[20\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[21\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[21\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[22\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[22\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[23\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[23\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[28\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[28\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[29\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[29\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[30\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[30\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[31\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[31\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[36\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[36\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[37\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[37\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[38\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[38\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[39\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[39\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[44\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[44\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[45\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[45\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[46\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[46\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[47\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[47\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[52\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[52\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[53\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[53\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[54\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[54\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[55\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[55\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[60\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[60\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[61\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[61\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[62\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[62\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[63\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[63\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[68\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[68\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[69\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[69\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[70\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[70\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[71\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[71\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[72\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[72\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[73\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[73\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[74\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[74\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[75\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[75\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[76\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[76\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[77\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[77\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[78\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[78\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[79\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[79\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[80\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[80\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[81\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[81\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[82\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[82\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[83\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[83\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[84\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[84\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[85\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[85\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[86\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[86\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[87\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[87\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[88\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[88\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[89\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[89\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[90\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[90\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[91\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[91\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[92\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[92\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[93\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[93\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[94\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[94\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[95\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[95\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793439308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_stream_output DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter " "Elaborating entity \"alt_vipvfr131_common_stream_output\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "outputter" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793439324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge DE1_SoC_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io_slow " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io_slow\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "clock_crossing_io_slow" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793439340 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_avalon_mm_clock_crossing_bridge.v(192) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(192): truncated value with size 32 to match size of target (9)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793439340 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io_slow"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_avalon_mm_clock_crossing_bridge.v(194) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(194): truncated value with size 32 to match size of target (9)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793439340 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io_slow"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE1_SoC_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io_slow\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io_slow\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793439355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle DE1_SoC_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io_slow\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io_slow\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793439402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE1_SoC_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io_slow\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io_slow\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793439418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE1_SoC_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io_slow\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io_slow\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793439449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle DE1_SoC_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io_slow\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io_slow\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793439511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu " "Elaborating entity \"DE1_SoC_QSYS_cpu\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "cpu" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793439589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_test_bench DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_test_bench:the_DE1_SoC_QSYS_cpu_test_bench " "Elaborating entity \"DE1_SoC_QSYS_cpu_test_bench\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_test_bench:the_DE1_SoC_QSYS_cpu_test_bench\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_test_bench" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 6127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793439995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_ic_data_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data " "Elaborating entity \"DE1_SoC_QSYS_cpu_ic_data_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_ic_data" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793440026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793440042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_spj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793440120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793440120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793440120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_ic_tag_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag " "Elaborating entity \"DE1_SoC_QSYS_cpu_ic_tag_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_ic_tag" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793440151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793440166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kln1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kln1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kln1 " "Found entity 1: altsyncram_kln1" {  } { { "db/altsyncram_kln1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_kln1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793440244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793440244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kln1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_kln1:auto_generated " "Elaborating entity \"altsyncram_kln1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_kln1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793440244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_bht_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht " "Elaborating entity \"DE1_SoC_QSYS_cpu_bht_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_bht" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793440322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793440338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_79n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_79n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_79n1 " "Found entity 1: altsyncram_79n1" {  } { { "db/altsyncram_79n1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_79n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793440400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793440400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_79n1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_79n1:auto_generated " "Elaborating entity \"altsyncram_79n1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_79n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793440400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_register_bank_a_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a " "Elaborating entity \"DE1_SoC_QSYS_cpu_register_bank_a_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_register_bank_a" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793440432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793440447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7nm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7nm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7nm1 " "Found entity 1: altsyncram_7nm1" {  } { { "db/altsyncram_7nm1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_7nm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793440525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793440525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7nm1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7nm1:auto_generated " "Elaborating entity \"altsyncram_7nm1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7nm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793440525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_register_bank_b_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b " "Elaborating entity \"DE1_SoC_QSYS_cpu_register_bank_b_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_register_bank_b" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793440650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793440666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8nm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8nm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8nm1 " "Found entity 1: altsyncram_8nm1" {  } { { "db/altsyncram_8nm1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_8nm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793440744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793440744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8nm1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8nm1:auto_generated " "Elaborating entity \"altsyncram_8nm1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8nm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793440744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_dc_tag_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag " "Elaborating entity \"DE1_SoC_QSYS_cpu_dc_tag_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_dc_tag" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793440868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793440884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3um1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3um1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3um1 " "Found entity 1: altsyncram_3um1" {  } { { "db/altsyncram_3um1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_3um1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793440946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793440946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3um1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3um1:auto_generated " "Elaborating entity \"altsyncram_3um1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3um1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793440962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_dc_data_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data " "Elaborating entity \"DE1_SoC_QSYS_cpu_dc_data_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_dc_data" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793441024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793441040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40j1 " "Found entity 1: altsyncram_40j1" {  } { { "db/altsyncram_40j1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_40j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793441118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793441118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_40j1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_40j1:auto_generated " "Elaborating entity \"altsyncram_40j1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_40j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793441118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_dc_victim_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim " "Elaborating entity \"DE1_SoC_QSYS_cpu_dc_victim_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_dc_victim" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 8124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793441165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793441180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_baj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793441243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793441243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793441258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_mult_cell DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell " "Elaborating entity \"DE1_SoC_QSYS_cpu_mult_cell\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_mult_cell" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 9909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793441290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" "the_altmult_add_part_1" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793441305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_ujt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_ujt2 " "Found entity 1: altera_mult_add_ujt2" {  } { { "db/altera_mult_add_ujt2.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altera_mult_add_ujt2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793441368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793441368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_ujt2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated " "Elaborating entity \"altera_mult_add_ujt2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793441383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ujt2.v" "altera_mult_add_rtl1" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altera_mult_add_ujt2.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793441399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793441461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793441477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793441492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793441524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793441602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793441617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793441648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793441664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793441695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793441711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793441742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793441929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793441992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793442007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793442038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793442054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793442085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793442101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" "the_altmult_add_part_2" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793442132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_0kt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_0kt2 " "Found entity 1: altera_mult_add_0kt2" {  } { { "db/altera_mult_add_0kt2.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altera_mult_add_0kt2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793442194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793442194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_0kt2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated " "Elaborating entity \"altera_mult_add_0kt2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793442194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_0kt2.v" "altera_mult_add_rtl1" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altera_mult_add_0kt2.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793442210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 10198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793442772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_debug DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_debug\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_debug" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793442818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altera_std_synchronizer" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793442834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_ocimem DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_ocimem\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_ocimem" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793442850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_ociram_sp_ram_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram " "Elaborating entity \"DE1_SoC_QSYS_cpu_ociram_sp_ram_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_ociram_sp_ram" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793442881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793442896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h1f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h1f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h1f1 " "Found entity 1: altsyncram_h1f1" {  } { { "db/altsyncram_h1f1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_h1f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793442974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793442974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h1f1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_h1f1:auto_generated " "Elaborating entity \"altsyncram_h1f1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_h1f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793442974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_avalon_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_cpu_nios2_avalon_reg " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_avalon_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_cpu_nios2_avalon_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_avalon_reg" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793443099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_break DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_break:the_DE1_SoC_QSYS_cpu_nios2_oci_break " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_break\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_break:the_DE1_SoC_QSYS_cpu_nios2_oci_break\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_break" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793443130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_xbrk DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_cpu_nios2_oci_xbrk " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_xbrk\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_cpu_nios2_oci_xbrk\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_xbrk" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793443162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_dbrk DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_cpu_nios2_oci_dbrk " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_dbrk\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_cpu_nios2_oci_dbrk\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_dbrk" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793443177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_itrace DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_itrace:the_DE1_SoC_QSYS_cpu_nios2_oci_itrace " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_itrace\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_itrace:the_DE1_SoC_QSYS_cpu_nios2_oci_itrace\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_itrace" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793443193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_dtrace DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_cpu_nios2_oci_dtrace " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_dtrace\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_cpu_nios2_oci_dtrace\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_dtrace" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793443224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_td_mode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_cpu_nios2_oci_dtrace\|DE1_SoC_QSYS_cpu_nios2_oci_td_mode:DE1_SoC_QSYS_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_td_mode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_cpu_nios2_oci_dtrace\|DE1_SoC_QSYS_cpu_nios2_oci_td_mode:DE1_SoC_QSYS_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793443240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793443255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt:the_DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt:the_DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793443302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793443318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793443333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_oci_test_bench DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_oci_test_bench:the_DE1_SoC_QSYS_cpu_oci_test_bench " "Elaborating entity \"DE1_SoC_QSYS_cpu_oci_test_bench\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_oci_test_bench:the_DE1_SoC_QSYS_cpu_oci_test_bench\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_oci_test_bench" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793443349 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "DE1_SoC_QSYS_cpu_oci_test_bench " "Entity \"DE1_SoC_QSYS_cpu_oci_test_bench\" contains only dangling pins" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_oci_test_bench" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2624 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1458793443349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_pib DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_pib:the_DE1_SoC_QSYS_cpu_nios2_oci_pib " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_pib\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_pib:the_DE1_SoC_QSYS_cpu_nios2_oci_pib\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_pib" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793443364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_im DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_im:the_DE1_SoC_QSYS_cpu_nios2_oci_im " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_im\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_im:the_DE1_SoC_QSYS_cpu_nios2_oci_im\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_im" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793443380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper " "Elaborating entity \"DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793443396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_jtag_debug_module_tck DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|DE1_SoC_QSYS_cpu_jtag_debug_module_tck:the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck " "Elaborating entity \"DE1_SoC_QSYS_cpu_jtag_debug_module_tck\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|DE1_SoC_QSYS_cpu_jtag_debug_module_tck:the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" "the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793443396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk:the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk " "Elaborating entity \"DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk:the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" "the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793443427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" "DE1_SoC_QSYS_cpu_jtag_debug_module_phy" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793443474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793443474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793443536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793443614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_fifo_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0 " "Elaborating entity \"DE1_SoC_QSYS_fifo_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "fifo_0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793443645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_fifo_0_dcfifo_with_controls DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls " "Elaborating entity \"DE1_SoC_QSYS_fifo_0_dcfifo_with_controls\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_fifo_0.v" "the_dcfifo_with_controls" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_fifo_0.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793443645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_fifo_0_dual_clock_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo " "Elaborating entity \"DE1_SoC_QSYS_fifo_0_dual_clock_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_fifo_0.v" "the_dcfifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_fifo_0.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793443676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_fifo_0.v" "dual_clock_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_fifo_0.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793443973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_fifo_0.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_fifo_0.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793443973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793443973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793443973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793443973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793443973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793443973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793443973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793443973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793443973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793443973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793443973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793443973 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_fifo_0.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_fifo_0.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458793443973 ""}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_stp1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_stp1.tdf" 147 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793444035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_stp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_stp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_stp1 " "Found entity 1: dcfifo_stp1" {  } { { "db/dcfifo_stp1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_stp1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793444035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793444035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_stp1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_stp1:auto_generated " "Elaborating entity \"dcfifo_stp1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_stp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793444035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_oab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_oab " "Found entity 1: a_gray2bin_oab" {  } { { "db/a_gray2bin_oab.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/a_gray2bin_oab.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793444051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793444051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_oab DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_stp1:auto_generated\|a_gray2bin_oab:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_oab\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_stp1:auto_generated\|a_gray2bin_oab:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_stp1.tdf" "wrptr_g_gray2bin" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_stp1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793444051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nv6 " "Found entity 1: a_graycounter_nv6" {  } { { "db/a_graycounter_nv6.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/a_graycounter_nv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793444113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793444113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nv6 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_stp1:auto_generated\|a_graycounter_nv6:rdptr_g1p " "Elaborating entity \"a_graycounter_nv6\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_stp1:auto_generated\|a_graycounter_nv6:rdptr_g1p\"" {  } { { "db/dcfifo_stp1.tdf" "rdptr_g1p" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_stp1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793444113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jdc " "Found entity 1: a_graycounter_jdc" {  } { { "db/a_graycounter_jdc.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/a_graycounter_jdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793444176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793444176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jdc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_stp1:auto_generated\|a_graycounter_jdc:wrptr_g1p " "Elaborating entity \"a_graycounter_jdc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_stp1:auto_generated\|a_graycounter_jdc:wrptr_g1p\"" {  } { { "db/dcfifo_stp1.tdf" "wrptr_g1p" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_stp1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793444176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_46d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_46d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_46d1 " "Found entity 1: altsyncram_46d1" {  } { { "db/altsyncram_46d1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_46d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793444238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793444238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_46d1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_stp1:auto_generated\|altsyncram_46d1:fifo_ram " "Elaborating entity \"altsyncram_46d1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_stp1:auto_generated\|altsyncram_46d1:fifo_ram\"" {  } { { "db/dcfifo_stp1.tdf" "fifo_ram" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_stp1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793444238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/alt_synch_pipe_8pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793444269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793444269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_stp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_stp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_stp1.tdf" "rs_dgwp" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_stp1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793444285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793444300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793444300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_stp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe12 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_stp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe12" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/alt_synch_pipe_8pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793444300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dffpipe_oe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793444316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793444316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_stp1:auto_generated\|dffpipe_oe9:ws_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_stp1:auto_generated\|dffpipe_oe9:ws_brp\"" {  } { { "db/dcfifo_stp1.tdf" "ws_brp" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_stp1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793444316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793444332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793444332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_stp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_stp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_stp1.tdf" "ws_dgrp" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_stp1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793444347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793444363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793444363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_stp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_stp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe16" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793444363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_906.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_906 " "Found entity 1: cmpr_906" {  } { { "db/cmpr_906.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/cmpr_906.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793444410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793444410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_906 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_stp1:auto_generated\|cmpr_906:rdempty_eq_comp " "Elaborating entity \"cmpr_906\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|DE1_SoC_QSYS_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_stp1:auto_generated\|cmpr_906:rdempty_eq_comp\"" {  } { { "db/dcfifo_stp1.tdf" "rdempty_eq_comp" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/dcfifo_stp1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793444425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_fifo_0.v" "rdreq_sync_i" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_fifo_0.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793444441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_fifo_0.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_fifo_0.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793444441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 4 " "Parameter \"depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793444441 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_fifo_0.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_fifo_0.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458793444441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_fifo_0_map_avalonmm_to_avalonst DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst " "Elaborating entity \"DE1_SoC_QSYS_fifo_0_map_avalonmm_to_avalonst\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_fifo_0:fifo_0\|DE1_SoC_QSYS_fifo_0_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_fifo_0.v" "the_map_avalonmm_to_avalonst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_fifo_0.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793444456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_hps_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0 " "Elaborating entity \"DE1_SoC_QSYS_hps_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "hps_0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793444472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_hps_0_fpga_interfaces DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"DE1_SoC_QSYS_hps_0_fpga_interfaces\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0.v" "fpga_interfaces" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793444503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_hps_0_hps_io DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io " "Elaborating entity \"DE1_SoC_QSYS_hps_0_hps_io\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0.v" "hps_io" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793444550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_hps_0_hps_io_border DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border " "Elaborating entity \"DE1_SoC_QSYS_hps_0_hps_io_border\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io.v" "border" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793444550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793444581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793444628 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793444628 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458793444628 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793444644 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793444644 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793444690 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1458793444690 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793444690 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1458793444706 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458793444706 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793444784 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793444784 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793444784 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793444800 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458793444815 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458793444815 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458793444815 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458793444815 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793444831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793444956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793444987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793445002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793445018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793445065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793445065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793445065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793445065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793445065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793445065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793445065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793445065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793445065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793445065 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458793445065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793445127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793445127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793445143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793445143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793445158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793445174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793445377 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1458793445377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793445392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793445424 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793445424 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793445424 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793445424 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793445424 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793445424 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793445876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793445876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_i2c_scl DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_i2c_scl:i2c_scl " "Elaborating entity \"DE1_SoC_QSYS_i2c_scl\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_i2c_scl:i2c_scl\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "i2c_scl" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793445892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_i2c_sda DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_i2c_sda:i2c_sda " "Elaborating entity \"DE1_SoC_QSYS_i2c_sda\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_i2c_sda:i2c_sda\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "i2c_sda" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793445892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_jtag_uart DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"DE1_SoC_QSYS_jtag_uart\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "jtag_uart" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793445907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_jtag_uart_scfifo_w DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"DE1_SoC_QSYS_jtag_uart_scfifo_w\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "the_DE1_SoC_QSYS_jtag_uart_scfifo_w" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793445923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "wfifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793446141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793446157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793446157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793446157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793446157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793446157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793446157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793446157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793446157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793446157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793446157 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458793446157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793446204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793446204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793446204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793446219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793446219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793446235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793446235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793446235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793446250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793446297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793446297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793446313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793446360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793446360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793446375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793446422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793446422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793446438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_jtag_uart_scfifo_r DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"DE1_SoC_QSYS_jtag_uart_scfifo_r\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "the_DE1_SoC_QSYS_jtag_uart_scfifo_r" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793446453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793446750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793446765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793446765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793446765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793446765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793446765 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458793446765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793446796 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793446812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793446828 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793446828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_key DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_key:key " "Elaborating entity \"DE1_SoC_QSYS_key\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_key:key\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "key" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793446843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_ledr DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_ledr:ledr " "Elaborating entity \"DE1_SoC_QSYS_ledr\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_ledr:ledr\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "ledr" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793446843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge DE1_SoC_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1 " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "mm_clock_crossing_bridge_1" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793446859 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_avalon_mm_clock_crossing_bridge.v(192) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(192): truncated value with size 32 to match size of target (7)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793446859 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_avalon_mm_clock_crossing_bridge.v(194) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(194): truncated value with size 32 to match size of target (7)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793446859 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE1_SoC_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793446921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle DE1_SoC_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793446968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_onchip_memory2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2 " "Elaborating entity \"DE1_SoC_QSYS_onchip_memory2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "onchip_memory2" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793447015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v" "the_altsyncram" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793447030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793447046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793447046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE1_SoC_QSYS_onchip_memory2.hex " "Parameter \"init_file\" = \"DE1_SoC_QSYS_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793447046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793447046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 40000 " "Parameter \"maximum_depth\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793447046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40000 " "Parameter \"numwords_a\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793447046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793447046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793447046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793447046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793447046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793447046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793447046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793447046 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458793447046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_emj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_emj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_emj1 " "Found entity 1: altsyncram_emj1" {  } { { "db/altsyncram_emj1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_emj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793447140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793447140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_emj1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_emj1:auto_generated " "Elaborating entity \"altsyncram_emj1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_emj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793447140 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "DE1_SoC_QSYS_onchip_memory2.hex 5000 10 " "Width of data items in \"DE1_SoC_QSYS_onchip_memory2.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 5000 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 DE1_SoC_QSYS_onchip_memory2.hex " "Data at line (2) of memory initialization file \"DE1_SoC_QSYS_onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/software/ControlPanel/mem_init/DE1_SoC_QSYS_onchip_memory2.hex" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/software/ControlPanel/mem_init/DE1_SoC_QSYS_onchip_memory2.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1458793447280 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 DE1_SoC_QSYS_onchip_memory2.hex " "Data at line (3) of memory initialization file \"DE1_SoC_QSYS_onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/software/ControlPanel/mem_init/DE1_SoC_QSYS_onchip_memory2.hex" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/software/ControlPanel/mem_init/DE1_SoC_QSYS_onchip_memory2.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1458793447280 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 DE1_SoC_QSYS_onchip_memory2.hex " "Data at line (4) of memory initialization file \"DE1_SoC_QSYS_onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/software/ControlPanel/mem_init/DE1_SoC_QSYS_onchip_memory2.hex" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/software/ControlPanel/mem_init/DE1_SoC_QSYS_onchip_memory2.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1458793447280 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 DE1_SoC_QSYS_onchip_memory2.hex " "Data at line (5) of memory initialization file \"DE1_SoC_QSYS_onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/software/ControlPanel/mem_init/DE1_SoC_QSYS_onchip_memory2.hex" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/software/ControlPanel/mem_init/DE1_SoC_QSYS_onchip_memory2.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1458793447280 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 DE1_SoC_QSYS_onchip_memory2.hex " "Data at line (6) of memory initialization file \"DE1_SoC_QSYS_onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/software/ControlPanel/mem_init/DE1_SoC_QSYS_onchip_memory2.hex" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/software/ControlPanel/mem_init/DE1_SoC_QSYS_onchip_memory2.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1458793447280 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 DE1_SoC_QSYS_onchip_memory2.hex " "Data at line (7) of memory initialization file \"DE1_SoC_QSYS_onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/software/ControlPanel/mem_init/DE1_SoC_QSYS_onchip_memory2.hex" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/software/ControlPanel/mem_init/DE1_SoC_QSYS_onchip_memory2.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1458793447280 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 DE1_SoC_QSYS_onchip_memory2.hex " "Data at line (8) of memory initialization file \"DE1_SoC_QSYS_onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/software/ControlPanel/mem_init/DE1_SoC_QSYS_onchip_memory2.hex" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/software/ControlPanel/mem_init/DE1_SoC_QSYS_onchip_memory2.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1458793447280 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 DE1_SoC_QSYS_onchip_memory2.hex " "Data at line (9) of memory initialization file \"DE1_SoC_QSYS_onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/software/ControlPanel/mem_init/DE1_SoC_QSYS_onchip_memory2.hex" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/software/ControlPanel/mem_init/DE1_SoC_QSYS_onchip_memory2.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1458793447280 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 DE1_SoC_QSYS_onchip_memory2.hex " "Data at line (10) of memory initialization file \"DE1_SoC_QSYS_onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/software/ControlPanel/mem_init/DE1_SoC_QSYS_onchip_memory2.hex" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/software/ControlPanel/mem_init/DE1_SoC_QSYS_onchip_memory2.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1458793447280 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 DE1_SoC_QSYS_onchip_memory2.hex " "Data at line (11) of memory initialization file \"DE1_SoC_QSYS_onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/software/ControlPanel/mem_init/DE1_SoC_QSYS_onchip_memory2.hex" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/software/ControlPanel/mem_init/DE1_SoC_QSYS_onchip_memory2.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1458793447280 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/software/ControlPanel/mem_init/DE1_SoC_QSYS_onchip_memory2.hex" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/software/ControlPanel/mem_init/DE1_SoC_QSYS_onchip_memory2.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1458793447280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ala.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ala.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ala " "Found entity 1: decode_ala" {  } { { "db/decode_ala.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/decode_ala.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793448185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793448185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ala DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_emj1:auto_generated\|decode_ala:decode3 " "Elaborating entity \"decode_ala\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_emj1:auto_generated\|decode_ala:decode3\"" {  } { { "db/altsyncram_emj1.tdf" "decode3" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_emj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793448200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793448247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793448247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_emj1:auto_generated\|mux_7hb:mux2 " "Elaborating entity \"mux_7hb\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_emj1:auto_generated\|mux_7hb:mux2\"" {  } { { "db/altsyncram_emj1.tdf" "mux2" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_emj1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793448263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_play_out_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_play_out_0:play_out_0 " "Elaborating entity \"DE1_SoC_QSYS_play_out_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_play_out_0:play_out_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "play_out_0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793448419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_pll_audio DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_audio:pll_audio " "Elaborating entity \"DE1_SoC_QSYS_pll_audio\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_audio:pll_audio\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "pll_audio" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793448434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_audio:pll_audio\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_audio:pll_audio\|altera_pll:altera_pll_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_audio.v" "altera_pll_i" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_audio.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793448481 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1458793448497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_audio:pll_audio\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_audio:pll_audio\|altera_pll:altera_pll_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_audio.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_audio.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793448497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_audio:pll_audio\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_audio:pll_audio\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 18.432000 MHz " "Parameter \"output_clock_frequency0\" = \"18.432000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448497 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_audio.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_audio.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458793448497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_pll_sys DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys " "Elaborating entity \"DE1_SoC_QSYS_pll_sys\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "pll_sys" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793448512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" "altera_pll_i" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793448512 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1458793448559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793448575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 5 " "Parameter \"number_of_clocks\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 130.000000 MHz " "Parameter \"output_clock_frequency0\" = \"130.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 130.000000 MHz " "Parameter \"output_clock_frequency1\" = \"130.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 5769 ps " "Parameter \"phase_shift1\" = \"5769 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 10.000000 MHz " "Parameter \"output_clock_frequency2\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 65.000000 MHz " "Parameter \"output_clock_frequency3\" = \"65.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 40.000000 MHz " "Parameter \"output_clock_frequency4\" = \"40.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793448575 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458793448575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_sdram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sdram:sdram " "Elaborating entity \"DE1_SoC_QSYS_sdram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sdram:sdram\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "sdram" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793448575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_sdram_input_efifo_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sdram:sdram\|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module " "Elaborating entity \"DE1_SoC_QSYS_sdram_input_efifo_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sdram:sdram\|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "the_DE1_SoC_QSYS_sdram_input_efifo_module" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793448637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_spi_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_spi_0:spi_0 " "Elaborating entity \"DE1_SoC_QSYS_spi_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_spi_0:spi_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "spi_0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793448653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_sw DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sw:sw " "Elaborating entity \"DE1_SoC_QSYS_sw\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sw:sw\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "sw" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793448684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_sysid DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sysid:sysid " "Elaborating entity \"DE1_SoC_QSYS_sysid\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sysid:sysid\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "sysid" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793448700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_td_status DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_td_status:td_status " "Elaborating entity \"DE1_SoC_QSYS_td_status\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_td_status:td_status\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "td_status" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793448715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_timer DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_timer:timer " "Elaborating entity \"DE1_SoC_QSYS_timer\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_timer:timer\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "timer" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793448715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_timer_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_timer_0:timer_0 " "Elaborating entity \"DE1_SoC_QSYS_timer_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_timer_0:timer_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "timer_0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793448746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_timer_stamp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_timer_stamp:timer_stamp " "Elaborating entity \"DE1_SoC_QSYS_timer_stamp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_timer_stamp:timer_stamp\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "timer_stamp" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793448762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_uart DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_uart:uart " "Elaborating entity \"DE1_SoC_QSYS_uart\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_uart:uart\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "uart" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793448793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_uart_tx DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_uart:uart\|DE1_SoC_QSYS_uart_tx:the_DE1_SoC_QSYS_uart_tx " "Elaborating entity \"DE1_SoC_QSYS_uart_tx\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_uart:uart\|DE1_SoC_QSYS_uart_tx:the_DE1_SoC_QSYS_uart_tx\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_uart.v" "the_DE1_SoC_QSYS_uart_tx" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_uart.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793448793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_uart_rx DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_uart:uart\|DE1_SoC_QSYS_uart_rx:the_DE1_SoC_QSYS_uart_rx " "Elaborating entity \"DE1_SoC_QSYS_uart_rx\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_uart:uart\|DE1_SoC_QSYS_uart_rx:the_DE1_SoC_QSYS_uart_rx\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_uart.v" "the_DE1_SoC_QSYS_uart_rx" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_uart.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793448809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_uart_rx_stimulus_source DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_uart:uart\|DE1_SoC_QSYS_uart_rx:the_DE1_SoC_QSYS_uart_rx\|DE1_SoC_QSYS_uart_rx_stimulus_source:the_DE1_SoC_QSYS_uart_rx_stimulus_source " "Elaborating entity \"DE1_SoC_QSYS_uart_rx_stimulus_source\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_uart:uart\|DE1_SoC_QSYS_uart_rx:the_DE1_SoC_QSYS_uart_rx\|DE1_SoC_QSYS_uart_rx_stimulus_source:the_DE1_SoC_QSYS_uart_rx_stimulus_source\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_uart.v" "the_DE1_SoC_QSYS_uart_rx_stimulus_source" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_uart.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793448824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_uart_regs DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_uart:uart\|DE1_SoC_QSYS_uart_regs:the_DE1_SoC_QSYS_uart_regs " "Elaborating entity \"DE1_SoC_QSYS_uart_regs\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_uart:uart\|DE1_SoC_QSYS_uart_regs:the_DE1_SoC_QSYS_uart_regs\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_uart.v" "the_DE1_SoC_QSYS_uart_regs" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_uart.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793448840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_vol_ctrl_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vol_ctrl_0:vol_ctrl_0 " "Elaborating entity \"DE1_SoC_QSYS_vol_ctrl_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vol_ctrl_0:vol_ctrl_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "vol_ctrl_0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793448856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_vol_flag_RR_in_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vol_flag_RR_in_0:vol_flag_rr_in_0 " "Elaborating entity \"DE1_SoC_QSYS_vol_flag_RR_in_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vol_flag_RR_in_0:vol_flag_rr_in_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "vol_flag_rr_in_0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793448856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "mm_interconnect_0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793448871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "alt_vip_vfr_0_avalon_master_translator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793449121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "alt_vip_vfr_0_avalon_master_agent" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793449152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "hps_0_f2h_axi_slave_agent" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793449168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793449230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793449246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793449261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793449480 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address DE1_SoC_QSYS_mm_interconnect_0_router.sv(154) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_mm_interconnect_0_router.sv(154): object \"address\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793449511 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router\|DE1_SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router\|DE1_SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793449526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_001 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_001\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router_001" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793449526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001\|DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001\|DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793449542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "alt_vip_vfr_0_avalon_master_limiter" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793449558 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 2 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793449558 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "hps_0_f2h_axi_slave_wr_burst_adapter" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793449589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793449604 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (9)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793449620 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793449682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793449682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793449698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793449714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793449714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_demux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_demux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_demux" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793449807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_mux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_mux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_mux" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793449823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_demux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_demux" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793449838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_mux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_mux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_mux" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793449854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793449885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793449885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "crosser" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793449901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793449916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793449963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "limiter_pipeline" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793450010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793450026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_002 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_002\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "agent_pipeline_002" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793450104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793450119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "mm_interconnect_1" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793450166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "cpu_data_master_translator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 2367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793451648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "cpu_instruction_master_translator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 2427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793451664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 2491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793451679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:alt_vip_mix_0_control_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:alt_vip_mix_0_control_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "alt_vip_mix_0_control_translator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 2555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793451695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:alt_vip_cti_0_control_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:alt_vip_cti_0_control_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "alt_vip_cti_0_control_translator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 2619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793451710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "cpu_jtag_debug_module_translator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 2683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793451726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:clock_crossing_io_slow_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:clock_crossing_io_slow_s0_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "clock_crossing_io_slow_s0_translator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 2747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793451757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "onchip_memory2_s1_translator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 2875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793451773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "uart_s1_translator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 2939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793451788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_stamp_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_stamp_s1_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "timer_stamp_s1_translator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 3003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793451804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "alt_vip_vfr_0_avalon_slave_translator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 3067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793451820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_0_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_0_in_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "fifo_0_in_translator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 3131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793451835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_0_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_0_in_csr_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "fifo_0_in_csr_translator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793451866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ledr_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ledr_s1_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "ledr_s1_translator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 3259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793451882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "cpu_data_master_agent" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 3852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793451929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "cpu_instruction_master_agent" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 3933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793451944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793451960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793451991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 4145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793452007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793452038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 4186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793452054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 4227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793452100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:clock_crossing_io_slow_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:clock_crossing_io_slow_s0_agent_rsp_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "clock_crossing_io_slow_s0_agent_rsp_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 4850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793452163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:clock_crossing_io_slow_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:clock_crossing_io_slow_s0_agent_rdata_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "clock_crossing_io_slow_s0_agent_rdata_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 4891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793455454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_1_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_1_s0_agent_rsp_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "mm_clock_crossing_bridge_1_s0_agent_rsp_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 5016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793455501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_1_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_1_s0_agent_rdata_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "mm_clock_crossing_bridge_1_s0_agent_rdata_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 5057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793457763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_router DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router:router " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_router\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router:router\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "router" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 7563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793457966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_router_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router:router\|DE1_SoC_QSYS_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_router_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router:router\|DE1_SoC_QSYS_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793458013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_router_001 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_router_001\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router_001:router_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "router_001" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 7579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793458013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_router_001_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router_001:router_001\|DE1_SoC_QSYS_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_router_001_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router_001:router_001\|DE1_SoC_QSYS_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793458044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_router_002 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_router_002\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router_002:router_002\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "router_002" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 7595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793458044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_router_002_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router_002:router_002\|DE1_SoC_QSYS_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_router_002_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router_002:router_002\|DE1_SoC_QSYS_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_002.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793458075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_router_004 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router_004:router_004 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_router_004\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router_004:router_004\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "router_004" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 7627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793458091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_router_004_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router_004:router_004\|DE1_SoC_QSYS_mm_interconnect_1_router_004_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_router_004_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router_004:router_004\|DE1_SoC_QSYS_mm_interconnect_1_router_004_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_004.sv" "the_default_decode" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793458106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_router_005 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router_005:router_005 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_router_005\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router_005:router_005\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "router_005" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 7643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793458106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_router_005_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router_005:router_005\|DE1_SoC_QSYS_mm_interconnect_1_router_005_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_router_005_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router_005:router_005\|DE1_SoC_QSYS_mm_interconnect_1_router_005_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_005.sv" "the_default_decode" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_005.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793458122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_router_007 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router_007:router_007 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_router_007\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router_007:router_007\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "router_007" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 7675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793458138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_router_007_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router_007:router_007\|DE1_SoC_QSYS_mm_interconnect_1_router_007_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_router_007_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router_007:router_007\|DE1_SoC_QSYS_mm_interconnect_1_router_007_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_007.sv" "the_default_decode" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793458153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_router_013 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router_013:router_013 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_router_013\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router_013:router_013\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "router_013" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 7771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793458184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_router_013_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router_013:router_013\|DE1_SoC_QSYS_mm_interconnect_1_router_013_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_router_013_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_router_013:router_013\|DE1_SoC_QSYS_mm_interconnect_1_router_013_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_013.sv" "the_default_decode" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_router_013.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793458200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "cpu_data_master_limiter" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 7997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793458262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 21 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793458278 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:cpu_data_master_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "cpu_instruction_master_limiter" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 8047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793458294 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 21 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793458294 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:cpu_instruction_master_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 8097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793458309 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 21 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793458325 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "alt_vip_mix_0_control_burst_adapter" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 8197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793458340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793458356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793458418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793458418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793458434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793458450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793458450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_cmd_demux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_cmd_demux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "cmd_demux" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 8912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793459822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_cmd_demux_001 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_cmd_demux_001\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_demux_001:cmd_demux_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "cmd_demux_001" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 8935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793459900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_cmd_demux_002 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_cmd_demux_002\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_demux_002:cmd_demux_002\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "cmd_demux_002" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 9030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793459932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_cmd_mux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_cmd_mux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "cmd_mux" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 9142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793460056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_cmd_mux_001 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_cmd_mux_001\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_mux_001:cmd_mux_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "cmd_mux_001" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 9171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793460088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_mux_001.sv" "arb" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_mux_001.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793460166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793460181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_cmd_mux_003 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_cmd_mux_003\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_mux_003:cmd_mux_003\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "cmd_mux_003" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 9223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793460244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_mux_003.sv" "arb" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793460306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_rsp_demux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_rsp_demux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "rsp_demux" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 9607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793460556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_rsp_demux_001 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_rsp_demux_001\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_demux_001:rsp_demux_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "rsp_demux_001" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 9636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793460571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_rsp_demux_010 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_demux_010:rsp_demux_010 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_rsp_demux_010\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_demux_010:rsp_demux_010\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "rsp_demux_010" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 9825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793460649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_rsp_demux_012 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_demux_012:rsp_demux_012 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_rsp_demux_012\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_demux_012:rsp_demux_012\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "rsp_demux_012" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 9871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793460665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_rsp_mux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_rsp_mux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "rsp_mux" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 10120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793460743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793460852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793460868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_rsp_mux_001 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_rsp_mux_001\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_mux_001:rsp_mux_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "rsp_mux_001" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 10143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793460883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_rsp_mux_002 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_rsp_mux_002\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_mux_002:rsp_mux_002\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "rsp_mux_002" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 10238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793460930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_mux_002.sv" "arb" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_mux_002.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793461117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793461133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "crosser" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 10367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793461164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793461195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "limiter_pipeline" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 11180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793461757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793461788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "agent_pipeline_001" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 11459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793461913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793461928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_avalon_st_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "avalon_st_adapter" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 12728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793462350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|DE1_SoC_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|DE1_SoC_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793462365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "mm_interconnect_2" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793462599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:clock_crossing_io_slow_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:clock_crossing_io_slow_m0_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" "clock_crossing_io_slow_m0_translator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793463286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" "sysid_control_slave_translator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793463332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" "timer_s1_translator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793463395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:i2c_scl_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:i2c_scl_s1_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" "i2c_scl_s1_translator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" 759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793463442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:clock_crossing_io_slow_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:clock_crossing_io_slow_m0_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" "clock_crossing_io_slow_m0_agent" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" 1032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793463520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:sysid_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:sysid_control_slave_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" "sysid_control_slave_agent" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" 1116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793463567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:sysid_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:sysid_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793463629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" "sysid_control_slave_agent_rsp_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" 1157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793463676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_2_router DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|DE1_SoC_QSYS_mm_interconnect_2_router:router " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_2_router\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|DE1_SoC_QSYS_mm_interconnect_2_router:router\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" "router" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" 1798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793463863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_2_router_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|DE1_SoC_QSYS_mm_interconnect_2_router:router\|DE1_SoC_QSYS_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_2_router_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|DE1_SoC_QSYS_mm_interconnect_2_router:router\|DE1_SoC_QSYS_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_router.sv" "the_default_decode" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793463910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_2_router_001 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|DE1_SoC_QSYS_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_2_router_001\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|DE1_SoC_QSYS_mm_interconnect_2_router_001:router_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" "router_001" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" 1814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793463925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_2_router_001_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|DE1_SoC_QSYS_mm_interconnect_2_router_001:router_001\|DE1_SoC_QSYS_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_2_router_001_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|DE1_SoC_QSYS_mm_interconnect_2_router_001:router_001\|DE1_SoC_QSYS_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793463957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:clock_crossing_io_slow_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:clock_crossing_io_slow_m0_limiter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" "clock_crossing_io_slow_m0_limiter" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" 1944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793464050 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 6 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793464050 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:clock_crossing_io_slow_m0_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_2_cmd_demux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|DE1_SoC_QSYS_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_2_cmd_demux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|DE1_SoC_QSYS_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" "cmd_demux" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" 1991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793464097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_2_cmd_mux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|DE1_SoC_QSYS_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_2_cmd_mux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|DE1_SoC_QSYS_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" "cmd_mux" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" 2008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793464128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_2_rsp_demux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|DE1_SoC_QSYS_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_2_rsp_demux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|DE1_SoC_QSYS_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" "rsp_demux" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793464191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_2_rsp_mux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|DE1_SoC_QSYS_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_2_rsp_mux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|DE1_SoC_QSYS_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" "rsp_mux" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" 2242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793464237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|DE1_SoC_QSYS_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|DE1_SoC_QSYS_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_rsp_mux.sv" "arb" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793464315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|DE1_SoC_QSYS_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|DE1_SoC_QSYS_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793464331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:limiter_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:limiter_pipeline\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" "limiter_pipeline" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" 2273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793464362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793464378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" "agent_pipeline_001" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_2.v" 2366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793464471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793464503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_3 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_3\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_3:mm_interconnect_3\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "mm_interconnect_3" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793464783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_3.v" "spi_0_spi_control_port_translator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_3.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793464830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_4 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_4\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "mm_interconnect_4" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793464877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" "alt_vip_vfb_0_read_master_translator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793465127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" "alt_vip_vfb_0_write_master_translator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793465189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" "sdram_s1_translator" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793465236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" "alt_vip_vfb_0_read_master_agent" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793465283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" "alt_vip_vfb_0_write_master_agent" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793465314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" "sdram_s1_agent" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793465345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793465376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" "sdram_s1_agent_rsp_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793465423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" "sdram_s1_agent_rdata_fifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793465595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_4_router DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|DE1_SoC_QSYS_mm_interconnect_4_router:router " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_4_router\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|DE1_SoC_QSYS_mm_interconnect_4_router:router\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" "router" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793465641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_4_router_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|DE1_SoC_QSYS_mm_interconnect_4_router:router\|DE1_SoC_QSYS_mm_interconnect_4_router_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_4_router_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|DE1_SoC_QSYS_mm_interconnect_4_router:router\|DE1_SoC_QSYS_mm_interconnect_4_router_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_router.sv" "the_default_decode" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793465688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_4_router_002 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|DE1_SoC_QSYS_mm_interconnect_4_router_002:router_002 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_4_router_002\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|DE1_SoC_QSYS_mm_interconnect_4_router_002:router_002\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" "router_002" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" 750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793465719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_4_router_002_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|DE1_SoC_QSYS_mm_interconnect_4_router_002:router_002\|DE1_SoC_QSYS_mm_interconnect_4_router_002_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_4_router_002_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|DE1_SoC_QSYS_mm_interconnect_4_router_002:router_002\|DE1_SoC_QSYS_mm_interconnect_4_router_002_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_router_002.sv" "the_default_decode" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793465735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" "sdram_s1_burst_adapter" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793465751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793465782 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 5 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458793465797 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793465875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793465891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793465907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793465922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793465938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_4_cmd_demux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|DE1_SoC_QSYS_mm_interconnect_4_cmd_demux:cmd_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_4_cmd_demux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|DE1_SoC_QSYS_mm_interconnect_4_cmd_demux:cmd_demux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" "cmd_demux" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_4_cmd_mux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|DE1_SoC_QSYS_mm_interconnect_4_cmd_mux:cmd_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_4_cmd_mux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|DE1_SoC_QSYS_mm_interconnect_4_cmd_mux:cmd_mux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" "cmd_mux" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_4_rsp_demux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|DE1_SoC_QSYS_mm_interconnect_4_rsp_demux:rsp_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_4_rsp_demux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|DE1_SoC_QSYS_mm_interconnect_4_rsp_demux:rsp_demux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" "rsp_demux" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_4_rsp_mux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|DE1_SoC_QSYS_mm_interconnect_4_rsp_mux:rsp_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_4_rsp_mux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|DE1_SoC_QSYS_mm_interconnect_4_rsp_mux:rsp_mux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" "rsp_mux" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" "sdram_s1_rsp_width_adapter" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466125 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793466141 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793466141 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458793466141 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" "sdram_s1_cmd_width_adapter" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" 1046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_avalon_st_pipeline_stage:agent_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_avalon_st_pipeline_stage:agent_pipeline\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" "agent_pipeline" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" 1077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" "agent_pipeline_001" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" 1108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_4_avalon_st_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|DE1_SoC_QSYS_mm_interconnect_4_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_4_avalon_st_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|DE1_SoC_QSYS_mm_interconnect_4_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" "avalon_st_adapter" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4.v" 1137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_4_avalon_st_adapter_error_adapter_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|DE1_SoC_QSYS_mm_interconnect_4_avalon_st_adapter:avalon_st_adapter\|DE1_SoC_QSYS_mm_interconnect_4_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_4_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_4:mm_interconnect_4\|DE1_SoC_QSYS_mm_interconnect_4_avalon_st_adapter:avalon_st_adapter\|DE1_SoC_QSYS_mm_interconnect_4_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_avalon_st_adapter.v" "error_adapter_0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_4_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_irq_mapper DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"DE1_SoC_QSYS_irq_mapper\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_irq_mapper:irq_mapper\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "irq_mapper" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_irq_mapper_001 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"DE1_SoC_QSYS_irq_mapper_001\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_irq_mapper_001:irq_mapper_001\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "irq_mapper_001" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_irq_mapper_002 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_irq_mapper_002:irq_mapper_002 " "Elaborating entity \"DE1_SoC_QSYS_irq_mapper_002\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_irq_mapper_002:irq_mapper_002\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "irq_mapper_002" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "irq_synchronizer" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466531 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458793466531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466531 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "rst_controller" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "rst_controller_001" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 1902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller_004 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller_004\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "rst_controller_004" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 2091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioClk AudioClk:u1 " "Elaborating entity \"AudioClk\" for hierarchy \"AudioClk:u1\"" {  } { { "DE1_SOC_golden_top.v" "u1" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioClk_audio_pll_0 AudioClk:u1\|AudioClk_audio_pll_0:audio_pll_0 " "Elaborating entity \"AudioClk_audio_pll_0\" for hierarchy \"AudioClk:u1\|AudioClk_audio_pll_0:audio_pll_0\"" {  } { { "AudioClk/synthesis/AudioClk.v" "audio_pll_0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/AudioClk/synthesis/AudioClk.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioClk_audio_pll_0_audio_pll AudioClk:u1\|AudioClk_audio_pll_0:audio_pll_0\|AudioClk_audio_pll_0_audio_pll:audio_pll " "Elaborating entity \"AudioClk_audio_pll_0_audio_pll\" for hierarchy \"AudioClk:u1\|AudioClk_audio_pll_0:audio_pll_0\|AudioClk_audio_pll_0_audio_pll:audio_pll\"" {  } { { "AudioClk/synthesis/submodules/AudioClk_audio_pll_0.v" "audio_pll" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/AudioClk/synthesis/submodules/AudioClk_audio_pll_0.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll AudioClk:u1\|AudioClk_audio_pll_0:audio_pll_0\|AudioClk_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"AudioClk:u1\|AudioClk_audio_pll_0:audio_pll_0\|AudioClk_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "AudioClk/synthesis/submodules/AudioClk_audio_pll_0_audio_pll.v" "altera_pll_i" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/AudioClk/synthesis/submodules/AudioClk_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466718 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1458793466733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AudioClk:u1\|AudioClk_audio_pll_0:audio_pll_0\|AudioClk_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"AudioClk:u1\|AudioClk_audio_pll_0:audio_pll_0\|AudioClk_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "AudioClk/synthesis/submodules/AudioClk_audio_pll_0_audio_pll.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/AudioClk/synthesis/submodules/AudioClk_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AudioClk:u1\|AudioClk_audio_pll_0:audio_pll_0\|AudioClk_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"AudioClk:u1\|AudioClk_audio_pll_0:audio_pll_0\|AudioClk_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.288135 MHz " "Parameter \"output_clock_frequency0\" = \"12.288135 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793466749 ""}  } { { "AudioClk/synthesis/submodules/AudioClk_audio_pll_0_audio_pll.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/AudioClk/synthesis/submodules/AudioClk_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458793466749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal AudioClk:u1\|AudioClk_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"AudioClk:u1\|AudioClk_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "AudioClk/synthesis/submodules/AudioClk_audio_pll_0.v" "reset_from_locked" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/AudioClk/synthesis/submodules/AudioClk_audio_pll_0.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio Audio:u2 " "Elaborating entity \"Audio\" for hierarchy \"Audio:u2\"" {  } { { "DE1_SOC_golden_top.v" "u2" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_audio_0 Audio:u2\|Audio_audio_0:audio_0 " "Elaborating entity \"Audio_audio_0\" for hierarchy \"Audio:u2\|Audio_audio_0:audio_0\"" {  } { { "Audio/synthesis/Audio.v" "audio_0" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/Audio/synthesis/Audio.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge Audio:u2\|Audio_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"Audio:u2\|Audio_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "Audio/synthesis/submodules/Audio_audio_0.v" "Bit_Clock_Edges" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/Audio/synthesis/submodules/Audio_audio_0.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "Audio/synthesis/submodules/Audio_audio_0.v" "Audio_In_Deserializer" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/Audio/synthesis/submodules/Audio_audio_0.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "Audio/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/Audio/synthesis/submodules/altera_up_audio_in_deserializer.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "Audio/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/Audio/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793466827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Audio/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/Audio/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793467248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Audio/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/Audio/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793467264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793467264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793467264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793467264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793467264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793467264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793467264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793467264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793467264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793467264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458793467264 ""}  } { { "Audio/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/Audio/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458793467264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/scfifo_7ba1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793467342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793467342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793467342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/a_dpfifo_q2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793467357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793467357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/scfifo_7ba1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793467373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_n3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793467467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793467467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/a_dpfifo_q2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793467467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793467576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793467576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793467576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793467591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793467669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793467669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793467669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793467747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793467747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793467747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458793467794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793467794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/a_dpfifo_q2a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793467810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"Audio:u2\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "Audio/synthesis/submodules/Audio_audio_0.v" "Audio_Out_Serializer" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/Audio/synthesis/submodules/Audio_audio_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458793468044 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u3 CLOCK_500 " "Node instance \"u3\" instantiates undefined entity \"CLOCK_500\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DE1_SOC_golden_top.v" "u3" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 501 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1458793468496 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u4 i2c " "Node instance \"u4\" instantiates undefined entity \"i2c\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DE1_SOC_golden_top.v" "u4" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 514 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1458793468496 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.map.smsg " "Generated suppressed messages file C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458793484221 ""}
