# CSE502-Project
[Assignment Page Link](https://compas.cs.stonybrook.edu/cse502-v4-project-hints#:~:text=Course%20Project%20%E2%80%93%20Build%20a%20CPU)
# TODO
// Put 'a' if you start, 'A' if you are done<br>
// Put 'z' if you start, 'Z' if you are done<br>
[] add to TODO list<be>
[A] define registers and control signals for pipeline 
[A] branch predictor
[A] handle data+control hazards in pipeline via forwarding/stalling
[A] decoder logic
[A] alu logic
[A] add logic to handle data hazards (stalling or data forwarding)
[Z] cache memory bus
[Z] make a direct-mapped cache<br>
[AZ] connect everything in top.sv<br>
[az] test test test<br>
[] submit!<br>


Team members
- Avjot Singh     - Zachary Gurwitz