Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Mar 28 15:40:00 2023
| Host         : JUSTIN-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OTTER_Wrapper_control_sets_placed.rpt
| Design       : OTTER_Wrapper
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           29 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             126 |           55 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              80 |           49 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+--------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                      Enable Signal                     |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+--------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                    |                                                        |                                                    |                1 |              1 |         1.00 |
|  my_otter/CU_FSM/FSM_sequential_NS_reg[2]_i_2_n_1 |                                                        |                                                    |                1 |              3 |         3.00 |
|  s_clk_BUFG                                       | my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[1][0]      |                                                    |                2 |              4 |         2.00 |
|  s_clk_BUFG                                       | my_otter/CU_FSM/FSM_sequential_PS_reg[2]_0             |                                                    |                2 |              4 |         2.00 |
|  s_clk_BUFG                                       | my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[1]_0[0]    |                                                    |                3 |              8 |         2.67 |
|  s_clk_BUFG                                       |                                                        |                                                    |                6 |             10 |         1.67 |
|  s_clk_BUFG                                       | my_otter/OTTER_MEMORY/E[0]                             |                                                    |                5 |             16 |         3.20 |
|  s_clk_BUFG                                       | my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[2]         | my_otter/OTTER_MEMORY/ioBuffer[15]_i_1_n_1         |                6 |             16 |         2.67 |
|  s_clk_BUFG                                       | my_otter/OTTER_MEMORY/p_0_out[0]                       |                                                    |               11 |             30 |         2.73 |
|  n_0_0_BUFG                                       |                                                        |                                                    |               21 |             32 |         1.52 |
|  s_clk_BUFG                                       | reg_file_reg_r1_0_31_0_5_i_141_n_1                     |                                                    |               11 |             32 |         2.91 |
|  s_clk_BUFG                                       | my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_5     | my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_6 |               23 |             32 |         1.39 |
|  s_clk_BUFG                                       | my_otter/CU_FSM/E[0]                                   | my_otter/CU_FSM/SR[0]                              |               20 |             32 |         1.60 |
|  s_clk_BUFG                                       | my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_37[0] |                                                    |               21 |             32 |         1.52 |
|  s_clk_BUFG                                       | my_otter/OTTER_MEMORY/p_0_in                           |                                                    |               11 |             88 |         8.00 |
+---------------------------------------------------+--------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


