#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Sep 16 11:45:51 2021
# Process ID: 11280
# Current directory: D:/Uni/RL/sha256d_zedboard
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8852 D:\Uni\RL\sha256d_zedboard\sha256d_final.xpr
# Log file: D:/Uni/RL/sha256d_zedboard/vivado.log
# Journal file: D:/Uni/RL/sha256d_zedboard\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Uni/RL/sha256d_zedboard/sha256d_final.xpr
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Uni/RL/sha256d_zedboard/ip_repo/multi_sha256d_axi_ip_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/multi_sha256d_axi_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_multi_sha256d_axi_ip_0_1

open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1111.699 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:multi_sha256d_axi_ip_intr:2.8 - multi_sha256d_axi_ip_0
Successfully read diagram <design_1> from block design file <D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1154.336 ; gain = 42.637
delete_bd_objs [get_bd_nets multi_sha256d_axi_ip_0_led] [get_bd_nets multi_sha256d_axi_ip_0_OLED_SDIN] [get_bd_nets multi_sha256d_axi_ip_0_OLED_DC] [get_bd_nets multi_sha256d_axi_ip_0_OLED_VBAT] [get_bd_nets multi_sha256d_axi_ip_0_irq] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_nets poweroff_0_1] [get_bd_nets multi_sha256d_axi_ip_0_OLED_SCLK] [get_bd_nets multi_sha256d_axi_ip_0_OLED_RES] [get_bd_nets multi_sha256d_axi_ip_0_OLED_VDD] [get_bd_cells multi_sha256d_axi_ip_0]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/multi_sha256d_axi_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property  ip_repo_paths  {d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0 d:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property  ip_repo_paths  d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  D:/Uni/RL/sha256d_zedboard/ip_repo/multi_sha256d_axi_ip_intr_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/multi_sha256d_axi_ip_intr_1.0'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:multi_sha256d_axi_ip_intr:2.9 multi_sha256d_axi_ip_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/multi_sha256d_axi_ip_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins multi_sha256d_axi_ip_0/S00_AXI]
Slave segment '/multi_sha256d_axi_ip_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/multi_sha256d_axi_ip_0/S_AXI_INTR} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins multi_sha256d_axi_ip_0/S_AXI_INTR]
Slave segment '/multi_sha256d_axi_ip_0/S_AXI_INTR/S_AXI_INTR_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C1_0000 [ 64K ]>.
endgroup
connect_bd_net [get_bd_ports poweroff_0] [get_bd_pins multi_sha256d_axi_ip_0/poweroff]
set_property location {1066 400} [get_bd_ports led_0]
connect_bd_net [get_bd_ports led_0] [get_bd_pins multi_sha256d_axi_ip_0/led]
connect_bd_net [get_bd_ports OLED_SDIN_0] [get_bd_pins multi_sha256d_axi_ip_0/OLED_SDIN]
connect_bd_net [get_bd_ports OLED_SCLK_0] [get_bd_pins multi_sha256d_axi_ip_0/OLED_SCLK]
connect_bd_net [get_bd_ports OLED_DC_0] [get_bd_pins multi_sha256d_axi_ip_0/OLED_DC]
connect_bd_net [get_bd_ports OLED_RES_0] [get_bd_pins multi_sha256d_axi_ip_0/OLED_RES]
connect_bd_net [get_bd_ports OLED_VBAT_0] [get_bd_pins multi_sha256d_axi_ip_0/OLED_VBAT]
connect_bd_net [get_bd_ports OLED_VDD_0] [get_bd_pins multi_sha256d_axi_ip_0/OLED_VDD]
connect_bd_net [get_bd_pins multi_sha256d_axi_ip_0/irq] [get_bd_pins processing_system7_0/Core0_nIRQ]
regenerate_bd_layout
save_bd_design
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1581.781 ; gain = 64.375
startgroup
set_property -dict [list CONFIG.C_IRQ_SENSITIVITY {0} CONFIG.C_IRQ_ACTIVE_STATE {0} CONFIG.SHA256D_INST_N {2}] [get_bd_cells multi_sha256d_axi_ip_0]
endgroup
startgroup
endgroup
save_bd_design
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block multi_sha256d_axi_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0_1/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_multi_sha256d_axi_ip_0_2
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db7e160575667fbe; cache size = 1909.596 MB.
[Thu Sep 16 11:50:10 2021] Launched design_1_multi_sha256d_axi_ip_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_multi_sha256d_axi_ip_0_2_synth_1: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_multi_sha256d_axi_ip_0_2_synth_1/runme.log
synth_1: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/synth_1/runme.log
[Thu Sep 16 11:50:10 2021] Launched impl_1...
Run output will be captured here: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1821.027 ; gain = 239.246
write_hw_platform -fixed -include_bit -force -file D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (D:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 3 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1903.848 ; gain = 82.820
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 16 12:27:21 2021...
