-- VHDL test case input
port 
    (Inputs: in       Bit_Vector (1 to N);
     Result: out      Bit)
    ;
